00000000_00000001_810e0000_0b //assert reset 
00000000_00000001_810e0004_0b //clocks on full speed
00000000_00000111_810e0004_0b //clk/2
00000000_00000221_810e0004_0b //clk/4
00000000_00000331_810e0004_0b //clk/8
00000000_00000441_810e0004_0b //clk/16
00000000_00000551_810e0004_0b //clk/32
00000000_00000661_810e0004_0b //clk/64
00000000_00000000_810e0004_0b //stop cclk 
00000000_00000000_810e0000_0b //deassert reset
00000000_00000213_810e0004_0b //ELINK0: start cclk and lclk
00000000_00000001_810d0000_0b //ELINK0: enable tx
00000000_00000001_820d0000_0b //ELINK1: enable tx
00000000_00000213_820e0004_0b //ELINK1: start cclk and lclk
00000000_AAAA0000_80800000_0b //write to epiphany
00000000_AAAA0001_80800004_0b //write to epiphany
00000000_AAAA0002_80800008_0b //write to epiphany
00000000_AAAA0003_8080000c_0b //write to epiphany
00000000_AAAA0004_80800010_0b //write to epiphany
810B0000_00000000_80800010_09 //read from epiphany
810B0000_00000000_8080000c_09 //read from epiphany
810B0000_00000000_80800008_09 //read from epiphany
810B0000_00000000_80800004_09 //read from epiphany
810B0000_00000000_80800000_09 //read from epiphany
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000005_810d0000_0b //enable tx remap
00000000_0508fff5_810c0000_0b //enable rx remap
00000000_BBBB0000_10100000_0b //write to epiphany
00000000_BBBB0001_10100004_0b //write to epiphany
00000000_BBBB0002_10100008_0b //write to epiphany
00000000_BBBB0003_1010000c_0b //write to epiphany
00000000_BBBB0004_10100010_0b //write to epiphany
810B0000_00000000_10100010_09 //read from epiphany
810B0000_00000000_1010000c_09 //read from epiphany
810B0000_00000000_10100008_09 //read from epiphany
810B0000_00000000_10100004_09 //read from epiphany
810B0000_00000000_10100000_09 //read from epiphany
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000001_810d0000_0b //enable TX-NORMAL
00000000_00000001_810c0000_0b //enable RX-NORMAL
00000000_00000810_810dc080_0b //write to TX MMU(810)
00000000_00000820_810dc100_0b //write to TX MMU(820)
00000000_00000408_810dc040_0b //write to TX MMU(808)
00000000_00000810_810cc080_0b //write to RX MMU(810)
00000000_00000820_810cc100_0b //write to RX MMU(820)
00000000_00000608_810ca040_0b //write to RX MMU(408)
00000000_00000003_810d0000_0b //enable TX MMU
00000000_00000003_810c0000_0b //enable RX MMU
00000000_CCCC0000_80800000_0b //write to epiphany
00000000_CCCC0001_80800004_0b //write to epiphany
00000000_CCCC0002_80800008_0b //write to epiphany
00000000_CCCC0003_8080000c_0b //write to epiphany
00000000_CCCC0004_80800010_0b //write to epiphany
810B0000_00000000_80800010_09 //read from epiphany
810B0000_00000000_8080000c_09 //read from epiphany
810B0000_00000000_80800008_09 //read from epiphany
810B0000_00000000_80800004_09 //read from epiphany
810B0000_00000000_80800000_09 //read from epiphany
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000001_810d0000_0b //enable tx (normal mode)
00000000_00000001_810c0000_0b //enable rx (normal mode)
810c0010_AAAAAAAA_810c0010_0d //write to mailbox (hack due to loopback)
BBBBBBBB_AAAAAAAA_810c0010_09 //write to read from mailbox (low)
BBBBBBBB_AAAAAAAA_810c0014_09 //read from mailbox (high
