# SVIPLib

## About

This repository contains library of simple IP blocks for everyday use written in SystemVerilog.

Most of blocks presented here are targetted to be as simple as possible with a little bit of SystemVerilog parametrization.

Feel free to use all of this block in any of your projects.

## Presented IPs

### RAM collection

IP collections that contains multiple RAM models which can be used for FPGA synthesis or behavovour simulation.

[Click here to go to documentatuin to IP](ramcollection/ramcollection.md).

Modules in collection:

* single port ROM
* single port RAM
* simple dual port RAM
* true dual port RAM
