<!-- Profile README for @abdullahsahruri -->
<!-- Tip: press "." on GitHub to open this in the web editor with Copilot enabled -->

<h1 align="center">Hi, I'm Abdullah 👋</h1>
<p align="center">
  ASIC Engineer · PhD Candidate @ UL Lafayette · Hardware Security & Multi-Valued Input Logic
</p>

<p align="center">
  <a href="https://scholar.google.com/citations?user=vYw5gWcAAAAJ&hl=en"><img alt="Google Scholar" src="https://img.shields.io/badge/Scholar-4285F4?logo=googlescholar&logoColor=white"></a>
  <a href="https://www.linkedin.com/in/abdullahsahruri/"><img alt="LinkedIn" src="https://img.shields.io/badge/LinkedIn-0A66C2?logo=linkedin&logoColor=white"></a>
  <a href="mailto:abdullah.sahruri@gmail.com"><img alt="Email" src="https://img.shields.io/badge/Email-abdullah.sahruri%40gmail.com-DA3B01"></a>
  <a href="https://orcid.org/0000-0002-1825-0097"><img alt="ORCID" src="https://img.shields.io/badge/ORCID-0000--0002--1825--0097-A6CE39?logo=orcid&logoColor=white"></a>
</p>

---

### About me
I design and evaluate secure hardware. My current research blends **Threshold Logic Gates (TLGs)**, **logic locking**, and **compute-in-memory** with **hyperdimensional computing (HDC)**. On the practical side, I build flows that span **Cadence**, **Yosys/ABC**, **OpenROAD/OpenLane**, and FPGA acceleration (Xilinx **Alveo U200**, Vitis-AI).

- 🔬 Research threads: TLG-based locking, HDC-CAM for associative search, secure CiM
- 🧪 Toolchains: Cadence Virtuoso / Liberate, ngspice/Spectre, Yosys + ABC, OpenROAD/OpenLane
- ⚙️ Languages: Python, Verilog/SystemVerilog, TCL, Bash
- ☕ Personality: precise by default, playful on Fridays

---

### Publications

- **Detecting Vulnerability in Hardware Description Languages: Opcode Language Processing**  
  A. G. Ayar, **A. Sahruri**, S. Aygun, M. S. Moghadam, M. H. Najafi, M. Margala  
  *IEEE Embedded Systems Letters*, 2023.  
  DOI: [10.1109/LES.2023.3334728](https://doi.org/10.1109/LES.2023.3334728)

- **HiCTL: High Fan-in Differential Capacitive-Threshold Logic Gate Implementation**  
  **A. Sahruri**, M. Margala, U. Cilingiroglu  
  *ISQED*, 2024.  
  DOI: [10.1109/ISQED60706.2024.10528704](https://doi.org/10.1109/ISQED60706.2024.10528704)

- **TLGLock: A New Approach in Logic Locking Using Key-Driven Charge Recycling in Threshold Logic Gates**  
  **A. Sahruri**, M. Margala  
  *VLSI-SoC*, 2025.  
  Preprint DOI: [10.48550/arXiv.2508.17809](https://doi.org/10.48550/arXiv.2508.17809)

> More on **Google Scholar** → *(link above)*
<details>
<summary><b>Expand for brief abstracts</b></summary>

- **Opcode Language Processing (ESL'23):** We analyze HDL opcode sequences to surface vulnerability patterns using lightweight language-processing techniques.

- **HiCTL (ISQED'24):** A high fan-in capacitive threshold logic gate with an offset-compensated comparator; the purely capacitive feedback cuts comparator offset with compact area.

- **TLGLock (VLSI-SoC'25):** A threshold-logic-centric locking primitive with a reproducible SAT evaluation harness (runtime, clauses, conflicts).
</details>

---

### Tech I use (and enjoy)
`Cadence` · `Spectre/ngspice` · `Yosys/ABC` · `OpenROAD/OpenLane` · `Vitis-AI` · `Python` · `Verilog` · `SystemVerilog` · `TCL` · `Git/GitHub` · `LaTeX/IEEEtran`

---

### Highlights
- 🧩 Built end-to-end **locking → SAT attack → metrics** flow with plots & CSVs  
- 🧠 Implemented **HDC pipelines** for key encoding & security evaluation  
- 🛠️ Automated **PVT characterization** (Liberate) and SPICE testbench generation  
- 📈 Reproducible research: Makefiles, scripts, and clean figure generation

---

### Fun corner
When I’m not simulating or synthesizing, I’m usually drinking coffee, or renaming signals more times than I care to admit.

---

<!-- Optional: GitHub stats (comment out if you prefer minimal) -->
<!--
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=abdullahsahruri&show_icons=true&hide_title=true" alt="GitHub stats">
</p>
-->

<!-- Footer note -->
<p align="center"><sub>Always open to collaborations and good benchmark suites.</sub></p>
