#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12e746220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12e71d0a0 .scope module, "FIFO" "FIFO" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x12e70f2c0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x12e70f300 .param/l "DEPTH" 0 3 4, +C4<00000000000000000000000000001000>;
o0x110008040 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e754230_0 .net "clk_in", 0 0, o0x110008040;  0 drivers
v0x12e7542e0_0 .var "data_out", 31 0;
o0x1100080a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e754380_0 .net "deq_in", 0 0, o0x1100080a0;  0 drivers
v0x12e754430_0 .var "empty_out", 0 0;
o0x110008100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e7544c0_0 .net "enq_data_in", 31 0, o0x110008100;  0 drivers
o0x110008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e7545b0_0 .net "enq_in", 0 0, o0x110008130;  0 drivers
v0x12e754650_0 .var "full_out", 0 0;
v0x12e7546f0 .array "queue", 0 7, 31 0;
v0x12e754790_0 .var "read_ptr", 3 0;
o0x1100081c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e7548a0_0 .net "rst_in", 0 0, o0x1100081c0;  0 drivers
v0x12e754940 .array "valid", 0 7, 0 0;
v0x12e754a50_0 .var "valid_out", 0 0;
v0x12e754af0_0 .var "write_ptr", 3 0;
E_0x12e706010 .event posedge, v0x12e754230_0;
v0x12e754940_0 .array/port v0x12e754940, 0;
v0x12e754940_1 .array/port v0x12e754940, 1;
E_0x12e705cd0/0 .event anyedge, v0x12e754790_0, v0x12e754af0_0, v0x12e754940_0, v0x12e754940_1;
v0x12e754940_2 .array/port v0x12e754940, 2;
v0x12e754940_3 .array/port v0x12e754940, 3;
v0x12e754940_4 .array/port v0x12e754940, 4;
v0x12e754940_5 .array/port v0x12e754940, 5;
E_0x12e705cd0/1 .event anyedge, v0x12e754940_2, v0x12e754940_3, v0x12e754940_4, v0x12e754940_5;
v0x12e754940_6 .array/port v0x12e754940, 6;
v0x12e754940_7 .array/port v0x12e754940, 7;
E_0x12e705cd0/2 .event anyedge, v0x12e754940_6, v0x12e754940_7;
E_0x12e705cd0 .event/or E_0x12e705cd0/0, E_0x12e705cd0/1, E_0x12e705cd0/2;
S_0x12e723e70 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 27, 3 27 0, S_0x12e71d0a0;
 .timescale -9 -12;
v0x12e71d450_0 .var/2s "i", 31 0;
S_0x12e723d00 .scope module, "checked_tb" "checked_tb" 4 4;
 .timescale -9 -12;
v0x12e757e10_0 .var "clk_in", 0 0;
v0x12e757ef0_0 .net "data_out", 31 0, v0x12e756dc0_0;  1 drivers
v0x12e757f80_0 .var "deq_largest_in", 0 0;
v0x12e758010_0 .var "deq_smallest_in", 0 0;
v0x12e7580a0_0 .net "empty_out", 0 0, v0x12e756fc0_0;  1 drivers
v0x12e758170_0 .var "enq_data_in", 31 0;
v0x12e758220_0 .var "enq_in", 0 0;
v0x12e7582d0_0 .var "enq_tag_in", 15 0;
v0x12e758380_0 .net "full_out", 0 0, v0x12e7572c0_0;  1 drivers
v0x12e7584b0_0 .net "max_tag_out", 15 0, v0x12e757360_0;  1 drivers
v0x12e758540_0 .var "rst_in", 0 0;
v0x12e758610_0 .net "size_out", 2 0, v0x12e7579b0_0;  1 drivers
v0x12e7586a0_0 .net "tag_out", 15 0, v0x12e757a40_0;  1 drivers
v0x12e758730_0 .net "valid_out", 0 0, v0x12e757b70_0;  1 drivers
S_0x12e754c80 .scope module, "Q" "CheckedQueue" 4 23, 5 4 0, S_0x12e723d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_smallest_in";
    .port_info 3 /INPUT 1 "deq_largest_in";
    .port_info 4 /INPUT 32 "enq_data_in";
    .port_info 5 /INPUT 16 "enq_tag_in";
    .port_info 6 /INPUT 1 "enq_in";
    .port_info 7 /OUTPUT 1 "full_out";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /OUTPUT 16 "tag_out";
    .port_info 10 /OUTPUT 3 "size_out";
    .port_info 11 /OUTPUT 1 "empty_out";
    .port_info 12 /OUTPUT 1 "valid_out";
    .port_info 13 /OUTPUT 16 "max_tag_out";
P_0x12e754e00 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x12e754e40 .param/l "DEPTH" 0 5 4, +C4<00000000000000000000000000000011>;
P_0x12e754e80 .param/l "TAG_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x12e756c10 .array "Q_data", 0 2, 31 0;
v0x12e756ca0_0 .net "clk_in", 0 0, v0x12e757e10_0;  1 drivers
v0x12e756d30_0 .var "curval", 31 0;
v0x12e756dc0_0 .var "data_out", 31 0;
v0x12e756e50_0 .net "deq_largest_in", 0 0, v0x12e757f80_0;  1 drivers
v0x12e756f20_0 .net "deq_smallest_in", 0 0, v0x12e758010_0;  1 drivers
v0x12e756fc0_0 .var "empty_out", 0 0;
v0x12e757060_0 .net "enq_data_in", 31 0, v0x12e758170_0;  1 drivers
v0x12e757110_0 .net "enq_in", 0 0, v0x12e758220_0;  1 drivers
v0x12e757220_0 .net "enq_tag_in", 15 0, v0x12e7582d0_0;  1 drivers
v0x12e7572c0_0 .var "full_out", 0 0;
v0x12e757360_0 .var "max_tag_out", 15 0;
v0x12e757410_0 .var "maxval", 31 0;
v0x12e7574c0_0 .var "prev_read_ptr", 2 0;
v0x12e757580_0 .var "push_lru", 0 0;
v0x12e757610 .array "queue", 0 2, 15 0;
v0x12e7576c0_0 .var "read_ptr", 2 0;
v0x12e757870_0 .var "rem_lru", 0 0;
v0x12e757920_0 .net "rst_in", 0 0, v0x12e758540_0;  1 drivers
v0x12e7579b0_0 .var "size_out", 2 0;
v0x12e757a40_0 .var "tag_out", 15 0;
v0x12e757ad0 .array "valid", 0 2, 0 0;
v0x12e757b70_0 .var "valid_out", 0 0;
v0x12e757c10_0 .net "write_ptr", 2 0, v0x12e7562b0_0;  1 drivers
v0x12e757ad0_0 .array/port v0x12e757ad0, 0;
v0x12e757ad0_1 .array/port v0x12e757ad0, 1;
E_0x12e755220/0 .event anyedge, v0x12e7579b0_0, v0x12e756f20_0, v0x12e757ad0_0, v0x12e757ad0_1;
v0x12e757ad0_2 .array/port v0x12e757ad0, 2;
v0x12e757610_0 .array/port v0x12e757610, 0;
v0x12e757610_1 .array/port v0x12e757610, 1;
v0x12e757610_2 .array/port v0x12e757610, 2;
E_0x12e755220/1 .event anyedge, v0x12e757ad0_2, v0x12e757610_0, v0x12e757610_1, v0x12e757610_2;
E_0x12e755220 .event/or E_0x12e755220/0, E_0x12e755220/1;
S_0x12e7552b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 46, 5 46 0, S_0x12e754c80;
 .timescale -9 -12;
v0x12e755480_0 .var/2s "i", 31 0;
S_0x12e755540 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 58, 5 58 0, S_0x12e754c80;
 .timescale -9 -12;
v0x12e755710_0 .var/2s "i", 31 0;
S_0x12e7557a0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 83, 5 83 0, S_0x12e754c80;
 .timescale -9 -12;
v0x12e755930_0 .var/2s "i", 31 0;
S_0x12e7559d0 .scope module, "lru_cache" "PQ_FIFO" 5 69, 5 126 0, S_0x12e754c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 3 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 3 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x12e755b90 .param/l "DATA_WIDTH" 0 5 126, +C4<000000000000000000000000000000011>;
P_0x12e755bd0 .param/l "DEPTH" 0 5 126, +C4<00000000000000000000000000000011>;
v0x12e756200_0 .net "clk_in", 0 0, v0x12e757e10_0;  alias, 1 drivers
v0x12e7562b0_0 .var "data_out", 2 0;
v0x12e756350_0 .net "deq_in", 0 0, v0x12e757870_0;  1 drivers
v0x12e7563e0_0 .var "empty_out", 0 0;
v0x12e756470_0 .net "enq_data_in", 2 0, v0x12e7574c0_0;  1 drivers
v0x12e756520_0 .net "enq_in", 0 0, v0x12e757580_0;  1 drivers
v0x12e7565c0_0 .var "full_out", 0 0;
v0x12e756660 .array "queue", 0 2, 2 0;
v0x12e756730_0 .var "read_ptr", 2 0;
v0x12e756860_0 .net "rst_in", 0 0, v0x12e758540_0;  alias, 1 drivers
v0x12e756900 .array "valid", 0 2, 0 0;
v0x12e7569e0_0 .var "valid_out", 0 0;
v0x12e756a80_0 .var "write_ptr", 2 0;
E_0x12e755ca0 .event posedge, v0x12e756200_0;
v0x12e756900_0 .array/port v0x12e756900, 0;
v0x12e756900_1 .array/port v0x12e756900, 1;
E_0x12e755ef0/0 .event anyedge, v0x12e756730_0, v0x12e756a80_0, v0x12e756900_0, v0x12e756900_1;
v0x12e756900_2 .array/port v0x12e756900, 2;
v0x12e756660_0 .array/port v0x12e756660, 0;
v0x12e756660_1 .array/port v0x12e756660, 1;
v0x12e756660_2 .array/port v0x12e756660, 2;
E_0x12e755ef0/1 .event anyedge, v0x12e756900_2, v0x12e756660_0, v0x12e756660_1, v0x12e756660_2;
E_0x12e755ef0 .event/or E_0x12e755ef0/0, E_0x12e755ef0/1;
S_0x12e755f70 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 5 153, 5 153 0, S_0x12e7559d0;
 .timescale -9 -12;
v0x12e756140_0 .var/2s "i", 31 0;
    .scope S_0x12e71d0a0;
T_0 ;
Ewait_0 .event/or E_0x12e705cd0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x12e754790_0;
    %load/vec4 v0x12e754af0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.0, 4;
    %load/vec4 v0x12e754790_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12e754940, 4;
    %nor/r;
    %and;
T_0.0;
    %store/vec4 v0x12e754430_0, 0, 1;
    %load/vec4 v0x12e754790_0;
    %load/vec4 v0x12e754af0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.1, 4;
    %load/vec4 v0x12e754790_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12e754940, 4;
    %and;
T_0.1;
    %store/vec4 v0x12e754650_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12e71d0a0;
T_1 ;
    %wait E_0x12e706010;
    %load/vec4 v0x12e7548a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_0x12e723e70;
    %jmp t_0;
    .scope S_0x12e723e70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e71d450_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x12e71d450_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12e71d450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7546f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x12e71d450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e754940, 0, 4;
    %load/vec4 v0x12e71d450_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12e71d450_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x12e71d0a0;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7542e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12e754790_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12e754af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e754a50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12e754380_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %load/vec4 v0x12e754430_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x12e754790_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12e754940, 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12e754790_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12e7546f0, 4;
    %assign/vec4 v0x12e7542e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e754a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12e754790_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e754940, 0, 4;
    %load/vec4 v0x12e754790_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.8, 8;
    %load/vec4 v0x12e754790_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v0x12e754790_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e754a50_0, 0;
T_1.5 ;
    %load/vec4 v0x12e7545b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v0x12e754650_0;
    %nor/r;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0x12e754af0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12e754940, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x12e7544c0_0;
    %load/vec4 v0x12e754af0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7546f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12e754af0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e754940, 0, 4;
    %load/vec4 v0x12e754af0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %load/vec4 v0x12e754af0_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %assign/vec4 v0x12e754af0_0, 0;
T_1.10 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12e7559d0;
T_2 ;
Ewait_1 .event/or E_0x12e755ef0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x12e756730_0;
    %load/vec4 v0x12e756a80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v0x12e756730_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12e756900, 4;
    %nor/r;
    %and;
T_2.0;
    %store/vec4 v0x12e7563e0_0, 0, 1;
    %load/vec4 v0x12e756730_0;
    %load/vec4 v0x12e756a80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.1, 4;
    %load/vec4 v0x12e756730_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12e756900, 4;
    %and;
T_2.1;
    %store/vec4 v0x12e7565c0_0, 0, 1;
    %load/vec4 v0x12e756730_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12e756660, 4;
    %store/vec4 v0x12e7562b0_0, 0, 3;
    %load/vec4 v0x12e756730_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12e756900, 4;
    %store/vec4 v0x12e7569e0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12e7559d0;
T_3 ;
    %wait E_0x12e755ca0;
    %load/vec4 v0x12e756860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_3, S_0x12e755f70;
    %jmp t_2;
    .scope S_0x12e755f70;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e756140_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x12e756140_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x12e756140_0;
    %pad/s 3;
    %ix/getv/s 3, v0x12e756140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e756660, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x12e756140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e756900, 0, 4;
    %load/vec4 v0x12e756140_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12e756140_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x12e7559d0;
t_2 %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e756730_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e756a80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12e756350_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v0x12e7563e0_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x12e756730_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12e756900, 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12e756730_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e756900, 0, 4;
    %load/vec4 v0x12e756730_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x12e756730_0;
    %addi 1, 0, 3;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x12e756730_0, 0;
T_3.4 ;
    %load/vec4 v0x12e756520_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.13, 10;
    %load/vec4 v0x12e7565c0_0;
    %nor/r;
    %and;
T_3.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x12e756a80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12e756900, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x12e756470_0;
    %load/vec4 v0x12e756a80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e756660, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12e756a80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e756900, 0, 4;
    %load/vec4 v0x12e756a80_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x12e756a80_0;
    %addi 1, 0, 3;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %assign/vec4 v0x12e756a80_0, 0;
T_3.10 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12e754c80;
T_4 ;
Ewait_2 .event/or E_0x12e755220, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x12e7579b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x12e756fc0_0, 0, 1;
    %load/vec4 v0x12e7579b0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x12e7572c0_0, 0, 1;
    %load/vec4 v0x12e756f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x12e756d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e757410_0, 0, 32;
    %load/vec4 v0x12e756f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %fork t_5, S_0x12e7552b0;
    %jmp t_4;
    .scope S_0x12e7552b0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e755480_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x12e755480_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_4.5, 5;
    %ix/getv/s 4, v0x12e755480_0;
    %load/vec4a v0x12e757ad0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.8, 9;
    %ix/getv/s 4, v0x12e755480_0;
    %load/vec4a v0x12e757610, 4;
    %pad/u 32;
    %load/vec4 v0x12e756d30_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x12e755480_0;
    %pad/s 3;
    %store/vec4 v0x12e7576c0_0, 0, 3;
    %ix/getv/s 4, v0x12e755480_0;
    %load/vec4a v0x12e757610, 4;
    %pad/u 32;
    %store/vec4 v0x12e756d30_0, 0, 32;
T_4.6 ;
    %ix/getv/s 4, v0x12e755480_0;
    %load/vec4a v0x12e757ad0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.11, 9;
    %load/vec4 v0x12e757410_0;
    %ix/getv/s 4, v0x12e755480_0;
    %load/vec4a v0x12e757610, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %ix/getv/s 4, v0x12e755480_0;
    %load/vec4a v0x12e757610, 4;
    %pad/u 32;
    %store/vec4 v0x12e757410_0, 0, 32;
T_4.9 ;
    %load/vec4 v0x12e755480_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12e755480_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
    .scope S_0x12e754c80;
t_4 %join;
    %jmp T_4.3;
T_4.2 ;
    %fork t_7, S_0x12e755540;
    %jmp t_6;
    .scope S_0x12e755540;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e755710_0, 0, 32;
T_4.12 ;
    %load/vec4 v0x12e755710_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_4.13, 5;
    %ix/getv/s 4, v0x12e755710_0;
    %load/vec4a v0x12e757ad0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.16, 9;
    %load/vec4 v0x12e756d30_0;
    %ix/getv/s 4, v0x12e755710_0;
    %load/vec4a v0x12e757610, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x12e755710_0;
    %pad/s 3;
    %store/vec4 v0x12e7576c0_0, 0, 3;
    %ix/getv/s 4, v0x12e755710_0;
    %load/vec4a v0x12e757610, 4;
    %pad/u 32;
    %store/vec4 v0x12e756d30_0, 0, 32;
    %ix/getv/s 4, v0x12e755710_0;
    %load/vec4a v0x12e757610, 4;
    %pad/u 32;
    %store/vec4 v0x12e757410_0, 0, 32;
T_4.14 ;
    %load/vec4 v0x12e755710_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12e755710_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %end;
    .scope S_0x12e754c80;
t_6 %join;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12e754c80;
T_5 ;
    %wait E_0x12e755ca0;
    %load/vec4 v0x12e757920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_9, S_0x12e7557a0;
    %jmp t_8;
    .scope S_0x12e7557a0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e755930_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x12e755930_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x12e755930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e757610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12e755930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e756c10, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x12e755930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e757ad0, 0, 4;
    %load/vec4 v0x12e755930_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12e755930_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x12e754c80;
t_8 %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e7574c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e756dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e757b70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e7579b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e757360_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12e756f20_0;
    %flag_set/vec4 10;
    %jmp/1 T_5.8, 10;
    %load/vec4 v0x12e756e50_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_5.8;
    %flag_get/vec4 10;
    %jmp/0 T_5.7, 10;
    %load/vec4 v0x12e756fc0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x12e7576c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12e757ad0, 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x12e7576c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12e756c10, 4;
    %assign/vec4 v0x12e756dc0_0, 0;
    %load/vec4 v0x12e7576c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12e757610, 4;
    %assign/vec4 v0x12e757a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e757580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e757b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12e7576c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e757ad0, 0, 4;
    %load/vec4 v0x12e7576c0_0;
    %assign/vec4 v0x12e7574c0_0, 0;
    %load/vec4 v0x12e7579b0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x12e7579b0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e757b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e757580_0, 0;
T_5.5 ;
    %load/vec4 v0x12e757110_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.12, 10;
    %load/vec4 v0x12e7572c0_0;
    %inv;
    %and;
T_5.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.11, 9;
    %load/vec4 v0x12e757c10_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12e757ad0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x12e7579b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12e7579b0_0, 0;
    %load/vec4 v0x12e757060_0;
    %load/vec4 v0x12e757c10_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e756c10, 0, 4;
    %load/vec4 v0x12e757220_0;
    %load/vec4 v0x12e757c10_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e757610, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e757870_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12e757c10_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e757ad0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e757870_0, 0;
T_5.10 ;
    %load/vec4 v0x12e757410_0;
    %pad/u 16;
    %assign/vec4 v0x12e757360_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12e723d00;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x12e757e10_0;
    %nor/r;
    %store/vec4 v0x12e757e10_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12e723d00;
T_7 ;
    %vpi_call/w 4 48 "$dumpfile", "checked_tb.vcd" {0 0 0};
    %vpi_call/w 4 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12e723d00 {0 0 0};
    %vpi_call/w 4 50 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e757e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e757f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e758170_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12e7582d0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e758540_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758540_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e758170_0, 0, 32;
    %pushi/vec4 14, 0, 16;
    %store/vec4 v0x12e7582d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12e758170_0, 0, 32;
    %pushi/vec4 35, 0, 16;
    %store/vec4 v0x12e7582d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x12e758170_0, 0, 32;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x12e7582d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e757f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e757f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x12e758170_0, 0, 32;
    %pushi/vec4 75, 0, 16;
    %store/vec4 v0x12e7582d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x12e758170_0, 0, 32;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v0x12e7582d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x12e758170_0, 0, 32;
    %pushi/vec4 27, 0, 16;
    %store/vec4 v0x12e7582d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e757f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e757f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e757f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e757f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e758010_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758010_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e757f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e757f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e758010_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758010_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x12e758170_0, 0, 32;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x12e7582d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e757f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e757f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x12e758170_0, 0, 32;
    %pushi/vec4 189, 0, 16;
    %store/vec4 v0x12e7582d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x12e758170_0, 0, 32;
    %pushi/vec4 720, 0, 16;
    %store/vec4 v0x12e7582d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e758010_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e758010_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e757f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e757f80_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 4 162 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 4 163 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "hdl/fifo.sv";
    "sim/checked_tb.sv";
    "hdl/checked.sv";
