<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Sat Apr 27 14:36:51 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt midi_final_proj_2_impl_1.twr midi_final_proj_2_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock baud_sync/lscc_pll_inst/inputclk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]
create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "baud_sync/lscc_pll_inst/inputclk"</big></U></B>

create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
 Clock baud_sync/lscc_pll_inst/inputclk |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From baud_sync/lscc_pll_inst/inputclk  |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          23.452 ns |         42.640 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
 Clock baud_sync/lscc_pll_inst/inputclk |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL                                                              
                                        |                     0.251 ns |           slack = -37.098 ns 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL"</big></U></B>

create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
--------------------------------------------------------------------------------------------------------------
Clock baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL|                    |       Period       |     Frequency      
--------------------------------------------------------------------------------------------------------------
 From baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL|             Target |          32.128 ns |         31.125 MHz 
                                               | Actual (all paths) |          21.006 ns |         47.605 MHz 
--------------------------------------------------------------------------------------------------------------

Clock Domain Crossing
-------------------------------------------------------------------------------------------------------------
Clock baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL|   Worst Time Between Edges   |           Comment            
-------------------------------------------------------------------------------------------------------------
 From baud_sync/lscc_pll_inst/inputclk         |                         ---- |                      No path 
-------------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 99.3758%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 36 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 821.873 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red>create_clock -name {baud_sync/lscc_pll_</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red>inst/inputclk} -period 20.8333333333333</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red> [get_nets inputclk]</FONT></A>                    |    <FONT COLOR=red>0.251 ns </FONT>|  <FONT COLOR=red>-37.098 ns </FONT>|   <FONT COLOR=red>23</FONT>   |   <FONT COLOR=red>15.664 ns </FONT>|  <FONT COLOR=red>63.841 MHz </FONT>|       <FONT COLOR=red>68</FONT>       |       <FONT COLOR=red>36</FONT>       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_generated_clock -name {baud_sync</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -sour</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>ce [get_pins {baud_sync/lscc_pll_inst/u</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>_PLL_B/REFERENCECLK}] -multiply_by 83 -</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>divide_by 128 [get_pins {baud_sync/lscc</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>_pll_inst/u_PLL_B/OUTGLOBAL }] </A>         |   32.128 ns |   11.122 ns |    5   |   21.006 ns |  47.605 MHz |       54       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{sound_out/counter_192__i29/SR   sound_out/counter_192__i30/SR}              
                                         |  -37.099 ns 
{sound_out/counter_192__i27/SR   sound_out/counter_192__i28/SR}              
                                         |  -37.099 ns 
{sound_out/counter_192__i25/SR   sound_out/counter_192__i26/SR}              
                                         |  -37.099 ns 
{sound_out/counter_192__i23/SR   sound_out/counter_192__i24/SR}              
                                         |  -37.099 ns 
{sound_out/counter_192__i9/SR   sound_out/counter_192__i10/SR}              
                                         |  -36.503 ns 
{sound_out/counter_192__i7/SR   sound_out/counter_192__i8/SR}              
                                         |  -36.503 ns 
{sound_out/counter_192__i13/SR   sound_out/counter_192__i14/SR}              
                                         |  -36.503 ns 
{sound_out/counter_192__i11/SR   sound_out/counter_192__i12/SR}              
                                         |  -36.503 ns 
sound_out/counter_192__i31/SR            |  -36.423 ns 
{sound_out/counter_192__i1/SR   sound_out/counter_192__i2/SR}              
                                         |  -35.907 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          36 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {baud_sync/lscc_pll_</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>inst/inputclk} -period 20.8333333333333</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1> [get_nets inputclk]</A>                    |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       68       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {baud_sync</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -sour</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>ce [get_pins {baud_sync/lscc_pll_inst/u</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>_PLL_B/REFERENCECLK}] -multiply_by 83 -</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>divide_by 128 [get_pins {baud_sync/lscc</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>_pll_inst/u_PLL_B/OUTGLOBAL }] </A>         |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       54       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
midi_in/bit_index_i0/D                   |    3.112 ns 
midi_parse/tracker_i0_i1/D               |    3.112 ns 
midi_parse/data_byte_i0_i3/D             |    3.112 ns 
midi_parse/data_byte_i0_i6/D             |    3.112 ns 
midi_parse/tracker_i0_i0/D               |    3.112 ns 
midi_parse/data_byte_i0_i0/D             |    3.112 ns 
midi_in/byte_sig_i0/D                    |    3.112 ns 
midi_in/bit_index_i2/D                   |    3.112 ns 
midi_in/tracker_i0/D                     |    3.112 ns 
sound_out/counter_192__i5/D              |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 1 End Points          |           Type           
-------------------------------------------------------------------
midi_in/data_60/PADDI                   |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         1
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 2 Start or End Points      |           Type           
-------------------------------------------------------------------
serial                                  |                     input
sample                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         2
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]</A>
----------------------------------------------------------------------
68 endpoints scored, 36 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.00333333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i1/Q
Path End         : {sound_out/counter_192__i29/SR   sound_out/counter_192__i30/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 23
Delay Ratio      : 62.4% (route), 37.6% (logic)
Clock Skew       : -5.514 ns
Setup Constraint : 0.251 ns 
Path Slack       : -37.098 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        11.024
+ Data Path Delay                                                                31.306
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1937.912

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_parse/data_byte_i0_i1/CK   midi_parse/data_byte_i0_i0/CK}->midi_parse/data_byte_i0_i1/Q
                                          SLICE_R14C9C    CLK_TO_Q0_DELAY  1.391        12.415  39      
note_sig[1]                                               NET DELAY        3.271        15.686  1       
sound_out/get_frequency/i1313_2_lut_3_lut/B->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE_R12C8A    B0_TO_F0_DELAY   0.450        16.136  6       
sound_out/get_frequency/n1425                             NET DELAY        2.490        18.626  1       
sound_out/get_frequency/i3275_4_lut/B->sound_out/get_frequency/i3275_4_lut/Z
                                          SLICE_R13C8A    B1_TO_F1_DELAY   0.450        19.076  1       
sound_out/get_frequency/n3471                             NET DELAY        2.172        21.248  1       
sound_out/get_frequency/i72_4_lut/D->sound_out/get_frequency/i72_4_lut/Z
                                          SLICE_R13C8B    D1_TO_F1_DELAY   0.450        21.698  1       
sound_out/frequency[0]                                    NET DELAY        2.172        23.870  1       
sound_out/counter_31__I_0_i4_4_lut/D->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R12C8C    D0_TO_F0_DELAY   0.477        24.347  1       
sound_out/n4                                              NET DELAY        0.305        24.652  1       
sound_out/counter_31__I_0_i6_4_lut/C->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE_R12C8C    C1_TO_F1_DELAY   0.477        25.129  1       
sound_out/n6                                              NET DELAY        0.305        25.434  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R12C8D    C0_TO_F0_DELAY   0.477        25.911  1       
sound_out/n8                                              NET DELAY        0.305        26.216  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R12C8D    C1_TO_F1_DELAY   0.477        26.693  1       
sound_out/n10                                             NET DELAY        0.305        26.998  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R12C9A    C0_TO_F0_DELAY   0.477        27.475  1       
sound_out/n12                                             NET DELAY        0.305        27.780  1       
sound_out/counter_31__I_0_i14_4_lut/C->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE_R12C9A    C1_TO_F1_DELAY   0.477        28.257  1       
sound_out/n14                                             NET DELAY        0.305        28.562  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R12C9B    C0_TO_F0_DELAY   0.477        29.039  1       
sound_out/n16                                             NET DELAY        0.305        29.344  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R12C9B    C1_TO_F1_DELAY   0.477        29.821  1       
sound_out/n18                                             NET DELAY        0.305        30.126  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R12C9C    C0_TO_F0_DELAY   0.477        30.603  1       
sound_out/n20                                             NET DELAY        0.305        30.908  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R12C9C    C1_TO_F1_DELAY   0.477        31.385  1       
sound_out/n22                                             NET DELAY        0.305        31.690  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R12C9D    C0_TO_F0_DELAY   0.477        32.167  1       
sound_out/n24_adj_209                                     NET DELAY        0.305        32.472  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R12C9D    C1_TO_F1_DELAY   0.477        32.949  1       
sound_out/n26                                             NET DELAY        0.305        33.254  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R12C10A   C0_TO_F0_DELAY   0.477        33.731  1       
sound_out/n28                                             NET DELAY        0.305        34.036  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R12C10A   C1_TO_F1_DELAY   0.477        34.513  1       
sound_out/n30                                             NET DELAY        0.305        34.818  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R12C10B   C0_TO_F0_DELAY   0.477        35.295  1       
sound_out/n32                                             NET DELAY        0.305        35.600  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R12C10B   C1_TO_F1_DELAY   0.477        36.077  1       
sound_out/n34                                             NET DELAY        0.305        36.382  1       
sound_out/counter_31__I_0_i36_4_lut/C->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE_R12C10C   C0_TO_F0_DELAY   0.477        36.859  1       
sound_out/n36                                             NET DELAY        0.305        37.164  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE_R12C10C   C1_TO_F1_DELAY   0.477        37.641  2       
sound_out/sample_N_171                                    NET DELAY        0.305        37.946  1       
sound_out/i663_2_lut/C->sound_out/i663_2_lut/Z
                                          SLICE_R12C10D   C0_TO_F0_DELAY   0.450        38.396  17      
sound_out/n776                                            NET DELAY        3.934        42.330  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i1/Q
Path End         : {sound_out/counter_192__i27/SR   sound_out/counter_192__i28/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 23
Delay Ratio      : 62.4% (route), 37.6% (logic)
Clock Skew       : -5.514 ns
Setup Constraint : 0.251 ns 
Path Slack       : -37.098 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        11.024
+ Data Path Delay                                                                31.306
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1937.912

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_parse/data_byte_i0_i1/CK   midi_parse/data_byte_i0_i0/CK}->midi_parse/data_byte_i0_i1/Q
                                          SLICE_R14C9C    CLK_TO_Q0_DELAY  1.391        12.415  39      
note_sig[1]                                               NET DELAY        3.271        15.686  1       
sound_out/get_frequency/i1313_2_lut_3_lut/B->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE_R12C8A    B0_TO_F0_DELAY   0.450        16.136  6       
sound_out/get_frequency/n1425                             NET DELAY        2.490        18.626  1       
sound_out/get_frequency/i3275_4_lut/B->sound_out/get_frequency/i3275_4_lut/Z
                                          SLICE_R13C8A    B1_TO_F1_DELAY   0.450        19.076  1       
sound_out/get_frequency/n3471                             NET DELAY        2.172        21.248  1       
sound_out/get_frequency/i72_4_lut/D->sound_out/get_frequency/i72_4_lut/Z
                                          SLICE_R13C8B    D1_TO_F1_DELAY   0.450        21.698  1       
sound_out/frequency[0]                                    NET DELAY        2.172        23.870  1       
sound_out/counter_31__I_0_i4_4_lut/D->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R12C8C    D0_TO_F0_DELAY   0.477        24.347  1       
sound_out/n4                                              NET DELAY        0.305        24.652  1       
sound_out/counter_31__I_0_i6_4_lut/C->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE_R12C8C    C1_TO_F1_DELAY   0.477        25.129  1       
sound_out/n6                                              NET DELAY        0.305        25.434  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R12C8D    C0_TO_F0_DELAY   0.477        25.911  1       
sound_out/n8                                              NET DELAY        0.305        26.216  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R12C8D    C1_TO_F1_DELAY   0.477        26.693  1       
sound_out/n10                                             NET DELAY        0.305        26.998  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R12C9A    C0_TO_F0_DELAY   0.477        27.475  1       
sound_out/n12                                             NET DELAY        0.305        27.780  1       
sound_out/counter_31__I_0_i14_4_lut/C->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE_R12C9A    C1_TO_F1_DELAY   0.477        28.257  1       
sound_out/n14                                             NET DELAY        0.305        28.562  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R12C9B    C0_TO_F0_DELAY   0.477        29.039  1       
sound_out/n16                                             NET DELAY        0.305        29.344  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R12C9B    C1_TO_F1_DELAY   0.477        29.821  1       
sound_out/n18                                             NET DELAY        0.305        30.126  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R12C9C    C0_TO_F0_DELAY   0.477        30.603  1       
sound_out/n20                                             NET DELAY        0.305        30.908  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R12C9C    C1_TO_F1_DELAY   0.477        31.385  1       
sound_out/n22                                             NET DELAY        0.305        31.690  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R12C9D    C0_TO_F0_DELAY   0.477        32.167  1       
sound_out/n24_adj_209                                     NET DELAY        0.305        32.472  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R12C9D    C1_TO_F1_DELAY   0.477        32.949  1       
sound_out/n26                                             NET DELAY        0.305        33.254  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R12C10A   C0_TO_F0_DELAY   0.477        33.731  1       
sound_out/n28                                             NET DELAY        0.305        34.036  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R12C10A   C1_TO_F1_DELAY   0.477        34.513  1       
sound_out/n30                                             NET DELAY        0.305        34.818  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R12C10B   C0_TO_F0_DELAY   0.477        35.295  1       
sound_out/n32                                             NET DELAY        0.305        35.600  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R12C10B   C1_TO_F1_DELAY   0.477        36.077  1       
sound_out/n34                                             NET DELAY        0.305        36.382  1       
sound_out/counter_31__I_0_i36_4_lut/C->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE_R12C10C   C0_TO_F0_DELAY   0.477        36.859  1       
sound_out/n36                                             NET DELAY        0.305        37.164  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE_R12C10C   C1_TO_F1_DELAY   0.477        37.641  2       
sound_out/sample_N_171                                    NET DELAY        0.305        37.946  1       
sound_out/i663_2_lut/C->sound_out/i663_2_lut/Z
                                          SLICE_R12C10D   C0_TO_F0_DELAY   0.450        38.396  17      
sound_out/n776                                            NET DELAY        3.934        42.330  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i1/Q
Path End         : {sound_out/counter_192__i25/SR   sound_out/counter_192__i26/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 23
Delay Ratio      : 62.4% (route), 37.6% (logic)
Clock Skew       : -5.514 ns
Setup Constraint : 0.251 ns 
Path Slack       : -37.098 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        11.024
+ Data Path Delay                                                                31.306
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1937.912

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_parse/data_byte_i0_i1/CK   midi_parse/data_byte_i0_i0/CK}->midi_parse/data_byte_i0_i1/Q
                                          SLICE_R14C9C    CLK_TO_Q0_DELAY  1.391        12.415  39      
note_sig[1]                                               NET DELAY        3.271        15.686  1       
sound_out/get_frequency/i1313_2_lut_3_lut/B->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE_R12C8A    B0_TO_F0_DELAY   0.450        16.136  6       
sound_out/get_frequency/n1425                             NET DELAY        2.490        18.626  1       
sound_out/get_frequency/i3275_4_lut/B->sound_out/get_frequency/i3275_4_lut/Z
                                          SLICE_R13C8A    B1_TO_F1_DELAY   0.450        19.076  1       
sound_out/get_frequency/n3471                             NET DELAY        2.172        21.248  1       
sound_out/get_frequency/i72_4_lut/D->sound_out/get_frequency/i72_4_lut/Z
                                          SLICE_R13C8B    D1_TO_F1_DELAY   0.450        21.698  1       
sound_out/frequency[0]                                    NET DELAY        2.172        23.870  1       
sound_out/counter_31__I_0_i4_4_lut/D->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R12C8C    D0_TO_F0_DELAY   0.477        24.347  1       
sound_out/n4                                              NET DELAY        0.305        24.652  1       
sound_out/counter_31__I_0_i6_4_lut/C->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE_R12C8C    C1_TO_F1_DELAY   0.477        25.129  1       
sound_out/n6                                              NET DELAY        0.305        25.434  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R12C8D    C0_TO_F0_DELAY   0.477        25.911  1       
sound_out/n8                                              NET DELAY        0.305        26.216  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R12C8D    C1_TO_F1_DELAY   0.477        26.693  1       
sound_out/n10                                             NET DELAY        0.305        26.998  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R12C9A    C0_TO_F0_DELAY   0.477        27.475  1       
sound_out/n12                                             NET DELAY        0.305        27.780  1       
sound_out/counter_31__I_0_i14_4_lut/C->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE_R12C9A    C1_TO_F1_DELAY   0.477        28.257  1       
sound_out/n14                                             NET DELAY        0.305        28.562  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R12C9B    C0_TO_F0_DELAY   0.477        29.039  1       
sound_out/n16                                             NET DELAY        0.305        29.344  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R12C9B    C1_TO_F1_DELAY   0.477        29.821  1       
sound_out/n18                                             NET DELAY        0.305        30.126  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R12C9C    C0_TO_F0_DELAY   0.477        30.603  1       
sound_out/n20                                             NET DELAY        0.305        30.908  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R12C9C    C1_TO_F1_DELAY   0.477        31.385  1       
sound_out/n22                                             NET DELAY        0.305        31.690  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R12C9D    C0_TO_F0_DELAY   0.477        32.167  1       
sound_out/n24_adj_209                                     NET DELAY        0.305        32.472  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R12C9D    C1_TO_F1_DELAY   0.477        32.949  1       
sound_out/n26                                             NET DELAY        0.305        33.254  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R12C10A   C0_TO_F0_DELAY   0.477        33.731  1       
sound_out/n28                                             NET DELAY        0.305        34.036  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R12C10A   C1_TO_F1_DELAY   0.477        34.513  1       
sound_out/n30                                             NET DELAY        0.305        34.818  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R12C10B   C0_TO_F0_DELAY   0.477        35.295  1       
sound_out/n32                                             NET DELAY        0.305        35.600  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R12C10B   C1_TO_F1_DELAY   0.477        36.077  1       
sound_out/n34                                             NET DELAY        0.305        36.382  1       
sound_out/counter_31__I_0_i36_4_lut/C->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE_R12C10C   C0_TO_F0_DELAY   0.477        36.859  1       
sound_out/n36                                             NET DELAY        0.305        37.164  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE_R12C10C   C1_TO_F1_DELAY   0.477        37.641  2       
sound_out/sample_N_171                                    NET DELAY        0.305        37.946  1       
sound_out/i663_2_lut/C->sound_out/i663_2_lut/Z
                                          SLICE_R12C10D   C0_TO_F0_DELAY   0.450        38.396  17      
sound_out/n776                                            NET DELAY        3.934        42.330  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i1/Q
Path End         : {sound_out/counter_192__i23/SR   sound_out/counter_192__i24/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 23
Delay Ratio      : 62.4% (route), 37.6% (logic)
Clock Skew       : -5.514 ns
Setup Constraint : 0.251 ns 
Path Slack       : -37.098 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        11.024
+ Data Path Delay                                                                31.306
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1937.912

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_parse/data_byte_i0_i1/CK   midi_parse/data_byte_i0_i0/CK}->midi_parse/data_byte_i0_i1/Q
                                          SLICE_R14C9C    CLK_TO_Q0_DELAY  1.391        12.415  39      
note_sig[1]                                               NET DELAY        3.271        15.686  1       
sound_out/get_frequency/i1313_2_lut_3_lut/B->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE_R12C8A    B0_TO_F0_DELAY   0.450        16.136  6       
sound_out/get_frequency/n1425                             NET DELAY        2.490        18.626  1       
sound_out/get_frequency/i3275_4_lut/B->sound_out/get_frequency/i3275_4_lut/Z
                                          SLICE_R13C8A    B1_TO_F1_DELAY   0.450        19.076  1       
sound_out/get_frequency/n3471                             NET DELAY        2.172        21.248  1       
sound_out/get_frequency/i72_4_lut/D->sound_out/get_frequency/i72_4_lut/Z
                                          SLICE_R13C8B    D1_TO_F1_DELAY   0.450        21.698  1       
sound_out/frequency[0]                                    NET DELAY        2.172        23.870  1       
sound_out/counter_31__I_0_i4_4_lut/D->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R12C8C    D0_TO_F0_DELAY   0.477        24.347  1       
sound_out/n4                                              NET DELAY        0.305        24.652  1       
sound_out/counter_31__I_0_i6_4_lut/C->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE_R12C8C    C1_TO_F1_DELAY   0.477        25.129  1       
sound_out/n6                                              NET DELAY        0.305        25.434  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R12C8D    C0_TO_F0_DELAY   0.477        25.911  1       
sound_out/n8                                              NET DELAY        0.305        26.216  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R12C8D    C1_TO_F1_DELAY   0.477        26.693  1       
sound_out/n10                                             NET DELAY        0.305        26.998  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R12C9A    C0_TO_F0_DELAY   0.477        27.475  1       
sound_out/n12                                             NET DELAY        0.305        27.780  1       
sound_out/counter_31__I_0_i14_4_lut/C->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE_R12C9A    C1_TO_F1_DELAY   0.477        28.257  1       
sound_out/n14                                             NET DELAY        0.305        28.562  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R12C9B    C0_TO_F0_DELAY   0.477        29.039  1       
sound_out/n16                                             NET DELAY        0.305        29.344  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R12C9B    C1_TO_F1_DELAY   0.477        29.821  1       
sound_out/n18                                             NET DELAY        0.305        30.126  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R12C9C    C0_TO_F0_DELAY   0.477        30.603  1       
sound_out/n20                                             NET DELAY        0.305        30.908  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R12C9C    C1_TO_F1_DELAY   0.477        31.385  1       
sound_out/n22                                             NET DELAY        0.305        31.690  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R12C9D    C0_TO_F0_DELAY   0.477        32.167  1       
sound_out/n24_adj_209                                     NET DELAY        0.305        32.472  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R12C9D    C1_TO_F1_DELAY   0.477        32.949  1       
sound_out/n26                                             NET DELAY        0.305        33.254  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R12C10A   C0_TO_F0_DELAY   0.477        33.731  1       
sound_out/n28                                             NET DELAY        0.305        34.036  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R12C10A   C1_TO_F1_DELAY   0.477        34.513  1       
sound_out/n30                                             NET DELAY        0.305        34.818  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R12C10B   C0_TO_F0_DELAY   0.477        35.295  1       
sound_out/n32                                             NET DELAY        0.305        35.600  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R12C10B   C1_TO_F1_DELAY   0.477        36.077  1       
sound_out/n34                                             NET DELAY        0.305        36.382  1       
sound_out/counter_31__I_0_i36_4_lut/C->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE_R12C10C   C0_TO_F0_DELAY   0.477        36.859  1       
sound_out/n36                                             NET DELAY        0.305        37.164  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE_R12C10C   C1_TO_F1_DELAY   0.477        37.641  2       
sound_out/sample_N_171                                    NET DELAY        0.305        37.946  1       
sound_out/i663_2_lut/C->sound_out/i663_2_lut/Z
                                          SLICE_R12C10D   C0_TO_F0_DELAY   0.450        38.396  17      
sound_out/n776                                            NET DELAY        3.934        42.330  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i1/Q
Path End         : {sound_out/counter_192__i9/SR   sound_out/counter_192__i10/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 23
Delay Ratio      : 61.7% (route), 38.3% (logic)
Clock Skew       : -5.514 ns
Setup Constraint : 0.251 ns 
Path Slack       : -36.502 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        11.024
+ Data Path Delay                                                                30.710
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1937.316

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_parse/data_byte_i0_i1/CK   midi_parse/data_byte_i0_i0/CK}->midi_parse/data_byte_i0_i1/Q
                                          SLICE_R14C9C    CLK_TO_Q0_DELAY  1.391        12.415  39      
note_sig[1]                                               NET DELAY        3.271        15.686  1       
sound_out/get_frequency/i1313_2_lut_3_lut/B->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE_R12C8A    B0_TO_F0_DELAY   0.450        16.136  6       
sound_out/get_frequency/n1425                             NET DELAY        2.490        18.626  1       
sound_out/get_frequency/i3275_4_lut/B->sound_out/get_frequency/i3275_4_lut/Z
                                          SLICE_R13C8A    B1_TO_F1_DELAY   0.450        19.076  1       
sound_out/get_frequency/n3471                             NET DELAY        2.172        21.248  1       
sound_out/get_frequency/i72_4_lut/D->sound_out/get_frequency/i72_4_lut/Z
                                          SLICE_R13C8B    D1_TO_F1_DELAY   0.450        21.698  1       
sound_out/frequency[0]                                    NET DELAY        2.172        23.870  1       
sound_out/counter_31__I_0_i4_4_lut/D->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R12C8C    D0_TO_F0_DELAY   0.477        24.347  1       
sound_out/n4                                              NET DELAY        0.305        24.652  1       
sound_out/counter_31__I_0_i6_4_lut/C->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE_R12C8C    C1_TO_F1_DELAY   0.477        25.129  1       
sound_out/n6                                              NET DELAY        0.305        25.434  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R12C8D    C0_TO_F0_DELAY   0.477        25.911  1       
sound_out/n8                                              NET DELAY        0.305        26.216  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R12C8D    C1_TO_F1_DELAY   0.477        26.693  1       
sound_out/n10                                             NET DELAY        0.305        26.998  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R12C9A    C0_TO_F0_DELAY   0.477        27.475  1       
sound_out/n12                                             NET DELAY        0.305        27.780  1       
sound_out/counter_31__I_0_i14_4_lut/C->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE_R12C9A    C1_TO_F1_DELAY   0.477        28.257  1       
sound_out/n14                                             NET DELAY        0.305        28.562  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R12C9B    C0_TO_F0_DELAY   0.477        29.039  1       
sound_out/n16                                             NET DELAY        0.305        29.344  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R12C9B    C1_TO_F1_DELAY   0.477        29.821  1       
sound_out/n18                                             NET DELAY        0.305        30.126  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R12C9C    C0_TO_F0_DELAY   0.477        30.603  1       
sound_out/n20                                             NET DELAY        0.305        30.908  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R12C9C    C1_TO_F1_DELAY   0.477        31.385  1       
sound_out/n22                                             NET DELAY        0.305        31.690  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R12C9D    C0_TO_F0_DELAY   0.477        32.167  1       
sound_out/n24_adj_209                                     NET DELAY        0.305        32.472  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R12C9D    C1_TO_F1_DELAY   0.477        32.949  1       
sound_out/n26                                             NET DELAY        0.305        33.254  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R12C10A   C0_TO_F0_DELAY   0.477        33.731  1       
sound_out/n28                                             NET DELAY        0.305        34.036  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R12C10A   C1_TO_F1_DELAY   0.477        34.513  1       
sound_out/n30                                             NET DELAY        0.305        34.818  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R12C10B   C0_TO_F0_DELAY   0.477        35.295  1       
sound_out/n32                                             NET DELAY        0.305        35.600  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R12C10B   C1_TO_F1_DELAY   0.477        36.077  1       
sound_out/n34                                             NET DELAY        0.305        36.382  1       
sound_out/counter_31__I_0_i36_4_lut/C->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE_R12C10C   C0_TO_F0_DELAY   0.477        36.859  1       
sound_out/n36                                             NET DELAY        0.305        37.164  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE_R12C10C   C1_TO_F1_DELAY   0.477        37.641  2       
sound_out/sample_N_171                                    NET DELAY        0.305        37.946  1       
sound_out/i663_2_lut/C->sound_out/i663_2_lut/Z
                                          SLICE_R12C10D   C0_TO_F0_DELAY   0.450        38.396  17      
sound_out/n776                                            NET DELAY        3.338        41.734  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i1/Q
Path End         : {sound_out/counter_192__i7/SR   sound_out/counter_192__i8/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 23
Delay Ratio      : 61.7% (route), 38.3% (logic)
Clock Skew       : -5.514 ns
Setup Constraint : 0.251 ns 
Path Slack       : -36.502 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        11.024
+ Data Path Delay                                                                30.710
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1937.316

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_parse/data_byte_i0_i1/CK   midi_parse/data_byte_i0_i0/CK}->midi_parse/data_byte_i0_i1/Q
                                          SLICE_R14C9C    CLK_TO_Q0_DELAY  1.391        12.415  39      
note_sig[1]                                               NET DELAY        3.271        15.686  1       
sound_out/get_frequency/i1313_2_lut_3_lut/B->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE_R12C8A    B0_TO_F0_DELAY   0.450        16.136  6       
sound_out/get_frequency/n1425                             NET DELAY        2.490        18.626  1       
sound_out/get_frequency/i3275_4_lut/B->sound_out/get_frequency/i3275_4_lut/Z
                                          SLICE_R13C8A    B1_TO_F1_DELAY   0.450        19.076  1       
sound_out/get_frequency/n3471                             NET DELAY        2.172        21.248  1       
sound_out/get_frequency/i72_4_lut/D->sound_out/get_frequency/i72_4_lut/Z
                                          SLICE_R13C8B    D1_TO_F1_DELAY   0.450        21.698  1       
sound_out/frequency[0]                                    NET DELAY        2.172        23.870  1       
sound_out/counter_31__I_0_i4_4_lut/D->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R12C8C    D0_TO_F0_DELAY   0.477        24.347  1       
sound_out/n4                                              NET DELAY        0.305        24.652  1       
sound_out/counter_31__I_0_i6_4_lut/C->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE_R12C8C    C1_TO_F1_DELAY   0.477        25.129  1       
sound_out/n6                                              NET DELAY        0.305        25.434  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R12C8D    C0_TO_F0_DELAY   0.477        25.911  1       
sound_out/n8                                              NET DELAY        0.305        26.216  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R12C8D    C1_TO_F1_DELAY   0.477        26.693  1       
sound_out/n10                                             NET DELAY        0.305        26.998  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R12C9A    C0_TO_F0_DELAY   0.477        27.475  1       
sound_out/n12                                             NET DELAY        0.305        27.780  1       
sound_out/counter_31__I_0_i14_4_lut/C->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE_R12C9A    C1_TO_F1_DELAY   0.477        28.257  1       
sound_out/n14                                             NET DELAY        0.305        28.562  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R12C9B    C0_TO_F0_DELAY   0.477        29.039  1       
sound_out/n16                                             NET DELAY        0.305        29.344  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R12C9B    C1_TO_F1_DELAY   0.477        29.821  1       
sound_out/n18                                             NET DELAY        0.305        30.126  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R12C9C    C0_TO_F0_DELAY   0.477        30.603  1       
sound_out/n20                                             NET DELAY        0.305        30.908  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R12C9C    C1_TO_F1_DELAY   0.477        31.385  1       
sound_out/n22                                             NET DELAY        0.305        31.690  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R12C9D    C0_TO_F0_DELAY   0.477        32.167  1       
sound_out/n24_adj_209                                     NET DELAY        0.305        32.472  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R12C9D    C1_TO_F1_DELAY   0.477        32.949  1       
sound_out/n26                                             NET DELAY        0.305        33.254  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R12C10A   C0_TO_F0_DELAY   0.477        33.731  1       
sound_out/n28                                             NET DELAY        0.305        34.036  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R12C10A   C1_TO_F1_DELAY   0.477        34.513  1       
sound_out/n30                                             NET DELAY        0.305        34.818  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R12C10B   C0_TO_F0_DELAY   0.477        35.295  1       
sound_out/n32                                             NET DELAY        0.305        35.600  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R12C10B   C1_TO_F1_DELAY   0.477        36.077  1       
sound_out/n34                                             NET DELAY        0.305        36.382  1       
sound_out/counter_31__I_0_i36_4_lut/C->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE_R12C10C   C0_TO_F0_DELAY   0.477        36.859  1       
sound_out/n36                                             NET DELAY        0.305        37.164  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE_R12C10C   C1_TO_F1_DELAY   0.477        37.641  2       
sound_out/sample_N_171                                    NET DELAY        0.305        37.946  1       
sound_out/i663_2_lut/C->sound_out/i663_2_lut/Z
                                          SLICE_R12C10D   C0_TO_F0_DELAY   0.450        38.396  17      
sound_out/n776                                            NET DELAY        3.338        41.734  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i1/Q
Path End         : {sound_out/counter_192__i13/SR   sound_out/counter_192__i14/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 23
Delay Ratio      : 61.7% (route), 38.3% (logic)
Clock Skew       : -5.514 ns
Setup Constraint : 0.251 ns 
Path Slack       : -36.502 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        11.024
+ Data Path Delay                                                                30.710
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1937.316

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_parse/data_byte_i0_i1/CK   midi_parse/data_byte_i0_i0/CK}->midi_parse/data_byte_i0_i1/Q
                                          SLICE_R14C9C    CLK_TO_Q0_DELAY  1.391        12.415  39      
note_sig[1]                                               NET DELAY        3.271        15.686  1       
sound_out/get_frequency/i1313_2_lut_3_lut/B->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE_R12C8A    B0_TO_F0_DELAY   0.450        16.136  6       
sound_out/get_frequency/n1425                             NET DELAY        2.490        18.626  1       
sound_out/get_frequency/i3275_4_lut/B->sound_out/get_frequency/i3275_4_lut/Z
                                          SLICE_R13C8A    B1_TO_F1_DELAY   0.450        19.076  1       
sound_out/get_frequency/n3471                             NET DELAY        2.172        21.248  1       
sound_out/get_frequency/i72_4_lut/D->sound_out/get_frequency/i72_4_lut/Z
                                          SLICE_R13C8B    D1_TO_F1_DELAY   0.450        21.698  1       
sound_out/frequency[0]                                    NET DELAY        2.172        23.870  1       
sound_out/counter_31__I_0_i4_4_lut/D->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R12C8C    D0_TO_F0_DELAY   0.477        24.347  1       
sound_out/n4                                              NET DELAY        0.305        24.652  1       
sound_out/counter_31__I_0_i6_4_lut/C->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE_R12C8C    C1_TO_F1_DELAY   0.477        25.129  1       
sound_out/n6                                              NET DELAY        0.305        25.434  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R12C8D    C0_TO_F0_DELAY   0.477        25.911  1       
sound_out/n8                                              NET DELAY        0.305        26.216  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R12C8D    C1_TO_F1_DELAY   0.477        26.693  1       
sound_out/n10                                             NET DELAY        0.305        26.998  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R12C9A    C0_TO_F0_DELAY   0.477        27.475  1       
sound_out/n12                                             NET DELAY        0.305        27.780  1       
sound_out/counter_31__I_0_i14_4_lut/C->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE_R12C9A    C1_TO_F1_DELAY   0.477        28.257  1       
sound_out/n14                                             NET DELAY        0.305        28.562  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R12C9B    C0_TO_F0_DELAY   0.477        29.039  1       
sound_out/n16                                             NET DELAY        0.305        29.344  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R12C9B    C1_TO_F1_DELAY   0.477        29.821  1       
sound_out/n18                                             NET DELAY        0.305        30.126  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R12C9C    C0_TO_F0_DELAY   0.477        30.603  1       
sound_out/n20                                             NET DELAY        0.305        30.908  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R12C9C    C1_TO_F1_DELAY   0.477        31.385  1       
sound_out/n22                                             NET DELAY        0.305        31.690  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R12C9D    C0_TO_F0_DELAY   0.477        32.167  1       
sound_out/n24_adj_209                                     NET DELAY        0.305        32.472  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R12C9D    C1_TO_F1_DELAY   0.477        32.949  1       
sound_out/n26                                             NET DELAY        0.305        33.254  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R12C10A   C0_TO_F0_DELAY   0.477        33.731  1       
sound_out/n28                                             NET DELAY        0.305        34.036  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R12C10A   C1_TO_F1_DELAY   0.477        34.513  1       
sound_out/n30                                             NET DELAY        0.305        34.818  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R12C10B   C0_TO_F0_DELAY   0.477        35.295  1       
sound_out/n32                                             NET DELAY        0.305        35.600  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R12C10B   C1_TO_F1_DELAY   0.477        36.077  1       
sound_out/n34                                             NET DELAY        0.305        36.382  1       
sound_out/counter_31__I_0_i36_4_lut/C->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE_R12C10C   C0_TO_F0_DELAY   0.477        36.859  1       
sound_out/n36                                             NET DELAY        0.305        37.164  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE_R12C10C   C1_TO_F1_DELAY   0.477        37.641  2       
sound_out/sample_N_171                                    NET DELAY        0.305        37.946  1       
sound_out/i663_2_lut/C->sound_out/i663_2_lut/Z
                                          SLICE_R12C10D   C0_TO_F0_DELAY   0.450        38.396  17      
sound_out/n776                                            NET DELAY        3.338        41.734  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i1/Q
Path End         : {sound_out/counter_192__i11/SR   sound_out/counter_192__i12/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 23
Delay Ratio      : 61.7% (route), 38.3% (logic)
Clock Skew       : -5.514 ns
Setup Constraint : 0.251 ns 
Path Slack       : -36.502 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        11.024
+ Data Path Delay                                                                30.710
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1937.316

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_parse/data_byte_i0_i1/CK   midi_parse/data_byte_i0_i0/CK}->midi_parse/data_byte_i0_i1/Q
                                          SLICE_R14C9C    CLK_TO_Q0_DELAY  1.391        12.415  39      
note_sig[1]                                               NET DELAY        3.271        15.686  1       
sound_out/get_frequency/i1313_2_lut_3_lut/B->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE_R12C8A    B0_TO_F0_DELAY   0.450        16.136  6       
sound_out/get_frequency/n1425                             NET DELAY        2.490        18.626  1       
sound_out/get_frequency/i3275_4_lut/B->sound_out/get_frequency/i3275_4_lut/Z
                                          SLICE_R13C8A    B1_TO_F1_DELAY   0.450        19.076  1       
sound_out/get_frequency/n3471                             NET DELAY        2.172        21.248  1       
sound_out/get_frequency/i72_4_lut/D->sound_out/get_frequency/i72_4_lut/Z
                                          SLICE_R13C8B    D1_TO_F1_DELAY   0.450        21.698  1       
sound_out/frequency[0]                                    NET DELAY        2.172        23.870  1       
sound_out/counter_31__I_0_i4_4_lut/D->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R12C8C    D0_TO_F0_DELAY   0.477        24.347  1       
sound_out/n4                                              NET DELAY        0.305        24.652  1       
sound_out/counter_31__I_0_i6_4_lut/C->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE_R12C8C    C1_TO_F1_DELAY   0.477        25.129  1       
sound_out/n6                                              NET DELAY        0.305        25.434  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R12C8D    C0_TO_F0_DELAY   0.477        25.911  1       
sound_out/n8                                              NET DELAY        0.305        26.216  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R12C8D    C1_TO_F1_DELAY   0.477        26.693  1       
sound_out/n10                                             NET DELAY        0.305        26.998  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R12C9A    C0_TO_F0_DELAY   0.477        27.475  1       
sound_out/n12                                             NET DELAY        0.305        27.780  1       
sound_out/counter_31__I_0_i14_4_lut/C->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE_R12C9A    C1_TO_F1_DELAY   0.477        28.257  1       
sound_out/n14                                             NET DELAY        0.305        28.562  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R12C9B    C0_TO_F0_DELAY   0.477        29.039  1       
sound_out/n16                                             NET DELAY        0.305        29.344  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R12C9B    C1_TO_F1_DELAY   0.477        29.821  1       
sound_out/n18                                             NET DELAY        0.305        30.126  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R12C9C    C0_TO_F0_DELAY   0.477        30.603  1       
sound_out/n20                                             NET DELAY        0.305        30.908  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R12C9C    C1_TO_F1_DELAY   0.477        31.385  1       
sound_out/n22                                             NET DELAY        0.305        31.690  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R12C9D    C0_TO_F0_DELAY   0.477        32.167  1       
sound_out/n24_adj_209                                     NET DELAY        0.305        32.472  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R12C9D    C1_TO_F1_DELAY   0.477        32.949  1       
sound_out/n26                                             NET DELAY        0.305        33.254  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R12C10A   C0_TO_F0_DELAY   0.477        33.731  1       
sound_out/n28                                             NET DELAY        0.305        34.036  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R12C10A   C1_TO_F1_DELAY   0.477        34.513  1       
sound_out/n30                                             NET DELAY        0.305        34.818  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R12C10B   C0_TO_F0_DELAY   0.477        35.295  1       
sound_out/n32                                             NET DELAY        0.305        35.600  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R12C10B   C1_TO_F1_DELAY   0.477        36.077  1       
sound_out/n34                                             NET DELAY        0.305        36.382  1       
sound_out/counter_31__I_0_i36_4_lut/C->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE_R12C10C   C0_TO_F0_DELAY   0.477        36.859  1       
sound_out/n36                                             NET DELAY        0.305        37.164  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE_R12C10C   C1_TO_F1_DELAY   0.477        37.641  2       
sound_out/sample_N_171                                    NET DELAY        0.305        37.946  1       
sound_out/i663_2_lut/C->sound_out/i663_2_lut/Z
                                          SLICE_R12C10D   C0_TO_F0_DELAY   0.450        38.396  17      
sound_out/n776                                            NET DELAY        3.338        41.734  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i1/Q
Path End         : sound_out/counter_192__i31/SR
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 23
Delay Ratio      : 61.6% (route), 38.4% (logic)
Clock Skew       : -5.514 ns
Setup Constraint : 0.251 ns 
Path Slack       : -36.422 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        11.024
+ Data Path Delay                                                                30.630
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1937.236

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_parse/data_byte_i0_i1/CK   midi_parse/data_byte_i0_i0/CK}->midi_parse/data_byte_i0_i1/Q
                                          SLICE_R14C9C    CLK_TO_Q0_DELAY  1.391        12.415  39      
note_sig[1]                                               NET DELAY        3.271        15.686  1       
sound_out/get_frequency/i1313_2_lut_3_lut/B->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE_R12C8A    B0_TO_F0_DELAY   0.450        16.136  6       
sound_out/get_frequency/n1425                             NET DELAY        2.490        18.626  1       
sound_out/get_frequency/i3275_4_lut/B->sound_out/get_frequency/i3275_4_lut/Z
                                          SLICE_R13C8A    B1_TO_F1_DELAY   0.450        19.076  1       
sound_out/get_frequency/n3471                             NET DELAY        2.172        21.248  1       
sound_out/get_frequency/i72_4_lut/D->sound_out/get_frequency/i72_4_lut/Z
                                          SLICE_R13C8B    D1_TO_F1_DELAY   0.450        21.698  1       
sound_out/frequency[0]                                    NET DELAY        2.172        23.870  1       
sound_out/counter_31__I_0_i4_4_lut/D->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R12C8C    D0_TO_F0_DELAY   0.477        24.347  1       
sound_out/n4                                              NET DELAY        0.305        24.652  1       
sound_out/counter_31__I_0_i6_4_lut/C->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE_R12C8C    C1_TO_F1_DELAY   0.477        25.129  1       
sound_out/n6                                              NET DELAY        0.305        25.434  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R12C8D    C0_TO_F0_DELAY   0.477        25.911  1       
sound_out/n8                                              NET DELAY        0.305        26.216  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R12C8D    C1_TO_F1_DELAY   0.477        26.693  1       
sound_out/n10                                             NET DELAY        0.305        26.998  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R12C9A    C0_TO_F0_DELAY   0.477        27.475  1       
sound_out/n12                                             NET DELAY        0.305        27.780  1       
sound_out/counter_31__I_0_i14_4_lut/C->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE_R12C9A    C1_TO_F1_DELAY   0.477        28.257  1       
sound_out/n14                                             NET DELAY        0.305        28.562  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R12C9B    C0_TO_F0_DELAY   0.477        29.039  1       
sound_out/n16                                             NET DELAY        0.305        29.344  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R12C9B    C1_TO_F1_DELAY   0.477        29.821  1       
sound_out/n18                                             NET DELAY        0.305        30.126  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R12C9C    C0_TO_F0_DELAY   0.477        30.603  1       
sound_out/n20                                             NET DELAY        0.305        30.908  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R12C9C    C1_TO_F1_DELAY   0.477        31.385  1       
sound_out/n22                                             NET DELAY        0.305        31.690  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R12C9D    C0_TO_F0_DELAY   0.477        32.167  1       
sound_out/n24_adj_209                                     NET DELAY        0.305        32.472  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R12C9D    C1_TO_F1_DELAY   0.477        32.949  1       
sound_out/n26                                             NET DELAY        0.305        33.254  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R12C10A   C0_TO_F0_DELAY   0.477        33.731  1       
sound_out/n28                                             NET DELAY        0.305        34.036  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R12C10A   C1_TO_F1_DELAY   0.477        34.513  1       
sound_out/n30                                             NET DELAY        0.305        34.818  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R12C10B   C0_TO_F0_DELAY   0.477        35.295  1       
sound_out/n32                                             NET DELAY        0.305        35.600  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R12C10B   C1_TO_F1_DELAY   0.477        36.077  1       
sound_out/n34                                             NET DELAY        0.305        36.382  1       
sound_out/counter_31__I_0_i36_4_lut/C->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE_R12C10C   C0_TO_F0_DELAY   0.477        36.859  1       
sound_out/n36                                             NET DELAY        0.305        37.164  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE_R12C10C   C1_TO_F1_DELAY   0.477        37.641  2       
sound_out/sample_N_171                                    NET DELAY        0.305        37.946  1       
sound_out/i663_2_lut/C->sound_out/i663_2_lut/Z
                                          SLICE_R12C10D   C0_TO_F0_DELAY   0.450        38.396  17      
sound_out/n776                                            NET DELAY        3.258        41.654  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i1/Q
Path End         : {sound_out/counter_192__i1/SR   sound_out/counter_192__i2/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 23
Delay Ratio      : 60.9% (route), 39.1% (logic)
Clock Skew       : -5.514 ns
Setup Constraint : 0.251 ns 
Path Slack       : -35.906 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        11.024
+ Data Path Delay                                                                30.114
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1936.720

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_parse/data_byte_i0_i1/CK   midi_parse/data_byte_i0_i0/CK}->midi_parse/data_byte_i0_i1/Q
                                          SLICE_R14C9C    CLK_TO_Q0_DELAY  1.391        12.415  39      
note_sig[1]                                               NET DELAY        3.271        15.686  1       
sound_out/get_frequency/i1313_2_lut_3_lut/B->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE_R12C8A    B0_TO_F0_DELAY   0.450        16.136  6       
sound_out/get_frequency/n1425                             NET DELAY        2.490        18.626  1       
sound_out/get_frequency/i3275_4_lut/B->sound_out/get_frequency/i3275_4_lut/Z
                                          SLICE_R13C8A    B1_TO_F1_DELAY   0.450        19.076  1       
sound_out/get_frequency/n3471                             NET DELAY        2.172        21.248  1       
sound_out/get_frequency/i72_4_lut/D->sound_out/get_frequency/i72_4_lut/Z
                                          SLICE_R13C8B    D1_TO_F1_DELAY   0.450        21.698  1       
sound_out/frequency[0]                                    NET DELAY        2.172        23.870  1       
sound_out/counter_31__I_0_i4_4_lut/D->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R12C8C    D0_TO_F0_DELAY   0.477        24.347  1       
sound_out/n4                                              NET DELAY        0.305        24.652  1       
sound_out/counter_31__I_0_i6_4_lut/C->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE_R12C8C    C1_TO_F1_DELAY   0.477        25.129  1       
sound_out/n6                                              NET DELAY        0.305        25.434  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R12C8D    C0_TO_F0_DELAY   0.477        25.911  1       
sound_out/n8                                              NET DELAY        0.305        26.216  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R12C8D    C1_TO_F1_DELAY   0.477        26.693  1       
sound_out/n10                                             NET DELAY        0.305        26.998  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R12C9A    C0_TO_F0_DELAY   0.477        27.475  1       
sound_out/n12                                             NET DELAY        0.305        27.780  1       
sound_out/counter_31__I_0_i14_4_lut/C->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE_R12C9A    C1_TO_F1_DELAY   0.477        28.257  1       
sound_out/n14                                             NET DELAY        0.305        28.562  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R12C9B    C0_TO_F0_DELAY   0.477        29.039  1       
sound_out/n16                                             NET DELAY        0.305        29.344  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R12C9B    C1_TO_F1_DELAY   0.477        29.821  1       
sound_out/n18                                             NET DELAY        0.305        30.126  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R12C9C    C0_TO_F0_DELAY   0.477        30.603  1       
sound_out/n20                                             NET DELAY        0.305        30.908  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R12C9C    C1_TO_F1_DELAY   0.477        31.385  1       
sound_out/n22                                             NET DELAY        0.305        31.690  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R12C9D    C0_TO_F0_DELAY   0.477        32.167  1       
sound_out/n24_adj_209                                     NET DELAY        0.305        32.472  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R12C9D    C1_TO_F1_DELAY   0.477        32.949  1       
sound_out/n26                                             NET DELAY        0.305        33.254  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R12C10A   C0_TO_F0_DELAY   0.477        33.731  1       
sound_out/n28                                             NET DELAY        0.305        34.036  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R12C10A   C1_TO_F1_DELAY   0.477        34.513  1       
sound_out/n30                                             NET DELAY        0.305        34.818  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R12C10B   C0_TO_F0_DELAY   0.477        35.295  1       
sound_out/n32                                             NET DELAY        0.305        35.600  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R12C10B   C1_TO_F1_DELAY   0.477        36.077  1       
sound_out/n34                                             NET DELAY        0.305        36.382  1       
sound_out/counter_31__I_0_i36_4_lut/C->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE_R12C10C   C0_TO_F0_DELAY   0.477        36.859  1       
sound_out/n36                                             NET DELAY        0.305        37.164  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE_R12C10C   C1_TO_F1_DELAY   0.477        37.641  2       
sound_out/sample_N_171                                    NET DELAY        0.305        37.946  1       
sound_out/i663_2_lut/C->sound_out/i663_2_lut/Z
                                          SLICE_R12C10D   C0_TO_F0_DELAY   0.450        38.396  17      
sound_out/n776                                            NET DELAY        2.742        41.138  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
54 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i9/Q
Path End         : midi_in/clock_counter_i0_i9/SR
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 84.4% (route), 15.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 11.122 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
- Setup Time                                                                         0.530
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.622

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                             20.476
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                31.500

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i9/CK->midi_in/clock_counter_i0_i9/Q
                                          SLICE_R18C9B    CLK_TO_Q0_DELAY  1.391        12.415  5       
clock_counter[9]                                          NET DELAY        2.742        15.157  1       
midi_in/i1_3_lut_4_lut/A->midi_in/i1_3_lut_4_lut/Z
                                          SLICE_R19C8C    A0_TO_F0_DELAY   0.450        15.607  3       
n3271                                                     NET DELAY        4.199        19.806  1       
i3282_4_lut/B->i3282_4_lut/Z              SLICE_R18C7A    B0_TO_F0_DELAY   0.450        20.256  1       
n3436                                                     NET DELAY        3.285        23.541  1       
i145_4_lut/D->i145_4_lut/Z                SLICE_R18C7B    D1_TO_F1_DELAY   0.450        23.991  8       
n171                                                      NET DELAY        2.768        26.759  1       
midi_in/i3412_3_lut/D->midi_in/i3412_3_lut/Z
                                          SLICE_R19C7C    D1_TO_F1_DELAY   0.450        27.209  3       
midi_in/n783                                              NET DELAY        4.291        31.500  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i9/Q
Path End         : midi_in/clock_counter_i0_i3/SR
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 82.6% (route), 17.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 13.267 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
- Setup Time                                                                         0.530
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.622

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                             18.331
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                29.355

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i9/CK->midi_in/clock_counter_i0_i9/Q
                                          SLICE_R18C9B    CLK_TO_Q0_DELAY  1.391        12.415  5       
clock_counter[9]                                          NET DELAY        2.742        15.157  1       
midi_in/i1_3_lut_4_lut/A->midi_in/i1_3_lut_4_lut/Z
                                          SLICE_R19C8C    A0_TO_F0_DELAY   0.450        15.607  3       
n3271                                                     NET DELAY        4.199        19.806  1       
i3282_4_lut/B->i3282_4_lut/Z              SLICE_R18C7A    B0_TO_F0_DELAY   0.450        20.256  1       
n3436                                                     NET DELAY        3.285        23.541  1       
i145_4_lut/D->i145_4_lut/Z                SLICE_R18C7B    D1_TO_F1_DELAY   0.450        23.991  8       
n171                                                      NET DELAY        2.768        26.759  1       
midi_in/i3412_3_lut/D->midi_in/i3412_3_lut/Z
                                          SLICE_R19C7C    D1_TO_F1_DELAY   0.450        27.209  3       
midi_in/n783                                              NET DELAY        2.146        29.355  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i9/Q
Path End         : midi_in/clock_counter_i0_i2/SR
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 82.6% (route), 17.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 13.267 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
- Setup Time                                                                         0.530
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.622

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                             18.331
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                29.355

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i9/CK->midi_in/clock_counter_i0_i9/Q
                                          SLICE_R18C9B    CLK_TO_Q0_DELAY  1.391        12.415  5       
clock_counter[9]                                          NET DELAY        2.742        15.157  1       
midi_in/i1_3_lut_4_lut/A->midi_in/i1_3_lut_4_lut/Z
                                          SLICE_R19C8C    A0_TO_F0_DELAY   0.450        15.607  3       
n3271                                                     NET DELAY        4.199        19.806  1       
i3282_4_lut/B->i3282_4_lut/Z              SLICE_R18C7A    B0_TO_F0_DELAY   0.450        20.256  1       
n3436                                                     NET DELAY        3.285        23.541  1       
i145_4_lut/D->i145_4_lut/Z                SLICE_R18C7B    D1_TO_F1_DELAY   0.450        23.991  8       
n171                                                      NET DELAY        2.768        26.759  1       
midi_in/i3412_3_lut/D->midi_in/i3412_3_lut/Z
                                          SLICE_R19C7C    D1_TO_F1_DELAY   0.450        27.209  3       
midi_in/n783                                              NET DELAY        2.146        29.355  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i8/Q
Path End         : {midi_in/bit_index_i1/SR   midi_in/bit_index_i2/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 14.394 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
- Setup Time                                                                         0.530
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.622

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                             17.204
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                28.228

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/clock_counter_i0_i7/CK   midi_in/clock_counter_i0_i8/CK}->midi_in/clock_counter_i0_i8/Q
                                          SLICE_R19C9C    CLK_TO_Q1_DELAY  1.391        12.415  4       
midi_in/clock_counter[8]                                  NET DELAY        2.675        15.090  1       
midi_in/i1306_2_lut/B->midi_in/i1306_2_lut/Z
                                          SLICE_R18C7C    B1_TO_F1_DELAY   0.450        15.540  1       
midi_in/n1418                                             NET DELAY        2.172        17.712  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R18C6A    D1_TO_F1_DELAY   0.450        18.162  3       
midi_in/n583                                              NET DELAY        2.556        20.718  1       
midi_in/i2_3_lut/A->midi_in/i2_3_lut/Z    SLICE_R17C7A    A1_TO_F1_DELAY   0.450        21.168  6       
midi_in/n19                                               NET DELAY        2.490        23.658  1       
midi_in/i3356_3_lut_4_lut/B->midi_in/i3356_3_lut_4_lut/Z
                                          SLICE_R18C6B    B1_TO_F1_DELAY   0.477        24.135  3       
n650                                                      NET DELAY        0.305        24.440  1       
midi_in/i686_3_lut/C->midi_in/i686_3_lut/Z
                                          SLICE_R18C6C    C0_TO_F0_DELAY   0.450        24.890  1       
n799                                                      NET DELAY        3.338        28.228  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i8/Q
Path End         : {midi_in/clock_counter_i0_i7/SR   midi_in/clock_counter_i0_i8/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 81.2% (route), 18.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 14.660 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
- Setup Time                                                                         0.530
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.622

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                             16.938
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                27.962

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/clock_counter_i0_i7/CK   midi_in/clock_counter_i0_i8/CK}->midi_in/clock_counter_i0_i8/Q
                                          SLICE_R19C9C    CLK_TO_Q1_DELAY  1.391        12.415  4       
midi_in/clock_counter[8]                                  NET DELAY        2.675        15.090  1       
midi_in/i1306_2_lut/B->midi_in/i1306_2_lut/Z
                                          SLICE_R18C7C    B1_TO_F1_DELAY   0.450        15.540  1       
midi_in/n1418                                             NET DELAY        2.172        17.712  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R18C6A    D1_TO_F1_DELAY   0.450        18.162  3       
midi_in/n583                                              NET DELAY        2.490        20.652  1       
midi_in/i3410_2_lut_3_lut_4_lut/B->midi_in/i3410_2_lut_3_lut_4_lut/Z
                                          SLICE_R19C7C    B0_TO_F0_DELAY   0.450        21.102  9       
midi_in/n657                                              NET DELAY        2.556        23.658  1       
midi_in/i671_2_lut/A->midi_in/i671_2_lut/Z
                                          SLICE_R19C7B    A0_TO_F0_DELAY   0.450        24.108  4       
midi_in/n778                                              NET DELAY        3.854        27.962  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i8/Q
Path End         : midi_in/bit_index_i0/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 78.6% (route), 21.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 14.765 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.953

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                             17.164
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                28.188

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/clock_counter_i0_i7/CK   midi_in/clock_counter_i0_i8/CK}->midi_in/clock_counter_i0_i8/Q
                                          SLICE_R19C9C    CLK_TO_Q1_DELAY  1.391        12.415  4       
midi_in/clock_counter[8]                                  NET DELAY        2.675        15.090  1       
midi_in/i1306_2_lut/B->midi_in/i1306_2_lut/Z
                                          SLICE_R18C7C    B1_TO_F1_DELAY   0.450        15.540  1       
midi_in/n1418                                             NET DELAY        2.172        17.712  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R18C6A    D1_TO_F1_DELAY   0.450        18.162  3       
midi_in/n583                                              NET DELAY        2.556        20.718  1       
midi_in/i2_3_lut/A->midi_in/i2_3_lut/Z    SLICE_R17C7A    A1_TO_F1_DELAY   0.450        21.168  6       
midi_in/n19                                               NET DELAY        2.490        23.658  1       
midi_in/i3356_3_lut_4_lut/B->midi_in/i3356_3_lut_4_lut/Z
                                          SLICE_R18C6B    B1_TO_F1_DELAY   0.450        24.108  3       
n650                                                      NET DELAY        3.603        27.711  1       
i773_3_lut/B->i773_3_lut/Z                SLICE_R17C6D    B1_TO_F1_DELAY   0.477        28.188  1       
n886                                                      NET DELAY        0.000        28.188  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i8/Q
Path End         : {midi_in/clock_counter_i0_i1/SR   midi_in/clock_counter_i0_i0/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 15.256 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
- Setup Time                                                                         0.530
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.622

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                             16.342
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                27.366

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/clock_counter_i0_i7/CK   midi_in/clock_counter_i0_i8/CK}->midi_in/clock_counter_i0_i8/Q
                                          SLICE_R19C9C    CLK_TO_Q1_DELAY  1.391        12.415  4       
midi_in/clock_counter[8]                                  NET DELAY        2.675        15.090  1       
midi_in/i1306_2_lut/B->midi_in/i1306_2_lut/Z
                                          SLICE_R18C7C    B1_TO_F1_DELAY   0.450        15.540  1       
midi_in/n1418                                             NET DELAY        2.172        17.712  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R18C6A    D1_TO_F1_DELAY   0.450        18.162  3       
midi_in/n583                                              NET DELAY        2.490        20.652  1       
midi_in/i3410_2_lut_3_lut_4_lut/B->midi_in/i3410_2_lut_3_lut_4_lut/Z
                                          SLICE_R19C7C    B0_TO_F0_DELAY   0.450        21.102  9       
midi_in/n657                                              NET DELAY        2.556        23.658  1       
midi_in/i671_2_lut/A->midi_in/i671_2_lut/Z
                                          SLICE_R19C7B    A0_TO_F0_DELAY   0.450        24.108  4       
midi_in/n778                                              NET DELAY        3.258        27.366  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i8/Q
Path End         : {midi_in/clock_counter_i0_i5/SR   midi_in/clock_counter_i0_i6/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 15.256 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
- Setup Time                                                                         0.530
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.622

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                             16.342
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                27.366

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/clock_counter_i0_i7/CK   midi_in/clock_counter_i0_i8/CK}->midi_in/clock_counter_i0_i8/Q
                                          SLICE_R19C9C    CLK_TO_Q1_DELAY  1.391        12.415  4       
midi_in/clock_counter[8]                                  NET DELAY        2.675        15.090  1       
midi_in/i1306_2_lut/B->midi_in/i1306_2_lut/Z
                                          SLICE_R18C7C    B1_TO_F1_DELAY   0.450        15.540  1       
midi_in/n1418                                             NET DELAY        2.172        17.712  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R18C6A    D1_TO_F1_DELAY   0.450        18.162  3       
midi_in/n583                                              NET DELAY        2.490        20.652  1       
midi_in/i3410_2_lut_3_lut_4_lut/B->midi_in/i3410_2_lut_3_lut_4_lut/Z
                                          SLICE_R19C7C    B0_TO_F0_DELAY   0.450        21.102  9       
midi_in/n657                                              NET DELAY        2.556        23.658  1       
midi_in/i671_2_lut/A->midi_in/i671_2_lut/Z
                                          SLICE_R19C7B    A0_TO_F0_DELAY   0.450        24.108  4       
midi_in/n778                                              NET DELAY        3.258        27.366  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i8/Q
Path End         : midi_in/clock_counter_i0_i4/SR
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 15.256 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
- Setup Time                                                                         0.530
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.622

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                             16.342
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                27.366

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/clock_counter_i0_i7/CK   midi_in/clock_counter_i0_i8/CK}->midi_in/clock_counter_i0_i8/Q
                                          SLICE_R19C9C    CLK_TO_Q1_DELAY  1.391        12.415  4       
midi_in/clock_counter[8]                                  NET DELAY        2.675        15.090  1       
midi_in/i1306_2_lut/B->midi_in/i1306_2_lut/Z
                                          SLICE_R18C7C    B1_TO_F1_DELAY   0.450        15.540  1       
midi_in/n1418                                             NET DELAY        2.172        17.712  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R18C6A    D1_TO_F1_DELAY   0.450        18.162  3       
midi_in/n583                                              NET DELAY        2.490        20.652  1       
midi_in/i3410_2_lut_3_lut_4_lut/B->midi_in/i3410_2_lut_3_lut_4_lut/Z
                                          SLICE_R19C7C    B0_TO_F0_DELAY   0.450        21.102  9       
midi_in/n657                                              NET DELAY        2.556        23.658  1       
midi_in/i671_2_lut/A->midi_in/i671_2_lut/Z
                                          SLICE_R19C7B    A0_TO_F0_DELAY   0.450        24.108  4       
midi_in/n778                                              NET DELAY        3.258        27.366  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i8/Q
Path End         : midi_in/byte_sig_i7/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 78.0% (route), 22.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 15.269 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.953

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                             16.660
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                27.684

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/clock_counter_i0_i7/CK   midi_in/clock_counter_i0_i8/CK}->midi_in/clock_counter_i0_i8/Q
                                          SLICE_R19C9C    CLK_TO_Q1_DELAY  1.391        12.415  4       
midi_in/clock_counter[8]                                  NET DELAY        2.675        15.090  1       
midi_in/i1306_2_lut/B->midi_in/i1306_2_lut/Z
                                          SLICE_R18C7C    B1_TO_F1_DELAY   0.450        15.540  1       
midi_in/n1418                                             NET DELAY        2.172        17.712  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R18C6A    D1_TO_F1_DELAY   0.450        18.162  3       
midi_in/n583                                              NET DELAY        2.556        20.718  1       
midi_in/i2_3_lut/A->midi_in/i2_3_lut/Z    SLICE_R17C7A    A1_TO_F1_DELAY   0.450        21.168  6       
midi_in/n19                                               NET DELAY        2.437        23.605  1       
midi_in/i1_2_lut_4_lut/C->midi_in/i1_2_lut_4_lut/Z
                                          SLICE_R17C6B    C0_TO_F0_DELAY   0.450        24.055  4       
n616                                                      NET DELAY        3.152        27.207  1       
i736_4_lut/A->i736_4_lut/Z                SLICE_R15C6A    A0_TO_F0_DELAY   0.477        27.684  1       
n849                                                      NET DELAY        0.000        27.684  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]</A>
----------------------------------------------------------------------
68 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i31/Q
Path End         : sound_out/counter_192__i31/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
sound_out/counter_192__i31/CK->sound_out/counter_192__i31/Q
                                          SLICE_R11C12A   CLK_TO_Q0_DELAY  1.391         6.901  2       
sound_out/counter[31]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_192_add_4_33/C0->sound_out/counter_192_add_4_33/S0
                                          SLICE_R11C12A   C0_TO_F0_DELAY   0.450         8.927  1       
sound_out/n133[31]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i17/Q
Path End         : sound_out/counter_192__i17/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i17/CK   sound_out/counter_192__i18/CK}->sound_out/counter_192__i17/Q
                                          SLICE_R11C10B   CLK_TO_Q0_DELAY  1.391         6.901  2       
sound_out/counter[17]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_192_add_4_19/C0->sound_out/counter_192_add_4_19/S0
                                          SLICE_R11C10B   C0_TO_F0_DELAY   0.450         8.927  1       
sound_out/n133[17]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i16/Q
Path End         : sound_out/counter_192__i16/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i15/CK   sound_out/counter_192__i16/CK}->sound_out/counter_192__i16/Q
                                          SLICE_R11C10A   CLK_TO_Q1_DELAY  1.391         6.901  2       
sound_out/counter[16]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_192_add_4_17/C1->sound_out/counter_192_add_4_17/S1
                                          SLICE_R11C10A   C1_TO_F1_DELAY   0.450         8.927  1       
sound_out/n133[16]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i18/Q
Path End         : sound_out/counter_192__i18/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i17/CK   sound_out/counter_192__i18/CK}->sound_out/counter_192__i18/Q
                                          SLICE_R11C10B   CLK_TO_Q1_DELAY  1.391         6.901  2       
sound_out/counter[18]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_192_add_4_19/C1->sound_out/counter_192_add_4_19/S1
                                          SLICE_R11C10B   C1_TO_F1_DELAY   0.450         8.927  1       
sound_out/n133[18]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i15/Q
Path End         : sound_out/counter_192__i15/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i15/CK   sound_out/counter_192__i16/CK}->sound_out/counter_192__i15/Q
                                          SLICE_R11C10A   CLK_TO_Q0_DELAY  1.391         6.901  2       
sound_out/counter[15]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_192_add_4_17/C0->sound_out/counter_192_add_4_17/S0
                                          SLICE_R11C10A   C0_TO_F0_DELAY   0.450         8.927  1       
sound_out/n133[15]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i23/Q
Path End         : sound_out/counter_192__i23/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i23/CK   sound_out/counter_192__i24/CK}->sound_out/counter_192__i23/Q
                                          SLICE_R11C11A   CLK_TO_Q0_DELAY  1.391         6.901  2       
sound_out/counter[23]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_192_add_4_25/C0->sound_out/counter_192_add_4_25/S0
                                          SLICE_R11C11A   C0_TO_F0_DELAY   0.450         8.927  1       
sound_out/n133[23]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i21/Q
Path End         : sound_out/counter_192__i21/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i21/CK   sound_out/counter_192__i22/CK}->sound_out/counter_192__i21/Q
                                          SLICE_R11C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
sound_out/counter[21]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_192_add_4_23/C0->sound_out/counter_192_add_4_23/S0
                                          SLICE_R11C10D   C0_TO_F0_DELAY   0.450         8.927  1       
sound_out/n133[21]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i14/Q
Path End         : sound_out/counter_192__i14/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i13/CK   sound_out/counter_192__i14/CK}->sound_out/counter_192__i14/Q
                                          SLICE_R11C9D    CLK_TO_Q1_DELAY  1.391         6.901  2       
sound_out/counter[14]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_192_add_4_15/C1->sound_out/counter_192_add_4_15/S1
                                          SLICE_R11C9D    C1_TO_F1_DELAY   0.450         8.927  1       
sound_out/n133[14]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i28/Q
Path End         : sound_out/counter_192__i28/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i27/CK   sound_out/counter_192__i28/CK}->sound_out/counter_192__i28/Q
                                          SLICE_R11C11C   CLK_TO_Q1_DELAY  1.391         6.901  2       
sound_out/counter[28]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_192_add_4_29/C1->sound_out/counter_192_add_4_29/S1
                                          SLICE_R11C11C   C1_TO_F1_DELAY   0.450         8.927  1       
sound_out/n133[28]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i29/Q
Path End         : sound_out/counter_192__i29/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i29/CK   sound_out/counter_192__i30/CK}->sound_out/counter_192__i29/Q
                                          SLICE_R11C11D   CLK_TO_Q0_DELAY  1.391         6.901  2       
sound_out/counter[29]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_192_add_4_31/C0->sound_out/counter_192_add_4_31/S0
                                          SLICE_R11C11D   C0_TO_F0_DELAY   0.450         8.927  1       
sound_out/n133[29]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
54 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/byte_sig_i0/Q
Path End         : midi_in/byte_sig_i0/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     11.024

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                14.136

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/byte_sig_i0/CK   midi_in/byte_sig_i1/CK}->midi_in/byte_sig_i0/Q
                                          SLICE_R14C6B    CLK_TO_Q0_DELAY  1.391        12.415  2       
byte_sig[0]                                               NET DELAY        1.271        13.686  1       
i770_4_lut/D->i770_4_lut/Z                SLICE_R14C6B    D0_TO_F0_DELAY   0.450        14.136  1       
n883                                                      NET DELAY        0.000        14.136  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/tracker_i0_i0/Q
Path End         : midi_parse/tracker_i0_i0/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     11.024

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                14.136

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_parse/tracker_i0_i0/CK->midi_parse/tracker_i0_i0/Q
                                          SLICE_R16C7C    CLK_TO_Q1_DELAY  1.391        12.415  7       
tracker_adj_216[0]                                        NET DELAY        1.271        13.686  1       
midi_parse/i1242_2_lut/D->midi_parse/i1242_2_lut/Z
                                          SLICE_R16C7C    D1_TO_F1_DELAY   0.450        14.136  1       
midi_parse/n1                                             NET DELAY        0.000        14.136  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/tracker_i0_i1/Q
Path End         : midi_parse/tracker_i0_i1/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     11.024

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                14.136

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_parse/tracker_i0_i1/CK->midi_parse/tracker_i0_i1/Q
                                          SLICE_R15C7B    CLK_TO_Q1_DELAY  1.391        12.415  8       
tracker_adj_216[1]                                        NET DELAY        1.271        13.686  1       
i12_4_lut_4_lut/D->i12_4_lut_4_lut/Z      SLICE_R15C7B    D1_TO_F1_DELAY   0.450        14.136  1       
n3188                                                     NET DELAY        0.000        14.136  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/bit_index_i2/Q
Path End         : midi_in/bit_index_i2/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     11.024

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                14.136

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/bit_index_i1/CK   midi_in/bit_index_i2/CK}->midi_in/bit_index_i2/Q
                                          SLICE_R16C6A    CLK_TO_Q1_DELAY  1.391        12.415  6       
midi_in/bit_index[2]                                      NET DELAY        1.271        13.686  1       
midi_in/i251_2_lut_3_lut/D->midi_in/i251_2_lut_3_lut/Z
                                          SLICE_R16C6A    D1_TO_F1_DELAY   0.450        14.136  1       
midi_in/n80[2]                                            NET DELAY        0.000        14.136  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/bit_index_i0/Q
Path End         : midi_in/bit_index_i0/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     11.024

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                14.136

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/bit_index_i0/CK->midi_in/bit_index_i0/Q
                                          SLICE_R17C6D    CLK_TO_Q1_DELAY  1.391        12.415  6       
bit_index[0]                                              NET DELAY        1.271        13.686  1       
i773_3_lut/D->i773_3_lut/Z                SLICE_R17C6D    D1_TO_F1_DELAY   0.450        14.136  1       
n886                                                      NET DELAY        0.000        14.136  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/tracker_i1/Q
Path End         : midi_in/tracker_i0/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     11.024

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                14.136

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/tracker_i1/CK   midi_in/tracker_i0/CK}->midi_in/tracker_i1/Q
                                          SLICE_R17C6A    CLK_TO_Q0_DELAY  1.391        12.415  11      
tracker[1]                                                NET DELAY        1.271        13.686  1       
midi_in/tracker_1__I_0_69_Mux_0_i3_3_lut/D->midi_in/tracker_1__I_0_69_Mux_0_i3_3_lut/Z
                                          SLICE_R17C6A    D1_TO_F1_DELAY   0.450        14.136  1       
midi_in/tracker_1__N_9[0]                                 NET DELAY        0.000        14.136  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i6/Q
Path End         : midi_parse/data_byte_i0_i6/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     11.024

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                14.136

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_parse/data_byte_i0_i6/CK->midi_parse/data_byte_i0_i6/Q
                                          SLICE_R12C7C    CLK_TO_Q1_DELAY  1.391        12.415  22      
note_sig[6]                                               NET DELAY        1.271        13.686  1       
i11_4_lut_adj_13/D->i11_4_lut_adj_13/Z    SLICE_R12C7C    D1_TO_F1_DELAY   0.450        14.136  1       
n3172                                                     NET DELAY        0.000        14.136  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i3/Q
Path End         : midi_parse/data_byte_i0_i3/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     11.024

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                14.136

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_parse/data_byte_i0_i2/CK   midi_parse/data_byte_i0_i3/CK}->midi_parse/data_byte_i0_i3/Q
                                          SLICE_R15C9C    CLK_TO_Q1_DELAY  1.391        12.415  35      
note_sig[3]                                               NET DELAY        1.271        13.686  1       
i11_4_lut_adj_17/D->i11_4_lut_adj_17/Z    SLICE_R15C9C    D1_TO_F1_DELAY   0.450        14.136  1       
n3178                                                     NET DELAY        0.000        14.136  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i0/Q
Path End         : midi_parse/data_byte_i0_i0/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     11.024

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                14.136

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_parse/data_byte_i0_i1/CK   midi_parse/data_byte_i0_i0/CK}->midi_parse/data_byte_i0_i0/Q
                                          SLICE_R14C9C    CLK_TO_Q1_DELAY  1.391        12.415  37      
note_sig[0]                                               NET DELAY        1.271        13.686  1       
i11_4_lut_adj_12/D->i11_4_lut_adj_12/Z    SLICE_R14C9C    D1_TO_F1_DELAY   0.450        14.136  1       
n3122                                                     NET DELAY        0.000        14.136  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/byte_sig_i4/Q
Path End         : midi_in/byte_sig_i4/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      11.024
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     11.024

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     11.024
+ Data Path Delay                                                              3.417
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/byte_sig_i5/CK   midi_in/byte_sig_i4/CK}->midi_in/byte_sig_i4/Q
                                          SLICE_R14C6A    CLK_TO_Q1_DELAY  1.391        12.415  3       
byte_sig[4]                                               NET DELAY        1.576        13.991  1       
i733_4_lut/C->i733_4_lut/Z                SLICE_R14C6A    C1_TO_F1_DELAY   0.450        14.441  1       
n846                                                      NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.364         5.364  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  25      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  25      
outclk                                                       NET DELAY      5.510        11.024  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>

