

================================================================
== Synthesis Summary Report of 'spmv'
================================================================
+ General Information: 
    * Date:           Wed May  7 15:34:01 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        hls_prj
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |          Modules         | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |          & Loops         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ spmv                    |     -|  0.32|  3298933|  1.649e+07|         -|  3298934|     -|        no|     -|  11 (~0%)|  1254 (~0%)|  1101 (~0%)|    -|
    | o spmv_1                 |     -|  3.65|  3298932|  1.649e+07|      6678|        -|   494|        no|     -|         -|           -|           -|    -|
    |  + spmv_Pipeline_spmv_2  |     -|  0.32|     6674|  3.337e+04|         -|     6674|     -|        no|     -|  11 (~0%)|  1166 (~0%)|  1016 (~0%)|    -|
    |   o spmv_2               |    II|  3.65|     6672|  3.336e+04|        13|        4|  1666|       yes|     -|         -|           -|           -|    -|
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------------+----------+
| Interface              | Bitwidth |
+------------------------+----------+
| cols_address0          | 11       |
| cols_q0                | 32       |
| out_r_address0         | 9        |
| out_r_d0               | 64       |
| rowDelimiters_address0 | 9        |
| rowDelimiters_address1 | 9        |
| rowDelimiters_q0       | 32       |
| rowDelimiters_q1       | 32       |
| val_r_address0         | 11       |
| val_r_q0               | 64       |
| vec_address0           | 9        |
| vec_q0                 | 64       |
+------------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+----------+
| Argument      | Direction | Datatype |
+---------------+-----------+----------+
| val           | in        | double*  |
| cols          | in        | int*     |
| rowDelimiters | in        | int*     |
| vec           | in        | double*  |
| out           | out       | double*  |
+---------------+-----------+----------+

* SW-to-HW Mapping
+---------------+------------------------+---------+----------+
| Argument      | HW Interface           | HW Type | HW Usage |
+---------------+------------------------+---------+----------+
| val           | val_r_address0         | port    | offset   |
| val           | val_r_ce0              | port    |          |
| val           | val_r_q0               | port    |          |
| cols          | cols_address0          | port    | offset   |
| cols          | cols_ce0               | port    |          |
| cols          | cols_q0                | port    |          |
| rowDelimiters | rowDelimiters_address0 | port    | offset   |
| rowDelimiters | rowDelimiters_ce0      | port    |          |
| rowDelimiters | rowDelimiters_q0       | port    |          |
| rowDelimiters | rowDelimiters_address1 | port    | offset   |
| rowDelimiters | rowDelimiters_ce1      | port    |          |
| rowDelimiters | rowDelimiters_q1       | port    |          |
| vec           | vec_address0           | port    | offset   |
| vec           | vec_ce0                | port    |          |
| vec           | vec_q0                 | port    |          |
| out           | out_r_address0         | port    | offset   |
| out           | out_r_ce0              | port    |          |
| out           | out_r_we0              | port    |          |
| out           | out_r_d0               | port    |          |
+---------------+------------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+------------+------+---------+---------+
| + spmv                               | 11  |        |            |      |         |         |
|   add_ln16_fu_135_p2                 | -   |        | add_ln16   | add  | fabric  | 0       |
|   add_ln16_1_fu_154_p2               | -   |        | add_ln16_1 | add  | fabric  | 0       |
|  + spmv_Pipeline_spmv_2              | 11  |        |            |      |         |         |
|    dmul_64ns_64ns_64_5_max_dsp_1_U2  | 8   |        | Si         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1      | dadd | fulldsp | 4       |
|    add_ln17_fu_158_p2                | -   |        | add_ln17   | add  | fabric  | 0       |
+--------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+-----------------------------+-------------------+
| Type           | Options                     | Location          |
+----------------+-----------------------------+-------------------+
| loop_tripcount | min=1 max=494 avg=494       | spmv.c:13 in spmv |
| loop_tripcount | min=0 max=1666 avg=1666/494 | spmv.c:18 in spmv |
+----------------+-----------------------------+-------------------+


