// Seed: 2753212391
module module_0 (
    output tri1 id_0,
    output wand id_1,
    input uwire id_2,
    output tri0 id_3,
    output supply1 id_4,
    input tri id_5,
    output uwire id_6
);
endmodule
module module_1 #(
    parameter id_2 = 32'd21
) (
    input  uwire id_0,
    output logic id_1,
    input  tri0  _id_2,
    output tri0  id_3
);
  reg [id_2 : 1] id_5;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3
  );
  always #1 for (id_1 = -1; 1'h0; id_5 = -1) id_1 = id_2;
endmodule
