{
  "version": "1.5.0-pre",
  "layers": [
    {
      "bits": 5,
      "instructions": [
        {
          "name": "add",
          "components": [
            "r:dst",
            "r:lhs",
            "u:rhs:17"
          ]
        },
        {
          "name": "sub",
          "components": [
            "r:dst",
            "r:lhs",
            "u:rhs:17"
          ]
        },
        {
          "name": "mul",
          "components": [
            "r:dst",
            "r:lhs",
            "u:rhs:17"
          ]
        },
        {
          "name": "div",
          "components": [
            "r:dst",
            "r:lhs",
            "u:rhs:17"
          ]
        },
        {
          "name": "rem",
          "components": [
            "r:dst",
            "r:lhs",
            "u:rhs:17"
          ]
        },
        {
          "name": "divs",
          "components": [
            "r:dst",
            "r:lhs",
            "i:rhs:17"
          ]
        },
        {
          "name": "rems",
          "components": [
            "r:dst",
            "r:lhs",
            "i:rhs:17"
          ]
        },
        {
          "name": "ldr",
          "longname": "load to register",
          "components": [
            "r:dst",
            "i:src:22"
          ]
        },
        {
          "name": "str",
          "longname": "store from register",
          "components": [
            "i:dst:22",
            "r:src"
          ]
        },
        {
          "name": "mov",
          "longname": "move absolute value",
          "components": [
            "r:dst",
            "u:value:22"
          ]
        },
        {
          "name": "movs",
          "longname": "move absolute value with sign extension",
          "components": [
            "r:dst",
            "i:value:22"
          ]
        },
        {
          "name": "branch",
          "components": [
            "i:dst:27"
          ]
        },
        {
          "name": "branch.l",
          "longname": "branch linked",
          "components": [
            "i:dst:27"
          ]
        },
        {
          "name": "branch.ld",
          "longname": "branch to loaded address",
          "components": [
            "i:src:27"
          ]
        },
        {
          "name": "branch.l.ld",
          "longname": "branch linked to loaded address",
          "components": [
            "i:src:27"
          ]
        },
        {
          "name": "branch.eq",
          "longname": "branch if equal",
          "components": [
            "i:dst:22",
            "r:cond"
          ]
        },
        {
          "name": "branch.ne",
          "longname": "branch if not equal",
          "components": [
            "i:dst:22",
            "r:cond"
          ]
        },
        {
          "name": "branch.lt",
          "longname": "branch if less than",
          "components": [
            "i:dst:22",
            "r:cond"
          ]
        },
        {
          "name": "branch.gt",
          "longname": "branch if greater than",
          "components": [
            "i:dst:22",
            "r:cond"
          ]
        },
        {
          "name": "branch.le",
          "longname": "branch if less or equal",
          "components": [
            "i:dst:22",
            "r:cond"
          ]
        },
        {
          "name": "branch.ge",
          "longname": "branch if greater or equal",
          "components": [
            "i:dst:22",
            "r:cond"
          ]
        },
        {
          "name": "branch.zr",
          "longname": "branch if zero",
          "components": [
            "i:dst:22",
            "r:src"
          ]
        },
        {
          "name": "branch.nz",
          "longname": "branch if non-zero",
          "components": [
            "i:dst:22",
            "r:src"
          ]
        },
        {
          "name": "lea",
          "longname": "load effective address",
          "components": [
            "r:dst",
            "i:offset:22"
          ]
        }
      ]
    },
    {
      "bits": 6,
      "instructions": [
        {
          "name": "shl",
          "longname": "bit-shift left",
          "components": [
            "r:dst",
            "r:lhs",
            "u:rhs:11"
          ]
        },
        {
          "name": "shr",
          "longname": "bit-shift right",
          "components": [
            "r:dst",
            "r:lhs",
            "u:rhs:11"
          ]
        },
        {
          "name": "shrs",
          "longname": "signed bit-shift right",
          "components": [
            "r:dst",
            "r:lhs",
            "u:rhs:11"
          ]
        },
        {
          "name": "ldr",
          "longname": "load to register",
          "components": [
            "r:dst",
            "r:src",
            "i:offset:11"
          ]
        },
        {
          "name": "ldrb",
          "longname": "load byte to register",
          "components": [
            "r:dst",
            "r:src",
            "i:offset:11"
          ]
        },
        {
          "name": "ldrh",
          "longname": "load half to register",
          "components": [
            "r:dst",
            "r:src",
            "i:offset:11"
          ]
        },
        {
          "name": "ldrw",
          "longname": "load word to register",
          "components": [
            "r:dst",
            "r:src",
            "i:offset:11"
          ]
        },
        {
          "name": "str",
          "longname": "store from register",
          "components": [
            "r:dst",
            "r:src",
            "i:offset:11"
          ]
        },
        {
          "name": "strb",
          "longname": "store byte from register",
          "components": [
            "r:dst",
            "r:src",
            "i:offset:11"
          ]
        },
        {
          "name": "strh",
          "longname": "store half from register",
          "components": [
            "r:dst",
            "r:src",
            "i:offset:11"
          ]
        },
        {
          "name": "strw",
          "longname": "store word from register",
          "components": [
            "r:dst",
            "r:src",
            "i:offset:11"
          ]
        },
        {
          "name": "int",
          "longname": "interrupt",
          "components": [
            "u:id:16"
          ]
        },
        {
          "name": "ncall",
          "longname": "native call",
          "components": [
            "u:id:21"
          ]
        },
        {
          "name": "vcall",
          "longname": "virtual call",
          "components": [
            "u:id:21"
          ]
        }
      ]
    },
    {
      "bits": 6,
      "instructions": [
        {
          "name": "add",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "sub",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "mul",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "div",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "rem",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "divs",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "rems",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "addf",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "subf",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "mulf",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "divf",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "remf",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "and",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "or",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "xor",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "shl",
          "longname": "bit-shift left",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "shr",
          "longname": "bit-shift right",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "shrs",
          "longname": "signed bit-shift right",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "cmp",
          "longname": "compare unsigned integer",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "cmps",
          "longname": "compare signed integer",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        },
        {
          "name": "cmpf",
          "longname": "compare float",
          "components": [
            "r:dst",
            "r:lhs",
            "r:rhs"
          ]
        }
      ]
    },
    {
      "bits": 5,
      "instructions": [
        {
          "name": "not",
          "components": [
            "r:dst",
            "r:src"
          ]
        },
        {
          "name": "mov",
          "components": [
            "r:dst",
            "r:src"
          ]
        },
        {
          "name": "fti",
          "longname": "float to int",
          "components": [
            "r:dst",
            "r:src"
          ]
        },
        {
          "name": "itf",
          "longname": "int to float",
          "components": [
            "r:dst",
            "r:src"
          ]
        }
      ]
    },
    {
      "bits": 5,
      "instructions": [
        {
          "name": "branch",
          "components": [
            "r:dst"
          ]
        },
        {
          "name": "branch.l",
          "longname": "branch linked",
          "components": [
            "r:dst"
          ]
        },
        {
          "name": "branch.ld",
          "longname": "branch to loaded address",
          "components": [
            "r:src"
          ]
        },
        {
          "name": "branch.l.ld",
          "longname": "branch linked to loaded address",
          "components": [
            "r:src"
          ]
        },
        {
          "name": "branch.bo",
          "longname": "branch with base offset",
          "components": [
            "r:dst"
          ]
        },
        {
          "name": "branch.l.bo",
          "longname": "branch linked with base offset",
          "components": [
            "r:dst"
          ]
        },
        {
          "name": "branch.ld.bo",
          "longname": "branch to loaded address with base offset",
          "components": [
            "r:src"
          ]
        },
        {
          "name": "branch.bo.ld",
          "longname": "branch to loaded base offset address",
          "components": [
            "r:src"
          ]
        },
        {
          "name": "branch.bo.ld.bo",
          "longname": "branch to loaded base offset address with base offset",
          "components": [
            "r:src"
          ]
        },
        {
          "name": "branch.l.ld.bo",
          "longname": "branch linked to loaded address with base offset",
          "components": [
            "r:src"
          ]
        },
        {
          "name": "branch.l.bo.ld",
          "longname": "branch linked to loaded base offset address",
          "components": [
            "r:src"
          ]
        },
        {
          "name": "branch.l.bo.ld.bo",
          "longname": "branch linked to loaded base offset address with base offset",
          "components": [
            "r:src"
          ]
        },
        {
          "name": "ncall",
          "longname": "native call",
          "components": [
            "r:id"
          ]
        },
        {
          "name": "vcall",
          "longname": "virtual call",
          "components": [
            "r:id"
          ]
        },
        {
          "name": "ldbo",
          "longname": "load base offset",
          "components": [
            "r:dst"
          ]
        },
        {
          "name": "ldpc",
          "longname": "load program counter",
          "components": [
            "r:dst"
          ]
        },
        {
          "name": "zero",
          "longname": "zero register",
          "components": [
            "r:dst"
          ]
        },
        {
          "name": "dbg",
          "longname": "debug register",
          "components": [
            "r:reg"
          ]
        },
        {
          "name": "inc",
          "longname": "increment register",
          "components": [
            "r:reg"
          ]
        }
      ]
    },
    {
      "bits": 5,
      "instructions": [
        {
          "name": "nop",
          "longname": "no operation",
          "components": []
        },
        {
          "name": "halt",
          "components": []
        },
        {
          "name": "ret",
          "longname": "return",
          "components": []
        }
      ]
    }
  ]
}