
led.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043a0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  080044ac  080044ac  000054ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045ac  080045ac  000060e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080045ac  080045ac  000055ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080045b4  080045b4  000060e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045b4  080045b4  000055b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080045b8  080045b8  000055b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000e0  20000000  080045bc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f88  200000e0  0800469c  000060e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001068  0800469c  00007068  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000060e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000919b  00000000  00000000  00006109  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b7d  00000000  00000000  0000f2a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae0  00000000  00000000  00010e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000862  00000000  00000000  00011908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c86  00000000  00000000  0001216a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c103  00000000  00000000  00029df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089252  00000000  00000000  00035ef3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf145  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031d8  00000000  00000000  000bf188  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000c2360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000e0 	.word	0x200000e0
 8000128:	00000000 	.word	0x00000000
 800012c:	08004494 	.word	0x08004494

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000e4 	.word	0x200000e4
 8000148:	08004494 	.word	0x08004494

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <LCD_Parallel_Init>:
#include "lcd_parallel.h"
#include <string.h>
#include <stdio.h>

void LCD_Parallel_Init(void) {
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
    // Initialize GPIO pins
    LCD_Parallel_GPIO_Init();
 8000160:	f000 f832 	bl	80001c8 <LCD_Parallel_GPIO_Init>
    
    // Wait for LCD to power up
    HAL_Delay(50);
 8000164:	2032      	movs	r0, #50	@ 0x32
 8000166:	f001 facb 	bl	8001700 <HAL_Delay>
    
    // Initialize LCD in 4-bit mode
    // Set RS = 0 (command mode)
    HAL_GPIO_WritePin(LCD_RS_PORT, LCD_RS_PIN, GPIO_PIN_RESET);
 800016a:	2200      	movs	r2, #0
 800016c:	2101      	movs	r1, #1
 800016e:	4815      	ldr	r0, [pc, #84]	@ (80001c4 <LCD_Parallel_Init+0x68>)
 8000170:	f001 fff9 	bl	8002166 <HAL_GPIO_WritePin>
    
    // Send initial 8-bit commands for 4-bit mode setup
    LCD_Parallel_Write4Bits(0x03);
 8000174:	2003      	movs	r0, #3
 8000176:	f000 f90d 	bl	8000394 <LCD_Parallel_Write4Bits>
    HAL_Delay(5);
 800017a:	2005      	movs	r0, #5
 800017c:	f001 fac0 	bl	8001700 <HAL_Delay>
    
    LCD_Parallel_Write4Bits(0x03);
 8000180:	2003      	movs	r0, #3
 8000182:	f000 f907 	bl	8000394 <LCD_Parallel_Write4Bits>
    HAL_Delay(5);
 8000186:	2005      	movs	r0, #5
 8000188:	f001 faba 	bl	8001700 <HAL_Delay>
    
    LCD_Parallel_Write4Bits(0x03);
 800018c:	2003      	movs	r0, #3
 800018e:	f000 f901 	bl	8000394 <LCD_Parallel_Write4Bits>
    HAL_Delay(1);
 8000192:	2001      	movs	r0, #1
 8000194:	f001 fab4 	bl	8001700 <HAL_Delay>
    
    // Set 4-bit mode
    LCD_Parallel_Write4Bits(0x02);
 8000198:	2002      	movs	r0, #2
 800019a:	f000 f8fb 	bl	8000394 <LCD_Parallel_Write4Bits>
    HAL_Delay(1);
 800019e:	2001      	movs	r0, #1
 80001a0:	f001 faae 	bl	8001700 <HAL_Delay>
    
    // Function set: 4-bit, 2 line, 5x8 dots
    LCD_Parallel_SendCommand(LCD_FUNCTION_SET | LCD_4BITMODE | LCD_2LINE | LCD_5x8DOTS);
 80001a4:	2028      	movs	r0, #40	@ 0x28
 80001a6:	f000 f8b3 	bl	8000310 <LCD_Parallel_SendCommand>
    
    // Display control: display on, cursor off, blink off
    LCD_Parallel_SendCommand(LCD_DISPLAY_CONTROL | LCD_DISPLAY_ON | LCD_CURSOR_OFF | LCD_BLINK_OFF);
 80001aa:	200c      	movs	r0, #12
 80001ac:	f000 f8b0 	bl	8000310 <LCD_Parallel_SendCommand>
    
    // Clear display
    LCD_Parallel_Clear();
 80001b0:	f000 f858 	bl	8000264 <LCD_Parallel_Clear>
    
    // Entry mode: left to right
    LCD_Parallel_SendCommand(LCD_ENTRY_MODE_SET | LCD_ENTRY_LEFT | LCD_ENTRY_SHIFT_DECREMENT);
 80001b4:	2006      	movs	r0, #6
 80001b6:	f000 f8ab 	bl	8000310 <LCD_Parallel_SendCommand>
    
    HAL_Delay(1);
 80001ba:	2001      	movs	r0, #1
 80001bc:	f001 faa0 	bl	8001700 <HAL_Delay>
}
 80001c0:	bf00      	nop
 80001c2:	bd80      	pop	{r7, pc}
 80001c4:	40010c00 	.word	0x40010c00

080001c8 <LCD_Parallel_GPIO_Init>:

void LCD_Parallel_GPIO_Init(void) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001ce:	f107 0308 	add.w	r3, r7, #8
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
 80001d6:	605a      	str	r2, [r3, #4]
 80001d8:	609a      	str	r2, [r3, #8]
 80001da:	60da      	str	r2, [r3, #12]
    
    // Enable GPIOB clock
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80001dc:	4b1f      	ldr	r3, [pc, #124]	@ (800025c <LCD_Parallel_GPIO_Init+0x94>)
 80001de:	699b      	ldr	r3, [r3, #24]
 80001e0:	4a1e      	ldr	r2, [pc, #120]	@ (800025c <LCD_Parallel_GPIO_Init+0x94>)
 80001e2:	f043 0308 	orr.w	r3, r3, #8
 80001e6:	6193      	str	r3, [r2, #24]
 80001e8:	4b1c      	ldr	r3, [pc, #112]	@ (800025c <LCD_Parallel_GPIO_Init+0x94>)
 80001ea:	699b      	ldr	r3, [r3, #24]
 80001ec:	f003 0308 	and.w	r3, r3, #8
 80001f0:	607b      	str	r3, [r7, #4]
 80001f2:	687b      	ldr	r3, [r7, #4]
    
    // Configure RS pin (PB0)
    GPIO_InitStruct.Pin = LCD_RS_PIN;
 80001f4:	2301      	movs	r3, #1
 80001f6:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001f8:	2301      	movs	r3, #1
 80001fa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001fc:	2300      	movs	r3, #0
 80001fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000200:	2302      	movs	r3, #2
 8000202:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(LCD_RS_PORT, &GPIO_InitStruct);
 8000204:	f107 0308 	add.w	r3, r7, #8
 8000208:	4619      	mov	r1, r3
 800020a:	4815      	ldr	r0, [pc, #84]	@ (8000260 <LCD_Parallel_GPIO_Init+0x98>)
 800020c:	f001 fe10 	bl	8001e30 <HAL_GPIO_Init>
    
    // Configure E pin (PB1)
    GPIO_InitStruct.Pin = LCD_E_PIN;
 8000210:	2302      	movs	r3, #2
 8000212:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(LCD_E_PORT, &GPIO_InitStruct);
 8000214:	f107 0308 	add.w	r3, r7, #8
 8000218:	4619      	mov	r1, r3
 800021a:	4811      	ldr	r0, [pc, #68]	@ (8000260 <LCD_Parallel_GPIO_Init+0x98>)
 800021c:	f001 fe08 	bl	8001e30 <HAL_GPIO_Init>
    
    // Configure Data pins (PB12, PB13, PB14, PB15)
    GPIO_InitStruct.Pin = LCD_D4_PIN | LCD_D5_PIN | LCD_D6_PIN | LCD_D7_PIN;
 8000220:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000224:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(LCD_D4_PORT, &GPIO_InitStruct);
 8000226:	f107 0308 	add.w	r3, r7, #8
 800022a:	4619      	mov	r1, r3
 800022c:	480c      	ldr	r0, [pc, #48]	@ (8000260 <LCD_Parallel_GPIO_Init+0x98>)
 800022e:	f001 fdff 	bl	8001e30 <HAL_GPIO_Init>
    
    // Initialize all pins to LOW
    HAL_GPIO_WritePin(LCD_RS_PORT, LCD_RS_PIN, GPIO_PIN_RESET);
 8000232:	2200      	movs	r2, #0
 8000234:	2101      	movs	r1, #1
 8000236:	480a      	ldr	r0, [pc, #40]	@ (8000260 <LCD_Parallel_GPIO_Init+0x98>)
 8000238:	f001 ff95 	bl	8002166 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_E_PORT, LCD_E_PIN, GPIO_PIN_RESET);
 800023c:	2200      	movs	r2, #0
 800023e:	2102      	movs	r1, #2
 8000240:	4807      	ldr	r0, [pc, #28]	@ (8000260 <LCD_Parallel_GPIO_Init+0x98>)
 8000242:	f001 ff90 	bl	8002166 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D4_PORT, LCD_D4_PIN | LCD_D5_PIN | LCD_D6_PIN | LCD_D7_PIN, GPIO_PIN_RESET);
 8000246:	2200      	movs	r2, #0
 8000248:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800024c:	4804      	ldr	r0, [pc, #16]	@ (8000260 <LCD_Parallel_GPIO_Init+0x98>)
 800024e:	f001 ff8a 	bl	8002166 <HAL_GPIO_WritePin>
}
 8000252:	bf00      	nop
 8000254:	3718      	adds	r7, #24
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	40021000 	.word	0x40021000
 8000260:	40010c00 	.word	0x40010c00

08000264 <LCD_Parallel_Clear>:

void LCD_Parallel_Clear(void) {
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0
    LCD_Parallel_SendCommand(LCD_CLEAR_DISPLAY);
 8000268:	2001      	movs	r0, #1
 800026a:	f000 f851 	bl	8000310 <LCD_Parallel_SendCommand>
    HAL_Delay(2);
 800026e:	2002      	movs	r0, #2
 8000270:	f001 fa46 	bl	8001700 <HAL_Delay>
}
 8000274:	bf00      	nop
 8000276:	bd80      	pop	{r7, pc}

08000278 <LCD_Parallel_SetCursor>:

void LCD_Parallel_SetCursor(uint8_t row, uint8_t col) {
 8000278:	b580      	push	{r7, lr}
 800027a:	b084      	sub	sp, #16
 800027c:	af00      	add	r7, sp, #0
 800027e:	4603      	mov	r3, r0
 8000280:	460a      	mov	r2, r1
 8000282:	71fb      	strb	r3, [r7, #7]
 8000284:	4613      	mov	r3, r2
 8000286:	71bb      	strb	r3, [r7, #6]
    uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 8000288:	4b0f      	ldr	r3, [pc, #60]	@ (80002c8 <LCD_Parallel_SetCursor+0x50>)
 800028a:	60fb      	str	r3, [r7, #12]
    if (row >= LCD_ROWS) {
 800028c:	79fb      	ldrb	r3, [r7, #7]
 800028e:	2b01      	cmp	r3, #1
 8000290:	d901      	bls.n	8000296 <LCD_Parallel_SetCursor+0x1e>
        row = LCD_ROWS - 1;
 8000292:	2301      	movs	r3, #1
 8000294:	71fb      	strb	r3, [r7, #7]
    }
    if (col >= LCD_COLS) {
 8000296:	79bb      	ldrb	r3, [r7, #6]
 8000298:	2b0f      	cmp	r3, #15
 800029a:	d901      	bls.n	80002a0 <LCD_Parallel_SetCursor+0x28>
        col = LCD_COLS - 1;
 800029c:	230f      	movs	r3, #15
 800029e:	71bb      	strb	r3, [r7, #6]
    }
    LCD_Parallel_SendCommand(LCD_SET_DDRAM_ADDR | (col + row_offsets[row]));
 80002a0:	79fb      	ldrb	r3, [r7, #7]
 80002a2:	3310      	adds	r3, #16
 80002a4:	443b      	add	r3, r7
 80002a6:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 80002aa:	79bb      	ldrb	r3, [r7, #6]
 80002ac:	4413      	add	r3, r2
 80002ae:	b2db      	uxtb	r3, r3
 80002b0:	b25b      	sxtb	r3, r3
 80002b2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80002b6:	b25b      	sxtb	r3, r3
 80002b8:	b2db      	uxtb	r3, r3
 80002ba:	4618      	mov	r0, r3
 80002bc:	f000 f828 	bl	8000310 <LCD_Parallel_SendCommand>
}
 80002c0:	bf00      	nop
 80002c2:	3710      	adds	r7, #16
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	54144000 	.word	0x54144000

080002cc <LCD_Parallel_Print>:

void LCD_Parallel_Print(char *str) {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b082      	sub	sp, #8
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
    while (*str) {
 80002d4:	e006      	b.n	80002e4 <LCD_Parallel_Print+0x18>
        LCD_Parallel_SendData(*str++);
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	1c5a      	adds	r2, r3, #1
 80002da:	607a      	str	r2, [r7, #4]
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	4618      	mov	r0, r3
 80002e0:	f000 f824 	bl	800032c <LCD_Parallel_SendData>
    while (*str) {
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d1f4      	bne.n	80002d6 <LCD_Parallel_Print+0xa>
    }
}
 80002ec:	bf00      	nop
 80002ee:	bf00      	nop
 80002f0:	3708      	adds	r7, #8
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}

080002f6 <LCD_Parallel_PrintChar>:

void LCD_Parallel_PrintChar(char c) {
 80002f6:	b580      	push	{r7, lr}
 80002f8:	b082      	sub	sp, #8
 80002fa:	af00      	add	r7, sp, #0
 80002fc:	4603      	mov	r3, r0
 80002fe:	71fb      	strb	r3, [r7, #7]
    LCD_Parallel_SendData(c);
 8000300:	79fb      	ldrb	r3, [r7, #7]
 8000302:	4618      	mov	r0, r3
 8000304:	f000 f812 	bl	800032c <LCD_Parallel_SendData>
}
 8000308:	bf00      	nop
 800030a:	3708      	adds	r7, #8
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}

08000310 <LCD_Parallel_SendCommand>:

void LCD_Parallel_WriteCustomChar(uint8_t location) {
    LCD_Parallel_SendData(location);
}

void LCD_Parallel_SendCommand(uint8_t cmd) {
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	4603      	mov	r3, r0
 8000318:	71fb      	strb	r3, [r7, #7]
    LCD_Parallel_Send(cmd, 0);
 800031a:	79fb      	ldrb	r3, [r7, #7]
 800031c:	2100      	movs	r1, #0
 800031e:	4618      	mov	r0, r3
 8000320:	f000 f812 	bl	8000348 <LCD_Parallel_Send>
}
 8000324:	bf00      	nop
 8000326:	3708      	adds	r7, #8
 8000328:	46bd      	mov	sp, r7
 800032a:	bd80      	pop	{r7, pc}

0800032c <LCD_Parallel_SendData>:

void LCD_Parallel_SendData(uint8_t data) {
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	4603      	mov	r3, r0
 8000334:	71fb      	strb	r3, [r7, #7]
    LCD_Parallel_Send(data, 1);
 8000336:	79fb      	ldrb	r3, [r7, #7]
 8000338:	2101      	movs	r1, #1
 800033a:	4618      	mov	r0, r3
 800033c:	f000 f804 	bl	8000348 <LCD_Parallel_Send>
}
 8000340:	bf00      	nop
 8000342:	3708      	adds	r7, #8
 8000344:	46bd      	mov	sp, r7
 8000346:	bd80      	pop	{r7, pc}

08000348 <LCD_Parallel_Send>:

void LCD_Parallel_Send(uint8_t data, uint8_t rs) {
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
 800034e:	4603      	mov	r3, r0
 8000350:	460a      	mov	r2, r1
 8000352:	71fb      	strb	r3, [r7, #7]
 8000354:	4613      	mov	r3, r2
 8000356:	71bb      	strb	r3, [r7, #6]
    // Set RS pin (0 = command, 1 = data)
    HAL_GPIO_WritePin(LCD_RS_PORT, LCD_RS_PIN, rs ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000358:	79bb      	ldrb	r3, [r7, #6]
 800035a:	2b00      	cmp	r3, #0
 800035c:	bf14      	ite	ne
 800035e:	2301      	movne	r3, #1
 8000360:	2300      	moveq	r3, #0
 8000362:	b2db      	uxtb	r3, r3
 8000364:	461a      	mov	r2, r3
 8000366:	2101      	movs	r1, #1
 8000368:	4809      	ldr	r0, [pc, #36]	@ (8000390 <LCD_Parallel_Send+0x48>)
 800036a:	f001 fefc 	bl	8002166 <HAL_GPIO_WritePin>
    
    // Send upper 4 bits
    LCD_Parallel_Write4Bits(data >> 4);
 800036e:	79fb      	ldrb	r3, [r7, #7]
 8000370:	091b      	lsrs	r3, r3, #4
 8000372:	b2db      	uxtb	r3, r3
 8000374:	4618      	mov	r0, r3
 8000376:	f000 f80d 	bl	8000394 <LCD_Parallel_Write4Bits>
    
    // Send lower 4 bits
    LCD_Parallel_Write4Bits(data & 0x0F);
 800037a:	79fb      	ldrb	r3, [r7, #7]
 800037c:	f003 030f 	and.w	r3, r3, #15
 8000380:	b2db      	uxtb	r3, r3
 8000382:	4618      	mov	r0, r3
 8000384:	f000 f806 	bl	8000394 <LCD_Parallel_Write4Bits>
}
 8000388:	bf00      	nop
 800038a:	3708      	adds	r7, #8
 800038c:	46bd      	mov	sp, r7
 800038e:	bd80      	pop	{r7, pc}
 8000390:	40010c00 	.word	0x40010c00

08000394 <LCD_Parallel_Write4Bits>:

void LCD_Parallel_Write4Bits(uint8_t data) {
 8000394:	b580      	push	{r7, lr}
 8000396:	b082      	sub	sp, #8
 8000398:	af00      	add	r7, sp, #0
 800039a:	4603      	mov	r3, r0
 800039c:	71fb      	strb	r3, [r7, #7]
    // Set data on D4-D7 pins (PB12-PB15)
    HAL_GPIO_WritePin(LCD_D4_PORT, LCD_D4_PIN, (data & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800039e:	79fb      	ldrb	r3, [r7, #7]
 80003a0:	f003 0301 	and.w	r3, r3, #1
 80003a4:	b2db      	uxtb	r3, r3
 80003a6:	461a      	mov	r2, r3
 80003a8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80003ac:	4816      	ldr	r0, [pc, #88]	@ (8000408 <LCD_Parallel_Write4Bits+0x74>)
 80003ae:	f001 feda 	bl	8002166 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D5_PORT, LCD_D5_PIN, (data & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80003b2:	79fb      	ldrb	r3, [r7, #7]
 80003b4:	105b      	asrs	r3, r3, #1
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	f003 0301 	and.w	r3, r3, #1
 80003bc:	b2db      	uxtb	r3, r3
 80003be:	461a      	mov	r2, r3
 80003c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80003c4:	4810      	ldr	r0, [pc, #64]	@ (8000408 <LCD_Parallel_Write4Bits+0x74>)
 80003c6:	f001 fece 	bl	8002166 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D6_PORT, LCD_D6_PIN, (data & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80003ca:	79fb      	ldrb	r3, [r7, #7]
 80003cc:	109b      	asrs	r3, r3, #2
 80003ce:	b2db      	uxtb	r3, r3
 80003d0:	f003 0301 	and.w	r3, r3, #1
 80003d4:	b2db      	uxtb	r3, r3
 80003d6:	461a      	mov	r2, r3
 80003d8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80003dc:	480a      	ldr	r0, [pc, #40]	@ (8000408 <LCD_Parallel_Write4Bits+0x74>)
 80003de:	f001 fec2 	bl	8002166 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D7_PORT, LCD_D7_PIN, (data & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80003e2:	79fb      	ldrb	r3, [r7, #7]
 80003e4:	10db      	asrs	r3, r3, #3
 80003e6:	b2db      	uxtb	r3, r3
 80003e8:	f003 0301 	and.w	r3, r3, #1
 80003ec:	b2db      	uxtb	r3, r3
 80003ee:	461a      	mov	r2, r3
 80003f0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80003f4:	4804      	ldr	r0, [pc, #16]	@ (8000408 <LCD_Parallel_Write4Bits+0x74>)
 80003f6:	f001 feb6 	bl	8002166 <HAL_GPIO_WritePin>
    
    // Pulse Enable pin
    LCD_Parallel_EnablePulse();
 80003fa:	f000 f807 	bl	800040c <LCD_Parallel_EnablePulse>
}
 80003fe:	bf00      	nop
 8000400:	3708      	adds	r7, #8
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}
 8000406:	bf00      	nop
 8000408:	40010c00 	.word	0x40010c00

0800040c <LCD_Parallel_EnablePulse>:

void LCD_Parallel_EnablePulse(void) {
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_E_PORT, LCD_E_PIN, GPIO_PIN_SET);
 8000410:	2201      	movs	r2, #1
 8000412:	2102      	movs	r1, #2
 8000414:	4807      	ldr	r0, [pc, #28]	@ (8000434 <LCD_Parallel_EnablePulse+0x28>)
 8000416:	f001 fea6 	bl	8002166 <HAL_GPIO_WritePin>
    HAL_Delay(1); // Enable pulse width
 800041a:	2001      	movs	r0, #1
 800041c:	f001 f970 	bl	8001700 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_E_PORT, LCD_E_PIN, GPIO_PIN_RESET);
 8000420:	2200      	movs	r2, #0
 8000422:	2102      	movs	r1, #2
 8000424:	4803      	ldr	r0, [pc, #12]	@ (8000434 <LCD_Parallel_EnablePulse+0x28>)
 8000426:	f001 fe9e 	bl	8002166 <HAL_GPIO_WritePin>
    HAL_Delay(1); // Commands need > 37us to settle
 800042a:	2001      	movs	r0, #1
 800042c:	f001 f968 	bl	8001700 <HAL_Delay>
}
 8000430:	bf00      	nop
 8000432:	bd80      	pop	{r7, pc}
 8000434:	40010c00 	.word	0x40010c00

08000438 <LCD_Parallel_DisplayEffect>:

// Utility functions for displaying LED status
void LCD_Parallel_DisplayEffect(const char* effect_name) {
 8000438:	b580      	push	{r7, lr}
 800043a:	b084      	sub	sp, #16
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
    LCD_Parallel_SetCursor(0, 0);
 8000440:	2100      	movs	r1, #0
 8000442:	2000      	movs	r0, #0
 8000444:	f7ff ff18 	bl	8000278 <LCD_Parallel_SetCursor>
    LCD_Parallel_Print("Mode: ");
 8000448:	480d      	ldr	r0, [pc, #52]	@ (8000480 <LCD_Parallel_DisplayEffect+0x48>)
 800044a:	f7ff ff3f 	bl	80002cc <LCD_Parallel_Print>
    LCD_Parallel_Print((char*)effect_name);
 800044e:	6878      	ldr	r0, [r7, #4]
 8000450:	f7ff ff3c 	bl	80002cc <LCD_Parallel_Print>
    
    // Clear remaining characters on first line
    for(int i = strlen("Mode: ") + strlen(effect_name); i < LCD_COLS; i++) {
 8000454:	6878      	ldr	r0, [r7, #4]
 8000456:	f7ff fe79 	bl	800014c <strlen>
 800045a:	4603      	mov	r3, r0
 800045c:	3306      	adds	r3, #6
 800045e:	60fb      	str	r3, [r7, #12]
 8000460:	e005      	b.n	800046e <LCD_Parallel_DisplayEffect+0x36>
        LCD_Parallel_PrintChar(' ');
 8000462:	2020      	movs	r0, #32
 8000464:	f7ff ff47 	bl	80002f6 <LCD_Parallel_PrintChar>
    for(int i = strlen("Mode: ") + strlen(effect_name); i < LCD_COLS; i++) {
 8000468:	68fb      	ldr	r3, [r7, #12]
 800046a:	3301      	adds	r3, #1
 800046c:	60fb      	str	r3, [r7, #12]
 800046e:	68fb      	ldr	r3, [r7, #12]
 8000470:	2b0f      	cmp	r3, #15
 8000472:	ddf6      	ble.n	8000462 <LCD_Parallel_DisplayEffect+0x2a>
    }
}
 8000474:	bf00      	nop
 8000476:	bf00      	nop
 8000478:	3710      	adds	r7, #16
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
 800047e:	bf00      	nop
 8000480:	080044ac 	.word	0x080044ac

08000484 <LCD_Parallel_DisplayStatus>:

void LCD_Parallel_DisplayStatus(const char* color, int speed, int brightness) {
 8000484:	b580      	push	{r7, lr}
 8000486:	b08c      	sub	sp, #48	@ 0x30
 8000488:	af02      	add	r7, sp, #8
 800048a:	60f8      	str	r0, [r7, #12]
 800048c:	60b9      	str	r1, [r7, #8]
 800048e:	607a      	str	r2, [r7, #4]
    char buffer[17];
    
    LCD_Parallel_SetCursor(1, 0);
 8000490:	2100      	movs	r1, #0
 8000492:	2001      	movs	r0, #1
 8000494:	f7ff fef0 	bl	8000278 <LCD_Parallel_SetCursor>
    snprintf(buffer, sizeof(buffer), "%s S:%d B:%d%%", color, speed, brightness);
 8000498:	f107 0010 	add.w	r0, r7, #16
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	9301      	str	r3, [sp, #4]
 80004a0:	68bb      	ldr	r3, [r7, #8]
 80004a2:	9300      	str	r3, [sp, #0]
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	4a0f      	ldr	r2, [pc, #60]	@ (80004e4 <LCD_Parallel_DisplayStatus+0x60>)
 80004a8:	2111      	movs	r1, #17
 80004aa:	f003 fb2f 	bl	8003b0c <sniprintf>
    LCD_Parallel_Print(buffer);
 80004ae:	f107 0310 	add.w	r3, r7, #16
 80004b2:	4618      	mov	r0, r3
 80004b4:	f7ff ff0a 	bl	80002cc <LCD_Parallel_Print>
    
    // Clear remaining characters on second line
    for(int i = strlen(buffer); i < LCD_COLS; i++) {
 80004b8:	f107 0310 	add.w	r3, r7, #16
 80004bc:	4618      	mov	r0, r3
 80004be:	f7ff fe45 	bl	800014c <strlen>
 80004c2:	4603      	mov	r3, r0
 80004c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80004c6:	e005      	b.n	80004d4 <LCD_Parallel_DisplayStatus+0x50>
        LCD_Parallel_PrintChar(' ');
 80004c8:	2020      	movs	r0, #32
 80004ca:	f7ff ff14 	bl	80002f6 <LCD_Parallel_PrintChar>
    for(int i = strlen(buffer); i < LCD_COLS; i++) {
 80004ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80004d0:	3301      	adds	r3, #1
 80004d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80004d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80004d6:	2b0f      	cmp	r3, #15
 80004d8:	ddf6      	ble.n	80004c8 <LCD_Parallel_DisplayStatus+0x44>
    }
 80004da:	bf00      	nop
 80004dc:	bf00      	nop
 80004de:	3728      	adds	r7, #40	@ 0x28
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}
 80004e4:	080044b4 	.word	0x080044b4

080004e8 <HAL_TIM_PWM_PulseFinishedCallback>:
// Color and speed control
volatile int current_color = COLOR_BLUE;  // Start with blue
volatile int current_speed = 5;           // Speed from 1 (slow) to 10 (fast)
volatile int current_brightness = 50;     // Brightness from 1 (dim) to 100 (bright)

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 80004f0:	2100      	movs	r1, #0
 80004f2:	4805      	ldr	r0, [pc, #20]	@ (8000508 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 80004f4:	f002 fc78 	bl	8002de8 <HAL_TIM_PWM_Stop_DMA>
	datasentflag = 1;
 80004f8:	4b04      	ldr	r3, [pc, #16]	@ (800050c <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 80004fa:	2201      	movs	r2, #1
 80004fc:	601a      	str	r2, [r3, #0]
}
 80004fe:	bf00      	nop
 8000500:	3708      	adds	r7, #8
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	200000fc 	.word	0x200000fc
 800050c:	2000036c 	.word	0x2000036c

08000510 <Keypad_Init>:

// Keypad functions
void Keypad_Init(void) {
 8000510:	b580      	push	{r7, lr}
 8000512:	b088      	sub	sp, #32
 8000514:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000516:	f107 0308 	add.w	r3, r7, #8
 800051a:	2200      	movs	r2, #0
 800051c:	601a      	str	r2, [r3, #0]
 800051e:	605a      	str	r2, [r3, #4]
 8000520:	609a      	str	r2, [r3, #8]
 8000522:	60da      	str	r2, [r3, #12]
    
    // Enable GPIOA clock (changed from GPIOB)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000524:	4b2b      	ldr	r3, [pc, #172]	@ (80005d4 <Keypad_Init+0xc4>)
 8000526:	699b      	ldr	r3, [r3, #24]
 8000528:	4a2a      	ldr	r2, [pc, #168]	@ (80005d4 <Keypad_Init+0xc4>)
 800052a:	f043 0304 	orr.w	r3, r3, #4
 800052e:	6193      	str	r3, [r2, #24]
 8000530:	4b28      	ldr	r3, [pc, #160]	@ (80005d4 <Keypad_Init+0xc4>)
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	f003 0304 	and.w	r3, r3, #4
 8000538:	607b      	str	r3, [r7, #4]
 800053a:	687b      	ldr	r3, [r7, #4]
    
    // Configure row pins as output
    for(int i = 0; i < KEYPAD_ROWS; i++) {
 800053c:	2300      	movs	r3, #0
 800053e:	61fb      	str	r3, [r7, #28]
 8000540:	e023      	b.n	800058a <Keypad_Init+0x7a>
        GPIO_InitStruct.Pin = keypad_row_pins[i];
 8000542:	4a25      	ldr	r2, [pc, #148]	@ (80005d8 <Keypad_Init+0xc8>)
 8000544:	69fb      	ldr	r3, [r7, #28]
 8000546:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800054a:	60bb      	str	r3, [r7, #8]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800054c:	2301      	movs	r3, #1
 800054e:	60fb      	str	r3, [r7, #12]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000550:	2300      	movs	r3, #0
 8000552:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000554:	2302      	movs	r3, #2
 8000556:	617b      	str	r3, [r7, #20]
        HAL_GPIO_Init(keypad_row_ports[i], &GPIO_InitStruct);
 8000558:	4a20      	ldr	r2, [pc, #128]	@ (80005dc <Keypad_Init+0xcc>)
 800055a:	69fb      	ldr	r3, [r7, #28]
 800055c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000560:	f107 0208 	add.w	r2, r7, #8
 8000564:	4611      	mov	r1, r2
 8000566:	4618      	mov	r0, r3
 8000568:	f001 fc62 	bl	8001e30 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(keypad_row_ports[i], keypad_row_pins[i], GPIO_PIN_SET);
 800056c:	4a1b      	ldr	r2, [pc, #108]	@ (80005dc <Keypad_Init+0xcc>)
 800056e:	69fb      	ldr	r3, [r7, #28]
 8000570:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000574:	4a18      	ldr	r2, [pc, #96]	@ (80005d8 <Keypad_Init+0xc8>)
 8000576:	69fb      	ldr	r3, [r7, #28]
 8000578:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800057c:	2201      	movs	r2, #1
 800057e:	4619      	mov	r1, r3
 8000580:	f001 fdf1 	bl	8002166 <HAL_GPIO_WritePin>
    for(int i = 0; i < KEYPAD_ROWS; i++) {
 8000584:	69fb      	ldr	r3, [r7, #28]
 8000586:	3301      	adds	r3, #1
 8000588:	61fb      	str	r3, [r7, #28]
 800058a:	69fb      	ldr	r3, [r7, #28]
 800058c:	2b03      	cmp	r3, #3
 800058e:	ddd8      	ble.n	8000542 <Keypad_Init+0x32>
    }
    
    // Configure column pins as input with pull-up
    for(int i = 0; i < KEYPAD_COLS; i++) {
 8000590:	2300      	movs	r3, #0
 8000592:	61bb      	str	r3, [r7, #24]
 8000594:	e015      	b.n	80005c2 <Keypad_Init+0xb2>
        GPIO_InitStruct.Pin = keypad_col_pins[i];
 8000596:	4a12      	ldr	r2, [pc, #72]	@ (80005e0 <Keypad_Init+0xd0>)
 8000598:	69bb      	ldr	r3, [r7, #24]
 800059a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800059e:	60bb      	str	r3, [r7, #8]
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005a0:	2300      	movs	r3, #0
 80005a2:	60fb      	str	r3, [r7, #12]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005a4:	2301      	movs	r3, #1
 80005a6:	613b      	str	r3, [r7, #16]
        HAL_GPIO_Init(keypad_col_ports[i], &GPIO_InitStruct);
 80005a8:	4a0e      	ldr	r2, [pc, #56]	@ (80005e4 <Keypad_Init+0xd4>)
 80005aa:	69bb      	ldr	r3, [r7, #24]
 80005ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005b0:	f107 0208 	add.w	r2, r7, #8
 80005b4:	4611      	mov	r1, r2
 80005b6:	4618      	mov	r0, r3
 80005b8:	f001 fc3a 	bl	8001e30 <HAL_GPIO_Init>
    for(int i = 0; i < KEYPAD_COLS; i++) {
 80005bc:	69bb      	ldr	r3, [r7, #24]
 80005be:	3301      	adds	r3, #1
 80005c0:	61bb      	str	r3, [r7, #24]
 80005c2:	69bb      	ldr	r3, [r7, #24]
 80005c4:	2b03      	cmp	r3, #3
 80005c6:	dde6      	ble.n	8000596 <Keypad_Init+0x86>
    }
}
 80005c8:	bf00      	nop
 80005ca:	bf00      	nop
 80005cc:	3720      	adds	r7, #32
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	40021000 	.word	0x40021000
 80005d8:	20000044 	.word	0x20000044
 80005dc:	20000034 	.word	0x20000034
 80005e0:	2000005c 	.word	0x2000005c
 80005e4:	2000004c 	.word	0x2000004c

080005e8 <Update_LCD_Display>:

void Update_LCD_Display(void) {
 80005e8:	b5b0      	push	{r4, r5, r7, lr}
 80005ea:	b08a      	sub	sp, #40	@ 0x28
 80005ec:	af00      	add	r7, sp, #0
    // Effect names
    const char* effect_names[] = {"Fade", "Rainbow", "Run", "Flash", "Off"};
 80005ee:	4b24      	ldr	r3, [pc, #144]	@ (8000680 <Update_LCD_Display+0x98>)
 80005f0:	f107 0414 	add.w	r4, r7, #20
 80005f4:	461d      	mov	r5, r3
 80005f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005fa:	682b      	ldr	r3, [r5, #0]
 80005fc:	6023      	str	r3, [r4, #0]
    const char* color_names[] = {"Blue", "Red", "Pink", "Green"};
 80005fe:	4b21      	ldr	r3, [pc, #132]	@ (8000684 <Update_LCD_Display+0x9c>)
 8000600:	1d3c      	adds	r4, r7, #4
 8000602:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000604:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Display current effect
    if(current_effect < MAX_EFFECTS) {
 8000608:	4b1f      	ldr	r3, [pc, #124]	@ (8000688 <Update_LCD_Display+0xa0>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	2b04      	cmp	r3, #4
 800060e:	dc09      	bgt.n	8000624 <Update_LCD_Display+0x3c>
        LCD_Parallel_DisplayEffect(effect_names[current_effect]);
 8000610:	4b1d      	ldr	r3, [pc, #116]	@ (8000688 <Update_LCD_Display+0xa0>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	009b      	lsls	r3, r3, #2
 8000616:	3328      	adds	r3, #40	@ 0x28
 8000618:	443b      	add	r3, r7
 800061a:	f853 3c14 	ldr.w	r3, [r3, #-20]
 800061e:	4618      	mov	r0, r3
 8000620:	f7ff ff0a 	bl	8000438 <LCD_Parallel_DisplayEffect>
    }

    // Display status (color, speed, brightness)
    if(current_effect == EFFECT_RAINBOW) {
 8000624:	4b18      	ldr	r3, [pc, #96]	@ (8000688 <Update_LCD_Display+0xa0>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	2b01      	cmp	r3, #1
 800062a:	d108      	bne.n	800063e <Update_LCD_Display+0x56>
        LCD_Parallel_DisplayStatus("Rainbow", current_speed, current_brightness);
 800062c:	4b17      	ldr	r3, [pc, #92]	@ (800068c <Update_LCD_Display+0xa4>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a17      	ldr	r2, [pc, #92]	@ (8000690 <Update_LCD_Display+0xa8>)
 8000632:	6812      	ldr	r2, [r2, #0]
 8000634:	4619      	mov	r1, r3
 8000636:	4817      	ldr	r0, [pc, #92]	@ (8000694 <Update_LCD_Display+0xac>)
 8000638:	f7ff ff24 	bl	8000484 <LCD_Parallel_DisplayStatus>
    } else if(current_effect == EFFECT_OFF) {
        LCD_Parallel_DisplayStatus("OFF", 0, 0);
    } else if(current_color < MAX_COLORS) {
        LCD_Parallel_DisplayStatus(color_names[current_color], current_speed, current_brightness);
    }
}
 800063c:	e01b      	b.n	8000676 <Update_LCD_Display+0x8e>
    } else if(current_effect == EFFECT_OFF) {
 800063e:	4b12      	ldr	r3, [pc, #72]	@ (8000688 <Update_LCD_Display+0xa0>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	2b04      	cmp	r3, #4
 8000644:	d105      	bne.n	8000652 <Update_LCD_Display+0x6a>
        LCD_Parallel_DisplayStatus("OFF", 0, 0);
 8000646:	2200      	movs	r2, #0
 8000648:	2100      	movs	r1, #0
 800064a:	4813      	ldr	r0, [pc, #76]	@ (8000698 <Update_LCD_Display+0xb0>)
 800064c:	f7ff ff1a 	bl	8000484 <LCD_Parallel_DisplayStatus>
}
 8000650:	e011      	b.n	8000676 <Update_LCD_Display+0x8e>
    } else if(current_color < MAX_COLORS) {
 8000652:	4b12      	ldr	r3, [pc, #72]	@ (800069c <Update_LCD_Display+0xb4>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	2b03      	cmp	r3, #3
 8000658:	dc0d      	bgt.n	8000676 <Update_LCD_Display+0x8e>
        LCD_Parallel_DisplayStatus(color_names[current_color], current_speed, current_brightness);
 800065a:	4b10      	ldr	r3, [pc, #64]	@ (800069c <Update_LCD_Display+0xb4>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	009b      	lsls	r3, r3, #2
 8000660:	3328      	adds	r3, #40	@ 0x28
 8000662:	443b      	add	r3, r7
 8000664:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8000668:	4a08      	ldr	r2, [pc, #32]	@ (800068c <Update_LCD_Display+0xa4>)
 800066a:	6811      	ldr	r1, [r2, #0]
 800066c:	4a08      	ldr	r2, [pc, #32]	@ (8000690 <Update_LCD_Display+0xa8>)
 800066e:	6812      	ldr	r2, [r2, #0]
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff ff07 	bl	8000484 <LCD_Parallel_DisplayStatus>
}
 8000676:	bf00      	nop
 8000678:	3728      	adds	r7, #40	@ 0x28
 800067a:	46bd      	mov	sp, r7
 800067c:	bdb0      	pop	{r4, r5, r7, pc}
 800067e:	bf00      	nop
 8000680:	080044e8 	.word	0x080044e8
 8000684:	08004518 	.word	0x08004518
 8000688:	20000074 	.word	0x20000074
 800068c:	2000007c 	.word	0x2000007c
 8000690:	20000080 	.word	0x20000080
 8000694:	080044c4 	.word	0x080044c4
 8000698:	080044cc 	.word	0x080044cc
 800069c:	20000370 	.word	0x20000370

080006a0 <Keypad_Read>:

char Keypad_Read(void) {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0
    for(int row = 0; row < KEYPAD_ROWS; row++) {
 80006a6:	2300      	movs	r3, #0
 80006a8:	60fb      	str	r3, [r7, #12]
 80006aa:	e061      	b.n	8000770 <Keypad_Read+0xd0>
        // Set current row LOW, others HIGH
        for(int i = 0; i < KEYPAD_ROWS; i++) {
 80006ac:	2300      	movs	r3, #0
 80006ae:	60bb      	str	r3, [r7, #8]
 80006b0:	e01f      	b.n	80006f2 <Keypad_Read+0x52>
            if(i == row) {
 80006b2:	68ba      	ldr	r2, [r7, #8]
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	429a      	cmp	r2, r3
 80006b8:	d10c      	bne.n	80006d4 <Keypad_Read+0x34>
                HAL_GPIO_WritePin(keypad_row_ports[i], keypad_row_pins[i], GPIO_PIN_RESET);
 80006ba:	4a31      	ldr	r2, [pc, #196]	@ (8000780 <Keypad_Read+0xe0>)
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80006c2:	4a30      	ldr	r2, [pc, #192]	@ (8000784 <Keypad_Read+0xe4>)
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006ca:	2200      	movs	r2, #0
 80006cc:	4619      	mov	r1, r3
 80006ce:	f001 fd4a 	bl	8002166 <HAL_GPIO_WritePin>
 80006d2:	e00b      	b.n	80006ec <Keypad_Read+0x4c>
            } else {
                HAL_GPIO_WritePin(keypad_row_ports[i], keypad_row_pins[i], GPIO_PIN_SET);
 80006d4:	4a2a      	ldr	r2, [pc, #168]	@ (8000780 <Keypad_Read+0xe0>)
 80006d6:	68bb      	ldr	r3, [r7, #8]
 80006d8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80006dc:	4a29      	ldr	r2, [pc, #164]	@ (8000784 <Keypad_Read+0xe4>)
 80006de:	68bb      	ldr	r3, [r7, #8]
 80006e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006e4:	2201      	movs	r2, #1
 80006e6:	4619      	mov	r1, r3
 80006e8:	f001 fd3d 	bl	8002166 <HAL_GPIO_WritePin>
        for(int i = 0; i < KEYPAD_ROWS; i++) {
 80006ec:	68bb      	ldr	r3, [r7, #8]
 80006ee:	3301      	adds	r3, #1
 80006f0:	60bb      	str	r3, [r7, #8]
 80006f2:	68bb      	ldr	r3, [r7, #8]
 80006f4:	2b03      	cmp	r3, #3
 80006f6:	dddc      	ble.n	80006b2 <Keypad_Read+0x12>
            }
        }
        
        HAL_Delay(2); // Small delay for stabilization
 80006f8:	2002      	movs	r0, #2
 80006fa:	f001 f801 	bl	8001700 <HAL_Delay>
        
        // Read columns
        for(int col = 0; col < KEYPAD_COLS; col++) {
 80006fe:	2300      	movs	r3, #0
 8000700:	607b      	str	r3, [r7, #4]
 8000702:	e02f      	b.n	8000764 <Keypad_Read+0xc4>
            if(HAL_GPIO_ReadPin(keypad_col_ports[col], keypad_col_pins[col]) == GPIO_PIN_RESET) {
 8000704:	4a20      	ldr	r2, [pc, #128]	@ (8000788 <Keypad_Read+0xe8>)
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800070c:	491f      	ldr	r1, [pc, #124]	@ (800078c <Keypad_Read+0xec>)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000714:	4619      	mov	r1, r3
 8000716:	4610      	mov	r0, r2
 8000718:	f001 fd0e 	bl	8002138 <HAL_GPIO_ReadPin>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d11d      	bne.n	800075e <Keypad_Read+0xbe>
                // Button pressed, wait for release
                while(HAL_GPIO_ReadPin(keypad_col_ports[col], keypad_col_pins[col]) == GPIO_PIN_RESET) {
 8000722:	e002      	b.n	800072a <Keypad_Read+0x8a>
                    HAL_Delay(10);
 8000724:	200a      	movs	r0, #10
 8000726:	f000 ffeb 	bl	8001700 <HAL_Delay>
                while(HAL_GPIO_ReadPin(keypad_col_ports[col], keypad_col_pins[col]) == GPIO_PIN_RESET) {
 800072a:	4a17      	ldr	r2, [pc, #92]	@ (8000788 <Keypad_Read+0xe8>)
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000732:	4916      	ldr	r1, [pc, #88]	@ (800078c <Keypad_Read+0xec>)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800073a:	4619      	mov	r1, r3
 800073c:	4610      	mov	r0, r2
 800073e:	f001 fcfb 	bl	8002138 <HAL_GPIO_ReadPin>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d0ed      	beq.n	8000724 <Keypad_Read+0x84>
                }
                HAL_Delay(50); // Debounce delay
 8000748:	2032      	movs	r0, #50	@ 0x32
 800074a:	f000 ffd9 	bl	8001700 <HAL_Delay>
                return keypad_layout[row][col];
 800074e:	4a10      	ldr	r2, [pc, #64]	@ (8000790 <Keypad_Read+0xf0>)
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	009b      	lsls	r3, r3, #2
 8000754:	441a      	add	r2, r3
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	4413      	add	r3, r2
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	e00c      	b.n	8000778 <Keypad_Read+0xd8>
        for(int col = 0; col < KEYPAD_COLS; col++) {
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	3301      	adds	r3, #1
 8000762:	607b      	str	r3, [r7, #4]
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	2b03      	cmp	r3, #3
 8000768:	ddcc      	ble.n	8000704 <Keypad_Read+0x64>
    for(int row = 0; row < KEYPAD_ROWS; row++) {
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	3301      	adds	r3, #1
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	2b03      	cmp	r3, #3
 8000774:	dd9a      	ble.n	80006ac <Keypad_Read+0xc>
            }
        }
    }
    return 0; // No key pressed
 8000776:	2300      	movs	r3, #0
}
 8000778:	4618      	mov	r0, r3
 800077a:	3710      	adds	r7, #16
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	20000034 	.word	0x20000034
 8000784:	20000044 	.word	0x20000044
 8000788:	2000004c 	.word	0x2000004c
 800078c:	2000005c 	.word	0x2000005c
 8000790:	20000064 	.word	0x20000064

08000794 <Process_Keypad_Input>:

void Process_Keypad_Input(char key) {
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	71fb      	strb	r3, [r7, #7]
    switch(key) {
 800079e:	79fb      	ldrb	r3, [r7, #7]
 80007a0:	3b31      	subs	r3, #49	@ 0x31
 80007a2:	2b15      	cmp	r3, #21
 80007a4:	f200 80b0 	bhi.w	8000908 <Process_Keypad_Input+0x174>
 80007a8:	a201      	add	r2, pc, #4	@ (adr r2, 80007b0 <Process_Keypad_Input+0x1c>)
 80007aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ae:	bf00      	nop
 80007b0:	08000809 	.word	0x08000809
 80007b4:	08000859 	.word	0x08000859
 80007b8:	08000873 	.word	0x08000873
 80007bc:	08000909 	.word	0x08000909
 80007c0:	0800081d 	.word	0x0800081d
 80007c4:	0800088d 	.word	0x0800088d
 80007c8:	080008ad 	.word	0x080008ad
 80007cc:	08000909 	.word	0x08000909
 80007d0:	08000831 	.word	0x08000831
 80007d4:	08000909 	.word	0x08000909
 80007d8:	08000909 	.word	0x08000909
 80007dc:	08000909 	.word	0x08000909
 80007e0:	08000909 	.word	0x08000909
 80007e4:	08000909 	.word	0x08000909
 80007e8:	08000909 	.word	0x08000909
 80007ec:	08000909 	.word	0x08000909
 80007f0:	080008cd 	.word	0x080008cd
 80007f4:	08000909 	.word	0x08000909
 80007f8:	08000909 	.word	0x08000909
 80007fc:	08000845 	.word	0x08000845
 8000800:	08000909 	.word	0x08000909
 8000804:	080008f5 	.word	0x080008f5
        // Effects
        case '1':  // S1 - Fade effect
            current_effect = EFFECT_FADE;
 8000808:	4b43      	ldr	r3, [pc, #268]	@ (8000918 <Process_Keypad_Input+0x184>)
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
            effect_changed = 1;
 800080e:	4b43      	ldr	r3, [pc, #268]	@ (800091c <Process_Keypad_Input+0x188>)
 8000810:	2201      	movs	r2, #1
 8000812:	601a      	str	r2, [r3, #0]
            lcd_update_needed = 1;
 8000814:	4b42      	ldr	r3, [pc, #264]	@ (8000920 <Process_Keypad_Input+0x18c>)
 8000816:	2201      	movs	r2, #1
 8000818:	601a      	str	r2, [r3, #0]
            break;
 800081a:	e078      	b.n	800090e <Process_Keypad_Input+0x17a>
        case '5':  // S5 - Rainbow effect  
            current_effect = EFFECT_RAINBOW;
 800081c:	4b3e      	ldr	r3, [pc, #248]	@ (8000918 <Process_Keypad_Input+0x184>)
 800081e:	2201      	movs	r2, #1
 8000820:	601a      	str	r2, [r3, #0]
            effect_changed = 1;
 8000822:	4b3e      	ldr	r3, [pc, #248]	@ (800091c <Process_Keypad_Input+0x188>)
 8000824:	2201      	movs	r2, #1
 8000826:	601a      	str	r2, [r3, #0]
            lcd_update_needed = 1;
 8000828:	4b3d      	ldr	r3, [pc, #244]	@ (8000920 <Process_Keypad_Input+0x18c>)
 800082a:	2201      	movs	r2, #1
 800082c:	601a      	str	r2, [r3, #0]
            break;
 800082e:	e06e      	b.n	800090e <Process_Keypad_Input+0x17a>
        case '9':  // S9 - Run effect
            current_effect = EFFECT_RUN;
 8000830:	4b39      	ldr	r3, [pc, #228]	@ (8000918 <Process_Keypad_Input+0x184>)
 8000832:	2202      	movs	r2, #2
 8000834:	601a      	str	r2, [r3, #0]
            effect_changed = 1;
 8000836:	4b39      	ldr	r3, [pc, #228]	@ (800091c <Process_Keypad_Input+0x188>)
 8000838:	2201      	movs	r2, #1
 800083a:	601a      	str	r2, [r3, #0]
            lcd_update_needed = 1;
 800083c:	4b38      	ldr	r3, [pc, #224]	@ (8000920 <Process_Keypad_Input+0x18c>)
 800083e:	2201      	movs	r2, #1
 8000840:	601a      	str	r2, [r3, #0]
            break;
 8000842:	e064      	b.n	800090e <Process_Keypad_Input+0x17a>
        case 'D':  // S13 - Flashing effect
            current_effect = EFFECT_FLASHING;
 8000844:	4b34      	ldr	r3, [pc, #208]	@ (8000918 <Process_Keypad_Input+0x184>)
 8000846:	2203      	movs	r2, #3
 8000848:	601a      	str	r2, [r3, #0]
            effect_changed = 1;
 800084a:	4b34      	ldr	r3, [pc, #208]	@ (800091c <Process_Keypad_Input+0x188>)
 800084c:	2201      	movs	r2, #1
 800084e:	601a      	str	r2, [r3, #0]
            lcd_update_needed = 1;
 8000850:	4b33      	ldr	r3, [pc, #204]	@ (8000920 <Process_Keypad_Input+0x18c>)
 8000852:	2201      	movs	r2, #1
 8000854:	601a      	str	r2, [r3, #0]
            break;
 8000856:	e05a      	b.n	800090e <Process_Keypad_Input+0x17a>
            
        // Speed control
        case '2':  // S2 - Decrease speed
            if(current_speed > 1) current_speed--;
 8000858:	4b32      	ldr	r3, [pc, #200]	@ (8000924 <Process_Keypad_Input+0x190>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	2b01      	cmp	r3, #1
 800085e:	dd04      	ble.n	800086a <Process_Keypad_Input+0xd6>
 8000860:	4b30      	ldr	r3, [pc, #192]	@ (8000924 <Process_Keypad_Input+0x190>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	3b01      	subs	r3, #1
 8000866:	4a2f      	ldr	r2, [pc, #188]	@ (8000924 <Process_Keypad_Input+0x190>)
 8000868:	6013      	str	r3, [r2, #0]
            lcd_update_needed = 1;
 800086a:	4b2d      	ldr	r3, [pc, #180]	@ (8000920 <Process_Keypad_Input+0x18c>)
 800086c:	2201      	movs	r2, #1
 800086e:	601a      	str	r2, [r3, #0]
            break;
 8000870:	e04d      	b.n	800090e <Process_Keypad_Input+0x17a>
        case '3':  // S3 - Increase speed
            if(current_speed < 10) current_speed++;
 8000872:	4b2c      	ldr	r3, [pc, #176]	@ (8000924 <Process_Keypad_Input+0x190>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	2b09      	cmp	r3, #9
 8000878:	dc04      	bgt.n	8000884 <Process_Keypad_Input+0xf0>
 800087a:	4b2a      	ldr	r3, [pc, #168]	@ (8000924 <Process_Keypad_Input+0x190>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	3301      	adds	r3, #1
 8000880:	4a28      	ldr	r2, [pc, #160]	@ (8000924 <Process_Keypad_Input+0x190>)
 8000882:	6013      	str	r3, [r2, #0]
            lcd_update_needed = 1;
 8000884:	4b26      	ldr	r3, [pc, #152]	@ (8000920 <Process_Keypad_Input+0x18c>)
 8000886:	2201      	movs	r2, #1
 8000888:	601a      	str	r2, [r3, #0]
            break;
 800088a:	e040      	b.n	800090e <Process_Keypad_Input+0x17a>
            
        // Brightness control
        case '6':  // S6 - Decrease brightness
            current_brightness -= 10;
 800088c:	4b26      	ldr	r3, [pc, #152]	@ (8000928 <Process_Keypad_Input+0x194>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	3b0a      	subs	r3, #10
 8000892:	4a25      	ldr	r2, [pc, #148]	@ (8000928 <Process_Keypad_Input+0x194>)
 8000894:	6013      	str	r3, [r2, #0]
            if(current_brightness < 1) current_brightness = 1;
 8000896:	4b24      	ldr	r3, [pc, #144]	@ (8000928 <Process_Keypad_Input+0x194>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	2b00      	cmp	r3, #0
 800089c:	dc02      	bgt.n	80008a4 <Process_Keypad_Input+0x110>
 800089e:	4b22      	ldr	r3, [pc, #136]	@ (8000928 <Process_Keypad_Input+0x194>)
 80008a0:	2201      	movs	r2, #1
 80008a2:	601a      	str	r2, [r3, #0]
            lcd_update_needed = 1;
 80008a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000920 <Process_Keypad_Input+0x18c>)
 80008a6:	2201      	movs	r2, #1
 80008a8:	601a      	str	r2, [r3, #0]
            break;
 80008aa:	e030      	b.n	800090e <Process_Keypad_Input+0x17a>
        case '7':  // S7 - Increase brightness
            current_brightness += 10;
 80008ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000928 <Process_Keypad_Input+0x194>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	330a      	adds	r3, #10
 80008b2:	4a1d      	ldr	r2, [pc, #116]	@ (8000928 <Process_Keypad_Input+0x194>)
 80008b4:	6013      	str	r3, [r2, #0]
            if(current_brightness > 100) current_brightness = 100;
 80008b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000928 <Process_Keypad_Input+0x194>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	2b64      	cmp	r3, #100	@ 0x64
 80008bc:	dd02      	ble.n	80008c4 <Process_Keypad_Input+0x130>
 80008be:	4b1a      	ldr	r3, [pc, #104]	@ (8000928 <Process_Keypad_Input+0x194>)
 80008c0:	2264      	movs	r2, #100	@ 0x64
 80008c2:	601a      	str	r2, [r3, #0]
            lcd_update_needed = 1;
 80008c4:	4b16      	ldr	r3, [pc, #88]	@ (8000920 <Process_Keypad_Input+0x18c>)
 80008c6:	2201      	movs	r2, #1
 80008c8:	601a      	str	r2, [r3, #0]
            break;
 80008ca:	e020      	b.n	800090e <Process_Keypad_Input+0x17a>
            
        // Color and control
        case 'A':  // S10 - Change color (not for Rainbow)
            if(current_effect != EFFECT_RAINBOW) {
 80008cc:	4b12      	ldr	r3, [pc, #72]	@ (8000918 <Process_Keypad_Input+0x184>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d01b      	beq.n	800090c <Process_Keypad_Input+0x178>
                current_color = (current_color + 1) % MAX_COLORS;
 80008d4:	4b15      	ldr	r3, [pc, #84]	@ (800092c <Process_Keypad_Input+0x198>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	3301      	adds	r3, #1
 80008da:	425a      	negs	r2, r3
 80008dc:	f003 0303 	and.w	r3, r3, #3
 80008e0:	f002 0203 	and.w	r2, r2, #3
 80008e4:	bf58      	it	pl
 80008e6:	4253      	negpl	r3, r2
 80008e8:	4a10      	ldr	r2, [pc, #64]	@ (800092c <Process_Keypad_Input+0x198>)
 80008ea:	6013      	str	r3, [r2, #0]
                lcd_update_needed = 1;
 80008ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000920 <Process_Keypad_Input+0x18c>)
 80008ee:	2201      	movs	r2, #1
 80008f0:	601a      	str	r2, [r3, #0]
            }
            break;
 80008f2:	e00b      	b.n	800090c <Process_Keypad_Input+0x178>
        case 'F':  // S15 - Turn off
            current_effect = EFFECT_OFF;
 80008f4:	4b08      	ldr	r3, [pc, #32]	@ (8000918 <Process_Keypad_Input+0x184>)
 80008f6:	2204      	movs	r2, #4
 80008f8:	601a      	str	r2, [r3, #0]
            effect_changed = 1;
 80008fa:	4b08      	ldr	r3, [pc, #32]	@ (800091c <Process_Keypad_Input+0x188>)
 80008fc:	2201      	movs	r2, #1
 80008fe:	601a      	str	r2, [r3, #0]
            lcd_update_needed = 1;
 8000900:	4b07      	ldr	r3, [pc, #28]	@ (8000920 <Process_Keypad_Input+0x18c>)
 8000902:	2201      	movs	r2, #1
 8000904:	601a      	str	r2, [r3, #0]
            break;
 8000906:	e002      	b.n	800090e <Process_Keypad_Input+0x17a>
        case '4':  // S4 - Disabled (problematic) 
        case '8':  // S8 - Disabled (problematic)
        case 'C':  // S12 - Disabled (problematic)
        default:
            // Do nothing for problematic keys and others
            break;
 8000908:	bf00      	nop
 800090a:	e000      	b.n	800090e <Process_Keypad_Input+0x17a>
            break;
 800090c:	bf00      	nop
    }
}
 800090e:	bf00      	nop
 8000910:	370c      	adds	r7, #12
 8000912:	46bd      	mov	sp, r7
 8000914:	bc80      	pop	{r7}
 8000916:	4770      	bx	lr
 8000918:	20000074 	.word	0x20000074
 800091c:	20000078 	.word	0x20000078
 8000920:	20000030 	.word	0x20000030
 8000924:	2000007c 	.word	0x2000007c
 8000928:	20000080 	.word	0x20000080
 800092c:	20000370 	.word	0x20000370

08000930 <Set_LED>:

void Set_LED (int LEDnum, int Red, int Green, int Blue) {
 8000930:	b480      	push	{r7}
 8000932:	b085      	sub	sp, #20
 8000934:	af00      	add	r7, sp, #0
 8000936:	60f8      	str	r0, [r7, #12]
 8000938:	60b9      	str	r1, [r7, #8]
 800093a:	607a      	str	r2, [r7, #4]
 800093c:	603b      	str	r3, [r7, #0]
	LED_Data[LEDnum][0] = LEDnum;
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	b2d9      	uxtb	r1, r3
 8000942:	4a10      	ldr	r2, [pc, #64]	@ (8000984 <Set_LED+0x54>)
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
	LED_Data[LEDnum][1] = Green;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	b2d9      	uxtb	r1, r3
 800094e:	4a0d      	ldr	r2, [pc, #52]	@ (8000984 <Set_LED+0x54>)
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	4413      	add	r3, r2
 8000956:	460a      	mov	r2, r1
 8000958:	705a      	strb	r2, [r3, #1]
	LED_Data[LEDnum][2] = Red;
 800095a:	68bb      	ldr	r3, [r7, #8]
 800095c:	b2d9      	uxtb	r1, r3
 800095e:	4a09      	ldr	r2, [pc, #36]	@ (8000984 <Set_LED+0x54>)
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	4413      	add	r3, r2
 8000966:	460a      	mov	r2, r1
 8000968:	709a      	strb	r2, [r3, #2]
	LED_Data[LEDnum][3] = Blue;
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	b2d9      	uxtb	r1, r3
 800096e:	4a05      	ldr	r2, [pc, #20]	@ (8000984 <Set_LED+0x54>)
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	009b      	lsls	r3, r3, #2
 8000974:	4413      	add	r3, r2
 8000976:	460a      	mov	r2, r1
 8000978:	70da      	strb	r2, [r3, #3]
}
 800097a:	bf00      	nop
 800097c:	3714      	adds	r7, #20
 800097e:	46bd      	mov	sp, r7
 8000980:	bc80      	pop	{r7}
 8000982:	4770      	bx	lr
 8000984:	2000018c 	.word	0x2000018c

08000988 <Set_All_LEDs_Same_Color>:

// Function to set all LEDs to the same color
void Set_All_LEDs_Same_Color(int Red, int Green, int Blue) {
 8000988:	b580      	push	{r7, lr}
 800098a:	b086      	sub	sp, #24
 800098c:	af00      	add	r7, sp, #0
 800098e:	60f8      	str	r0, [r7, #12]
 8000990:	60b9      	str	r1, [r7, #8]
 8000992:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < MAX_LED; i++) {
 8000994:	2300      	movs	r3, #0
 8000996:	617b      	str	r3, [r7, #20]
 8000998:	e008      	b.n	80009ac <Set_All_LEDs_Same_Color+0x24>
        Set_LED(i, Red, Green, Blue);
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	68ba      	ldr	r2, [r7, #8]
 800099e:	68f9      	ldr	r1, [r7, #12]
 80009a0:	6978      	ldr	r0, [r7, #20]
 80009a2:	f7ff ffc5 	bl	8000930 <Set_LED>
    for (int i = 0; i < MAX_LED; i++) {
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	3301      	adds	r3, #1
 80009aa:	617b      	str	r3, [r7, #20]
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	2b3b      	cmp	r3, #59	@ 0x3b
 80009b0:	ddf3      	ble.n	800099a <Set_All_LEDs_Same_Color+0x12>
    }
}
 80009b2:	bf00      	nop
 80009b4:	bf00      	nop
 80009b6:	3718      	adds	r7, #24
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}

080009bc <Set_Brightness>:

#define PI 3.14159265

void Set_Brightness (int brightness) {
 80009bc:	b480      	push	{r7}
 80009be:	b085      	sub	sp, #20
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
#if USE_BRIGHTNESS

	if (brightness > 100) brightness = 100;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	2b64      	cmp	r3, #100	@ 0x64
 80009c8:	dd01      	ble.n	80009ce <Set_Brightness+0x12>
 80009ca:	2364      	movs	r3, #100	@ 0x64
 80009cc:	607b      	str	r3, [r7, #4]
	if (brightness < 0) brightness = 0;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	da01      	bge.n	80009d8 <Set_Brightness+0x1c>
 80009d4:	2300      	movs	r3, #0
 80009d6:	607b      	str	r3, [r7, #4]
	
	for (int i=0; i < MAX_LED; i++) {
 80009d8:	2300      	movs	r3, #0
 80009da:	60fb      	str	r3, [r7, #12]
 80009dc:	e02d      	b.n	8000a3a <Set_Brightness+0x7e>
		LED_Mod[i][0] = LED_Data[i][0];
 80009de:	4a1b      	ldr	r2, [pc, #108]	@ (8000a4c <Set_Brightness+0x90>)
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 80009e6:	4a1a      	ldr	r2, [pc, #104]	@ (8000a50 <Set_Brightness+0x94>)
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		for (int j = 1; j < 4; ++j) {
 80009ee:	2301      	movs	r3, #1
 80009f0:	60bb      	str	r3, [r7, #8]
 80009f2:	e01c      	b.n	8000a2e <Set_Brightness+0x72>
			// Simple percentage calculation: brightness from 0-100%
			LED_Mod[i][j] = (LED_Data[i][j] * brightness) / 100;
 80009f4:	4a15      	ldr	r2, [pc, #84]	@ (8000a4c <Set_Brightness+0x90>)
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	009b      	lsls	r3, r3, #2
 80009fa:	441a      	add	r2, r3
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	4413      	add	r3, r2
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	461a      	mov	r2, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	fb02 f303 	mul.w	r3, r2, r3
 8000a0a:	4a12      	ldr	r2, [pc, #72]	@ (8000a54 <Set_Brightness+0x98>)
 8000a0c:	fb82 1203 	smull	r1, r2, r2, r3
 8000a10:	1152      	asrs	r2, r2, #5
 8000a12:	17db      	asrs	r3, r3, #31
 8000a14:	1ad3      	subs	r3, r2, r3
 8000a16:	b2d9      	uxtb	r1, r3
 8000a18:	4a0d      	ldr	r2, [pc, #52]	@ (8000a50 <Set_Brightness+0x94>)
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	009b      	lsls	r3, r3, #2
 8000a1e:	441a      	add	r2, r3
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	4413      	add	r3, r2
 8000a24:	460a      	mov	r2, r1
 8000a26:	701a      	strb	r2, [r3, #0]
		for (int j = 1; j < 4; ++j) {
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	60bb      	str	r3, [r7, #8]
 8000a2e:	68bb      	ldr	r3, [r7, #8]
 8000a30:	2b03      	cmp	r3, #3
 8000a32:	dddf      	ble.n	80009f4 <Set_Brightness+0x38>
	for (int i=0; i < MAX_LED; i++) {
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	3301      	adds	r3, #1
 8000a38:	60fb      	str	r3, [r7, #12]
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	2b3b      	cmp	r3, #59	@ 0x3b
 8000a3e:	ddce      	ble.n	80009de <Set_Brightness+0x22>
		}
	}

#endif
}
 8000a40:	bf00      	nop
 8000a42:	bf00      	nop
 8000a44:	3714      	adds	r7, #20
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bc80      	pop	{r7}
 8000a4a:	4770      	bx	lr
 8000a4c:	2000018c 	.word	0x2000018c
 8000a50:	2000027c 	.word	0x2000027c
 8000a54:	51eb851f 	.word	0x51eb851f

08000a58 <WS2812_Send>:
//
//	HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)pwmData, 24);
//}


void WS2812_Send (void) {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b086      	sub	sp, #24
 8000a5c:	af00      	add	r7, sp, #0
	uint32_t indx = 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	617b      	str	r3, [r7, #20]
	uint32_t color;

	for (int i = 0; i < MAX_LED; ++i) {
 8000a62:	2300      	movs	r3, #0
 8000a64:	613b      	str	r3, [r7, #16]
 8000a66:	e036      	b.n	8000ad6 <WS2812_Send+0x7e>
		color = ((LED_Mod[i][1] << 16) | (LED_Mod[i][2] << 8) | (LED_Mod[i][3]));
 8000a68:	4a39      	ldr	r2, [pc, #228]	@ (8000b50 <WS2812_Send+0xf8>)
 8000a6a:	693b      	ldr	r3, [r7, #16]
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	4413      	add	r3, r2
 8000a70:	785b      	ldrb	r3, [r3, #1]
 8000a72:	041a      	lsls	r2, r3, #16
 8000a74:	4936      	ldr	r1, [pc, #216]	@ (8000b50 <WS2812_Send+0xf8>)
 8000a76:	693b      	ldr	r3, [r7, #16]
 8000a78:	009b      	lsls	r3, r3, #2
 8000a7a:	440b      	add	r3, r1
 8000a7c:	789b      	ldrb	r3, [r3, #2]
 8000a7e:	021b      	lsls	r3, r3, #8
 8000a80:	431a      	orrs	r2, r3
 8000a82:	4933      	ldr	r1, [pc, #204]	@ (8000b50 <WS2812_Send+0xf8>)
 8000a84:	693b      	ldr	r3, [r7, #16]
 8000a86:	009b      	lsls	r3, r3, #2
 8000a88:	440b      	add	r3, r1
 8000a8a:	78db      	ldrb	r3, [r3, #3]
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	603b      	str	r3, [r7, #0]

		for (int j = 23; j >= 0; j--) {
 8000a90:	2317      	movs	r3, #23
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	e019      	b.n	8000aca <WS2812_Send+0x72>
			if (color&(1<<j)) {
 8000a96:	2201      	movs	r2, #1
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9e:	461a      	mov	r2, r3
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d005      	beq.n	8000ab4 <WS2812_Send+0x5c>
				pwmData[indx] = 60;
 8000aa8:	4a2a      	ldr	r2, [pc, #168]	@ (8000b54 <WS2812_Send+0xfc>)
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	213c      	movs	r1, #60	@ 0x3c
 8000aae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000ab2:	e004      	b.n	8000abe <WS2812_Send+0x66>
			} else {
				pwmData[indx] = 30;
 8000ab4:	4a27      	ldr	r2, [pc, #156]	@ (8000b54 <WS2812_Send+0xfc>)
 8000ab6:	697b      	ldr	r3, [r7, #20]
 8000ab8:	211e      	movs	r1, #30
 8000aba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}

			indx++;
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	617b      	str	r3, [r7, #20]
		for (int j = 23; j >= 0; j--) {
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	3b01      	subs	r3, #1
 8000ac8:	60fb      	str	r3, [r7, #12]
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	dae2      	bge.n	8000a96 <WS2812_Send+0x3e>
	for (int i = 0; i < MAX_LED; ++i) {
 8000ad0:	693b      	ldr	r3, [r7, #16]
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	613b      	str	r3, [r7, #16]
 8000ad6:	693b      	ldr	r3, [r7, #16]
 8000ad8:	2b3b      	cmp	r3, #59	@ 0x3b
 8000ada:	ddc5      	ble.n	8000a68 <WS2812_Send+0x10>
		}
	}

	for (int i = 0; i < 50; ++i) {
 8000adc:	2300      	movs	r3, #0
 8000ade:	60bb      	str	r3, [r7, #8]
 8000ae0:	e00a      	b.n	8000af8 <WS2812_Send+0xa0>
		pwmData[indx] = 0;
 8000ae2:	4a1c      	ldr	r2, [pc, #112]	@ (8000b54 <WS2812_Send+0xfc>)
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indx++;
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	3301      	adds	r3, #1
 8000af0:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 50; ++i) {
 8000af2:	68bb      	ldr	r3, [r7, #8]
 8000af4:	3301      	adds	r3, #1
 8000af6:	60bb      	str	r3, [r7, #8]
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	2b31      	cmp	r3, #49	@ 0x31
 8000afc:	ddf1      	ble.n	8000ae2 <WS2812_Send+0x8a>
	}

	// Reset flag before starting DMA
	datasentflag = 0;
 8000afe:	4b16      	ldr	r3, [pc, #88]	@ (8000b58 <WS2812_Send+0x100>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	601a      	str	r2, [r3, #0]
	
	HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)pwmData, indx);
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	b29b      	uxth	r3, r3
 8000b08:	4a12      	ldr	r2, [pc, #72]	@ (8000b54 <WS2812_Send+0xfc>)
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	4813      	ldr	r0, [pc, #76]	@ (8000b5c <WS2812_Send+0x104>)
 8000b0e:	f001 ffc9 	bl	8002aa4 <HAL_TIM_PWM_Start_DMA>
	
	// Add timeout to prevent infinite loop
	uint32_t timeout = 1000000;  // Adjust timeout value
 8000b12:	4b13      	ldr	r3, [pc, #76]	@ (8000b60 <WS2812_Send+0x108>)
 8000b14:	607b      	str	r3, [r7, #4]
	while(!datasentflag && timeout > 0) {
 8000b16:	e002      	b.n	8000b1e <WS2812_Send+0xc6>
		timeout--;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	3b01      	subs	r3, #1
 8000b1c:	607b      	str	r3, [r7, #4]
	while(!datasentflag && timeout > 0) {
 8000b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b58 <WS2812_Send+0x100>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d102      	bne.n	8000b2c <WS2812_Send+0xd4>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d1f5      	bne.n	8000b18 <WS2812_Send+0xc0>
	}
	
	// Force stop if timeout occurred
	if (timeout == 0) {
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d106      	bne.n	8000b40 <WS2812_Send+0xe8>
		HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8000b32:	2100      	movs	r1, #0
 8000b34:	4809      	ldr	r0, [pc, #36]	@ (8000b5c <WS2812_Send+0x104>)
 8000b36:	f002 f957 	bl	8002de8 <HAL_TIM_PWM_Stop_DMA>
		datasentflag = 1;
 8000b3a:	4b07      	ldr	r3, [pc, #28]	@ (8000b58 <WS2812_Send+0x100>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	601a      	str	r2, [r3, #0]
	}
	
	datasentflag = 0;
 8000b40:	4b05      	ldr	r3, [pc, #20]	@ (8000b58 <WS2812_Send+0x100>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
}
 8000b46:	bf00      	nop
 8000b48:	3718      	adds	r7, #24
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	2000027c 	.word	0x2000027c
 8000b54:	20000374 	.word	0x20000374
 8000b58:	2000036c 	.word	0x2000036c
 8000b5c:	200000fc 	.word	0x200000fc
 8000b60:	000f4240 	.word	0x000f4240

08000b64 <Rainbow_Effect>:
		WS2812_Send();
		HAL_Delay(LED_DELAY/speed);
	}
}

void Rainbow_Effect (int speed) {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b08a      	sub	sp, #40	@ 0x28
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
	if (speed > 10) speed = 10;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2b0a      	cmp	r3, #10
 8000b70:	dd01      	ble.n	8000b76 <Rainbow_Effect+0x12>
 8000b72:	230a      	movs	r3, #10
 8000b74:	607b      	str	r3, [r7, #4]
	if (speed < 1)	speed = 1;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	dc01      	bgt.n	8000b80 <Rainbow_Effect+0x1c>
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	607b      	str	r3, [r7, #4]

	for (int hue = 0; hue < 360; hue += 36) {
 8000b80:	2300      	movs	r3, #0
 8000b82:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b84:	e0d4      	b.n	8000d30 <Rainbow_Effect+0x1cc>
		int red, green, blue;

		for (int led_num = 0; led_num < MAX_LED; ++led_num) {
 8000b86:	2300      	movs	r3, #0
 8000b88:	617b      	str	r3, [r7, #20]
 8000b8a:	e0af      	b.n	8000cec <Rainbow_Effect+0x188>
			if (hue > 359) hue = 0;
 8000b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b8e:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8000b92:	db01      	blt.n	8000b98 <Rainbow_Effect+0x34>
 8000b94:	2300      	movs	r3, #0
 8000b96:	627b      	str	r3, [r7, #36]	@ 0x24
			hue += led_num;
 8000b98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	627b      	str	r3, [r7, #36]	@ 0x24
			int sector = hue / 60;
 8000ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ba2:	4a68      	ldr	r2, [pc, #416]	@ (8000d44 <Rainbow_Effect+0x1e0>)
 8000ba4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ba8:	441a      	add	r2, r3
 8000baa:	1152      	asrs	r2, r2, #5
 8000bac:	17db      	asrs	r3, r3, #31
 8000bae:	1ad3      	subs	r3, r2, r3
 8000bb0:	60fb      	str	r3, [r7, #12]
			int remainder = hue % 60;
 8000bb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bb4:	4b63      	ldr	r3, [pc, #396]	@ (8000d44 <Rainbow_Effect+0x1e0>)
 8000bb6:	fb83 1302 	smull	r1, r3, r3, r2
 8000bba:	4413      	add	r3, r2
 8000bbc:	1159      	asrs	r1, r3, #5
 8000bbe:	17d3      	asrs	r3, r2, #31
 8000bc0:	1ac9      	subs	r1, r1, r3
 8000bc2:	460b      	mov	r3, r1
 8000bc4:	011b      	lsls	r3, r3, #4
 8000bc6:	1a5b      	subs	r3, r3, r1
 8000bc8:	009b      	lsls	r3, r3, #2
 8000bca:	1ad3      	subs	r3, r2, r3
 8000bcc:	60bb      	str	r3, [r7, #8]

			switch(sector) {
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	2b05      	cmp	r3, #5
 8000bd2:	d878      	bhi.n	8000cc6 <Rainbow_Effect+0x162>
 8000bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8000bdc <Rainbow_Effect+0x78>)
 8000bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bda:	bf00      	nop
 8000bdc:	08000bf5 	.word	0x08000bf5
 8000be0:	08000c17 	.word	0x08000c17
 8000be4:	08000c3b 	.word	0x08000c3b
 8000be8:	08000c5d 	.word	0x08000c5d
 8000bec:	08000c81 	.word	0x08000c81
 8000bf0:	08000ca3 	.word	0x08000ca3
				case 0: red = 255; green = (remainder * 255) / 60; blue = 0; break;
 8000bf4:	23ff      	movs	r3, #255	@ 0xff
 8000bf6:	623b      	str	r3, [r7, #32]
 8000bf8:	68ba      	ldr	r2, [r7, #8]
 8000bfa:	4613      	mov	r3, r2
 8000bfc:	021b      	lsls	r3, r3, #8
 8000bfe:	1a9b      	subs	r3, r3, r2
 8000c00:	4a50      	ldr	r2, [pc, #320]	@ (8000d44 <Rainbow_Effect+0x1e0>)
 8000c02:	fb82 1203 	smull	r1, r2, r2, r3
 8000c06:	441a      	add	r2, r3
 8000c08:	1152      	asrs	r2, r2, #5
 8000c0a:	17db      	asrs	r3, r3, #31
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	61fb      	str	r3, [r7, #28]
 8000c10:	2300      	movs	r3, #0
 8000c12:	61bb      	str	r3, [r7, #24]
 8000c14:	e05e      	b.n	8000cd4 <Rainbow_Effect+0x170>
				case 1: red = 255 - ((remainder * 255) / 60); green = 255; blue = 0; break;
 8000c16:	68ba      	ldr	r2, [r7, #8]
 8000c18:	4613      	mov	r3, r2
 8000c1a:	021b      	lsls	r3, r3, #8
 8000c1c:	1a9b      	subs	r3, r3, r2
 8000c1e:	4a49      	ldr	r2, [pc, #292]	@ (8000d44 <Rainbow_Effect+0x1e0>)
 8000c20:	fb82 1203 	smull	r1, r2, r2, r3
 8000c24:	441a      	add	r2, r3
 8000c26:	1152      	asrs	r2, r2, #5
 8000c28:	17db      	asrs	r3, r3, #31
 8000c2a:	1a9b      	subs	r3, r3, r2
 8000c2c:	33ff      	adds	r3, #255	@ 0xff
 8000c2e:	623b      	str	r3, [r7, #32]
 8000c30:	23ff      	movs	r3, #255	@ 0xff
 8000c32:	61fb      	str	r3, [r7, #28]
 8000c34:	2300      	movs	r3, #0
 8000c36:	61bb      	str	r3, [r7, #24]
 8000c38:	e04c      	b.n	8000cd4 <Rainbow_Effect+0x170>
				case 2: red = 0; green = 255; blue = (remainder * 255) / 60; break;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	623b      	str	r3, [r7, #32]
 8000c3e:	23ff      	movs	r3, #255	@ 0xff
 8000c40:	61fb      	str	r3, [r7, #28]
 8000c42:	68ba      	ldr	r2, [r7, #8]
 8000c44:	4613      	mov	r3, r2
 8000c46:	021b      	lsls	r3, r3, #8
 8000c48:	1a9b      	subs	r3, r3, r2
 8000c4a:	4a3e      	ldr	r2, [pc, #248]	@ (8000d44 <Rainbow_Effect+0x1e0>)
 8000c4c:	fb82 1203 	smull	r1, r2, r2, r3
 8000c50:	441a      	add	r2, r3
 8000c52:	1152      	asrs	r2, r2, #5
 8000c54:	17db      	asrs	r3, r3, #31
 8000c56:	1ad3      	subs	r3, r2, r3
 8000c58:	61bb      	str	r3, [r7, #24]
 8000c5a:	e03b      	b.n	8000cd4 <Rainbow_Effect+0x170>
				case 3: red = 0; green = 255 - ((remainder * 255) / 60); blue = 255; break;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	623b      	str	r3, [r7, #32]
 8000c60:	68ba      	ldr	r2, [r7, #8]
 8000c62:	4613      	mov	r3, r2
 8000c64:	021b      	lsls	r3, r3, #8
 8000c66:	1a9b      	subs	r3, r3, r2
 8000c68:	4a36      	ldr	r2, [pc, #216]	@ (8000d44 <Rainbow_Effect+0x1e0>)
 8000c6a:	fb82 1203 	smull	r1, r2, r2, r3
 8000c6e:	441a      	add	r2, r3
 8000c70:	1152      	asrs	r2, r2, #5
 8000c72:	17db      	asrs	r3, r3, #31
 8000c74:	1a9b      	subs	r3, r3, r2
 8000c76:	33ff      	adds	r3, #255	@ 0xff
 8000c78:	61fb      	str	r3, [r7, #28]
 8000c7a:	23ff      	movs	r3, #255	@ 0xff
 8000c7c:	61bb      	str	r3, [r7, #24]
 8000c7e:	e029      	b.n	8000cd4 <Rainbow_Effect+0x170>
				case 4: red = (remainder * 255) / 60; green = 0; blue = 255; break;
 8000c80:	68ba      	ldr	r2, [r7, #8]
 8000c82:	4613      	mov	r3, r2
 8000c84:	021b      	lsls	r3, r3, #8
 8000c86:	1a9b      	subs	r3, r3, r2
 8000c88:	4a2e      	ldr	r2, [pc, #184]	@ (8000d44 <Rainbow_Effect+0x1e0>)
 8000c8a:	fb82 1203 	smull	r1, r2, r2, r3
 8000c8e:	441a      	add	r2, r3
 8000c90:	1152      	asrs	r2, r2, #5
 8000c92:	17db      	asrs	r3, r3, #31
 8000c94:	1ad3      	subs	r3, r2, r3
 8000c96:	623b      	str	r3, [r7, #32]
 8000c98:	2300      	movs	r3, #0
 8000c9a:	61fb      	str	r3, [r7, #28]
 8000c9c:	23ff      	movs	r3, #255	@ 0xff
 8000c9e:	61bb      	str	r3, [r7, #24]
 8000ca0:	e018      	b.n	8000cd4 <Rainbow_Effect+0x170>
				case 5: red = 255; green = 0; blue = 255 - ((remainder * 255) / 60); break;
 8000ca2:	23ff      	movs	r3, #255	@ 0xff
 8000ca4:	623b      	str	r3, [r7, #32]
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	61fb      	str	r3, [r7, #28]
 8000caa:	68ba      	ldr	r2, [r7, #8]
 8000cac:	4613      	mov	r3, r2
 8000cae:	021b      	lsls	r3, r3, #8
 8000cb0:	1a9b      	subs	r3, r3, r2
 8000cb2:	4a24      	ldr	r2, [pc, #144]	@ (8000d44 <Rainbow_Effect+0x1e0>)
 8000cb4:	fb82 1203 	smull	r1, r2, r2, r3
 8000cb8:	441a      	add	r2, r3
 8000cba:	1152      	asrs	r2, r2, #5
 8000cbc:	17db      	asrs	r3, r3, #31
 8000cbe:	1a9b      	subs	r3, r3, r2
 8000cc0:	33ff      	adds	r3, #255	@ 0xff
 8000cc2:	61bb      	str	r3, [r7, #24]
 8000cc4:	e006      	b.n	8000cd4 <Rainbow_Effect+0x170>
				default: red = 255; green = 0; blue = 0; break;
 8000cc6:	23ff      	movs	r3, #255	@ 0xff
 8000cc8:	623b      	str	r3, [r7, #32]
 8000cca:	2300      	movs	r3, #0
 8000ccc:	61fb      	str	r3, [r7, #28]
 8000cce:	2300      	movs	r3, #0
 8000cd0:	61bb      	str	r3, [r7, #24]
 8000cd2:	bf00      	nop
			}

			//Set_All_LEDs_Same_Color(red, green, blue);

			Set_LED(led_num, red, green, blue);
 8000cd4:	69bb      	ldr	r3, [r7, #24]
 8000cd6:	69fa      	ldr	r2, [r7, #28]
 8000cd8:	6a39      	ldr	r1, [r7, #32]
 8000cda:	6978      	ldr	r0, [r7, #20]
 8000cdc:	f7ff fe28 	bl	8000930 <Set_LED>
			HAL_Delay(1);
 8000ce0:	2001      	movs	r0, #1
 8000ce2:	f000 fd0d 	bl	8001700 <HAL_Delay>
		for (int led_num = 0; led_num < MAX_LED; ++led_num) {
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	617b      	str	r3, [r7, #20]
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	2b3b      	cmp	r3, #59	@ 0x3b
 8000cf0:	f77f af4c 	ble.w	8000b8c <Rainbow_Effect+0x28>
		}

		Set_Brightness(current_brightness);
 8000cf4:	4b14      	ldr	r3, [pc, #80]	@ (8000d48 <Rainbow_Effect+0x1e4>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff fe5f 	bl	80009bc <Set_Brightness>
		WS2812_Send();
 8000cfe:	f7ff feab 	bl	8000a58 <WS2812_Send>
		HAL_Delay(LED_DELAY/speed);
 8000d02:	220a      	movs	r2, #10
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f000 fcf8 	bl	8001700 <HAL_Delay>
		
		// Check keypad during rainbow effect
		char key_rainbow = Keypad_Read();
 8000d10:	f7ff fcc6 	bl	80006a0 <Keypad_Read>
 8000d14:	4603      	mov	r3, r0
 8000d16:	74fb      	strb	r3, [r7, #19]
		if(key_rainbow != 0) {
 8000d18:	7cfb      	ldrb	r3, [r7, #19]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d005      	beq.n	8000d2a <Rainbow_Effect+0x1c6>
			Process_Keypad_Input(key_rainbow);
 8000d1e:	7cfb      	ldrb	r3, [r7, #19]
 8000d20:	4618      	mov	r0, r3
 8000d22:	f7ff fd37 	bl	8000794 <Process_Keypad_Input>
			Update_LCD_Display();
 8000d26:	f7ff fc5f 	bl	80005e8 <Update_LCD_Display>
	for (int hue = 0; hue < 360; hue += 36) {
 8000d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d2c:	3324      	adds	r3, #36	@ 0x24
 8000d2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d32:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8000d36:	f6ff af26 	blt.w	8000b86 <Rainbow_Effect+0x22>
		}
	}
}
 8000d3a:	bf00      	nop
 8000d3c:	bf00      	nop
 8000d3e:	3728      	adds	r7, #40	@ 0x28
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	88888889 	.word	0x88888889
 8000d48:	20000080 	.word	0x20000080

08000d4c <Pixel_Run_Effect>:

void Pixel_Run_Effect (int speed, int red, int green, int blue) {
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	60f8      	str	r0, [r7, #12]
 8000d54:	60b9      	str	r1, [r7, #8]
 8000d56:	607a      	str	r2, [r7, #4]
 8000d58:	603b      	str	r3, [r7, #0]
	if (speed > 10) speed = 10;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	2b0a      	cmp	r3, #10
 8000d5e:	dd01      	ble.n	8000d64 <Pixel_Run_Effect+0x18>
 8000d60:	230a      	movs	r3, #10
 8000d62:	60fb      	str	r3, [r7, #12]
	if (speed < 1)	speed = 1;
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	dc01      	bgt.n	8000d6e <Pixel_Run_Effect+0x22>
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	60fb      	str	r3, [r7, #12]

	Set_LED(MAX_LED-1, 0, 0 , 0);
 8000d6e:	2300      	movs	r3, #0
 8000d70:	2200      	movs	r2, #0
 8000d72:	2100      	movs	r1, #0
 8000d74:	203b      	movs	r0, #59	@ 0x3b
 8000d76:	f7ff fddb 	bl	8000930 <Set_LED>
	for (int i = 1; i < MAX_LED; ++i) {
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	617b      	str	r3, [r7, #20]
 8000d7e:	e02a      	b.n	8000dd6 <Pixel_Run_Effect+0x8a>
		Set_LED(i, red, green, blue);
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	68b9      	ldr	r1, [r7, #8]
 8000d86:	6978      	ldr	r0, [r7, #20]
 8000d88:	f7ff fdd2 	bl	8000930 <Set_LED>
		Set_LED(i-1, 0, 0 , 0);
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	1e58      	subs	r0, r3, #1
 8000d90:	2300      	movs	r3, #0
 8000d92:	2200      	movs	r2, #0
 8000d94:	2100      	movs	r1, #0
 8000d96:	f7ff fdcb 	bl	8000930 <Set_LED>
		Set_Brightness(current_brightness);
 8000d9a:	4b13      	ldr	r3, [pc, #76]	@ (8000de8 <Pixel_Run_Effect+0x9c>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff fe0c 	bl	80009bc <Set_Brightness>
		WS2812_Send();
 8000da4:	f7ff fe58 	bl	8000a58 <WS2812_Send>
		HAL_Delay((LED_DELAY*3)/speed);
 8000da8:	221e      	movs	r2, #30
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	fb92 f3f3 	sdiv	r3, r2, r3
 8000db0:	4618      	mov	r0, r3
 8000db2:	f000 fca5 	bl	8001700 <HAL_Delay>
		
		// Check keypad during run effect
		char key_run = Keypad_Read();
 8000db6:	f7ff fc73 	bl	80006a0 <Keypad_Read>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	74fb      	strb	r3, [r7, #19]
		if(key_run != 0) {
 8000dbe:	7cfb      	ldrb	r3, [r7, #19]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d005      	beq.n	8000dd0 <Pixel_Run_Effect+0x84>
			Process_Keypad_Input(key_run);
 8000dc4:	7cfb      	ldrb	r3, [r7, #19]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff fce4 	bl	8000794 <Process_Keypad_Input>
			Update_LCD_Display();
 8000dcc:	f7ff fc0c 	bl	80005e8 <Update_LCD_Display>
	for (int i = 1; i < MAX_LED; ++i) {
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	617b      	str	r3, [r7, #20]
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	2b3b      	cmp	r3, #59	@ 0x3b
 8000dda:	ddd1      	ble.n	8000d80 <Pixel_Run_Effect+0x34>
		}
	}
}
 8000ddc:	bf00      	nop
 8000dde:	bf00      	nop
 8000de0:	3718      	adds	r7, #24
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	20000080 	.word	0x20000080

08000dec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dec:	b5b0      	push	{r4, r5, r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000df2:	f000 fc23 	bl	800163c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000df6:	f000 f983 	bl	8001100 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dfa:	f000 fa85 	bl	8001308 <MX_GPIO_Init>
  MX_DMA_Init();
 8000dfe:	f000 fa65 	bl	80012cc <MX_DMA_Init>
  MX_TIM1_Init();
 8000e02:	f000 f9c3 	bl	800118c <MX_TIM1_Init>
  
  /* USER CODE BEGIN 2 */
  
  // Initialize keypad
  Keypad_Init();
 8000e06:	f7ff fb83 	bl	8000510 <Keypad_Init>
  
  // Initialize LCD Parallel
  LCD_Parallel_Init();
 8000e0a:	f7ff f9a7 	bl	800015c <LCD_Parallel_Init>
  LCD_Parallel_Clear();
 8000e0e:	f7ff fa29 	bl	8000264 <LCD_Parallel_Clear>
  LCD_Parallel_DisplayEffect("LED Control");
 8000e12:	48b4      	ldr	r0, [pc, #720]	@ (80010e4 <main+0x2f8>)
 8000e14:	f7ff fb10 	bl	8000438 <LCD_Parallel_DisplayEffect>
  HAL_Delay(2000);  // Show welcome message for 2 seconds
 8000e18:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000e1c:	f000 fc70 	bl	8001700 <HAL_Delay>
  
  // Turn off all LEDs initially
  Set_All_LEDs_Same_Color(0, 0, 0);
 8000e20:	2200      	movs	r2, #0
 8000e22:	2100      	movs	r1, #0
 8000e24:	2000      	movs	r0, #0
 8000e26:	f7ff fdaf 	bl	8000988 <Set_All_LEDs_Same_Color>
  Set_Brightness(0);
 8000e2a:	2000      	movs	r0, #0
 8000e2c:	f7ff fdc6 	bl	80009bc <Set_Brightness>
  WS2812_Send();
 8000e30:	f7ff fe12 	bl	8000a58 <WS2812_Send>
  
  // Update LCD with initial status
  Update_LCD_Display();
 8000e34:	f7ff fbd8 	bl	80005e8 <Update_LCD_Display>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // Check for keypad input
    char key = Keypad_Read();
 8000e38:	f7ff fc32 	bl	80006a0 <Keypad_Read>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	71fb      	strb	r3, [r7, #7]
    if(key != 0) {
 8000e40:	79fb      	ldrb	r3, [r7, #7]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d00a      	beq.n	8000e5c <main+0x70>
        Process_Keypad_Input(key);
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff fca3 	bl	8000794 <Process_Keypad_Input>
        // Update LCD immediately when key is pressed
        Update_LCD_Display();
 8000e4e:	f7ff fbcb 	bl	80005e8 <Update_LCD_Display>
        last_lcd_update = HAL_GetTick();
 8000e52:	f000 fc4b 	bl	80016ec <HAL_GetTick>
 8000e56:	4603      	mov	r3, r0
 8000e58:	4aa3      	ldr	r2, [pc, #652]	@ (80010e8 <main+0x2fc>)
 8000e5a:	6013      	str	r3, [r2, #0]
    }
    
    // Update LCD display periodically (independent of LED effects)
    if(HAL_GetTick() - last_lcd_update > LCD_UPDATE_INTERVAL) {
 8000e5c:	f000 fc46 	bl	80016ec <HAL_GetTick>
 8000e60:	4602      	mov	r2, r0
 8000e62:	4ba1      	ldr	r3, [pc, #644]	@ (80010e8 <main+0x2fc>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	1ad3      	subs	r3, r2, r3
 8000e68:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000e6c:	d906      	bls.n	8000e7c <main+0x90>
        Update_LCD_Display();
 8000e6e:	f7ff fbbb 	bl	80005e8 <Update_LCD_Display>
        last_lcd_update = HAL_GetTick();
 8000e72:	f000 fc3b 	bl	80016ec <HAL_GetTick>
 8000e76:	4603      	mov	r3, r0
 8000e78:	4a9b      	ldr	r2, [pc, #620]	@ (80010e8 <main+0x2fc>)
 8000e7a:	6013      	str	r3, [r2, #0]
    }
    
    // Run current effect based on state
    switch(current_effect) {
 8000e7c:	4b9b      	ldr	r3, [pc, #620]	@ (80010ec <main+0x300>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2b03      	cmp	r3, #3
 8000e82:	f200 810b 	bhi.w	800109c <main+0x2b0>
 8000e86:	a201      	add	r2, pc, #4	@ (adr r2, 8000e8c <main+0xa0>)
 8000e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e8c:	08000e9d 	.word	0x08000e9d
 8000e90:	08000f85 	.word	0x08000f85
 8000e94:	08000f91 	.word	0x08000f91
 8000e98:	08000fd7 	.word	0x08000fd7
        case EFFECT_FADE:
            Set_All_LEDs_Same_Color(color_values[current_color][0], 
 8000e9c:	4b94      	ldr	r3, [pc, #592]	@ (80010f0 <main+0x304>)
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	4994      	ldr	r1, [pc, #592]	@ (80010f4 <main+0x308>)
 8000ea2:	4613      	mov	r3, r2
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	4413      	add	r3, r2
 8000ea8:	009b      	lsls	r3, r3, #2
 8000eaa:	440b      	add	r3, r1
 8000eac:	6818      	ldr	r0, [r3, #0]
 8000eae:	4b90      	ldr	r3, [pc, #576]	@ (80010f0 <main+0x304>)
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	4990      	ldr	r1, [pc, #576]	@ (80010f4 <main+0x308>)
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	4413      	add	r3, r2
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	440b      	add	r3, r1
 8000ebe:	3304      	adds	r3, #4
 8000ec0:	6819      	ldr	r1, [r3, #0]
 8000ec2:	4b8b      	ldr	r3, [pc, #556]	@ (80010f0 <main+0x304>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	4c8b      	ldr	r4, [pc, #556]	@ (80010f4 <main+0x308>)
 8000ec8:	4613      	mov	r3, r2
 8000eca:	005b      	lsls	r3, r3, #1
 8000ecc:	4413      	add	r3, r2
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	4423      	add	r3, r4
 8000ed2:	3308      	adds	r3, #8
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	f7ff fd56 	bl	8000988 <Set_All_LEDs_Same_Color>
                                  color_values[current_color][1], 
                                  color_values[current_color][2]);
            // Apply fade with current brightness
            for (int brightness = 0; brightness <= current_brightness; brightness += 2) {
 8000edc:	2300      	movs	r3, #0
 8000ede:	60fb      	str	r3, [r7, #12]
 8000ee0:	e021      	b.n	8000f26 <main+0x13a>
                Set_Brightness(brightness);
 8000ee2:	68f8      	ldr	r0, [r7, #12]
 8000ee4:	f7ff fd6a 	bl	80009bc <Set_Brightness>
                WS2812_Send();
 8000ee8:	f7ff fdb6 	bl	8000a58 <WS2812_Send>
                HAL_Delay((LED_DELAY * 5) / current_speed);
 8000eec:	4b82      	ldr	r3, [pc, #520]	@ (80010f8 <main+0x30c>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2232      	movs	r2, #50	@ 0x32
 8000ef2:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f000 fc02 	bl	8001700 <HAL_Delay>
                
                // Check keypad during effect
                char key_during_effect = Keypad_Read();
 8000efc:	f7ff fbd0 	bl	80006a0 <Keypad_Read>
 8000f00:	4603      	mov	r3, r0
 8000f02:	70fb      	strb	r3, [r7, #3]
                if(key_during_effect != 0) {
 8000f04:	78fb      	ldrb	r3, [r7, #3]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d00a      	beq.n	8000f20 <main+0x134>
                    Process_Keypad_Input(key_during_effect);
 8000f0a:	78fb      	ldrb	r3, [r7, #3]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fc41 	bl	8000794 <Process_Keypad_Input>
                    Update_LCD_Display();
 8000f12:	f7ff fb69 	bl	80005e8 <Update_LCD_Display>
                    last_lcd_update = HAL_GetTick();
 8000f16:	f000 fbe9 	bl	80016ec <HAL_GetTick>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	4a72      	ldr	r2, [pc, #456]	@ (80010e8 <main+0x2fc>)
 8000f1e:	6013      	str	r3, [r2, #0]
            for (int brightness = 0; brightness <= current_brightness; brightness += 2) {
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	3302      	adds	r3, #2
 8000f24:	60fb      	str	r3, [r7, #12]
 8000f26:	4b75      	ldr	r3, [pc, #468]	@ (80010fc <main+0x310>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	68fa      	ldr	r2, [r7, #12]
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	ddd8      	ble.n	8000ee2 <main+0xf6>
                }
            }
            for (int brightness = current_brightness; brightness >= 0; brightness -= 2) {
 8000f30:	4b72      	ldr	r3, [pc, #456]	@ (80010fc <main+0x310>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	e021      	b.n	8000f7c <main+0x190>
                Set_Brightness(brightness);
 8000f38:	68b8      	ldr	r0, [r7, #8]
 8000f3a:	f7ff fd3f 	bl	80009bc <Set_Brightness>
                WS2812_Send();
 8000f3e:	f7ff fd8b 	bl	8000a58 <WS2812_Send>
                HAL_Delay((LED_DELAY * 5) / current_speed);
 8000f42:	4b6d      	ldr	r3, [pc, #436]	@ (80010f8 <main+0x30c>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	2232      	movs	r2, #50	@ 0x32
 8000f48:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f000 fbd7 	bl	8001700 <HAL_Delay>
                
                // Check keypad during effect
                char key_during_effect = Keypad_Read();
 8000f52:	f7ff fba5 	bl	80006a0 <Keypad_Read>
 8000f56:	4603      	mov	r3, r0
 8000f58:	713b      	strb	r3, [r7, #4]
                if(key_during_effect != 0) {
 8000f5a:	793b      	ldrb	r3, [r7, #4]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d00a      	beq.n	8000f76 <main+0x18a>
                    Process_Keypad_Input(key_during_effect);
 8000f60:	793b      	ldrb	r3, [r7, #4]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff fc16 	bl	8000794 <Process_Keypad_Input>
                    Update_LCD_Display();
 8000f68:	f7ff fb3e 	bl	80005e8 <Update_LCD_Display>
                    last_lcd_update = HAL_GetTick();
 8000f6c:	f000 fbbe 	bl	80016ec <HAL_GetTick>
 8000f70:	4603      	mov	r3, r0
 8000f72:	4a5d      	ldr	r2, [pc, #372]	@ (80010e8 <main+0x2fc>)
 8000f74:	6013      	str	r3, [r2, #0]
            for (int brightness = current_brightness; brightness >= 0; brightness -= 2) {
 8000f76:	68bb      	ldr	r3, [r7, #8]
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	60bb      	str	r3, [r7, #8]
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	dada      	bge.n	8000f38 <main+0x14c>
                }
            }
            break;
 8000f82:	e0ae      	b.n	80010e2 <main+0x2f6>
            
        case EFFECT_RAINBOW:
            Rainbow_Effect(current_speed);
 8000f84:	4b5c      	ldr	r3, [pc, #368]	@ (80010f8 <main+0x30c>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f7ff fdeb 	bl	8000b64 <Rainbow_Effect>
            // Rainbow effect handles its own brightness, but we can limit it
            break;
 8000f8e:	e0a8      	b.n	80010e2 <main+0x2f6>
            
        case EFFECT_RUN:
            Pixel_Run_Effect(current_speed, color_values[current_color][0], 
 8000f90:	4b59      	ldr	r3, [pc, #356]	@ (80010f8 <main+0x30c>)
 8000f92:	6818      	ldr	r0, [r3, #0]
 8000f94:	4b56      	ldr	r3, [pc, #344]	@ (80010f0 <main+0x304>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	4956      	ldr	r1, [pc, #344]	@ (80010f4 <main+0x308>)
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	4413      	add	r3, r2
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	440b      	add	r3, r1
 8000fa4:	6819      	ldr	r1, [r3, #0]
 8000fa6:	4b52      	ldr	r3, [pc, #328]	@ (80010f0 <main+0x304>)
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	4c52      	ldr	r4, [pc, #328]	@ (80010f4 <main+0x308>)
 8000fac:	4613      	mov	r3, r2
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	4413      	add	r3, r2
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	4423      	add	r3, r4
 8000fb6:	3304      	adds	r3, #4
 8000fb8:	681c      	ldr	r4, [r3, #0]
 8000fba:	4b4d      	ldr	r3, [pc, #308]	@ (80010f0 <main+0x304>)
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	4d4d      	ldr	r5, [pc, #308]	@ (80010f4 <main+0x308>)
 8000fc0:	4613      	mov	r3, r2
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	4413      	add	r3, r2
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	442b      	add	r3, r5
 8000fca:	3308      	adds	r3, #8
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4622      	mov	r2, r4
 8000fd0:	f7ff febc 	bl	8000d4c <Pixel_Run_Effect>
                           color_values[current_color][1], 
                           color_values[current_color][2]);
            break;
 8000fd4:	e085      	b.n	80010e2 <main+0x2f6>
            
        case EFFECT_FLASHING:
            Set_All_LEDs_Same_Color(color_values[current_color][0], 
 8000fd6:	4b46      	ldr	r3, [pc, #280]	@ (80010f0 <main+0x304>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	4946      	ldr	r1, [pc, #280]	@ (80010f4 <main+0x308>)
 8000fdc:	4613      	mov	r3, r2
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	4413      	add	r3, r2
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	440b      	add	r3, r1
 8000fe6:	6818      	ldr	r0, [r3, #0]
 8000fe8:	4b41      	ldr	r3, [pc, #260]	@ (80010f0 <main+0x304>)
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	4941      	ldr	r1, [pc, #260]	@ (80010f4 <main+0x308>)
 8000fee:	4613      	mov	r3, r2
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	4413      	add	r3, r2
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	440b      	add	r3, r1
 8000ff8:	3304      	adds	r3, #4
 8000ffa:	6819      	ldr	r1, [r3, #0]
 8000ffc:	4b3c      	ldr	r3, [pc, #240]	@ (80010f0 <main+0x304>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	4c3c      	ldr	r4, [pc, #240]	@ (80010f4 <main+0x308>)
 8001002:	4613      	mov	r3, r2
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	4413      	add	r3, r2
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	4423      	add	r3, r4
 800100c:	3308      	adds	r3, #8
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	461a      	mov	r2, r3
 8001012:	f7ff fcb9 	bl	8000988 <Set_All_LEDs_Same_Color>
                                  color_values[current_color][1], 
                                  color_values[current_color][2]);
            Set_Brightness(current_brightness);
 8001016:	4b39      	ldr	r3, [pc, #228]	@ (80010fc <main+0x310>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff fcce 	bl	80009bc <Set_Brightness>
            WS2812_Send();
 8001020:	f7ff fd1a 	bl	8000a58 <WS2812_Send>
            HAL_Delay((LED_DELAY * 30) / current_speed);
 8001024:	4b34      	ldr	r3, [pc, #208]	@ (80010f8 <main+0x30c>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800102c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001030:	4618      	mov	r0, r3
 8001032:	f000 fb65 	bl	8001700 <HAL_Delay>
            
            // Check keypad during flash ON
            char key_flash_on = Keypad_Read();
 8001036:	f7ff fb33 	bl	80006a0 <Keypad_Read>
 800103a:	4603      	mov	r3, r0
 800103c:	71bb      	strb	r3, [r7, #6]
            if(key_flash_on != 0) {
 800103e:	79bb      	ldrb	r3, [r7, #6]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d00a      	beq.n	800105a <main+0x26e>
                Process_Keypad_Input(key_flash_on);
 8001044:	79bb      	ldrb	r3, [r7, #6]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fba4 	bl	8000794 <Process_Keypad_Input>
                Update_LCD_Display();
 800104c:	f7ff facc 	bl	80005e8 <Update_LCD_Display>
                last_lcd_update = HAL_GetTick();
 8001050:	f000 fb4c 	bl	80016ec <HAL_GetTick>
 8001054:	4603      	mov	r3, r0
 8001056:	4a24      	ldr	r2, [pc, #144]	@ (80010e8 <main+0x2fc>)
 8001058:	6013      	str	r3, [r2, #0]
            }
            
            Set_Brightness(0);
 800105a:	2000      	movs	r0, #0
 800105c:	f7ff fcae 	bl	80009bc <Set_Brightness>
            WS2812_Send();
 8001060:	f7ff fcfa 	bl	8000a58 <WS2812_Send>
            HAL_Delay((LED_DELAY * 30) / current_speed);
 8001064:	4b24      	ldr	r3, [pc, #144]	@ (80010f8 <main+0x30c>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800106c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001070:	4618      	mov	r0, r3
 8001072:	f000 fb45 	bl	8001700 <HAL_Delay>
            
            // Check keypad during flash OFF
            char key_flash_off = Keypad_Read();
 8001076:	f7ff fb13 	bl	80006a0 <Keypad_Read>
 800107a:	4603      	mov	r3, r0
 800107c:	717b      	strb	r3, [r7, #5]
            if(key_flash_off != 0) {
 800107e:	797b      	ldrb	r3, [r7, #5]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d02b      	beq.n	80010dc <main+0x2f0>
                Process_Keypad_Input(key_flash_off);
 8001084:	797b      	ldrb	r3, [r7, #5]
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff fb84 	bl	8000794 <Process_Keypad_Input>
                Update_LCD_Display();
 800108c:	f7ff faac 	bl	80005e8 <Update_LCD_Display>
                last_lcd_update = HAL_GetTick();
 8001090:	f000 fb2c 	bl	80016ec <HAL_GetTick>
 8001094:	4603      	mov	r3, r0
 8001096:	4a14      	ldr	r2, [pc, #80]	@ (80010e8 <main+0x2fc>)
 8001098:	6013      	str	r3, [r2, #0]
            }
            break;
 800109a:	e01f      	b.n	80010dc <main+0x2f0>
            
        case EFFECT_OFF:
        default:
            Set_All_LEDs_Same_Color(0, 0, 0);
 800109c:	2200      	movs	r2, #0
 800109e:	2100      	movs	r1, #0
 80010a0:	2000      	movs	r0, #0
 80010a2:	f7ff fc71 	bl	8000988 <Set_All_LEDs_Same_Color>
            Set_Brightness(0);
 80010a6:	2000      	movs	r0, #0
 80010a8:	f7ff fc88 	bl	80009bc <Set_Brightness>
            WS2812_Send();
 80010ac:	f7ff fcd4 	bl	8000a58 <WS2812_Send>
            HAL_Delay(100);
 80010b0:	2064      	movs	r0, #100	@ 0x64
 80010b2:	f000 fb25 	bl	8001700 <HAL_Delay>
            
            // Check keypad when OFF
            char key_off = Keypad_Read();
 80010b6:	f7ff faf3 	bl	80006a0 <Keypad_Read>
 80010ba:	4603      	mov	r3, r0
 80010bc:	70bb      	strb	r3, [r7, #2]
            if(key_off != 0) {
 80010be:	78bb      	ldrb	r3, [r7, #2]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d00d      	beq.n	80010e0 <main+0x2f4>
                Process_Keypad_Input(key_off);
 80010c4:	78bb      	ldrb	r3, [r7, #2]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff fb64 	bl	8000794 <Process_Keypad_Input>
                Update_LCD_Display();
 80010cc:	f7ff fa8c 	bl	80005e8 <Update_LCD_Display>
                last_lcd_update = HAL_GetTick();
 80010d0:	f000 fb0c 	bl	80016ec <HAL_GetTick>
 80010d4:	4603      	mov	r3, r0
 80010d6:	4a04      	ldr	r2, [pc, #16]	@ (80010e8 <main+0x2fc>)
 80010d8:	6013      	str	r3, [r2, #0]
            }
            break;
 80010da:	e001      	b.n	80010e0 <main+0x2f4>
            break;
 80010dc:	bf00      	nop
 80010de:	e6ab      	b.n	8000e38 <main+0x4c>
            break;
 80010e0:	bf00      	nop
  {
 80010e2:	e6a9      	b.n	8000e38 <main+0x4c>
 80010e4:	08004548 	.word	0x08004548
 80010e8:	20000188 	.word	0x20000188
 80010ec:	20000074 	.word	0x20000074
 80010f0:	20000370 	.word	0x20000370
 80010f4:	20000000 	.word	0x20000000
 80010f8:	2000007c 	.word	0x2000007c
 80010fc:	20000080 	.word	0x20000080

08001100 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b090      	sub	sp, #64	@ 0x40
 8001104:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001106:	f107 0318 	add.w	r3, r7, #24
 800110a:	2228      	movs	r2, #40	@ 0x28
 800110c:	2100      	movs	r1, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f002 fd32 	bl	8003b78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001114:	1d3b      	adds	r3, r7, #4
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	605a      	str	r2, [r3, #4]
 800111c:	609a      	str	r2, [r3, #8]
 800111e:	60da      	str	r2, [r3, #12]
 8001120:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001122:	2301      	movs	r3, #1
 8001124:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001126:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800112a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800112c:	2300      	movs	r3, #0
 800112e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001130:	2301      	movs	r3, #1
 8001132:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001134:	2302      	movs	r3, #2
 8001136:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001138:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800113c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800113e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001142:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001144:	f107 0318 	add.w	r3, r7, #24
 8001148:	4618      	mov	r0, r3
 800114a:	f001 f825 	bl	8002198 <HAL_RCC_OscConfig>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001154:	f000 f924 	bl	80013a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001158:	230f      	movs	r3, #15
 800115a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800115c:	2302      	movs	r3, #2
 800115e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001160:	2300      	movs	r3, #0
 8001162:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001164:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001168:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800116a:	2300      	movs	r3, #0
 800116c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800116e:	1d3b      	adds	r3, r7, #4
 8001170:	2102      	movs	r1, #2
 8001172:	4618      	mov	r0, r3
 8001174:	f001 fa92 	bl	800269c <HAL_RCC_ClockConfig>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800117e:	f000 f90f 	bl	80013a0 <Error_Handler>
  }
}
 8001182:	bf00      	nop
 8001184:	3740      	adds	r7, #64	@ 0x40
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
	...

0800118c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b096      	sub	sp, #88	@ 0x58
 8001190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001192:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	605a      	str	r2, [r3, #4]
 800119c:	609a      	str	r2, [r3, #8]
 800119e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011a0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
 80011b2:	605a      	str	r2, [r3, #4]
 80011b4:	609a      	str	r2, [r3, #8]
 80011b6:	60da      	str	r2, [r3, #12]
 80011b8:	611a      	str	r2, [r3, #16]
 80011ba:	615a      	str	r2, [r3, #20]
 80011bc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011be:	1d3b      	adds	r3, r7, #4
 80011c0:	2220      	movs	r2, #32
 80011c2:	2100      	movs	r1, #0
 80011c4:	4618      	mov	r0, r3
 80011c6:	f002 fcd7 	bl	8003b78 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011ca:	4b3e      	ldr	r3, [pc, #248]	@ (80012c4 <MX_TIM1_Init+0x138>)
 80011cc:	4a3e      	ldr	r2, [pc, #248]	@ (80012c8 <MX_TIM1_Init+0x13c>)
 80011ce:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80011d0:	4b3c      	ldr	r3, [pc, #240]	@ (80012c4 <MX_TIM1_Init+0x138>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011d6:	4b3b      	ldr	r3, [pc, #236]	@ (80012c4 <MX_TIM1_Init+0x138>)
 80011d8:	2200      	movs	r2, #0
 80011da:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 90-1;
 80011dc:	4b39      	ldr	r3, [pc, #228]	@ (80012c4 <MX_TIM1_Init+0x138>)
 80011de:	2259      	movs	r2, #89	@ 0x59
 80011e0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011e2:	4b38      	ldr	r3, [pc, #224]	@ (80012c4 <MX_TIM1_Init+0x138>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011e8:	4b36      	ldr	r3, [pc, #216]	@ (80012c4 <MX_TIM1_Init+0x138>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ee:	4b35      	ldr	r3, [pc, #212]	@ (80012c4 <MX_TIM1_Init+0x138>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80011f4:	4833      	ldr	r0, [pc, #204]	@ (80012c4 <MX_TIM1_Init+0x138>)
 80011f6:	f001 fbad 	bl	8002954 <HAL_TIM_Base_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001200:	f000 f8ce 	bl	80013a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001204:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001208:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800120a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800120e:	4619      	mov	r1, r3
 8001210:	482c      	ldr	r0, [pc, #176]	@ (80012c4 <MX_TIM1_Init+0x138>)
 8001212:	f001 ff71 	bl	80030f8 <HAL_TIM_ConfigClockSource>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 800121c:	f000 f8c0 	bl	80013a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001220:	4828      	ldr	r0, [pc, #160]	@ (80012c4 <MX_TIM1_Init+0x138>)
 8001222:	f001 fbe6 	bl	80029f2 <HAL_TIM_PWM_Init>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800122c:	f000 f8b8 	bl	80013a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001230:	2300      	movs	r3, #0
 8001232:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001234:	2300      	movs	r3, #0
 8001236:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001238:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800123c:	4619      	mov	r1, r3
 800123e:	4821      	ldr	r0, [pc, #132]	@ (80012c4 <MX_TIM1_Init+0x138>)
 8001240:	f002 fbb4 	bl	80039ac <HAL_TIMEx_MasterConfigSynchronization>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800124a:	f000 f8a9 	bl	80013a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800124e:	2360      	movs	r3, #96	@ 0x60
 8001250:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001252:	2300      	movs	r3, #0
 8001254:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001256:	2300      	movs	r3, #0
 8001258:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800125a:	2300      	movs	r3, #0
 800125c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800125e:	2300      	movs	r3, #0
 8001260:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001262:	2300      	movs	r3, #0
 8001264:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001266:	2300      	movs	r3, #0
 8001268:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800126a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800126e:	2200      	movs	r2, #0
 8001270:	4619      	mov	r1, r3
 8001272:	4814      	ldr	r0, [pc, #80]	@ (80012c4 <MX_TIM1_Init+0x138>)
 8001274:	f001 fe7e 	bl	8002f74 <HAL_TIM_PWM_ConfigChannel>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800127e:	f000 f88f 	bl	80013a0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001282:	2300      	movs	r3, #0
 8001284:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001286:	2300      	movs	r3, #0
 8001288:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800128a:	2300      	movs	r3, #0
 800128c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800128e:	2300      	movs	r3, #0
 8001290:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001292:	2300      	movs	r3, #0
 8001294:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001296:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800129a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800129c:	2300      	movs	r3, #0
 800129e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80012a0:	1d3b      	adds	r3, r7, #4
 80012a2:	4619      	mov	r1, r3
 80012a4:	4807      	ldr	r0, [pc, #28]	@ (80012c4 <MX_TIM1_Init+0x138>)
 80012a6:	f002 fbdf 	bl	8003a68 <HAL_TIMEx_ConfigBreakDeadTime>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80012b0:	f000 f876 	bl	80013a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80012b4:	4803      	ldr	r0, [pc, #12]	@ (80012c4 <MX_TIM1_Init+0x138>)
 80012b6:	f000 f8f5 	bl	80014a4 <HAL_TIM_MspPostInit>

}
 80012ba:	bf00      	nop
 80012bc:	3758      	adds	r7, #88	@ 0x58
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	200000fc 	.word	0x200000fc
 80012c8:	40012c00 	.word	0x40012c00

080012cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001304 <MX_DMA_Init+0x38>)
 80012d4:	695b      	ldr	r3, [r3, #20]
 80012d6:	4a0b      	ldr	r2, [pc, #44]	@ (8001304 <MX_DMA_Init+0x38>)
 80012d8:	f043 0301 	orr.w	r3, r3, #1
 80012dc:	6153      	str	r3, [r2, #20]
 80012de:	4b09      	ldr	r3, [pc, #36]	@ (8001304 <MX_DMA_Init+0x38>)
 80012e0:	695b      	ldr	r3, [r3, #20]
 80012e2:	f003 0301 	and.w	r3, r3, #1
 80012e6:	607b      	str	r3, [r7, #4]
 80012e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80012ea:	2200      	movs	r2, #0
 80012ec:	2100      	movs	r1, #0
 80012ee:	200c      	movs	r0, #12
 80012f0:	f000 fb01 	bl	80018f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80012f4:	200c      	movs	r0, #12
 80012f6:	f000 fb1a 	bl	800192e <HAL_NVIC_EnableIRQ>

}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40021000 	.word	0x40021000

08001308 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b088      	sub	sp, #32
 800130c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130e:	f107 0310 	add.w	r3, r7, #16
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800131c:	4b1e      	ldr	r3, [pc, #120]	@ (8001398 <MX_GPIO_Init+0x90>)
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	4a1d      	ldr	r2, [pc, #116]	@ (8001398 <MX_GPIO_Init+0x90>)
 8001322:	f043 0310 	orr.w	r3, r3, #16
 8001326:	6193      	str	r3, [r2, #24]
 8001328:	4b1b      	ldr	r3, [pc, #108]	@ (8001398 <MX_GPIO_Init+0x90>)
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	f003 0310 	and.w	r3, r3, #16
 8001330:	60fb      	str	r3, [r7, #12]
 8001332:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001334:	4b18      	ldr	r3, [pc, #96]	@ (8001398 <MX_GPIO_Init+0x90>)
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	4a17      	ldr	r2, [pc, #92]	@ (8001398 <MX_GPIO_Init+0x90>)
 800133a:	f043 0320 	orr.w	r3, r3, #32
 800133e:	6193      	str	r3, [r2, #24]
 8001340:	4b15      	ldr	r3, [pc, #84]	@ (8001398 <MX_GPIO_Init+0x90>)
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	f003 0320 	and.w	r3, r3, #32
 8001348:	60bb      	str	r3, [r7, #8]
 800134a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800134c:	4b12      	ldr	r3, [pc, #72]	@ (8001398 <MX_GPIO_Init+0x90>)
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	4a11      	ldr	r2, [pc, #68]	@ (8001398 <MX_GPIO_Init+0x90>)
 8001352:	f043 0304 	orr.w	r3, r3, #4
 8001356:	6193      	str	r3, [r2, #24]
 8001358:	4b0f      	ldr	r3, [pc, #60]	@ (8001398 <MX_GPIO_Init+0x90>)
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	f003 0304 	and.w	r3, r3, #4
 8001360:	607b      	str	r3, [r7, #4]
 8001362:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001364:	2200      	movs	r2, #0
 8001366:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800136a:	480c      	ldr	r0, [pc, #48]	@ (800139c <MX_GPIO_Init+0x94>)
 800136c:	f000 fefb 	bl	8002166 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001370:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001374:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001376:	2301      	movs	r3, #1
 8001378:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137a:	2300      	movs	r3, #0
 800137c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137e:	2302      	movs	r3, #2
 8001380:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001382:	f107 0310 	add.w	r3, r7, #16
 8001386:	4619      	mov	r1, r3
 8001388:	4804      	ldr	r0, [pc, #16]	@ (800139c <MX_GPIO_Init+0x94>)
 800138a:	f000 fd51 	bl	8001e30 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800138e:	bf00      	nop
 8001390:	3720      	adds	r7, #32
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40021000 	.word	0x40021000
 800139c:	40011000 	.word	0x40011000

080013a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a4:	b672      	cpsid	i
}
 80013a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013a8:	bf00      	nop
 80013aa:	e7fd      	b.n	80013a8 <Error_Handler+0x8>

080013ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013b2:	4b15      	ldr	r3, [pc, #84]	@ (8001408 <HAL_MspInit+0x5c>)
 80013b4:	699b      	ldr	r3, [r3, #24]
 80013b6:	4a14      	ldr	r2, [pc, #80]	@ (8001408 <HAL_MspInit+0x5c>)
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	6193      	str	r3, [r2, #24]
 80013be:	4b12      	ldr	r3, [pc, #72]	@ (8001408 <HAL_MspInit+0x5c>)
 80013c0:	699b      	ldr	r3, [r3, #24]
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	60bb      	str	r3, [r7, #8]
 80013c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <HAL_MspInit+0x5c>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001408 <HAL_MspInit+0x5c>)
 80013d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013d4:	61d3      	str	r3, [r2, #28]
 80013d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001408 <HAL_MspInit+0x5c>)
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013de:	607b      	str	r3, [r7, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013e2:	4b0a      	ldr	r3, [pc, #40]	@ (800140c <HAL_MspInit+0x60>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	4a04      	ldr	r2, [pc, #16]	@ (800140c <HAL_MspInit+0x60>)
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013fe:	bf00      	nop
 8001400:	3714      	adds	r7, #20
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr
 8001408:	40021000 	.word	0x40021000
 800140c:	40010000 	.word	0x40010000

08001410 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a1d      	ldr	r2, [pc, #116]	@ (8001494 <HAL_TIM_Base_MspInit+0x84>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d133      	bne.n	800148a <HAL_TIM_Base_MspInit+0x7a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001422:	4b1d      	ldr	r3, [pc, #116]	@ (8001498 <HAL_TIM_Base_MspInit+0x88>)
 8001424:	699b      	ldr	r3, [r3, #24]
 8001426:	4a1c      	ldr	r2, [pc, #112]	@ (8001498 <HAL_TIM_Base_MspInit+0x88>)
 8001428:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800142c:	6193      	str	r3, [r2, #24]
 800142e:	4b1a      	ldr	r3, [pc, #104]	@ (8001498 <HAL_TIM_Base_MspInit+0x88>)
 8001430:	699b      	ldr	r3, [r3, #24]
 8001432:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 800143a:	4b18      	ldr	r3, [pc, #96]	@ (800149c <HAL_TIM_Base_MspInit+0x8c>)
 800143c:	4a18      	ldr	r2, [pc, #96]	@ (80014a0 <HAL_TIM_Base_MspInit+0x90>)
 800143e:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001440:	4b16      	ldr	r3, [pc, #88]	@ (800149c <HAL_TIM_Base_MspInit+0x8c>)
 8001442:	2210      	movs	r2, #16
 8001444:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001446:	4b15      	ldr	r3, [pc, #84]	@ (800149c <HAL_TIM_Base_MspInit+0x8c>)
 8001448:	2200      	movs	r2, #0
 800144a:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800144c:	4b13      	ldr	r3, [pc, #76]	@ (800149c <HAL_TIM_Base_MspInit+0x8c>)
 800144e:	2280      	movs	r2, #128	@ 0x80
 8001450:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001452:	4b12      	ldr	r3, [pc, #72]	@ (800149c <HAL_TIM_Base_MspInit+0x8c>)
 8001454:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001458:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800145a:	4b10      	ldr	r3, [pc, #64]	@ (800149c <HAL_TIM_Base_MspInit+0x8c>)
 800145c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001460:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8001462:	4b0e      	ldr	r3, [pc, #56]	@ (800149c <HAL_TIM_Base_MspInit+0x8c>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001468:	4b0c      	ldr	r3, [pc, #48]	@ (800149c <HAL_TIM_Base_MspInit+0x8c>)
 800146a:	2200      	movs	r2, #0
 800146c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800146e:	480b      	ldr	r0, [pc, #44]	@ (800149c <HAL_TIM_Base_MspInit+0x8c>)
 8001470:	f000 fa78 	bl	8001964 <HAL_DMA_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 800147a:	f7ff ff91 	bl	80013a0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a06      	ldr	r2, [pc, #24]	@ (800149c <HAL_TIM_Base_MspInit+0x8c>)
 8001482:	625a      	str	r2, [r3, #36]	@ 0x24
 8001484:	4a05      	ldr	r2, [pc, #20]	@ (800149c <HAL_TIM_Base_MspInit+0x8c>)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800148a:	bf00      	nop
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40012c00 	.word	0x40012c00
 8001498:	40021000 	.word	0x40021000
 800149c:	20000144 	.word	0x20000144
 80014a0:	4002001c 	.word	0x4002001c

080014a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b088      	sub	sp, #32
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ac:	f107 0310 	add.w	r3, r7, #16
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a10      	ldr	r2, [pc, #64]	@ (8001500 <HAL_TIM_MspPostInit+0x5c>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d118      	bne.n	80014f6 <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001504 <HAL_TIM_MspPostInit+0x60>)
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	4a0e      	ldr	r2, [pc, #56]	@ (8001504 <HAL_TIM_MspPostInit+0x60>)
 80014ca:	f043 0304 	orr.w	r3, r3, #4
 80014ce:	6193      	str	r3, [r2, #24]
 80014d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001504 <HAL_TIM_MspPostInit+0x60>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	f003 0304 	and.w	r3, r3, #4
 80014d8:	60fb      	str	r3, [r7, #12]
 80014da:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80014dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e2:	2302      	movs	r3, #2
 80014e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e6:	2302      	movs	r3, #2
 80014e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ea:	f107 0310 	add.w	r3, r7, #16
 80014ee:	4619      	mov	r1, r3
 80014f0:	4805      	ldr	r0, [pc, #20]	@ (8001508 <HAL_TIM_MspPostInit+0x64>)
 80014f2:	f000 fc9d 	bl	8001e30 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80014f6:	bf00      	nop
 80014f8:	3720      	adds	r7, #32
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40012c00 	.word	0x40012c00
 8001504:	40021000 	.word	0x40021000
 8001508:	40010800 	.word	0x40010800

0800150c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001510:	bf00      	nop
 8001512:	e7fd      	b.n	8001510 <NMI_Handler+0x4>

08001514 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001518:	bf00      	nop
 800151a:	e7fd      	b.n	8001518 <HardFault_Handler+0x4>

0800151c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001520:	bf00      	nop
 8001522:	e7fd      	b.n	8001520 <MemManage_Handler+0x4>

08001524 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001528:	bf00      	nop
 800152a:	e7fd      	b.n	8001528 <BusFault_Handler+0x4>

0800152c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001530:	bf00      	nop
 8001532:	e7fd      	b.n	8001530 <UsageFault_Handler+0x4>

08001534 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001538:	bf00      	nop
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr

08001540 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	bc80      	pop	{r7}
 800154a:	4770      	bx	lr

0800154c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001550:	bf00      	nop
 8001552:	46bd      	mov	sp, r7
 8001554:	bc80      	pop	{r7}
 8001556:	4770      	bx	lr

08001558 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800155c:	f000 f8b4 	bl	80016c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}

08001564 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001568:	4802      	ldr	r0, [pc, #8]	@ (8001574 <DMA1_Channel2_IRQHandler+0x10>)
 800156a:	f000 fb2d 	bl	8001bc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20000144 	.word	0x20000144

08001578 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001580:	4a14      	ldr	r2, [pc, #80]	@ (80015d4 <_sbrk+0x5c>)
 8001582:	4b15      	ldr	r3, [pc, #84]	@ (80015d8 <_sbrk+0x60>)
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800158c:	4b13      	ldr	r3, [pc, #76]	@ (80015dc <_sbrk+0x64>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d102      	bne.n	800159a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001594:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <_sbrk+0x64>)
 8001596:	4a12      	ldr	r2, [pc, #72]	@ (80015e0 <_sbrk+0x68>)
 8001598:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800159a:	4b10      	ldr	r3, [pc, #64]	@ (80015dc <_sbrk+0x64>)
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4413      	add	r3, r2
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d207      	bcs.n	80015b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015a8:	f002 faee 	bl	8003b88 <__errno>
 80015ac:	4603      	mov	r3, r0
 80015ae:	220c      	movs	r2, #12
 80015b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015b2:	f04f 33ff 	mov.w	r3, #4294967295
 80015b6:	e009      	b.n	80015cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015b8:	4b08      	ldr	r3, [pc, #32]	@ (80015dc <_sbrk+0x64>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015be:	4b07      	ldr	r3, [pc, #28]	@ (80015dc <_sbrk+0x64>)
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4413      	add	r3, r2
 80015c6:	4a05      	ldr	r2, [pc, #20]	@ (80015dc <_sbrk+0x64>)
 80015c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015ca:	68fb      	ldr	r3, [r7, #12]
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3718      	adds	r7, #24
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	20005000 	.word	0x20005000
 80015d8:	00000400 	.word	0x00000400
 80015dc:	20000f18 	.word	0x20000f18
 80015e0:	20001068 	.word	0x20001068

080015e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015e8:	bf00      	nop
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bc80      	pop	{r7}
 80015ee:	4770      	bx	lr

080015f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015f0:	f7ff fff8 	bl	80015e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015f4:	480b      	ldr	r0, [pc, #44]	@ (8001624 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015f6:	490c      	ldr	r1, [pc, #48]	@ (8001628 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80015f8:	4a0c      	ldr	r2, [pc, #48]	@ (800162c <LoopFillZerobss+0x16>)
  movs r3, #0
 80015fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015fc:	e002      	b.n	8001604 <LoopCopyDataInit>

080015fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001600:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001602:	3304      	adds	r3, #4

08001604 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001604:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001606:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001608:	d3f9      	bcc.n	80015fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800160a:	4a09      	ldr	r2, [pc, #36]	@ (8001630 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800160c:	4c09      	ldr	r4, [pc, #36]	@ (8001634 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800160e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001610:	e001      	b.n	8001616 <LoopFillZerobss>

08001612 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001612:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001614:	3204      	adds	r2, #4

08001616 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001616:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001618:	d3fb      	bcc.n	8001612 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800161a:	f002 fabb 	bl	8003b94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800161e:	f7ff fbe5 	bl	8000dec <main>
  bx lr
 8001622:	4770      	bx	lr
  ldr r0, =_sdata
 8001624:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001628:	200000e0 	.word	0x200000e0
  ldr r2, =_sidata
 800162c:	080045bc 	.word	0x080045bc
  ldr r2, =_sbss
 8001630:	200000e0 	.word	0x200000e0
  ldr r4, =_ebss
 8001634:	20001068 	.word	0x20001068

08001638 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001638:	e7fe      	b.n	8001638 <ADC1_2_IRQHandler>
	...

0800163c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001640:	4b08      	ldr	r3, [pc, #32]	@ (8001664 <HAL_Init+0x28>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a07      	ldr	r2, [pc, #28]	@ (8001664 <HAL_Init+0x28>)
 8001646:	f043 0310 	orr.w	r3, r3, #16
 800164a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800164c:	2003      	movs	r0, #3
 800164e:	f000 f947 	bl	80018e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001652:	200f      	movs	r0, #15
 8001654:	f000 f808 	bl	8001668 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001658:	f7ff fea8 	bl	80013ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800165c:	2300      	movs	r3, #0
}
 800165e:	4618      	mov	r0, r3
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40022000 	.word	0x40022000

08001668 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001670:	4b12      	ldr	r3, [pc, #72]	@ (80016bc <HAL_InitTick+0x54>)
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	4b12      	ldr	r3, [pc, #72]	@ (80016c0 <HAL_InitTick+0x58>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	4619      	mov	r1, r3
 800167a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800167e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001682:	fbb2 f3f3 	udiv	r3, r2, r3
 8001686:	4618      	mov	r0, r3
 8001688:	f000 f95f 	bl	800194a <HAL_SYSTICK_Config>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e00e      	b.n	80016b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2b0f      	cmp	r3, #15
 800169a:	d80a      	bhi.n	80016b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800169c:	2200      	movs	r2, #0
 800169e:	6879      	ldr	r1, [r7, #4]
 80016a0:	f04f 30ff 	mov.w	r0, #4294967295
 80016a4:	f000 f927 	bl	80018f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016a8:	4a06      	ldr	r2, [pc, #24]	@ (80016c4 <HAL_InitTick+0x5c>)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016ae:	2300      	movs	r3, #0
 80016b0:	e000      	b.n	80016b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	20000084 	.word	0x20000084
 80016c0:	2000008c 	.word	0x2000008c
 80016c4:	20000088 	.word	0x20000088

080016c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016cc:	4b05      	ldr	r3, [pc, #20]	@ (80016e4 <HAL_IncTick+0x1c>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	461a      	mov	r2, r3
 80016d2:	4b05      	ldr	r3, [pc, #20]	@ (80016e8 <HAL_IncTick+0x20>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4413      	add	r3, r2
 80016d8:	4a03      	ldr	r2, [pc, #12]	@ (80016e8 <HAL_IncTick+0x20>)
 80016da:	6013      	str	r3, [r2, #0]
}
 80016dc:	bf00      	nop
 80016de:	46bd      	mov	sp, r7
 80016e0:	bc80      	pop	{r7}
 80016e2:	4770      	bx	lr
 80016e4:	2000008c 	.word	0x2000008c
 80016e8:	20000f1c 	.word	0x20000f1c

080016ec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  return uwTick;
 80016f0:	4b02      	ldr	r3, [pc, #8]	@ (80016fc <HAL_GetTick+0x10>)
 80016f2:	681b      	ldr	r3, [r3, #0]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr
 80016fc:	20000f1c 	.word	0x20000f1c

08001700 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001708:	f7ff fff0 	bl	80016ec <HAL_GetTick>
 800170c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001718:	d005      	beq.n	8001726 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800171a:	4b0a      	ldr	r3, [pc, #40]	@ (8001744 <HAL_Delay+0x44>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	461a      	mov	r2, r3
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	4413      	add	r3, r2
 8001724:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001726:	bf00      	nop
 8001728:	f7ff ffe0 	bl	80016ec <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	68fa      	ldr	r2, [r7, #12]
 8001734:	429a      	cmp	r2, r3
 8001736:	d8f7      	bhi.n	8001728 <HAL_Delay+0x28>
  {
  }
}
 8001738:	bf00      	nop
 800173a:	bf00      	nop
 800173c:	3710      	adds	r7, #16
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	2000008c 	.word	0x2000008c

08001748 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f003 0307 	and.w	r3, r3, #7
 8001756:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001758:	4b0c      	ldr	r3, [pc, #48]	@ (800178c <__NVIC_SetPriorityGrouping+0x44>)
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800175e:	68ba      	ldr	r2, [r7, #8]
 8001760:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001764:	4013      	ands	r3, r2
 8001766:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001770:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001774:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001778:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800177a:	4a04      	ldr	r2, [pc, #16]	@ (800178c <__NVIC_SetPriorityGrouping+0x44>)
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	60d3      	str	r3, [r2, #12]
}
 8001780:	bf00      	nop
 8001782:	3714      	adds	r7, #20
 8001784:	46bd      	mov	sp, r7
 8001786:	bc80      	pop	{r7}
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	e000ed00 	.word	0xe000ed00

08001790 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001794:	4b04      	ldr	r3, [pc, #16]	@ (80017a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	0a1b      	lsrs	r3, r3, #8
 800179a:	f003 0307 	and.w	r3, r3, #7
}
 800179e:	4618      	mov	r0, r3
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bc80      	pop	{r7}
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	db0b      	blt.n	80017d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017be:	79fb      	ldrb	r3, [r7, #7]
 80017c0:	f003 021f 	and.w	r2, r3, #31
 80017c4:	4906      	ldr	r1, [pc, #24]	@ (80017e0 <__NVIC_EnableIRQ+0x34>)
 80017c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ca:	095b      	lsrs	r3, r3, #5
 80017cc:	2001      	movs	r0, #1
 80017ce:	fa00 f202 	lsl.w	r2, r0, r2
 80017d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017d6:	bf00      	nop
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr
 80017e0:	e000e100 	.word	0xe000e100

080017e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	6039      	str	r1, [r7, #0]
 80017ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	db0a      	blt.n	800180e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	490c      	ldr	r1, [pc, #48]	@ (8001830 <__NVIC_SetPriority+0x4c>)
 80017fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001802:	0112      	lsls	r2, r2, #4
 8001804:	b2d2      	uxtb	r2, r2
 8001806:	440b      	add	r3, r1
 8001808:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800180c:	e00a      	b.n	8001824 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	b2da      	uxtb	r2, r3
 8001812:	4908      	ldr	r1, [pc, #32]	@ (8001834 <__NVIC_SetPriority+0x50>)
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	f003 030f 	and.w	r3, r3, #15
 800181a:	3b04      	subs	r3, #4
 800181c:	0112      	lsls	r2, r2, #4
 800181e:	b2d2      	uxtb	r2, r2
 8001820:	440b      	add	r3, r1
 8001822:	761a      	strb	r2, [r3, #24]
}
 8001824:	bf00      	nop
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	bc80      	pop	{r7}
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	e000e100 	.word	0xe000e100
 8001834:	e000ed00 	.word	0xe000ed00

08001838 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001838:	b480      	push	{r7}
 800183a:	b089      	sub	sp, #36	@ 0x24
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f003 0307 	and.w	r3, r3, #7
 800184a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	f1c3 0307 	rsb	r3, r3, #7
 8001852:	2b04      	cmp	r3, #4
 8001854:	bf28      	it	cs
 8001856:	2304      	movcs	r3, #4
 8001858:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	3304      	adds	r3, #4
 800185e:	2b06      	cmp	r3, #6
 8001860:	d902      	bls.n	8001868 <NVIC_EncodePriority+0x30>
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	3b03      	subs	r3, #3
 8001866:	e000      	b.n	800186a <NVIC_EncodePriority+0x32>
 8001868:	2300      	movs	r3, #0
 800186a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800186c:	f04f 32ff 	mov.w	r2, #4294967295
 8001870:	69bb      	ldr	r3, [r7, #24]
 8001872:	fa02 f303 	lsl.w	r3, r2, r3
 8001876:	43da      	mvns	r2, r3
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	401a      	ands	r2, r3
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001880:	f04f 31ff 	mov.w	r1, #4294967295
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	fa01 f303 	lsl.w	r3, r1, r3
 800188a:	43d9      	mvns	r1, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001890:	4313      	orrs	r3, r2
         );
}
 8001892:	4618      	mov	r0, r3
 8001894:	3724      	adds	r7, #36	@ 0x24
 8001896:	46bd      	mov	sp, r7
 8001898:	bc80      	pop	{r7}
 800189a:	4770      	bx	lr

0800189c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	3b01      	subs	r3, #1
 80018a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018ac:	d301      	bcc.n	80018b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ae:	2301      	movs	r3, #1
 80018b0:	e00f      	b.n	80018d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018b2:	4a0a      	ldr	r2, [pc, #40]	@ (80018dc <SysTick_Config+0x40>)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	3b01      	subs	r3, #1
 80018b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ba:	210f      	movs	r1, #15
 80018bc:	f04f 30ff 	mov.w	r0, #4294967295
 80018c0:	f7ff ff90 	bl	80017e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018c4:	4b05      	ldr	r3, [pc, #20]	@ (80018dc <SysTick_Config+0x40>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ca:	4b04      	ldr	r3, [pc, #16]	@ (80018dc <SysTick_Config+0x40>)
 80018cc:	2207      	movs	r2, #7
 80018ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	e000e010 	.word	0xe000e010

080018e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	f7ff ff2d 	bl	8001748 <__NVIC_SetPriorityGrouping>
}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b086      	sub	sp, #24
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	4603      	mov	r3, r0
 80018fe:	60b9      	str	r1, [r7, #8]
 8001900:	607a      	str	r2, [r7, #4]
 8001902:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001904:	2300      	movs	r3, #0
 8001906:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001908:	f7ff ff42 	bl	8001790 <__NVIC_GetPriorityGrouping>
 800190c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800190e:	687a      	ldr	r2, [r7, #4]
 8001910:	68b9      	ldr	r1, [r7, #8]
 8001912:	6978      	ldr	r0, [r7, #20]
 8001914:	f7ff ff90 	bl	8001838 <NVIC_EncodePriority>
 8001918:	4602      	mov	r2, r0
 800191a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800191e:	4611      	mov	r1, r2
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff ff5f 	bl	80017e4 <__NVIC_SetPriority>
}
 8001926:	bf00      	nop
 8001928:	3718      	adds	r7, #24
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b082      	sub	sp, #8
 8001932:	af00      	add	r7, sp, #0
 8001934:	4603      	mov	r3, r0
 8001936:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff ff35 	bl	80017ac <__NVIC_EnableIRQ>
}
 8001942:	bf00      	nop
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}

0800194a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b082      	sub	sp, #8
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f7ff ffa2 	bl	800189c <SysTick_Config>
 8001958:	4603      	mov	r3, r0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
	...

08001964 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800196c:	2300      	movs	r3, #0
 800196e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d101      	bne.n	800197a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e043      	b.n	8001a02 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	461a      	mov	r2, r3
 8001980:	4b22      	ldr	r3, [pc, #136]	@ (8001a0c <HAL_DMA_Init+0xa8>)
 8001982:	4413      	add	r3, r2
 8001984:	4a22      	ldr	r2, [pc, #136]	@ (8001a10 <HAL_DMA_Init+0xac>)
 8001986:	fba2 2303 	umull	r2, r3, r2, r3
 800198a:	091b      	lsrs	r3, r3, #4
 800198c:	009a      	lsls	r2, r3, #2
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a1f      	ldr	r2, [pc, #124]	@ (8001a14 <HAL_DMA_Init+0xb0>)
 8001996:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2202      	movs	r2, #2
 800199c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80019ae:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80019b2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80019bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	695b      	ldr	r3, [r3, #20]
 80019ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	69db      	ldr	r3, [r3, #28]
 80019da:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80019dc:	68fa      	ldr	r2, [r7, #12]
 80019de:	4313      	orrs	r3, r2
 80019e0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	68fa      	ldr	r2, [r7, #12]
 80019e8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2201      	movs	r2, #1
 80019f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2200      	movs	r2, #0
 80019fc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3714      	adds	r7, #20
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bc80      	pop	{r7}
 8001a0a:	4770      	bx	lr
 8001a0c:	bffdfff8 	.word	0xbffdfff8
 8001a10:	cccccccd 	.word	0xcccccccd
 8001a14:	40020000 	.word	0x40020000

08001a18 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
 8001a24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a26:	2300      	movs	r3, #0
 8001a28:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d101      	bne.n	8001a38 <HAL_DMA_Start_IT+0x20>
 8001a34:	2302      	movs	r3, #2
 8001a36:	e04b      	b.n	8001ad0 <HAL_DMA_Start_IT+0xb8>
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d13a      	bne.n	8001ac2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	2202      	movs	r2, #2
 8001a50:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	2200      	movs	r2, #0
 8001a58:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f022 0201 	bic.w	r2, r2, #1
 8001a68:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	68b9      	ldr	r1, [r7, #8]
 8001a70:	68f8      	ldr	r0, [r7, #12]
 8001a72:	f000 f9af 	bl	8001dd4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d008      	beq.n	8001a90 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f042 020e 	orr.w	r2, r2, #14
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	e00f      	b.n	8001ab0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f022 0204 	bic.w	r2, r2, #4
 8001a9e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f042 020a 	orr.w	r2, r2, #10
 8001aae:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f042 0201 	orr.w	r2, r2, #1
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	e005      	b.n	8001ace <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001aca:	2302      	movs	r3, #2
 8001acc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001ace:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3718      	adds	r7, #24
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d005      	beq.n	8001afc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2204      	movs	r2, #4
 8001af4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	73fb      	strb	r3, [r7, #15]
 8001afa:	e051      	b.n	8001ba0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f022 020e 	bic.w	r2, r2, #14
 8001b0a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f022 0201 	bic.w	r2, r2, #1
 8001b1a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a22      	ldr	r2, [pc, #136]	@ (8001bac <HAL_DMA_Abort_IT+0xd4>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d029      	beq.n	8001b7a <HAL_DMA_Abort_IT+0xa2>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a21      	ldr	r2, [pc, #132]	@ (8001bb0 <HAL_DMA_Abort_IT+0xd8>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d022      	beq.n	8001b76 <HAL_DMA_Abort_IT+0x9e>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a1f      	ldr	r2, [pc, #124]	@ (8001bb4 <HAL_DMA_Abort_IT+0xdc>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d01a      	beq.n	8001b70 <HAL_DMA_Abort_IT+0x98>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a1e      	ldr	r2, [pc, #120]	@ (8001bb8 <HAL_DMA_Abort_IT+0xe0>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d012      	beq.n	8001b6a <HAL_DMA_Abort_IT+0x92>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a1c      	ldr	r2, [pc, #112]	@ (8001bbc <HAL_DMA_Abort_IT+0xe4>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d00a      	beq.n	8001b64 <HAL_DMA_Abort_IT+0x8c>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a1b      	ldr	r2, [pc, #108]	@ (8001bc0 <HAL_DMA_Abort_IT+0xe8>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d102      	bne.n	8001b5e <HAL_DMA_Abort_IT+0x86>
 8001b58:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001b5c:	e00e      	b.n	8001b7c <HAL_DMA_Abort_IT+0xa4>
 8001b5e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b62:	e00b      	b.n	8001b7c <HAL_DMA_Abort_IT+0xa4>
 8001b64:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b68:	e008      	b.n	8001b7c <HAL_DMA_Abort_IT+0xa4>
 8001b6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b6e:	e005      	b.n	8001b7c <HAL_DMA_Abort_IT+0xa4>
 8001b70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b74:	e002      	b.n	8001b7c <HAL_DMA_Abort_IT+0xa4>
 8001b76:	2310      	movs	r3, #16
 8001b78:	e000      	b.n	8001b7c <HAL_DMA_Abort_IT+0xa4>
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	4a11      	ldr	r2, [pc, #68]	@ (8001bc4 <HAL_DMA_Abort_IT+0xec>)
 8001b7e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2201      	movs	r2, #1
 8001b84:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d003      	beq.n	8001ba0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	4798      	blx	r3
    } 
  }
  return status;
 8001ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3710      	adds	r7, #16
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40020008 	.word	0x40020008
 8001bb0:	4002001c 	.word	0x4002001c
 8001bb4:	40020030 	.word	0x40020030
 8001bb8:	40020044 	.word	0x40020044
 8001bbc:	40020058 	.word	0x40020058
 8001bc0:	4002006c 	.word	0x4002006c
 8001bc4:	40020000 	.word	0x40020000

08001bc8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be4:	2204      	movs	r2, #4
 8001be6:	409a      	lsls	r2, r3
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	4013      	ands	r3, r2
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d04f      	beq.n	8001c90 <HAL_DMA_IRQHandler+0xc8>
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	f003 0304 	and.w	r3, r3, #4
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d04a      	beq.n	8001c90 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0320 	and.w	r3, r3, #32
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d107      	bne.n	8001c18 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f022 0204 	bic.w	r2, r2, #4
 8001c16:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a66      	ldr	r2, [pc, #408]	@ (8001db8 <HAL_DMA_IRQHandler+0x1f0>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d029      	beq.n	8001c76 <HAL_DMA_IRQHandler+0xae>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a65      	ldr	r2, [pc, #404]	@ (8001dbc <HAL_DMA_IRQHandler+0x1f4>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d022      	beq.n	8001c72 <HAL_DMA_IRQHandler+0xaa>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a63      	ldr	r2, [pc, #396]	@ (8001dc0 <HAL_DMA_IRQHandler+0x1f8>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d01a      	beq.n	8001c6c <HAL_DMA_IRQHandler+0xa4>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a62      	ldr	r2, [pc, #392]	@ (8001dc4 <HAL_DMA_IRQHandler+0x1fc>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d012      	beq.n	8001c66 <HAL_DMA_IRQHandler+0x9e>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a60      	ldr	r2, [pc, #384]	@ (8001dc8 <HAL_DMA_IRQHandler+0x200>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d00a      	beq.n	8001c60 <HAL_DMA_IRQHandler+0x98>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a5f      	ldr	r2, [pc, #380]	@ (8001dcc <HAL_DMA_IRQHandler+0x204>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d102      	bne.n	8001c5a <HAL_DMA_IRQHandler+0x92>
 8001c54:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c58:	e00e      	b.n	8001c78 <HAL_DMA_IRQHandler+0xb0>
 8001c5a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001c5e:	e00b      	b.n	8001c78 <HAL_DMA_IRQHandler+0xb0>
 8001c60:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001c64:	e008      	b.n	8001c78 <HAL_DMA_IRQHandler+0xb0>
 8001c66:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c6a:	e005      	b.n	8001c78 <HAL_DMA_IRQHandler+0xb0>
 8001c6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c70:	e002      	b.n	8001c78 <HAL_DMA_IRQHandler+0xb0>
 8001c72:	2340      	movs	r3, #64	@ 0x40
 8001c74:	e000      	b.n	8001c78 <HAL_DMA_IRQHandler+0xb0>
 8001c76:	2304      	movs	r3, #4
 8001c78:	4a55      	ldr	r2, [pc, #340]	@ (8001dd0 <HAL_DMA_IRQHandler+0x208>)
 8001c7a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	f000 8094 	beq.w	8001dae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001c8e:	e08e      	b.n	8001dae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c94:	2202      	movs	r2, #2
 8001c96:	409a      	lsls	r2, r3
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d056      	beq.n	8001d4e <HAL_DMA_IRQHandler+0x186>
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d051      	beq.n	8001d4e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0320 	and.w	r3, r3, #32
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d10b      	bne.n	8001cd0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f022 020a 	bic.w	r2, r2, #10
 8001cc6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a38      	ldr	r2, [pc, #224]	@ (8001db8 <HAL_DMA_IRQHandler+0x1f0>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d029      	beq.n	8001d2e <HAL_DMA_IRQHandler+0x166>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a37      	ldr	r2, [pc, #220]	@ (8001dbc <HAL_DMA_IRQHandler+0x1f4>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d022      	beq.n	8001d2a <HAL_DMA_IRQHandler+0x162>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a35      	ldr	r2, [pc, #212]	@ (8001dc0 <HAL_DMA_IRQHandler+0x1f8>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d01a      	beq.n	8001d24 <HAL_DMA_IRQHandler+0x15c>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a34      	ldr	r2, [pc, #208]	@ (8001dc4 <HAL_DMA_IRQHandler+0x1fc>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d012      	beq.n	8001d1e <HAL_DMA_IRQHandler+0x156>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a32      	ldr	r2, [pc, #200]	@ (8001dc8 <HAL_DMA_IRQHandler+0x200>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d00a      	beq.n	8001d18 <HAL_DMA_IRQHandler+0x150>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a31      	ldr	r2, [pc, #196]	@ (8001dcc <HAL_DMA_IRQHandler+0x204>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d102      	bne.n	8001d12 <HAL_DMA_IRQHandler+0x14a>
 8001d0c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001d10:	e00e      	b.n	8001d30 <HAL_DMA_IRQHandler+0x168>
 8001d12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d16:	e00b      	b.n	8001d30 <HAL_DMA_IRQHandler+0x168>
 8001d18:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d1c:	e008      	b.n	8001d30 <HAL_DMA_IRQHandler+0x168>
 8001d1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d22:	e005      	b.n	8001d30 <HAL_DMA_IRQHandler+0x168>
 8001d24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d28:	e002      	b.n	8001d30 <HAL_DMA_IRQHandler+0x168>
 8001d2a:	2320      	movs	r3, #32
 8001d2c:	e000      	b.n	8001d30 <HAL_DMA_IRQHandler+0x168>
 8001d2e:	2302      	movs	r3, #2
 8001d30:	4a27      	ldr	r2, [pc, #156]	@ (8001dd0 <HAL_DMA_IRQHandler+0x208>)
 8001d32:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d034      	beq.n	8001dae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001d4c:	e02f      	b.n	8001dae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d52:	2208      	movs	r2, #8
 8001d54:	409a      	lsls	r2, r3
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d028      	beq.n	8001db0 <HAL_DMA_IRQHandler+0x1e8>
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	f003 0308 	and.w	r3, r3, #8
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d023      	beq.n	8001db0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f022 020e 	bic.w	r2, r2, #14
 8001d76:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d80:	2101      	movs	r1, #1
 8001d82:	fa01 f202 	lsl.w	r2, r1, r2
 8001d86:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2201      	movs	r2, #1
 8001d92:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d004      	beq.n	8001db0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	4798      	blx	r3
    }
  }
  return;
 8001dae:	bf00      	nop
 8001db0:	bf00      	nop
}
 8001db2:	3710      	adds	r7, #16
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40020008 	.word	0x40020008
 8001dbc:	4002001c 	.word	0x4002001c
 8001dc0:	40020030 	.word	0x40020030
 8001dc4:	40020044 	.word	0x40020044
 8001dc8:	40020058 	.word	0x40020058
 8001dcc:	4002006c 	.word	0x4002006c
 8001dd0:	40020000 	.word	0x40020000

08001dd4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b085      	sub	sp, #20
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
 8001de0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dea:	2101      	movs	r1, #1
 8001dec:	fa01 f202 	lsl.w	r2, r1, r2
 8001df0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	683a      	ldr	r2, [r7, #0]
 8001df8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	2b10      	cmp	r3, #16
 8001e00:	d108      	bne.n	8001e14 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	68ba      	ldr	r2, [r7, #8]
 8001e10:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e12:	e007      	b.n	8001e24 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	68ba      	ldr	r2, [r7, #8]
 8001e1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	60da      	str	r2, [r3, #12]
}
 8001e24:	bf00      	nop
 8001e26:	3714      	adds	r7, #20
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bc80      	pop	{r7}
 8001e2c:	4770      	bx	lr
	...

08001e30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b08b      	sub	sp, #44	@ 0x2c
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e42:	e169      	b.n	8002118 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e44:	2201      	movs	r2, #1
 8001e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	69fa      	ldr	r2, [r7, #28]
 8001e54:	4013      	ands	r3, r2
 8001e56:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e58:	69ba      	ldr	r2, [r7, #24]
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	f040 8158 	bne.w	8002112 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	4a9a      	ldr	r2, [pc, #616]	@ (80020d0 <HAL_GPIO_Init+0x2a0>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d05e      	beq.n	8001f2a <HAL_GPIO_Init+0xfa>
 8001e6c:	4a98      	ldr	r2, [pc, #608]	@ (80020d0 <HAL_GPIO_Init+0x2a0>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d875      	bhi.n	8001f5e <HAL_GPIO_Init+0x12e>
 8001e72:	4a98      	ldr	r2, [pc, #608]	@ (80020d4 <HAL_GPIO_Init+0x2a4>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d058      	beq.n	8001f2a <HAL_GPIO_Init+0xfa>
 8001e78:	4a96      	ldr	r2, [pc, #600]	@ (80020d4 <HAL_GPIO_Init+0x2a4>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d86f      	bhi.n	8001f5e <HAL_GPIO_Init+0x12e>
 8001e7e:	4a96      	ldr	r2, [pc, #600]	@ (80020d8 <HAL_GPIO_Init+0x2a8>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d052      	beq.n	8001f2a <HAL_GPIO_Init+0xfa>
 8001e84:	4a94      	ldr	r2, [pc, #592]	@ (80020d8 <HAL_GPIO_Init+0x2a8>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d869      	bhi.n	8001f5e <HAL_GPIO_Init+0x12e>
 8001e8a:	4a94      	ldr	r2, [pc, #592]	@ (80020dc <HAL_GPIO_Init+0x2ac>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d04c      	beq.n	8001f2a <HAL_GPIO_Init+0xfa>
 8001e90:	4a92      	ldr	r2, [pc, #584]	@ (80020dc <HAL_GPIO_Init+0x2ac>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d863      	bhi.n	8001f5e <HAL_GPIO_Init+0x12e>
 8001e96:	4a92      	ldr	r2, [pc, #584]	@ (80020e0 <HAL_GPIO_Init+0x2b0>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d046      	beq.n	8001f2a <HAL_GPIO_Init+0xfa>
 8001e9c:	4a90      	ldr	r2, [pc, #576]	@ (80020e0 <HAL_GPIO_Init+0x2b0>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d85d      	bhi.n	8001f5e <HAL_GPIO_Init+0x12e>
 8001ea2:	2b12      	cmp	r3, #18
 8001ea4:	d82a      	bhi.n	8001efc <HAL_GPIO_Init+0xcc>
 8001ea6:	2b12      	cmp	r3, #18
 8001ea8:	d859      	bhi.n	8001f5e <HAL_GPIO_Init+0x12e>
 8001eaa:	a201      	add	r2, pc, #4	@ (adr r2, 8001eb0 <HAL_GPIO_Init+0x80>)
 8001eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eb0:	08001f2b 	.word	0x08001f2b
 8001eb4:	08001f05 	.word	0x08001f05
 8001eb8:	08001f17 	.word	0x08001f17
 8001ebc:	08001f59 	.word	0x08001f59
 8001ec0:	08001f5f 	.word	0x08001f5f
 8001ec4:	08001f5f 	.word	0x08001f5f
 8001ec8:	08001f5f 	.word	0x08001f5f
 8001ecc:	08001f5f 	.word	0x08001f5f
 8001ed0:	08001f5f 	.word	0x08001f5f
 8001ed4:	08001f5f 	.word	0x08001f5f
 8001ed8:	08001f5f 	.word	0x08001f5f
 8001edc:	08001f5f 	.word	0x08001f5f
 8001ee0:	08001f5f 	.word	0x08001f5f
 8001ee4:	08001f5f 	.word	0x08001f5f
 8001ee8:	08001f5f 	.word	0x08001f5f
 8001eec:	08001f5f 	.word	0x08001f5f
 8001ef0:	08001f5f 	.word	0x08001f5f
 8001ef4:	08001f0d 	.word	0x08001f0d
 8001ef8:	08001f21 	.word	0x08001f21
 8001efc:	4a79      	ldr	r2, [pc, #484]	@ (80020e4 <HAL_GPIO_Init+0x2b4>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d013      	beq.n	8001f2a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f02:	e02c      	b.n	8001f5e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	623b      	str	r3, [r7, #32]
          break;
 8001f0a:	e029      	b.n	8001f60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	3304      	adds	r3, #4
 8001f12:	623b      	str	r3, [r7, #32]
          break;
 8001f14:	e024      	b.n	8001f60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	68db      	ldr	r3, [r3, #12]
 8001f1a:	3308      	adds	r3, #8
 8001f1c:	623b      	str	r3, [r7, #32]
          break;
 8001f1e:	e01f      	b.n	8001f60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	330c      	adds	r3, #12
 8001f26:	623b      	str	r3, [r7, #32]
          break;
 8001f28:	e01a      	b.n	8001f60 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d102      	bne.n	8001f38 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f32:	2304      	movs	r3, #4
 8001f34:	623b      	str	r3, [r7, #32]
          break;
 8001f36:	e013      	b.n	8001f60 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d105      	bne.n	8001f4c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f40:	2308      	movs	r3, #8
 8001f42:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	69fa      	ldr	r2, [r7, #28]
 8001f48:	611a      	str	r2, [r3, #16]
          break;
 8001f4a:	e009      	b.n	8001f60 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f4c:	2308      	movs	r3, #8
 8001f4e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	69fa      	ldr	r2, [r7, #28]
 8001f54:	615a      	str	r2, [r3, #20]
          break;
 8001f56:	e003      	b.n	8001f60 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	623b      	str	r3, [r7, #32]
          break;
 8001f5c:	e000      	b.n	8001f60 <HAL_GPIO_Init+0x130>
          break;
 8001f5e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	2bff      	cmp	r3, #255	@ 0xff
 8001f64:	d801      	bhi.n	8001f6a <HAL_GPIO_Init+0x13a>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	e001      	b.n	8001f6e <HAL_GPIO_Init+0x13e>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	3304      	adds	r3, #4
 8001f6e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	2bff      	cmp	r3, #255	@ 0xff
 8001f74:	d802      	bhi.n	8001f7c <HAL_GPIO_Init+0x14c>
 8001f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	e002      	b.n	8001f82 <HAL_GPIO_Init+0x152>
 8001f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7e:	3b08      	subs	r3, #8
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	210f      	movs	r1, #15
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f90:	43db      	mvns	r3, r3
 8001f92:	401a      	ands	r2, r3
 8001f94:	6a39      	ldr	r1, [r7, #32]
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	fa01 f303 	lsl.w	r3, r1, r3
 8001f9c:	431a      	orrs	r2, r3
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	f000 80b1 	beq.w	8002112 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001fb0:	4b4d      	ldr	r3, [pc, #308]	@ (80020e8 <HAL_GPIO_Init+0x2b8>)
 8001fb2:	699b      	ldr	r3, [r3, #24]
 8001fb4:	4a4c      	ldr	r2, [pc, #304]	@ (80020e8 <HAL_GPIO_Init+0x2b8>)
 8001fb6:	f043 0301 	orr.w	r3, r3, #1
 8001fba:	6193      	str	r3, [r2, #24]
 8001fbc:	4b4a      	ldr	r3, [pc, #296]	@ (80020e8 <HAL_GPIO_Init+0x2b8>)
 8001fbe:	699b      	ldr	r3, [r3, #24]
 8001fc0:	f003 0301 	and.w	r3, r3, #1
 8001fc4:	60bb      	str	r3, [r7, #8]
 8001fc6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001fc8:	4a48      	ldr	r2, [pc, #288]	@ (80020ec <HAL_GPIO_Init+0x2bc>)
 8001fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fcc:	089b      	lsrs	r3, r3, #2
 8001fce:	3302      	adds	r3, #2
 8001fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fd4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd8:	f003 0303 	and.w	r3, r3, #3
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	220f      	movs	r2, #15
 8001fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe4:	43db      	mvns	r3, r3
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	4013      	ands	r3, r2
 8001fea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	4a40      	ldr	r2, [pc, #256]	@ (80020f0 <HAL_GPIO_Init+0x2c0>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d013      	beq.n	800201c <HAL_GPIO_Init+0x1ec>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	4a3f      	ldr	r2, [pc, #252]	@ (80020f4 <HAL_GPIO_Init+0x2c4>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d00d      	beq.n	8002018 <HAL_GPIO_Init+0x1e8>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4a3e      	ldr	r2, [pc, #248]	@ (80020f8 <HAL_GPIO_Init+0x2c8>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d007      	beq.n	8002014 <HAL_GPIO_Init+0x1e4>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	4a3d      	ldr	r2, [pc, #244]	@ (80020fc <HAL_GPIO_Init+0x2cc>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d101      	bne.n	8002010 <HAL_GPIO_Init+0x1e0>
 800200c:	2303      	movs	r3, #3
 800200e:	e006      	b.n	800201e <HAL_GPIO_Init+0x1ee>
 8002010:	2304      	movs	r3, #4
 8002012:	e004      	b.n	800201e <HAL_GPIO_Init+0x1ee>
 8002014:	2302      	movs	r3, #2
 8002016:	e002      	b.n	800201e <HAL_GPIO_Init+0x1ee>
 8002018:	2301      	movs	r3, #1
 800201a:	e000      	b.n	800201e <HAL_GPIO_Init+0x1ee>
 800201c:	2300      	movs	r3, #0
 800201e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002020:	f002 0203 	and.w	r2, r2, #3
 8002024:	0092      	lsls	r2, r2, #2
 8002026:	4093      	lsls	r3, r2
 8002028:	68fa      	ldr	r2, [r7, #12]
 800202a:	4313      	orrs	r3, r2
 800202c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800202e:	492f      	ldr	r1, [pc, #188]	@ (80020ec <HAL_GPIO_Init+0x2bc>)
 8002030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002032:	089b      	lsrs	r3, r3, #2
 8002034:	3302      	adds	r3, #2
 8002036:	68fa      	ldr	r2, [r7, #12]
 8002038:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d006      	beq.n	8002056 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002048:	4b2d      	ldr	r3, [pc, #180]	@ (8002100 <HAL_GPIO_Init+0x2d0>)
 800204a:	689a      	ldr	r2, [r3, #8]
 800204c:	492c      	ldr	r1, [pc, #176]	@ (8002100 <HAL_GPIO_Init+0x2d0>)
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	4313      	orrs	r3, r2
 8002052:	608b      	str	r3, [r1, #8]
 8002054:	e006      	b.n	8002064 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002056:	4b2a      	ldr	r3, [pc, #168]	@ (8002100 <HAL_GPIO_Init+0x2d0>)
 8002058:	689a      	ldr	r2, [r3, #8]
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	43db      	mvns	r3, r3
 800205e:	4928      	ldr	r1, [pc, #160]	@ (8002100 <HAL_GPIO_Init+0x2d0>)
 8002060:	4013      	ands	r3, r2
 8002062:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d006      	beq.n	800207e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002070:	4b23      	ldr	r3, [pc, #140]	@ (8002100 <HAL_GPIO_Init+0x2d0>)
 8002072:	68da      	ldr	r2, [r3, #12]
 8002074:	4922      	ldr	r1, [pc, #136]	@ (8002100 <HAL_GPIO_Init+0x2d0>)
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	4313      	orrs	r3, r2
 800207a:	60cb      	str	r3, [r1, #12]
 800207c:	e006      	b.n	800208c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800207e:	4b20      	ldr	r3, [pc, #128]	@ (8002100 <HAL_GPIO_Init+0x2d0>)
 8002080:	68da      	ldr	r2, [r3, #12]
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	43db      	mvns	r3, r3
 8002086:	491e      	ldr	r1, [pc, #120]	@ (8002100 <HAL_GPIO_Init+0x2d0>)
 8002088:	4013      	ands	r3, r2
 800208a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d006      	beq.n	80020a6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002098:	4b19      	ldr	r3, [pc, #100]	@ (8002100 <HAL_GPIO_Init+0x2d0>)
 800209a:	685a      	ldr	r2, [r3, #4]
 800209c:	4918      	ldr	r1, [pc, #96]	@ (8002100 <HAL_GPIO_Init+0x2d0>)
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	604b      	str	r3, [r1, #4]
 80020a4:	e006      	b.n	80020b4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80020a6:	4b16      	ldr	r3, [pc, #88]	@ (8002100 <HAL_GPIO_Init+0x2d0>)
 80020a8:	685a      	ldr	r2, [r3, #4]
 80020aa:	69bb      	ldr	r3, [r7, #24]
 80020ac:	43db      	mvns	r3, r3
 80020ae:	4914      	ldr	r1, [pc, #80]	@ (8002100 <HAL_GPIO_Init+0x2d0>)
 80020b0:	4013      	ands	r3, r2
 80020b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d021      	beq.n	8002104 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80020c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002100 <HAL_GPIO_Init+0x2d0>)
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	490e      	ldr	r1, [pc, #56]	@ (8002100 <HAL_GPIO_Init+0x2d0>)
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	600b      	str	r3, [r1, #0]
 80020cc:	e021      	b.n	8002112 <HAL_GPIO_Init+0x2e2>
 80020ce:	bf00      	nop
 80020d0:	10320000 	.word	0x10320000
 80020d4:	10310000 	.word	0x10310000
 80020d8:	10220000 	.word	0x10220000
 80020dc:	10210000 	.word	0x10210000
 80020e0:	10120000 	.word	0x10120000
 80020e4:	10110000 	.word	0x10110000
 80020e8:	40021000 	.word	0x40021000
 80020ec:	40010000 	.word	0x40010000
 80020f0:	40010800 	.word	0x40010800
 80020f4:	40010c00 	.word	0x40010c00
 80020f8:	40011000 	.word	0x40011000
 80020fc:	40011400 	.word	0x40011400
 8002100:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002104:	4b0b      	ldr	r3, [pc, #44]	@ (8002134 <HAL_GPIO_Init+0x304>)
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	43db      	mvns	r3, r3
 800210c:	4909      	ldr	r1, [pc, #36]	@ (8002134 <HAL_GPIO_Init+0x304>)
 800210e:	4013      	ands	r3, r2
 8002110:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002114:	3301      	adds	r3, #1
 8002116:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211e:	fa22 f303 	lsr.w	r3, r2, r3
 8002122:	2b00      	cmp	r3, #0
 8002124:	f47f ae8e 	bne.w	8001e44 <HAL_GPIO_Init+0x14>
  }
}
 8002128:	bf00      	nop
 800212a:	bf00      	nop
 800212c:	372c      	adds	r7, #44	@ 0x2c
 800212e:	46bd      	mov	sp, r7
 8002130:	bc80      	pop	{r7}
 8002132:	4770      	bx	lr
 8002134:	40010400 	.word	0x40010400

08002138 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	460b      	mov	r3, r1
 8002142:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	887b      	ldrh	r3, [r7, #2]
 800214a:	4013      	ands	r3, r2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d002      	beq.n	8002156 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002150:	2301      	movs	r3, #1
 8002152:	73fb      	strb	r3, [r7, #15]
 8002154:	e001      	b.n	800215a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002156:	2300      	movs	r3, #0
 8002158:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800215a:	7bfb      	ldrb	r3, [r7, #15]
}
 800215c:	4618      	mov	r0, r3
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	bc80      	pop	{r7}
 8002164:	4770      	bx	lr

08002166 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002166:	b480      	push	{r7}
 8002168:	b083      	sub	sp, #12
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
 800216e:	460b      	mov	r3, r1
 8002170:	807b      	strh	r3, [r7, #2]
 8002172:	4613      	mov	r3, r2
 8002174:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002176:	787b      	ldrb	r3, [r7, #1]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d003      	beq.n	8002184 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800217c:	887a      	ldrh	r2, [r7, #2]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002182:	e003      	b.n	800218c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002184:	887b      	ldrh	r3, [r7, #2]
 8002186:	041a      	lsls	r2, r3, #16
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	611a      	str	r2, [r3, #16]
}
 800218c:	bf00      	nop
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	bc80      	pop	{r7}
 8002194:	4770      	bx	lr
	...

08002198 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e272      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0301 	and.w	r3, r3, #1
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	f000 8087 	beq.w	80022c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021b8:	4b92      	ldr	r3, [pc, #584]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 030c 	and.w	r3, r3, #12
 80021c0:	2b04      	cmp	r3, #4
 80021c2:	d00c      	beq.n	80021de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021c4:	4b8f      	ldr	r3, [pc, #572]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f003 030c 	and.w	r3, r3, #12
 80021cc:	2b08      	cmp	r3, #8
 80021ce:	d112      	bne.n	80021f6 <HAL_RCC_OscConfig+0x5e>
 80021d0:	4b8c      	ldr	r3, [pc, #560]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021dc:	d10b      	bne.n	80021f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021de:	4b89      	ldr	r3, [pc, #548]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d06c      	beq.n	80022c4 <HAL_RCC_OscConfig+0x12c>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d168      	bne.n	80022c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e24c      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021fe:	d106      	bne.n	800220e <HAL_RCC_OscConfig+0x76>
 8002200:	4b80      	ldr	r3, [pc, #512]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a7f      	ldr	r2, [pc, #508]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002206:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800220a:	6013      	str	r3, [r2, #0]
 800220c:	e02e      	b.n	800226c <HAL_RCC_OscConfig+0xd4>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d10c      	bne.n	8002230 <HAL_RCC_OscConfig+0x98>
 8002216:	4b7b      	ldr	r3, [pc, #492]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a7a      	ldr	r2, [pc, #488]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 800221c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002220:	6013      	str	r3, [r2, #0]
 8002222:	4b78      	ldr	r3, [pc, #480]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a77      	ldr	r2, [pc, #476]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002228:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800222c:	6013      	str	r3, [r2, #0]
 800222e:	e01d      	b.n	800226c <HAL_RCC_OscConfig+0xd4>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002238:	d10c      	bne.n	8002254 <HAL_RCC_OscConfig+0xbc>
 800223a:	4b72      	ldr	r3, [pc, #456]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a71      	ldr	r2, [pc, #452]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002240:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002244:	6013      	str	r3, [r2, #0]
 8002246:	4b6f      	ldr	r3, [pc, #444]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a6e      	ldr	r2, [pc, #440]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 800224c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002250:	6013      	str	r3, [r2, #0]
 8002252:	e00b      	b.n	800226c <HAL_RCC_OscConfig+0xd4>
 8002254:	4b6b      	ldr	r3, [pc, #428]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a6a      	ldr	r2, [pc, #424]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 800225a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800225e:	6013      	str	r3, [r2, #0]
 8002260:	4b68      	ldr	r3, [pc, #416]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a67      	ldr	r2, [pc, #412]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002266:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800226a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d013      	beq.n	800229c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002274:	f7ff fa3a 	bl	80016ec <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800227c:	f7ff fa36 	bl	80016ec <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b64      	cmp	r3, #100	@ 0x64
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e200      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800228e:	4b5d      	ldr	r3, [pc, #372]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d0f0      	beq.n	800227c <HAL_RCC_OscConfig+0xe4>
 800229a:	e014      	b.n	80022c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229c:	f7ff fa26 	bl	80016ec <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022a2:	e008      	b.n	80022b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022a4:	f7ff fa22 	bl	80016ec <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b64      	cmp	r3, #100	@ 0x64
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e1ec      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022b6:	4b53      	ldr	r3, [pc, #332]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d1f0      	bne.n	80022a4 <HAL_RCC_OscConfig+0x10c>
 80022c2:	e000      	b.n	80022c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d063      	beq.n	800239a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022d2:	4b4c      	ldr	r3, [pc, #304]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f003 030c 	and.w	r3, r3, #12
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00b      	beq.n	80022f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80022de:	4b49      	ldr	r3, [pc, #292]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f003 030c 	and.w	r3, r3, #12
 80022e6:	2b08      	cmp	r3, #8
 80022e8:	d11c      	bne.n	8002324 <HAL_RCC_OscConfig+0x18c>
 80022ea:	4b46      	ldr	r3, [pc, #280]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d116      	bne.n	8002324 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022f6:	4b43      	ldr	r3, [pc, #268]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d005      	beq.n	800230e <HAL_RCC_OscConfig+0x176>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	2b01      	cmp	r3, #1
 8002308:	d001      	beq.n	800230e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e1c0      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800230e:	4b3d      	ldr	r3, [pc, #244]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	695b      	ldr	r3, [r3, #20]
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	4939      	ldr	r1, [pc, #228]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 800231e:	4313      	orrs	r3, r2
 8002320:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002322:	e03a      	b.n	800239a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	691b      	ldr	r3, [r3, #16]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d020      	beq.n	800236e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800232c:	4b36      	ldr	r3, [pc, #216]	@ (8002408 <HAL_RCC_OscConfig+0x270>)
 800232e:	2201      	movs	r2, #1
 8002330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002332:	f7ff f9db 	bl	80016ec <HAL_GetTick>
 8002336:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002338:	e008      	b.n	800234c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800233a:	f7ff f9d7 	bl	80016ec <HAL_GetTick>
 800233e:	4602      	mov	r2, r0
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	2b02      	cmp	r3, #2
 8002346:	d901      	bls.n	800234c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e1a1      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800234c:	4b2d      	ldr	r3, [pc, #180]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0302 	and.w	r3, r3, #2
 8002354:	2b00      	cmp	r3, #0
 8002356:	d0f0      	beq.n	800233a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002358:	4b2a      	ldr	r3, [pc, #168]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	695b      	ldr	r3, [r3, #20]
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	4927      	ldr	r1, [pc, #156]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002368:	4313      	orrs	r3, r2
 800236a:	600b      	str	r3, [r1, #0]
 800236c:	e015      	b.n	800239a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800236e:	4b26      	ldr	r3, [pc, #152]	@ (8002408 <HAL_RCC_OscConfig+0x270>)
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002374:	f7ff f9ba 	bl	80016ec <HAL_GetTick>
 8002378:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800237c:	f7ff f9b6 	bl	80016ec <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b02      	cmp	r3, #2
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e180      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800238e:	4b1d      	ldr	r3, [pc, #116]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	2b00      	cmp	r3, #0
 8002398:	d1f0      	bne.n	800237c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0308 	and.w	r3, r3, #8
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d03a      	beq.n	800241c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	699b      	ldr	r3, [r3, #24]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d019      	beq.n	80023e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023ae:	4b17      	ldr	r3, [pc, #92]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80023b0:	2201      	movs	r2, #1
 80023b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023b4:	f7ff f99a 	bl	80016ec <HAL_GetTick>
 80023b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ba:	e008      	b.n	80023ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023bc:	f7ff f996 	bl	80016ec <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d901      	bls.n	80023ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e160      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002404 <HAL_RCC_OscConfig+0x26c>)
 80023d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d0f0      	beq.n	80023bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80023da:	2001      	movs	r0, #1
 80023dc:	f000 fa9c 	bl	8002918 <RCC_Delay>
 80023e0:	e01c      	b.n	800241c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023e2:	4b0a      	ldr	r3, [pc, #40]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023e8:	f7ff f980 	bl	80016ec <HAL_GetTick>
 80023ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023ee:	e00f      	b.n	8002410 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023f0:	f7ff f97c 	bl	80016ec <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d908      	bls.n	8002410 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e146      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
 8002402:	bf00      	nop
 8002404:	40021000 	.word	0x40021000
 8002408:	42420000 	.word	0x42420000
 800240c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002410:	4b92      	ldr	r3, [pc, #584]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	2b00      	cmp	r3, #0
 800241a:	d1e9      	bne.n	80023f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0304 	and.w	r3, r3, #4
 8002424:	2b00      	cmp	r3, #0
 8002426:	f000 80a6 	beq.w	8002576 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800242a:	2300      	movs	r3, #0
 800242c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800242e:	4b8b      	ldr	r3, [pc, #556]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002430:	69db      	ldr	r3, [r3, #28]
 8002432:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d10d      	bne.n	8002456 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800243a:	4b88      	ldr	r3, [pc, #544]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 800243c:	69db      	ldr	r3, [r3, #28]
 800243e:	4a87      	ldr	r2, [pc, #540]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002440:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002444:	61d3      	str	r3, [r2, #28]
 8002446:	4b85      	ldr	r3, [pc, #532]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002448:	69db      	ldr	r3, [r3, #28]
 800244a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800244e:	60bb      	str	r3, [r7, #8]
 8002450:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002452:	2301      	movs	r3, #1
 8002454:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002456:	4b82      	ldr	r3, [pc, #520]	@ (8002660 <HAL_RCC_OscConfig+0x4c8>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800245e:	2b00      	cmp	r3, #0
 8002460:	d118      	bne.n	8002494 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002462:	4b7f      	ldr	r3, [pc, #508]	@ (8002660 <HAL_RCC_OscConfig+0x4c8>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a7e      	ldr	r2, [pc, #504]	@ (8002660 <HAL_RCC_OscConfig+0x4c8>)
 8002468:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800246c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800246e:	f7ff f93d 	bl	80016ec <HAL_GetTick>
 8002472:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002474:	e008      	b.n	8002488 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002476:	f7ff f939 	bl	80016ec <HAL_GetTick>
 800247a:	4602      	mov	r2, r0
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	2b64      	cmp	r3, #100	@ 0x64
 8002482:	d901      	bls.n	8002488 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002484:	2303      	movs	r3, #3
 8002486:	e103      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002488:	4b75      	ldr	r3, [pc, #468]	@ (8002660 <HAL_RCC_OscConfig+0x4c8>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002490:	2b00      	cmp	r3, #0
 8002492:	d0f0      	beq.n	8002476 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	2b01      	cmp	r3, #1
 800249a:	d106      	bne.n	80024aa <HAL_RCC_OscConfig+0x312>
 800249c:	4b6f      	ldr	r3, [pc, #444]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 800249e:	6a1b      	ldr	r3, [r3, #32]
 80024a0:	4a6e      	ldr	r2, [pc, #440]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024a2:	f043 0301 	orr.w	r3, r3, #1
 80024a6:	6213      	str	r3, [r2, #32]
 80024a8:	e02d      	b.n	8002506 <HAL_RCC_OscConfig+0x36e>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d10c      	bne.n	80024cc <HAL_RCC_OscConfig+0x334>
 80024b2:	4b6a      	ldr	r3, [pc, #424]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	4a69      	ldr	r2, [pc, #420]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024b8:	f023 0301 	bic.w	r3, r3, #1
 80024bc:	6213      	str	r3, [r2, #32]
 80024be:	4b67      	ldr	r3, [pc, #412]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024c0:	6a1b      	ldr	r3, [r3, #32]
 80024c2:	4a66      	ldr	r2, [pc, #408]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024c4:	f023 0304 	bic.w	r3, r3, #4
 80024c8:	6213      	str	r3, [r2, #32]
 80024ca:	e01c      	b.n	8002506 <HAL_RCC_OscConfig+0x36e>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	2b05      	cmp	r3, #5
 80024d2:	d10c      	bne.n	80024ee <HAL_RCC_OscConfig+0x356>
 80024d4:	4b61      	ldr	r3, [pc, #388]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	4a60      	ldr	r2, [pc, #384]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024da:	f043 0304 	orr.w	r3, r3, #4
 80024de:	6213      	str	r3, [r2, #32]
 80024e0:	4b5e      	ldr	r3, [pc, #376]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024e2:	6a1b      	ldr	r3, [r3, #32]
 80024e4:	4a5d      	ldr	r2, [pc, #372]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024e6:	f043 0301 	orr.w	r3, r3, #1
 80024ea:	6213      	str	r3, [r2, #32]
 80024ec:	e00b      	b.n	8002506 <HAL_RCC_OscConfig+0x36e>
 80024ee:	4b5b      	ldr	r3, [pc, #364]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	4a5a      	ldr	r2, [pc, #360]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024f4:	f023 0301 	bic.w	r3, r3, #1
 80024f8:	6213      	str	r3, [r2, #32]
 80024fa:	4b58      	ldr	r3, [pc, #352]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024fc:	6a1b      	ldr	r3, [r3, #32]
 80024fe:	4a57      	ldr	r2, [pc, #348]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002500:	f023 0304 	bic.w	r3, r3, #4
 8002504:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d015      	beq.n	800253a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800250e:	f7ff f8ed 	bl	80016ec <HAL_GetTick>
 8002512:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002514:	e00a      	b.n	800252c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002516:	f7ff f8e9 	bl	80016ec <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002524:	4293      	cmp	r3, r2
 8002526:	d901      	bls.n	800252c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e0b1      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800252c:	4b4b      	ldr	r3, [pc, #300]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	f003 0302 	and.w	r3, r3, #2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d0ee      	beq.n	8002516 <HAL_RCC_OscConfig+0x37e>
 8002538:	e014      	b.n	8002564 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800253a:	f7ff f8d7 	bl	80016ec <HAL_GetTick>
 800253e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002540:	e00a      	b.n	8002558 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002542:	f7ff f8d3 	bl	80016ec <HAL_GetTick>
 8002546:	4602      	mov	r2, r0
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002550:	4293      	cmp	r3, r2
 8002552:	d901      	bls.n	8002558 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	e09b      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002558:	4b40      	ldr	r3, [pc, #256]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 800255a:	6a1b      	ldr	r3, [r3, #32]
 800255c:	f003 0302 	and.w	r3, r3, #2
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1ee      	bne.n	8002542 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002564:	7dfb      	ldrb	r3, [r7, #23]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d105      	bne.n	8002576 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800256a:	4b3c      	ldr	r3, [pc, #240]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 800256c:	69db      	ldr	r3, [r3, #28]
 800256e:	4a3b      	ldr	r2, [pc, #236]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002570:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002574:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	2b00      	cmp	r3, #0
 800257c:	f000 8087 	beq.w	800268e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002580:	4b36      	ldr	r3, [pc, #216]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f003 030c 	and.w	r3, r3, #12
 8002588:	2b08      	cmp	r3, #8
 800258a:	d061      	beq.n	8002650 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	69db      	ldr	r3, [r3, #28]
 8002590:	2b02      	cmp	r3, #2
 8002592:	d146      	bne.n	8002622 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002594:	4b33      	ldr	r3, [pc, #204]	@ (8002664 <HAL_RCC_OscConfig+0x4cc>)
 8002596:	2200      	movs	r2, #0
 8002598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800259a:	f7ff f8a7 	bl	80016ec <HAL_GetTick>
 800259e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025a0:	e008      	b.n	80025b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025a2:	f7ff f8a3 	bl	80016ec <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d901      	bls.n	80025b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e06d      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025b4:	4b29      	ldr	r3, [pc, #164]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1f0      	bne.n	80025a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a1b      	ldr	r3, [r3, #32]
 80025c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025c8:	d108      	bne.n	80025dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025ca:	4b24      	ldr	r3, [pc, #144]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	4921      	ldr	r1, [pc, #132]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025dc:	4b1f      	ldr	r3, [pc, #124]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a19      	ldr	r1, [r3, #32]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ec:	430b      	orrs	r3, r1
 80025ee:	491b      	ldr	r1, [pc, #108]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 80025f0:	4313      	orrs	r3, r2
 80025f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002664 <HAL_RCC_OscConfig+0x4cc>)
 80025f6:	2201      	movs	r2, #1
 80025f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025fa:	f7ff f877 	bl	80016ec <HAL_GetTick>
 80025fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002600:	e008      	b.n	8002614 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002602:	f7ff f873 	bl	80016ec <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d901      	bls.n	8002614 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e03d      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002614:	4b11      	ldr	r3, [pc, #68]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d0f0      	beq.n	8002602 <HAL_RCC_OscConfig+0x46a>
 8002620:	e035      	b.n	800268e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002622:	4b10      	ldr	r3, [pc, #64]	@ (8002664 <HAL_RCC_OscConfig+0x4cc>)
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002628:	f7ff f860 	bl	80016ec <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800262e:	e008      	b.n	8002642 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002630:	f7ff f85c 	bl	80016ec <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b02      	cmp	r3, #2
 800263c:	d901      	bls.n	8002642 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e026      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002642:	4b06      	ldr	r3, [pc, #24]	@ (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1f0      	bne.n	8002630 <HAL_RCC_OscConfig+0x498>
 800264e:	e01e      	b.n	800268e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	69db      	ldr	r3, [r3, #28]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d107      	bne.n	8002668 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e019      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
 800265c:	40021000 	.word	0x40021000
 8002660:	40007000 	.word	0x40007000
 8002664:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002668:	4b0b      	ldr	r3, [pc, #44]	@ (8002698 <HAL_RCC_OscConfig+0x500>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a1b      	ldr	r3, [r3, #32]
 8002678:	429a      	cmp	r2, r3
 800267a:	d106      	bne.n	800268a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002686:	429a      	cmp	r2, r3
 8002688:	d001      	beq.n	800268e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e000      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800268e:	2300      	movs	r3, #0
}
 8002690:	4618      	mov	r0, r3
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	40021000 	.word	0x40021000

0800269c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d101      	bne.n	80026b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e0d0      	b.n	8002852 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026b0:	4b6a      	ldr	r3, [pc, #424]	@ (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0307 	and.w	r3, r3, #7
 80026b8:	683a      	ldr	r2, [r7, #0]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d910      	bls.n	80026e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026be:	4b67      	ldr	r3, [pc, #412]	@ (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f023 0207 	bic.w	r2, r3, #7
 80026c6:	4965      	ldr	r1, [pc, #404]	@ (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ce:	4b63      	ldr	r3, [pc, #396]	@ (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0307 	and.w	r3, r3, #7
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d001      	beq.n	80026e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e0b8      	b.n	8002852 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0302 	and.w	r3, r3, #2
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d020      	beq.n	800272e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 0304 	and.w	r3, r3, #4
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d005      	beq.n	8002704 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026f8:	4b59      	ldr	r3, [pc, #356]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	4a58      	ldr	r2, [pc, #352]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 80026fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002702:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0308 	and.w	r3, r3, #8
 800270c:	2b00      	cmp	r3, #0
 800270e:	d005      	beq.n	800271c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002710:	4b53      	ldr	r3, [pc, #332]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	4a52      	ldr	r2, [pc, #328]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002716:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800271a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800271c:	4b50      	ldr	r3, [pc, #320]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	494d      	ldr	r1, [pc, #308]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 800272a:	4313      	orrs	r3, r2
 800272c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0301 	and.w	r3, r3, #1
 8002736:	2b00      	cmp	r3, #0
 8002738:	d040      	beq.n	80027bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2b01      	cmp	r3, #1
 8002740:	d107      	bne.n	8002752 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002742:	4b47      	ldr	r3, [pc, #284]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d115      	bne.n	800277a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e07f      	b.n	8002852 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	2b02      	cmp	r3, #2
 8002758:	d107      	bne.n	800276a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800275a:	4b41      	ldr	r3, [pc, #260]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d109      	bne.n	800277a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e073      	b.n	8002852 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800276a:	4b3d      	ldr	r3, [pc, #244]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e06b      	b.n	8002852 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800277a:	4b39      	ldr	r3, [pc, #228]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f023 0203 	bic.w	r2, r3, #3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	4936      	ldr	r1, [pc, #216]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002788:	4313      	orrs	r3, r2
 800278a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800278c:	f7fe ffae 	bl	80016ec <HAL_GetTick>
 8002790:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002792:	e00a      	b.n	80027aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002794:	f7fe ffaa 	bl	80016ec <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e053      	b.n	8002852 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027aa:	4b2d      	ldr	r3, [pc, #180]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f003 020c 	and.w	r2, r3, #12
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d1eb      	bne.n	8002794 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027bc:	4b27      	ldr	r3, [pc, #156]	@ (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0307 	and.w	r3, r3, #7
 80027c4:	683a      	ldr	r2, [r7, #0]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d210      	bcs.n	80027ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ca:	4b24      	ldr	r3, [pc, #144]	@ (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f023 0207 	bic.w	r2, r3, #7
 80027d2:	4922      	ldr	r1, [pc, #136]	@ (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027da:	4b20      	ldr	r3, [pc, #128]	@ (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0307 	and.w	r3, r3, #7
 80027e2:	683a      	ldr	r2, [r7, #0]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d001      	beq.n	80027ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e032      	b.n	8002852 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0304 	and.w	r3, r3, #4
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d008      	beq.n	800280a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027f8:	4b19      	ldr	r3, [pc, #100]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	4916      	ldr	r1, [pc, #88]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002806:	4313      	orrs	r3, r2
 8002808:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0308 	and.w	r3, r3, #8
 8002812:	2b00      	cmp	r3, #0
 8002814:	d009      	beq.n	800282a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002816:	4b12      	ldr	r3, [pc, #72]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	691b      	ldr	r3, [r3, #16]
 8002822:	00db      	lsls	r3, r3, #3
 8002824:	490e      	ldr	r1, [pc, #56]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002826:	4313      	orrs	r3, r2
 8002828:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800282a:	f000 f821 	bl	8002870 <HAL_RCC_GetSysClockFreq>
 800282e:	4602      	mov	r2, r0
 8002830:	4b0b      	ldr	r3, [pc, #44]	@ (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	091b      	lsrs	r3, r3, #4
 8002836:	f003 030f 	and.w	r3, r3, #15
 800283a:	490a      	ldr	r1, [pc, #40]	@ (8002864 <HAL_RCC_ClockConfig+0x1c8>)
 800283c:	5ccb      	ldrb	r3, [r1, r3]
 800283e:	fa22 f303 	lsr.w	r3, r2, r3
 8002842:	4a09      	ldr	r2, [pc, #36]	@ (8002868 <HAL_RCC_ClockConfig+0x1cc>)
 8002844:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002846:	4b09      	ldr	r3, [pc, #36]	@ (800286c <HAL_RCC_ClockConfig+0x1d0>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4618      	mov	r0, r3
 800284c:	f7fe ff0c 	bl	8001668 <HAL_InitTick>

  return HAL_OK;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3710      	adds	r7, #16
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	40022000 	.word	0x40022000
 8002860:	40021000 	.word	0x40021000
 8002864:	08004554 	.word	0x08004554
 8002868:	20000084 	.word	0x20000084
 800286c:	20000088 	.word	0x20000088

08002870 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002870:	b480      	push	{r7}
 8002872:	b087      	sub	sp, #28
 8002874:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002876:	2300      	movs	r3, #0
 8002878:	60fb      	str	r3, [r7, #12]
 800287a:	2300      	movs	r3, #0
 800287c:	60bb      	str	r3, [r7, #8]
 800287e:	2300      	movs	r3, #0
 8002880:	617b      	str	r3, [r7, #20]
 8002882:	2300      	movs	r3, #0
 8002884:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002886:	2300      	movs	r3, #0
 8002888:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800288a:	4b1e      	ldr	r3, [pc, #120]	@ (8002904 <HAL_RCC_GetSysClockFreq+0x94>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f003 030c 	and.w	r3, r3, #12
 8002896:	2b04      	cmp	r3, #4
 8002898:	d002      	beq.n	80028a0 <HAL_RCC_GetSysClockFreq+0x30>
 800289a:	2b08      	cmp	r3, #8
 800289c:	d003      	beq.n	80028a6 <HAL_RCC_GetSysClockFreq+0x36>
 800289e:	e027      	b.n	80028f0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028a0:	4b19      	ldr	r3, [pc, #100]	@ (8002908 <HAL_RCC_GetSysClockFreq+0x98>)
 80028a2:	613b      	str	r3, [r7, #16]
      break;
 80028a4:	e027      	b.n	80028f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	0c9b      	lsrs	r3, r3, #18
 80028aa:	f003 030f 	and.w	r3, r3, #15
 80028ae:	4a17      	ldr	r2, [pc, #92]	@ (800290c <HAL_RCC_GetSysClockFreq+0x9c>)
 80028b0:	5cd3      	ldrb	r3, [r2, r3]
 80028b2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d010      	beq.n	80028e0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028be:	4b11      	ldr	r3, [pc, #68]	@ (8002904 <HAL_RCC_GetSysClockFreq+0x94>)
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	0c5b      	lsrs	r3, r3, #17
 80028c4:	f003 0301 	and.w	r3, r3, #1
 80028c8:	4a11      	ldr	r2, [pc, #68]	@ (8002910 <HAL_RCC_GetSysClockFreq+0xa0>)
 80028ca:	5cd3      	ldrb	r3, [r2, r3]
 80028cc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002908 <HAL_RCC_GetSysClockFreq+0x98>)
 80028d2:	fb03 f202 	mul.w	r2, r3, r2
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80028dc:	617b      	str	r3, [r7, #20]
 80028de:	e004      	b.n	80028ea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	4a0c      	ldr	r2, [pc, #48]	@ (8002914 <HAL_RCC_GetSysClockFreq+0xa4>)
 80028e4:	fb02 f303 	mul.w	r3, r2, r3
 80028e8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	613b      	str	r3, [r7, #16]
      break;
 80028ee:	e002      	b.n	80028f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028f0:	4b05      	ldr	r3, [pc, #20]	@ (8002908 <HAL_RCC_GetSysClockFreq+0x98>)
 80028f2:	613b      	str	r3, [r7, #16]
      break;
 80028f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028f6:	693b      	ldr	r3, [r7, #16]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	371c      	adds	r7, #28
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bc80      	pop	{r7}
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	40021000 	.word	0x40021000
 8002908:	007a1200 	.word	0x007a1200
 800290c:	08004564 	.word	0x08004564
 8002910:	08004574 	.word	0x08004574
 8002914:	003d0900 	.word	0x003d0900

08002918 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002920:	4b0a      	ldr	r3, [pc, #40]	@ (800294c <RCC_Delay+0x34>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a0a      	ldr	r2, [pc, #40]	@ (8002950 <RCC_Delay+0x38>)
 8002926:	fba2 2303 	umull	r2, r3, r2, r3
 800292a:	0a5b      	lsrs	r3, r3, #9
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	fb02 f303 	mul.w	r3, r2, r3
 8002932:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002934:	bf00      	nop
  }
  while (Delay --);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	1e5a      	subs	r2, r3, #1
 800293a:	60fa      	str	r2, [r7, #12]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d1f9      	bne.n	8002934 <RCC_Delay+0x1c>
}
 8002940:	bf00      	nop
 8002942:	bf00      	nop
 8002944:	3714      	adds	r7, #20
 8002946:	46bd      	mov	sp, r7
 8002948:	bc80      	pop	{r7}
 800294a:	4770      	bx	lr
 800294c:	20000084 	.word	0x20000084
 8002950:	10624dd3 	.word	0x10624dd3

08002954 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d101      	bne.n	8002966 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e041      	b.n	80029ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b00      	cmp	r3, #0
 8002970:	d106      	bne.n	8002980 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f7fe fd48 	bl	8001410 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2202      	movs	r2, #2
 8002984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	3304      	adds	r3, #4
 8002990:	4619      	mov	r1, r3
 8002992:	4610      	mov	r0, r2
 8002994:	f000 fd5a 	bl	800344c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2201      	movs	r2, #1
 800299c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2201      	movs	r2, #1
 80029d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b082      	sub	sp, #8
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d101      	bne.n	8002a04 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e041      	b.n	8002a88 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d106      	bne.n	8002a1e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f000 f839 	bl	8002a90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2202      	movs	r2, #2
 8002a22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	3304      	adds	r3, #4
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4610      	mov	r0, r2
 8002a32:	f000 fd0b 	bl	800344c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2201      	movs	r2, #1
 8002a42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2201      	movs	r2, #1
 8002a52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2201      	movs	r2, #1
 8002a5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2201      	movs	r2, #1
 8002a62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2201      	movs	r2, #1
 8002a6a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2201      	movs	r2, #1
 8002a72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2201      	movs	r2, #1
 8002a7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2201      	movs	r2, #1
 8002a82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a86:	2300      	movs	r3, #0
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3708      	adds	r7, #8
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002a98:	bf00      	nop
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bc80      	pop	{r7}
 8002aa0:	4770      	bx	lr
	...

08002aa4 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b086      	sub	sp, #24
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	607a      	str	r2, [r7, #4]
 8002ab0:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d109      	bne.n	8002ad0 <HAL_TIM_PWM_Start_DMA+0x2c>
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	bf0c      	ite	eq
 8002ac8:	2301      	moveq	r3, #1
 8002aca:	2300      	movne	r3, #0
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	e022      	b.n	8002b16 <HAL_TIM_PWM_Start_DMA+0x72>
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	2b04      	cmp	r3, #4
 8002ad4:	d109      	bne.n	8002aea <HAL_TIM_PWM_Start_DMA+0x46>
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	bf0c      	ite	eq
 8002ae2:	2301      	moveq	r3, #1
 8002ae4:	2300      	movne	r3, #0
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	e015      	b.n	8002b16 <HAL_TIM_PWM_Start_DMA+0x72>
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	2b08      	cmp	r3, #8
 8002aee:	d109      	bne.n	8002b04 <HAL_TIM_PWM_Start_DMA+0x60>
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	bf0c      	ite	eq
 8002afc:	2301      	moveq	r3, #1
 8002afe:	2300      	movne	r3, #0
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	e008      	b.n	8002b16 <HAL_TIM_PWM_Start_DMA+0x72>
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	bf0c      	ite	eq
 8002b10:	2301      	moveq	r3, #1
 8002b12:	2300      	movne	r3, #0
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	e153      	b.n	8002dc6 <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d109      	bne.n	8002b38 <HAL_TIM_PWM_Start_DMA+0x94>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	bf0c      	ite	eq
 8002b30:	2301      	moveq	r3, #1
 8002b32:	2300      	movne	r3, #0
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	e022      	b.n	8002b7e <HAL_TIM_PWM_Start_DMA+0xda>
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	2b04      	cmp	r3, #4
 8002b3c:	d109      	bne.n	8002b52 <HAL_TIM_PWM_Start_DMA+0xae>
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	bf0c      	ite	eq
 8002b4a:	2301      	moveq	r3, #1
 8002b4c:	2300      	movne	r3, #0
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	e015      	b.n	8002b7e <HAL_TIM_PWM_Start_DMA+0xda>
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	2b08      	cmp	r3, #8
 8002b56:	d109      	bne.n	8002b6c <HAL_TIM_PWM_Start_DMA+0xc8>
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	bf0c      	ite	eq
 8002b64:	2301      	moveq	r3, #1
 8002b66:	2300      	movne	r3, #0
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	e008      	b.n	8002b7e <HAL_TIM_PWM_Start_DMA+0xda>
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	bf0c      	ite	eq
 8002b78:	2301      	moveq	r3, #1
 8002b7a:	2300      	movne	r3, #0
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d024      	beq.n	8002bcc <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d002      	beq.n	8002b8e <HAL_TIM_PWM_Start_DMA+0xea>
 8002b88:	887b      	ldrh	r3, [r7, #2]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d101      	bne.n	8002b92 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e119      	b.n	8002dc6 <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d104      	bne.n	8002ba2 <HAL_TIM_PWM_Start_DMA+0xfe>
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2202      	movs	r2, #2
 8002b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ba0:	e016      	b.n	8002bd0 <HAL_TIM_PWM_Start_DMA+0x12c>
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	2b04      	cmp	r3, #4
 8002ba6:	d104      	bne.n	8002bb2 <HAL_TIM_PWM_Start_DMA+0x10e>
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2202      	movs	r2, #2
 8002bac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002bb0:	e00e      	b.n	8002bd0 <HAL_TIM_PWM_Start_DMA+0x12c>
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	2b08      	cmp	r3, #8
 8002bb6:	d104      	bne.n	8002bc2 <HAL_TIM_PWM_Start_DMA+0x11e>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2202      	movs	r2, #2
 8002bbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002bc0:	e006      	b.n	8002bd0 <HAL_TIM_PWM_Start_DMA+0x12c>
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2202      	movs	r2, #2
 8002bc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002bca:	e001      	b.n	8002bd0 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e0fa      	b.n	8002dc6 <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	2b0c      	cmp	r3, #12
 8002bd4:	f200 80ae 	bhi.w	8002d34 <HAL_TIM_PWM_Start_DMA+0x290>
 8002bd8:	a201      	add	r2, pc, #4	@ (adr r2, 8002be0 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8002bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bde:	bf00      	nop
 8002be0:	08002c15 	.word	0x08002c15
 8002be4:	08002d35 	.word	0x08002d35
 8002be8:	08002d35 	.word	0x08002d35
 8002bec:	08002d35 	.word	0x08002d35
 8002bf0:	08002c5d 	.word	0x08002c5d
 8002bf4:	08002d35 	.word	0x08002d35
 8002bf8:	08002d35 	.word	0x08002d35
 8002bfc:	08002d35 	.word	0x08002d35
 8002c00:	08002ca5 	.word	0x08002ca5
 8002c04:	08002d35 	.word	0x08002d35
 8002c08:	08002d35 	.word	0x08002d35
 8002c0c:	08002d35 	.word	0x08002d35
 8002c10:	08002ced 	.word	0x08002ced
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c18:	4a6d      	ldr	r2, [pc, #436]	@ (8002dd0 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8002c1a:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c20:	4a6c      	ldr	r2, [pc, #432]	@ (8002dd4 <HAL_TIM_PWM_Start_DMA+0x330>)
 8002c22:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c28:	4a6b      	ldr	r2, [pc, #428]	@ (8002dd8 <HAL_TIM_PWM_Start_DMA+0x334>)
 8002c2a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8002c30:	6879      	ldr	r1, [r7, #4]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	3334      	adds	r3, #52	@ 0x34
 8002c38:	461a      	mov	r2, r3
 8002c3a:	887b      	ldrh	r3, [r7, #2]
 8002c3c:	f7fe feec 	bl	8001a18 <HAL_DMA_Start_IT>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e0bd      	b.n	8002dc6 <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	68da      	ldr	r2, [r3, #12]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c58:	60da      	str	r2, [r3, #12]
      break;
 8002c5a:	e06e      	b.n	8002d3a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c60:	4a5b      	ldr	r2, [pc, #364]	@ (8002dd0 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8002c62:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c68:	4a5a      	ldr	r2, [pc, #360]	@ (8002dd4 <HAL_TIM_PWM_Start_DMA+0x330>)
 8002c6a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c70:	4a59      	ldr	r2, [pc, #356]	@ (8002dd8 <HAL_TIM_PWM_Start_DMA+0x334>)
 8002c72:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8002c78:	6879      	ldr	r1, [r7, #4]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	3338      	adds	r3, #56	@ 0x38
 8002c80:	461a      	mov	r2, r3
 8002c82:	887b      	ldrh	r3, [r7, #2]
 8002c84:	f7fe fec8 	bl	8001a18 <HAL_DMA_Start_IT>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e099      	b.n	8002dc6 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68da      	ldr	r2, [r3, #12]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002ca0:	60da      	str	r2, [r3, #12]
      break;
 8002ca2:	e04a      	b.n	8002d3a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca8:	4a49      	ldr	r2, [pc, #292]	@ (8002dd0 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8002caa:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cb0:	4a48      	ldr	r2, [pc, #288]	@ (8002dd4 <HAL_TIM_PWM_Start_DMA+0x330>)
 8002cb2:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cb8:	4a47      	ldr	r2, [pc, #284]	@ (8002dd8 <HAL_TIM_PWM_Start_DMA+0x334>)
 8002cba:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002cc0:	6879      	ldr	r1, [r7, #4]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	333c      	adds	r3, #60	@ 0x3c
 8002cc8:	461a      	mov	r2, r3
 8002cca:	887b      	ldrh	r3, [r7, #2]
 8002ccc:	f7fe fea4 	bl	8001a18 <HAL_DMA_Start_IT>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e075      	b.n	8002dc6 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	68da      	ldr	r2, [r3, #12]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ce8:	60da      	str	r2, [r3, #12]
      break;
 8002cea:	e026      	b.n	8002d3a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf0:	4a37      	ldr	r2, [pc, #220]	@ (8002dd0 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8002cf2:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf8:	4a36      	ldr	r2, [pc, #216]	@ (8002dd4 <HAL_TIM_PWM_Start_DMA+0x330>)
 8002cfa:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d00:	4a35      	ldr	r2, [pc, #212]	@ (8002dd8 <HAL_TIM_PWM_Start_DMA+0x334>)
 8002d02:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002d08:	6879      	ldr	r1, [r7, #4]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	3340      	adds	r3, #64	@ 0x40
 8002d10:	461a      	mov	r2, r3
 8002d12:	887b      	ldrh	r3, [r7, #2]
 8002d14:	f7fe fe80 	bl	8001a18 <HAL_DMA_Start_IT>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e051      	b.n	8002dc6 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68da      	ldr	r2, [r3, #12]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002d30:	60da      	str	r2, [r3, #12]
      break;
 8002d32:	e002      	b.n	8002d3a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	75fb      	strb	r3, [r7, #23]
      break;
 8002d38:	bf00      	nop
  }

  if (status == HAL_OK)
 8002d3a:	7dfb      	ldrb	r3, [r7, #23]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d141      	bne.n	8002dc4 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2201      	movs	r2, #1
 8002d46:	68b9      	ldr	r1, [r7, #8]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f000 fe0b 	bl	8003964 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a22      	ldr	r2, [pc, #136]	@ (8002ddc <HAL_TIM_PWM_Start_DMA+0x338>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d107      	bne.n	8002d68 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d66:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a1b      	ldr	r2, [pc, #108]	@ (8002ddc <HAL_TIM_PWM_Start_DMA+0x338>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d00e      	beq.n	8002d90 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d7a:	d009      	beq.n	8002d90 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a17      	ldr	r2, [pc, #92]	@ (8002de0 <HAL_TIM_PWM_Start_DMA+0x33c>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d004      	beq.n	8002d90 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a16      	ldr	r2, [pc, #88]	@ (8002de4 <HAL_TIM_PWM_Start_DMA+0x340>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d111      	bne.n	8002db4 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f003 0307 	and.w	r3, r3, #7
 8002d9a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	2b06      	cmp	r3, #6
 8002da0:	d010      	beq.n	8002dc4 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f042 0201 	orr.w	r2, r2, #1
 8002db0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002db2:	e007      	b.n	8002dc4 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f042 0201 	orr.w	r2, r2, #1
 8002dc2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002dc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3718      	adds	r7, #24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	0800333d 	.word	0x0800333d
 8002dd4:	080033e5 	.word	0x080033e5
 8002dd8:	080032ab 	.word	0x080032ab
 8002ddc:	40012c00 	.word	0x40012c00
 8002de0:	40000400 	.word	0x40000400
 8002de4:	40000800 	.word	0x40000800

08002de8 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002df2:	2300      	movs	r3, #0
 8002df4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	2b0c      	cmp	r3, #12
 8002dfa:	d855      	bhi.n	8002ea8 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8002dfc:	a201      	add	r2, pc, #4	@ (adr r2, 8002e04 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8002dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e02:	bf00      	nop
 8002e04:	08002e39 	.word	0x08002e39
 8002e08:	08002ea9 	.word	0x08002ea9
 8002e0c:	08002ea9 	.word	0x08002ea9
 8002e10:	08002ea9 	.word	0x08002ea9
 8002e14:	08002e55 	.word	0x08002e55
 8002e18:	08002ea9 	.word	0x08002ea9
 8002e1c:	08002ea9 	.word	0x08002ea9
 8002e20:	08002ea9 	.word	0x08002ea9
 8002e24:	08002e71 	.word	0x08002e71
 8002e28:	08002ea9 	.word	0x08002ea9
 8002e2c:	08002ea9 	.word	0x08002ea9
 8002e30:	08002ea9 	.word	0x08002ea9
 8002e34:	08002e8d 	.word	0x08002e8d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68da      	ldr	r2, [r3, #12]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002e46:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7fe fe43 	bl	8001ad8 <HAL_DMA_Abort_IT>
      break;
 8002e52:	e02c      	b.n	8002eae <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	68da      	ldr	r2, [r3, #12]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e62:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7fe fe35 	bl	8001ad8 <HAL_DMA_Abort_IT>
      break;
 8002e6e:	e01e      	b.n	8002eae <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	68da      	ldr	r2, [r3, #12]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e7e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7fe fe27 	bl	8001ad8 <HAL_DMA_Abort_IT>
      break;
 8002e8a:	e010      	b.n	8002eae <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	68da      	ldr	r2, [r3, #12]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002e9a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7fe fe19 	bl	8001ad8 <HAL_DMA_Abort_IT>
      break;
 8002ea6:	e002      	b.n	8002eae <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	73fb      	strb	r3, [r7, #15]
      break;
 8002eac:	bf00      	nop
  }

  if (status == HAL_OK)
 8002eae:	7bfb      	ldrb	r3, [r7, #15]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d157      	bne.n	8002f64 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	6839      	ldr	r1, [r7, #0]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f000 fd51 	bl	8003964 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a2a      	ldr	r2, [pc, #168]	@ (8002f70 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d117      	bne.n	8002efc <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6a1a      	ldr	r2, [r3, #32]
 8002ed2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d10f      	bne.n	8002efc <HAL_TIM_PWM_Stop_DMA+0x114>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6a1a      	ldr	r2, [r3, #32]
 8002ee2:	f240 4344 	movw	r3, #1092	@ 0x444
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d107      	bne.n	8002efc <HAL_TIM_PWM_Stop_DMA+0x114>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002efa:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6a1a      	ldr	r2, [r3, #32]
 8002f02:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002f06:	4013      	ands	r3, r2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d10f      	bne.n	8002f2c <HAL_TIM_PWM_Stop_DMA+0x144>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	6a1a      	ldr	r2, [r3, #32]
 8002f12:	f240 4344 	movw	r3, #1092	@ 0x444
 8002f16:	4013      	ands	r3, r2
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d107      	bne.n	8002f2c <HAL_TIM_PWM_Stop_DMA+0x144>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f022 0201 	bic.w	r2, r2, #1
 8002f2a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d104      	bne.n	8002f3c <HAL_TIM_PWM_Stop_DMA+0x154>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2201      	movs	r2, #1
 8002f36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f3a:	e013      	b.n	8002f64 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	2b04      	cmp	r3, #4
 8002f40:	d104      	bne.n	8002f4c <HAL_TIM_PWM_Stop_DMA+0x164>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2201      	movs	r2, #1
 8002f46:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f4a:	e00b      	b.n	8002f64 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	2b08      	cmp	r3, #8
 8002f50:	d104      	bne.n	8002f5c <HAL_TIM_PWM_Stop_DMA+0x174>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2201      	movs	r2, #1
 8002f56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f5a:	e003      	b.n	8002f64 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8002f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3710      	adds	r7, #16
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	40012c00 	.word	0x40012c00

08002f74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b086      	sub	sp, #24
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f80:	2300      	movs	r3, #0
 8002f82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d101      	bne.n	8002f92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002f8e:	2302      	movs	r3, #2
 8002f90:	e0ae      	b.n	80030f0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2b0c      	cmp	r3, #12
 8002f9e:	f200 809f 	bhi.w	80030e0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002fa2:	a201      	add	r2, pc, #4	@ (adr r2, 8002fa8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fa8:	08002fdd 	.word	0x08002fdd
 8002fac:	080030e1 	.word	0x080030e1
 8002fb0:	080030e1 	.word	0x080030e1
 8002fb4:	080030e1 	.word	0x080030e1
 8002fb8:	0800301d 	.word	0x0800301d
 8002fbc:	080030e1 	.word	0x080030e1
 8002fc0:	080030e1 	.word	0x080030e1
 8002fc4:	080030e1 	.word	0x080030e1
 8002fc8:	0800305f 	.word	0x0800305f
 8002fcc:	080030e1 	.word	0x080030e1
 8002fd0:	080030e1 	.word	0x080030e1
 8002fd4:	080030e1 	.word	0x080030e1
 8002fd8:	0800309f 	.word	0x0800309f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	68b9      	ldr	r1, [r7, #8]
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f000 faa0 	bl	8003528 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	699a      	ldr	r2, [r3, #24]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f042 0208 	orr.w	r2, r2, #8
 8002ff6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	699a      	ldr	r2, [r3, #24]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f022 0204 	bic.w	r2, r2, #4
 8003006:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	6999      	ldr	r1, [r3, #24]
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	691a      	ldr	r2, [r3, #16]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	430a      	orrs	r2, r1
 8003018:	619a      	str	r2, [r3, #24]
      break;
 800301a:	e064      	b.n	80030e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68b9      	ldr	r1, [r7, #8]
 8003022:	4618      	mov	r0, r3
 8003024:	f000 fae6 	bl	80035f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	699a      	ldr	r2, [r3, #24]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003036:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	699a      	ldr	r2, [r3, #24]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003046:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	6999      	ldr	r1, [r3, #24]
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	021a      	lsls	r2, r3, #8
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	430a      	orrs	r2, r1
 800305a:	619a      	str	r2, [r3, #24]
      break;
 800305c:	e043      	b.n	80030e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	68b9      	ldr	r1, [r7, #8]
 8003064:	4618      	mov	r0, r3
 8003066:	f000 fb2f 	bl	80036c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	69da      	ldr	r2, [r3, #28]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f042 0208 	orr.w	r2, r2, #8
 8003078:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	69da      	ldr	r2, [r3, #28]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f022 0204 	bic.w	r2, r2, #4
 8003088:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	69d9      	ldr	r1, [r3, #28]
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	691a      	ldr	r2, [r3, #16]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	430a      	orrs	r2, r1
 800309a:	61da      	str	r2, [r3, #28]
      break;
 800309c:	e023      	b.n	80030e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68b9      	ldr	r1, [r7, #8]
 80030a4:	4618      	mov	r0, r3
 80030a6:	f000 fb79 	bl	800379c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	69da      	ldr	r2, [r3, #28]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	69da      	ldr	r2, [r3, #28]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	69d9      	ldr	r1, [r3, #28]
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	691b      	ldr	r3, [r3, #16]
 80030d4:	021a      	lsls	r2, r3, #8
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	430a      	orrs	r2, r1
 80030dc:	61da      	str	r2, [r3, #28]
      break;
 80030de:	e002      	b.n	80030e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	75fb      	strb	r3, [r7, #23]
      break;
 80030e4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80030ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3718      	adds	r7, #24
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003102:	2300      	movs	r3, #0
 8003104:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800310c:	2b01      	cmp	r3, #1
 800310e:	d101      	bne.n	8003114 <HAL_TIM_ConfigClockSource+0x1c>
 8003110:	2302      	movs	r3, #2
 8003112:	e0b4      	b.n	800327e <HAL_TIM_ConfigClockSource+0x186>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2202      	movs	r2, #2
 8003120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003132:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800313a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68ba      	ldr	r2, [r7, #8]
 8003142:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800314c:	d03e      	beq.n	80031cc <HAL_TIM_ConfigClockSource+0xd4>
 800314e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003152:	f200 8087 	bhi.w	8003264 <HAL_TIM_ConfigClockSource+0x16c>
 8003156:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800315a:	f000 8086 	beq.w	800326a <HAL_TIM_ConfigClockSource+0x172>
 800315e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003162:	d87f      	bhi.n	8003264 <HAL_TIM_ConfigClockSource+0x16c>
 8003164:	2b70      	cmp	r3, #112	@ 0x70
 8003166:	d01a      	beq.n	800319e <HAL_TIM_ConfigClockSource+0xa6>
 8003168:	2b70      	cmp	r3, #112	@ 0x70
 800316a:	d87b      	bhi.n	8003264 <HAL_TIM_ConfigClockSource+0x16c>
 800316c:	2b60      	cmp	r3, #96	@ 0x60
 800316e:	d050      	beq.n	8003212 <HAL_TIM_ConfigClockSource+0x11a>
 8003170:	2b60      	cmp	r3, #96	@ 0x60
 8003172:	d877      	bhi.n	8003264 <HAL_TIM_ConfigClockSource+0x16c>
 8003174:	2b50      	cmp	r3, #80	@ 0x50
 8003176:	d03c      	beq.n	80031f2 <HAL_TIM_ConfigClockSource+0xfa>
 8003178:	2b50      	cmp	r3, #80	@ 0x50
 800317a:	d873      	bhi.n	8003264 <HAL_TIM_ConfigClockSource+0x16c>
 800317c:	2b40      	cmp	r3, #64	@ 0x40
 800317e:	d058      	beq.n	8003232 <HAL_TIM_ConfigClockSource+0x13a>
 8003180:	2b40      	cmp	r3, #64	@ 0x40
 8003182:	d86f      	bhi.n	8003264 <HAL_TIM_ConfigClockSource+0x16c>
 8003184:	2b30      	cmp	r3, #48	@ 0x30
 8003186:	d064      	beq.n	8003252 <HAL_TIM_ConfigClockSource+0x15a>
 8003188:	2b30      	cmp	r3, #48	@ 0x30
 800318a:	d86b      	bhi.n	8003264 <HAL_TIM_ConfigClockSource+0x16c>
 800318c:	2b20      	cmp	r3, #32
 800318e:	d060      	beq.n	8003252 <HAL_TIM_ConfigClockSource+0x15a>
 8003190:	2b20      	cmp	r3, #32
 8003192:	d867      	bhi.n	8003264 <HAL_TIM_ConfigClockSource+0x16c>
 8003194:	2b00      	cmp	r3, #0
 8003196:	d05c      	beq.n	8003252 <HAL_TIM_ConfigClockSource+0x15a>
 8003198:	2b10      	cmp	r3, #16
 800319a:	d05a      	beq.n	8003252 <HAL_TIM_ConfigClockSource+0x15a>
 800319c:	e062      	b.n	8003264 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031ae:	f000 fbba 	bl	8003926 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80031c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	68ba      	ldr	r2, [r7, #8]
 80031c8:	609a      	str	r2, [r3, #8]
      break;
 80031ca:	e04f      	b.n	800326c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031dc:	f000 fba3 	bl	8003926 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689a      	ldr	r2, [r3, #8]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031ee:	609a      	str	r2, [r3, #8]
      break;
 80031f0:	e03c      	b.n	800326c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031fe:	461a      	mov	r2, r3
 8003200:	f000 fb1a 	bl	8003838 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2150      	movs	r1, #80	@ 0x50
 800320a:	4618      	mov	r0, r3
 800320c:	f000 fb71 	bl	80038f2 <TIM_ITRx_SetConfig>
      break;
 8003210:	e02c      	b.n	800326c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800321e:	461a      	mov	r2, r3
 8003220:	f000 fb38 	bl	8003894 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2160      	movs	r1, #96	@ 0x60
 800322a:	4618      	mov	r0, r3
 800322c:	f000 fb61 	bl	80038f2 <TIM_ITRx_SetConfig>
      break;
 8003230:	e01c      	b.n	800326c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800323e:	461a      	mov	r2, r3
 8003240:	f000 fafa 	bl	8003838 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2140      	movs	r1, #64	@ 0x40
 800324a:	4618      	mov	r0, r3
 800324c:	f000 fb51 	bl	80038f2 <TIM_ITRx_SetConfig>
      break;
 8003250:	e00c      	b.n	800326c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4619      	mov	r1, r3
 800325c:	4610      	mov	r0, r2
 800325e:	f000 fb48 	bl	80038f2 <TIM_ITRx_SetConfig>
      break;
 8003262:	e003      	b.n	800326c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	73fb      	strb	r3, [r7, #15]
      break;
 8003268:	e000      	b.n	800326c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800326a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800327c:	7bfb      	ldrb	r3, [r7, #15]
}
 800327e:	4618      	mov	r0, r3
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}

08003286 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003286:	b480      	push	{r7}
 8003288:	b083      	sub	sp, #12
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800328e:	bf00      	nop
 8003290:	370c      	adds	r7, #12
 8003292:	46bd      	mov	sp, r7
 8003294:	bc80      	pop	{r7}
 8003296:	4770      	bx	lr

08003298 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80032a0:	bf00      	nop
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bc80      	pop	{r7}
 80032a8:	4770      	bx	lr

080032aa <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b084      	sub	sp, #16
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d107      	bne.n	80032d2 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2201      	movs	r2, #1
 80032c6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032d0:	e02a      	b.n	8003328 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d107      	bne.n	80032ec <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2202      	movs	r2, #2
 80032e0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2201      	movs	r2, #1
 80032e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032ea:	e01d      	b.n	8003328 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d107      	bne.n	8003306 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2204      	movs	r2, #4
 80032fa:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003304:	e010      	b.n	8003328 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	429a      	cmp	r2, r3
 800330e:	d107      	bne.n	8003320 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2208      	movs	r2, #8
 8003314:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2201      	movs	r2, #1
 800331a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800331e:	e003      	b.n	8003328 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8003328:	68f8      	ldr	r0, [r7, #12]
 800332a:	f7ff ffb5 	bl	8003298 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2200      	movs	r2, #0
 8003332:	771a      	strb	r2, [r3, #28]
}
 8003334:	bf00      	nop
 8003336:	3710      	adds	r7, #16
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}

0800333c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b084      	sub	sp, #16
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003348:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	429a      	cmp	r2, r3
 8003352:	d10b      	bne.n	800336c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2201      	movs	r2, #1
 8003358:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	699b      	ldr	r3, [r3, #24]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d136      	bne.n	80033d0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800336a:	e031      	b.n	80033d0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	429a      	cmp	r2, r3
 8003374:	d10b      	bne.n	800338e <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2202      	movs	r2, #2
 800337a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	699b      	ldr	r3, [r3, #24]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d125      	bne.n	80033d0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800338c:	e020      	b.n	80033d0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	429a      	cmp	r2, r3
 8003396:	d10b      	bne.n	80033b0 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2204      	movs	r2, #4
 800339c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d114      	bne.n	80033d0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033ae:	e00f      	b.n	80033d0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b4:	687a      	ldr	r2, [r7, #4]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d10a      	bne.n	80033d0 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2208      	movs	r2, #8
 80033be:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d103      	bne.n	80033d0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2201      	movs	r2, #1
 80033cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033d0:	68f8      	ldr	r0, [r7, #12]
 80033d2:	f7fd f889 	bl	80004e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	771a      	strb	r2, [r3, #28]
}
 80033dc:	bf00      	nop
 80033de:	3710      	adds	r7, #16
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d103      	bne.n	8003404 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2201      	movs	r2, #1
 8003400:	771a      	strb	r2, [r3, #28]
 8003402:	e019      	b.n	8003438 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	429a      	cmp	r2, r3
 800340c:	d103      	bne.n	8003416 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2202      	movs	r2, #2
 8003412:	771a      	strb	r2, [r3, #28]
 8003414:	e010      	b.n	8003438 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	429a      	cmp	r2, r3
 800341e:	d103      	bne.n	8003428 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2204      	movs	r2, #4
 8003424:	771a      	strb	r2, [r3, #28]
 8003426:	e007      	b.n	8003438 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	429a      	cmp	r2, r3
 8003430:	d102      	bne.n	8003438 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2208      	movs	r2, #8
 8003436:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f7ff ff24 	bl	8003286 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	771a      	strb	r2, [r3, #28]
}
 8003444:	bf00      	nop
 8003446:	3710      	adds	r7, #16
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4a2f      	ldr	r2, [pc, #188]	@ (800351c <TIM_Base_SetConfig+0xd0>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d00b      	beq.n	800347c <TIM_Base_SetConfig+0x30>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800346a:	d007      	beq.n	800347c <TIM_Base_SetConfig+0x30>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	4a2c      	ldr	r2, [pc, #176]	@ (8003520 <TIM_Base_SetConfig+0xd4>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d003      	beq.n	800347c <TIM_Base_SetConfig+0x30>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	4a2b      	ldr	r2, [pc, #172]	@ (8003524 <TIM_Base_SetConfig+0xd8>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d108      	bne.n	800348e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003482:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	68fa      	ldr	r2, [r7, #12]
 800348a:	4313      	orrs	r3, r2
 800348c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a22      	ldr	r2, [pc, #136]	@ (800351c <TIM_Base_SetConfig+0xd0>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d00b      	beq.n	80034ae <TIM_Base_SetConfig+0x62>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800349c:	d007      	beq.n	80034ae <TIM_Base_SetConfig+0x62>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a1f      	ldr	r2, [pc, #124]	@ (8003520 <TIM_Base_SetConfig+0xd4>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d003      	beq.n	80034ae <TIM_Base_SetConfig+0x62>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a1e      	ldr	r2, [pc, #120]	@ (8003524 <TIM_Base_SetConfig+0xd8>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d108      	bne.n	80034c0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	68fa      	ldr	r2, [r7, #12]
 80034bc:	4313      	orrs	r3, r2
 80034be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68fa      	ldr	r2, [r7, #12]
 80034d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	689a      	ldr	r2, [r3, #8]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a0d      	ldr	r2, [pc, #52]	@ (800351c <TIM_Base_SetConfig+0xd0>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d103      	bne.n	80034f4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	691a      	ldr	r2, [r3, #16]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2201      	movs	r2, #1
 80034f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	f003 0301 	and.w	r3, r3, #1
 8003502:	2b00      	cmp	r3, #0
 8003504:	d005      	beq.n	8003512 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	691b      	ldr	r3, [r3, #16]
 800350a:	f023 0201 	bic.w	r2, r3, #1
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	611a      	str	r2, [r3, #16]
  }
}
 8003512:	bf00      	nop
 8003514:	3714      	adds	r7, #20
 8003516:	46bd      	mov	sp, r7
 8003518:	bc80      	pop	{r7}
 800351a:	4770      	bx	lr
 800351c:	40012c00 	.word	0x40012c00
 8003520:	40000400 	.word	0x40000400
 8003524:	40000800 	.word	0x40000800

08003528 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003528:	b480      	push	{r7}
 800352a:	b087      	sub	sp, #28
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a1b      	ldr	r3, [r3, #32]
 8003536:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6a1b      	ldr	r3, [r3, #32]
 800353c:	f023 0201 	bic.w	r2, r3, #1
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003556:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f023 0303 	bic.w	r3, r3, #3
 800355e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	4313      	orrs	r3, r2
 8003568:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	f023 0302 	bic.w	r3, r3, #2
 8003570:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	697a      	ldr	r2, [r7, #20]
 8003578:	4313      	orrs	r3, r2
 800357a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a1c      	ldr	r2, [pc, #112]	@ (80035f0 <TIM_OC1_SetConfig+0xc8>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d10c      	bne.n	800359e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	f023 0308 	bic.w	r3, r3, #8
 800358a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	697a      	ldr	r2, [r7, #20]
 8003592:	4313      	orrs	r3, r2
 8003594:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	f023 0304 	bic.w	r3, r3, #4
 800359c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a13      	ldr	r2, [pc, #76]	@ (80035f0 <TIM_OC1_SetConfig+0xc8>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d111      	bne.n	80035ca <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80035ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80035b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	693a      	ldr	r2, [r7, #16]
 80035bc:	4313      	orrs	r3, r2
 80035be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	699b      	ldr	r3, [r3, #24]
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	693a      	ldr	r2, [r7, #16]
 80035ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685a      	ldr	r2, [r3, #4]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	697a      	ldr	r2, [r7, #20]
 80035e2:	621a      	str	r2, [r3, #32]
}
 80035e4:	bf00      	nop
 80035e6:	371c      	adds	r7, #28
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bc80      	pop	{r7}
 80035ec:	4770      	bx	lr
 80035ee:	bf00      	nop
 80035f0:	40012c00 	.word	0x40012c00

080035f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b087      	sub	sp, #28
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a1b      	ldr	r3, [r3, #32]
 8003602:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a1b      	ldr	r3, [r3, #32]
 8003608:	f023 0210 	bic.w	r2, r3, #16
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	699b      	ldr	r3, [r3, #24]
 800361a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800362a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	021b      	lsls	r3, r3, #8
 8003632:	68fa      	ldr	r2, [r7, #12]
 8003634:	4313      	orrs	r3, r2
 8003636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	f023 0320 	bic.w	r3, r3, #32
 800363e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	011b      	lsls	r3, r3, #4
 8003646:	697a      	ldr	r2, [r7, #20]
 8003648:	4313      	orrs	r3, r2
 800364a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	4a1d      	ldr	r2, [pc, #116]	@ (80036c4 <TIM_OC2_SetConfig+0xd0>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d10d      	bne.n	8003670 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800365a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	011b      	lsls	r3, r3, #4
 8003662:	697a      	ldr	r2, [r7, #20]
 8003664:	4313      	orrs	r3, r2
 8003666:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800366e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a14      	ldr	r2, [pc, #80]	@ (80036c4 <TIM_OC2_SetConfig+0xd0>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d113      	bne.n	80036a0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800367e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003686:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	4313      	orrs	r3, r2
 8003692:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	699b      	ldr	r3, [r3, #24]
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	693a      	ldr	r2, [r7, #16]
 800369c:	4313      	orrs	r3, r2
 800369e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	693a      	ldr	r2, [r7, #16]
 80036a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	68fa      	ldr	r2, [r7, #12]
 80036aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685a      	ldr	r2, [r3, #4]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	621a      	str	r2, [r3, #32]
}
 80036ba:	bf00      	nop
 80036bc:	371c      	adds	r7, #28
 80036be:	46bd      	mov	sp, r7
 80036c0:	bc80      	pop	{r7}
 80036c2:	4770      	bx	lr
 80036c4:	40012c00 	.word	0x40012c00

080036c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b087      	sub	sp, #28
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6a1b      	ldr	r3, [r3, #32]
 80036dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	69db      	ldr	r3, [r3, #28]
 80036ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f023 0303 	bic.w	r3, r3, #3
 80036fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	68fa      	ldr	r2, [r7, #12]
 8003706:	4313      	orrs	r3, r2
 8003708:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003710:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	021b      	lsls	r3, r3, #8
 8003718:	697a      	ldr	r2, [r7, #20]
 800371a:	4313      	orrs	r3, r2
 800371c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a1d      	ldr	r2, [pc, #116]	@ (8003798 <TIM_OC3_SetConfig+0xd0>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d10d      	bne.n	8003742 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800372c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	021b      	lsls	r3, r3, #8
 8003734:	697a      	ldr	r2, [r7, #20]
 8003736:	4313      	orrs	r3, r2
 8003738:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003740:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a14      	ldr	r2, [pc, #80]	@ (8003798 <TIM_OC3_SetConfig+0xd0>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d113      	bne.n	8003772 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003750:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003758:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	695b      	ldr	r3, [r3, #20]
 800375e:	011b      	lsls	r3, r3, #4
 8003760:	693a      	ldr	r2, [r7, #16]
 8003762:	4313      	orrs	r3, r2
 8003764:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	699b      	ldr	r3, [r3, #24]
 800376a:	011b      	lsls	r3, r3, #4
 800376c:	693a      	ldr	r2, [r7, #16]
 800376e:	4313      	orrs	r3, r2
 8003770:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	693a      	ldr	r2, [r7, #16]
 8003776:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	685a      	ldr	r2, [r3, #4]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	697a      	ldr	r2, [r7, #20]
 800378a:	621a      	str	r2, [r3, #32]
}
 800378c:	bf00      	nop
 800378e:	371c      	adds	r7, #28
 8003790:	46bd      	mov	sp, r7
 8003792:	bc80      	pop	{r7}
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	40012c00 	.word	0x40012c00

0800379c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800379c:	b480      	push	{r7}
 800379e:	b087      	sub	sp, #28
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a1b      	ldr	r3, [r3, #32]
 80037b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	69db      	ldr	r3, [r3, #28]
 80037c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80037ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	021b      	lsls	r3, r3, #8
 80037da:	68fa      	ldr	r2, [r7, #12]
 80037dc:	4313      	orrs	r3, r2
 80037de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80037e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	031b      	lsls	r3, r3, #12
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	4a0f      	ldr	r2, [pc, #60]	@ (8003834 <TIM_OC4_SetConfig+0x98>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d109      	bne.n	8003810 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003802:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	695b      	ldr	r3, [r3, #20]
 8003808:	019b      	lsls	r3, r3, #6
 800380a:	697a      	ldr	r2, [r7, #20]
 800380c:	4313      	orrs	r3, r2
 800380e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	697a      	ldr	r2, [r7, #20]
 8003814:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	685a      	ldr	r2, [r3, #4]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	693a      	ldr	r2, [r7, #16]
 8003828:	621a      	str	r2, [r3, #32]
}
 800382a:	bf00      	nop
 800382c:	371c      	adds	r7, #28
 800382e:	46bd      	mov	sp, r7
 8003830:	bc80      	pop	{r7}
 8003832:	4770      	bx	lr
 8003834:	40012c00 	.word	0x40012c00

08003838 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003838:	b480      	push	{r7}
 800383a:	b087      	sub	sp, #28
 800383c:	af00      	add	r7, sp, #0
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	60b9      	str	r1, [r7, #8]
 8003842:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	6a1b      	ldr	r3, [r3, #32]
 8003848:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6a1b      	ldr	r3, [r3, #32]
 800384e:	f023 0201 	bic.w	r2, r3, #1
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	699b      	ldr	r3, [r3, #24]
 800385a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003862:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	011b      	lsls	r3, r3, #4
 8003868:	693a      	ldr	r2, [r7, #16]
 800386a:	4313      	orrs	r3, r2
 800386c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	f023 030a 	bic.w	r3, r3, #10
 8003874:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	4313      	orrs	r3, r2
 800387c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	693a      	ldr	r2, [r7, #16]
 8003882:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	621a      	str	r2, [r3, #32]
}
 800388a:	bf00      	nop
 800388c:	371c      	adds	r7, #28
 800388e:	46bd      	mov	sp, r7
 8003890:	bc80      	pop	{r7}
 8003892:	4770      	bx	lr

08003894 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003894:	b480      	push	{r7}
 8003896:	b087      	sub	sp, #28
 8003898:	af00      	add	r7, sp, #0
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	60b9      	str	r1, [r7, #8]
 800389e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	6a1b      	ldr	r3, [r3, #32]
 80038aa:	f023 0210 	bic.w	r2, r3, #16
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80038be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	031b      	lsls	r3, r3, #12
 80038c4:	693a      	ldr	r2, [r7, #16]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80038d0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	011b      	lsls	r3, r3, #4
 80038d6:	697a      	ldr	r2, [r7, #20]
 80038d8:	4313      	orrs	r3, r2
 80038da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	693a      	ldr	r2, [r7, #16]
 80038e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	621a      	str	r2, [r3, #32]
}
 80038e8:	bf00      	nop
 80038ea:	371c      	adds	r7, #28
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bc80      	pop	{r7}
 80038f0:	4770      	bx	lr

080038f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80038f2:	b480      	push	{r7}
 80038f4:	b085      	sub	sp, #20
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	6078      	str	r0, [r7, #4]
 80038fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003908:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800390a:	683a      	ldr	r2, [r7, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	4313      	orrs	r3, r2
 8003910:	f043 0307 	orr.w	r3, r3, #7
 8003914:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	609a      	str	r2, [r3, #8]
}
 800391c:	bf00      	nop
 800391e:	3714      	adds	r7, #20
 8003920:	46bd      	mov	sp, r7
 8003922:	bc80      	pop	{r7}
 8003924:	4770      	bx	lr

08003926 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003926:	b480      	push	{r7}
 8003928:	b087      	sub	sp, #28
 800392a:	af00      	add	r7, sp, #0
 800392c:	60f8      	str	r0, [r7, #12]
 800392e:	60b9      	str	r1, [r7, #8]
 8003930:	607a      	str	r2, [r7, #4]
 8003932:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003940:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	021a      	lsls	r2, r3, #8
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	431a      	orrs	r2, r3
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	4313      	orrs	r3, r2
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	4313      	orrs	r3, r2
 8003952:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	609a      	str	r2, [r3, #8]
}
 800395a:	bf00      	nop
 800395c:	371c      	adds	r7, #28
 800395e:	46bd      	mov	sp, r7
 8003960:	bc80      	pop	{r7}
 8003962:	4770      	bx	lr

08003964 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003964:	b480      	push	{r7}
 8003966:	b087      	sub	sp, #28
 8003968:	af00      	add	r7, sp, #0
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	60b9      	str	r1, [r7, #8]
 800396e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	f003 031f 	and.w	r3, r3, #31
 8003976:	2201      	movs	r2, #1
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6a1a      	ldr	r2, [r3, #32]
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	43db      	mvns	r3, r3
 8003986:	401a      	ands	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6a1a      	ldr	r2, [r3, #32]
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	f003 031f 	and.w	r3, r3, #31
 8003996:	6879      	ldr	r1, [r7, #4]
 8003998:	fa01 f303 	lsl.w	r3, r1, r3
 800399c:	431a      	orrs	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	621a      	str	r2, [r3, #32]
}
 80039a2:	bf00      	nop
 80039a4:	371c      	adds	r7, #28
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bc80      	pop	{r7}
 80039aa:	4770      	bx	lr

080039ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b085      	sub	sp, #20
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d101      	bne.n	80039c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039c0:	2302      	movs	r3, #2
 80039c2:	e046      	b.n	8003a52 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2202      	movs	r2, #2
 80039d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68fa      	ldr	r2, [r7, #12]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a16      	ldr	r2, [pc, #88]	@ (8003a5c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d00e      	beq.n	8003a26 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a10:	d009      	beq.n	8003a26 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a12      	ldr	r2, [pc, #72]	@ (8003a60 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d004      	beq.n	8003a26 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a10      	ldr	r2, [pc, #64]	@ (8003a64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d10c      	bne.n	8003a40 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	68ba      	ldr	r2, [r7, #8]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68ba      	ldr	r2, [r7, #8]
 8003a3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3714      	adds	r7, #20
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bc80      	pop	{r7}
 8003a5a:	4770      	bx	lr
 8003a5c:	40012c00 	.word	0x40012c00
 8003a60:	40000400 	.word	0x40000400
 8003a64:	40000800 	.word	0x40000800

08003a68 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003a72:	2300      	movs	r3, #0
 8003a74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d101      	bne.n	8003a84 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003a80:	2302      	movs	r3, #2
 8003a82:	e03d      	b.n	8003b00 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	69db      	ldr	r3, [r3, #28]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3714      	adds	r7, #20
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bc80      	pop	{r7}
 8003b08:	4770      	bx	lr
	...

08003b0c <sniprintf>:
 8003b0c:	b40c      	push	{r2, r3}
 8003b0e:	b530      	push	{r4, r5, lr}
 8003b10:	4b18      	ldr	r3, [pc, #96]	@ (8003b74 <sniprintf+0x68>)
 8003b12:	1e0c      	subs	r4, r1, #0
 8003b14:	681d      	ldr	r5, [r3, #0]
 8003b16:	b09d      	sub	sp, #116	@ 0x74
 8003b18:	da08      	bge.n	8003b2c <sniprintf+0x20>
 8003b1a:	238b      	movs	r3, #139	@ 0x8b
 8003b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b20:	602b      	str	r3, [r5, #0]
 8003b22:	b01d      	add	sp, #116	@ 0x74
 8003b24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b28:	b002      	add	sp, #8
 8003b2a:	4770      	bx	lr
 8003b2c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003b30:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003b34:	f04f 0300 	mov.w	r3, #0
 8003b38:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003b3a:	bf0c      	ite	eq
 8003b3c:	4623      	moveq	r3, r4
 8003b3e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003b42:	9304      	str	r3, [sp, #16]
 8003b44:	9307      	str	r3, [sp, #28]
 8003b46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003b4a:	9002      	str	r0, [sp, #8]
 8003b4c:	9006      	str	r0, [sp, #24]
 8003b4e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003b52:	4628      	mov	r0, r5
 8003b54:	ab21      	add	r3, sp, #132	@ 0x84
 8003b56:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003b58:	a902      	add	r1, sp, #8
 8003b5a:	9301      	str	r3, [sp, #4]
 8003b5c:	f000 f992 	bl	8003e84 <_svfiprintf_r>
 8003b60:	1c43      	adds	r3, r0, #1
 8003b62:	bfbc      	itt	lt
 8003b64:	238b      	movlt	r3, #139	@ 0x8b
 8003b66:	602b      	strlt	r3, [r5, #0]
 8003b68:	2c00      	cmp	r4, #0
 8003b6a:	d0da      	beq.n	8003b22 <sniprintf+0x16>
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	9b02      	ldr	r3, [sp, #8]
 8003b70:	701a      	strb	r2, [r3, #0]
 8003b72:	e7d6      	b.n	8003b22 <sniprintf+0x16>
 8003b74:	20000090 	.word	0x20000090

08003b78 <memset>:
 8003b78:	4603      	mov	r3, r0
 8003b7a:	4402      	add	r2, r0
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d100      	bne.n	8003b82 <memset+0xa>
 8003b80:	4770      	bx	lr
 8003b82:	f803 1b01 	strb.w	r1, [r3], #1
 8003b86:	e7f9      	b.n	8003b7c <memset+0x4>

08003b88 <__errno>:
 8003b88:	4b01      	ldr	r3, [pc, #4]	@ (8003b90 <__errno+0x8>)
 8003b8a:	6818      	ldr	r0, [r3, #0]
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop
 8003b90:	20000090 	.word	0x20000090

08003b94 <__libc_init_array>:
 8003b94:	b570      	push	{r4, r5, r6, lr}
 8003b96:	2600      	movs	r6, #0
 8003b98:	4d0c      	ldr	r5, [pc, #48]	@ (8003bcc <__libc_init_array+0x38>)
 8003b9a:	4c0d      	ldr	r4, [pc, #52]	@ (8003bd0 <__libc_init_array+0x3c>)
 8003b9c:	1b64      	subs	r4, r4, r5
 8003b9e:	10a4      	asrs	r4, r4, #2
 8003ba0:	42a6      	cmp	r6, r4
 8003ba2:	d109      	bne.n	8003bb8 <__libc_init_array+0x24>
 8003ba4:	f000 fc76 	bl	8004494 <_init>
 8003ba8:	2600      	movs	r6, #0
 8003baa:	4d0a      	ldr	r5, [pc, #40]	@ (8003bd4 <__libc_init_array+0x40>)
 8003bac:	4c0a      	ldr	r4, [pc, #40]	@ (8003bd8 <__libc_init_array+0x44>)
 8003bae:	1b64      	subs	r4, r4, r5
 8003bb0:	10a4      	asrs	r4, r4, #2
 8003bb2:	42a6      	cmp	r6, r4
 8003bb4:	d105      	bne.n	8003bc2 <__libc_init_array+0x2e>
 8003bb6:	bd70      	pop	{r4, r5, r6, pc}
 8003bb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bbc:	4798      	blx	r3
 8003bbe:	3601      	adds	r6, #1
 8003bc0:	e7ee      	b.n	8003ba0 <__libc_init_array+0xc>
 8003bc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bc6:	4798      	blx	r3
 8003bc8:	3601      	adds	r6, #1
 8003bca:	e7f2      	b.n	8003bb2 <__libc_init_array+0x1e>
 8003bcc:	080045b4 	.word	0x080045b4
 8003bd0:	080045b4 	.word	0x080045b4
 8003bd4:	080045b4 	.word	0x080045b4
 8003bd8:	080045b8 	.word	0x080045b8

08003bdc <__retarget_lock_acquire_recursive>:
 8003bdc:	4770      	bx	lr

08003bde <__retarget_lock_release_recursive>:
 8003bde:	4770      	bx	lr

08003be0 <_free_r>:
 8003be0:	b538      	push	{r3, r4, r5, lr}
 8003be2:	4605      	mov	r5, r0
 8003be4:	2900      	cmp	r1, #0
 8003be6:	d040      	beq.n	8003c6a <_free_r+0x8a>
 8003be8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bec:	1f0c      	subs	r4, r1, #4
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	bfb8      	it	lt
 8003bf2:	18e4      	addlt	r4, r4, r3
 8003bf4:	f000 f8de 	bl	8003db4 <__malloc_lock>
 8003bf8:	4a1c      	ldr	r2, [pc, #112]	@ (8003c6c <_free_r+0x8c>)
 8003bfa:	6813      	ldr	r3, [r2, #0]
 8003bfc:	b933      	cbnz	r3, 8003c0c <_free_r+0x2c>
 8003bfe:	6063      	str	r3, [r4, #4]
 8003c00:	6014      	str	r4, [r2, #0]
 8003c02:	4628      	mov	r0, r5
 8003c04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c08:	f000 b8da 	b.w	8003dc0 <__malloc_unlock>
 8003c0c:	42a3      	cmp	r3, r4
 8003c0e:	d908      	bls.n	8003c22 <_free_r+0x42>
 8003c10:	6820      	ldr	r0, [r4, #0]
 8003c12:	1821      	adds	r1, r4, r0
 8003c14:	428b      	cmp	r3, r1
 8003c16:	bf01      	itttt	eq
 8003c18:	6819      	ldreq	r1, [r3, #0]
 8003c1a:	685b      	ldreq	r3, [r3, #4]
 8003c1c:	1809      	addeq	r1, r1, r0
 8003c1e:	6021      	streq	r1, [r4, #0]
 8003c20:	e7ed      	b.n	8003bfe <_free_r+0x1e>
 8003c22:	461a      	mov	r2, r3
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	b10b      	cbz	r3, 8003c2c <_free_r+0x4c>
 8003c28:	42a3      	cmp	r3, r4
 8003c2a:	d9fa      	bls.n	8003c22 <_free_r+0x42>
 8003c2c:	6811      	ldr	r1, [r2, #0]
 8003c2e:	1850      	adds	r0, r2, r1
 8003c30:	42a0      	cmp	r0, r4
 8003c32:	d10b      	bne.n	8003c4c <_free_r+0x6c>
 8003c34:	6820      	ldr	r0, [r4, #0]
 8003c36:	4401      	add	r1, r0
 8003c38:	1850      	adds	r0, r2, r1
 8003c3a:	4283      	cmp	r3, r0
 8003c3c:	6011      	str	r1, [r2, #0]
 8003c3e:	d1e0      	bne.n	8003c02 <_free_r+0x22>
 8003c40:	6818      	ldr	r0, [r3, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	4408      	add	r0, r1
 8003c46:	6010      	str	r0, [r2, #0]
 8003c48:	6053      	str	r3, [r2, #4]
 8003c4a:	e7da      	b.n	8003c02 <_free_r+0x22>
 8003c4c:	d902      	bls.n	8003c54 <_free_r+0x74>
 8003c4e:	230c      	movs	r3, #12
 8003c50:	602b      	str	r3, [r5, #0]
 8003c52:	e7d6      	b.n	8003c02 <_free_r+0x22>
 8003c54:	6820      	ldr	r0, [r4, #0]
 8003c56:	1821      	adds	r1, r4, r0
 8003c58:	428b      	cmp	r3, r1
 8003c5a:	bf01      	itttt	eq
 8003c5c:	6819      	ldreq	r1, [r3, #0]
 8003c5e:	685b      	ldreq	r3, [r3, #4]
 8003c60:	1809      	addeq	r1, r1, r0
 8003c62:	6021      	streq	r1, [r4, #0]
 8003c64:	6063      	str	r3, [r4, #4]
 8003c66:	6054      	str	r4, [r2, #4]
 8003c68:	e7cb      	b.n	8003c02 <_free_r+0x22>
 8003c6a:	bd38      	pop	{r3, r4, r5, pc}
 8003c6c:	20001064 	.word	0x20001064

08003c70 <sbrk_aligned>:
 8003c70:	b570      	push	{r4, r5, r6, lr}
 8003c72:	4e0f      	ldr	r6, [pc, #60]	@ (8003cb0 <sbrk_aligned+0x40>)
 8003c74:	460c      	mov	r4, r1
 8003c76:	6831      	ldr	r1, [r6, #0]
 8003c78:	4605      	mov	r5, r0
 8003c7a:	b911      	cbnz	r1, 8003c82 <sbrk_aligned+0x12>
 8003c7c:	f000 fba8 	bl	80043d0 <_sbrk_r>
 8003c80:	6030      	str	r0, [r6, #0]
 8003c82:	4621      	mov	r1, r4
 8003c84:	4628      	mov	r0, r5
 8003c86:	f000 fba3 	bl	80043d0 <_sbrk_r>
 8003c8a:	1c43      	adds	r3, r0, #1
 8003c8c:	d103      	bne.n	8003c96 <sbrk_aligned+0x26>
 8003c8e:	f04f 34ff 	mov.w	r4, #4294967295
 8003c92:	4620      	mov	r0, r4
 8003c94:	bd70      	pop	{r4, r5, r6, pc}
 8003c96:	1cc4      	adds	r4, r0, #3
 8003c98:	f024 0403 	bic.w	r4, r4, #3
 8003c9c:	42a0      	cmp	r0, r4
 8003c9e:	d0f8      	beq.n	8003c92 <sbrk_aligned+0x22>
 8003ca0:	1a21      	subs	r1, r4, r0
 8003ca2:	4628      	mov	r0, r5
 8003ca4:	f000 fb94 	bl	80043d0 <_sbrk_r>
 8003ca8:	3001      	adds	r0, #1
 8003caa:	d1f2      	bne.n	8003c92 <sbrk_aligned+0x22>
 8003cac:	e7ef      	b.n	8003c8e <sbrk_aligned+0x1e>
 8003cae:	bf00      	nop
 8003cb0:	20001060 	.word	0x20001060

08003cb4 <_malloc_r>:
 8003cb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cb8:	1ccd      	adds	r5, r1, #3
 8003cba:	f025 0503 	bic.w	r5, r5, #3
 8003cbe:	3508      	adds	r5, #8
 8003cc0:	2d0c      	cmp	r5, #12
 8003cc2:	bf38      	it	cc
 8003cc4:	250c      	movcc	r5, #12
 8003cc6:	2d00      	cmp	r5, #0
 8003cc8:	4606      	mov	r6, r0
 8003cca:	db01      	blt.n	8003cd0 <_malloc_r+0x1c>
 8003ccc:	42a9      	cmp	r1, r5
 8003cce:	d904      	bls.n	8003cda <_malloc_r+0x26>
 8003cd0:	230c      	movs	r3, #12
 8003cd2:	6033      	str	r3, [r6, #0]
 8003cd4:	2000      	movs	r0, #0
 8003cd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003db0 <_malloc_r+0xfc>
 8003cde:	f000 f869 	bl	8003db4 <__malloc_lock>
 8003ce2:	f8d8 3000 	ldr.w	r3, [r8]
 8003ce6:	461c      	mov	r4, r3
 8003ce8:	bb44      	cbnz	r4, 8003d3c <_malloc_r+0x88>
 8003cea:	4629      	mov	r1, r5
 8003cec:	4630      	mov	r0, r6
 8003cee:	f7ff ffbf 	bl	8003c70 <sbrk_aligned>
 8003cf2:	1c43      	adds	r3, r0, #1
 8003cf4:	4604      	mov	r4, r0
 8003cf6:	d158      	bne.n	8003daa <_malloc_r+0xf6>
 8003cf8:	f8d8 4000 	ldr.w	r4, [r8]
 8003cfc:	4627      	mov	r7, r4
 8003cfe:	2f00      	cmp	r7, #0
 8003d00:	d143      	bne.n	8003d8a <_malloc_r+0xd6>
 8003d02:	2c00      	cmp	r4, #0
 8003d04:	d04b      	beq.n	8003d9e <_malloc_r+0xea>
 8003d06:	6823      	ldr	r3, [r4, #0]
 8003d08:	4639      	mov	r1, r7
 8003d0a:	4630      	mov	r0, r6
 8003d0c:	eb04 0903 	add.w	r9, r4, r3
 8003d10:	f000 fb5e 	bl	80043d0 <_sbrk_r>
 8003d14:	4581      	cmp	r9, r0
 8003d16:	d142      	bne.n	8003d9e <_malloc_r+0xea>
 8003d18:	6821      	ldr	r1, [r4, #0]
 8003d1a:	4630      	mov	r0, r6
 8003d1c:	1a6d      	subs	r5, r5, r1
 8003d1e:	4629      	mov	r1, r5
 8003d20:	f7ff ffa6 	bl	8003c70 <sbrk_aligned>
 8003d24:	3001      	adds	r0, #1
 8003d26:	d03a      	beq.n	8003d9e <_malloc_r+0xea>
 8003d28:	6823      	ldr	r3, [r4, #0]
 8003d2a:	442b      	add	r3, r5
 8003d2c:	6023      	str	r3, [r4, #0]
 8003d2e:	f8d8 3000 	ldr.w	r3, [r8]
 8003d32:	685a      	ldr	r2, [r3, #4]
 8003d34:	bb62      	cbnz	r2, 8003d90 <_malloc_r+0xdc>
 8003d36:	f8c8 7000 	str.w	r7, [r8]
 8003d3a:	e00f      	b.n	8003d5c <_malloc_r+0xa8>
 8003d3c:	6822      	ldr	r2, [r4, #0]
 8003d3e:	1b52      	subs	r2, r2, r5
 8003d40:	d420      	bmi.n	8003d84 <_malloc_r+0xd0>
 8003d42:	2a0b      	cmp	r2, #11
 8003d44:	d917      	bls.n	8003d76 <_malloc_r+0xc2>
 8003d46:	1961      	adds	r1, r4, r5
 8003d48:	42a3      	cmp	r3, r4
 8003d4a:	6025      	str	r5, [r4, #0]
 8003d4c:	bf18      	it	ne
 8003d4e:	6059      	strne	r1, [r3, #4]
 8003d50:	6863      	ldr	r3, [r4, #4]
 8003d52:	bf08      	it	eq
 8003d54:	f8c8 1000 	streq.w	r1, [r8]
 8003d58:	5162      	str	r2, [r4, r5]
 8003d5a:	604b      	str	r3, [r1, #4]
 8003d5c:	4630      	mov	r0, r6
 8003d5e:	f000 f82f 	bl	8003dc0 <__malloc_unlock>
 8003d62:	f104 000b 	add.w	r0, r4, #11
 8003d66:	1d23      	adds	r3, r4, #4
 8003d68:	f020 0007 	bic.w	r0, r0, #7
 8003d6c:	1ac2      	subs	r2, r0, r3
 8003d6e:	bf1c      	itt	ne
 8003d70:	1a1b      	subne	r3, r3, r0
 8003d72:	50a3      	strne	r3, [r4, r2]
 8003d74:	e7af      	b.n	8003cd6 <_malloc_r+0x22>
 8003d76:	6862      	ldr	r2, [r4, #4]
 8003d78:	42a3      	cmp	r3, r4
 8003d7a:	bf0c      	ite	eq
 8003d7c:	f8c8 2000 	streq.w	r2, [r8]
 8003d80:	605a      	strne	r2, [r3, #4]
 8003d82:	e7eb      	b.n	8003d5c <_malloc_r+0xa8>
 8003d84:	4623      	mov	r3, r4
 8003d86:	6864      	ldr	r4, [r4, #4]
 8003d88:	e7ae      	b.n	8003ce8 <_malloc_r+0x34>
 8003d8a:	463c      	mov	r4, r7
 8003d8c:	687f      	ldr	r7, [r7, #4]
 8003d8e:	e7b6      	b.n	8003cfe <_malloc_r+0x4a>
 8003d90:	461a      	mov	r2, r3
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	42a3      	cmp	r3, r4
 8003d96:	d1fb      	bne.n	8003d90 <_malloc_r+0xdc>
 8003d98:	2300      	movs	r3, #0
 8003d9a:	6053      	str	r3, [r2, #4]
 8003d9c:	e7de      	b.n	8003d5c <_malloc_r+0xa8>
 8003d9e:	230c      	movs	r3, #12
 8003da0:	4630      	mov	r0, r6
 8003da2:	6033      	str	r3, [r6, #0]
 8003da4:	f000 f80c 	bl	8003dc0 <__malloc_unlock>
 8003da8:	e794      	b.n	8003cd4 <_malloc_r+0x20>
 8003daa:	6005      	str	r5, [r0, #0]
 8003dac:	e7d6      	b.n	8003d5c <_malloc_r+0xa8>
 8003dae:	bf00      	nop
 8003db0:	20001064 	.word	0x20001064

08003db4 <__malloc_lock>:
 8003db4:	4801      	ldr	r0, [pc, #4]	@ (8003dbc <__malloc_lock+0x8>)
 8003db6:	f7ff bf11 	b.w	8003bdc <__retarget_lock_acquire_recursive>
 8003dba:	bf00      	nop
 8003dbc:	2000105c 	.word	0x2000105c

08003dc0 <__malloc_unlock>:
 8003dc0:	4801      	ldr	r0, [pc, #4]	@ (8003dc8 <__malloc_unlock+0x8>)
 8003dc2:	f7ff bf0c 	b.w	8003bde <__retarget_lock_release_recursive>
 8003dc6:	bf00      	nop
 8003dc8:	2000105c 	.word	0x2000105c

08003dcc <__ssputs_r>:
 8003dcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003dd0:	461f      	mov	r7, r3
 8003dd2:	688e      	ldr	r6, [r1, #8]
 8003dd4:	4682      	mov	sl, r0
 8003dd6:	42be      	cmp	r6, r7
 8003dd8:	460c      	mov	r4, r1
 8003dda:	4690      	mov	r8, r2
 8003ddc:	680b      	ldr	r3, [r1, #0]
 8003dde:	d82d      	bhi.n	8003e3c <__ssputs_r+0x70>
 8003de0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003de4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003de8:	d026      	beq.n	8003e38 <__ssputs_r+0x6c>
 8003dea:	6965      	ldr	r5, [r4, #20]
 8003dec:	6909      	ldr	r1, [r1, #16]
 8003dee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003df2:	eba3 0901 	sub.w	r9, r3, r1
 8003df6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003dfa:	1c7b      	adds	r3, r7, #1
 8003dfc:	444b      	add	r3, r9
 8003dfe:	106d      	asrs	r5, r5, #1
 8003e00:	429d      	cmp	r5, r3
 8003e02:	bf38      	it	cc
 8003e04:	461d      	movcc	r5, r3
 8003e06:	0553      	lsls	r3, r2, #21
 8003e08:	d527      	bpl.n	8003e5a <__ssputs_r+0x8e>
 8003e0a:	4629      	mov	r1, r5
 8003e0c:	f7ff ff52 	bl	8003cb4 <_malloc_r>
 8003e10:	4606      	mov	r6, r0
 8003e12:	b360      	cbz	r0, 8003e6e <__ssputs_r+0xa2>
 8003e14:	464a      	mov	r2, r9
 8003e16:	6921      	ldr	r1, [r4, #16]
 8003e18:	f000 faf8 	bl	800440c <memcpy>
 8003e1c:	89a3      	ldrh	r3, [r4, #12]
 8003e1e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003e22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e26:	81a3      	strh	r3, [r4, #12]
 8003e28:	6126      	str	r6, [r4, #16]
 8003e2a:	444e      	add	r6, r9
 8003e2c:	6026      	str	r6, [r4, #0]
 8003e2e:	463e      	mov	r6, r7
 8003e30:	6165      	str	r5, [r4, #20]
 8003e32:	eba5 0509 	sub.w	r5, r5, r9
 8003e36:	60a5      	str	r5, [r4, #8]
 8003e38:	42be      	cmp	r6, r7
 8003e3a:	d900      	bls.n	8003e3e <__ssputs_r+0x72>
 8003e3c:	463e      	mov	r6, r7
 8003e3e:	4632      	mov	r2, r6
 8003e40:	4641      	mov	r1, r8
 8003e42:	6820      	ldr	r0, [r4, #0]
 8003e44:	f000 faaa 	bl	800439c <memmove>
 8003e48:	2000      	movs	r0, #0
 8003e4a:	68a3      	ldr	r3, [r4, #8]
 8003e4c:	1b9b      	subs	r3, r3, r6
 8003e4e:	60a3      	str	r3, [r4, #8]
 8003e50:	6823      	ldr	r3, [r4, #0]
 8003e52:	4433      	add	r3, r6
 8003e54:	6023      	str	r3, [r4, #0]
 8003e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e5a:	462a      	mov	r2, r5
 8003e5c:	f000 fae4 	bl	8004428 <_realloc_r>
 8003e60:	4606      	mov	r6, r0
 8003e62:	2800      	cmp	r0, #0
 8003e64:	d1e0      	bne.n	8003e28 <__ssputs_r+0x5c>
 8003e66:	4650      	mov	r0, sl
 8003e68:	6921      	ldr	r1, [r4, #16]
 8003e6a:	f7ff feb9 	bl	8003be0 <_free_r>
 8003e6e:	230c      	movs	r3, #12
 8003e70:	f8ca 3000 	str.w	r3, [sl]
 8003e74:	89a3      	ldrh	r3, [r4, #12]
 8003e76:	f04f 30ff 	mov.w	r0, #4294967295
 8003e7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e7e:	81a3      	strh	r3, [r4, #12]
 8003e80:	e7e9      	b.n	8003e56 <__ssputs_r+0x8a>
	...

08003e84 <_svfiprintf_r>:
 8003e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e88:	4698      	mov	r8, r3
 8003e8a:	898b      	ldrh	r3, [r1, #12]
 8003e8c:	4607      	mov	r7, r0
 8003e8e:	061b      	lsls	r3, r3, #24
 8003e90:	460d      	mov	r5, r1
 8003e92:	4614      	mov	r4, r2
 8003e94:	b09d      	sub	sp, #116	@ 0x74
 8003e96:	d510      	bpl.n	8003eba <_svfiprintf_r+0x36>
 8003e98:	690b      	ldr	r3, [r1, #16]
 8003e9a:	b973      	cbnz	r3, 8003eba <_svfiprintf_r+0x36>
 8003e9c:	2140      	movs	r1, #64	@ 0x40
 8003e9e:	f7ff ff09 	bl	8003cb4 <_malloc_r>
 8003ea2:	6028      	str	r0, [r5, #0]
 8003ea4:	6128      	str	r0, [r5, #16]
 8003ea6:	b930      	cbnz	r0, 8003eb6 <_svfiprintf_r+0x32>
 8003ea8:	230c      	movs	r3, #12
 8003eaa:	603b      	str	r3, [r7, #0]
 8003eac:	f04f 30ff 	mov.w	r0, #4294967295
 8003eb0:	b01d      	add	sp, #116	@ 0x74
 8003eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eb6:	2340      	movs	r3, #64	@ 0x40
 8003eb8:	616b      	str	r3, [r5, #20]
 8003eba:	2300      	movs	r3, #0
 8003ebc:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ebe:	2320      	movs	r3, #32
 8003ec0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003ec4:	2330      	movs	r3, #48	@ 0x30
 8003ec6:	f04f 0901 	mov.w	r9, #1
 8003eca:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ece:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004068 <_svfiprintf_r+0x1e4>
 8003ed2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003ed6:	4623      	mov	r3, r4
 8003ed8:	469a      	mov	sl, r3
 8003eda:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ede:	b10a      	cbz	r2, 8003ee4 <_svfiprintf_r+0x60>
 8003ee0:	2a25      	cmp	r2, #37	@ 0x25
 8003ee2:	d1f9      	bne.n	8003ed8 <_svfiprintf_r+0x54>
 8003ee4:	ebba 0b04 	subs.w	fp, sl, r4
 8003ee8:	d00b      	beq.n	8003f02 <_svfiprintf_r+0x7e>
 8003eea:	465b      	mov	r3, fp
 8003eec:	4622      	mov	r2, r4
 8003eee:	4629      	mov	r1, r5
 8003ef0:	4638      	mov	r0, r7
 8003ef2:	f7ff ff6b 	bl	8003dcc <__ssputs_r>
 8003ef6:	3001      	adds	r0, #1
 8003ef8:	f000 80a7 	beq.w	800404a <_svfiprintf_r+0x1c6>
 8003efc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003efe:	445a      	add	r2, fp
 8003f00:	9209      	str	r2, [sp, #36]	@ 0x24
 8003f02:	f89a 3000 	ldrb.w	r3, [sl]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f000 809f 	beq.w	800404a <_svfiprintf_r+0x1c6>
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	f04f 32ff 	mov.w	r2, #4294967295
 8003f12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f16:	f10a 0a01 	add.w	sl, sl, #1
 8003f1a:	9304      	str	r3, [sp, #16]
 8003f1c:	9307      	str	r3, [sp, #28]
 8003f1e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003f22:	931a      	str	r3, [sp, #104]	@ 0x68
 8003f24:	4654      	mov	r4, sl
 8003f26:	2205      	movs	r2, #5
 8003f28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f2c:	484e      	ldr	r0, [pc, #312]	@ (8004068 <_svfiprintf_r+0x1e4>)
 8003f2e:	f000 fa5f 	bl	80043f0 <memchr>
 8003f32:	9a04      	ldr	r2, [sp, #16]
 8003f34:	b9d8      	cbnz	r0, 8003f6e <_svfiprintf_r+0xea>
 8003f36:	06d0      	lsls	r0, r2, #27
 8003f38:	bf44      	itt	mi
 8003f3a:	2320      	movmi	r3, #32
 8003f3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f40:	0711      	lsls	r1, r2, #28
 8003f42:	bf44      	itt	mi
 8003f44:	232b      	movmi	r3, #43	@ 0x2b
 8003f46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f4a:	f89a 3000 	ldrb.w	r3, [sl]
 8003f4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f50:	d015      	beq.n	8003f7e <_svfiprintf_r+0xfa>
 8003f52:	4654      	mov	r4, sl
 8003f54:	2000      	movs	r0, #0
 8003f56:	f04f 0c0a 	mov.w	ip, #10
 8003f5a:	9a07      	ldr	r2, [sp, #28]
 8003f5c:	4621      	mov	r1, r4
 8003f5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f62:	3b30      	subs	r3, #48	@ 0x30
 8003f64:	2b09      	cmp	r3, #9
 8003f66:	d94b      	bls.n	8004000 <_svfiprintf_r+0x17c>
 8003f68:	b1b0      	cbz	r0, 8003f98 <_svfiprintf_r+0x114>
 8003f6a:	9207      	str	r2, [sp, #28]
 8003f6c:	e014      	b.n	8003f98 <_svfiprintf_r+0x114>
 8003f6e:	eba0 0308 	sub.w	r3, r0, r8
 8003f72:	fa09 f303 	lsl.w	r3, r9, r3
 8003f76:	4313      	orrs	r3, r2
 8003f78:	46a2      	mov	sl, r4
 8003f7a:	9304      	str	r3, [sp, #16]
 8003f7c:	e7d2      	b.n	8003f24 <_svfiprintf_r+0xa0>
 8003f7e:	9b03      	ldr	r3, [sp, #12]
 8003f80:	1d19      	adds	r1, r3, #4
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	9103      	str	r1, [sp, #12]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	bfbb      	ittet	lt
 8003f8a:	425b      	neglt	r3, r3
 8003f8c:	f042 0202 	orrlt.w	r2, r2, #2
 8003f90:	9307      	strge	r3, [sp, #28]
 8003f92:	9307      	strlt	r3, [sp, #28]
 8003f94:	bfb8      	it	lt
 8003f96:	9204      	strlt	r2, [sp, #16]
 8003f98:	7823      	ldrb	r3, [r4, #0]
 8003f9a:	2b2e      	cmp	r3, #46	@ 0x2e
 8003f9c:	d10a      	bne.n	8003fb4 <_svfiprintf_r+0x130>
 8003f9e:	7863      	ldrb	r3, [r4, #1]
 8003fa0:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fa2:	d132      	bne.n	800400a <_svfiprintf_r+0x186>
 8003fa4:	9b03      	ldr	r3, [sp, #12]
 8003fa6:	3402      	adds	r4, #2
 8003fa8:	1d1a      	adds	r2, r3, #4
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	9203      	str	r2, [sp, #12]
 8003fae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003fb2:	9305      	str	r3, [sp, #20]
 8003fb4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800406c <_svfiprintf_r+0x1e8>
 8003fb8:	2203      	movs	r2, #3
 8003fba:	4650      	mov	r0, sl
 8003fbc:	7821      	ldrb	r1, [r4, #0]
 8003fbe:	f000 fa17 	bl	80043f0 <memchr>
 8003fc2:	b138      	cbz	r0, 8003fd4 <_svfiprintf_r+0x150>
 8003fc4:	2240      	movs	r2, #64	@ 0x40
 8003fc6:	9b04      	ldr	r3, [sp, #16]
 8003fc8:	eba0 000a 	sub.w	r0, r0, sl
 8003fcc:	4082      	lsls	r2, r0
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	3401      	adds	r4, #1
 8003fd2:	9304      	str	r3, [sp, #16]
 8003fd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fd8:	2206      	movs	r2, #6
 8003fda:	4825      	ldr	r0, [pc, #148]	@ (8004070 <_svfiprintf_r+0x1ec>)
 8003fdc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003fe0:	f000 fa06 	bl	80043f0 <memchr>
 8003fe4:	2800      	cmp	r0, #0
 8003fe6:	d036      	beq.n	8004056 <_svfiprintf_r+0x1d2>
 8003fe8:	4b22      	ldr	r3, [pc, #136]	@ (8004074 <_svfiprintf_r+0x1f0>)
 8003fea:	bb1b      	cbnz	r3, 8004034 <_svfiprintf_r+0x1b0>
 8003fec:	9b03      	ldr	r3, [sp, #12]
 8003fee:	3307      	adds	r3, #7
 8003ff0:	f023 0307 	bic.w	r3, r3, #7
 8003ff4:	3308      	adds	r3, #8
 8003ff6:	9303      	str	r3, [sp, #12]
 8003ff8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ffa:	4433      	add	r3, r6
 8003ffc:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ffe:	e76a      	b.n	8003ed6 <_svfiprintf_r+0x52>
 8004000:	460c      	mov	r4, r1
 8004002:	2001      	movs	r0, #1
 8004004:	fb0c 3202 	mla	r2, ip, r2, r3
 8004008:	e7a8      	b.n	8003f5c <_svfiprintf_r+0xd8>
 800400a:	2300      	movs	r3, #0
 800400c:	f04f 0c0a 	mov.w	ip, #10
 8004010:	4619      	mov	r1, r3
 8004012:	3401      	adds	r4, #1
 8004014:	9305      	str	r3, [sp, #20]
 8004016:	4620      	mov	r0, r4
 8004018:	f810 2b01 	ldrb.w	r2, [r0], #1
 800401c:	3a30      	subs	r2, #48	@ 0x30
 800401e:	2a09      	cmp	r2, #9
 8004020:	d903      	bls.n	800402a <_svfiprintf_r+0x1a6>
 8004022:	2b00      	cmp	r3, #0
 8004024:	d0c6      	beq.n	8003fb4 <_svfiprintf_r+0x130>
 8004026:	9105      	str	r1, [sp, #20]
 8004028:	e7c4      	b.n	8003fb4 <_svfiprintf_r+0x130>
 800402a:	4604      	mov	r4, r0
 800402c:	2301      	movs	r3, #1
 800402e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004032:	e7f0      	b.n	8004016 <_svfiprintf_r+0x192>
 8004034:	ab03      	add	r3, sp, #12
 8004036:	9300      	str	r3, [sp, #0]
 8004038:	462a      	mov	r2, r5
 800403a:	4638      	mov	r0, r7
 800403c:	4b0e      	ldr	r3, [pc, #56]	@ (8004078 <_svfiprintf_r+0x1f4>)
 800403e:	a904      	add	r1, sp, #16
 8004040:	f3af 8000 	nop.w
 8004044:	1c42      	adds	r2, r0, #1
 8004046:	4606      	mov	r6, r0
 8004048:	d1d6      	bne.n	8003ff8 <_svfiprintf_r+0x174>
 800404a:	89ab      	ldrh	r3, [r5, #12]
 800404c:	065b      	lsls	r3, r3, #25
 800404e:	f53f af2d 	bmi.w	8003eac <_svfiprintf_r+0x28>
 8004052:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004054:	e72c      	b.n	8003eb0 <_svfiprintf_r+0x2c>
 8004056:	ab03      	add	r3, sp, #12
 8004058:	9300      	str	r3, [sp, #0]
 800405a:	462a      	mov	r2, r5
 800405c:	4638      	mov	r0, r7
 800405e:	4b06      	ldr	r3, [pc, #24]	@ (8004078 <_svfiprintf_r+0x1f4>)
 8004060:	a904      	add	r1, sp, #16
 8004062:	f000 f87d 	bl	8004160 <_printf_i>
 8004066:	e7ed      	b.n	8004044 <_svfiprintf_r+0x1c0>
 8004068:	08004576 	.word	0x08004576
 800406c:	0800457c 	.word	0x0800457c
 8004070:	08004580 	.word	0x08004580
 8004074:	00000000 	.word	0x00000000
 8004078:	08003dcd 	.word	0x08003dcd

0800407c <_printf_common>:
 800407c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004080:	4616      	mov	r6, r2
 8004082:	4698      	mov	r8, r3
 8004084:	688a      	ldr	r2, [r1, #8]
 8004086:	690b      	ldr	r3, [r1, #16]
 8004088:	4607      	mov	r7, r0
 800408a:	4293      	cmp	r3, r2
 800408c:	bfb8      	it	lt
 800408e:	4613      	movlt	r3, r2
 8004090:	6033      	str	r3, [r6, #0]
 8004092:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004096:	460c      	mov	r4, r1
 8004098:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800409c:	b10a      	cbz	r2, 80040a2 <_printf_common+0x26>
 800409e:	3301      	adds	r3, #1
 80040a0:	6033      	str	r3, [r6, #0]
 80040a2:	6823      	ldr	r3, [r4, #0]
 80040a4:	0699      	lsls	r1, r3, #26
 80040a6:	bf42      	ittt	mi
 80040a8:	6833      	ldrmi	r3, [r6, #0]
 80040aa:	3302      	addmi	r3, #2
 80040ac:	6033      	strmi	r3, [r6, #0]
 80040ae:	6825      	ldr	r5, [r4, #0]
 80040b0:	f015 0506 	ands.w	r5, r5, #6
 80040b4:	d106      	bne.n	80040c4 <_printf_common+0x48>
 80040b6:	f104 0a19 	add.w	sl, r4, #25
 80040ba:	68e3      	ldr	r3, [r4, #12]
 80040bc:	6832      	ldr	r2, [r6, #0]
 80040be:	1a9b      	subs	r3, r3, r2
 80040c0:	42ab      	cmp	r3, r5
 80040c2:	dc2b      	bgt.n	800411c <_printf_common+0xa0>
 80040c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80040c8:	6822      	ldr	r2, [r4, #0]
 80040ca:	3b00      	subs	r3, #0
 80040cc:	bf18      	it	ne
 80040ce:	2301      	movne	r3, #1
 80040d0:	0692      	lsls	r2, r2, #26
 80040d2:	d430      	bmi.n	8004136 <_printf_common+0xba>
 80040d4:	4641      	mov	r1, r8
 80040d6:	4638      	mov	r0, r7
 80040d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80040dc:	47c8      	blx	r9
 80040de:	3001      	adds	r0, #1
 80040e0:	d023      	beq.n	800412a <_printf_common+0xae>
 80040e2:	6823      	ldr	r3, [r4, #0]
 80040e4:	6922      	ldr	r2, [r4, #16]
 80040e6:	f003 0306 	and.w	r3, r3, #6
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	bf14      	ite	ne
 80040ee:	2500      	movne	r5, #0
 80040f0:	6833      	ldreq	r3, [r6, #0]
 80040f2:	f04f 0600 	mov.w	r6, #0
 80040f6:	bf08      	it	eq
 80040f8:	68e5      	ldreq	r5, [r4, #12]
 80040fa:	f104 041a 	add.w	r4, r4, #26
 80040fe:	bf08      	it	eq
 8004100:	1aed      	subeq	r5, r5, r3
 8004102:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004106:	bf08      	it	eq
 8004108:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800410c:	4293      	cmp	r3, r2
 800410e:	bfc4      	itt	gt
 8004110:	1a9b      	subgt	r3, r3, r2
 8004112:	18ed      	addgt	r5, r5, r3
 8004114:	42b5      	cmp	r5, r6
 8004116:	d11a      	bne.n	800414e <_printf_common+0xd2>
 8004118:	2000      	movs	r0, #0
 800411a:	e008      	b.n	800412e <_printf_common+0xb2>
 800411c:	2301      	movs	r3, #1
 800411e:	4652      	mov	r2, sl
 8004120:	4641      	mov	r1, r8
 8004122:	4638      	mov	r0, r7
 8004124:	47c8      	blx	r9
 8004126:	3001      	adds	r0, #1
 8004128:	d103      	bne.n	8004132 <_printf_common+0xb6>
 800412a:	f04f 30ff 	mov.w	r0, #4294967295
 800412e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004132:	3501      	adds	r5, #1
 8004134:	e7c1      	b.n	80040ba <_printf_common+0x3e>
 8004136:	2030      	movs	r0, #48	@ 0x30
 8004138:	18e1      	adds	r1, r4, r3
 800413a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800413e:	1c5a      	adds	r2, r3, #1
 8004140:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004144:	4422      	add	r2, r4
 8004146:	3302      	adds	r3, #2
 8004148:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800414c:	e7c2      	b.n	80040d4 <_printf_common+0x58>
 800414e:	2301      	movs	r3, #1
 8004150:	4622      	mov	r2, r4
 8004152:	4641      	mov	r1, r8
 8004154:	4638      	mov	r0, r7
 8004156:	47c8      	blx	r9
 8004158:	3001      	adds	r0, #1
 800415a:	d0e6      	beq.n	800412a <_printf_common+0xae>
 800415c:	3601      	adds	r6, #1
 800415e:	e7d9      	b.n	8004114 <_printf_common+0x98>

08004160 <_printf_i>:
 8004160:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004164:	7e0f      	ldrb	r7, [r1, #24]
 8004166:	4691      	mov	r9, r2
 8004168:	2f78      	cmp	r7, #120	@ 0x78
 800416a:	4680      	mov	r8, r0
 800416c:	460c      	mov	r4, r1
 800416e:	469a      	mov	sl, r3
 8004170:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004172:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004176:	d807      	bhi.n	8004188 <_printf_i+0x28>
 8004178:	2f62      	cmp	r7, #98	@ 0x62
 800417a:	d80a      	bhi.n	8004192 <_printf_i+0x32>
 800417c:	2f00      	cmp	r7, #0
 800417e:	f000 80d1 	beq.w	8004324 <_printf_i+0x1c4>
 8004182:	2f58      	cmp	r7, #88	@ 0x58
 8004184:	f000 80b8 	beq.w	80042f8 <_printf_i+0x198>
 8004188:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800418c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004190:	e03a      	b.n	8004208 <_printf_i+0xa8>
 8004192:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004196:	2b15      	cmp	r3, #21
 8004198:	d8f6      	bhi.n	8004188 <_printf_i+0x28>
 800419a:	a101      	add	r1, pc, #4	@ (adr r1, 80041a0 <_printf_i+0x40>)
 800419c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80041a0:	080041f9 	.word	0x080041f9
 80041a4:	0800420d 	.word	0x0800420d
 80041a8:	08004189 	.word	0x08004189
 80041ac:	08004189 	.word	0x08004189
 80041b0:	08004189 	.word	0x08004189
 80041b4:	08004189 	.word	0x08004189
 80041b8:	0800420d 	.word	0x0800420d
 80041bc:	08004189 	.word	0x08004189
 80041c0:	08004189 	.word	0x08004189
 80041c4:	08004189 	.word	0x08004189
 80041c8:	08004189 	.word	0x08004189
 80041cc:	0800430b 	.word	0x0800430b
 80041d0:	08004237 	.word	0x08004237
 80041d4:	080042c5 	.word	0x080042c5
 80041d8:	08004189 	.word	0x08004189
 80041dc:	08004189 	.word	0x08004189
 80041e0:	0800432d 	.word	0x0800432d
 80041e4:	08004189 	.word	0x08004189
 80041e8:	08004237 	.word	0x08004237
 80041ec:	08004189 	.word	0x08004189
 80041f0:	08004189 	.word	0x08004189
 80041f4:	080042cd 	.word	0x080042cd
 80041f8:	6833      	ldr	r3, [r6, #0]
 80041fa:	1d1a      	adds	r2, r3, #4
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	6032      	str	r2, [r6, #0]
 8004200:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004204:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004208:	2301      	movs	r3, #1
 800420a:	e09c      	b.n	8004346 <_printf_i+0x1e6>
 800420c:	6833      	ldr	r3, [r6, #0]
 800420e:	6820      	ldr	r0, [r4, #0]
 8004210:	1d19      	adds	r1, r3, #4
 8004212:	6031      	str	r1, [r6, #0]
 8004214:	0606      	lsls	r6, r0, #24
 8004216:	d501      	bpl.n	800421c <_printf_i+0xbc>
 8004218:	681d      	ldr	r5, [r3, #0]
 800421a:	e003      	b.n	8004224 <_printf_i+0xc4>
 800421c:	0645      	lsls	r5, r0, #25
 800421e:	d5fb      	bpl.n	8004218 <_printf_i+0xb8>
 8004220:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004224:	2d00      	cmp	r5, #0
 8004226:	da03      	bge.n	8004230 <_printf_i+0xd0>
 8004228:	232d      	movs	r3, #45	@ 0x2d
 800422a:	426d      	negs	r5, r5
 800422c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004230:	230a      	movs	r3, #10
 8004232:	4858      	ldr	r0, [pc, #352]	@ (8004394 <_printf_i+0x234>)
 8004234:	e011      	b.n	800425a <_printf_i+0xfa>
 8004236:	6821      	ldr	r1, [r4, #0]
 8004238:	6833      	ldr	r3, [r6, #0]
 800423a:	0608      	lsls	r0, r1, #24
 800423c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004240:	d402      	bmi.n	8004248 <_printf_i+0xe8>
 8004242:	0649      	lsls	r1, r1, #25
 8004244:	bf48      	it	mi
 8004246:	b2ad      	uxthmi	r5, r5
 8004248:	2f6f      	cmp	r7, #111	@ 0x6f
 800424a:	6033      	str	r3, [r6, #0]
 800424c:	bf14      	ite	ne
 800424e:	230a      	movne	r3, #10
 8004250:	2308      	moveq	r3, #8
 8004252:	4850      	ldr	r0, [pc, #320]	@ (8004394 <_printf_i+0x234>)
 8004254:	2100      	movs	r1, #0
 8004256:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800425a:	6866      	ldr	r6, [r4, #4]
 800425c:	2e00      	cmp	r6, #0
 800425e:	60a6      	str	r6, [r4, #8]
 8004260:	db05      	blt.n	800426e <_printf_i+0x10e>
 8004262:	6821      	ldr	r1, [r4, #0]
 8004264:	432e      	orrs	r6, r5
 8004266:	f021 0104 	bic.w	r1, r1, #4
 800426a:	6021      	str	r1, [r4, #0]
 800426c:	d04b      	beq.n	8004306 <_printf_i+0x1a6>
 800426e:	4616      	mov	r6, r2
 8004270:	fbb5 f1f3 	udiv	r1, r5, r3
 8004274:	fb03 5711 	mls	r7, r3, r1, r5
 8004278:	5dc7      	ldrb	r7, [r0, r7]
 800427a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800427e:	462f      	mov	r7, r5
 8004280:	42bb      	cmp	r3, r7
 8004282:	460d      	mov	r5, r1
 8004284:	d9f4      	bls.n	8004270 <_printf_i+0x110>
 8004286:	2b08      	cmp	r3, #8
 8004288:	d10b      	bne.n	80042a2 <_printf_i+0x142>
 800428a:	6823      	ldr	r3, [r4, #0]
 800428c:	07df      	lsls	r7, r3, #31
 800428e:	d508      	bpl.n	80042a2 <_printf_i+0x142>
 8004290:	6923      	ldr	r3, [r4, #16]
 8004292:	6861      	ldr	r1, [r4, #4]
 8004294:	4299      	cmp	r1, r3
 8004296:	bfde      	ittt	le
 8004298:	2330      	movle	r3, #48	@ 0x30
 800429a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800429e:	f106 36ff 	addle.w	r6, r6, #4294967295
 80042a2:	1b92      	subs	r2, r2, r6
 80042a4:	6122      	str	r2, [r4, #16]
 80042a6:	464b      	mov	r3, r9
 80042a8:	4621      	mov	r1, r4
 80042aa:	4640      	mov	r0, r8
 80042ac:	f8cd a000 	str.w	sl, [sp]
 80042b0:	aa03      	add	r2, sp, #12
 80042b2:	f7ff fee3 	bl	800407c <_printf_common>
 80042b6:	3001      	adds	r0, #1
 80042b8:	d14a      	bne.n	8004350 <_printf_i+0x1f0>
 80042ba:	f04f 30ff 	mov.w	r0, #4294967295
 80042be:	b004      	add	sp, #16
 80042c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042c4:	6823      	ldr	r3, [r4, #0]
 80042c6:	f043 0320 	orr.w	r3, r3, #32
 80042ca:	6023      	str	r3, [r4, #0]
 80042cc:	2778      	movs	r7, #120	@ 0x78
 80042ce:	4832      	ldr	r0, [pc, #200]	@ (8004398 <_printf_i+0x238>)
 80042d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80042d4:	6823      	ldr	r3, [r4, #0]
 80042d6:	6831      	ldr	r1, [r6, #0]
 80042d8:	061f      	lsls	r7, r3, #24
 80042da:	f851 5b04 	ldr.w	r5, [r1], #4
 80042de:	d402      	bmi.n	80042e6 <_printf_i+0x186>
 80042e0:	065f      	lsls	r7, r3, #25
 80042e2:	bf48      	it	mi
 80042e4:	b2ad      	uxthmi	r5, r5
 80042e6:	6031      	str	r1, [r6, #0]
 80042e8:	07d9      	lsls	r1, r3, #31
 80042ea:	bf44      	itt	mi
 80042ec:	f043 0320 	orrmi.w	r3, r3, #32
 80042f0:	6023      	strmi	r3, [r4, #0]
 80042f2:	b11d      	cbz	r5, 80042fc <_printf_i+0x19c>
 80042f4:	2310      	movs	r3, #16
 80042f6:	e7ad      	b.n	8004254 <_printf_i+0xf4>
 80042f8:	4826      	ldr	r0, [pc, #152]	@ (8004394 <_printf_i+0x234>)
 80042fa:	e7e9      	b.n	80042d0 <_printf_i+0x170>
 80042fc:	6823      	ldr	r3, [r4, #0]
 80042fe:	f023 0320 	bic.w	r3, r3, #32
 8004302:	6023      	str	r3, [r4, #0]
 8004304:	e7f6      	b.n	80042f4 <_printf_i+0x194>
 8004306:	4616      	mov	r6, r2
 8004308:	e7bd      	b.n	8004286 <_printf_i+0x126>
 800430a:	6833      	ldr	r3, [r6, #0]
 800430c:	6825      	ldr	r5, [r4, #0]
 800430e:	1d18      	adds	r0, r3, #4
 8004310:	6961      	ldr	r1, [r4, #20]
 8004312:	6030      	str	r0, [r6, #0]
 8004314:	062e      	lsls	r6, r5, #24
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	d501      	bpl.n	800431e <_printf_i+0x1be>
 800431a:	6019      	str	r1, [r3, #0]
 800431c:	e002      	b.n	8004324 <_printf_i+0x1c4>
 800431e:	0668      	lsls	r0, r5, #25
 8004320:	d5fb      	bpl.n	800431a <_printf_i+0x1ba>
 8004322:	8019      	strh	r1, [r3, #0]
 8004324:	2300      	movs	r3, #0
 8004326:	4616      	mov	r6, r2
 8004328:	6123      	str	r3, [r4, #16]
 800432a:	e7bc      	b.n	80042a6 <_printf_i+0x146>
 800432c:	6833      	ldr	r3, [r6, #0]
 800432e:	2100      	movs	r1, #0
 8004330:	1d1a      	adds	r2, r3, #4
 8004332:	6032      	str	r2, [r6, #0]
 8004334:	681e      	ldr	r6, [r3, #0]
 8004336:	6862      	ldr	r2, [r4, #4]
 8004338:	4630      	mov	r0, r6
 800433a:	f000 f859 	bl	80043f0 <memchr>
 800433e:	b108      	cbz	r0, 8004344 <_printf_i+0x1e4>
 8004340:	1b80      	subs	r0, r0, r6
 8004342:	6060      	str	r0, [r4, #4]
 8004344:	6863      	ldr	r3, [r4, #4]
 8004346:	6123      	str	r3, [r4, #16]
 8004348:	2300      	movs	r3, #0
 800434a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800434e:	e7aa      	b.n	80042a6 <_printf_i+0x146>
 8004350:	4632      	mov	r2, r6
 8004352:	4649      	mov	r1, r9
 8004354:	4640      	mov	r0, r8
 8004356:	6923      	ldr	r3, [r4, #16]
 8004358:	47d0      	blx	sl
 800435a:	3001      	adds	r0, #1
 800435c:	d0ad      	beq.n	80042ba <_printf_i+0x15a>
 800435e:	6823      	ldr	r3, [r4, #0]
 8004360:	079b      	lsls	r3, r3, #30
 8004362:	d413      	bmi.n	800438c <_printf_i+0x22c>
 8004364:	68e0      	ldr	r0, [r4, #12]
 8004366:	9b03      	ldr	r3, [sp, #12]
 8004368:	4298      	cmp	r0, r3
 800436a:	bfb8      	it	lt
 800436c:	4618      	movlt	r0, r3
 800436e:	e7a6      	b.n	80042be <_printf_i+0x15e>
 8004370:	2301      	movs	r3, #1
 8004372:	4632      	mov	r2, r6
 8004374:	4649      	mov	r1, r9
 8004376:	4640      	mov	r0, r8
 8004378:	47d0      	blx	sl
 800437a:	3001      	adds	r0, #1
 800437c:	d09d      	beq.n	80042ba <_printf_i+0x15a>
 800437e:	3501      	adds	r5, #1
 8004380:	68e3      	ldr	r3, [r4, #12]
 8004382:	9903      	ldr	r1, [sp, #12]
 8004384:	1a5b      	subs	r3, r3, r1
 8004386:	42ab      	cmp	r3, r5
 8004388:	dcf2      	bgt.n	8004370 <_printf_i+0x210>
 800438a:	e7eb      	b.n	8004364 <_printf_i+0x204>
 800438c:	2500      	movs	r5, #0
 800438e:	f104 0619 	add.w	r6, r4, #25
 8004392:	e7f5      	b.n	8004380 <_printf_i+0x220>
 8004394:	08004587 	.word	0x08004587
 8004398:	08004598 	.word	0x08004598

0800439c <memmove>:
 800439c:	4288      	cmp	r0, r1
 800439e:	b510      	push	{r4, lr}
 80043a0:	eb01 0402 	add.w	r4, r1, r2
 80043a4:	d902      	bls.n	80043ac <memmove+0x10>
 80043a6:	4284      	cmp	r4, r0
 80043a8:	4623      	mov	r3, r4
 80043aa:	d807      	bhi.n	80043bc <memmove+0x20>
 80043ac:	1e43      	subs	r3, r0, #1
 80043ae:	42a1      	cmp	r1, r4
 80043b0:	d008      	beq.n	80043c4 <memmove+0x28>
 80043b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80043b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80043ba:	e7f8      	b.n	80043ae <memmove+0x12>
 80043bc:	4601      	mov	r1, r0
 80043be:	4402      	add	r2, r0
 80043c0:	428a      	cmp	r2, r1
 80043c2:	d100      	bne.n	80043c6 <memmove+0x2a>
 80043c4:	bd10      	pop	{r4, pc}
 80043c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80043ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80043ce:	e7f7      	b.n	80043c0 <memmove+0x24>

080043d0 <_sbrk_r>:
 80043d0:	b538      	push	{r3, r4, r5, lr}
 80043d2:	2300      	movs	r3, #0
 80043d4:	4d05      	ldr	r5, [pc, #20]	@ (80043ec <_sbrk_r+0x1c>)
 80043d6:	4604      	mov	r4, r0
 80043d8:	4608      	mov	r0, r1
 80043da:	602b      	str	r3, [r5, #0]
 80043dc:	f7fd f8cc 	bl	8001578 <_sbrk>
 80043e0:	1c43      	adds	r3, r0, #1
 80043e2:	d102      	bne.n	80043ea <_sbrk_r+0x1a>
 80043e4:	682b      	ldr	r3, [r5, #0]
 80043e6:	b103      	cbz	r3, 80043ea <_sbrk_r+0x1a>
 80043e8:	6023      	str	r3, [r4, #0]
 80043ea:	bd38      	pop	{r3, r4, r5, pc}
 80043ec:	20001058 	.word	0x20001058

080043f0 <memchr>:
 80043f0:	4603      	mov	r3, r0
 80043f2:	b510      	push	{r4, lr}
 80043f4:	b2c9      	uxtb	r1, r1
 80043f6:	4402      	add	r2, r0
 80043f8:	4293      	cmp	r3, r2
 80043fa:	4618      	mov	r0, r3
 80043fc:	d101      	bne.n	8004402 <memchr+0x12>
 80043fe:	2000      	movs	r0, #0
 8004400:	e003      	b.n	800440a <memchr+0x1a>
 8004402:	7804      	ldrb	r4, [r0, #0]
 8004404:	3301      	adds	r3, #1
 8004406:	428c      	cmp	r4, r1
 8004408:	d1f6      	bne.n	80043f8 <memchr+0x8>
 800440a:	bd10      	pop	{r4, pc}

0800440c <memcpy>:
 800440c:	440a      	add	r2, r1
 800440e:	4291      	cmp	r1, r2
 8004410:	f100 33ff 	add.w	r3, r0, #4294967295
 8004414:	d100      	bne.n	8004418 <memcpy+0xc>
 8004416:	4770      	bx	lr
 8004418:	b510      	push	{r4, lr}
 800441a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800441e:	4291      	cmp	r1, r2
 8004420:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004424:	d1f9      	bne.n	800441a <memcpy+0xe>
 8004426:	bd10      	pop	{r4, pc}

08004428 <_realloc_r>:
 8004428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800442c:	4607      	mov	r7, r0
 800442e:	4614      	mov	r4, r2
 8004430:	460d      	mov	r5, r1
 8004432:	b921      	cbnz	r1, 800443e <_realloc_r+0x16>
 8004434:	4611      	mov	r1, r2
 8004436:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800443a:	f7ff bc3b 	b.w	8003cb4 <_malloc_r>
 800443e:	b92a      	cbnz	r2, 800444c <_realloc_r+0x24>
 8004440:	f7ff fbce 	bl	8003be0 <_free_r>
 8004444:	4625      	mov	r5, r4
 8004446:	4628      	mov	r0, r5
 8004448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800444c:	f000 f81a 	bl	8004484 <_malloc_usable_size_r>
 8004450:	4284      	cmp	r4, r0
 8004452:	4606      	mov	r6, r0
 8004454:	d802      	bhi.n	800445c <_realloc_r+0x34>
 8004456:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800445a:	d8f4      	bhi.n	8004446 <_realloc_r+0x1e>
 800445c:	4621      	mov	r1, r4
 800445e:	4638      	mov	r0, r7
 8004460:	f7ff fc28 	bl	8003cb4 <_malloc_r>
 8004464:	4680      	mov	r8, r0
 8004466:	b908      	cbnz	r0, 800446c <_realloc_r+0x44>
 8004468:	4645      	mov	r5, r8
 800446a:	e7ec      	b.n	8004446 <_realloc_r+0x1e>
 800446c:	42b4      	cmp	r4, r6
 800446e:	4622      	mov	r2, r4
 8004470:	4629      	mov	r1, r5
 8004472:	bf28      	it	cs
 8004474:	4632      	movcs	r2, r6
 8004476:	f7ff ffc9 	bl	800440c <memcpy>
 800447a:	4629      	mov	r1, r5
 800447c:	4638      	mov	r0, r7
 800447e:	f7ff fbaf 	bl	8003be0 <_free_r>
 8004482:	e7f1      	b.n	8004468 <_realloc_r+0x40>

08004484 <_malloc_usable_size_r>:
 8004484:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004488:	1f18      	subs	r0, r3, #4
 800448a:	2b00      	cmp	r3, #0
 800448c:	bfbc      	itt	lt
 800448e:	580b      	ldrlt	r3, [r1, r0]
 8004490:	18c0      	addlt	r0, r0, r3
 8004492:	4770      	bx	lr

08004494 <_init>:
 8004494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004496:	bf00      	nop
 8004498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800449a:	bc08      	pop	{r3}
 800449c:	469e      	mov	lr, r3
 800449e:	4770      	bx	lr

080044a0 <_fini>:
 80044a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044a2:	bf00      	nop
 80044a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044a6:	bc08      	pop	{r3}
 80044a8:	469e      	mov	lr, r3
 80044aa:	4770      	bx	lr
