{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646266450655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646266450662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 02 18:14:10 2022 " "Processing started: Wed Mar 02 18:14:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646266450662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266450662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5-week2-ECE385 -c lab5-week2-ECE385 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5-week2-ECE385 -c lab5-week2-ECE385" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266450662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646266451361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646266451361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_one_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file two_to_one_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "two_to_one_mux.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_1 " "Found entity 1: testbench_1" {  } { { "testbench_1.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg_16.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_mux " "Found entity 1: pc_mux" {  } { { "pc_mux.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1646266462240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file gate_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gate_mux " "Found entity 1: gate_mux" {  } { { "gate_mux.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5-givenmodules/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5-givenmodules/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "lab5-givenModules/test_memory.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5-givenmodules/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab5-givenmodules/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "lab5-givenModules/synchronizers.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462258 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "lab5-givenModules/synchronizers.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462258 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "lab5-givenModules/synchronizers.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5-givenmodules/slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5-givenmodules/slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "lab5-givenModules/slc3_sramtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646266462268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "lab5-givenModules/slc3_sramtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646266462269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5-givenmodules/slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5-givenmodules/slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "lab5-givenModules/slc3_sramtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5-givenmodules/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file lab5-givenmodules/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "lab5-givenModules/SLC3_2.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5-givenmodules/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5-givenmodules/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "lab5-givenModules/slc3.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5-givenmodules/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5-givenmodules/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "lab5-givenModules/memory_contents.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5-givenmodules/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5-givenmodules/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "lab5-givenModules/Mem2IO.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5-givenmodules/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5-givenmodules/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "lab5-givenModules/ISDU.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5-givenmodules/instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5-givenmodules/instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "lab5-givenModules/Instantiateram.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file sixteen_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_adder " "Found entity 1: sixteen_bit_adder" {  } { { "sixteen_bit_adder.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/sixteen_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462321 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourbitRippleAdder " "Found entity 2: fourbitRippleAdder" {  } { { "sixteen_bit_adder.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/sixteen_bit_adder.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462321 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "sixteen_bit_adder.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/sixteen_bit_adder.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_two_to_one_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_two_to_one_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_two_to_one_mux " "Found entity 1: reg_two_to_one_mux" {  } { { "reg_two_to_one_mux.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr2_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file addr2_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr2_mux " "Found entity 1: addr2_mux" {  } { { "addr2_mux.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646266462347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266462347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_testtop " "Elaborating entity \"slc3_testtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646266462417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "lab5-givenModules/slc3_testtop.sv" "button_sync\[0\]" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646266462424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "lab5-givenModules/slc3_testtop.sv" "slc" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646266462429 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BEN 0 slc3.sv(44) " "Net \"BEN\" at slc3.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "lab5-givenModules/slc3.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646266462431 "|slc3_testtop|slc3:slc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(23) " "Output port \"LED\" at slc3.sv(23) has no driver" {  } { { "lab5-givenModules/slc3.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646266462431 "|slc3_testtop|slc3:slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "lab5-givenModules/slc3.sv" "hex_drivers\[0\]" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646266462434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "lab5-givenModules/slc3.sv" "memory_subsystem" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646266462441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "lab5-givenModules/slc3.sv" "state_controller" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646266462444 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(223) " "Verilog HDL Case Statement information at ISDU.sv(223): all case item expressions in this case statement are onehot" {  } { { "lab5-givenModules/ISDU.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv" 223 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1646266462447 "|slc3_testtop|slc3:slc|ISDU:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_mux slc3:slc\|pc_mux:PC_Mux_Unit " "Elaborating entity \"pc_mux\" for hierarchy \"slc3:slc\|pc_mux:PC_Mux_Unit\"" {  } { { "lab5-givenModules/slc3.sv" "PC_Mux_Unit" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646266462449 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pc_mux.sv(14) " "Verilog HDL assignment warning at pc_mux.sv(14): truncated value with size 32 to match size of target (16)" {  } { { "pc_mux.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646266462450 "|slc3_testtop|slc3:slc|pc_mux:PC_Mux_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux slc3:slc\|two_to_one_mux:MIO_Mux " "Elaborating entity \"two_to_one_mux\" for hierarchy \"slc3:slc\|two_to_one_mux:MIO_Mux\"" {  } { { "lab5-givenModules/slc3.sv" "MIO_Mux" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646266462452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gate_mux slc3:slc\|gate_mux:GATE_Mux_Unit " "Elaborating entity \"gate_mux\" for hierarchy \"slc3:slc\|gate_mux:GATE_Mux_Unit\"" {  } { { "lab5-givenModules/slc3.sv" "GATE_Mux_Unit" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646266462455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 slc3:slc\|reg_16:PC_Unit " "Elaborating entity \"reg_16\" for hierarchy \"slc3:slc\|reg_16:PC_Unit\"" {  } { { "lab5-givenModules/slc3.sv" "PC_Unit" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646266462458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:mem\"" {  } { { "lab5-givenModules/slc3_testtop.sv" "mem" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646266462465 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readout test_memory.sv(32) " "Output port \"readout\" at test_memory.sv(32) has no driver" {  } { { "lab5-givenModules/test_memory.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646266462465 "|slc3_testtop|test_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:mem\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:mem\|memory_parser:parser\"" {  } { { "lab5-givenModules/test_memory.sv" "parser" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646266462467 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646266462964 "|slc3_testtop|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646266462964 "|slc3_testtop|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646266462964 "|slc3_testtop|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646266462964 "|slc3_testtop|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646266462964 "|slc3_testtop|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646266462964 "|slc3_testtop|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646266462964 "|slc3_testtop|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646266462964 "|slc3_testtop|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646266462964 "|slc3_testtop|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646266462964 "|slc3_testtop|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646266462964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646266463033 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646266463382 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/output_files/lab5-week2-ECE385.map.smsg " "Generated suppressed messages file C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/output_files/lab5-week2-ECE385.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266463428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646266463559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646266463559 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646266463610 "|slc3_testtop|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646266463610 "|slc3_testtop|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646266463610 "|slc3_testtop|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646266463610 "|slc3_testtop|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646266463610 "|slc3_testtop|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646266463610 "|slc3_testtop|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646266463610 "|slc3_testtop|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646266463610 "|slc3_testtop|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646266463610 "|slc3_testtop|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab5-givenModules/slc3_testtop.sv" "" { Text "C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646266463610 "|slc3_testtop|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646266463610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646266463610 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646266463610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646266463610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646266463610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646266463628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 02 18:14:23 2022 " "Processing ended: Wed Mar 02 18:14:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646266463628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646266463628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646266463628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646266463628 ""}
