<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='240' type='unsigned int llvm::AMDGPU::IsaInfo::getVGPREncodingGranule(const llvm::MCSubtargetInfo * STI, Optional&lt;bool&gt; EnableWavefrontSize32 = None)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='978' u='c' c='_ZNK4llvm12GCNSubtarget22getVGPREncodingGranuleEv'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='236'>/// \returns VGPR encoding granularity for given subtarget \p STI.
///
/// For subtargets which support it, \p EnableWavefrontSize32 should match
/// the ENABLE_WAVEFRONT_SIZE32 kernel descriptor field.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='1245' u='c' c='_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC1EjRNS_18raw_string_ostreamE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='544' ll='552' type='unsigned int llvm::AMDGPU::IsaInfo::getVGPREncodingGranule(const llvm::MCSubtargetInfo * STI, Optional&lt;bool&gt; EnableWavefrontSize32 = None)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='587' u='c' c='_ZN4llvm6AMDGPU7IsaInfo16getNumVGPRBlocksEPKNS_15MCSubtargetInfoEjNS_8OptionalIbEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='589' u='c' c='_ZN4llvm6AMDGPU7IsaInfo16getNumVGPRBlocksEPKNS_15MCSubtargetInfoEjNS_8OptionalIbEE'/>
