<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>SKX Platform Signals &mdash; GEOPM  documentation</title>
      <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/jquery.js"></script>
        <script src="_static/underscore.js"></script>
        <script src="_static/doctools.js"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="SKX Platform Controls" href="controls_SKX.html" />
    <link rel="prev" title="Signals and Controls" href="info.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="index.html" class="icon icon-home"> GEOPM
            <img src="https://geopm.github.io/images/geopm-logo-clear.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="overview.html">Getting Started</a></li>
<li class="toctree-l1"><a class="reference internal" href="service.html">Guide for Service Users</a></li>
<li class="toctree-l1"><a class="reference internal" href="runtime.html">Guide for HPC Runtime Users</a></li>
<li class="toctree-l1"><a class="reference internal" href="contrib.html">Guide for Contributors</a></li>
<li class="toctree-l1"><a class="reference internal" href="devel.html">Guide for GEOPM Developers</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="info.html">Signals and Controls</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">SKX Platform Signals</a></li>
<li class="toctree-l2"><a class="reference internal" href="controls_SKX.html">SKX Platform Controls</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="reference.html">Reference Manual</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">GEOPM</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="info.html">Signals and Controls</a> &raquo;</li>
      <li>SKX Platform Signals</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/signals_SKX.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="skx-platform-signals">
<h1>SKX Platform Signals<a class="headerlink" href="#skx-platform-signals" title="Permalink to this headline"></a></h1>
<dl class="simple">
<dt>CPUINFO::FREQ_MAX</dt><dd><ul class="simple">
<li><p>description: Maximum processor frequency</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: expect_same</p></li>
<li><p>domain: board</p></li>
<li><p>iogroup: CpuinfoIOGroup</p></li>
</ul>
</dd>
<dt>CPUINFO::FREQ_MIN</dt><dd><ul class="simple">
<li><p>description: Minimum processor frequency</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: expect_same</p></li>
<li><p>domain: board</p></li>
<li><p>iogroup: CpuinfoIOGroup</p></li>
</ul>
</dd>
<dt>CPUINFO::FREQ_STEP</dt><dd><ul class="simple">
<li><p>description: Step size between process frequency settings</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: expect_same</p></li>
<li><p>domain: board</p></li>
<li><p>iogroup: CpuinfoIOGroup</p></li>
</ul>
</dd>
<dt>CPUINFO::FREQ_STICKER</dt><dd><ul class="simple">
<li><p>description: Processor base frequency</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: expect_same</p></li>
<li><p>domain: board</p></li>
<li><p>iogroup: CpuinfoIOGroup</p></li>
</ul>
</dd>
<dt>CPU_FREQUENCY_CONTROL</dt><dd><ul class="simple">
<li><p>description: Target operating frequency of the CPU based on the control register.</p></li>
<li><p>alias_for: MSR::PERF_CTL:FREQ</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>CPU_FREQUENCY_MAX</dt><dd><ul class="simple">
<li><p>description: Maximum processor frequency.</p></li>
<li><p>alias_for: MSR::TURBO_RATIO_LIMIT:MAX_RATIO_LIMIT_0</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>CPU_FREQUENCY_MIN</dt><dd><ul class="simple">
<li><p>description: Minimum processor frequency</p></li>
<li><p>alias_for: CPUINFO::FREQ_MIN</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: expect_same</p></li>
<li><p>domain: board</p></li>
<li><p>iogroup: CpuinfoIOGroup</p></li>
</ul>
</dd>
<dt>CPU_FREQUENCY_STATUS</dt><dd><ul class="simple">
<li><p>description: The current operating frequency of the CPU.</p></li>
<li><p>alias_for: MSR::PERF_STATUS:FREQ</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: average</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>CPU_FREQUENCY_STEP</dt><dd><ul class="simple">
<li><p>description: Step size between process frequency settings</p></li>
<li><p>alias_for: CPUINFO::FREQ_STEP</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: expect_same</p></li>
<li><p>domain: board</p></li>
<li><p>iogroup: CpuinfoIOGroup</p></li>
</ul>
</dd>
<dt>CPU_FREQUENCY_STICKER</dt><dd><ul class="simple">
<li><p>description: Processor base frequency</p></li>
<li><p>alias_for: CPUINFO::FREQ_STICKER</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: expect_same</p></li>
<li><p>domain: board</p></li>
<li><p>iogroup: CpuinfoIOGroup</p></li>
</ul>
</dd>
<dt>CYCLES_REFERENCE</dt><dd><ul class="simple">
<li><p>description: The count of the number of cycles while the logical processor is not in a halt state and not in a stop-clock state.  The count rate is fixed at the TIMESTAMP_COUNT rate.</p></li>
<li><p>alias_for: MSR::FIXED_CTR2:CPU_CLK_UNHALTED_REF_TSC</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>CYCLES_THREAD</dt><dd><ul class="simple">
<li><p>description: The count of the number of cycles while the logical processor is not in a halt state.  The count rate may change based on core frequency.</p></li>
<li><p>alias_for: MSR::FIXED_CTR1:CPU_CLK_UNHALTED_THREAD</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>ENERGY_DRAM</dt><dd><ul class="simple">
<li><p>description: An increasing meter of energy consumed by the DRAM over time.  It will reset periodically due to roll-over.</p></li>
<li><p>alias_for: MSR::DRAM_ENERGY_STATUS:ENERGY</p></li>
<li><p>units: joules</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>ENERGY_PACKAGE</dt><dd><ul class="simple">
<li><p>description: An increasing meter of energy consumed by the package over time.  It will reset periodically due to roll-over.</p></li>
<li><p>alias_for: MSR::PKG_ENERGY_STATUS:ENERGY</p></li>
<li><p>units: joules</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>FREQUENCY</dt><dd><ul class="simple">
<li><p>description: The current operating frequency of the CPU.</p></li>
<li><p>alias_for: MSR::PERF_STATUS:FREQ</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: average</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>FREQUENCY_MAX</dt><dd><ul class="simple">
<li><p>description: Maximum processor frequency.</p></li>
<li><p>alias_for: MSR::TURBO_RATIO_LIMIT:MAX_RATIO_LIMIT_0</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>FREQUENCY_MIN</dt><dd><ul class="simple">
<li><p>description: Minimum processor frequency</p></li>
<li><p>alias_for: CPUINFO::FREQ_MIN</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: expect_same</p></li>
<li><p>domain: board</p></li>
<li><p>iogroup: CpuinfoIOGroup</p></li>
</ul>
</dd>
<dt>FREQUENCY_STEP</dt><dd><ul class="simple">
<li><p>description: Step size between process frequency settings</p></li>
<li><p>alias_for: CPUINFO::FREQ_STEP</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: expect_same</p></li>
<li><p>domain: board</p></li>
<li><p>iogroup: CpuinfoIOGroup</p></li>
</ul>
</dd>
<dt>FREQUENCY_STICKER</dt><dd><ul class="simple">
<li><p>description: Processor base frequency</p></li>
<li><p>alias_for: CPUINFO::FREQ_STICKER</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: expect_same</p></li>
<li><p>domain: board</p></li>
<li><p>iogroup: CpuinfoIOGroup</p></li>
</ul>
</dd>
<dt>INSTRUCTIONS_RETIRED</dt><dd><ul class="simple">
<li><p>description: The count of the number of instructions executed.</p></li>
<li><p>alias_for: MSR::FIXED_CTR0:INST_RETIRED_ANY</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::APERF#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::APERF:ACNT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::DRAM_ENERGY_STATUS#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::DRAM_ENERGY_STATUS:ENERGY</dt><dd><ul class="simple">
<li><p>description: An increasing meter of energy consumed by the DRAM over time.  It will reset periodically due to roll-over.</p></li>
<li><p>units: joules</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::DRAM_PERF_STATUS#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::DRAM_PERF_STATUS:THROTTLE_TIME</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: seconds</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::DRAM_POWER_INFO#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::DRAM_POWER_INFO:MAX_POWER</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: watts</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::DRAM_POWER_INFO:MAX_TIME_WINDOW</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: seconds</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::DRAM_POWER_INFO:MIN_POWER</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: watts</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::DRAM_POWER_INFO:THERMAL_SPEC_POWER</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: watts</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::DRAM_POWER_LIMIT#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::DRAM_POWER_LIMIT:ENABLE</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::DRAM_POWER_LIMIT:LOCK</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::DRAM_POWER_LIMIT:POWER_LIMIT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: watts</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::DRAM_POWER_LIMIT:TIME_WINDOW</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: seconds</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR0#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR0:INST_RETIRED_ANY</dt><dd><ul class="simple">
<li><p>description: The count of the number of instructions executed.</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR1#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR1:CPU_CLK_UNHALTED_THREAD</dt><dd><ul class="simple">
<li><p>description: The count of the number of cycles while the logical processor is not in a halt state.  The count rate may change based on core frequency.</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR2#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR2:CPU_CLK_UNHALTED_REF_TSC</dt><dd><ul class="simple">
<li><p>description: The count of the number of cycles while the logical processor is not in a halt state and not in a stop-clock state.  The count rate is fixed at the TIMESTAMP_COUNT rate.</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR_CTRL#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR_CTRL:EN0_OS</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR_CTRL:EN0_PMI</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR_CTRL:EN0_USR</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR_CTRL:EN1_OS</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR_CTRL:EN1_PMI</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR_CTRL:EN1_USR</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR_CTRL:EN2_OS</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR_CTRL:EN2_PMI</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::FIXED_CTR_CTRL:EN2_USR</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL0#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL0:ANYTHREAD</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL0:CMASK</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL0:EDGE</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL0:EN</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL0:EVENT_SELECT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL0:INT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL0:INV</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL0:OS</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL0:PC</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL0:UMASK</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL0:USR</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL1#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL1:ANYTHREAD</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL1:CMASK</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL1:EDGE</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL1:EN</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL1:EVENT_SELECT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL1:INT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL1:INV</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL1:OS</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL1:PC</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL1:UMASK</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL1:USR</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL2#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL2:ANYTHREAD</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL2:CMASK</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL2:EDGE</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL2:EN</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL2:EVENT_SELECT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL2:INT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL2:INV</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL2:OS</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL2:PC</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL2:UMASK</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL2:USR</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL3#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL3:ANYTHREAD</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL3:CMASK</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL3:EDGE</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL3:EN</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL3:EVENT_SELECT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL3:INT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL3:INV</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL3:OS</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL3:PC</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL3:UMASK</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PERFEVTSEL3:USR</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PMC0#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PMC0:PERFCTR</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PMC1#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PMC1:PERFCTR</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PMC2#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PMC2:PERFCTR</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PMC3#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::IA32_PMC3:PERFCTR</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::MISC_ENABLE#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::MISC_ENABLE:ENHANCED_SPEEDSTEP_TECH_ENABLE</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::MISC_ENABLE:LIMIT_CPUID_MAXVAL</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::MISC_ENABLE:TURBO_MODE_DISABLE</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::MPERF#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::MPERF:MCNT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PACKAGE_THERM_STATUS#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PACKAGE_THERM_STATUS:CRITICAL_TEMP_LOG</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PACKAGE_THERM_STATUS:CRITICAL_TEMP_STATUS</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PACKAGE_THERM_STATUS:DIGITAL_READOUT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: celsius</p></li>
<li><p>aggregation: average</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PACKAGE_THERM_STATUS:POWER_LIMIT_STATUS</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PACKAGE_THERM_STATUS:POWER_NOTIFICATION_LOG</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PACKAGE_THERM_STATUS:PROCHOT_EVENT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PACKAGE_THERM_STATUS:PROCHOT_LOG</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PACKAGE_THERM_STATUS:THERMAL_STATUS_FLAG</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PACKAGE_THERM_STATUS:THERMAL_STATUS_LOG</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PACKAGE_THERM_STATUS:THERMAL_THRESH_1_LOG</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PACKAGE_THERM_STATUS:THERMAL_THRESH_1_STATUS</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PACKAGE_THERM_STATUS:THERMAL_THRESH_2_LOG</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PACKAGE_THERM_STATUS:THERMAL_THRESH_2_STATUS</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_CTL#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_CTL:FREQ</dt><dd><ul class="simple">
<li><p>description: Target operating frequency of the CPU based on the control register.</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_CTRL#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_CTRL:EN_FIXED_CTR0</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_CTRL:EN_FIXED_CTR1</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_CTRL:EN_FIXED_CTR2</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_CTRL:EN_PMC0</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_CTRL:EN_PMC1</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_CTRL:EN_PMC2</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_CTRL:EN_PMC3</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_OVF_CTRL#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_OVF_CTRL:CLEAR_OVF_FIXED_CTR0</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_OVF_CTRL:CLEAR_OVF_FIXED_CTR1</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_OVF_CTRL:CLEAR_OVF_FIXED_CTR2</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_OVF_CTRL:CLEAR_OVF_PMC0</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_OVF_CTRL:CLEAR_OVF_PMC1</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_OVF_CTRL:CLEAR_OVF_PMC2</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_GLOBAL_OVF_CTRL:CLEAR_OVF_PMC3</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_STATUS#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PERF_STATUS:FREQ</dt><dd><ul class="simple">
<li><p>description: The current operating frequency of the CPU.</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: average</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_ENERGY_STATUS#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_ENERGY_STATUS:ENERGY</dt><dd><ul class="simple">
<li><p>description: An increasing meter of energy consumed by the package over time.  It will reset periodically due to roll-over.</p></li>
<li><p>units: joules</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_POWER_INFO#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_POWER_INFO:MAX_POWER</dt><dd><ul class="simple">
<li><p>description: The maximum power limit based on the electrical specification.</p></li>
<li><p>units: watts</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_POWER_INFO:MAX_TIME_WINDOW</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: seconds</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_POWER_INFO:MIN_POWER</dt><dd><ul class="simple">
<li><p>description: The minimum power limit based on the electrical specification.</p></li>
<li><p>units: watts</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_POWER_INFO:THERMAL_SPEC_POWER</dt><dd><ul class="simple">
<li><p>description: Maximum power to stay within the thermal limits based on the design (TDP).</p></li>
<li><p>units: watts</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_POWER_LIMIT#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_POWER_LIMIT:LOCK</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_POWER_LIMIT:PL1_CLAMP_ENABLE</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_POWER_LIMIT:PL1_LIMIT_ENABLE</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_POWER_LIMIT:PL1_POWER_LIMIT</dt><dd><ul class="simple">
<li><p>description: The average power usage limit over the time window specified in PL1_TIME_WINDOW.</p></li>
<li><p>units: watts</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_POWER_LIMIT:PL1_TIME_WINDOW</dt><dd><ul class="simple">
<li><p>description: The time window associated with power limit 1.</p></li>
<li><p>units: seconds</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_POWER_LIMIT:PL2_CLAMP_ENABLE</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_POWER_LIMIT:PL2_LIMIT_ENABLE</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_POWER_LIMIT:PL2_POWER_LIMIT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: watts</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PKG_POWER_LIMIT:PL2_TIME_WINDOW</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: seconds</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PLATFORM_INFO#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PLATFORM_INFO:MAX_EFFICIENCY_RATIO</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PLATFORM_INFO:MAX_NON_TURBO_RATIO</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PLATFORM_INFO:PROGRAMMABLE_RATIO_LIMITS_TURBO_MODE</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PLATFORM_INFO:PROGRAMMABLE_TCC_ACTIVATION_OFFSET</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PLATFORM_INFO:PROGRAMMABLE_TDP_LIMITS_TURBO_MODE</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PPERF#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PPERF:PCNT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PQR_ASSOC#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::PQR_ASSOC:RMID</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::QM_CTR#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::QM_CTR:ERROR</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::QM_CTR:RM_DATA</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::QM_CTR:UNAVAILABLE</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::QM_EVTSEL#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::QM_EVTSEL:EVENT_ID</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::QM_EVTSEL:RMID</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::RAPL_POWER_UNIT#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::RAPL_POWER_UNIT:ENERGY</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: joules</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::RAPL_POWER_UNIT:POWER</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: watts</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::RAPL_POWER_UNIT:TIME</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: seconds</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TEMPERATURE_TARGET#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TEMPERATURE_TARGET:PROCHOT_MIN</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: celsius</p></li>
<li><p>aggregation: expect_same</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TEMPERATURE_TARGET:TCC_ACTIVE_OFFSET</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: celsius</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS:CRITICAL_TEMP_LOG</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS:CRITICAL_TEMP_STATUS</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS:DIGITAL_READOUT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: celsius</p></li>
<li><p>aggregation: average</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS:POWER_LIMIT_STATUS</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS:POWER_NOTIFICATION_LOG</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS:PROCHOT_EVENT</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS:PROCHOT_LOG</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS:READING_VALID</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS:RESOLUTION</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: celsius</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS:THERMAL_STATUS_FLAG</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS:THERMAL_STATUS_LOG</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS:THERMAL_THRESH_1_LOG</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS:THERMAL_THRESH_1_STATUS</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS:THERMAL_THRESH_2_LOG</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::THERM_STATUS:THERMAL_THRESH_2_STATUS</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TIME</dt><dd><ul class="simple">
<li><p>description: Time in seconds</p></li>
<li><p>units: seconds</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: board</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TIME_STAMP_COUNTER#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TIME_STAMP_COUNTER:TIMESTAMP_COUNT</dt><dd><ul class="simple">
<li><p>description: An always running, monotonically increasing counter that is incremented at a constant rate.  For use as a wall clock timer.</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT:MAX_RATIO_LIMIT_0</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT:MAX_RATIO_LIMIT_1</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT:MAX_RATIO_LIMIT_2</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT:MAX_RATIO_LIMIT_3</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT:MAX_RATIO_LIMIT_4</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT:MAX_RATIO_LIMIT_5</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT:MAX_RATIO_LIMIT_6</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT:MAX_RATIO_LIMIT_7</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT_CORES#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT_CORES:NUMCORE_0</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT_CORES:NUMCORE_1</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT_CORES:NUMCORE_2</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT_CORES:NUMCORE_3</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT_CORES:NUMCORE_4</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT_CORES:NUMCORE_5</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT_CORES:NUMCORE_6</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::TURBO_RATIO_LIMIT_CORES:NUMCORE_7</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::UNCORE_PERF_STATUS#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::UNCORE_PERF_STATUS:FREQ</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::UNCORE_RATIO_LIMIT#</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::UNCORE_RATIO_LIMIT:MAX_RATIO</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>MSR::UNCORE_RATIO_LIMIT:MIN_RATIO</dt><dd><ul class="simple">
<li><p>description: Refer to the Intel(R) 64 and IA-32 Architectures Software Developer’s Manual for information about this MSR</p></li>
<li><p>units: hertz</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>POWER_DRAM</dt><dd><ul class="simple">
<li><p>description: Average DRAM power over 40 ms or 8 control loop iterations</p></li>
<li><p>alias_for: ENERGY_DRAM rate of change</p></li>
<li><p>units: watts</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: board_memory</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>POWER_PACKAGE</dt><dd><ul class="simple">
<li><p>description: Average package power over 40 ms or 8 control loop iterations</p></li>
<li><p>alias_for: ENERGY_PACKAGE rate of change</p></li>
<li><p>units: watts</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>POWER_PACKAGE_MAX</dt><dd><ul class="simple">
<li><p>description: The maximum power limit based on the electrical specification.</p></li>
<li><p>alias_for: MSR::PKG_POWER_INFO:MAX_POWER</p></li>
<li><p>units: watts</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>POWER_PACKAGE_MIN</dt><dd><ul class="simple">
<li><p>description: The minimum power limit based on the electrical specification.</p></li>
<li><p>alias_for: MSR::PKG_POWER_INFO:MIN_POWER</p></li>
<li><p>units: watts</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>POWER_PACKAGE_TDP</dt><dd><ul class="simple">
<li><p>description: Maximum power to stay within the thermal limits based on the design (TDP).</p></li>
<li><p>alias_for: MSR::PKG_POWER_INFO:THERMAL_SPEC_POWER</p></li>
<li><p>units: watts</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>QM_CTR_SCALED</dt><dd><ul class="simple">
<li><p>description: Resource Monitor Data converted to bytes</p></li>
<li><p>alias_for: MSR::QM_CTR:RM_DATA multiplied by 90112 (provided by cpuid)</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>QM_CTR_SCALED_RATE</dt><dd><ul class="simple">
<li><p>description: Resource Monitor Data converted to bytes/second</p></li>
<li><p>alias_for: QM_CTR_SCALED rate of change</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: sum</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>TEMPERATURE_CORE</dt><dd><ul class="simple">
<li><p>description: Core temperature</p></li>
<li><p>alias_for: Temperature derived from PROCHOT and MSR::THERM_STATUS:DIGITAL_READOUT</p></li>
<li><p>units: celsius</p></li>
<li><p>aggregation: average</p></li>
<li><p>domain: core</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>TEMPERATURE_PACKAGE</dt><dd><ul class="simple">
<li><p>description: Package temperature</p></li>
<li><p>alias_for: Temperature derived from PROCHOT and MSR::PACKAGE_THERM_STATUS:DIGITAL_READOUT</p></li>
<li><p>units: celsius</p></li>
<li><p>aggregation: average</p></li>
<li><p>domain: package</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
<dt>TIME</dt><dd><ul class="simple">
<li><p>description: Time since the start of application profiling.</p></li>
<li><p>units: seconds</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: TimeIOGroup</p></li>
</ul>
</dd>
<dt>TIME::ELAPSED</dt><dd><ul class="simple">
<li><p>description: Time since the start of application profiling.</p></li>
<li><p>units: seconds</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: TimeIOGroup</p></li>
</ul>
</dd>
<dt>TIMESTAMP_COUNTER</dt><dd><ul class="simple">
<li><p>description: An always running, monotonically increasing counter that is incremented at a constant rate.  For use as a wall clock timer.</p></li>
<li><p>alias_for: MSR::TIME_STAMP_COUNTER:TIMESTAMP_COUNT</p></li>
<li><p>units: none</p></li>
<li><p>aggregation: select_first</p></li>
<li><p>domain: cpu</p></li>
<li><p>iogroup: MSRIOGroup</p></li>
</ul>
</dd>
</dl>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="info.html" class="btn btn-neutral float-left" title="Signals and Controls" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="controls_SKX.html" class="btn btn-neutral float-right" title="SKX Platform Controls" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021, Intel (R) Corporation.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>