# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../orusingnand.srcs/sources_1/new/ornand.vhd" \
"../../../../orusingnand.srcs/sim_1/new/ornand_tb.vhd" \

# Do not sort compile order
nosort
