/* Generated by Yosys 0.53 (git sha1 53c22ab7c0ced80861c7536c5dae682c30fb5834, clang++ 16.0.0 -fPIC -O3) */

module Trojan0(clk, rst, key, load);
  reg \$auto$verilog_backend.cc:2355:dump_module$75  = 0;
  reg [31:0] _000_;
  reg [63:0] _001_;
  reg [19:0] _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  reg [31:0] _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  input clk;
  wire clk;
  wire [19:0] counter;
  input [127:0] key;
  wire [127:0] key;
  wire \lfsr.clk ;
  wire \lfsr.d0 ;
  wire [19:0] \lfsr.lfsr ;
  reg [19:0] \lfsr.lfsr_stream ;
  wire \lfsr.rst ;
  output [63:0] load;
  reg [63:0] load;
  input rst;
  wire rst;
  assign _003_ = \lfsr.rst  == 32'd1;
  assign _004_ = \lfsr.lfsr_stream [15] ^ \lfsr.lfsr_stream [11];
  assign _005_ = _004_ ^ \lfsr.lfsr_stream [7];
  assign _006_ = _005_ ^ \lfsr.lfsr_stream [0];
  assign _008_ = key[0] ^ counter[0];
  assign _009_ = key[0] ^ counter[0];
  assign _010_ = key[0] ^ counter[0];
  assign _011_ = key[1] ^ counter[1];
  assign _012_ = key[1] ^ counter[1];
  assign _013_ = key[1] ^ counter[1];
  assign _014_ = key[1] ^ counter[1];
  assign _015_ = key[1] ^ counter[1];
  assign _016_ = key[1] ^ counter[1];
  assign _017_ = key[1] ^ counter[1];
  assign _018_ = key[1] ^ counter[1];
  assign _019_ = key[2] ^ counter[2];
  assign _020_ = key[2] ^ counter[2];
  assign _021_ = key[2] ^ counter[2];
  assign _022_ = key[2] ^ counter[2];
  assign _023_ = key[2] ^ counter[2];
  assign _024_ = key[2] ^ counter[2];
  assign _025_ = key[2] ^ counter[2];
  assign _026_ = key[2] ^ counter[2];
  assign _027_ = key[3] ^ counter[3];
  assign _028_ = key[3] ^ counter[3];
  assign _029_ = key[3] ^ counter[3];
  assign _030_ = key[3] ^ counter[3];
  assign _031_ = key[3] ^ counter[3];
  assign _032_ = key[3] ^ counter[3];
  assign _033_ = key[3] ^ counter[3];
  assign _034_ = key[3] ^ counter[3];
  assign _035_ = key[4] ^ counter[4];
  assign _036_ = key[4] ^ counter[4];
  assign _037_ = key[4] ^ counter[4];
  assign _038_ = key[4] ^ counter[4];
  assign _039_ = key[4] ^ counter[4];
  assign _040_ = key[4] ^ counter[4];
  assign _041_ = key[4] ^ counter[4];
  assign _042_ = key[4] ^ counter[4];
  assign _043_ = key[5] ^ counter[5];
  assign _044_ = key[5] ^ counter[5];
  assign _045_ = key[5] ^ counter[5];
  assign _046_ = key[5] ^ counter[5];
  assign _047_ = key[5] ^ counter[5];
  assign _058_ = key[0] ^ counter[0];
  assign _048_ = key[5] ^ counter[5];
  assign _049_ = key[5] ^ counter[5];
  assign _050_ = key[5] ^ counter[5];
  assign _051_ = key[6] ^ counter[6];
  assign _052_ = key[6] ^ counter[6];
  assign _053_ = key[6] ^ counter[6];
  assign _054_ = key[6] ^ counter[6];
  assign _055_ = key[6] ^ counter[6];
  assign _056_ = key[6] ^ counter[6];
  assign _057_ = key[6] ^ counter[6];
  assign _068_ = key[0] ^ counter[0];
  assign _059_ = key[6] ^ counter[6];
  assign _060_ = key[7] ^ counter[7];
  assign _061_ = key[7] ^ counter[7];
  assign _062_ = key[7] ^ counter[7];
  assign _063_ = key[7] ^ counter[7];
  assign _064_ = key[7] ^ counter[7];
  assign _065_ = key[7] ^ counter[7];
  assign _066_ = key[7] ^ counter[7];
  assign _067_ = key[7] ^ counter[7];
  assign _069_ = key[0] ^ counter[0];
  assign _070_ = key[0] ^ counter[0];
  assign _071_ = key[0] ^ counter[0];
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    _002_ = \lfsr.lfsr_stream ;
    if (_003_) begin
      _002_ = 20'h03031;
    end else begin
      _002_ = { \lfsr.d0 , \lfsr.lfsr_stream [19:1] };
    end
  end
  always @(posedge \lfsr.clk ) begin
      \lfsr.lfsr_stream  <= _002_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    _001_[0] = _058_;
    _001_[1] = _068_;
    _001_[2] = _069_;
    _001_[3] = _070_;
    _001_[4] = _071_;
    _001_[5] = _008_;
    _001_[6] = _009_;
    _001_[7] = _010_;
    _001_[8] = _011_;
    _001_[9] = _012_;
    _001_[10] = _013_;
    _001_[11] = _014_;
    _001_[12] = _015_;
    _001_[13] = _016_;
    _001_[14] = _017_;
    _001_[15] = _018_;
    _001_[16] = _019_;
    _001_[17] = _020_;
    _001_[18] = _021_;
    _001_[19] = _022_;
    _001_[20] = _023_;
    _001_[21] = _024_;
    _001_[22] = _025_;
    _001_[23] = _026_;
    _001_[24] = _027_;
    _001_[25] = _028_;
    _001_[26] = _029_;
    _001_[27] = _030_;
    _001_[28] = _031_;
    _001_[29] = _032_;
    _001_[30] = _033_;
    _001_[31] = _034_;
    _001_[32] = _035_;
    _001_[33] = _036_;
    _001_[34] = _037_;
    _001_[35] = _038_;
    _001_[36] = _039_;
    _001_[37] = _040_;
    _001_[38] = _041_;
    _001_[39] = _042_;
    _001_[40] = _043_;
    _001_[41] = _044_;
    _001_[42] = _045_;
    _001_[43] = _046_;
    _001_[44] = _047_;
    _001_[45] = _048_;
    _001_[46] = _049_;
    _001_[47] = _050_;
    _001_[48] = _051_;
    _001_[49] = _052_;
    _001_[50] = _053_;
    _001_[51] = _054_;
    _001_[52] = _055_;
    _001_[53] = _056_;
    _001_[54] = _057_;
    _001_[55] = _059_;
    _001_[56] = _060_;
    _001_[57] = _061_;
    _001_[58] = _062_;
    _001_[59] = _063_;
    _001_[60] = _064_;
    _001_[61] = _065_;
    _001_[62] = _066_;
    _001_[63] = _067_;
    _000_ = 32'd64;
  end
  always @(posedge clk) begin
      load <= _001_;
      _007_ <= _000_;
  end
  assign \lfsr.lfsr  = \lfsr.lfsr_stream ;
  assign \lfsr.d0  = _006_;
  assign \lfsr.rst  = rst;
  assign \lfsr.clk  = clk;
  assign counter = \lfsr.lfsr ;
endmodule
