+==============+===============+============================================================================================================================================+
| Launch Clock | Capture Clock | Pin                                                                                                                                        |
+==============+===============+============================================================================================================================================+
| clk_fpga_0   | clk_fpga_0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D |
+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------+
