{\rtf1\adeflang1025\ansi\ansicpg1252\uc1\adeff0\deff0\stshfdbch0\stshfloch0\stshfhich0\stshfbi0\deflang1033\deflangfe1033{\fonttbl{\f0\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f1\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f2\fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New;}{\f3\froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}{\f4\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Helvetica;}
{\f5\fmodern\fcharset0\fprq1{\*\panose 02070409020205020404}Courier;}{\f6\froman\fcharset0\fprq2{\*\panose 02020603040505020304}Tms Rmn;}{\f7\fswiss\fcharset0\fprq2{\*\panose 020b0604020202030204}Helv;}
{\f8\froman\fcharset0\fprq2{\*\panose 02040503060506020304}New York;}{\f9\fswiss\fcharset0\fprq2{\*\panose 00000000000000000000}System;}{\f10\fnil\fcharset2\fprq2{\*\panose 05000000000000000000}Wingdings;}
{\f11\froman\fcharset128\fprq1{\*\panose 02020609040205080304}MS Mincho{\*\falt \'82\'6c\'82\'72 \'96\'be\'92\'a9};}{\f12\fnil\fcharset129\fprq1{\*\panose 02030600000101010101}Batang{\*\falt \'b9\'d9\'c5\'c1};}
{\f13\fnil\fcharset134\fprq2{\*\panose 02010600030101010101}SimSun{\*\falt \'cb\'ce\'cc\'e5};}{\f14\fnil\fcharset136\fprq2{\*\panose 02010601000101010101}PMingLiU{\*\falt \'b7\'73\'b2\'d3\'a9\'fa\'c5\'e9};}
{\f15\fmodern\fcharset128\fprq1{\*\panose 020b0609070205080204}MS Gothic{\*\falt \'82\'6c\'82\'72 \'83\'53\'83\'56\'83\'62\'83\'4e};}{\f16\fmodern\fcharset129\fprq1{\*\panose 020b0600000101010101}Dotum{\*\falt \'b5\'b8\'bf\'f2};}
{\f17\fmodern\fcharset134\fprq1{\*\panose 02010600030101010101}SimHei{\*\falt \'ba\'da\'cc\'e5};}{\f18\fmodern\fcharset136\fprq1{\*\panose 02010609000101010101}MingLiU{\*\falt \'b2\'d3\'a9\'fa\'c5\'e9};}
{\f19\froman\fcharset128\fprq1{\*\panose 02020609040305080305}Mincho{\*\falt \'96\'be\'92\'a9};}{\f20\froman\fcharset129\fprq1{\*\panose 020b0600000101010101}Gulim{\*\falt \'b1\'bc\'b8\'b2};}
{\f21\froman\fcharset0\fprq2{\*\panose 02040604050505020304}Century;}{\f22\froman\fcharset222\fprq2{\*\panose 02020603050405020304}Angsana New;}{\f23\froman\fcharset222\fprq2{\*\panose 020b0304020202020204}Cordia New;}
{\f24\fnil\fcharset0\fprq2{\*\panose 00000400000000000000}Mangal;}{\f25\fnil\fcharset0\fprq2{\*\panose 02000400000000000000}Latha;}{\f26\froman\fcharset0\fprq2{\*\panose 010a0502050306030303}Sylfaen;}
{\f27\fnil\fcharset0\fprq2{\*\panose 01010600010101010101}Vrinda;}{\f28\fnil\fcharset0\fprq2{\*\panose 02000500000000000000}Raavi;}{\f29\fnil\fcharset0\fprq2{\*\panose 02000500000000000000}Shruti;}
{\f30\froman\fcharset1\fprq2{\*\panose 00000400000000000000}Sendnya;}{\f31\fnil\fcharset0\fprq2{\*\panose 02000500000000000000}Gautami;}{\f32\fnil\fcharset0\fprq2{\*\panose 00000400000000000000}Tunga;}
{\f33\fscript\fcharset0\fprq2{\*\panose 00000000000000000000}Estrangelo Edessa;}{\f34\froman\fcharset0\fprq2{\*\panose 02020503030404060203}Kartika;}{\f35\fswiss\fcharset128\fprq2{\*\panose 020b0604020202020204}Arial Unicode MS;}
{\f36\fswiss\fcharset0\fprq2{\*\panose 020b0604030504040204}Tahoma;}{\f37\fswiss\fcharset0\fprq2{\*\panose 020b0604030504040204}Verdana;}{\f38\fscript\fcharset0\fprq2{\*\panose 03050402040407070305}Vladimir Script;}
{\f39\fswiss\fcharset0\fprq2{\*\panose 00000000000000000000}Helvetica-Narrow{\*\falt Arial Narrow};}{\f40\fnil\fcharset2\fprq2{\*\panose 00000000000000000000}Marlett;}{\f41\fmodern\fcharset0\fprq1{\*\panose 020b0609040504020204}Lucida Console;}
{\f42\fswiss\fcharset0\fprq2{\*\panose 020b0602030504020204}Lucida Sans Unicode;}{\f43\fswiss\fcharset0\fprq2{\*\panose 020b0a04020102020204}Arial Black;}{\f44\fscript\fcharset0\fprq2{\*\panose 030f0702030302020204}Comic Sans MS;}
{\f45\fswiss\fcharset0\fprq2{\*\panose 020b0806030902050204}Impact;}{\f46\froman\fcharset0\fprq2{\*\panose 02040502050405020303}Georgia;}{\f47\fswiss\fcharset0\fprq2{\*\panose 020b0603020102020204}Franklin Gothic Medium;}
{\f48\froman\fcharset0\fprq2{\*\panose 02040502050505030304}Palatino Linotype;}{\f49\fswiss\fcharset0\fprq2{\*\panose 020b0603020202020204}Trebuchet MS;}{\f50\froman\fcharset2\fprq2{\*\panose 05030102010509060703}Webdings;}
{\f51\fnil\fcharset0\fprq2 MV Boli;}{\f52\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Microsoft Sans Serif;}{\f53\fswiss\fcharset0\fprq2{\*\panose 020b0602030504020204}Lucida Sans;}
{\f54\fmodern\fcharset0\fprq1{\*\panose 020b0609020202030204}Arial monospaced for SAP;}{\f55\fmodern\fcharset2\fprq1{\*\panose 00000409000000000000}SAPDings;}{\f56\fnil\fcharset2\fprq2{\*\panose 00000400000000000000}SAPIcons;}
{\f57\fdecor\fcharset0\fprq2{\*\panose 04020705040a02060702}Algerian;}{\f58\froman\fcharset0\fprq2{\*\panose 02020602080505020303}Baskerville Old Face;}{\f59\fdecor\fcharset0\fprq2{\*\panose 04030905020b02020c02}Bauhaus 93;}
{\f60\froman\fcharset0\fprq2{\*\panose 02020503060305020303}Bell MT;}{\f61\fswiss\fcharset0\fprq2{\*\panose 020e0602020502020306}Berlin Sans FB;}{\f62\froman\fcharset0\fprq2{\*\panose 02050806060905020404}Bernard MT Condensed;}
{\f63\froman\fcharset0\fprq2{\*\panose 02070706080601050204}Bodoni MT Poster Compressed;}{\f64\froman\fcharset0\fprq2{\*\panose 02040602050305030304}Book Antiqua;}{\f65\froman\fcharset0\fprq2{\*\panose 02050604050505020204}Bookman Old Style;}
{\f66\fswiss\fcharset0\fprq2{\*\panose 020b0903060703020204}Britannic Bold;}{\f67\fdecor\fcharset0\fprq2{\*\panose 04040905080b02020502}Broadway;}{\f68\fscript\fcharset0\fprq2{\*\panose 03060802040406070304}Brush Script MT;}
{\f69\froman\fcharset0\fprq2{\*\panose 0207040306080b030204}Californian FB;}{\f70\froman\fcharset0\fprq2{\*\panose 02030504050205020304}Centaur;}{\f71\fswiss\fcharset0\fprq2{\*\panose 020b0502020202020204}Century Gothic;}
{\f72\fdecor\fcharset0\fprq2{\*\panose 04020404031007020602}Chiller;}{\f73\fdecor\fcharset0\fprq2{\*\panose 04020805060202030203}Colonna MT;}{\f74\froman\fcharset0\fprq2{\*\panose 0208090404030b020404}Cooper Black;}
{\f75\froman\fcharset0\fprq2{\*\panose 0204060206030a020304}Footlight MT Light;}{\f76\fscript\fcharset0\fprq2{\*\panose 030804020302050b0404}Freestyle Script;}{\f77\froman\fcharset0\fprq2{\*\panose 02020404030301010803}Garamond;}
{\f78\fdecor\fcharset0\fprq2{\*\panose 04030604020f02020d02}Harlow Solid Italic;}{\f79\fdecor\fcharset0\fprq2{\*\panose 04040505050a02020702}Harrington;}{\f80\froman\fcharset0\fprq2{\*\panose 02040502050506030303}High Tower Text;}
{\f81\fdecor\fcharset0\fprq2{\*\panose 04090605060d06020702}Jokerman;}{\f82\fdecor\fcharset0\fprq2{\*\panose 04040403040a02020202}Juice ITC;}{\f83\fscript\fcharset0\fprq2{\*\panose 03050502040202030202}Kristen ITC;}
{\f84\fscript\fcharset0\fprq2{\*\panose 030304020206070d0d06}Kunstler Script;}{\f85\froman\fcharset0\fprq2{\*\panose 02040602050505020304}Lucida Bright;}{\f86\fscript\fcharset0\fprq2{\*\panose 03010101010101010101}Lucida Calligraphy;}
{\f87\froman\fcharset0\fprq2{\*\panose 02060602050505020204}Lucida Fax;}{\f88\fscript\fcharset0\fprq2{\*\panose 03010101010101010101}Lucida Handwriting;}{\f89\fnil\fcharset2\fprq2{\*\panose 05010100010000000000}MS Outlook;}
{\f90\fdecor\fcharset0\fprq2{\*\panose 04030805050802020d02}Magneto;}{\f91\fscript\fcharset0\fprq2{\*\panose 03020802060602070202}Matura MT Script Capitals;}{\f92\fscript\fcharset0\fprq2{\*\panose 03090702030407020403}Mistral;}
{\f93\froman\fcharset0\fprq2{\*\panose 02070704070505020303}Modern No. 20;}{\f94\fscript\fcharset0\fprq2{\*\panose 03010101010201010101}Monotype Corsiva;}{\f95\fdecor\fcharset0\fprq2{\*\panose 04020502070703030202}Niagara Engraved;}
{\f96\fdecor\fcharset0\fprq2{\*\panose 04020502070702020202}Niagara Solid;}{\f97\fscript\fcharset0\fprq2{\*\panose 03040902040508030806}Old English Text MT;}{\f98\fdecor\fcharset0\fprq2{\*\panose 04050602080702020203}Onyx;}
{\f99\fscript\fcharset0\fprq2{\*\panose 03040602040708040804}Parchment;}{\f100\fdecor\fcharset0\fprq2{\*\panose 040506030a0602020202}Playbill;}{\f101\froman\fcharset0\fprq2{\*\panose 02080502050505020702}Poor Richard;}
{\f102\fdecor\fcharset0\fprq2{\*\panose 04040805050809020602}Ravie;}{\f103\fscript\fcharset0\fprq2{\*\panose 030604020304060b0204}Informal Roman;}{\f104\fdecor\fcharset0\fprq2{\*\panose 04020904020102020604}Showcard Gothic;}
{\f105\fdecor\fcharset0\fprq2{\*\panose 04040a07060a02020202}Snap ITC;}{\f106\fdecor\fcharset0\fprq2{\*\panose 040409050d0802020404}Stencil;}{\f107\fdecor\fcharset0\fprq2{\*\panose 04020404030d07020202}Tempus Sans ITC;}
{\f108\fscript\fcharset0\fprq2{\*\panose 03070502030502020203}Viner Hand ITC;}{\f109\fscript\fcharset0\fprq2{\*\panose 03020602050506090804}Vivaldi;}{\f110\froman\fcharset0\fprq2{\*\panose 020a0a07050505020404}Wide Latin;}
{\f111\froman\fcharset2\fprq2{\*\panose 05020102010507070707}Wingdings 2;}{\f112\froman\fcharset2\fprq2{\*\panose 05040102010807070707}Wingdings 3;}{\f113\fswiss\fcharset0\fprq2{\*\panose 020e0802020502020306}Berlin Sans FB Demi;}
{\f114\fswiss\fcharset0\fprq2{\*\panose 020b0604030504040204}MS Reference Sans Serif;}{\f115\fnil\fcharset2\fprq2{\*\panose 05000500000000000000}MS Reference Specialty;}{\f116\fnil\fcharset2\fprq2{\*\panose 05010101010101010101}Bookshelf Symbol 7;}
{\f117\fswiss\fcharset128\fprq2{\*\panose 020b0604020202020204}@Arial Unicode MS;}{\f118\froman\fcharset2\fprq2{\*\panose 05050102010205020202}MT Extra;}{\f119\froman\fcharset0\fprq2{\*\panose 02040503050406030204}Cambria;}
{\f120\froman\fcharset0\fprq2{\*\panose 02040503050406030204}Cambria Math;}{\f121\fswiss\fcharset0\fprq2{\*\panose 020f0502020204030204}Calibri;}{\f122\fswiss\fcharset0\fprq2{\*\panose 020e0502030303020204}Candara;}
{\f123\fmodern\fcharset0\fprq1{\*\panose 020b0609020204030204}Consolas;}{\f124\froman\fcharset0\fprq2{\*\panose 02030602050306030303}Constantia;}{\f125\fswiss\fcharset0\fprq2{\*\panose 020b0503020204020204}Corbel;}
{\f126\fswiss\fcharset0\fprq2{\*\panose 020b0606020202030204}Arial Narrow;}{\f127\fmodern\fcharset0\fprq1{\*\panose 020b0609020202020204}HE_TERMINAL;}{\f128\fnil\fcharset0\fprq0{\*\panose 00000000000000000000}TTE1AC34E0t00;}
{\f129\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times;}{\f130\fnil\fcharset0\fprq0{\*\panose 00000000000000000000}Dutch 801;}{\f131\fdecor\fcharset2\fprq2{\*\panose 00000000000000000000}ZapfDingbats;}
{\f132\froman\fcharset2\fprq2{\*\panose 00000000000000000000}SymbolPS;}{\f133\fnil\fcharset2\fprq2{\*\panose 01010601010101010101}Monotype Sorts{\*\falt Symbol};}{\f134\fnil\fcharset128\fprq0 @MS Mincho;}
{\f135\froman\fcharset0\fprq0{\*\panose 00000000000000000000}Georgia,Bold;}{\f136\fnil\fcharset0\fprq0 TTE1062C08t00{\*\falt Times New Roman};}{\f137\fnil\fcharset129\fprq0 @Batang;}{\f138\froman\fcharset238\fprq2 Times New Roman CE;}
{\f139\froman\fcharset204\fprq2 Times New Roman Cyr;}{\f141\froman\fcharset161\fprq2 Times New Roman Greek;}{\f142\froman\fcharset162\fprq2 Times New Roman Tur;}{\f143\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\f144\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\f145\froman\fcharset186\fprq2 Times New Roman Baltic;}{\f146\froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\f148\fswiss\fcharset238\fprq2 Arial CE;}
{\f149\fswiss\fcharset204\fprq2 Arial Cyr;}{\f151\fswiss\fcharset161\fprq2 Arial Greek;}{\f152\fswiss\fcharset162\fprq2 Arial Tur;}{\f153\fbidi \fswiss\fcharset177\fprq2 Arial (Hebrew);}{\f154\fbidi \fswiss\fcharset178\fprq2 Arial (Arabic);}
{\f155\fswiss\fcharset186\fprq2 Arial Baltic;}{\f156\fswiss\fcharset163\fprq2 Arial (Vietnamese);}{\f158\fmodern\fcharset238\fprq1 Courier New CE;}{\f159\fmodern\fcharset204\fprq1 Courier New Cyr;}{\f161\fmodern\fcharset161\fprq1 Courier New Greek;}
{\f162\fmodern\fcharset162\fprq1 Courier New Tur;}{\f163\fbidi \fmodern\fcharset177\fprq1 Courier New (Hebrew);}{\f164\fbidi \fmodern\fcharset178\fprq1 Courier New (Arabic);}{\f165\fmodern\fcharset186\fprq1 Courier New Baltic;}
{\f166\fmodern\fcharset163\fprq1 Courier New (Vietnamese);}{\f348\froman\fcharset238\fprq2 Century CE;}{\f349\froman\fcharset204\fprq2 Century Cyr;}{\f351\froman\fcharset161\fprq2 Century Greek;}{\f352\froman\fcharset162\fprq2 Century Tur;}
{\f355\froman\fcharset186\fprq2 Century Baltic;}{\f398\froman\fcharset238\fprq2 Sylfaen CE;}{\f399\froman\fcharset204\fprq2 Sylfaen Cyr;}{\f401\froman\fcharset161\fprq2 Sylfaen Greek;}{\f402\froman\fcharset162\fprq2 Sylfaen Tur;}
{\f405\froman\fcharset186\fprq2 Sylfaen Baltic;}{\f490\fswiss\fcharset0\fprq2 Arial Unicode MS Western;}{\f488\fswiss\fcharset238\fprq2 Arial Unicode MS CE;}{\f489\fswiss\fcharset204\fprq2 Arial Unicode MS Cyr;}
{\f491\fswiss\fcharset161\fprq2 Arial Unicode MS Greek;}{\f492\fswiss\fcharset162\fprq2 Arial Unicode MS Tur;}{\f493\fbidi \fswiss\fcharset177\fprq2 Arial Unicode MS (Hebrew);}{\f494\fbidi \fswiss\fcharset178\fprq2 Arial Unicode MS (Arabic);}
{\f495\fswiss\fcharset186\fprq2 Arial Unicode MS Baltic;}{\f496\fswiss\fcharset163\fprq2 Arial Unicode MS (Vietnamese);}{\f497\fswiss\fcharset222\fprq2 Arial Unicode MS (Thai);}{\f498\fswiss\fcharset238\fprq2 Tahoma CE;}
{\f499\fswiss\fcharset204\fprq2 Tahoma Cyr;}{\f501\fswiss\fcharset161\fprq2 Tahoma Greek;}{\f502\fswiss\fcharset162\fprq2 Tahoma Tur;}{\f503\fbidi \fswiss\fcharset177\fprq2 Tahoma (Hebrew);}{\f504\fbidi \fswiss\fcharset178\fprq2 Tahoma (Arabic);}
{\f505\fswiss\fcharset186\fprq2 Tahoma Baltic;}{\f506\fswiss\fcharset163\fprq2 Tahoma (Vietnamese);}{\f507\fswiss\fcharset222\fprq2 Tahoma (Thai);}{\f508\fswiss\fcharset238\fprq2 Verdana CE;}{\f509\fswiss\fcharset204\fprq2 Verdana Cyr;}
{\f511\fswiss\fcharset161\fprq2 Verdana Greek;}{\f512\fswiss\fcharset162\fprq2 Verdana Tur;}{\f515\fswiss\fcharset186\fprq2 Verdana Baltic;}{\f516\fswiss\fcharset163\fprq2 Verdana (Vietnamese);}{\f548\fmodern\fcharset238\fprq1 Lucida Console CE;}
{\f549\fmodern\fcharset204\fprq1 Lucida Console Cyr;}{\f551\fmodern\fcharset161\fprq1 Lucida Console Greek;}{\f552\fmodern\fcharset162\fprq1 Lucida Console Tur;}{\f558\fswiss\fcharset238\fprq2 Lucida Sans Unicode CE;}
{\f559\fswiss\fcharset204\fprq2 Lucida Sans Unicode Cyr;}{\f561\fswiss\fcharset161\fprq2 Lucida Sans Unicode Greek;}{\f562\fswiss\fcharset162\fprq2 Lucida Sans Unicode Tur;}{\f563\fbidi \fswiss\fcharset177\fprq2 Lucida Sans Unicode (Hebrew);}
{\f568\fswiss\fcharset238\fprq2 Arial Black CE;}{\f569\fswiss\fcharset204\fprq2 Arial Black Cyr;}{\f571\fswiss\fcharset161\fprq2 Arial Black Greek;}{\f572\fswiss\fcharset162\fprq2 Arial Black Tur;}{\f575\fswiss\fcharset186\fprq2 Arial Black Baltic;}
{\f578\fscript\fcharset238\fprq2 Comic Sans MS CE;}{\f579\fscript\fcharset204\fprq2 Comic Sans MS Cyr;}{\f581\fscript\fcharset161\fprq2 Comic Sans MS Greek;}{\f582\fscript\fcharset162\fprq2 Comic Sans MS Tur;}
{\f585\fscript\fcharset186\fprq2 Comic Sans MS Baltic;}{\f588\fswiss\fcharset238\fprq2 Impact CE;}{\f589\fswiss\fcharset204\fprq2 Impact Cyr;}{\f591\fswiss\fcharset161\fprq2 Impact Greek;}{\f592\fswiss\fcharset162\fprq2 Impact Tur;}
{\f595\fswiss\fcharset186\fprq2 Impact Baltic;}{\f598\froman\fcharset238\fprq2 Georgia CE;}{\f599\froman\fcharset204\fprq2 Georgia Cyr;}{\f601\froman\fcharset161\fprq2 Georgia Greek;}{\f602\froman\fcharset162\fprq2 Georgia Tur;}
{\f605\froman\fcharset186\fprq2 Georgia Baltic;}{\f608\fswiss\fcharset238\fprq2 Franklin Gothic Medium CE;}{\f609\fswiss\fcharset204\fprq2 Franklin Gothic Medium Cyr;}{\f611\fswiss\fcharset161\fprq2 Franklin Gothic Medium Greek;}
{\f612\fswiss\fcharset162\fprq2 Franklin Gothic Medium Tur;}{\f615\fswiss\fcharset186\fprq2 Franklin Gothic Medium Baltic;}{\f618\froman\fcharset238\fprq2 Palatino Linotype CE;}{\f619\froman\fcharset204\fprq2 Palatino Linotype Cyr;}
{\f621\froman\fcharset161\fprq2 Palatino Linotype Greek;}{\f622\froman\fcharset162\fprq2 Palatino Linotype Tur;}{\f625\froman\fcharset186\fprq2 Palatino Linotype Baltic;}{\f626\froman\fcharset163\fprq2 Palatino Linotype (Vietnamese);}
{\f628\fswiss\fcharset238\fprq2 Trebuchet MS CE;}{\f629\fswiss\fcharset204\fprq2 Trebuchet MS Cyr;}{\f631\fswiss\fcharset161\fprq2 Trebuchet MS Greek;}{\f632\fswiss\fcharset162\fprq2 Trebuchet MS Tur;}{\f635\fswiss\fcharset186\fprq2 Trebuchet MS Baltic;}
{\f658\fswiss\fcharset238\fprq2 Microsoft Sans Serif CE;}{\f659\fswiss\fcharset204\fprq2 Microsoft Sans Serif Cyr;}{\f661\fswiss\fcharset161\fprq2 Microsoft Sans Serif Greek;}{\f662\fswiss\fcharset162\fprq2 Microsoft Sans Serif Tur;}
{\f663\fbidi \fswiss\fcharset177\fprq2 Microsoft Sans Serif (Hebrew);}{\f664\fbidi \fswiss\fcharset178\fprq2 Microsoft Sans Serif (Arabic);}{\f665\fswiss\fcharset186\fprq2 Microsoft Sans Serif Baltic;}
{\f666\fswiss\fcharset163\fprq2 Microsoft Sans Serif (Vietnamese);}{\f667\fswiss\fcharset222\fprq2 Microsoft Sans Serif (Thai);}{\f772\froman\fcharset162\fprq2 Bodoni MT Poster Compressed Tur;}{\f778\froman\fcharset238\fprq2 Book Antiqua CE;}
{\f779\froman\fcharset204\fprq2 Book Antiqua Cyr;}{\f781\froman\fcharset161\fprq2 Book Antiqua Greek;}{\f782\froman\fcharset162\fprq2 Book Antiqua Tur;}{\f785\froman\fcharset186\fprq2 Book Antiqua Baltic;}
{\f788\froman\fcharset238\fprq2 Bookman Old Style CE;}{\f789\froman\fcharset204\fprq2 Bookman Old Style Cyr;}{\f791\froman\fcharset161\fprq2 Bookman Old Style Greek;}{\f792\froman\fcharset162\fprq2 Bookman Old Style Tur;}
{\f795\froman\fcharset186\fprq2 Bookman Old Style Baltic;}{\f848\fswiss\fcharset238\fprq2 Century Gothic CE;}{\f849\fswiss\fcharset204\fprq2 Century Gothic Cyr;}{\f851\fswiss\fcharset161\fprq2 Century Gothic Greek;}
{\f852\fswiss\fcharset162\fprq2 Century Gothic Tur;}{\f855\fswiss\fcharset186\fprq2 Century Gothic Baltic;}{\f908\froman\fcharset238\fprq2 Garamond CE;}{\f909\froman\fcharset204\fprq2 Garamond Cyr;}{\f911\froman\fcharset161\fprq2 Garamond Greek;}
{\f912\froman\fcharset162\fprq2 Garamond Tur;}{\f915\froman\fcharset186\fprq2 Garamond Baltic;}{\f1058\fscript\fcharset238\fprq2 Mistral CE;}{\f1059\fscript\fcharset204\fprq2 Mistral Cyr;}{\f1061\fscript\fcharset161\fprq2 Mistral Greek;}
{\f1062\fscript\fcharset162\fprq2 Mistral Tur;}{\f1065\fscript\fcharset186\fprq2 Mistral Baltic;}{\f1078\fscript\fcharset238\fprq2 Monotype Corsiva CE;}{\f1079\fscript\fcharset204\fprq2 Monotype Corsiva Cyr;}
{\f1081\fscript\fcharset161\fprq2 Monotype Corsiva Greek;}{\f1082\fscript\fcharset162\fprq2 Monotype Corsiva Tur;}{\f1085\fscript\fcharset186\fprq2 Monotype Corsiva Baltic;}{\f1278\fswiss\fcharset238\fprq2 MS Reference Sans Serif CE;}
{\f1279\fswiss\fcharset204\fprq2 MS Reference Sans Serif Cyr;}{\f1281\fswiss\fcharset161\fprq2 MS Reference Sans Serif Greek;}{\f1282\fswiss\fcharset162\fprq2 MS Reference Sans Serif Tur;}{\f1285\fswiss\fcharset186\fprq2 MS Reference Sans Serif Baltic;}
{\f1286\fswiss\fcharset163\fprq2 MS Reference Sans Serif (Vietnamese);}{\f1310\fswiss\fcharset0\fprq2 @Arial Unicode MS Western;}{\f1308\fswiss\fcharset238\fprq2 @Arial Unicode MS CE;}{\f1309\fswiss\fcharset204\fprq2 @Arial Unicode MS Cyr;}
{\f1311\fswiss\fcharset161\fprq2 @Arial Unicode MS Greek;}{\f1312\fswiss\fcharset162\fprq2 @Arial Unicode MS Tur;}{\f1313\fbidi \fswiss\fcharset177\fprq2 @Arial Unicode MS (Hebrew);}{\f1314\fbidi \fswiss\fcharset178\fprq2 @Arial Unicode MS (Arabic);}
{\f1315\fswiss\fcharset186\fprq2 @Arial Unicode MS Baltic;}{\f1316\fswiss\fcharset163\fprq2 @Arial Unicode MS (Vietnamese);}{\f1317\fswiss\fcharset222\fprq2 @Arial Unicode MS (Thai);}{\f1328\froman\fcharset238\fprq2 Cambria CE;}
{\f1329\froman\fcharset204\fprq2 Cambria Cyr;}{\f1331\froman\fcharset161\fprq2 Cambria Greek;}{\f1332\froman\fcharset162\fprq2 Cambria Tur;}{\f1335\froman\fcharset186\fprq2 Cambria Baltic;}{\f1338\froman\fcharset238\fprq2 Cambria Math CE;}
{\f1339\froman\fcharset204\fprq2 Cambria Math Cyr;}{\f1341\froman\fcharset161\fprq2 Cambria Math Greek;}{\f1342\froman\fcharset162\fprq2 Cambria Math Tur;}{\f1345\froman\fcharset186\fprq2 Cambria Math Baltic;}{\f1348\fswiss\fcharset238\fprq2 Calibri CE;}
{\f1349\fswiss\fcharset204\fprq2 Calibri Cyr;}{\f1351\fswiss\fcharset161\fprq2 Calibri Greek;}{\f1352\fswiss\fcharset162\fprq2 Calibri Tur;}{\f1355\fswiss\fcharset186\fprq2 Calibri Baltic;}{\f1358\fswiss\fcharset238\fprq2 Candara CE;}
{\f1359\fswiss\fcharset204\fprq2 Candara Cyr;}{\f1361\fswiss\fcharset161\fprq2 Candara Greek;}{\f1362\fswiss\fcharset162\fprq2 Candara Tur;}{\f1365\fswiss\fcharset186\fprq2 Candara Baltic;}{\f1368\fmodern\fcharset238\fprq1 Consolas CE;}
{\f1369\fmodern\fcharset204\fprq1 Consolas Cyr;}{\f1371\fmodern\fcharset161\fprq1 Consolas Greek;}{\f1372\fmodern\fcharset162\fprq1 Consolas Tur;}{\f1375\fmodern\fcharset186\fprq1 Consolas Baltic;}{\f1378\froman\fcharset238\fprq2 Constantia CE;}
{\f1379\froman\fcharset204\fprq2 Constantia Cyr;}{\f1381\froman\fcharset161\fprq2 Constantia Greek;}{\f1382\froman\fcharset162\fprq2 Constantia Tur;}{\f1385\froman\fcharset186\fprq2 Constantia Baltic;}{\f1388\fswiss\fcharset238\fprq2 Corbel CE;}
{\f1389\fswiss\fcharset204\fprq2 Corbel Cyr;}{\f1391\fswiss\fcharset161\fprq2 Corbel Greek;}{\f1392\fswiss\fcharset162\fprq2 Corbel Tur;}{\f1395\fswiss\fcharset186\fprq2 Corbel Baltic;}{\f1398\fswiss\fcharset238\fprq2 Arial Narrow CE;}
{\f1399\fswiss\fcharset204\fprq2 Arial Narrow Cyr;}{\f1401\fswiss\fcharset161\fprq2 Arial Narrow Greek;}{\f1402\fswiss\fcharset162\fprq2 Arial Narrow Tur;}{\f1405\fswiss\fcharset186\fprq2 Arial Narrow Baltic;}
{\f1408\fmodern\fcharset238\fprq1 HE_TERMINAL CE;}{\f1409\fmodern\fcharset204\fprq1 HE_TERMINAL Cyr;}{\f1411\fmodern\fcharset161\fprq1 HE_TERMINAL Greek;}{\f1412\fmodern\fcharset162\fprq1 HE_TERMINAL Tur;}
{\f1415\fmodern\fcharset186\fprq1 HE_TERMINAL Baltic;}}{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;
\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;}{\stylesheet{
\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \snext0 Normal;}{
\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 \b\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 heading 1;}{
\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 heading 2;}{
\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 heading 3;}{
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 heading 4;}{
\s5\ql \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 heading 5;}{\*\cs10 
\additive Default Paragraph Font;}{\*\ts11\tsrowd\trftsWidthB3\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3\tscellwidthfts0\tsvertalt\tsbrdrt\tsbrdrl\tsbrdrb\tsbrdrr\tsbrdrdgl\tsbrdrdgr\tsbrdrh\tsbrdrv 
\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\lang1024\langfe1024\cgrid\langnp1024\langfenp1024 \snext11 \ssemihidden Normal Table;}{
\s15\qc \li0\ri0\sb240\sa60\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs32\alang1025 \ltrch\fcs0 \b\f1\fs32\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext15 Title;}{
\s16\qc \li0\ri0\sa60\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext16 Subtitle;}{
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext17 BodyText;}{
\s18\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext18 DenseText;}{\s19\ql \li0\ri0\widctlpar
\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext19 header;}{\s20\qr \li0\ri0\widctlpar
\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext20 footer;}{
\s21\ql \li360\ri0\sb120\sa60\keepn\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext21 GroupHeader;}{
\s22\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext23 Code Example 0;}{
\s23\ql \li360\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext24 Code Example 1;}{
\s24\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext25 Code Example 2;}{
\s25\ql \li1080\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext26 Code Example 3;}{
\s26\ql \li1440\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext27 Code Example 4;}{
\s27\ql \li1800\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext28 Code Example 5;}{
\s28\ql \li2160\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext29 Code Example 6;}{
\s29\ql \li2520\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext30 Code Example 7;}{
\s30\ql \li2880\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext31 Code Example 8;}{
\s31\ql \li3240\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext31 Code Example 9;}{
\s32\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext33 List Continue 0;}{
\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext34 List Continue 1;}{
\s34\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext35 List Continue 2;}{
\s35\qj \li1080\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext36 List Continue 3;}{
\s36\qj \li1440\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext37 List Continue 4;}{
\s37\qj \li1800\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext38 List Continue 5;}{
\s38\qj \li2160\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext39 List Continue 6;}{
\s39\qj \li2520\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext40 List Continue 7;}{
\s40\qj \li2880\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext41 List Continue 8;}{
\s41\qj \li3240\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext41 List Continue 9;}{
\s42\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext43 DescContinue 0;}{
\s43\ql \li360\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext44 DescContinue 1;}{
\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext45 DescContinue 2;}{
\s45\ql \li1080\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext46 DescContinue 3;}{
\s46\ql \li1440\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext47 DescContinue 4;}{
\s47\ql \li1800\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext48 DescContinue 5;}{
\s48\ql \li2160\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext49 DescContinue 6;}{
\s49\ql \li2520\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext50 DescContinue 7;}{
\s50\ql \li2880\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext51 DescContinue 8;}{
\s51\ql \li3240\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext51 DescContinue 9;}{\s52\ql \li0\ri0\sb30\sa30\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext63 LatexTOC 0;}{\s53\ql \li360\ri0\sb27\sa27\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext64 LatexTOC 1;}{\s54\ql \li720\ri0\sb24\sa24\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext65 LatexTOC 2;}{\s55\ql \li1080\ri0\sb21\sa21\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext66 LatexTOC 3;}{\s56\ql \li1440\ri0\sb18\sa18\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext67 LatexTOC 4;}{\s57\ql \li1800\ri0\sb15\sa15\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext68 LatexTOC 5;}{\s58\ql \li2160\ri0\sb12\sa12\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext69 LatexTOC 6;}{\s59\ql \li2520\ri0\sb9\sa9\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext70 LatexTOC 7;}{\s60\ql \li2880\ri0\sb6\sa6\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext71 LatexTOC 8;}{\s61\ql \li3240\ri0\sb3\sa3\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext71 LatexTOC 9;}{\s62\ql \fi-360\li360\ri0\widctlpar
\jclisttab\tx360\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext63 \sautoupd 
List Bullet 0;}{\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext64 \sautoupd List Bullet 1;}{\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls3\pnrnot0\pndec }\faauto\ls3\adjustright\rin0\lin1080\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext65 \sautoupd List Bullet 2;}{\s65\ql \fi-360\li1440\ri0\widctlpar\jclisttab\tx1440\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls4\pnrnot0\pndec }
\faauto\ls4\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext66 \sautoupd List Bullet 3;}{\s66\ql \fi-360\li1800\ri0\widctlpar
\jclisttab\tx1800\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls5\pnrnot0\pndec }\faauto\ls5\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext67 \sautoupd 
List Bullet 4;}{\s67\ql \fi-360\li2160\ri0\widctlpar\jclisttab\tx2160\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls6\pnrnot0\pndec }\faauto\ls6\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext68 \sautoupd List Bullet 5;}{\s68\ql \fi-360\li2520\ri0\widctlpar\jclisttab\tx2520\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls7\pnrnot0\pndec }\faauto\ls7\adjustright\rin0\lin2520\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext69 \sautoupd List Bullet 6;}{\s69\ql \fi-360\li2880\ri0\widctlpar\jclisttab\tx2880\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls8\pnrnot0\pndec }
\faauto\ls8\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext70 \sautoupd List Bullet 7;}{\s70\ql \fi-360\li3240\ri0\widctlpar
\jclisttab\tx3240\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls9\pnrnot0\pndec }\faauto\ls9\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext71 \sautoupd 
List Bullet 8;}{\s71\ql \fi-360\li3600\ri0\widctlpar\jclisttab\tx3600\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls10\pnrnot0\pndec }\faauto\ls10\adjustright\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext71 \sautoupd List Bullet 9;}{\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext73 \sautoupd List Enum 0;}{\s73\ql \fi-360\li720\ri0\widctlpar\wrapdefault\faauto\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext74 \sautoupd List Enum 1;}{\s74\ql \fi-360\li1080\ri0\widctlpar\wrapdefault\faauto\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext75 \sautoupd List Enum 2;}{\s75\ql \fi-360\li1440\ri0\widctlpar\wrapdefault\faauto\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext76 \sautoupd List Enum 3;}{\s76\ql \fi-360\li1800\ri0\widctlpar\wrapdefault\faauto\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext77 \sautoupd List Enum 4;}{\s77\ql \fi-360\li2160\ri0\widctlpar\wrapdefault\faauto\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext78 \sautoupd List Enum 5;}{\s78\ql \fi-360\li2520\ri0\widctlpar\wrapdefault\faauto\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext78 \sautoupd List Enum 51;}{\s79\ql \fi-360\li2880\ri0\widctlpar\wrapdefault\faauto\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext80 \sautoupd List Enum 7;}{\s80\ql \fi-360\li3240\ri0\widctlpar\wrapdefault\faauto\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext81 \sautoupd List Enum 8;}{\s81\ql \fi-360\li3600\ri0\widctlpar\wrapdefault\faauto\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext81 \sautoupd List Enum 9;}{\s82\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \sautoupd \ssemihidden \styrsid15096372 toc 1;}{\s83\ql \li200\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \sautoupd \ssemihidden \styrsid15096372 toc 2;}{\s84\ql \fi-200\li200\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \sautoupd \ssemihidden \styrsid15096372 index 1;}{\s85\ql \fi-200\li400\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \sautoupd \ssemihidden \styrsid15096372 index 2;}}{\*\latentstyles\lsdstimax156\lsdlockeddef0}{\*\listtable{\list\listtemplateid1388621820\listsimple{\listlevel\levelnfc23
\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \s67\fi-360\li1800\jclisttab\tx1800\lin1800 }{\listname ;}\listid-128}{\list\listtemplateid-980756890
\listsimple{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \s66\fi-360\li1440\jclisttab\tx1440\lin1440 }{\listname ;}\listid-127}
{\list\listtemplateid865112512\listsimple{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \s65\fi-360\li1080
\jclisttab\tx1080\lin1080 }{\listname ;}\listid-126}{\list\listtemplateid-1419457562\listsimple{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}
\f3\fbias0\hres0\chhres0 \s64\fi-360\li720\jclisttab\tx720\lin720 }{\listname ;}\listid-125}}{\*\listoverridetable{\listoverride\listid-125\listoverridecount0\ls1}{\listoverride\listid-126\listoverridecount0\ls2}{\listoverride\listid-127
\listoverridecount0\ls3}{\listoverride\listid-128\listoverridecount0\ls4}}{\*\revtbl {Unknown;}}{\*\rsidtbl \rsid4528654\rsid15096372}{\*\generator Microsoft Word 11.0.0000;}{\info{\title EDMA3 Driver}{\author LocalControl}{\operator LocalControl}
{\creatim\yr2009\mo7\dy7\hr19\min18}{\revtim\yr2009\mo7\dy7\hr19\min19}{\version2}{\edmins0}{\nofpages87}{\nofwords33704}{\nofchars192118}{\nofcharsws225372}{\vern24615}{\*\password 00000000}}{\*\xmlnstbl {\xmlns1 http://schemas.microsoft.com/office/word/
2003/wordml}}\paperw12240\paperh15840\margl1800\margr1800\margt1440\margb1440\gutter0\ltrsect 
\widowctrl\ftnbj\aenddoc\donotembedsysfont0\donotembedlingdata1\grfdocevents0\validatexml0\showplaceholdtext0\ignoremixedcontent0\saveinvalidxml0\showxmlerrors0\horzdoc\dghspace120\dgvspace120\dghorigin1701\dgvorigin1984\dghshow0\dgvshow3
\jcompress\viewkind1\viewscale140\rsidroot15096372 \fet0{\*\wgrffmtfilter 013f}\ilfomacatclnup0{\*\ftnsep \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 \chftnsep 
\par }}{\*\ftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 \chftnsepc 
\par }}{\*\aftnsep \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 \chftnsep 
\par }}{\*\aftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 \chftnsepc 
\par }}\ltrpar \sectd \ltrsect\pgnlcrm\linex0\sectdefaultcl\sftnbj {\footerr \ltrpar \pard\plain \ltrpar\s20\qr \li0\ri0\widctlpar\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 \chpgn 
\par }}{\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl2\pnucltr\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl3\pndec\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl4\pnlcltr\pnstart1\pnindent720\pnhang {\pntxta )}}
{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl6\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl7\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl8
\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl9\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}\pard\plain \ltrpar\s16\qc \li0\ri0\sa60\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 
\rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
\par 
\par 
\par 
\par 
\par 
\par 
\par }\pard\plain \ltrpar\s15\qc \li0\ri0\sb240\sa60\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs32\alang1025 \ltrch\fcs0 \b\f1\fs32\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 
{\field{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 TITLE \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3 Driver}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 

\par }\pard\plain \ltrpar\s16\qc \li0\ri0\sa60\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par }{\field\fldedit{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 AUTHOR \\*MERGEFORMAT}}{\fldrslt }}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
\par Version 
\par }{\field{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 CREATEDATE \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 7/7/2009 7:18:00 PM}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 \b\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 \page \page Table of Contents
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s82\ql \li0\ri0\widctlpar\tqr\tldot\tx8630\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\field\fldedit{\*\fldinst {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 TOC \\f \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 Module Index\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757710 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700310030000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 2}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par Data Structure Index\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757711 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700310031000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 3}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par Module Documentation\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757712 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700310032000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 4}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par }\pard\plain \ltrpar\s83\ql \li200\ri0\widctlpar\tqr\tldot\tx8630\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3 Driver Interface Definition\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757713 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700310033000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 4}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par EDMA3 Driver Usage Guidelines\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757714 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700310034000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 8}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par EDMA3 Driver Error Codes\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757715 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700310035000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 8}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par EDMA3 Driver Channel Setup\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757716 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700310036000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 16}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par EDMA3 Driver Typical EDMA Transfer Setup\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757717 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700310037000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 26}}}\sectd 
\pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par EDMA3 Driver Optional Setup for EDMA\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757718 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700310038000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 41}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par Internal Interface Definition for EDMA3 Driver\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757719 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700310039000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 52}}}\sectd 
\pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par Boundary Values\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757720 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700320030000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 60}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par Object Maintenance\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757721 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700320031000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 62}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par }\pard\plain \ltrpar\s82\ql \li0\ri0\widctlpar\tqr\tldot\tx8630\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Data Structure Documentation\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757722 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700320032000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 63}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par }\pard\plain \ltrpar\s83\ql \li200\ri0\widctlpar\tqr\tldot\tx8630\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ChainOptions\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757723 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700320033000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 63}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par EDMA3_DRV_ChBoundResources\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757724 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700320034000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 64}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par EDMA3_DRV_EvtQuePriority\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757725 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700320035000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 65}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par EDMA3_DRV_GblConfigParams\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757726 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700320036000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 66}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par EDMA3_DRV_InitConfig\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757727 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700320037000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 70}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par EDMA3_DRV_Instance\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757728 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700320038000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 72}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par EDMA3_DRV_InstanceInitConfig\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757729 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700320039000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 74}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par EDMA3_DRV_MiscParam\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757730 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700330030000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 77}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par EDMA3_DRV_Object\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757731 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700330031000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 78}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par EDMA3_DRV_ParamentryRegs\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757732 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700330032000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 80}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par EDMA3_DRV_PaRAMRegs\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757733 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700330033000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 82}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par }\pard\plain \ltrpar\s82\ql \li0\ri0\widctlpar\tqr\tldot\tx8630\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Index\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372  PAGEREF _Toc234757734 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350037003700330034000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 84}}}\sectd 
\pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 }}\pard\plain \ltrpar
\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par \sect }\sectd \ltrsect\pgnrestart\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \sect }\sectd \ltrsect\sbknone\linex0\sectdefaultcl\sftnbj {\footerr \ltrpar \pard\plain \ltrpar\s20\qr \li0\ri0\widctlpar\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 \chpgn 
\par }}\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Module Index
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\tc {
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 {\*\bkmkstart _Toc234757710}Module Index{\*\bkmkend _Toc234757710}}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Modules
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Here is a list of all modules:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s53\ql \li360\ri0\sb27\sa27\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 EDMA3 Driver Interface Definition\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 PAGEREF AAAAAAAAAA \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 4
}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par EDMA3 Driver Usage Guidelines\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 PAGEREF AAAAAAAAAH \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 8}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3 Driver Error Codes\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 PAGEREF AAAAAAAAAI \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 8}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3 Driver Channel Setup\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 PAGEREF AAAAAAAABB \\
*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 16}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3 Driver Typical EDMA Transfer Setup\tab }{\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 PAGEREF AAAAAAAAEG \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 26}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3 Driver Optional Setup for EDMA\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 PAGEREF AAAAAAAAGP \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 41}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Internal Interface Definition for EDMA3 Driver\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 PAGEREF AAAAAAAAIG \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 
\af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 52}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Boundary Values\tab }
{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 PAGEREF AAAAAAAAKN \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 60}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 Object Maintenance\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 PAGEREF AAAAAAAAKU \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 62}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar
\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 \b\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 Data Structure Index
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\tc {
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 {\*\bkmkstart _Toc234757711}Data Structure Index{\*\bkmkend _Toc234757711}}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Data Structures
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 H
ere are the data structures with brief descriptions:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s53\ql \li360\ri0\sb27\sa27\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ChainOptions (Structure to be used to configure interrupt generation and chaining options )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
PAGEREF AAAAAAAALA \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 63}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ChBoundResources (EDMA3 Channel-Bound resources )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 PAGEREF AAAAAAAALB \\
*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 64}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_EvtQuePriority (Event queue priorities setup )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 PAGEREF AAAAAAAALC \\
*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 65}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_GblConfigParams (Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific Information )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \tab }{\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 PAGEREF AAAAAAAALD \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 66}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 

\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_InitConfig (Used to Initialize the EDMA3 Driver Instance )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
PAGEREF AAAAAAAALE \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 70}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_Instance (EDMA3 Driver Instance Configuration Structure )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
PAGEREF AAAAAAAALF \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 72}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_InstanceInitConfig (Init-time Region Specific Configuration structure for EDMA3 Driver, to provide region specific Information )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \tab }
{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 PAGEREF AAAAAAAALG \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 74}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_MiscParam (Used to specify the miscellaneous options during EDMA3 Driver Initialization )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 PAGEREF AAAAAAAALH \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 77}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_Object (EDMA3 Driver Object (HW Specific) Maintenance structure )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
PAGEREF AAAAAAAALI \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 78}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ParamentryRegs (EDMA3 PaRAM Set )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 PAGEREF AAAAAAAALJ \\*MERGEFORMAT}
}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 80}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PaRAMRegs (EDMA3 Parameter RAM Set in User Configurable format )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
PAGEREF AAAAAAAALK \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 82}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Module Documentation}{\pard\plain \ltrpar
\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 \b\v\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 {\*\bkmkstart _Toc234757712}Module Documentation{\*\bkmkend _Toc234757712}}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3 Driver Interface Definition
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 \tcl2{\*\bkmkstart _Toc234757713}EDMA3 Driver Interface Definition{\*\bkmkend _Toc234757713}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3 Driver Interface Definition}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAA}{\*\bkmkend AAAAAAAAAA}Data Structures
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 struct }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_GblConfigParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific Information. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 struct }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_InstanceInitConfig}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Init-time Region Specific Configuration structure for EDMA3 Driver, to provide region specific Information. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 struct }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_InitConfig}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Used to Initialize the EDMA3 Driver Instance. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 struct }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_MiscParam}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Used to specify the miscellaneous options during EDMA3 Driver Initialization. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Modules
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3 Driver Usage Guidelines}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3 Driver Error Codes}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Usage of EDMA3 Driver. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3 Driver Channel Setup}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3 Driver Typical EDMA Transfer Setup}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3 Driver Optional Setup for EDMA}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Defines
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define 
}{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_CH_NO_PARAM_MAP}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 \~ EDMA3_RM_CH_NO_PARAM_MAP
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_CH_NO_TCC_MAP}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ EDMA3_RM_CH_NO_TCC_MAP
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Functions
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_create}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (unsigned int phyCtrllerInstId, const }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_GblConfigParams}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  *gblCfgParams, const void *miscParam)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Create EDMA3 Driver Object. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_delete}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (unsigned int phyCtrllerInstId, const void *param)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Delete EDMA3 Driver Object. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Handle }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_open}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (unsigned int phyCtrllerInstId, const }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_InitConfig}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  *initCfg, EDMA3_DRV_Result *errorCode)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Open EDMA3 Driver Instance. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_close}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, const void *param)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Close the EDMA3 Driver Instance. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 Top-level Encapsulation of all documentation for EDMA3 Driver 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Define Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_CH_NO_PARAM_MAP\:Edma3DrvMain}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 Edma3DrvMain\:EDMA3_DRV_CH_NO_PARAM_MAP}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_CH_NO_PARAM_MAP\~ EDMA3_RM_CH_NO_PARAM_MAP
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAB}{\*\bkmkend AAAAAAAAAB}This define is
 used to specify that a DMA channel is NOT tied to any PaRAM Set and hence any available PaRAM Set could be used for that DMA channel. It could be used in dmaChannelPaRAMMap [EDMA3_MAX_DMA_CH], in global configuration structure EDMA3_RM_GblConfigParams.

\par This value should mandatorily be used to mark DMA channels with no initial mapping to specific PaRAM Sets. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_CH_NO_TCC_MAP\:Edma3DrvMain}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvMain\:EDMA3_DRV_CH_NO_TCC_MAP}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_CH_NO_TCC_MAP\~ EDMA3_RM_CH_NO_TCC_MAP
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAC}{\*\bkmkend AAAAAAAAAC}
This define is used to specify that the DMA/QDMA channel is not tied to any TCC and hence any available TCC could be used for that DMA/QDMA channel. It could be used in dmaChannelTccMap [EDMA3_MAX_DMA_C
H], in global configuration structure EDMA3_RM_GblConfigParams.
\par This value should mandatorily be used to mark DMA channels with no initial mapping to specific TCCs. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_close\:Edma3DrvMain}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 Edma3DrvMain\:EDMA3_DRV_close}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result EDMA3_DRV_close (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   const void * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 param}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAD}{\*\bkmkend AAAAAAAAAD}Close the EDMA3 Driver Instance. 
\par This API is used to close a previously opened EDMA3 Driver Instance.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the previously opened EDMA3 Driver Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 param}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] For possible future use
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This function disables the global interrupts (by calling API edma3OsProtectEntry with protection level EDMA3_OS_PROTECT_INTERRUPT) while modifying the global data structures, to make it re-entrant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References EDMA3_DRV_Instance::drvInstInitConfig, EDMA3_DRV_CLOSED, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_E_OBJ_NOT_OPENED, EDMA3_DRV_E_RM_CLOSE_FA
IL, EDMA3_DRV_OPENED, EDMA3_DRV_Object::numOpens, EDMA3_DRV_Instance::pDrvObjectHandle, EDMA3_DRV_Object::phyCtrllerInstId, EDMA3_DRV_Instance::resMgrInstance, EDMA3_DRV_Instance::shadowRegs, and EDMA3_DRV_Object::state.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_create\:Edma3DrvMain}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvMain\:EDMA3_DRV_create}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result EDMA3_DRV_create (unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 phyCtrllerInstId}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   const EDMA3_DRV_GblConfigParams * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 gblCfgParams}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   const void * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 miscParam}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAE}{\*\bkmkend AAAAAAAAAE}Create EDMA3 Driver Object. 
\par This API is used to create the EDMA3 Driver Object. It should be called only ONCE for each EDMA3 hardware instance.
\par Init-time Configuration structure for EDMA3 hardware is provided to pass the SoC specific information. This configuration information could be provided by the user at i
nit-time. In case user doesn't provide it, this information could be taken from the SoC specific configuration file edma3_<SOC_NAME>_cfg.c, in case it is available.
\par This API clears the error specific registers (EMCR/EMCRh, QEMCR, CCERRCLR) and sets the TCs
 priorities and Event Queues' watermark levels, if the 'miscParam' argument is NULL. User can avoid these registers' programming (in some specific use cases) by SETTING the 'isSlave' field of 'EDMA3_RM_MiscParam' configuration structure and passing this s
tructure as the third argument (miscParam).
\par After successful completion of this API, Driver Object's state changes to EDMA3_DRV_CREATED from EDMA3_DRV_DELETED.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 phyCtrllerInstId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] EDMA3 Controller Instance Id (Hardware instance id, starting from 0). 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 gblCfgParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] SoC specific configuration structure for the EDMA3 Hardware. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 miscParam}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Misc configuration options provided in the structure 'EDMA3_DRV_MiscParam'. For default options, user can pass NULL in this argument.

\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error code 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Used to reset the Internal EDMA3 Driver Data Structures for the first time.
\par We are NOT checking 'gblCfgParams' for NULL. Whatever user has passed is given to RM. If user passed NULL, con
fig info from config file will be taken else user specific info will be passed to the RM. Similarly, 'miscParam' is not being checked and passed as it is to the Resource Manager layer.
\par Copy the global config info from the RM object to the driver object for future use.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
References EDMA3_DRV_CREATED, EDMA3_DRV_DELETED, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_E_OBJ_NOT_DELETED, EDMA3_DRV_TRIG_MODE_NONE, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_Object::numOpens, EDMA3_DRV_GblConfigParams::numRegions, EDMA3_DRV_ChB
oundResources::paRAMId, EDMA3_DRV_Object::phyCtrllerInstId, EDMA3_DRV_Object::state, EDMA3_DRV_ChBoundResources::tcc, and EDMA3_DRV_ChBoundResources::trigMode.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_delete\:Edma3DrvMain}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvMain\:EDMA3_DRV_delete}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_D
RV_delete (unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 phyCtrllerInstId}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   const void * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 param}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAF}{\*\bkmkend AAAAAAAAAF}Delete EDMA3 Driver Object. 
\par Use this API to delete the EDMA3 Driver Object. It should be called only ONCE for each EDMA3 hardware instance. It should be called ONLY after closing all the EDMA3 Driver Instances.
\par This API is used to delete the EDMA3 Driver Object. It should be called once for each EDMA3 hardware instance, ONLY after closing all the previously opened EDMA3 Driver Instances.
\par After successful completion of this API, Driver Object's state changes to EDMA3_DRV_DELETED.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 phyCtrllerInstId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] EDMA3 Phy Controller Instance Id (Hardware instance id, starting from 0). 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 param}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] For possible future use.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error code 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 If number of Driver Instances is 0, then state should be EDMA3_DRV_CLOSED OR EDMA3_DRV_CREATED.
\par If number of Driver Instances is NOT 0, then this function SHOULD NOT be called by anybody.
\par State is correct. Delete the RM Object.
\par Change state to EDMA3_DRV_DELETED 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References EDMA3_DRV_CLOSED, EDMA3_DRV_CREATED, EDMA3_DRV_DELETED, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_E_INVALID_STATE, EDMA3_DRV_E_OBJ_NOT_CLOSED, and EDMA3_DRV_Object::state.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_open\:Edma3DrvMain}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvMain\:EDMA3_DRV_open}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV
_Handle EDMA3_DRV_open (unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 phyCtrllerInstId}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   const EDMA3_DRV_InitConfig * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 initCfg}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_Result * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 errorCode}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAG}{\*\bkmkend AAAAAAAAAG}Open EDMA3 Driver Instance. 
\par This API is used to open an EDMA3 Driver Instance. It could be called multiple t
imes, for each possible EDMA3 shadow region. Maximum EDMA3_MAX_REGIONS instances are allowed for each EDMA3 hardware instance. Multiple instances on the same shadow region are NOT allowed.
\par Also, only ONE Master Driver Instance is permitted. This master instance (and hence the region to which it belongs) will only receive the EDMA3 interrupts, if enabled.
\par User could pass the instance specific configuration structure (initCfg.drvInstInitConfig) as a part of the 'initCfg' structure, during init-time. In case u
ser doesn't provide it, this information could be taken from the SoC specific configuration file edma3_<SOC_NAME>_cfg.c, in case it is available.
\par By default, this EDMA3 Driver instance will clear the PaRAM Sets while allocating them. To change the default behavior, user should use the IOCTL interface appropriately.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 phyCtrllerInstId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] EDMA3 Controller Instance Id (Hardware instance id, starting from 0). 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 initCfg}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Used to Initialize the EDMA3 Driver Instance (Master or Slave). 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 errorCode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [OUT] Error code while opening DRV instance.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Handle : If successfully opened, the API will return the associated driver's instance handle.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This function disables the global interrupts (by calling API edma3OsProtectEntry with protection level EDMA3_OS_PROTECT_INTERRUPT) while modifying the global data structures, to make it re-entrant.
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 This API is used to open an EDMA3 Driver Instance. It could be called multiple times, for each possible EDMA3 shadow region. Maximum EDMA3_MAX_REGION
S instances are allowed for each EDMA3 hardware instance. Multiple instances on the same shadow region are NOT allowed.
\par Also, only ONE Master Driver Instance is permitted. This master instance (and hence the region to which it belongs) will only receive the EDMA3 interrupts, if enabled.
\par User could pass the instance specific configuration structure (initCfg.drvInstInitConfig) as a part of the 'initCfg' structure, during init-time. In case user doesn't provide it, this information could be taken from the SoC 
specific configuration file edma3_<SOC_NAME>_cfg.c, in case it is available.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 phyCtrllerInstId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] EDMA3 Controller Instance Id (Hardware instance id, starting from 0). 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 initCfg}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Used to Initialize the EDMA3 Driver Instance (Master or Slave). 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 errorCode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [OUT] Error code while opening DRV instance.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Handle : If successfully opened, the API will return the associated driver's instance handle.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This function disables the global interrupts (by calling API edma3OsProtectEntry with protection level EDMA3_OS_PROTECT_INTERRUPT) while modifying the global data structures, to make it re-entrant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References EDMA3_DRV_Instance::drvInstInitConfig, EDMA3_DRV_InitConfig::drvInstInitConfig, EDMA3_DRV_Instance::drvSemHandle, EDMA3_DRV_
InitConfig::drvSemHandle, EDMA3_DRV_CLOSED, EDMA3_DRV_CREATED, EDMA3_DRV_E_INST_ALREADY_EXISTS, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_E_INVALID_STATE, EDMA3_DRV_OPENED, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_InitConfig::gblerrCb, EDMA3_DRV_Instance::gbl
e
rrCbParams, EDMA3_DRV_InitConfig::gblerrData, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_InitConfig::isMaster, EDMA3_DRV_Instance::isMaster, EDMA3_DRV_Object::numOpens, EDMA3_DRV_GblConfigParams::numRegions, EDMA3_DRV_Instance::pDrvObjectHandle, EDM
A3_DRV_Instance::regionId, EDMA3_DRV_InitConfig::regionId, EDMA3_DRV_Instance::shadowRegs, and EDMA3_DRV_Object::state.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3 Driver Usage Guidelines
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \tcl2{\*\bkmkstart _Toc234757714}EDMA3 Driver Usage Guidelines{\*\bkmkend _Toc234757714}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 EDMA3 Driver Usage Guidelines}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAH}{\*\bkmkend AAAAAAAAAH}Guidelines for typical usage of EDMA3 Driver. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3 Driver Error Codes
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \tcl2{\*\bkmkstart _Toc234757715}EDMA3 Driver Error Codes{\*\bkmkend _Toc234757715}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3 Driver Error Codes}}}
\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAI}{\*\bkmkend AAAAAAAAAI}Usage of EDMA3 Driver. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Defines
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define 
}{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_BASE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 \~ (-128)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_OBJ_NOT_DELETED}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_OBJ_NOT_CLOSED}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-1)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_OBJ_NOT_OPENED}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-2)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_RM_CLOSE_FAIL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-3)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_DMA_CHANNEL_UNAVAIL}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-4)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_QDMA_CHANNEL_UNAVAIL}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-5)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_PARAM_SET_UNAVAIL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-6)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_TCC_UNAVAIL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-7)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_TCC_REGISTER_FAIL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-8)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_CH_PARAM_BIND_FAIL}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-9)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_ADDRESS_NOT_ALIGNED}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-10)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_INVALID_PARAM}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-11)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_INVALID_STATE}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-12)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_INST_ALREADY_EXISTS}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-13)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_FIFO_WIDTH_NOT_SUPPORTED}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-14)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_SEMAPHORE}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-15)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_E_INST_NOT_OPENED}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_E_BASE-16)
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Usage of EDMA3 Driver. 
\par 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 1.\tab 
Create EDMA3 Driver Object (one for each EDMA3 hardware instance)
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result result = EDMA3_DRV_SOK;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int edma3HwInstanceId = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_GblConfigParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  *gblCfgParams = NULL;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific Information. This could be NULL also. In that case, static configuration will be taken.
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_create (edma3HwInstanceId, gblCfgParams, NULL);
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 1.\tab Open EDMA3 driver Instance
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Steps

\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_InitConfig}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  initCfg;
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Handle hEdma = NULL;
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_OS_SemAttrs semAttrs = \{EDMA3_OS_SEMTYPE_FIFO, NULL\};
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result edmaResult; -To get the error code while opening driver instance
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 1.\tab initCfg.regionId = One of the possible regions available for eg, (EDMA3_RM_RegionId)0 or (EDMA3_RM_RegionId)1 etc, for different masters.
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 1.\tab initCfg.isMaster = TRUE/FALSE (Whether this EDMA3 DRV instance is Master or not. The EDMA3 Shadow Region tied to the Master DRV Instance will ONLY receive the EDMA3 interrupts (error or completion), if enabled).
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 1.\tab initCfg.drvSemHandle = EDMA3 DRV Instance specific semaphore handle. It should be provided by the user for proper sharing of resources.
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
edma3Result = edma3OsSemCreate(1, &semAttrs, &initCfg.drvSemHandle);
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 1.\tab 
initCfg.drvInstInitConfig = Init-time Region Specific Configuration Structure. It can be provided by the user at run-time. If not provided by the user, this info would be taken from the platform specific config file, if it exists.
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 1.\tab initCfg.drvInstInitConfig->ownDmaChannels[] = The bitmap(s) which indicate the DMA channels owned by this instance of the EDMA3 Driver
\par E.g. A '1' at bit position 24 indicates that this instance of the EDMA3 Driver owns DMA Channel Id 24
\par Later when a request is made based on a particular Channel Id, the EDMA3 Driver will check first if it owns that channel. If it doesnot own it, EDMA3 Driver returns error.
\par 2.\tab initCfg.drvInstInitConfig->ownQdmaChannels[] = The bitmap(s) which indicate the QDMA channels owned by this instance of the EDMA3 Driver 
\par 3.\tab initCfg.drvInstInitConfig->ownPaRAMSets[] = The bitmap(s) which indicate the PaRAM Sets owned by this instance of the EDMA3 Driver 
\par 4.\tab initCfg.drvInstInitConfig->ownTccs[] = The bitmap(s) which indicate the TCCs owned by this instance of the EDMA3 Driver 
\par 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 1.\tab initCfg.drvInstInitConfig->resvdDmaChannels[] = The bitmap(s) which indicate the DMA channels reserved by this instance of the EDMA3 Driver 
\par E.g. A '1' at bit position 24 indicates that this instance of the EDMA3 Driver reserves Channel Id 24
\par These channels are reserved and may be mapped to HW events, these are not given to 'EDMA3_DRV_DMA_CHANNEL_ANY' requests.
\par 2.\tab initCfg.drvInstInitConfig->resvdQdmaChannels[] = The bitmap(s) which indicate the QDMA channels reserved by this instance of the EDMA3 Driver 
\par E.g. A '1' at bit position 1 indicates that this instance of the EDMA3 Driver reserves QDMA Channel Id 1
\par These channels are reserved for some specific purpose, these are not given to 'EDMA3_DRV_QDMA_CHANNEL_ANY' request
\par 3.\tab initCfg.drvInstInitConfig->resvdPaRAMSets[] = PaRAM Sets which are reserved by this Region;
\par 4.\tab initCfg.drvInstInitConfig->resvdTccs[] = TCCs which are reserved by this Region;
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 1.\tab initCfg.gblerrCb = Instance wide callback function to catch non-channel specific errors;
\par 2.\tab initCfg.gblerrData = Application data to be passed back to the callback function;
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 1.\tab hEdma = EDMA3_DRV_open(edma3HwInstanceId, &initCfg, &edmaResult);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 1.\tab EDMA3 driver APIs
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_RM_ResDesc resObj;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result result;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int ch1Id = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int ch2Id = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int tcc1 = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int tcc2 = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int qCh1Id = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int qTcc1 = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int qCh2Id = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int qTcc2 = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int paRAMId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 int srcbidx = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 int desbidx = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 int srccidx = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 int descidx = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int acnt = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int bcnt = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int ccnt = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int bcntreload = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SyncType synctype;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_RM_TccCallback tccCb;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 void *cbData;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Use Case 1: Memory to memory transfer on any available
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 DMA Channel
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
tcc1 = EDMA3_DRV_TCC_ANY;
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 ch1Id = EDMA3_DRV_DMA_CHANNEL_ANY;
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_requestChannel (hEdma, &ch1Id, &tcc1, (EDMA3_RM_EventQueue)0, &callback1, NULL);
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result =
 EDMA3_DRV_setSrcParams (hEdma, ch1Id, (unsigned int)(srcBuff1), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
result = EDMA3_DRV_setDestParams (hEdma, ch1Id, (unsigned int)(dstBuff1), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Set EDMA transfer parameters (aCnt, bCnt, cCnt, bCntReload, SyncType) acnt = 256; bcnt = 1; ccnt = 1, bcntreload = 0; synctype = EDMA3_DRV_SYNC_A;
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setTransferParams (hEdma, ch1Id, acnt, bcnt, ccnt, bcntreload, synctype);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Set srcbidx and srccidx to the appropriate values
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 srcbidx = acnt; srccidx = acnt;
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setSrcIndex (hEdma, ch1Id, srcbidx, srccidx);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Set desbidx and descidx to the appropriate values
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 desbidx = acnt; descidx = acnt;
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setDestIndex (hEdma, ch1Id, desbidx, descidx);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Enable the final completion interrupt.
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setOptField (hEdma, ch1Id, EDMA3_DRV_OPT_FIELD_TCINTEN, 1);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Enable the transfer
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_enableTransfer (hEdma, ch1Id, EDMA3_DRV_TRIG_MODE_MANUAL);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Use Case 2: Linked memory to memory transfer on any available
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 DMA Channel
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Perform steps as for Use Case 1 for the Master logical channel ch1Id for configuration. DONOT enable the transfer for ch1Id.
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Configure link channel, ch2Id.
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 tcc2 = EDMA3_DRV_TCC_ANY;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 ch2Id = EDMA3_DRV_LINK_CHANNEL;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_requestChannel (hEdma, &ch2Id, &tcc2, (EDMA3_RM_EventQueue)0, &callback2, NULL);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
result = EDMA3_DRV_setSrcParams (hEdma, ch2Id, (unsigned int)(srcBuff2), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
result = EDMA3_DRV_setDestParams (hEdma, ch2Id,( unsigned int)(dstBuff2), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
result = EDMA3_DRV_setSrcIndex (hEdma, ch2Id, srcbidx, srccidx);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setDestIndex (hEdma, ch2Id, desbidx, descidx);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
result = EDMA3_DRV_setTransferParams (hEdma, ch2Id, acnt, bcnt, ccnt, bcntreload, synctype);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Link both the channels
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_linkChannel (hEdma, ch1Id, ch2Id);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Enable the final completion interrupts on both the channels
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setOptField (hEdma, ch1Id, EDMA3_DRV_OPT_FIELD_TCINTEN, 1);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setOptField (hEdma, ch2Id, EDMA3_DRV_OPT_FIELD_TCINTEN, 1);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Enable the transfer on channel 1.
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_enableTransfer (hEdma, ch1Id, EDMA3_DRV_TRIG_MODE_MANUAL);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Wait for 
the completion interrupt on Ch1 and then enable the transfer again for the LINK channel, to provide the required sync event.
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_enableTransfer (hEdma, ch1Id, EDMA3_DRV_TRIG_MODE_MANUAL);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Note: Enabling of transfers on channel 1 (for master and link channel) is required as many number of times as the sync events are required. For ASync mode, number of sync events=(bcnt * ccnt) and for ABSync mode, number of sync events = ccnt.
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Use Case 3: Memory to memory transfer on any available
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 QDMA Channel
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
qTcc1 = EDMA3_DRV_TCC_ANY;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 qCh1Id = EDMA3_DRV_QDMA_CHANNEL_ANY;
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
result = EDMA3_DRV_requestChannel (hEdma, &qCh1Id, &qTcc1, (EDMA3_RM_EventQueue)0, &callback1, NULL);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Set the QDMA trigger word.
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setQdmaTrigWord (hEdma, qCh1Id, EDMA3_RM_QDMA_TRIG_DST);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Note: DONOT write the destination address (trigger word) before completing the configuration as it will trigger the transfer. Also, DONOT use }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_setDestParams()}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372  to set the destination address as it also sets other parameters. Use }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_setPaRAMEntry()}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  to set the destination address
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
result = EDMA3_DRV_setSrcParams (hEdma, qCh1Id, (unsigned int)(srcBuff1), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Set QDMA transfer parameters (aCnt, bCnt, cCnt, bCntReload, SyncType) acnt = 256; bcnt = 1; ccnt = 1, bcntreload = 0; synctype = EDMA3_DRV_SYNC_A;
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setTransferParams (hEdma, qCh1Id, acnt, bcnt, ccnt, bcntreload, synctype);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
srcbidx = acnt; srccidx = acnt; desbidx = acnt; descidx = acnt;
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setSrcIndex (hEdma, qCh1Id, srcbidx, srccidx);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setDestIndex (hEdma, qCh1Id, desbidx, descidx);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Enable the final completion interrupt.
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setOptField (hEdma, qCh1Id, EDMA3_DRV_OPT_FIELD_TCINTEN, 1);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Set the Destination Addressing Mode as Increment
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setOptField (hEdma, qCh1Id, EDMA3_DRV_OPT_FIELD_DAM, EDMA3_DRV_ADDR_MODE_INCR);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Trigger the QDMA channel by writing the destination address
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setPaRAMEntry (hEdma, qCh1Id, EDMA3_DRV_PARAM_ENTRY_DST, (unsigned int)(dstBuff1));
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Use Case 4: Linked memory to memory transfer on any available
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 QDMA Channel
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Setup for any QDMA Channel
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 qTcc1 = EDMA3_DRV_TCC_ANY;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 qCh1Id = EDMA3_DRV_QDMA_CHANNEL_ANY;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_requestChannel (hEdma, &qCh1Id, &qTcc1, (EDMA3_RM_EventQueue)0, &callback1, NULL);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Setup for Channel 2
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 qCh2Id = EDMA3_DRV_LINK_CHANNEL;
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 qTcc2 = EDMA3_DRV_TCC_ANY;
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_requestChannel (hEdma, &qCh2Id, &qTcc2, (EDMA3_RM_EventQueue)0, &callback2, NULL);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
result = EDMA3_DRV_setSrcParams (hEdma, qCh2Id, (unsigned int)(srcBuff2), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setDestParams(hEdma, qCh2Id, (unsigned int)(dstBuff2), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_D
RV_W8BIT);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
acnt = 256; bcnt = 1; ccnt = 1, bcntreload = 0; synctype = EDMA3_DRV_SYNC_A;
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setTransferParams (hEdma, qCh2Id, acnt, bcnt, ccnt, BRCnt, EDMA3_DRV_SYNC_A);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
srcbidx = acnt; srccidx = acnt; desbidx = acnt; descidx = acnt;
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setSrcIndex (hEdma, qCh2Id, srcbidx, srccidx);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setDestIndex (hEdma, qCh2Id, desbidx, descidx);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
result = EDMA3_DRV_setOptField (hEdma, qCh2Id, EDMA3_DRV_OPT_FIELD_TCINTEN, 1);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Make the PaRAM Set associated with qCh2Id as Static
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setOptField (hEdma, qCh2Id, EDMA3_DRV_OPT_FIELD_STATIC, 1u);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Link both the channels
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_linkChannel (hEdma,qCh1Id,qCh2Id);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Set the QDMA trigger word.
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setQdmaTrigWord (hEdma, qCh1Id, EDMA3_DRV_QDMA_TRIG_DST);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Note: DONOT write the destination address (trigger word) before completing the configuration as it'll trigger the transfer. Also, DONOT use EDMA3_DRV_setDestParams () function to set the destination address as it also sets other parameters. Use }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_setPaRAMEntry()}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  to set the dest address.
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
result = EDMA3_DRV_setSrcParams (hEdma, qCh1Id, (unsigned int)(srcBuff1), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Set QDMA transfer parameters (aCnt, bCnt, cCnt, bCntReload, SyncType) acnt = 256; bcnt = 1; ccnt = 1, bcntreload = 0; synctype = EDMA3_DRV_SYNC_A;
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setTransferParams (hEdma, qCh1Id, acnt, bcnt, ccnt, bcntreload, synctype);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
srcbidx = acnt; srccidx = acnt; desbidx = acnt; descidx = acnt;
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setSrcIndex (hEdma, qCh1Id, srcbidx, srccidx);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setDestIndex (hEdma, qCh1Id, desbidx, descidx);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
result = EDMA3_DRV_setOptField (hEdma, qCh1Id, EDMA3_DRV_OPT_FIELD_TCINTEN, 1);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Set the Destination Addressing Mode as Increment
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setOptField (hEdma, qCh1Id, EDMA3_DRV_OPT_FIELD_DAM, EDMA3_DRV_ADDR_MODE_INCR);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Trigger the QDMA channel by writing the destination address
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 result = EDMA3_DRV_setPaRAMEntry (hEdma, qCh1Id, EDMA3_DRV_PARAM_ENTRY_DST, (unsigned int)(dstBuff1));
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 Error Codes returned by the EDMA3 Driver 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Define Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_E_ADDRESS_NOT_ALIGNED\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_ADDRESS_NOT_ALIGNED}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 #define EDMA3_DRV_E_ADDRESS_NOT_ALIGNED\~ (EDMA3_DRV_E_BASE-10)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAJ}{\*\bkmkend AAAAAAAAAJ}The address of the memory location passed as argument is not properly aligned. It should be 32 bytes aligned. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setDestParams(), and EDMA3_DRV_setSrcParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_BASE\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_BASE}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_BASE\~ (-128)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAK}{\*\bkmkend AAAAAAAAAK}EDMA3 Driver Error Codes Base define 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_CH_PARAM_BIND_FAIL\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_CH_PARAM_BIND_FAIL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_CH_PARAM_BIND_FAIL\~ (EDMA3_DRV_E_BASE-9)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAL}{\*\bkmkend AAAAAAAAAL}The binding of Channel and PaRAM Set failed 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_DMA_CHANNEL_UNAVAIL\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_DMA_CHANNEL_UNAVAIL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_DMA_CHANNEL_UNAVAIL\~ (EDMA3_DRV_E_BASE-4)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAM}{\*\bkmkend AAAAAAAAAM}The requested DMA Channel not available 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_FIFO_WIDTH_NOT_SUPPORTED\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_FIFO_WIDTH_NOT_SUPPORTED}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 #define EDMA3_DRV_E_FIFO_WIDTH_NOT_SUPPORTED\~ (EDMA3_DRV_E_BASE-14)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAN}{\*\bkmkend AAAAAAAAAN}FIFO width not supported by the requested TC 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setDestParams(), and EDMA3_DRV_setSrcParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_INST_ALREADY_EXISTS\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_INST_ALREADY_EXISTS}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_INST_ALREADY_EXISTS\~ (EDMA3_DRV_E_BASE-13)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAO}{\*\bkmkend AAAAAAAAAO}EDMA3 Driver instance already exists for the specified region 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_INST_NOT_OPENED\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_INST_NOT_OPENED}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_INST_NOT_OPENED\~ (EDMA3_DRV_E_BASE-16)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAP}{\*\bkmkend AAAAAAAAAP}EDMA3 Driver Instance does not exist, it is not opened yet 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_getInstHandle().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_INVALID_PARAM\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_INVALID_PARAM}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_INVALID_PARAM\~ (EDMA3_DRV_E_BASE-11)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAQ}{\*\bkmkend AAAAAAAAAQ}Invalid Parameter passed to API 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), EDMA3_DRV_checkAndClearTcc(), EDMA3_DRV_clearErrorBits(), EDMA3_DRV_close(), EDMA3_DRV_create(), EDMA3_DRV_delete(), EDMA3_DRV_disableLogicalChannel(), EDMA3_DRV_disabl
eTransfer(), EDMA3_DRV_enableTransfer(), EDMA3_DRV_freeChannel(), EDMA3_DRV_getCCRegister(), EDMA3_DRV_getInstHandle(), EDMA3_DRV_getMapChToEvtQ(), EDMA3_DRV_getOptField(), EDMA3_DRV_getPaRAM(), EDMA3_DRV_getPaRAMEntry(), EDMA3_DRV_getPaRAMField(), EDMA3_
D
RV_getPaRAMPhyAddr(), EDMA3_DRV_Ioctl(), EDMA3_DRV_linkChannel(), EDMA3_DRV_mapChToEvtQ(), EDMA3_DRV_open(), EDMA3_DRV_requestChannel(), EDMA3_DRV_setCCRegister(), EDMA3_DRV_setDestIndex(), EDMA3_DRV_setDestParams(), EDMA3_DRV_setEvtQPriority(), EDMA3_DRV
_
setOptField(), EDMA3_DRV_setPaRAM(), EDMA3_DRV_setPaRAMEntry(), EDMA3_DRV_setPaRAMField(), EDMA3_DRV_setQdmaTrigWord(), EDMA3_DRV_setSrcIndex(), EDMA3_DRV_setSrcParams(), EDMA3_DRV_setTransferParams(), EDMA3_DRV_unchainChannel(), EDMA3_DRV_unlinkChannel()
, and EDMA3_DRV_waitAndClearTcc().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_INVALID_STATE\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_INVALID_STATE}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_INVALID_STATE\~ (EDMA3_DRV_E_BASE-12)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAR}{\*\bkmkend AAAAAAAAAR}Invalid State of EDMA3 HW Obj 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_delete(), and EDMA3_DRV_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_OBJ_NOT_CLOSED\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_OBJ_NOT_CLOSED}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_OBJ_NOT_CLOSED\~ (EDMA3_DRV_E_BASE-1)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAS}{\*\bkmkend AAAAAAAAAS}EDMA3 Driver Object Not Closed yet. So it cannot be deleted. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_delete().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_OBJ_NOT_DELETED\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_OBJ_NOT_DELETED}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_OBJ_NOT_DELETED\~ (EDMA3_DRV_E_BASE)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAT}{\*\bkmkend AAAAAAAAAT}EDMA3 Driver Object Not Deleted yet. So it cannot be created. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_create().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_OBJ_NOT_OPENED\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_OBJ_NOT_OPENED}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_OBJ_NOT_OPENED\~ (EDMA3_DRV_E_BASE-2)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAU}{\*\bkmkend AAAAAAAAAU}EDMA3 Driver Object Not Opened yet So it cannot be closed. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_close().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_PARAM_SET_UNAVAIL\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_PARAM_SET_UNAVAIL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_PARAM_SET_UNAVAIL\~ (EDMA3_DRV_E_BASE-6)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAV}{\*\bkmkend AAAAAAAAAV}The requested PaRAM Set not available 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_QDMA_CHANNEL_UNAVAIL\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_QDMA_CHANNEL_UNAVAIL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_QDMA_CHANNEL_UNAVAIL\~ (EDMA3_DRV_E_BASE-5)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAW}{\*\bkmkend AAAAAAAAAW}The requested QDMA Channel not available 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_RM_CLOSE_FAIL\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_RM_CLOSE_FAIL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_RM_CLOSE_FAIL\~ (EDMA3_DRV_E_BASE-3)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAX}{\*\bkmkend AAAAAAAAAX}While closing EDMA3 Driver, Resource Manager Close Failed. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_close().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_SEMAPHORE\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_SEMAPHORE}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_SEMAPHORE\~ (EDMA3_DRV_E_BASE-15)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAY}{\*\bkmkend AAAAAAAAAY}Semaphore related error 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_TCC_REGISTER_FAIL\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_TCC_REGISTER_FAIL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_TCC_REGISTER_FAIL\~ (EDMA3_DRV_E_BASE-8)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAAZ}{\*\bkmkend AAAAAAAAAZ}The registration of TCC failed 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_E_TCC_UNAVAIL\:Edma3DrvErrorCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvErrorCode\:EDMA3_DRV_E_TCC_UNAVAIL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_E_TCC_UNAVAIL\~ (EDMA3_DRV_E_BASE-7)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAABA}{\*\bkmkend AAAAAAAABA}The requested TCC not available 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3 Driver Channel Setup
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 \tcl2{\*\bkmkstart _Toc234757716}EDMA3 Driver Channel Setup{\*\bkmkend _Toc234757716}}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3 Driver Channel Setup}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAABB}
{\*\bkmkend AAAAAAAABB}Defines
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define 
}{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_DMA_CHANNEL_ANY}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 \~ 1002u
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_ANY}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ 1003u
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TCC_ANY}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 \~ 1004u
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_LINK_CHANNEL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ 1005u
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_0}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_MAX_DMA_CH + EDMA3_MAX_PARAM_SETS)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 QDMA Channel defines They should be used while requesting a specific QDMA channel. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define 
}{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_QDMA_CHANNEL_0+1u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_2}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_QDMA_CHANNEL_0+2u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_3}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_QDMA_CHANNEL_0+3u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_4}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_QDMA_CHANNEL_0+4u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_5}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_QDMA_CHANNEL_0+5u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_6}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_QDMA_CHANNEL_0+6u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_7}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_QDMA_CHANNEL_0+7u)
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Enumerations
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_0}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372  =  0, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_2}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_3}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_4}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_5}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_HW_CHANNEL_EVENT_6}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_7}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_8}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_9}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_10}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_11}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_12}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_13}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_14}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_15}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_16}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_17}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_18}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_HW_CHANNEL_EVENT_19}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_20}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_21}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_22}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_23}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_24}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_25}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_26}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_27}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_28}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_29}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_30}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_31}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_HW_CHANNEL_EVENT_32}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_33}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_34}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_35}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_36}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_37}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_38}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_39}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_40}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_41}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_42}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_43}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_44}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_HW_CHANNEL_EVENT_45}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_46}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_47}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_48}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_49}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_50}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_51}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_52}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_53}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_54}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_55}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_56}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_57}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 E
DMA3_DRV_HW_CHANNEL_EVENT_58}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_59}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_60}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_61}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_62}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_63}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 DMA Channels assigned to different Hardware Events. They should be use
d while requesting a specific DMA channel. One possible usage is to maintain a SoC specific file, which will contain the mapping of these hardware events to the respective peripherals for better understanding and lesser probability of errors. Also, if any
 event associated with a particular peripheral gets changed, only that SoC specific file needs to be changed. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Functions
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_requestChannel}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int *pLCh, unsigned int *pTcc, EDMA3_RM_EventQueue evtQueue,
 EDMA3_RM_TccCallback tccCb, void *cbData)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Request a DMA/QDMA/Link channel. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_freeChannel}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int channelId)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Free the specified channel (DMA/QDMA/Link) and its associated resources (PaRAM Set, TCC etc) and removes various mappings. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_clearErrorBits}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int channelId)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Clears Event Register and Error Register for a specific DMA channel and brings back EDMA3 to its initial state. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_linkChannel}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh1, unsigned int lCh2)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Link two logical channels. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_unlinkChannel}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 
\i\insrsid15096372 Unlink the channel from the earlier linked logical channel. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Channel related Interface of the EDMA3 Driver 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Define Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_DMA_CHANNEL_ANY\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 
\rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_DMA_CHANNEL_ANY}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 #define EDMA3_DRV_DMA_CHANNEL_ANY\~ 1002u
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAABC}{\*\bkmkend AAAAAAAABC}Used to specify any available DMA Channel while requesting one. Used in the API }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_requestChannel()}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 . DMA channel from the pool of (owned && non_reserved && available_right_now) DMA channels will be chosen and returned. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_LINK_CHANNEL\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_LINK_CHANNEL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 #define EDMA3_DRV_LINK_CHANNEL\~ 1005u
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAABD}{\*\bkmkend AAAAAAAABD}Used to specify any available PaRAM Set while requesting one. Used in the API }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_requestChannel()}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 , for Link channels. PaRAM Set from the pool of (owned && non_reserved && available_right_now) PaRAM Sets will be chosen and returned. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_0\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_QDMA_CHANNEL_0}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 #define EDMA3_DRV_QDMA_CHANNEL_0\~ (EDMA3_MAX_DMA_CH + EDMA3_MAX_PARAM_SETS)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAABE}{\*\bkmkend AAAAAAAABE}QDMA Channel defines They should be used while requesting a specific QDMA channel. 
\par QDMA Channel 0 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_setPaRAMField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_1\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_QDMA_CHANNEL_1}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 #define EDMA3_DRV_QDMA_CHANNEL_1\~ (EDMA3_DRV_QDMA_CHANNEL_0+1u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAABF}{\*\bkmkend AAAAAAAABF}QDMA Channel 1 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_2\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_QDMA_CHANNEL_2}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 #define EDMA3_DRV_QDMA_CHANNEL_2\~ (EDMA3_DRV_QDMA_CHANNEL_0+2u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAABG}{\*\bkmkend AAAAAAAABG}QDMA Channel 2 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_3\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_QDMA_CHANNEL_3}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 #define EDMA3_DRV_QDMA_CHANNEL_3\~ (EDMA3_DRV_QDMA_CHANNEL_0+3u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAABH}{\*\bkmkend AAAAAAAABH}QDMA Channel 3 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_4\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_QDMA_CHANNEL_4}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 #define EDMA3_DRV_QDMA_CHANNEL_4\~ (EDMA3_DRV_QDMA_CHANNEL_0+4u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAABI}{\*\bkmkend AAAAAAAABI}QDMA Channel 4 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_5\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_QDMA_CHANNEL_5}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 #define EDMA3_DRV_QDMA_CHANNEL_5\~ (EDMA3_DRV_QDMA_CHANNEL_0+5u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAABJ}{\*\bkmkend AAAAAAAABJ}QDMA Channel 5 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_6\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_QDMA_CHANNEL_6}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 #define EDMA3_DRV_QDMA_CHANNEL_6\~ (EDMA3_DRV_QDMA_CHANNEL_0+6u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAABK}{\*\bkmkend AAAAAAAABK}QDMA Channel 6 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_7\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_QDMA_CHANNEL_7}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 #define EDMA3_DRV_QDMA_CHANNEL_7\~ (EDMA3_DRV_QDMA_CHANNEL_0+7u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAABL}{\*\bkmkend AAAAAAAABL}QDMA Channel 7 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_setPaRAMField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_ANY\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_QDMA_CHANNEL_ANY}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 #define EDMA3_DRV_QDMA_CHANNEL_ANY\~ 1003u
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAABM}{\*\bkmkend AAAAAAAABM}Used to specify any available QDMA Channel while requesting one. Used in the API }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_requestChannel()}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 . QDMA channel from the pool of (owned && non_reserved && available_right_now) QDMA channels will be chosen and returned. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_TCC_ANY\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_TCC_ANY}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_TCC_ANY\~ 1004u
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAABN}{\*\bkmkend AAAAAAAABN}Used to specify any available TCC while requesting one. Used in the API }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_requestChannel()}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 , for both DMA and QDMA channels. TCC from the pool of (owned && non_reserved && available_right_now) TCCs will be chosen and returned. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Enumeration Type Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 
\rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 enum EDMA3_DRV_HW_CHANNEL_EVENT
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAABO}{\*\bkmkend AAAAAAAABO}DMA Channels assigned to different Hardware Events. They should be used while requesting a specific DMA channel. One possible usage is to mai
ntain a SoC specific file, which will contain the mapping of these hardware events to the respective peripherals for better understanding and lesser probability of errors. Also, if any event associated with a particular peripheral gets changed, only that 
SoC specific file needs to be changed. 
\par for eg, the sample SoC specific file "soc.h" can have these defines:
\par define EDMA3_DRV_HW_CHANNEL_MCBSP_TX EDMA3_DRV_HW_CHANNEL_EVENT_2 define EDMA3_DRV_HW_CHANNEL_MCBSP_RX EDMA3_DRV_HW_CHANNEL_EVENT_3
\par These defines will be used by the MCBSP driver. The same event EDMA3_DRV_HW_CHANNEL_EVENT_2/3 could be mapped to some other peripheral also. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_HW_CHANNEL_EVENT_0\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_0}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAABP}{\*\bkmkend AAAAAAAABP}  Channel assigned to EDMA3 Event 0 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_1\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_1}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAABQ}{\*\bkmkend AAAAAAAABQ}  Channel assigned to EDMA3 Event 1 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_2\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_2}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_2}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAABR}{\*\bkmkend AAAAAAAABR}  Channel assigned to EDMA3 Event 2 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_3\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_3}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_3}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAABS}{\*\bkmkend AAAAAAAABS}  Channel assigned to EDMA3 Event 3 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_4\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_4}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_4}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAABT}{\*\bkmkend AAAAAAAABT}  Channel assigned to EDMA3 Event 4 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_5\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_5}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_5}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAABU}{\*\bkmkend AAAAAAAABU}  Channel assigned to EDMA3 Event 5 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_6\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_6}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_6}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAABV}{\*\bkmkend AAAAAAAABV}  Channel assigned to EDMA3 Event 6 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_7\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_7}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_7}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAABW}{\*\bkmkend AAAAAAAABW}  Channel assigned to EDMA3 Event 7 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_8\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_8}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_8}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAABX}{\*\bkmkend AAAAAAAABX}  Channel assigned to EDMA3 Event 8 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_9\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_9}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_9}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAABY}{\*\bkmkend AAAAAAAABY}  Channel assigned to EDMA3 Event 9 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_10\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_10}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_10}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAABZ}{\*\bkmkend AAAAAAAABZ}  Channel assigned to EDMA3 Event 10 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_11\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_11}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_11}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACA}{\*\bkmkend AAAAAAAACA}  Channel assigned to EDMA3 Event 11 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_12\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_12}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_12}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACB}{\*\bkmkend AAAAAAAACB}  Channel assigned to EDMA3 Event 12 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_13\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_13}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_13}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACC}{\*\bkmkend AAAAAAAACC}  Channel assigned to EDMA3 Event 13 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_14\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_14}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_14}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACD}{\*\bkmkend AAAAAAAACD}  Channel assigned to EDMA3 Event 14 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_15\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_15}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_15}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACE}{\*\bkmkend AAAAAAAACE}  Channel assigned to EDMA3 Event 15 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_16\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_16}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_16}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACF}{\*\bkmkend AAAAAAAACF}  Channel assigned to EDMA3 Event 16 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_17\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_17}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_17}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACG}{\*\bkmkend AAAAAAAACG}  Channel assigned to EDMA3 Event 17 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_18\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_18}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_18}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACH}{\*\bkmkend AAAAAAAACH}  Channel assigned to EDMA3 Event 18 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_19\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_19}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_19}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACI}{\*\bkmkend AAAAAAAACI}  Channel assigned to EDMA3 Event 19 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_20\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_20}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_20}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACJ}{\*\bkmkend AAAAAAAACJ}  Channel assigned to EDMA3 Event 20 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_21\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_21}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_21}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACK}{\*\bkmkend AAAAAAAACK}  Channel assigned to EDMA3 Event 21 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_22\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_22}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_22}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACL}{\*\bkmkend AAAAAAAACL}  Channel assigned to EDMA3 Event 22 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_23\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_23}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_23}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACM}{\*\bkmkend AAAAAAAACM}  Channel assigned to EDMA3 Event 23 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_24\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_24}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_24}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACN}{\*\bkmkend AAAAAAAACN}  Channel assigned to EDMA3 Event 24 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_25\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_25}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_25}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACO}{\*\bkmkend AAAAAAAACO}  Channel assigned to EDMA3 Event 25 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_26\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_26}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_26}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACP}{\*\bkmkend AAAAAAAACP}  Channel assigned to EDMA3 Event 26 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_27\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_27}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_27}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACQ}{\*\bkmkend AAAAAAAACQ}  Channel assigned to EDMA3 Event 27 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_28\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_28}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_28}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACR}{\*\bkmkend AAAAAAAACR}  Channel assigned to EDMA3 Event 28 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_29\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_29}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_29}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACS}{\*\bkmkend AAAAAAAACS}  Channel assigned to EDMA3 Event 29 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_30\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_30}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_30}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACT}{\*\bkmkend AAAAAAAACT}  Channel assigned to EDMA3 Event 30 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_31\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_31}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_31}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACU}{\*\bkmkend AAAAAAAACU}  Channel assigned to EDMA3 Event 31 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_32\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_32}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_32}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACV}{\*\bkmkend AAAAAAAACV}  Channel assigned to EDMA3 Event 32 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_33\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_33}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_33}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACW}{\*\bkmkend AAAAAAAACW}  Channel assigned to EDMA3 Event 33 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_34\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_34}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_34}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACX}{\*\bkmkend AAAAAAAACX}  Channel assigned to EDMA3 Event 34 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_35\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_35}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_35}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACY}{\*\bkmkend AAAAAAAACY}  Channel assigned to EDMA3 Event 35 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_36\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_36}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_36}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAACZ}{\*\bkmkend AAAAAAAACZ}  Channel assigned to EDMA3 Event 36 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_37\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_37}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_37}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADA}{\*\bkmkend AAAAAAAADA}  Channel assigned to EDMA3 Event 37 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_38\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_38}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_38}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADB}{\*\bkmkend AAAAAAAADB}  Channel assigned to EDMA3 Event 38 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_39\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_39}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_39}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADC}{\*\bkmkend AAAAAAAADC}  Channel assigned to EDMA3 Event 39 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_40\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_40}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_40}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADD}{\*\bkmkend AAAAAAAADD}  Channel assigned to EDMA3 Event 40 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_41\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_41}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_41}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADE}{\*\bkmkend AAAAAAAADE}  Channel assigned to EDMA3 Event 41 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_42\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_42}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_42}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADF}{\*\bkmkend AAAAAAAADF}  Channel assigned to EDMA3 Event 42 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_43\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_43}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_43}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADG}{\*\bkmkend AAAAAAAADG}  Channel assigned to EDMA3 Event 43 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_44\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_44}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_44}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADH}{\*\bkmkend AAAAAAAADH}  Channel assigned to EDMA3 Event 44 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_45\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_45}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_45}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADI}{\*\bkmkend AAAAAAAADI}  Channel assigned to EDMA3 Event 45 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_46\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_46}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_46}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADJ}{\*\bkmkend AAAAAAAADJ}  Channel assigned to EDMA3 Event 46 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_47\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_47}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_47}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADK}{\*\bkmkend AAAAAAAADK}  Channel assigned to EDMA3 Event 47 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_48\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_48}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_48}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADL}{\*\bkmkend AAAAAAAADL}  Channel assigned to EDMA3 Event 48 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_49\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_49}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_49}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADM}{\*\bkmkend AAAAAAAADM}  Channel assigned to EDMA3 Event 49 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_50\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_50}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_50}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADN}{\*\bkmkend AAAAAAAADN}  Channel assigned to EDMA3 Event 50 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_51\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_51}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_51}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADO}{\*\bkmkend AAAAAAAADO}  Channel assigned to EDMA3 Event 51 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_52\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_52}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_52}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADP}{\*\bkmkend AAAAAAAADP}  Channel assigned to EDMA3 Event 52 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_53\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_53}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_53}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADQ}{\*\bkmkend AAAAAAAADQ}  Channel assigned to EDMA3 Event 53 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_54\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_54}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_54}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADR}{\*\bkmkend AAAAAAAADR}  Channel assigned to EDMA3 Event 54 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_55\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_55}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_55}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADS}{\*\bkmkend AAAAAAAADS}  Channel assigned to EDMA3 Event 55 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_56\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_56}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_56}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADT}{\*\bkmkend AAAAAAAADT}  Channel assigned to EDMA3 Event 56 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_57\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_57}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_57}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADU}{\*\bkmkend AAAAAAAADU}  Channel assigned to EDMA3 Event 57 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_58\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_58}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_58}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADV}{\*\bkmkend AAAAAAAADV}  Channel assigned to EDMA3 Event 58 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_59\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_59}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_59}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADW}{\*\bkmkend AAAAAAAADW}  Channel assigned to EDMA3 Event 59 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_60\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_60}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_60}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADX}{\*\bkmkend AAAAAAAADX}  Channel assigned to EDMA3 Event 60 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_61\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_61}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_61}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADY}{\*\bkmkend AAAAAAAADY}  Channel assigned to EDMA3 Event 61 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_62\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_62}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_62}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAADZ}{\*\bkmkend AAAAAAAADZ}  Channel assigned to EDMA3 Event 62 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_63\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_HW_CHANNEL_EVENT_63}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_63}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAEA}{\*\bkmkend AAAAAAAAEA}  Channel assigned to EDMA3 Event 63 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_clearErrorBits\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_clearErrorBits}}}\sectd \linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_clearErrorBits (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 
\ltrch\fcs0 \i\insrsid15096372 channelId}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAEB}{\*\bkmkend AAAAAAAAEB}Clears Event Register and Error Register for a specific DMA channel and brings back EDMA3 to its initial state. 
\par This API clears the Event register, Event Miss register Event Enable register for a specific DMA channel. It also clears the CC Error register.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 channelId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] DMA Channel needs to be cleaned.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant for unique channelId values. It is non- re-entrant for same channelId value. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Refere
nces EDMA3_DRV_DMA_CH_MAX_VAL, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::numEvtQueue, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Instance::shadowRegs.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_freeChannel\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_freeChannel}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_freeChannel (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 channelId}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAEC}{\*\bkmkend AAAAAAAAEC}Free the specified channel (DMA/QDMA/Link) and its associated resources (PaRAM Set, TCC etc) and removes various mappings. 
\par This API internally uses EDMA3_RM_freeResource () to free the desired resources.
\par For Link channels, this API only frees the associated PaRAM Set.
\par For DMA/QDMA channels, it does the following op
erations: a) Disable any ongoing transfer on the channel, b) Unregister the TCC Callback function and disable the interrupts, c) Remove the channel to Event Queue mapping, d) For DMA channels, clear the DCHMAP register, if available e) For QDMA channels, 
clear the QCHMAP register, f) Frees the DMA/QDMA channel in the end.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 channelId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel number to be freed.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function disables t
he global interrupts while modifying the global CC registers and while modifying global data structures, to prevent simultaneous access to the global pool of resources. It internally calls EDMA3_RM_freeResource () for resource de-allocation. It is re-entr
ant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
References EDMA3_DRV_CHANNEL_TYPE_DMA, EDMA3_DRV_CHANNEL_TYPE_LINK, EDMA3_DRV_CHANNEL_TYPE_NONE, EDMA3_DRV_CHANNEL_TYPE_QDMA, EDMA3_DRV_DMA_CH_MAX_VAL, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LINK_CH_MAX_VAL, EDMA3_DRV_LINK_CH_MIN_VAL, EDMA3_DRV_LOG_CH_M
AX_VAL, EDMA3_DRV_QDMA_CH_MAX_VAL, EDMA3_DRV_QDMA_CH_MIN_VAL, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_GblConfigParams::numTccs, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, EDMA3_DRV
_Object::phyCtrllerInstId, EDMA3_DRV_Instance::resMgrInstance, and EDMA3_DRV_ChBoundResources::tcc.
\par Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_linkChannel\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_linkChannel}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_linkChannel (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 lCh1}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 lCh2}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAED}{\*\bkmkend AAAAAAAAED}Link two logical channels. 
\par This API is used to link two previously allocated logical (DMA/QDMA/Link) channels.
\par It sets the Link field of the PaRAM set associated with first logical channel (lCh1) to point it to the PaRAM set associated with second logical channel (lCh2).
\par It also sets the TCC field of PaRAM set associated with second logical channel to the same as that of the first logical channel.
\par After linking the channels, user should not update any PaRAM Set of the channel.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel to which particular channel will be linked. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh2}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel which needs to be 
linked to the first channel. After the transfer based on the PaRAM set of lCh1 is over, the PaRAM set of lCh2 will be copied to the PaRAM set of lCh1 and transfer will resume. For DMA channels, another sync event is required to initiate the transfer on th
e Link channel.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant for unique lCh1 & lCh2 values. It is non-re-entrant for same lCh1 & lCh2 values. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_OPT_
TCC_CLR_MASK, EDMA3_DRV_OPT_TCC_GET_MASK, EDMA3_DRV_OPT_TCC_SET_MASK, EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, 
EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_requestChannel\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_requestChannel}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_requestChannel (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 pLCh}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 pTcc}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_RM_EventQueue }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 evtQueue}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_RM_TccCallback }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 tccCb}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   void * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 cbData}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAEE}{\*\bkmkend AAAAAAAAEE}Request a DMA/QDMA/Link channel. 
\par Each channel (DMA/QDMA/Link) must be requested before initiating a DMA transfer on that channel.
\par This API is used to allocate a logical channel (DMA/QDMA/Link) along with the associated resources. For DMA and QDMA channels, TCC and PaRAM Set are also allocated along with the requested channel. For Link channel, ONLY a PaRAM Set is allocated.
\par User can request a specific logical channel by passing the channel id in 'pLCh'. Note that the channel id is the same as the actual resource id in case of DMA channels. To allocate specific QDMA channels, user SHOULD use the defines EDMA3_DRV_QDMA_CHANN
EL_X mentioned above.
\par User can also request ANY available logical channel also by specifying the below mentioned values in '*pLCh': a) EDMA3_DRV_DMA_CHANNEL_ANY: For DMA channels b) EDMA3_DRV_QDMA_CHANNEL_ANY: For QDMA channels, and c) EDMA3_DRV_LINK_CHANN
EL: For Link channels. Normally user should use this value to request link channels (PaRAM Sets used for linking purpose only), unless he wants to use some specific link channels (PaRAM Sets) which is also allowed.
\par This API internally uses EDMA3_RM_allocResource () to allocate the desired resources (DMA/QDMA channel, PaRAM Set and TCC).
\par This API also registers a specific callback function against the allocated TCC.
\par For DMA/QDMA channels, after allocating all the EDMA3 resources, this API sets the TCC field of the OPT PaRAM Word with the allocated TCC. It also sets the event queue for the channel allocated. The event queue needs to be specified by the user.
\par For DMA channel, it also sets the DCHMAP register, if required.
\par For QDMA channel, it sets the QCHMAP register and CCNT as trigger word and enables the QDMA channel by writing to the QEESR register.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the previously opened Driver Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 pLCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN/OUT] Requested logical channel id. Examples:
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_HW_CHANNEL_EVENT_0
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 To request a DMA Master Channel mapped to EDMA Event 0.
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_DMA_CHANNEL_ANY
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 For requesting any DMA Master channel with no event mapping.
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_QDMA_CHANNEL_ANY
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 For requesting any QDMA Master channel
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_QDMA_CHANNEL_0
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 For requesting the QDMA Channel 0.
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_LINK_CHANNEL
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 For requesting a DMA Slave Channel,
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 to be linked to some other Master
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 channel.
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 In case user passes a specific channel Id, pLCh value is left unchanged. In case user requests ANY available resource, the allocated channel id is returned in pLCh.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
To request a PaRAM Set for the purpose of linking to another channel, call the function with
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 *pLCh = EDMA3_DRV_LINK_CHANNEL;
\par This function will update *pLCh with the allocated Link channel handle. This handle could be DIFFERENT from the actual PaRAM Set allocated by the Resource Manager internally. So user SHOULD NOT assume the handle as the PaRAM Set Id.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 pTcc
}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN/OUT] The channel number on which the completion/error interrupt is generated. Not used if user requested for a Link channel. Examples:
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_HW_CHANNEL_EVENT_0
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 To request TCC associated with
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 DMA Master Channel mapped to EDMA
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 event 0.
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_TCC_ANY
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 For requesting any TCC with no
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 channel mapping. In case user
 passes a specific TCC value, pTcc value is left unchanged. In case user requests ANY available TCC, the allocated one is returned in pTcc
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
evtQueue}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Event Queue Number to which the channel will be mapped (valid only for the Master Channel (DMA/QDMA) request)
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 tccCb}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] TCC callback - caters to channel- specific events like "Event Miss Error" or "Transfer Complete"
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 cbData}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Data which will be passed directly to the tccCb callback function
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function internally uses EDMA3 Resource Manager, which acquires a RM Instance specific semaphore to prevent simultaneous access to the global pool of resources. It also disables the global interrupts while modifying the global CC registers. It is re
-entrant, but SHOULD NOT be called from the user callback function (ISR context). 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Fill the resource id, whose associated TCC needs to be registered. For QDMA channels, pass the actual QDMA channel no instead of (*pLCh).
\par Map the allocated PaRAM Set to the logical DMa/QDMA channel.
\par First check whether the mapping feature is supported on the underlying platform. In case it is not supported, dont call this API, because this API returns error in case the feature is not there.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 References EDMA3_DRV_GblConfigParam
s::dmaChannelPaRAMMap, EDMA3_DRV_GblConfigParams::dmaChannelTccMap, EDMA3_DRV_GblConfigParams::dmaChPaRAMMapExists, EDMA3_DRV_CH_NO_PARAM_MAP, EDMA3_DRV_CH_NO_TCC_MAP, EDMA3_DRV_CHANNEL_TYPE_DMA, EDMA3_DRV_CHANNEL_TYPE_QDMA, EDMA3_DRV_DMA_CH_MAX_VAL, EDMA
3
_DRV_DMA_CHANNEL_ANY, EDMA3_DRV_DMAQNUM_CLR_MASK, EDMA3_DRV_DMAQNUM_SET_MASK, EDMA3_DRV_E_CH_PARAM_BIND_FAIL, EDMA3_DRV_E_DMA_CHANNEL_UNAVAIL, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_E_QDMA_CHANNEL_UNAVAIL, EDMA3_DRV_E_TCC_REGISTER_FAIL, EDMA3_DRV_E_TCC_UNAV
A
IL, EDMA3_DRV_freeChannel(), EDMA3_DRV_LINK_CH_MAX_VAL, EDMA3_DRV_LINK_CH_MIN_VAL, EDMA3_DRV_LINK_CHANNEL, EDMA3_DRV_OPT_TCC_CLR_MASK, EDMA3_DRV_OPT_TCC_SET_MASK, EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD, EDMA3_DRV_QDMA_CH_MAX_VAL, EDMA3_DRV_QDMA_CH_MIN_VAL, ED
M
A3_DRV_QDMA_CHANNEL_ANY, EDMA3_DRV_QDMAQNUM_CLR_MASK, EDMA3_DRV_QDMAQNUM_SET_MASK, EDMA3_DRV_TCC_ANY, EDMA3_DRV_TRIG_MODE_NONE, EDMA3_DRV_TRIG_MODE_QDMA, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::num
D
maChannels, EDMA3_DRV_GblConfigParams::numEvtQueue, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, EDMA3_DRV_Object::phyCtrllerInstId, EDMA3_DRV_Instance::resMgrInstance, EDMA3_DRV_Instance::shadowRegs, EDMA3_DRV_ChBoundResourc
es::tcc, and EDMA3_DRV_ChBoundResources::trigMode.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_unlinkChannel\:Edma3DrvChannelSetup}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvChannelSetup\:EDMA3_DRV_unlinkChannel}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_unlinkChannel (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 lCh}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAEF}{\*\bkmkend AAAAAAAAEF}Unlink the channel from the earlier linked logical channel. 
\par This function breaks the link between the specified channel and the earlier linked logical channel by clearing the Link Address field.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Channel for which linking has to be removed
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_
DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3 Driver Typical EDMA Transfer Setup
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 \tcl2{\*\bkmkstart _Toc234757717}EDMA3 Driver Typical EDMA Transfer Setup{\*\bkmkend _Toc234757717}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3 Driver Typical EDMA Transfer Setup}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAEG}{\*\bkmkend AAAAAAAAEG}Data Structures
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 struct }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ChainOptions}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Structure to be used to configure interrupt generation and chaining options. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Enumerations
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OptField}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_FIELD_SAM}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  0, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_FIELD_DAM}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  1, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_FIELD_SYNCDIM}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372  =  2, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_FIELD_STATIC}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  3, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_FIELD_FWID}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372  =  4, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCCMODE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  5, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCC}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  6, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCINTEN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  7, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_OPT_FIELD_ITCINTEN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  8, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCCHEN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  9, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 EDMA3_DRV_OPT_FIELD_ITCCHEN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  10 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 OPT Field Offset. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_AddrMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ADDR_MODE_INCR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  0, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ADDR_MODE_FIFO}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  1 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 EDMA Addressing modes. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_SyncType}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_SYNC_A}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  0, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_SYNC_AB}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  1 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 EDMA Transfer Synchronization type. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_StaticMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_STATIC_DIS}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  0, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_STATIC_EN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  1 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 True/False: PaRAM set is Static or not. A Static PaRAM set is updated or linked after TR is submitted. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_FifoWidth}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_W8BIT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  0, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_W16BIT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  1, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_W32BIT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  2, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_W64BIT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  3, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_W128BIT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  4, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_W256BIT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  5 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 EDMA3 FIFO width. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TccMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TCCMODE_NORMAL}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  0, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TCCMODE_EARLY}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  1 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Transfer complete code mode. Indicates the point at which a transfer is considered completed for chaining and interrupt generation. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TcintEn}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TCINTEN_DIS}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  0, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TCINTEN_EN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  1 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Transfer complete interrupt enable. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ItcintEn}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ITCINTEN_DIS}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  0, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ITCINTEN_EN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  1 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Intermediate Transfer complete interrupt enable. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TcchEn}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TCCHEN_DIS}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  0, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TCCHEN_EN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  1 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Transfer complete chaining enable. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ItcchEn}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ITCCHEN_DIS}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  0, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ITCCHEN_EN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  1 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Intermediate Transfer complete chaining enable. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TrigMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TRIG_MODE_MANUAL}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  0, 
}{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TRIG_MODE_QDMA}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  1, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TRIG_MODE_EVENT}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372  =  2, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TRIG_MODE_NONE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  3 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 EDMA Trigger Mode Selection. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Functions
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_setOptField}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OptField}
{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  optField, unsigned int newOptFieldVal)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Set a particular OPT field in the PaRAM set associated with the logical channel 'lCh'. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_getOptField}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OptField}
{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  optField, unsigned int *optFieldVal)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Get a particular OPT field in the PaRAM set associated with the logical channel 'lCh'. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_setSrcParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int srcAddr, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 EDMA3_DRV_AddrMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  addrMode, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_FifoWidth}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  fifoWidth)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 DMA source parameters setup. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_setDestParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int destAddr, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 EDMA3_DRV_AddrMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  addrMode, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_FifoWidth}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  fifoWidth)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 DMA Destination parameters setup. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_setSrcIndex}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, int srcBIdx, int srcCIdx)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 DMA source index setup. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_setDestIndex}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, int destBIdx, int destCIdx)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 DMA destination index setup. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_setTransferParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
 (EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int aCnt, unsigned int bCnt, unsigned int cCnt, unsigned int bCntReload, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_SyncType}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  syncType)

\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 DMA transfer parameters setup. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_chainChannel}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh1, unsigned int lCh2, const }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 EDMA3_DRV_ChainOptions}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  *chainOptions)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Chain the two specified channels. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_unchainChannel}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Unchain the two channels. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_enableTransfer}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_TrigMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  trigMode)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Start EDMA transfer on the specified channel. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_disableTransfer}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_TrigMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  trigMode)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Disable DMA transfer on the specified channel. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_disableLogicalChannel}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_TrigMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  trigMode)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 
\i\insrsid15096372 Disable the event driven DMA channel or QDMA channel. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
The typical EDMA transfer related Interface of the EDMA3 Driver 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Enumeration Type Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_AddrMode\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_AddrMode}}}\sectd \linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 enum EDMA3_DRV_AddrMode
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAEH}{\*\bkmkend AAAAAAAAEH}EDMA Addressing modes. 
\par The EDMA3 TC supports two addressing modes
\par }\pard\plain \ltrpar\s73\ql \fi-360\li720\ri0\widctlpar\wrapdefault\faauto\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 1.\tab 
Increment transfer
\par 2.\tab FIFO transfer
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 The SAM (Source Addressing Mode) and the DAM (Destination Addressing Mode) can be independently set to either of the two via the OPT register. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_ADDR_MODE_INCR\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_ADDR_MODE_INCR}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_ADDR_MODE_INCR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAEI}{\*\bkmkend AAAAAAAAEI}  Increment (INCR) mode. Source addressing within an array increments. Source is not a FIFO. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_ADDR_MODE_FIFO\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_ADDR_MODE_FIFO}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_ADDR_MODE_FIFO}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAEJ}{\*\bkmkend AAAAAAAAEJ}  FIFO mode. Source addressing within an array wraps around upon reaching FIFO width. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_FifoWidth\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_FifoWidth}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 enum EDMA3_DRV_FifoWidth
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAEK}{\*\bkmkend AAAAAAAAEK}EDMA3 FIFO width. 
\par The user can set the width of the FIFO using this enum. This is done via the OPT register. This is valid only if the EDMA3_DRV_ADDR_MODE_FIFO value is used for the enum EDMA3_DRV_AddrMode. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_W8BIT\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_W8BIT}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 
EDMA3_DRV_W8BIT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAEL}{\*\bkmkend AAAAAAAAEL}  FIFO width is 8-bit. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_W16BIT\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_W16BIT}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 
EDMA3_DRV_W16BIT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAEM}{\*\bkmkend AAAAAAAAEM}  FIFO width is 16-bit. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_W32BIT\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_W32BIT}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 
EDMA3_DRV_W32BIT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAEN}{\*\bkmkend AAAAAAAAEN}  FIFO width is 32-bit. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_W64BIT\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_W64BIT}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 
EDMA3_DRV_W64BIT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAEO}{\*\bkmkend AAAAAAAAEO}  FIFO width is 64-bit. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_W128BIT\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_W128BIT}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 
EDMA3_DRV_W128BIT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAEP}{\*\bkmkend AAAAAAAAEP}  FIFO width is 128-bit. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_W256BIT\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_W256BIT}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 
EDMA3_DRV_W256BIT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAEQ}{\*\bkmkend AAAAAAAAEQ}  FIFO width is 256-bit. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_ItcchEn\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_ItcchEn}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 enum EDMA3_DRV_ItcchEn
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAER}{\*\bkmkend AAAAAAAAER}Intermediate Transfer complete chaining enable. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 
\par Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_ITCCHEN_DIS\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_ITCCHEN_DIS}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 
EDMA3_DRV_ITCCHEN_DIS}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAES}{\*\bkmkend AAAAAAAAES}  Intermediate Transfer complete chaining is disabled 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_ITCCHEN_EN\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_ITCCHEN_EN}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_ITCCHEN_EN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAET}{\*\bkmkend AAAAAAAAET}  Intermediate transfer complete chaining is enabled. Whe
n enabled, the chained event register (CER/CERH) bit is set on every intermediate chained transfer completion (upon completion of every intermediate TR in the PaRAM set, except the final TR in the PaRAM set). The bit (position) set in CER or CERH is the T
CC value specified. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_ItcintEn\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_ItcintEn}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 enum EDMA3_DRV_ItcintEn
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAEU}{\*\bkmkend AAAAAAAAEU}Intermediate Transfer complete interrupt enable. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 
\par Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_ITCINTEN_DIS\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_ITCINTEN_DIS}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 
EDMA3_DRV_ITCINTEN_DIS}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAEV}{\*\bkmkend AAAAAAAAEV}  Intermediate Transfer complete interrupt is disabled 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_ITCINTEN_EN\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_ITCINTEN_EN}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_ITCINTEN_EN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAEW}{\*\bkmkend AAAAAAAAEW}
  Intermediate transfer complete interrupt is enabled. When enabled, the interrupt pending register (IPR/IPRH) bit is set on every intermediate transfer completion (upon completion 
of every intermediate TR in the PaRAM set, except the final TR in the PaRAM set). The bit (position) set in IPR or IPRH is the TCC value specified. In order to generate a completion interrupt to the CPU, the corresponding IER [TCC] / IERH [TCC] bit must b
e set to 1. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_OptField\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_OptField}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 enum EDMA3_DRV_OptField
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAEX}{\*\bkmkend AAAAAAAAEX}OPT Field Offset. 
\par Use this enum to set or get any of the Fields within an OPT of a Parameter RAM set. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_OPT_FIELD_SAM\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_OPT_FIELD_SAM}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_OPT_FIELD_SAM}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAEY}{\*\bkmkend AAAAAAAAEY}  Source addressing mode (INCR / FIFO) (Bit 0) 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_OPT_FIELD_DAM\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_OPT_FIELD_DAM}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_OPT_FIELD_DAM}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAEZ}{\*\bkmkend AAAAAAAAEZ}  Destination addressing mode (INCR / FIFO) (Bit 1) 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_OPT_FIELD_SYNCDIM\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_OPT_FIELD_SYNCDIM}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_OPT_FIELD_SYNCDIM}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFA}{\*\bkmkend AAAAAAAAFA}  Transfer synchronization dimension (A-synchronized / AB-synchronized) (Bit 2) 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_OPT_FIELD_STATIC\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_OPT_FIELD_STATIC}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_OPT_FIELD_STATIC}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFB}{\*\bkmkend AAAAAAAAFB}  The STATIC field PaRAM set is static/non-static? (Bit 3) 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_OPT_FIELD_FWID\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_OPT_FIELD_FWID}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_OPT_FIELD_FWID}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFC}{\*\bkmkend AAAAAAAAFC}  FIFO Width. Applies if either SAM or DAM is set to FIFO mode. (Bitfield 8-10) 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCCMODE\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_OPT_FIELD_TCCMODE}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCCMODE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFD}{\*\bkmkend AAAAAAAAFD}
  Transfer complete code mode. Indicates the point at which a transfer is considered completed for chaining and interrupt generation. (Bit 11) 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCC\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_OPT_FIELD_TCC}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCC}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFE}{\*\bkmkend AAAAAAAAFE}
  Transfer Complete Code (TCC). This 6-bit code is used to set the relevant bit in chaining enable register (CER[TCC]/CERH[TCC]) for chaining or in interrupt pending register (IPR[TCC]/IPRH[TCC]) for interrupts. (Bitfield 12-17) 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCINTEN\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_OPT_FIELD_TCINTEN}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCINTEN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFF}{\*\bkmkend AAAAAAAAFF}  Transfer complete interrupt enable/disable. (Bit 20) 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_OPT_FIELD_ITCINTEN\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_OPT_FIELD_ITCINTEN}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_OPT_FIELD_ITCINTEN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFG}{\*\bkmkend AAAAAAAAFG}  Intermediate transfer complete interrupt enable/disable. (Bit 21) 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCCHEN\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_OPT_FIELD_TCCHEN}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCCHEN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFH}{\*\bkmkend AAAAAAAAFH}  Transfer complete chaining enable/disable (Bit 22) 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_OPT_FIELD_ITCCHEN\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_OPT_FIELD_ITCCHEN}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_OPT_FIELD_ITCCHEN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFI}{\*\bkmkend AAAAAAAAFI}  Intermediate transfer completion chaining enable/disable (Bit 23) 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_StaticMode\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_StaticMode}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 enum EDMA3_DRV_StaticMode
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAFJ}{\*\bkmkend AAAAAAAAFJ}True/False: PaRAM set is Static or not. A Static PaRAM set is updated or linked after TR is submitted. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 
\par Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_STATIC_DIS\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_STATIC_DIS}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 
EDMA3_DRV_STATIC_DIS}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFK}{\*\bkmkend AAAAAAAAFK}  PaRAM set is not Static. PaRAM set is updated or linked after TR is submitted. A value of 0 should be used for DMA channels and for n
onfinal transfers in a linked list of QDMA transfers 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_STATIC_EN\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_STATIC_EN}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 
EDMA3_DRV_STATIC_EN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFL}{\*\bkmkend AAAAAAAAFL}  PaRAM set is Static. PaRAM set is not updated or linked a
fter TR is submitted. A value of 1 should be used for isolated QDMA transfers or for the final transfer in a linked list of QDMA transfers. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_SyncType\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_SyncType}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 enum EDMA3_DRV_SyncType
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAFM}{\*\bkmkend AAAAAAAAFM}EDMA Transfer Synchronization type. 
\par Two types of Synchronization of transfers are possible
\par }\pard\plain \ltrpar\s73\ql \fi-360\li720\ri0\widctlpar\wrapdefault\faauto\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 1.\tab 
A Synchronized
\par 2.\tab AB Syncronized
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 A Sync
\par }\pard\plain \ltrpar\s73\ql \fi-360\li720\ri0\widctlpar\wrapdefault\faauto\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 1.\tab 
Each Array is submitted as one TR
\par 2.\tab (BCNT*CCNT) number of sync events are needed to completely service a PaRAM set. (Where BCNT = Num of Arrays in a Frame; CCNT = Num of Frames in a Block)
\par 3.\tab (S/D)CIDX = (Addr of First array in next frame) minus (Addr of Last array in present frame) (Where CIDX is the Inter-Frame index)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 AB Sync

\par }\pard\plain \ltrpar\s74\ql \fi-360\li1080\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 1.\tab Each Frame is submitted as one TR
\par 2.\tab Only CCNT number of sync events are needed to completely service a PaRAM set
\par 3.\tab (S/D)CIDX = (Addr of First array in next frame) minus (Addr of First array of present frame)
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
ABC sync transfers can be achieved logically by chaining multiple AB sync transfers 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SYNC_A\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_SYNC_A}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 
EDMA3_DRV_SYNC_A}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFN}{\*\bkmkend AAAAAAAAFN}  A-synchronized. Each event triggers the transfer of a single array of ACNT bytes 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_SYNC_AB\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_SYNC_AB}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 
EDMA3_DRV_SYNC_AB}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFO}{\*\bkmkend AAAAAAAAFO}  AB-synchronized. Each event triggers the transfer of BCNT arrays of ACNT bytes 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_TcchEn\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_TcchEn}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 enum EDMA3_DRV_TcchEn
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAFP}{\*\bkmkend AAAAAAAAFP}Transfer complete chaining enable. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 
\par Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_TCCHEN_DIS\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_TCCHEN_DIS}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 
EDMA3_DRV_TCCHEN_DIS}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFQ}{\*\bkmkend AAAAAAAAFQ}  Transfer complete chaining is disabled 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_TCCHEN_EN\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_TCCHEN_EN}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 
EDMA3_DRV_TCCHEN_EN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFR}{\*\bkmkend AAAAAAAAFR}  Transf
er complete chaining is enabled. When enabled, the chained event register (CER/CERH) bit is set on final chained transfer completion (upon completion of the final / last TR in the PaRAM set). The bit (position) set in CER or CERH is the TCC value specifie
d. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_TccMode\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_TccMode}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 enum EDMA3_DRV_TccMode
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAFS}{\*\bkmkend AAAAAAAAFS}Transfer complete code mode. Indicates the point at which a transfer is considered completed for chaining and interrupt generation. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 
\par Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_TCCMODE_NORMAL\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_TCCMODE_NORMAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_TCCMODE_NORMAL}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFT}{\*\bkmkend AAAAAAAAFT}  A transfer is considered completed after transfer of data 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_TCCMODE_EARLY\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_TCCMODE_EARLY}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_TCCMODE_EARLY}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFU}{\*\bkmkend AAAAAAAAFU}  A transfer is considered completed after the EDMA3CC submits a TR to the EDMA3TC. TC may still be t
ransferring data when interrupt/chain is triggered. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_TcintEn\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_TcintEn}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 enum EDMA3_DRV_TcintEn
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAFV}{\*\bkmkend AAAAAAAAFV}Transfer complete interrupt enable. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 
\par Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3
_DRV_TCINTEN_DIS\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_TCINTEN_DIS}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 
EDMA3_DRV_TCINTEN_DIS}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFW}{\*\bkmkend AAAAAAAAFW}  Transfer complete interrupt is disabled 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_TCINTEN_EN\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_TCINTEN_EN}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_TCINTEN_EN}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFX}{\*\bkmkend AAAAAAAAFX}
  Transfer complete interrupt is enabled. When enabled, the interrupt pending register (IPR/IPRH) bit is set on transfer completion (upon completion of the final TR in the PaRAM set).
 The bit (position) set in IPR or IPRH is the TCC value specified. In order to generate a completion interrupt to the CPU, the corresponding IER [TCC] / IERH [TCC] bit must be set to 1. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_TrigMode\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_TrigMode}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 enum EDMA3_DRV_TrigMode
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAFY}{\*\bkmkend AAAAAAAAFY}EDMA Trigger Mode Selection. 
\par Use this enum to select the EDMA trigger mode while enabling the EDMA transfer 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_TRIG_MODE_MANUAL\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_TRIG_MODE_MANUAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_TRIG_MODE_MANUAL}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAFZ}{\*\bkmkend AAAAAAAAFZ}
  Set the Trigger mode to Manual . The CPU manually triggers a transfer by writing a 1 to the corresponding bit in the event set register (ESR/ESRH). 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_TRIG_MODE_QDMA\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_TRIG_MODE_QDMA}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_TRIG_MODE_QDMA}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAGA}{\*\bkmkend AAAAAAAAGA}  
Set the Trigger mode to QDMA. A QDMA transfer is triggered when a CPU (or other EDMA3 programmer) writes to the trigger word of the QDMA channel parameter set (autotriggered) or when the EDMA3CC performs a link update on a PaRAM set that has been mapped t
o a QDMA channel (link triggered). 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_TRIG_MODE_EVENT\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_TRIG_MODE_EVENT}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_TRIG_MODE_EVENT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAGB}{\*\bkmkend AAAAAAAAGB}  Set the Trigger mode to Event. Allows for a peripheral, sy
stem, or externally-generated event to trigger a transfer request. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_TRIG_MODE_NONE\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 
\ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_TRIG_MODE_NONE}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 
\b\i\insrsid15096372 EDMA3_DRV_TRIG_MODE_NONE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAGC}{\*\bkmkend AAAAAAAAGC}  Used to specify the trigger mode NONE 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_chainChannel\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 
\rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_chainChannel}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_chainChannel (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 lCh1}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 lCh2}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 , 
  const EDMA3_DRV_ChainOptions * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 chainOptions}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAGD}{\*\bkmkend AAAAAAAAGD}Chain the two specified channels. 
\par This API is used to chain two previously allocated logical (DMA/QDMA) channels.
\par Chaining is different from Linking. The EDMA3 link feature reloads the cur
rent channel parameter set with the linked parameter set. The EDMA3 chaining feature does not modify or update any channel parameter set; it provides a synchronization event to the chained channel.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance.
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Channel to which particular channel will be chained. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh2}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Channel which needs to be chained to the first channel. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 chainOptions}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Options such as intermediate interrupts are required or not, intermediate/final chaining is enabled or not etc.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant for unique lCh1 & lCh2 values. It is non-re-entrant for same lCh1 & lCh2 values. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_ITCCHEN_EN, EDMA3_DRV_ITCINTEN_EN, EDMA
3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_OPT_ITCCHEN_CLR_MASK, EDMA3_DRV_OPT_ITCCHEN_SET_MASK, EDMA3_DRV_OPT_ITCINTEN_CLR_MASK, EDMA3_DRV_OPT_ITCINTEN_SET_MASK, EDMA3_DRV_OPT_TCC_CLR_MASK, EDMA3_DRV_OPT_TCC_SET_MASK, EDMA3_DRV_OPT_TCCHEN_CLR_MASK, EDMA3_DRV_OPT_TC
C
HEN_SET_MASK, EDMA3_DRV_OPT_TCINTEN_CLR_MASK, EDMA3_DRV_OPT_TCINTEN_SET_MASK, EDMA3_DRV_TCCHEN_EN, EDMA3_DRV_TCINTEN_EN, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_ChainOptions::itcchEn, EDMA3_DRV_ChainOptions::itcint
E
n, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, EDMA3_DRV_Object::phyCtrllerInstId, EDMA3_DRV_ChainOptions::tcchEn, EDMA3_DRV_ChainOptions::tcintEn, and EDMA3_DRV_ChBoundResources::tri
gMode.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_disableLogicalChannel\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_disableLogicalChannel}}}\sectd \linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_disableLogicalChannel (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 
\ai\af1 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_TrigMode }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 trigMode}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAGE}{\*\bkmkend AAAAAAAAGE}Disable the event driven DMA channel or QDMA channel. 
\par This API disables the DMA channel (which was previously triggered in event mode) by clearing the Event Enable Register; it disables the QDMA channel by clearing the QDMA Event Enable Register.
\par This API should NOT be used for DMA channels which are not mapped to any hardware events and are used for memory-to-memory copy based transfers. In case of that, this API returns error.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] DMA/QDMA Channel which needs to be disabled 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 trigMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Mode of triggering start of transfer
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
References EDMA3_DRV_GblConfigParams::dmaChannelHwEvtMap, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_QDMA_CH_MAX_VAL, EDMA3_DRV_QDMA_CH_MIN_VAL, EDMA3_DRV_TRIG_MODE_EVENT, EDMA3_DRV_TRIG_MODE_MANUAL, EDMA3_DRV_TRIG_MODE_QDMA, EDMA3_DRV
_Object::gblCfgParams, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Instance::shadowRegs.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_disableTransfer\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_disableTransfer}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_disableTransfer (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 lCh}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_TrigMode }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 trigMode}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAGF}{\*\bkmkend AAAAAAAAGF}Disable DMA transfer on the specified channel. 
\par There are multiple ways by which an EDMA3 transfer could be triggered. The triggering mode option allows choosing from the available triggering modes: Event, Manual or QDMA.
\par To disable a channel which was previously triggered in manual mode, this API clears the Secondary Event Register and Event Miss Register, if set, for the specific DMA channel.
\par To disable a channel which was previously triggered in QDMA mode, this API clears the QDMA Event Enable Register, for the specific QDMA channel.
\par To disable a channel which was previously triggered in event mode, this API clears the Event Enable Register, Event Register, Secondary Event Register and Event Miss Register, if set, for the specific DMA channel.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Channel on which transfer has to be stopped 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 trigMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Mode of triggering start of transfer
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value.
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 There are multiple ways by which an EDMA3 transfer could be triggered. The triggering mode option allows choosing from the available triggering modes: Event, Manual or QDMA.
\par To disable a channel which was previously triggered in manual mode, this API clears the Secondary Event Register and Event Miss Register, if set, for the specific DMA channel.
\par To disable a channel which was previously triggered in QDMA mode, this API clears the QDMA Even Enable Register, for the specific QDMA channel.
\par To disable a channel which was previously triggered in event mode, this API clears the Event Enable Register, Event Register, Secondary Event Register and Event Miss Register, if set, for the specific DMA channel.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Channel on which transfer has to be stopped 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 trigMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Mode of triggering start of transfer
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 References EDMA3_DRV_GblConfigParams::dmaChannelHwEvtMap, EDMA3_DRV_DMA_CH_MAX_VAL, EDMA3_DRV_E_INVALID_PARAM, EDMA3_D
RV_LOG_CH_MAX_VAL, EDMA3_DRV_QDMA_CH_MAX_VAL, EDMA3_DRV_QDMA_CH_MIN_VAL, EDMA3_DRV_TRIG_MODE_EVENT, EDMA3_DRV_TRIG_MODE_MANUAL, EDMA3_DRV_TRIG_MODE_QDMA, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_Instance::pDrvObject
Handle, and EDMA3_DRV_Instance::shadowRegs.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_enableTransfer\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_enableTransfer}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_enableTransfer (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 lCh}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_TrigMode }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 trigMode}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAGG}{\*\bkmkend AAAAAAAAGG}Start EDMA transfer on the specified channel. 
\par There are multiple ways to trigger an EDMA3 transfer. The triggering mode option allows choosing from the available triggering modes: Event, Manual or QDMA.
\par In event triggered, a peripheral or an externally generated event triggers the transfer. This API clears the Event and Event Miss Register and then enables the DMA channel by writing to the EESR.
\par In manual triggered mode, CPU manually triggers a transfer by writing a 1 in the Event Set Register (ESR/ESRH). This API writes to the ESR/ESRH to start the transfer.
\par In QDMA triggered mode, a QDMA transfer is triggered when a CPU (or other EDMA3 programmer) writes to the trigger word of the QDMA channel PaRAM set (auto-trigger
ed) or when the EDMA3CC performs a link update on a PaRAM set that has been mapped to a QDMA channel (link triggered). This API enables the QDMA channel by writing to the QEESR register.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Channel on which transfer has to be started 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 trigMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Mode of triggering start of transfer (Manual, QDMA or Event)
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
References EDMA3_DRV_GblConfigParams::dmaChannelHwEvtMap, EDMA3_DRV_DMA_CH_MAX_VAL, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_QDMA_CH_MAX_VAL, EDMA3_DRV_QDMA_CH_MIN_VAL, EDMA3_DRV_TRIG_MODE_EVENT, EDMA3_DRV_TRIG_MODE_M
ANUAL, EDMA3_DRV_TRIG_MODE_QDMA, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_Instance::pDrvObjectHandle, EDMA3_DRV_Object::phyCtrllerInstId, EDMA3_DRV_Instance::shadowRegs, and EDMA3_DRV_ChBoundResources::trigMode.

\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_getOptField\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_getOptField}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_getOptField (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 lCh}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_OptField }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 optField}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 optFieldVal}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAGH}{\*\bkmkend AAAAAAAAGH}Get a particular OPT field in the PaRAM set associated with the logical channel 'lCh'. 
\par This API can be used to read various optional parameters for an EDMA3 transfer. Like enable/disable completion interrupts, enable/disable chaining, setting the transfer mode (A/AB Sync), setting the FIFO width etc.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel, bound to which PaRAM set OPT field is required. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 optField}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] The particular field of OPT Word that is needed 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 optFieldVal}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN/OUT] Value of the OPT field
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_OPT_DAM_GET_MASK, EDMA3_DRV_OPT_FIELD_DAM, EDMA3_DRV_OPT_FIELD_FWID, EDMA3_DRV_OPT_FIELD_ITCCHEN, EDMA3_DRV_OPT_FIELD_ITCINTEN, EDMA3_DRV_OPT_FIELD_SAM, EDMA3_DRV_OPT_FIELD_STATIC, 
E
DMA3_DRV_OPT_FIELD_SYNCDIM, EDMA3_DRV_OPT_FIELD_TCC, EDMA3_DRV_OPT_FIELD_TCCHEN, EDMA3_DRV_OPT_FIELD_TCCMODE, EDMA3_DRV_OPT_FIELD_TCINTEN, EDMA3_DRV_OPT_FWID_GET_MASK, EDMA3_DRV_OPT_ITCCHEN_GET_MASK, EDMA3_DRV_OPT_ITCINTEN_GET_MASK, EDMA3_DRV_OPT_SAM_GET_
M
ASK, EDMA3_DRV_OPT_STATIC_GET_MASK, EDMA3_DRV_OPT_SYNCDIM_GET_MASK, EDMA3_DRV_OPT_TCC_GET_MASK, EDMA3_DRV_OPT_TCCHEN_GET_MASK, EDMA3_DRV_OPT_TCCMODE_GET_MASK, EDMA3_DRV_OPT_TCINTEN_GET_MASK, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globa
lRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_setDestIndex\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_setDestIndex}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_setDestIndex (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 lCh}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 destBIdx}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 
destCIdx}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAGI}{\*\bkmkend AAAAAAAAGI}DMA destination index setup. 
\par It is used to program the destination B index and destination C index.
\par DS
TBIDX is a 16-bit signed value (2s complement) used for destination address modification between each array in the 2nd dimension. Valid values for DSTBIDX are between -32768 and 32767. It provides a byte address offset from the beginning of the destinatio
n array to the beginning of the next destination array within the current frame. It applies to both A-synchronized and AB-synchronized transfers.
\par DSTCIDX is a 16-bit signed value (2s complement) used for destination address modification in the 3rd dimension
. Valid values are between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array TR in the next frame. It applies to both A-synchronized and 
AB-synchronized transfers. Note that when DSTCIDX is applied, the current array in an A-synchronized transfer is the last array in the frame, while the current array in a AB-synchronized transfer is the first array in the frame
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel for which dest indices are to be configured 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 destBIdx}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Destination B index 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 destCIdx}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Destination C index
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 References EDMA3_DRV_DSTBIDX_MAX_VAL, EDMA3_DRV_DSTBIDX_MIN_VAL, EDMA3_DRV_DSTCIDX_MAX_VAL, EDMA3_DRV_DSTCIDX_MIN_VAL, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_PARAM_ENTRY_SR
C_DST_BIDX, EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object
::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_setDestParams\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_setDestParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_setDestParams (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 lCh}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 destAddr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_AddrMode }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 addrMode}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_FifoWidth }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 fifoWidth}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAGJ}{\*\bkmkend AAAAAAAAGJ}DMA Destination parameters setup. 
\par It is used to program the destination address, destination side addressing mode (INCR or FIFO) and the FIFO width in case the addressing mode is FIFO.
\par In FIFO Addressing mode, memory location must be 32 bytes aligned.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel for which the destination parameters are to be configured 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 destAddr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Destination address 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 addrMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Address mode [FIFO or Increment] 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 fifoWidth}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Width of FIFO (Valid only if addrMode is FIFO)
\par }\pard\plain \ltrpar\s74\ql \fi-360\li1080\ri0\widctlpar\wrapdefault\faauto\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 1.\tab 
0 - 8 bit
\par 2.\tab 1 - 16 bit
\par 3.\tab 2 - 32 bit
\par 4.\tab 3 - 64 bit
\par 5.\tab 4 - 128 bit
\par 6.\tab 5 - 256 bit
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 In FIFO Addressing mode, memory location must be 32 bytes aligned
\par Memory is not 32 bytes aligned
\par If request is for FIFO mode, check whether the FIFO size is supported by the Transfer Controller which will be used for this transfer or not.
\par mappedEvtQ contains the event queue and hence the TC which will process this transfer request. Check whether this TC supports the FIFO size or not.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 References EDMA3_DRV_ADDR_MODE_FIFO, EDMA3_DRV
_ADDR_MODE_INCR, EDMA3_DRV_DMA_CH_MAX_VAL, EDMA3_DRV_DMAQNUM_CLR_MASK, EDMA3_DRV_E_ADDRESS_NOT_ALIGNED, EDMA3_DRV_E_FIFO_WIDTH_NOT_SUPPORTED, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_OPT_DAM_CLR_MASK, EDMA3_DRV_OPT_DAM_SET_MASK, EDMA
3
_DRV_OPT_FWID_CLR_MASK, EDMA3_DRV_OPT_FWID_SET_MASK, EDMA3_DRV_PARAM_ENTRY_DST, EDMA3_DRV_QDMA_CH_MAX_VAL, EDMA3_DRV_QDMA_CH_MIN_VAL, EDMA3_DRV_QDMAQNUM_CLR_MASK, EDMA3_DRV_W256BIT, EDMA3_DRV_W8BIT, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParam
s::globalRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, EDMA3_DRV_Object::phyCtrllerInstId, and EDMA3_DRV_GblConfigParams::tcDefaultBurstSize.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_setOptField\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_setOptField}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_setOptField (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 lCh}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_OptField }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 optField}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 newOptFieldVal}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAGK}{\*\bkmkend AAAAAAAAGK}Set a particular OPT field in the PaRAM set associated with the logical channel 'lCh'. 
\par This API can be used to set various optional parameters for an EDMA3 transfer. Like enable/disable completion interrupts, enable/disable chaining, setting the transfer mode (A/AB Sync), setting the FIFO width etc.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel, bound to which PaRAM set OPT field needs to be set. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 optField}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] The particular field of OPT Word that needs setting 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 newOptFieldVal}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] The new OPT field value
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_OPT_D
AM_CLR_MASK, EDMA3_DRV_OPT_DAM_SET_MASK, EDMA3_DRV_OPT_FIELD_DAM, EDMA3_DRV_OPT_FIELD_FWID, EDMA3_DRV_OPT_FIELD_ITCCHEN, EDMA3_DRV_OPT_FIELD_ITCINTEN, EDMA3_DRV_OPT_FIELD_SAM, EDMA3_DRV_OPT_FIELD_STATIC, EDMA3_DRV_OPT_FIELD_SYNCDIM, EDMA3_DRV_OPT_FIELD_TC
C
, EDMA3_DRV_OPT_FIELD_TCCHEN, EDMA3_DRV_OPT_FIELD_TCCMODE, EDMA3_DRV_OPT_FIELD_TCINTEN, EDMA3_DRV_OPT_FWID_CLR_MASK, EDMA3_DRV_OPT_FWID_SET_MASK, EDMA3_DRV_OPT_ITCCHEN_CLR_MASK, EDMA3_DRV_OPT_ITCCHEN_SET_MASK, EDMA3_DRV_OPT_ITCINTEN_CLR_MASK, EDMA3_DRV_OP
T
_ITCINTEN_SET_MASK, EDMA3_DRV_OPT_SAM_CLR_MASK, EDMA3_DRV_OPT_SAM_SET_MASK, EDMA3_DRV_OPT_STATIC_CLR_MASK, EDMA3_DRV_OPT_STATIC_SET_MASK, EDMA3_DRV_OPT_SYNCDIM_CLR_MASK, EDMA3_DRV_OPT_SYNCDIM_SET_MASK, EDMA3_DRV_OPT_TCC_CLR_MASK, EDMA3_DRV_OPT_TCC_SET_MAS
K
, EDMA3_DRV_OPT_TCCHEN_CLR_MASK, EDMA3_DRV_OPT_TCCHEN_SET_MASK, EDMA3_DRV_OPT_TCCMODE_CLR_MASK, EDMA3_DRV_OPT_TCCMODE_SET_MASK, EDMA3_DRV_OPT_TCINTEN_CLR_MASK, EDMA3_DRV_OPT_TCINTEN_SET_MASK, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::glob
alRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_setSrcIndex\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_setSrcIndex}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_setSrcIndex (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 lCh}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 srcBIdx}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 srcCIdx}
{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAGL}{\*\bkmkend AAAAAAAAGL}DMA source index setup. 
\par It is used to program the source B index and source C index.
\par SRCBIDX is a 16-bit signed value (2s complement) used for source address modification between each array in the 2nd dimension. Valid values for SRCBIDX are between -32768 and 32767. It provides a byte address offset from the beginning of the source array 
to the beginning of the next source array. It applies to both A-synchronized and AB-synchronized transfers.
\par SRCCIDX is a 16-bit signed value (2s complement) used for source address modification in the 3rd dimension. Valid values for SRCCIDX are between -327
68 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-synchronized and AB-synchronized transfers. Note that wh
en SRCCIDX is applied, the current array in an A-synchronized transfer is the last array in the frame, while the current array in an AB-synchronized transfer is the first array in the frame.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel for which source indices are to be configured 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 srcBIdx}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Source B index 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 srcCIdx}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Source C index
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX, EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX, EDMA3_DRV_SRCBIDX_MAX_VAL, EDMA3_DRV_SRCBIDX_MIN_VAL, EDMA3_DRV_SRCCIDX_MAX_VAL, EDMA3_DRV_SRCCIDX_MIN_VAL,
 EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_setSrcParams\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_setSrcParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_setSrcParams (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 lCh}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 srcAddr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_AddrMode }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 addrMode}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_FifoWidth }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 fifoWidth}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAGM}{\*\bkmkend AAAAAAAAGM}DMA source parameters setup. 
\par It is used to program the source address, source side addressing mode (INCR or FIFO) and the FIFO width in case the addressing mode is FIFO.
\par In FIFO Addressing mode, memory location must be 32 bytes aligned.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel for which the source parameters are to be configured 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 srcAddr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Source address 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 addrMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Address mode [FIFO or Increment] 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 fifoWidth}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Width of FIFO (Valid only if addrMode is FIFO)
\par }\pard\plain \ltrpar\s74\ql \fi-360\li1080\ri0\widctlpar\wrapdefault\faauto\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 1.\tab 
0 - 8 bit
\par 2.\tab 1 - 16 bit
\par 3.\tab 2 - 32 bit
\par 4.\tab 3 - 64 bit
\par 5.\tab 4 - 128 bit
\par 6.\tab 5 - 256 bit
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 In FIFO Addressing mode, memory location must be 32 bytes aligned
\par Memory is not 32 bytes aligned
\par If request is for FIFO mode, check whether the FIFO size is supported by the Transfer Controller which will be used for this transfer or not.
\par mappedEvtQ contains the event queue and hence the TC which will process this transfer request. Check whether this TC supports the FIFO size or not.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 References EDMA3_DRV_ADDR_MODE_FIFO, EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_DMA_CH_MAX_VAL, EDMA3_DRV_DMAQNUM_CLR_MASK, EDMA3_DRV
_E_ADDRESS_NOT_ALIGNED, EDMA3_DRV_E_FIFO_WIDTH_NOT_SUPPORTED, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_OPT_FWID_CLR_MASK, EDMA3_DRV_OPT_FWID_SET_MASK, EDMA3_DRV_OPT_SAM_CLR_MASK, EDMA3_DRV_OPT_SAM_SET_MASK, EDMA3_DRV_PARAM_ENTRY_SRC,
 
EDMA3_DRV_QDMA_CH_MAX_VAL, EDMA3_DRV_QDMA_CH_MIN_VAL, EDMA3_DRV_QDMAQNUM_CLR_MASK, EDMA3_DRV_W256BIT, EDMA3_DRV_W8BIT, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResourc
es::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, EDMA3_DRV_Object::phyCtrllerInstId, and EDMA3_DRV_GblConfigParams::tcDefaultBurstSize.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_setTransferParams\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_setTransferParams}}}\sectd \linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_setTransferParams (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 
\ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 aCnt}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 bCnt}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 cCnt}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 bCntReload}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_SyncType }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 syncType}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAGN}{\*\bkmkend AAAAAAAAGN}DMA transfer parameters setup. 
\par It is used to specify the various counts (ACNT, BCNT and CCNT), B count reload and the synchronization type
\par ACNT represents the number of bytes within the 1st dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K - 1 bytes). ACNT must be greater than
 or equal to 1 for a TR to be submitted to EDMA3 Transfer Controller. An ACNT equal to 0 is considered either a null or dummy transfer. A dummy or null transfer generates a completion code depending on the settings of the completion bit fields in OPT.

\par BCNT 
is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT are between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K - 1 arrays). A BCNT equal to 0 is consider
ed either a null or dummy transfer. A dummy or null transfer generates a completion code depending on the settings of the completion bit fields in OPT.
\par CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT are
 between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K - 1 frames). A CCNT equal to 0 is considered either a null or dummy transfer. A dummy or null transfer generates a completion code depending on the settings of the comp
letion bit fields in OPT. A CCNT value of 0 is considered either a null or dummy transfer.
\par BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-synchronized t
ransfers. In this case, the EDMA3CC decrements the BCNT value by 1 on each TR submission. When BCNT (conceptually) reaches 0, the EDMA3CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the EDMA3CC
 submits the BCNT in the TR and the EDMA3TC decrements BCNT appropriately. For AB-synchronized transfers, BCNTRLD is not used.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel for which transfer parameters are to be configured 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 aCnt}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Count for 1st Dimension. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 bCnt}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Count for 2nd Dimension. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 cCnt}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Count for 3rd Dimension. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 bCntReload}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Reload value for bCnt. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 syncType}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Transfer synchronization dimension 0: A-synchronized. Each event triggers the transfer o
f a single array of ACNT bytes. 1: AB-synchronized. Each event triggers the transfer of BCNT arrays of ACNT bytes.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
References EDMA3_DRV_ACNT_MAX_VAL, EDMA3_DRV_BCNT_MAX_VAL, EDMA3_DRV_BCNTRELD_MAX_VAL, EDMA3_DRV_CCNT_MAX_VAL, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_OPT_SYNCDIM_CLR_MASK, EDMA3_DRV_OPT_SYNCDIM_SET_MASK, EDMA3_DRV_PARAM_ENTRY_
ACNT_BCNT, EDMA3_DRV_PARAM_ENTRY_CCNT, EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD, EDMA3_DRV_SYNC_A, EDMA3_DRV_SYNC_AB, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paR
AMId, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_unchainChannel\:Edma3DrvTransferSetupType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupType\:EDMA3_DRV_unchainChannel}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_unchainChannel (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 lCh}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAGO}{\*\bkmkend AAAAAAAAGO}Unchain the two channels. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 
hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Channel whose chaining with the other channel has to be removed.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_OPT_ITCCHEN_CLR_MASK, EDMA3_DRV_OPT_TCCHEN_CLR_MASK, EDMA3_DRV_
Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3 Driver Optional Setup for EDMA
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 \tcl2{\*\bkmkstart _Toc234757718}EDMA3 Driver Optional Setup for EDMA{\*\bkmkend _Toc234757718}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3 Driver Optional Setup for EDMA}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAGP}{\*\bkmkend AAAAAAAAGP}Data Structures
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 struct }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ParamentryRegs}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 EDMA3 PaRAM Set. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 struct }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PaRAMRegs}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 EDMA3 Parameter RAM Set in User Configurable format. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 struct }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_EvtQuePriority}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Event queue priorities setup. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Enumerations
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PaRAMEntry}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_OPT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
 =  0, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_SRC}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  1, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_ACNT_BCNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372  =  2, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_DST}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  3, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  4, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  5, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  6, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_CCNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  7 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 PaRAM Set Entry type. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PaRAMField}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_FIELD_OPT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
 =  0, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_FIELD_SRCADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  1, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_FIELD_ACNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372  =  2, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_FIELD_BCNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  3, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_FIELD_DESTADDR}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372  =  4, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_FIELD_SRCBIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  5, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_PARAM_FIELD_DESTBIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  6, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_FIELD_LINKADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  7, }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_FIELD_BCNTRELOAD}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  8, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_FIELD_SRCCIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  9, 
}{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_FIELD_DESTCIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  10, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PARAM_FIELD_CCNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372  =  11 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 PaRAM Set Field type. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_IoctlCmd}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_IOCTL_MIN_IOCTL}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  0, }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_IOCTL_GET_PARAM_CLEAR_OPTION}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_IOCTL_MAX_IOCTL}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 EDMA3 Driver IOCTL commands. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Functions
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_setQdmaTrigWord}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_RM_QdmaTrigWord trigWord)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Assign a Trigger Word to the specified QDMA channel. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_setPaRAM}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, const }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_PaRAMRegs}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  *newPaRAM)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Copy the user specified PaRAM Set onto the PaRAM Set associated with the logical channel (DMA/QDMA/Link). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_getPaRAM}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_PaRAMRegs}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  *currPaRAM)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Retrieve existing PaRAM set associated with specified logical channel (DMA/QDMA/Link). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_setPaRAMEntry}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_PaRAMEntry}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  paRAMEntry, unsigned int newPaRAMEntryVal)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Set a particular PaRAM set entry of the specified PaRAM set. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_getPaRAMEntry}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_PaRAMEntry}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  paRAMEntry, unsigned int *paRAMEntryVal)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Get a particular PaRAM set entry of the specified PaRAM set. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_setPaRAMField}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_PaRAMField}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  paRAMField, unsigned int newPaRAMFieldVal)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Set a particular PaRAM set field of the specified PaRAM set. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_getPaRAMField}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_PaRAMField}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  paRAMField, unsigned int *currPaRAMFieldVal)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Get a particular PaRAM set field of the specified PaRAM set. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_setEvtQPriority}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, const }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_EvtQuePriority}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  *evtQPriObj)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Sets EDMA TC priority. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_mapChToEvtQ}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int channelId, EDMA3_RM_EventQueue eventQ)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Associate Channel to Event Queue. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_getMapChToEvtQ}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int channelId, unsigned int *mappedEvtQ)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Get the Event Queue mapped to the specified DMA/QDMA channel. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_setCCRegister}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int regOffset, unsigned int newRegValue)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Set the Channel Controller (CC) Register value. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_getCCRegister}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int regOffset, unsigned int *regValue)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Get the Channel Controller (CC) Register value. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_waitAndClearTcc}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int tccNo)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Wait for a transfer completion interrupt to occur and clear it. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_checkAndClearTcc}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int tccNo, unsigned short *tccStatus)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Returns the status of a previously initiated transfer. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_getPaRAMPhyAddr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int *paramPhyAddr)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Get the PaRAM Set Physical Address associated with a logical channel. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_Ioctl}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (EDMA3_DRV_Handle hEdma, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_IoctlCmd}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372  cmd, void *cmdArg, void *param)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 EDMA3 Driver IOCTL. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Handle }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_getInstHandle}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  (unsigned int phyCtrllerInstId, EDMA3_RM_RegionId regionId, EDMA3_DRV_Result *errorCode)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Return the previously opened EDMA3 Driver Instance handle. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 Transfer.
\par The Optional EDMA transfer related Interface of the EDMA3 Driver 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Enumeration Type Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_IoctlCmd\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_IoctlCmd}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 enum EDMA3_DRV_IoctlCmd
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAGQ}{\*\bkmkend AAAAAAAAGQ}EDMA3 Driver IOCTL commands. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
\par Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:
EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAGR}
{\*\bkmkend AAAAAAAAGR}  PaRAM Sets will be cleared OR will not be cleared during allocation, depending upon this option.
\par For e.g., To clear the PaRAM Sets during allocation, cmdArg = (void *)1;
\par To NOT clear the PaRAM Sets during allocation, cmdArg = (void *)0;
\par For all other values, it will return error.
\par By default, PaRAM Sets will be cleared during allocation. Note: Sinc
e this enum can change the behavior how the resources are initialized during their allocation, user is adviced to not use this command while allocating the resources. User should first change the behavior of resources' initialization and then should use s
tart allocating resources. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_IOCTL_GET_PARAM_CLEAR_OPTION\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:
EDMA3_DRV_IOCTL_GET_PARAM_CLEAR_OPTION}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_IOCTL_GET_PARAM_CLEAR_OPTION}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAGS}
{\*\bkmkend AAAAAAAAGS}  To check whether PaRAM Sets w
ill be cleared or not during allocation. If the value read is '1', it means that PaRAM Sets are getting cleared during allocation. If the value read is '0', it means that PaRAM Sets are NOT getting cleared during allocation.
\par For e.g., unsigned short isParamClearingDone; cmdArg =  
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PaRAMEntry\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_PaRAMEntry}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
enum EDMA3_DRV_PaRAMEntry
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAGT}{\*\bkmkend AAAAAAAAGT}PaRAM Set Entry type. 
\par Use this enum to set or get any of the 8 DWords(unsigned int) within a Parameter RAM set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_ENTRY_OPT\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_PARAM_ENTRY_OPT}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_OPT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAGU}{\*\bkmkend AAAAAAAAGU}  The OPT field (Offset Address 0x0 Bytes) 

\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_ENTRY_SRC\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_PARAM_ENTRY_SRC}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_SRC}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAGV}{\*\bkmkend AAAAAAAAGV}  The SRC field (Offset Address 0x4 Bytes) 

\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_ENTRY_ACNT_BCNT\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:
EDMA3_DRV_PARAM_ENTRY_ACNT_BCNT}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_ACNT_BCNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAGW}{\*\bkmkend AAAAAAAAGW}
  The (ACNT+BCNT) field (Offset Address 0x8 Bytes) 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_ENTRY_DST\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_PARAM_ENTRY_DST}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_DST}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAGX}{\*\bkmkend AAAAAAAAGX}  The DST field (Offset Address 0xC Bytes) 

\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:
EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAGY}
{\*\bkmkend AAAAAAAAGY}  The (SRCBIDX+DSTBIDX) field (Offset Address 0x10 Bytes) 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:
EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAGZ}
{\*\bkmkend AAAAAAAAGZ}  The (LINK+BCNTRLD) field (Offset Address 0x14 Bytes) 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:
EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHA}
{\*\bkmkend AAAAAAAAHA}  The (SRCCIDX+DSTCIDX) field (Offset Address 0x18 Bytes) 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_ENTRY_CCNT\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec 
}\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_PARAM_ENTRY_CCNT}}}
\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_CCNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHB}{\*\bkmkend AAAAAAAAHB}
  The (CCNT+RSVD) field (Offset Address 0x1C Bytes) 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PaRAMField\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_PaRAMField}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
enum EDMA3_DRV_PaRAMField
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHC}{\*\bkmkend AAAAAAAAHC}PaRAM Set Field type. 
\par Use this enum to set or get any of the PaRAM set fields 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_FIELD_OPT\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_PARAM_FIELD_OPT}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_FIELD_OPT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHD}{\*\bkmkend AAAAAAAAHD}  OPT field of PaRAM Set 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_FIELD_SRCADDR\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:
EDMA3_DRV_PARAM_FIELD_SRCADDR}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_FIELD_SRCADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHE}{\*\bkmkend AAAAAAAAHE}
  Starting byte address of Source For FIFO mode, srcAddr must be a 256-bit aligned address. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_FIELD_ACNT\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec 
}\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_PARAM_FIELD_ACNT}}}
\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_FIELD_ACNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHF}{\*\bkmkend AAAAAAAAHF}  Number of bytes in each Array (ACNT). 

\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_FIELD_BCNT\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec 
}\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_PARAM_FIELD_BCNT}}}
\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_FIELD_BCNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHG}{\*\bkmkend AAAAAAAAHG}
  Number of Arrays in each Frame (BCNT). 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_FIELD_DESTADDR\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:
EDMA3_DRV_PARAM_FIELD_DESTADDR}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_FIELD_DESTADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHH}{\*\bkmkend AAAAAAAAHH}
  Starting byte address of destination For FIFO mode, destAddr must be a 256-bit aligned address. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_FIELD_SRCBIDX\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_PARAM_
FIELD_SRCBIDX}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_FIELD_SRCBIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHI}{\*\bkmkend AAAAAAAAHI}
  Index between consec. arrays of a Source Frame (SRCBIDX) If SAM is set to 1 (via channelOptions) then srcInterArrIndex should be an even multiple of 32 bytes. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_FIELD_DESTBIDX\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:
EDMA3_DRV_PARAM_FIELD_DESTBIDX}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_FIELD_DESTBIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHJ}{\*\bkmkend AAAAAAAAHJ}
  Index between consec. arrays of a Destination Frame (DSTBIDX) If DAM is set to 1 (via channelOptions) then destInterArrIndex should be an even multiple of 32 bytes. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_FIELD_LINKADDR\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:
EDMA3_DRV_PARAM_FIELD_LINKADDR}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_FIELD_LINKADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHK}{\*\bkmkend AAAAAAAAHK}
  Address for linking (AutoReloading of a PaRAM Set) This must point to a valid aligned 32-byte PaRAM set A value of 0xFFFF means no linking Linking is especially useful for use with ping-pong buffers and circular buffers. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_FIELD_BCNTRELOAD\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:
EDMA3_DRV_PARAM_FIELD_BCNTRELOAD}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_FIELD_BCNTRELOAD}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHL}{\*\bkmkend AAAAAAAAHL
}  Reload value of the numArrInFrame (BCNT) Relevant only for A-sync transfers. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_FIELD_SRCCIDX\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:
EDMA3_DRV_PARAM_FIELD_SRCCIDX}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_FIELD_SRCCIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHM}{\*\bkmkend AAAAAAAAHM}
  Index between consecutive frames of a Source Block (SRCCIDX). 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_FIELD_DESTCIDX\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:
EDMA3_DRV_PARAM_FIELD_DESTCIDX}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_FIELD_DESTCIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHN}{\*\bkmkend AAAAAAAAHN}
  Index between consecutive frames of a Dest Block (DSTCIDX). 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PARAM_FIELD_CCNT\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec 
}\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_PARAM_FIELD_CCNT}}}
\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_PARAM_FIELD_CCNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHO}{\*\bkmkend AAAAAAAAHO}  Number of Frames in a block (CCNT). 

\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_checkAndClearTcc\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_checkAndClearTcc}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 EDMA3_DRV_Result EDMA3_DRV_checkAndClearTcc (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 
tccNo}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned short * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 tccStatus}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHP}{\*\bkmkend AAAAAAAAHP}Returns the status of a previously initiated transfer. 
\par This is a non-blocking function that returns the status of a previously initiated transfer, based on the IPR/IPRH bit. This bit corresponds to the tccNo specified by the user. It clears the corresponding bit, if SET, while returning also.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 tccNo}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] TCC, specific to which the function checks the status of the IPR/IPRH bit. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 tccStatus}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
 [IN/OUT] Status of the transfer is returned here. Returns "TRUE" if the transfer has completed (IPR/IPRH bit SET), "FALSE" if the transfer has not completed successfully (IPR/IPRH bit NOT SET).
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This function is re-entrant for different tccNo. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblC
onfigParams::numTccs, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Instance::regionId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_getCCRegister\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_getCCRegister}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result EDMA3_DRV_getCCRegister (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 regOffset}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 regValue}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHQ}{\*\bkmkend AAAAAAAAHQ}Get the Channel Controller (CC) Register value. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 regOffset}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] CC Register offset whose value is needed 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 regValue}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN/OUT] CC Register Value
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This function is re-entrant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, and EDMA3_DRV_Instance::pDrvObjectHandle.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_getInstHandle\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_getInstHandle}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Handle EDMA3_DRV_getInstHandle (unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 phyCtrllerInstId}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_RM_RegionId }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 regionId
}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_Result * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 errorCode}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHR}{\*\bkmkend AAAAAAAAHR}Return the previously opened EDMA3 Driver Instance handle. 
\par This API is used to return the previously opened EDMA3 Driver's Instance Handle (region specific), which could be used to call other EDMA3 Driver APIs. Since EDMA3 Driver does 
not allow multiple instances, for a single shadow region, this API is provided. This API is meant for users who DO NOT want to / could not open a new Driver Instance and hence re-use the existing Driver Instance to allocate EDMA3 resources and use various
 other EDMA3 Driver APIs.
\par In case the Driver Instance is not yet opened, NULL is returned as the function return value whereas EDMA3_DRV_E_INST_NOT_OPENED is returned in the errorCode.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 phyCtrllerInstId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] EDMA3 Controller Instance Id (Hardware instance id, starting from 0). 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 regionId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Shadow Region id for which the previously opened driver's instance handle is required. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 errorCode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [OUT] Error code while returning Driver Instance Handle.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Handle : If successful, this API will return the driver's instance handle.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 1) This API returns the previously opened EDMA3 Driver's Instance handle. The instance, if exists, could have been opened by some other user (most probably) or may b
e by the same user calling this API. If it was opened by some other user, then that user can very well close this instance anytime, without even knowing that the same instance handle is being used by other users as well. In that case, the handle becomes I
NVALID and user has to open a valid driver instance for his/her use.
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 2) This function is re-entrant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References EDMA3_DRV_E_INST_NOT_OPENED, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::numRegions, and EDMA3_DRV_Instance::pDrvObjectHandle.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_getMapChToEvtQ\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_getMapChToEvtQ}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result EDMA3_DRV_getMapChToEvtQ (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 channelId}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 mappedEvtQ}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHS}{\*\bkmkend AAAAAAAAHS}Get the Event Queue mapped to the specified DMA/QDMA channel. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 channelId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel whose associated Event Queue is needed 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 mappedEvtQ}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN/OUT] The Event Queue which is mapped to the DMA/QDMA channel
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This function is re-entrant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References EDMA3_DRV_DMA_CH_MAX_VAL, EDMA3_DRV_DMAQNUM_CLR_MASK, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_QDMA_CH_
MAX_VAL, EDMA3_DRV_QDMA_CH_MIN_VAL, EDMA3_DRV_QDMAQNUM_CLR_MASK, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, and EDMA3_DRV_Instance::pDrvObjectHandle.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_getPaRAM\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_getPaRAM}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result EDMA3_DRV_getPaRAM (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_PaRAMRegs * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 currPaRAM}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHT}{\*\bkmkend AAAAAAAAHT}Retrieve existing PaRAM set associated with specified logical channel (DMA/QDMA/Link). 
\par 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Instance object 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel whose PaRAM set is requested 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 currPaRAM}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN/OUT] User gets the existing PaRAM here
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This function is re-entrant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Refe
rences EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA
3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_getPaRAMEntry\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_getPaRAMEntry}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result EDMA3_DRV_getPaRAMEntry (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_PaRAMEntry }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 paRAMEntry}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 paRAMEntryVal
}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHU}{\*\bkmkend AAAAAAAAHU}Get a particular PaRAM set entry of the specified PaRAM set. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel bound to the Parameter RAM set whose specified field value is needed 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 paRAMEntry}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Specify the PaRAM set entry which needs to be obtained 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 paRAMEntryVal}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN/OUT] The value of the field is returned here
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This function is re-entrant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References ED
MA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_PARAM_ENTRY_CCNT, EDMA3_DRV_PARAM_ENTRY_OPT, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, 
EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_getPaRAMField\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_getPaRAMField}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result EDMA3_DRV_getPaRAMField (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_PaRAMField }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 paRAMField}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 
currPaRAMFieldVal}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHV}{\*\bkmkend AAAAAAAAHV}Get a particular PaRAM set field of the specified PaRAM set. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel bound to the PaRAM set whose specified field value is needed 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 paRAMField}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Specify the PaRAM set field which needs to be obtained 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 currPaRAMFieldVal}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN/OUT] The value of the field is returned here
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This function is re-entrant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_PARAM_ENTRY_ACNT_BCNT, EDMA3_DRV_PARAM_ENTRY_CCNT, EDMA3_DRV_PARAM_ENTRY_DST, EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD, EDMA3_DRV_PARAM_ENTRY_OPT, EDMA3_DRV_P
ARAM_ENTRY_SRC, EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX, EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX, EDMA3_DRV_PARAM_FIELD_ACNT, EDMA3_DRV_PARAM_FIELD_BCNT, EDMA3_DRV_PARAM_FIELD_BCNTRELOAD, EDMA3_DRV_PARAM_FIELD_CCNT, EDMA3_DRV_PARAM_FIELD_DESTADDR, EDMA3_DRV_PARAM_F
I
ELD_DESTBIDX, EDMA3_DRV_PARAM_FIELD_DESTCIDX, EDMA3_DRV_PARAM_FIELD_LINKADDR, EDMA3_DRV_PARAM_FIELD_OPT, EDMA3_DRV_PARAM_FIELD_SRCADDR, EDMA3_DRV_PARAM_FIELD_SRCBIDX, EDMA3_DRV_PARAM_FIELD_SRCCIDX, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams
::globalRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_getPaRAMPhyAddr\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_getPaRAMPhyAddr}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result EDMA3_DRV_getPaRAMPhyAddr (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 paramPhyAddr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHW}{\*\bkmkend AAAAAAAAHW}Get the PaRAM Set Physical Address associated with a logical channel. 
\par This function returns the PaRAM Set Phy Address (unsigned 32 bits). The returned address could be used by the advanced users to program the PaRAM Set directly without using any APIs.
\par Least significant 16 bits of this address could be used to program the LINK field in the PaRAM Set. Users which program the LINK field directly SHOULD use this API to get the associated PaRAM Set address with the LINK channel.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel for which the PaRAM set physical address is required 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 paramPhyAddr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN/OUT] PaRAM Set physical address is returned here.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This function is re-entrant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_Object::gblCfgP
arams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Ioctl\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_Ioctl}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result EDMA3_DRV_Ioctl (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_IoctlCmd }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 cmd}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 ,   void * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 cmdArg}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   void * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 param}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHX}{\*\bkmkend AAAAAAAAHX}EDMA3 Driver IOCTL. 
\par This function provides IOCTL functionality for EDMA3 Driver.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 cmd}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] IOCTL command to be performed 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 cmdArg}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN/OUT] IOCTL command argument (if any) 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 param}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN/OUT] Device/Cmd specific argument
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 For 'EDMA3_DRV_IOCTL_GET_PARAM_CLEAR_OPTION', this function is re-entrant. For 'EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION', this function is re-entrant for different EDMA3 Driver Instances (handles).
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 This function provides IOCTL functionality for EDMA3 Driver.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 cmd}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] IOCTL command to be performed 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 cmdArg}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN/OUT] IOCTL command argument (if any) 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 param}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN/OUT] Device/Cmd specific argument
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_IOCTL_GET_PARAM_CLEAR_OPTION, EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION, and EDMA3_DRV_Instance::resMgrInstance.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_mapChToEvtQ\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_mapChToEvtQ}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_
DRV_Result EDMA3_DRV_mapChToEvtQ (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 channelId}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 ,   EDMA3_RM_EventQueue }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 eventQ}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHY}{\*\bkmkend AAAAAAAAHY}Associate Channel to Event Queue. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 channelId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel to which the Event Queue is to be mapped 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 eventQ}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] The Event Queue which is to be mapped to the DMA channel
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 There should not be any data transfer going on while setting the mapping. Results could be unpredictable.
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 This function disables the global interrupts while modifying the global CC Registers, to make it re-entrant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
References EDMA3_DRV_DMA_CH_MAX_VAL, EDMA3_DRV_DMAQNUM_CLR_MASK, EDMA3_DRV_DMAQNUM_SET_MASK, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_QDMA_CH_MAX_VAL, EDMA3_DRV_QDMA_CH_MIN_VAL, EDMA3_DRV_QDMAQNUM_CLR_MASK, EDMA3_DRV_QDMAQNUM_SET_MASK, EDMA3_DRV_Object::gblCf
gParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::numEvtQueue, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_setCCRegister\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_setCCRegister}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result EDMA3_DRV_setCCRegister (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 regOffset}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 newRegValue}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAHZ}{\*\bkmkend AAAAAAAAHZ}Set the Channel Controller (CC) Register value. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 regOffset}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] CC Register offset whose value needs to be set 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 newRegValue}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] New CC Register Value
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This function is non re-entrant for users using the same EDMA handle i.e. working on the 
same shadow region. Before modifying a register, it tries to acquire a semaphore (Driver instance specific), to protect simultaneous modification of the same register by two different users. After the successful change, it releases the semaphore. For user
s working on different shadow regions, thus different EDMA handles, this function is re-entrant. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Take the instance specific semaphore, to prevent simultaneous access to the shared resources.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References EDMA3_DRV_Instance::drvSemHandle, EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, and EDMA3_DRV_Instance::pDrvObjectHandle.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_setEvtQPriority\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_setEvtQPriority}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result EDMA3_DRV_setEvtQPriority (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   const EDMA3_DRV_EvtQuePriority * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid15096372 evtQPriObj}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIA}{\*\bkmkend AAAAAAAAIA}Sets EDMA TC priority. 
\par User can program the priority of the Event Queues at a system-wide level. This means that the user can set the priority
 of an IO initiated by either of the TCs (Transfer Ctrllers) relative to IO initiated by the other bus masters on the device (ARM, DSP, USB, etc)
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 evtQPriObj}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Priority of the Event Queues
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This function disables the global interrupts while modifying the global CC Registers, to make it re-entrant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_QPRIORITY_MAX_VAL, EDMA3_DRV_EvtQuePriority::evtQPr
i, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_setPaRAM\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_setPaRAM}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA
3_DRV_Result EDMA3_DRV_setPaRAM (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 ,   const EDMA3_DRV_PaRAMRegs * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 newPaRAM}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIB}{\*\bkmkend AAAAAAAAIB}Copy the user specified PaRAM Set onto the PaRAM Set associated with the logical channel (DMA/QDMA/Link). 
\par This API takes a PaRAM Set as input and copies it onto the actual PaRAM Set associated with the logical channel. OPT field of the PaRAM Set is written first and the CCNT field is written last.
\par Caution: It should be used carefully when programming the QDMA channels whose trigger words are not CCNT field.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Instance object 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel for which new PaRAM set is specified 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 newPaRAM}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Parameter RAM set to be copied onto existing PaRAM
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::global
Regs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_setPaRAMEntry\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_setPaRAMEntry}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result EDMA3_DRV_setPaRAMEntry (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_PaRAMEntry }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 paRAMEntry}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 
newPaRAMEntryVal}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIC}{\*\bkmkend AAAAAAAAIC}Set a particular PaRAM set entry of the specified PaRAM set. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel bound to the Parameter RAM set whose specified field needs to be set 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 paRAMEntry}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Specify the PaRAM set entry which needs to be set 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 newPaRAMEntryVal}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] The new field setting
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This API should be used while setting the PaRAM set entry for QDMA channels. If EDMA3_DRV_setPaRAMField () used, it will trigger the QDMA channel before complete PaRAM set entry is written. For DMA
 channels, no such constraint is there.
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_PARAM_ENTRY_CCNT, EDMA3_DRV_PARAM_ENTRY_OPT, EDM
A3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_setPaRAMField\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_setPaRAMField}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result EDMA3_DRV_setPaRAMField (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_DRV_PaRAMField }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 paRAMField}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 
newPaRAMFieldVal}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAID}{\*\bkmkend AAAAAAAAID}Set a particular PaRAM set field of the specified PaRAM set. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Logical Channel bound to the PaRAM set whose specified field needs to be set 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 paRAMField}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Specify the PaRAM set field which needs to be set 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 newPaRAMFieldVal}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] The new field setting
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This API CANNOT be used while setting the PaRAM set field for QDMA channels. It can trigger the QDMA channel before complete PaRAM set ENTR
Y (4-bytes field) is written (for eg, as soon one sets the ACNT field for QDMA channel, transfer is started, before one modifies the BCNT field). For DMA channels, no such constraint is there.
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_LOG_CH_MAX_VAL, EDMA3_DRV_PARAM_ENTRY_ACNT_BCNT, EDMA3_DRV_PARAM_ENTRY_CCNT, EDMA3_DRV_PARAM_ENTRY_DST, EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD, EDMA3_DRV_PARAM_ENTRY_OPT, EDMA3_DRV_
PARAM_ENTRY_SRC, EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX, EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX, EDMA3_DRV_PARAM_FIELD_ACNT, EDMA3_DRV_PARAM_FIELD_BCNT, EDMA3_DRV_PARAM_FIELD_BCNTRELOAD, EDMA3_DRV_PARAM_FIELD_CCNT, EDMA3_DRV_PARAM_FIELD_DESTADDR, EDMA3_DRV_PARAM_
F
IELD_DESTBIDX, EDMA3_DRV_PARAM_FIELD_DESTCIDX, EDMA3_DRV_PARAM_FIELD_LINKADDR, EDMA3_DRV_PARAM_FIELD_OPT, EDMA3_DRV_PARAM_FIELD_SRCADDR, EDMA3_DRV_PARAM_FIELD_SRCBIDX, EDMA3_DRV_PARAM_FIELD_SRCCIDX, EDMA3_DRV_QDMA_CHANNEL_0, EDMA3_DRV_QDMA_CHANNEL_7, EDMA
3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::numPaRAMSets, EDMA3_DRV_ChBoundResources::paRAMId, EDMA3_DRV_Instance::pDrvObjectHandle, and EDMA3_DRV_Object::phyCtrllerInstId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_setQdmaTrigWord\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_setQdmaTrigWord}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result EDMA3_DRV_setQdmaTrigWord (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 ,   EDMA3_RM_QdmaTrigWord }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 trigWord}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIE}{\*\bkmkend AAAAAAAAIE}Assign a Trigger Word to the specified QDMA channel. 
\par This API sets the Trigger word for the specific QDMA channel in the QCHMAP Register. Default QDMA trigger word is CCNT.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Instance object 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 lCh}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] QDMA Channel which needs to be assigned the Trigger Word 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 trigWord}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
 [IN] The Trigger Word for the QDMA channel. Trigger Word is the word in the PaRAM Register Set which, when written to by CPU, will start the QDMA transfer automatically.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_QCH_TRWORD_CLR_MASK, EDMA3_DRV_QCH_TRWORD_SET_MASK, EDMA3_DRV_QDMA_CH_MAX_
VAL, EDMA3_DRV_QDMA_CH_MIN_VAL, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, and EDMA3_DRV_Instance::pDrvObjectHandle.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_waitAndClearTcc\:Edma3DrvTransferSetupOpt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvTransferSetupOpt\:EDMA3_DRV_waitAndClearTcc}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Result EDMA3_DRV_waitAndClearTcc (EDMA3_DRV_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid15096372 tccNo}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIF}{\*\bkmkend AAAAAAAAIF}Wait for a transfer completion interrupt to occur and clear it. 
\par This is a blocking function that returns when the IPR/IPRH bit corresponding to the tccNo specified, is SET. It clears the corresponding bit while returning also.
\par This function waits for the specific bit indefinitely in a tight loop, with out any delay in between. USE IT CAUTIOUSLY.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid15096372 hEdma}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] Handle to the EDMA Driver Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 tccNo}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [IN] TCC, specific to which the function waits on a IPR/IPRH bit.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SOK or EDMA3_DRV Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 This function is re-entrant for different tccNo. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Bit found SET, transfer is completed, clear the pending interrupt and return.
\par Bit found SET, transfer is completed, clear the pending interrupt and return.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 References EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_Object::gblCfgParams, EDMA3_DRV_GblConfigParams::globalRegs, EDMA3_DRV_GblConfigParams::numTccs, EDMA3_DRV_Instance::pDrvObj
ectHandle, and EDMA3_DRV_Instance::regionId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Internal Interface Definition for EDMA3 Driver
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 \tcl2{\*\bkmkstart _Toc234757719}Internal Interface Definition for EDMA3 Driver{\*\bkmkend _Toc234757719
}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Internal Interface Definition for EDMA3 Driver}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
{\*\bkmkstart AAAAAAAAIG}{\*\bkmkend AAAAAAAAIG}Data Structures
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 struct }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ChBoundResources}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 EDMA3 Channel-Bound resources. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Modules
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
Boundary Values}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 Object Maintenance}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Defines
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define 
}{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_SAM_CLR_MASK}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 \~ (~EDMA3_CCRL_OPT_SAM_MASK)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_SAM_SET_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (mode)\~ (((EDMA3_CCRL_OPT_SAM_MASK >> EDMA3_CCRL_OPT_SAM_SHIFT) & (mode)) << EDMA3_CCRL_OPT_SAM_SHIFT)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_DAM_CLR_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (~EDMA3_CCRL_OPT_DAM_MASK)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_DAM_SET_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (mode)\~ (((EDMA3_CCRL_OPT_DAM_MASK >> EDMA3_CCRL_OPT_DAM_SHIFT) & (mode)) << EDMA3_CCRL_OPT_DAM_SHIFT)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_SYNCDIM_CLR_MASK}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 \~ (~EDMA3_CCRL_OPT_SYNCDIM_MASK)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_SYNCDIM_SET_MASK}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 (synctype)\~ (((EDMA3_CCRL_OPT_SYNCDIM_MASK >> EDMA3_CCRL_OPT_SYNCDIM_SHIFT) & (synctype)) << EDMA3_CCRL_OPT_SYNCDIM_SHIFT)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_STATIC_CLR_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (~EDMA3_CCRL_OPT_STATIC_MASK)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_STATIC_SET_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (en)\~ (((EDMA3_CCRL_OPT_STATIC_MASK >> EDMA3_CCRL_OPT_STATIC_SHIFT) & (en)) << EDMA3_CCRL_OPT_STATIC_SHIFT)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_FWID_CLR_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (~EDMA3_CCRL_OPT_FWID_MASK)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_FWID_SET_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (width)\~ (((EDMA3_CCRL_OPT_FWID_MASK >> EDMA3_CCRL_OPT_FWID_SHIFT) & (width)) << EDMA3_CCRL_OPT_FWID_SHIFT)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_TCCMODE_CLR_MASK}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 \~ (~EDMA3_CCRL_OPT_TCCMODE_MASK)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_TCCMODE_SET_MASK}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 (early)\~ (((EDMA3_CCRL_OPT_TCCMODE_MASK >> EDMA3_CCRL_OPT_TCCMODE_SHIFT) & (early)) << EDMA3_CCRL_OPT_TCCMODE_SHIFT)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_TCC_CLR_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (~EDMA3_CCRL_OPT_TCC_MASK)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_TCC_SET_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (tcc)\~ (((EDMA3_CCRL_OPT_TCC_MASK >> EDMA3_CCRL_OPT_TCC_SHIFT) & (tcc)) << EDMA3_CCRL_OPT_TCC_SHIFT)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_TCINTEN_CLR_MASK}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 \~ (~EDMA3_CCRL_OPT_TCINTEN_MASK)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_TCINTEN_SET_MASK}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 (tcinten)\~ (((EDMA3_CCRL_OPT_TCINTEN_MASK >> EDMA3_CCRL_OPT_TCINTEN_SHIFT) & (tcinten)) << EDMA3_CCRL_OPT_TCINTEN_SHIFT)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_ITCINTEN_CLR_MASK}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 \~ (~EDMA3_CCRL_OPT_ITCINTEN_MASK)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_ITCINTEN_SET_MASK}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 (itcinten)\~ (((EDMA3_CCRL_OPT_ITCINTEN_MASK >> EDMA3_CCRL_OPT_ITCINTEN_SHIFT) & (itcinten)) << EDMA3_CCRL_OPT_ITCINTEN_SHIFT)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_TCCHEN_CLR_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (~EDMA3_CCRL_OPT_TCCHEN_MASK)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_TCCHEN_SET_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (tcchen)\~ (((EDMA3_CCRL_OPT_TCCHEN_MASK >> EDMA3_CCRL_OPT_TCCHEN_SHIFT) & (tcchen)) << EDMA3_CCRL_OPT_TCCHEN_SHIFT)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_ITCCHEN_CLR_MASK}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 \~ (~EDMA3_CCRL_OPT_ITCCHEN_MASK)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_ITCCHEN_SET_MASK}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 (itcchen)\~ (((EDMA3_CCRL_OPT_ITCCHEN_MASK >> EDMA3_CCRL_OPT_ITCCHEN_SHIFT) & (itcchen)) << EDMA3_CCRL_OPT_ITCCHEN_SHIFT)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_SAM_GET_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (mode)\~ ((mode)&1u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_DAM_GET_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (mode)\~ (((mode)&(1u<<1u))>>1u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_SYNCDIM_GET_MASK}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 (synctype)\~ (((synctype)&(1u<<2u))>>2u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_STATIC_GET_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (en)\~ (((en)&(1u<<3u))>>3u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_FWID_GET_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (width)\~ (((width)&(0x7u<<8u))>>8u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_TCCMODE_GET_MASK}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 (early)\~ (((early)&(1u<<11u))>>11u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_TCC_GET_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (tcc)\~ (((tcc)&(0x3fu<<12u))>>12u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_TCINTEN_GET_MASK}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 (tcinten)\~ (((tcinten)&(1u<<20u))>>20u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_ITCINTEN_GET_MASK}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 (itcinten)\~ (((itcinten)&(1u<<21u))>>21u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_TCCHEN_GET_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (tcchen)\~ (((tcchen)&(1u<<22u))>>22u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPT_ITCCHEN_GET_MASK}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid15096372 (itcchen)\~ (((itcchen)&(1u<<23u))>>23u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_DMAQNUM_CLR_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (chNum)\~ (~(0x7u<<(((chNum)%8u)*4u)))
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_DMAQNUM_SET_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (chNum, queNum)\~ ((0x7u & (queNum)) << (((chNum)%8u)*4u))
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QDMAQNUM_CLR_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (chNum)\~ (~(0x7u<<((chNum)*4u)))
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QDMAQNUM_SET_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (chNum, queNum)\~ ((0x7u & (queNum)) << ((chNum)*4u))
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QCH_TRWORD_CLR_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (~EDMA3_CCRL_QCHMAP_TRWORD_MASK)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QCH_TRWORD_SET_MASK}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 (paRAMId)\~ (((EDMA3_CCRL_QCHMAP_TRWORD_MASK >> EDMA3_CCRL_QCHMAP_TRWORD_SHIFT) & (paRAMId)) << EDMA3_CCRL_QCHMAP_TRWORD_SHIFT)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ACNT_MAX_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (0xFFFFu)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_BCNT_MAX_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (0xFFFFu)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_CCNT_MAX_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (0xFFFFu)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_BCNTRELD_MAX_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (0xFFFFu)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_SRCBIDX_MAX_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (0x7FFF)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_SRCBIDX_MIN_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (-32768)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_SRCCIDX_MAX_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (0x7FFF)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_SRCCIDX_MIN_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (-32768)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_DSTBIDX_MAX_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (0x7FFF)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_DSTBIDX_MIN_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (-32768)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_DSTCIDX_MAX_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (0x7FFF)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_DSTCIDX_MIN_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (-32768)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QPRIORITY_MAX_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (7u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QPRIORITY_MIN_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (0u)
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Enumerations
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ChannelType}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_NONE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 , }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_DMA}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  1, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_QDMA}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372  =  2, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_LINK}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  3 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 EDMA3 Channel Type. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 Include EDMA3 Driver header file
\par Documentation of the Internal Interface of EDMA3 Driver 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Define Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_ACNT_MAX_VAL\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 Edma3DrvInt\:EDMA3_DRV_ACNT_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_ACNT_MAX_VAL\~ (0xFFFFu)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIH}{\*\bkmkend AAAAAAAAIH}Max value of ACnt 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setTransferParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_BCNT_MAX_VAL\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_BCNT_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 #define EDM
A3_DRV_BCNT_MAX_VAL\~ (0xFFFFu)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAII}{\*\bkmkend AAAAAAAAII}Max value of BCnt 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setTransferParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_BCNTRELD_MAX_VAL\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_BCNTRELD_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_BCNTRELD_MAX_VAL\~ (0xFFFFu)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIJ}{\*\bkmkend AAAAAAAAIJ}Max value of BCntReld 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setTransferParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_CCNT_MAX_VAL\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_CCNT_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_CCNT_MAX_VAL\~ (0xFFFFu)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIK}{\*\bkmkend AAAAAAAAIK}Max value of CCnt 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setTransferParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_DMAQNUM_CLR_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_DMAQNUM_CLR_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_DMAQNUM_CLR_MASK(chNum)\~ (~(0x7u<<(((chNum)%8u)*4u)))
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIL}{\*\bkmkend AAAAAAAAIL}DMAQNUM bits Clear 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_getMapChToEvtQ(), EDMA3_DRV_mapChToEvtQ(), EDMA3_DRV_requestChannel(), EDMA3_DRV_setDestParams(), and EDMA3_DRV_setSrcParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_DMAQNUM_SET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_DMAQNUM_SET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_DMAQNUM_SET_MASK(chNum,   queNum)\~ ((0x7u & (queNum)) << (((chNum)%8u)*4u))
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIM}{\*\bkmkend AAAAAAAAIM}DMAQNUM bits Set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_mapChToEvtQ(), and EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_DSTBIDX_MAX_VAL\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_DSTBIDX_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_DSTBIDX_MAX_VAL\~ (0x7FFF)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIN}{\*\bkmkend AAAAAAAAIN}Max value of DestBIdx 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setDestIndex().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_DSTBIDX_MIN_VAL\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_DSTBIDX_MIN_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_DSTBIDX_MIN_VAL\~ (-32768)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIO}{\*\bkmkend AAAAAAAAIO}Min value of DestBIdx 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setDestIndex().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_DSTCIDX_MAX_VAL\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_DSTCIDX_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_DSTCIDX_MAX_VAL\~ (0x7FFF)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIP}{\*\bkmkend AAAAAAAAIP}Max value of DestCIdx 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setDestIndex().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_DSTCIDX_MIN_VAL\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_DSTCIDX_MIN_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_DSTCIDX_MIN_VAL\~ (-32768)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIQ}{\*\bkmkend AAAAAAAAIQ}Min value of DestCIdx 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setDestIndex().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_DAM_CLR_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_DAM_CLR_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_DAM_CLR_MASK\~ (~EDMA3_CCRL_OPT_DAM_MASK)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIR}{\*\bkmkend AAAAAAAAIR}OPT-DAM bit Clear 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setDestParams(), and EDMA3_DRV_setOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_DAM_GET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_DAM_GET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_DAM_GET_MASK(mode)\~ (((mode)&(1u<<1u))>>1u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIS}{\*\bkmkend AAAAAAAAIS}OPT-DAM bit Get 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_getOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_DAM_SET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_DAM_SET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_DAM_SET_MASK(mode)\~ (((EDMA3_CCRL_OPT_DAM_MASK >> EDMA3_CCRL_OPT_DAM_SHIFT) & (mode)) << EDMA3_CCRL_OPT_DAM_SHIFT)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIT}{\*\bkmkend AAAAAAAAIT}OPT-DAM bit Set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setDestParams(), and EDMA3_DRV_setOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_FWID_CLR_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_FWID_CLR_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_FWID_CLR_MASK\~ (~EDMA3_CCRL_OPT_FWID_MASK)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIU}{\*\bkmkend AAAAAAAAIU}OPT-FWID bitfield Clear 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setDestParams(), EDMA3_DRV_setOptField(), and EDMA3_DRV_setSrcParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_FWID_GET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_FWID_GET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_FWID_GET_MASK(width)\~ (((width)&(0x7u<<8u))>>8u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIV}{\*\bkmkend AAAAAAAAIV}OPT-FWID bitfield Get 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_getOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_FWID_SET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_FWID_SET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_FWID_SET_MASK(width)\~ (((EDMA3_CCRL_OPT_FWID_MASK >> EDMA3_CCRL_OPT_FWID_SHIFT) & (width)) << EDMA3_CCRL_OPT_FWID_SHIFT)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIW}{\*\bkmkend AAAAAAAAIW}OPT-FWID bitfield Set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setDestParams(), EDMA3_DRV_setOptField(), and EDMA3_DRV_setSrcParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_ITCCHEN_CLR_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_ITCCHEN_CLR_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_ITCCHEN_CLR_MASK\~ (~EDMA3_CCRL_OPT_ITCCHEN_MASK)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIX}{\*\bkmkend AAAAAAAAIX}OPT-ITCCHEN bit Clear 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), EDMA3_DRV_setOptField(), and EDMA3_DRV_unchainChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_ITCCHEN_GET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_ITCCHEN_GET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_ITCCHEN_GET_MASK(itcchen)\~ (((itcchen)&(1u<<23u))>>23u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIY}{\*\bkmkend AAAAAAAAIY}OPT-ITCCHEN bit Get 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_getOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_ITCCHEN_SET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_ITCCHEN_SET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_ITCCHEN_SET_MASK(itcchen)\~ (((EDMA3_CCRL_OPT_ITCCHEN_MASK >> EDMA3_CCRL_OPT_ITCCHEN_SHIFT) & (itcchen)) << EDMA3_CCRL_OPT_ITCCHEN_SHIFT)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAIZ}{\*\bkmkend AAAAAAAAIZ}OPT-ITCCHEN bit Set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), and EDMA3_DRV_setOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_ITCINTEN_CLR_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_ITCINTEN_CLR_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 #defin
e EDMA3_DRV_OPT_ITCINTEN_CLR_MASK\~ (~EDMA3_CCRL_OPT_ITCINTEN_MASK)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJA}{\*\bkmkend AAAAAAAAJA}OPT-ITCINTEN bit Clear 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), and EDMA3_DRV_setOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_ITCINTEN_GET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_ITCINTEN_GET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_ITCINTEN_GET_MASK(itcinten)\~ (((itcinten)&(1u<<21u))>>21u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJB}{\*\bkmkend AAAAAAAAJB}OPT-ITCINTEN bit Get 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_getOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_ITCINTEN_SET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_ITCINTEN_SET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_ITCINTEN_SET_MASK(itcinten)\~ (((EDMA3_CCRL_OPT_ITCINTEN_MASK >> EDMA3_CCRL_OPT_ITCINTEN_SHIFT) & (itcinten)) << EDMA3_CCRL_OPT_ITCINTEN_SHIFT)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJC}{\*\bkmkend AAAAAAAAJC}OPT-ITCINTEN bit Set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), and EDMA3_DRV_setOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_SAM_CLR_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_SAM_CLR_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_SAM_CLR_MASK\~ (~EDMA3_CCRL_OPT_SAM_MASK)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJD}{\*\bkmkend AAAAAAAAJD}Parameter RAM Set field OPT bit-field defines OPT-SAM bit Clear 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setOptField(), and EDMA3_DRV_setSrcParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_SAM_GET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_SAM_GET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_SAM_GET_MASK(mode)\~ ((mode)&1u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJE}{\*\bkmkend AAAAAAAAJE}OPT-SAM bit Get 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_getOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_SAM_SET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_SAM_SET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_SAM_SET_MASK(mode)\~ (((EDMA3_CCRL_OPT_SAM_MASK >> EDMA3_CCRL_OPT_SAM_SHIFT) & (mode)) << EDMA3_CCRL_OPT_SAM_SHIFT)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJF}{\*\bkmkend AAAAAAAAJF}OPT-SAM bit Set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setOptField(), and EDMA3_DRV_setSrcParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_STATIC_CLR_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_STATIC_CLR_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_STATIC_CLR_MASK\~ (~EDMA3_CCRL_OPT_STATIC_MASK)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJG}{\*\bkmkend AAAAAAAAJG}OPT-STATIC bit Clear 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_STATIC_GET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_STATIC_GET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_STATIC_GET_MASK(en)\~ (((en)&(1u<<3u))>>3u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJH}{\*\bkmkend AAAAAAAAJH}OPT-STATIC bit Get 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_getOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_STATIC_SET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_STATIC_SET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_STATIC_SET_MASK(en)\~ (((EDMA3_CCRL_OPT_STATIC_MASK >> EDMA3_CCRL_OPT_STATIC_SHIFT) & (en)) << EDMA3_CCRL_OPT_STATIC_SHIFT)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJI}{\*\bkmkend AAAAAAAAJI}OPT-STATIC bit Set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_SYNCDIM_CLR_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_SYNCDIM_CLR_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_SYNCDIM_CLR_MASK\~ (~EDMA3_CCRL_OPT_SYNCDIM_MASK)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJJ}{\*\bkmkend AAAAAAAAJJ}OPT-SYNCDIM bit Clear 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setOptField(), and EDMA3_DRV_setTransferParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_SYNCDIM_GET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_SYNCDIM_GET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_SYNCDIM_GET_MASK(synctype)\~ (((synctype)&(1u<<2u))>>2u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJK}{\*\bkmkend AAAAAAAAJK}OPT-SYNCDIM bit Get 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_getOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_SYNCDIM_SET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_SYNCDIM_SET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_SYNCDIM_SET_MASK(synctype)\~ (((EDMA3_CCRL_OPT_SYNCDIM_MASK >> EDMA3_CCRL_OPT_SYNCDIM_SHIFT) & (synctype)) << EDMA3_CCRL_OPT_SYNCDIM_SHIFT)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJL}{\*\bkmkend AAAAAAAAJL}OPT-SYNCDIM bit Set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setOptField(), and EDMA3_DRV_setTransferParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_TCC_CLR_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_TCC_CLR_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_TCC_CLR_MASK\~ (~EDMA3_CCRL_OPT_TCC_MASK)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJM}{\*\bkmkend AAAAAAAAJM}OPT-TCC bitfield Clear 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), EDMA3_DRV_linkChannel(), EDMA3_DRV_requestChannel(), and EDMA3_DRV_setOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_TCC_GET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_TCC_GET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_TCC_GET_MASK(tcc)\~ (((tcc)&(0x3fu<<12u))>>12u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJN}{\*\bkmkend AAAAAAAAJN}OPT-TCC bitfield Get 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_getOptField(), and EDMA3_DRV_linkChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_TCC_SET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_TCC_SET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 #define
 EDMA3_DRV_OPT_TCC_SET_MASK(tcc)\~ (((EDMA3_CCRL_OPT_TCC_MASK >> EDMA3_CCRL_OPT_TCC_SHIFT) & (tcc)) << EDMA3_CCRL_OPT_TCC_SHIFT)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJO}{\*\bkmkend AAAAAAAAJO}OPT-TCC bitfield Set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), EDMA3_DRV_linkChannel(), EDMA3_DRV_requestChannel(), and EDMA3_DRV_setOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_TCCHEN_CLR_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_TCCHEN_CLR_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_TCCHEN_CLR_MASK\~ (~EDMA3_CCRL_OPT_TCCHEN_MASK)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJP}{\*\bkmkend AAAAAAAAJP}OPT-TCCHEN bit Clear 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), EDMA3_DRV_setOptField(), and EDMA3_DRV_unchainChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_TCCHEN_GET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_TCCHEN_GET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_TCCHEN_GET_MASK(tcchen)\~ (((tcchen)&(1u<<22u))>>22u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJQ}{\*\bkmkend AAAAAAAAJQ}OPT-TCCHEN bit Get 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_getOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_TCCHEN_SET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_TCCHEN_SET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_TCCHEN_SET_MASK(tcchen)\~ (((EDMA3_CCRL_OPT_TCCHEN_MASK >> EDMA3_CCRL_OPT_TCCHEN_SHIFT) & (tcchen)) << EDMA3_CCRL_OPT_TCCHEN_SHIFT)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJR}{\*\bkmkend AAAAAAAAJR}OPT-TCCHEN bit Set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), and EDMA3_DRV_setOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_TCCMODE_CLR_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_TCCMODE_CLR_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_TCCMODE_CLR_MASK\~ (~EDMA3_CCRL_OPT_TCCMODE_MASK)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJS}{\*\bkmkend AAAAAAAAJS}OPT-TCCMODE bit Clear 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_TCCMODE_GET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_TCCMODE_GET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_TCCMODE_GET_MASK(early)\~ (((early)&(1u<<11u))>>11u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJT}{\*\bkmkend AAAAAAAAJT}OPT-TCCMODE bit Get 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_getOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_TCCMODE_SET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_TCCMODE_SET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_TCCMODE_SET_MASK(early)\~ (((EDMA3_CCRL_OPT_TCCMODE_MASK >> EDMA3_CCRL_OPT_TCCMODE_SHIFT) & (early)) << EDMA3_CCRL_OPT_TCCMODE_SHIFT)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJU}{\*\bkmkend AAAAAAAAJU}OPT-TCCMODE bit Set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_TCINTEN_CLR_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_TCINTEN_CLR_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_TCINTEN_CLR_MASK\~ (~EDMA3_CCRL_OPT_TCINTEN_MASK)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJV}{\*\bkmkend AAAAAAAAJV}OPT-TCINTEN bit Clear 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), and EDMA3_DRV_setOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_TCINTEN_GET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_TCINTEN_GET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_TCINTEN_GET_MASK(tcinten)\~ (((tcinten)&(1u<<20u))>>20u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJW}{\*\bkmkend AAAAAAAAJW}OPT-TCINTEN bit Get 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_getOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPT_TCINTEN_SET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_OPT_TCINTEN_SET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_OPT_TCINTEN_SET_MASK(tcinten)\~ (((EDMA3_CCRL_OPT_TCINTEN_MASK >> EDMA3_CCRL_OPT_TCINTEN_SHIFT) & (tcinten)) << EDMA3_CCRL_OPT_TCINTEN_SHIFT)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJX}{\*\bkmkend AAAAAAAAJX}OPT-TCINTEN bit Set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), and EDMA3_DRV_setOptField().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_QCH_TRWORD_CLR_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_QCH_TRWORD_CLR_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_QCH_TRWORD_CLR_MASK\~ (~EDMA3_CCRL_QCHMAP_TRWORD_MASK)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJY}{\*\bkmkend AAAAAAAAJY}QCHMAP-TrigWord bitfield Clear 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setQdmaTrigWord().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_QCH_TRWORD_SET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_QCH_TRWORD_SET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_QCH_TRWORD_SET_MASK(paRAMId)\~ (((EDMA3_CCRL_QCHMAP_TRWORD_MASK >> EDMA3_CCRL_QCHMAP_TRWORD_SHIFT) & (paRAMId)) << EDMA3_CCRL_QCHMAP_TRWORD_SHIFT)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAJZ}{\*\bkmkend AAAAAAAAJZ}QCHMAP-TrigWord bitfield Set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setQdmaTrigWord().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_QDMAQNUM_CLR_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_QDMAQNUM_CLR_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_QDMAQNUM_CLR_MASK(chNum)\~ (~(0x7u<<((chNum)*4u)))
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKA}{\*\bkmkend AAAAAAAAKA}QDMAQNUM bits Clear 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_getMapChToEvtQ(), EDMA3_DRV_mapChToEvtQ(), EDMA3_DRV_requestChannel(), EDMA3_DRV_setDestParams(), and EDMA3_DRV_setSrcParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_QDMAQNUM_SET_MASK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_QDMAQNUM_SET_MASK}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 #define EDMA
3_DRV_QDMAQNUM_SET_MASK(chNum,   queNum)\~ ((0x7u & (queNum)) << ((chNum)*4u))
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKB}{\*\bkmkend AAAAAAAAKB}QDMAQNUM bits Set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_mapChToEvtQ(), and EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_QPRIORITY_MAX_VAL\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_QPRIORITY_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_QPRIORITY_MAX_VAL\~ (7u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKC}{\*\bkmkend AAAAAAAAKC}Max value of Queue Priority 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setEvtQPriority().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_QPRIORITY_MIN_VAL\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_QPRIORITY_MIN_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 #defin
e EDMA3_DRV_QPRIORITY_MIN_VAL\~ (0u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKD}{\*\bkmkend AAAAAAAAKD}Min value of Queue Priority 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SRCBIDX_MAX_VAL\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_SRCBIDX_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_SRCBIDX_MAX_VAL\~ (0x7FFF)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKE}{\*\bkmkend AAAAAAAAKE}Max value of SrcBIdx 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setSrcIndex().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SRCBIDX_MIN_VAL\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_SRCBIDX_MIN_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_SRCBIDX_MIN_VAL\~ (-32768)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKF}{\*\bkmkend AAAAAAAAKF}Min value of SrcBIdx 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setSrcIndex().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SRCCIDX_MAX_VAL\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_SRCCIDX_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_SRCCIDX_MAX_VAL\~ (0x7FFF)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKG}{\*\bkmkend AAAAAAAAKG}Max value of SrcCIdx 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setSrcIndex().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_SRCCIDX_MIN_VAL\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_SRCCIDX_MIN_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_SRCCIDX_MIN_VAL\~ (-32768)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKH}{\*\bkmkend AAAAAAAAKH}Min value of SrcCIdx 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_setSrcIndex().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Enumeration Type Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_ChannelType\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 Edma3DrvInt\:EDMA3_DRV_ChannelType}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
enum EDMA3_DRV_ChannelType
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKI}{\*\bkmkend AAAAAAAAKI}EDMA3 Channel Type. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
\par Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_NONE\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_CHANNEL_TYPE_NONE}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_NONE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKJ}{\*\bkmkend AAAAAAAAKJ}  Invalid Channel 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_DMA\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_CHANNEL_TYPE_DMA}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_DMA}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKK}{\*\bkmkend AAAAAAAAKK}  DMA Channel 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_QDMA\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_CHANNEL_TYPE_QDMA}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_QDMA}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKL}{\*\bkmkend AAAAAAAAKL}  QDMA Channel 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_LINK\:Edma3DrvInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvInt\:EDMA3_DRV_CHANNEL_TYPE_LINK}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_LINK}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKM}{\*\bkmkend AAAAAAAAKM}  LINK Channel 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Boundary Values
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 \tcl2{\*\bkmkstart _Toc234757720}Boundary Values{\*\bkmkend _Toc234757720}}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Boundary Values}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKN}
{\*\bkmkend AAAAAAAAKN}Defines
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define 
}{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_DMA_CH_MAX_VAL}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 \~ (EDMA3_MAX_DMA_CH - 1u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_LINK_CH_MIN_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_DMA_CH_MAX_VAL + 1u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_LINK_CH_MAX_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_LINK_CH_MIN_VAL + EDMA3_MAX_PARAM_SETS - 1u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QDMA_CH_MIN_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_LINK_CH_MAX_VAL + 1u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_QDMA_CH_MAX_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_QDMA_CH_MIN_VAL + EDMA3_MAX_QDMA_CH - 1u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_LOG_CH_MAX_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 \~ (EDMA3_DRV_QDMA_CH_MAX_VAL)
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 Boundary Values for Logical Channel Ranges 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Define Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_DMA_CH_MAX_VAL\:Edma3DrvIntBoundVals}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 Edma3DrvIntBoundVals\:EDMA3_DRV_DMA_CH_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 #define EDMA3_DRV_DMA_CH_MAX_VAL\~ (EDMA3_MAX_DMA_CH - 1u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKO}{\*\bkmkend AAAAAAAAKO}Max of DMA Channels 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Referenced by EDMA3_DRV_clearErrorBits(), EDMA3_DRV_disableTransfer(), EDMA3_DRV_enableTransfer(), EDMA3_DRV_freeChannel(), EDMA3_DRV_getMapChToEvtQ(), EDMA3_DRV_mapChToEvtQ(), EDMA3_DRV_requestChannel(), EDMA3_DRV_setDestParams(), and ED
MA3_DRV_setSrcParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_LINK_CH_MAX_VAL\:Edma3DrvIntBoundVals}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvIntBoundVals\:EDMA3_DRV_LINK_CH_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_LINK_CH_MAX_VAL\~ (EDMA3_DRV_LINK_CH_MIN_VAL + EDMA3_MAX_PARAM_SETS - 1u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKP}{\*\bkmkend AAAAAAAAKP}Max of Link Channels 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_freeChannel(), and EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_LINK_CH_MIN_VAL\:Edma3DrvIntBoundVals}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvIntBoundVals\:EDMA3_DRV_LINK_CH_MIN_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_LINK_CH_MIN_VAL\~ (EDMA3_DRV_DMA_CH_MAX_VAL + 1u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKQ}{\*\bkmkend AAAAAAAAKQ}Min of Link Channels 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_freeChannel(), and EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_LOG_CH_MAX_VAL\:Edma3DrvIntBoundVals}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvIntBoundVals\:EDMA3_DRV_LOG_CH_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_LOG_CH_MAX_VAL\~ (EDMA3_DRV_QDMA_CH_MAX_VAL)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKR}{\*\bkmkend AAAAAAAAKR}Max of Logical Channels 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), EDMA3_DRV_disableLogicalChannel(), EDMA3_DRV_disableTransfer(), EDMA3_DRV_enableTransfer(), EDMA3_DRV_freeChannel(), EDMA3_DRV_getMapChToE
vtQ(), EDMA3_DRV_getOptField(), EDMA3_DRV_getPaRAM(), EDMA3_DRV_getPaRAMEntry(), EDMA3_DRV_getPaRAMField(), EDMA3_DRV_getPaRAMPhyAddr(), EDMA3_DRV_linkChannel(), EDMA3_DRV_setDestIndex(), EDMA3_DRV_setDestParams(), EDMA3_DRV_setOptField(), EDMA3_DRV_setPa
RAM(), EDMA3_DRV_setPaRAMEntry(), EDMA3_DRV_setPaRAMField(), EDMA3_DRV_setSrcIndex(), EDMA3_DRV_setSrcParams(), EDMA3_DRV_setTransferParams(), EDMA3_DRV_unchainChannel(), and EDMA3_DRV_unlinkChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_QDMA_CH_MAX_VAL\:Edma3DrvIntBoundVals}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvIntBoundVals\:EDMA3_DRV_QDMA_CH_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_QDMA_CH_MAX_VAL\~ (EDMA3_DRV_QDMA_CH_MIN_VAL + EDMA3_MAX_QDMA_CH - 1u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKS}{\*\bkmkend AAAAAAAAKS}Max of QDMA Channels 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_disableLogicalChannel(), EDMA3_DRV_disableTransfer(
), EDMA3_DRV_enableTransfer(), EDMA3_DRV_freeChannel(), EDMA3_DRV_getMapChToEvtQ(), EDMA3_DRV_mapChToEvtQ(), EDMA3_DRV_requestChannel(), EDMA3_DRV_setDestParams(), EDMA3_DRV_setQdmaTrigWord(), and EDMA3_DRV_setSrcParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_QDMA_CH_MIN_VAL\:Edma3DrvIntBoundVals}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Edma3DrvIntBoundVals\:EDMA3_DRV_QDMA_CH_MIN_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
#define EDMA3_DRV_QDMA_CH_MIN_VAL\~ (EDMA3_DRV_LINK_CH_MAX_VAL + 1u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKT}{\*\bkmkend AAAAAAAAKT}Min of QDMA Channels 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Referenced by EDMA3_DRV_disableLogicalChannel(), EDMA3_DRV_disableTransfe
r(), EDMA3_DRV_enableTransfer(), EDMA3_DRV_freeChannel(), EDMA3_DRV_getMapChToEvtQ(), EDMA3_DRV_mapChToEvtQ(), EDMA3_DRV_requestChannel(), EDMA3_DRV_setDestParams(), EDMA3_DRV_setQdmaTrigWord(), and EDMA3_DRV_setSrcParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Object Maintenance
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 \tcl2{\*\bkmkstart _Toc234757721}Object Maintenance{\*\bkmkend _Toc234757721}}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Object Maintenance}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKU}
{\*\bkmkend AAAAAAAAKU}Data Structures
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 struct }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_Object}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 EDMA3 Driver Object (HW Specific) Maintenance structure. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 struct }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_Instance}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 EDMA3 Driver Instance Configuration Structure. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Enumerations
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ObjState}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_DELETED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  0, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_CREATED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  1, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_OPENED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  2, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_CLOSED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  =  3 \}
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 Maintenance of the EDMA3 Driver Object 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Enumeration Type Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_ObjState\:Edma3DrvIntObjMaint}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 Edma3DrvIntObjMaint\:EDMA3_DRV_ObjState}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
enum EDMA3_DRV_ObjState
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKV}{\*\bkmkend AAAAAAAAKV}To maintain the state of the EDMA3 Driver object 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_DELETED\:Edma3DrvIntObjMaint}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvIntObjMaint\:EDMA3_DRV_DELETED}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_DELETED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKW}{\*\bkmkend AAAAAAAAKW}  Object deleted 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_CREATED\:Edma3DrvIntObjMaint}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvIntObjMaint\:EDMA3_DRV_CREATED}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_CREATED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKX}{\*\bkmkend AAAAAAAAKX}  Obect Created 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_OPENED\:Edma3DrvIntObjMaint}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvIntObjMaint\:EDMA3_DRV_OPENED}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_OPENED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKY}{\*\bkmkend AAAAAAAAKY}  Object Opened 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_CLOSED\:Edma3DrvIntObjMaint}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 Edma3DrvIntObjMaint\:EDMA3_DRV_CLOSED}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid15096372 EDMA3_DRV_CLOSED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAKZ}{\*\bkmkend AAAAAAAAKZ}  Object Closed 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 
\rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 \b\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Data Structure Documentation}{\pard\plain \ltrpar
\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\v\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart _Toc234757722}Data Structure Documentation{\*\bkmkend _Toc234757722}}}}\sectd \linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_ChainOptions Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \tcl2{\*\bkmkstart _Toc234757723}EDMA3_DRV_ChainOptions{\*\bkmkend _Toc234757723}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_ChainOptions}}}
\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAALA}{\*\bkmkend AAAAAAAALA}Structure to be used to configure interrupt generation and chaining options. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 
\ltrch\fcs0 \f2\fs24\insrsid15096372 #include <edma3_drv.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 ED
MA3_DRV_TcchEn}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 tcchEn}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ItcchEn}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 itcchEn}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TcintEn}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 tcintEn}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ItcintEn}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 itcintEn}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Structure to be used to configure interrupt generation and chaining options. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 itcchEn\:EDMA3_DRV_ChainOptions}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_ChainOptions\:itcchEn}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 EDMA3_DRV_ItcchEn EDMA3_DRV_ChainOptions::itcchEn
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAALL}{\*\bkmkend AAAAAAAALL}Intermediate Transfer complete chaining enable 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_chainChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 itcintEn\:EDMA3_DRV_ChainOptions}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_ChainOptions\:itcintEn}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_ItcintEn EDMA3_DRV_ChainOptions::itcintEn
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAALM}{\*\bkmkend AAAAAAAALM}Intermediate Transfer complete interrupt enable 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_chainChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 tcchEn\:EDMA3_DRV_ChainOptions}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_ChainOptions\:tcchEn}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_TcchEn EDMA3_DRV_ChainOptions::tcchEn
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAALN}{\*\bkmkend AAAAAAAALN}Transfer complete chaining enable 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_chainChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 tcintEn\:EDMA3_DRV_ChainOptions}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_ChainOptions\:tcintEn}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_TcintEn EDMA3_DRV_ChainOptions::tcintEn
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAALO}{\*\bkmkend AAAAAAAALO}Transfer complete interrupt enable 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_chainChannel().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
edma3_drv.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_ChBoundResources Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \tcl2
{\*\bkmkstart _Toc234757724}EDMA3_DRV_ChBoundResources{\*\bkmkend _Toc234757724}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 
\ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_ChBoundResources}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
{\*\bkmkstart AAAAAAAALB}{\*\bkmkend AAAAAAAALB}EDMA3 Channel-Bound resources. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid15096372 
#include <edma3.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 int }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 paRAMId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 tcc}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_TrigMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 trigMode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3 Channel-Bound resources. 
\par Used to maintain information of the EDMA3 resources (specifically Parameter RAM set and TCC) and the mode of triggering transfer (Manual, HW event driven etc) bound to the particular channel within }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 
EDMA3_DRV_requestChannel()}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 . 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 paRAMId\:EDMA3_DRV_ChBoundResources}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_ChBoundResources\:paRAMId}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 int EDMA3_DRV_ChBoundResources::paRAMId
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAALP}{\*\bkmkend AAAAAAAALP}PaRAM Set number associated with the particular channel 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_chainChan
nel(), EDMA3_DRV_create(), EDMA3_DRV_freeChannel(), EDMA3_DRV_getOptField(), EDMA3_DRV_getPaRAM(), EDMA3_DRV_getPaRAMEntry(), EDMA3_DRV_getPaRAMField(), EDMA3_DRV_getPaRAMPhyAddr(), EDMA3_DRV_linkChannel(), EDMA3_DRV_requestChannel(), EDMA3_DRV_setDestInd
e
x(), EDMA3_DRV_setDestParams(), EDMA3_DRV_setOptField(), EDMA3_DRV_setPaRAM(), EDMA3_DRV_setPaRAMEntry(), EDMA3_DRV_setPaRAMField(), EDMA3_DRV_setSrcIndex(), EDMA3_DRV_setSrcParams(), EDMA3_DRV_setTransferParams(), EDMA3_DRV_unchainChannel(), and EDMA3_DR
V_unlinkChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 tcc\:EDMA3_DRV_ChBoundResources}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_ChBoundResources\:tcc}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
unsigned int EDMA3_DRV_ChBoundResources::tcc
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAALQ}{\*\bkmkend AAAAAAAALQ}TCC associated with the particular channel 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_create(), EDMA3_DRV_freeChannel(), and EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 trigMode\:EDMA3_DRV_ChBoundResources}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_ChBoundResources\:trigMode}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_TrigMode EDMA3_DRV_ChBoundResources::trigMode
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAALR}{\*\bkmkend AAAAAAAALR}Mode of triggering transfer 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), EDMA3_DRV_create(), EDMA3_DRV_enableTransfer(), and EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 edma3.h

\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_EvtQuePriority Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \tcl2
{\*\bkmkstart _Toc234757725}EDMA3_DRV_EvtQuePriority{\*\bkmkend _Toc234757725}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_EvtQuePriority}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAALC
}{\*\bkmkend AAAAAAAALC}Event queue priorities setup. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid15096372 
#include <edma3_drv.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 evtQPri}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [EDMA3_MAX_EVT_QUE]{\*\bkmkstart AAAAAAAALS}{\*\bkmkend AAAAAAAALS}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 
\i\insrsid15096372 Event Queue Priorities. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Event queue priorities setup. 
\par It allows to change the priority of the individual queues and the priority of the transfer request (TR) associated with the events queued in the queue. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
edma3_drv.h
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \tcl2
{\*\bkmkstart _Toc234757726}EDMA3_DRV_GblConfigParams{\*\bkmkend _Toc234757726}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
{\*\bkmkstart AAAAAAAALD}{\*\bkmkend AAAAAAAALD}Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific Information. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid15096372 
#include <edma3_drv.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 numDmaChannels}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 numQdmaChannels}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 numTccs}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 numPaRAMSets}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 numEvtQueue}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 numTcs}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 numRegions}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 dmaChPaRAMMapExists}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Channel mapping existence. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 memProtectionExists}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 void * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 globalRegs}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 void * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 tcRegs}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372  [EDMA3_MAX_TC]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 xferCompleteInt}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 ccError}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 tcError}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372  [EDMA3_MAX_TC]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 evtQPri}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372  [EDMA3_MAX_EVT_QUE]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 EDMA3 TC priority setting. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 evtQueueWaterMarkLvl}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [EDMA3_MAX_EVT_QUE]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Event Queues Watermark Levels. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 tcDefaultBurstSize}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [EDMA3_MAX_TC]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Default Burst Size (DBS) of TCs. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 dmaChannelPaRAMMap}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [EDMA3_MAX_DMA_CH]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Mapping from DMA channels to PaRAM Sets. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 dmaChannelTccMap}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [EDMA3_MAX_DMA_CH]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Mapping from DMA channels to TCCs. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 dmaChannelHwEvtMap}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [EDMA3_MAX_DMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 
\i\insrsid15096372 Mapping from DMA channels to Hardware Events. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific Information. 
\par This configuration structure is used to specify the EDMA3 Driver global settings, specific to the SoC. For e.g. number of DMA/QDMA channels, number of PaRAM sets, TCCs, event queues, transfer controllers, base addresses of CC g
lobal registers and TC registers, interrupt number for EDMA3 transfer completion, CC error, event queues' priority, watermark threshold level etc. This configuration information is SoC specific and could be provided by the user at run-time while creating 
the EDMA3 Driver Object, using API EDMA3_DRV_create. In case user doesn't provide it, this information could be taken from the SoC specific configuration file edma3_<SOC_NAME>_cfg.c, in case it is available. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 ccError\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_GblConfigParams\:ccError}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned int EDMA3_DRV_GblConfigParams::ccError
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAALT}{\*\bkmkend AAAAAAAALT}EDMA3 CC error interrupt line (could be different for ARM and DSP) 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 dmaChannelHwEvtMap\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:dmaChannelHwEvtMap}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned int EDMA3_DRV_GblConfigParams::dmaChannelHwEvtMap[EDMA3_MAX_DMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAALU}{\*\bkmkend AAAAAAAALU}Mapping from DMA channels to Hardware Events. 
\par Each bit in this array corresponds to one DMA channel and tells wheth
er this DMA channel is tied to any peripheral. That is whether any peripheral can send the synch event on this DMA channel or not. 1 means the channel is tied to some peripheral; 0 means it is not. DMA channels which are tied to some peripheral are RESERV
ED for that peripheral only. They are not allocated when user asks for 'ANY' DMA channel. All channels need not be mapped, some can be free also. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_disableLogicalChannel(), EDMA3_DRV_disableTransfer(), and EDMA3_DRV_enableTransfer().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 dmaChannelPaRAMMap\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:dmaChannelPaRAMMap}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned int EDMA3_DRV_GblConfigParams::dmaChannelPaRAMMap[EDMA3_MAX_DMA_CH]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAALV}{\*\bkmkend AAAAAAAALV}Mapping from DMA channels to PaRAM Sets. 
\par If channel mapp
ing exists (DCHMAP registers are present), this array stores the respective PaRAM Set for each DMA channel. User can initialize each array member with a specific PaRAM Set or with EDMA3_DRV_CH_NO_PARAM_MAP. If channel mapping doesn't exist, it is of no us
e as the EDMA3 RM automatically uses the right PaRAM Set for that DMA channel. Useful only if mapping exists, otherwise of no use. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 dmaChannelTccMap\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:dmaChannelTccMap}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned int EDMA3_DRV_GblConfigParams::dmaChannelTccMap[EDMA3_MAX_DMA_CH]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAALW}{\*\bkmkend AAAAAAAALW}Mapping from DMA channels to TCCs. 
\par This array stores the respective TCC (interrupt channel) for each DMA channel. User can initialize each array 
member with a specific TCC or with EDMA3_DRV_CH_NO_TCC_MAP. This specific TCC code will be returned when the transfer is completed on the mapped DMA channel. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 dmaChPaRAMMapExists\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:dmaChPaRAMMapExists}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned short EDMA3_DRV_GblConfigParams::dmaChPaRAMMapExists
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAALX}{\*\bkmkend AAAAAAAALX}Channel mapping existence. 
\par A value of 0 (No channel mapping) implies that there is fixed association between a DMA channel and a PaRAM Set or, in other words, DMA channel n can ONLY use PaRAM Set n (No availability of DCHMAP registers) for transfers to happen.
\par A value of 1 implies the presence of DCHMAP registers for the DMA channels and hence the flexibility of associating any DMA channel to any PaRAM Set. In other words, ANY PaRAM Set can be used for ANY DMA channel (like QDMA Channels). 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 evtQPri\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:evtQPri}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
unsigned int EDMA3_DRV_GblConfigParams::evtQPri[EDMA3_MAX_EVT_QUE]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAALY}{\*\bkmkend AAAAAAAALY}EDMA3 TC priority setting. 
\par User can program the priority of the Event Queues at a system-wide level. This means that the user can set the priority of an IO initiated by either of the TCs
 (Transfer Controllers) relative to IO initiated by the other bus masters on the device (ARM, DSP, USB, etc) 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 evtQueueWaterMarkLvl\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:evtQueueWaterMarkLvl}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned int EDMA3_DRV_GblConfigParams::evtQueueWaterMarkLvl[EDMA3_MAX_EVT_QUE]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAALZ}{\*\bkmkend AAAAAAAALZ}Event Queues Watermark Levels. 
\par To Configure the Threshold level of number of events that can be queued up in the Event queues. EDMA3CC error register (CCERR) will indicate whether or not at any i
nstant of time the number of events queued up in any of the event queues exceeds or equals the threshold/watermark value that is set in the queue watermark threshold register (QWMTHRA). 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 globalRegs\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:globalRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
void* EDMA3_DRV_GblConfigParams::globalRegs
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMA}{\*\bkmkend AAAAAAAAMA}Base address of EDMA3 CC memory mapped registers. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), EDMA3_DRV_checkAndClearTcc(), EDMA3_DRV_clearErrorBits(), EDMA3_DRV_disableTransfer(
), EDMA3_DRV_enableTransfer(), EDMA3_DRV_getCCRegister(), EDMA3_DRV_getMapChToEvtQ(), EDMA3_DRV_getOptField(), EDMA3_DRV_getPaRAM(), EDMA3_DRV_getPaRAMEntry(), EDMA3_DRV_getPaRAMField(), EDMA3_DRV_getPaRAMPhyAddr(), EDMA3_DRV_linkChannel(), EDMA3_DRV_mapC
h
ToEvtQ(), EDMA3_DRV_open(), EDMA3_DRV_requestChannel(), EDMA3_DRV_setCCRegister(), EDMA3_DRV_setDestIndex(), EDMA3_DRV_setDestParams(), EDMA3_DRV_setEvtQPriority(), EDMA3_DRV_setOptField(), EDMA3_DRV_setPaRAM(), EDMA3_DRV_setPaRAMEntry(), EDMA3_DRV_setPaR
AMField(), EDMA3_DRV_setQdmaTrigWord(), EDMA3_DRV_setSrcIndex(), EDMA3_DRV_setSrcParams(), EDMA3_DRV_setTransferParams(), EDMA3_DRV_unchainChannel(), EDMA3_DRV_unlinkChannel(), and EDMA3_DRV_waitAndClearTcc().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 memProtectionExists\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:memProtectionExists}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned short EDMA3_DRV_GblConfigParams::memProtectionExists
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMB}{\*\bkmkend AAAAAAAAMB}Existence of memory protection feature 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 numDmaChannels\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:numDmaChannels}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned int EDMA3_DRV_GblConfigParams::numDmaChannels
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMC}{\*\bkmkend AAAAAAAAMC}Number of DMA Channels supported by the underlying EDMA3 Controller. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 numEvtQueue\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:numEvtQueue}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
unsigned int EDMA3_DRV_GblConfigParams::numEvtQueue
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMD}{\*\bkmkend AAAAAAAAMD}Number of Event Queues in the underlying EDMA3 Controller 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_clearErrorBits(), EDMA3_DRV_mapChToEvtQ(), and EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 numPaRAMSets\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:numPaRAMSets}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
unsigned int EDMA3_DRV_GblConfigParams::numPaRAMSets
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAME}{\*\bkmkend AAAAAAAAME}Number of PaRAM Sets supported by the underlying EDMA3 Controller 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced b
y EDMA3_DRV_chainChannel(), EDMA3_DRV_freeChannel(), EDMA3_DRV_getOptField(), EDMA3_DRV_getPaRAM(), EDMA3_DRV_getPaRAMEntry(), EDMA3_DRV_getPaRAMField(), EDMA3_DRV_getPaRAMPhyAddr(), EDMA3_DRV_linkChannel(), EDMA3_DRV_setDestIndex(), EDMA3_DRV_setDestPara
ms(), EDMA3_DRV_setOptField(), EDMA3_DRV_setPaRAM(), EDMA3_DRV_setPaRAMEntry(), EDMA3_DRV_setPaRAMField(), EDMA3_DRV_setSrcIndex(), EDMA3_DRV_setSrcParams(), EDMA3_DRV_setTransferParams(), EDMA3_DRV_unchainChannel(), and EDMA3_DRV_unlinkChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 numQdmaChannels\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:numQdmaChannels}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned int EDMA3_DRV_GblConfigParams::numQdmaChannels
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMF}{\*\bkmkend AAAAAAAAMF}Number of QDMA Channels supported by the underlying EDMA3 Controller 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 numRegions\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:numRegions}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
unsigned int EDMA3_DRV_GblConfigParams::numRegions
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMG}{\*\bkmkend AAAAAAAAMG}Number of Regions in the underlying EDMA3 Controller 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_create(), EDMA3_DRV_getInstHandle(), and EDMA3_DRV_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 numTccs\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:numTccs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
unsigned int EDMA3_DRV_GblConfigParams::numTccs
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMH}{\*\bkmkend AAAAAAAAMH}Number of Interrupt Channels supported by the underlying EDMA3 Controller 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_checkAndClearTcc(), EDMA3_DRV_freeChannel(), and EDMA3_DRV_waitAndClearTcc().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 numTcs\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:numTcs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
unsigned int EDMA3_DRV_GblConfigParams::numTcs
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMI}{\*\bkmkend AAAAAAAAMI}Number of Transfer Controllers (TCs) in the underlying EDMA3 Controller 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 tcDefaultBurstSize\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:tcDefaultBurstSize}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned int EDMA3_DRV_GblConfigParams::tcDefaultBurstSize[EDMA3_MAX_TC]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMJ}{\*\bkmkend AAAAAAAAMJ}Default Burst Size (DBS) of TCs. 
\par An optimally-sized command is defined by the transfer controller default burst size (DBS). Different TCs can have different DBS values. It is defined in Bytes. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_setDestParams(), and EDMA3_DRV_setSrcParams().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 tcError\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:tcError}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
unsigned int EDMA3_DRV_GblConfigParams::tcError[EDMA3_MAX_TC]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMK}{\*\bkmkend AAAAAAAAMK}EDMA3 TCs error interrupt line (could be different for ARM and DSP) 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 tcRegs\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:tcRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
void* EDMA3_DRV_GblConfigParams::tcRegs[EDMA3_MAX_TC]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAML}{\*\bkmkend AAAAAAAAML}Base address of EDMA3 TCs memory mapped registers. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 xferCompleteInt\:EDMA3_DRV_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams\:xferCompleteInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned int EDMA3_DRV_GblConfigParams::xferCompleteInt
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMM}{\*\bkmkend AAAAAAAAMM}EDMA3 transfer completion interrupt line (could be different for ARM and DSP) 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
edma3_drv.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InitConfig Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \tcl2
{\*\bkmkstart _Toc234757727}EDMA3_DRV_InitConfig{\*\bkmkend _Toc234757727}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_InitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAALE}
{\*\bkmkend AAAAAAAALE}Used to Initialize the EDMA3 Driver Instance. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid15096372 
#include <edma3_drv.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_RM_RegionId }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 regionId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 isMaster}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_InstanceInitConfig}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  * }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid15096372 drvInstInitConfig}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 void * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 drvSemHandle}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_RM_GblErrCallback }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 gblerrCb}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 void * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 gblerrData}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Used to Initialize the EDMA3 Driver Instance. 
\par This configuration structure is used to initialize the EDMA3 DRV Instance. This configuration information is passed while opening the DRV instance. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 drvInstInitConfig\:EDMA3_DRV_InitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_InitConfig\:drvInstInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InstanceInitConfig* EDMA3_DRV_InitConfig::drvInstInitConfig
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMN}{\*\bkmkend AAAAAAAAMN}
EDMA3 resources related shadow region specific information. Which all EDMA3 resources are owned and reserved by this particular instance are told in this configuration structure. User can also pass this structure as NULL. In tha
t case, default static configuration would be taken from the platform specific configuration files (part of the Resource Manager), if available. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 drvSemHandle\:EDMA3_DRV_InitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InitConfig\:drvSemHandle}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
void* EDMA3_DRV_InitConfig::drvSemHandle
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMO}{\*\bkmkend AAAAAAAAMO}EDMA3 Driver Instance specific semaphore handle. Used to share resources (DMA/QDMA channels, PaRAM Sets, TCCs etc) among different users. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 gblerrCb\:EDMA3_DRV_InitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InitConfig\:gblerrCb}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_RM_GblErrCallback EDMA3_DRV_InitConfig::gblerrCb
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMP}{\*\bkmkend AAAAAAAAMP}Instance wide global callback function to catch non-channel specific errors from the Channel controller. for eg, TCC error, queue threshold exceed error etc. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 gblerrData\:EDMA3_DRV_InitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InitConfig\:gblerrData}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
void* EDMA3_DRV_InitConfig::gblerrData
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMQ}{\*\bkmkend AAAAAAAAMQ}Application data to be passed back to the global error callback function 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 isMaster\:EDMA3_DRV_InitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InitConfig\:isMaster}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 unsigned
 short EDMA3_DRV_InitConfig::isMaster
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMR}{\*\bkmkend AAAAAAAAMR}It tells whether the EDMA3 DRV instance is Master or not. Only the shadow region associated with this master instance will receive the EDMA3 interrupts (if enabled). 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 regionId\:EDMA3_DRV_InitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InitConfig\:regionId}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_RM_RegionId EDMA3_DRV_InitConfig::regionId
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMS}{\*\bkmkend AAAAAAAAMS}Region Identification 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_open().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
edma3_drv.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Instance Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \tcl2
{\*\bkmkstart _Toc234757728}EDMA3_DRV_Instance{\*\bkmkend _Toc234757728}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAALF}
{\*\bkmkend AAAAAAAALF}EDMA3 Driver Instance Configuration Structure. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid15096372 
#include <edma3.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3_RM_RegionId }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 regionId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 isMaster}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_InstanceInitConfig}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid15096372 drvInstInitConfig}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 void * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 drvSemHandle}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_RM_GblErrCallbackParams }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 gblerrCbParams}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_CCRL_ShadowRegs * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 shadowRegs}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_Object}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 pDrvObjectHandle}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 EDMA3_RM_Handle }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 resMgrInstance}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3 Driver Instance Configuration Structure. 
\par Used to maintain information of the EDMA3 Driver Instances. One such storage exists for each instance of the EDMA3 Driver. There could be as many Driver Instances as there are shadow regions. Multiple EDMA3 D
river instances on the same shadow region are NOT allowed. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 drvInstInitConfig\:EDMA3_DRV_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_Instance\:drvInstInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InstanceInitConfig EDMA3_DRV_Instance::drvInstInitConfig
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMT}{\*\bkmkend AAAAAAAAMT}EDMA3 Driver Instance (Shadow Region) specific init configuration. If NULL, static values will be taken 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_close(), and EDMA3_DRV_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 drvSemHandle\:EDMA3_DRV_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Instance\:drvSemHandle}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
void* EDMA3_DRV_Instance::drvSemHandle
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMU}{\*\bkmkend AAAAAAAAMU}EDMA3 Driver Instance specific semaphore handle 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_open(), and EDMA3_DRV_setCCRegister().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 gblerrCbParams\:EDMA3_DRV_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Instance\:gblerrCbParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_RM_GblErrCallbackParams EDMA3_DRV_Instance::gblerrCbParams
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMV}{\*\bkmkend AAAAAAAAMV}Instance wide Global Error callback parameters 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 isMaster\:EDMA3_DRV_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Instance\:isMaster}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
unsigned short EDMA3_DRV_Instance::isMaster
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMW}{\*\bkmkend AAAAAAAAMW}Whether EDMA3 driver instance is Master or not. Only the master instance shadow region will receive the EDMA3 interrupts, if enabled. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 pDrvObjectHandle\:EDMA3_DRV_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Instance\:pDrvObjectHandle}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_Object* EDMA3_DRV_Instance::pDrvObjectHandle
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMX}{\*\bkmkend AAAAAAAAMX}Pointer to the EDMA3 Driver Object, for HW specific / Global Information. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), EDMA3_DRV_checkAndClearTcc(), EDMA3_DRV_clearErrorBits(),
 EDMA3_DRV_close(), EDMA3_DRV_disableLogicalChannel(), EDMA3_DRV_disableTransfer(), EDMA3_DRV_enableTransfer(), EDMA3_DRV_freeChannel(), EDMA3_DRV_getCCRegister(), EDMA3_DRV_getInstHandle(), EDMA3_DRV_getMapChToEvtQ(), EDMA3_DRV_getOptField(), EDMA3_DRV_g
e
tPaRAM(), EDMA3_DRV_getPaRAMEntry(), EDMA3_DRV_getPaRAMField(), EDMA3_DRV_getPaRAMPhyAddr(), EDMA3_DRV_linkChannel(), EDMA3_DRV_mapChToEvtQ(), EDMA3_DRV_open(), EDMA3_DRV_requestChannel(), EDMA3_DRV_setCCRegister(), EDMA3_DRV_setDestIndex(), EDMA3_DRV_set
D
estParams(), EDMA3_DRV_setEvtQPriority(), EDMA3_DRV_setOptField(), EDMA3_DRV_setPaRAM(), EDMA3_DRV_setPaRAMEntry(), EDMA3_DRV_setPaRAMField(), EDMA3_DRV_setQdmaTrigWord(), EDMA3_DRV_setSrcIndex(), EDMA3_DRV_setSrcParams(), EDMA3_DRV_setTransferParams(), E
DMA3_DRV_unchainChannel(), EDMA3_DRV_unlinkChannel(), and EDMA3_DRV_waitAndClearTcc().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 regionId\:EDMA3_DRV_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Instance\:regionId}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_RM_RegionId EDMA3_DRV_Instance::regionId
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMY}{\*\bkmkend AAAAAAAAMY}Region Identification 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_checkAndClearTcc(), EDMA3_DRV_open(), and EDMA3_DRV_waitAndClearTcc().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 resMgrInstance\:EDMA3_DRV_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Instance\:resMgrInstance}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_RM_Handle EDMA3_DRV_Instance::resMgrInstance
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAMZ}{\*\bkmkend AAAAAAAAMZ}Pointer to the Resource Manager Instance opened by the EDMA3 Driver 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_close(), EDMA3_DRV_freeChannel(), EDMA3_DRV_Ioctl(), and EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 shadowRegs\:EDMA3_DRV_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Instance\:shadowRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_CCRL_ShadowRegs* EDMA3_DRV_Instance::shadowRegs
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANA}{\*\bkmkend AAAAAAAANA}Pointer to appropriate Shadow Register region of CC Registers 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_clearErrorBits(), EDMA3_DRV_close(), EDMA3_DRV_disableLogicalChannel(), EDMA3_DRV_disableTransfer(), EDMA3_DRV_enableTransfer(), EDMA3_DRV_open(), and EDMA3_DRV_requestChannel().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 edma3.h

\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InstanceInitConfig Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \tcl2
{\*\bkmkstart _Toc234757729}EDMA3_DRV_InstanceInitConfig{\*\bkmkend _Toc234757729}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 
\ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
{\*\bkmkstart AAAAAAAALG}{\*\bkmkend AAAAAAAALG}Init-time Region Specific Configuration structure for EDMA3 Driver, to provide region specific Information. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid15096372 
#include <edma3_drv.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 ownPaRAMSets}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [EDMA3_MAX_PARAM_DWRDS]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 ownDmaChannels}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372  [EDMA3_MAX_DMA_CHAN_DWRDS]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 ownQdmaChannels}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372  [EDMA3_MAX_QDMA_CHAN_DWRDS]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 ownTccs}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372  [EDMA3_MAX_TCC_DWRDS]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 resvdPaRAMSets}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372  [EDMA3_MAX_PARAM_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Reserved PaRAM Sets. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 resvdDmaChannels}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [EDMA3_MAX_DMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Reserved DMA channels. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 resvdQdmaChannels}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [EDMA3_MAX_QDMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Reserved QDMA channels. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 resvdTccs}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  [EDMA3_MAX_TCC_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 
\i\insrsid15096372 Reserved TCCs. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Init-time Region Specific Configuration structure for EDMA3 Driver, to provide region specific Information. 
\par This configuration structure is used to specify which EDMA3 resources are owned and reserved by the EDMA3 Driver instance. This configuration structure is shadow region specific and will be provided by the user at run-time while calling EDMA3_DRV_open ().

\par Owned resources: ****************
\par EDMA3 Driver Instances are tied to different shadow regions and hence different masters. Regions could be:
\par a) ARM, b) DSP, c) IMCOP (Imaging Co-processor) etc.
\par User can assign each EDMA3 resource to a shadow region using this structure. In this way, user specifies which resources are owned by the specific EDMA3 DRV Instance. This assignment should also ensure that th
e same resource is not assigned to more than one shadow regions (unless desired in that way). Any assignment not following the above mentioned approach may have catastrophic consequences.
\par Reserved resources: *******************
\par During EDMA3 DRV initializat
ion, user can reserve some of the EDMA3 resources for future use, by specifying which resources to reserve in the configuration data structure. These (critical) resources are reserved in advance so that they should not be allocated to someone else and thu
s could be used in future for some specific purpose.
\par User can request different EDMA3 resources using two methods: a) By passing the resource type and the actual resource id, b) By passing the resource type and ANY as resource id
\par For e.g. to request DMA channel 31, user will pass 31 as the resource id. But to request ANY available DMA channel (mainly used for memory-to-memory data transfer operations), user will pass EDMA3_DRV_DMA_CHANNEL_ANY as the resource id.
\par During initialization, user may have reserved some of the DMA channels for some specific purpose (mainly for peripherals using EDMA). These reserved DMA channels then will not be returned when user requests ANY as the resource id.
\par Same logic applies for QDMA channels and TCCs.
\par For PaRAM Set, there is 
one difference. If the DMA channels are one-to-one tied to their respective PaRAM Sets (i.e. user cannot 'choose' the PaRAM Set for a particular DMA channel), EDMA3 Driver automatically reserves all those PaRAM Sets which are tied to the DMA channels. The
n
 those PaRAM Sets would not be returned when user requests for ANY PaRAM Set (specifically for linking purpose). This is done in order to avoid allocating the PaRAM Set, tied to a particular DMA channel, for linking purpose. If this constraint is not ther
e, that DMA channel thus could not be used at all, because of the unavailability of the desired PaRAM Set. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 ownDmaChannels\:EDMA3_DRV_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_InstanceInitConfig\:ownDmaChannels}}}\sectd \linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 unsigned int EDMA3_DRV_InstanceInitConfig::ownDmaChannels[EDMA3_MAX_DMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANB}{\*\bkmkend AAAAAAAANB}DMA Channels owned by the EDMA3 Driver Instance. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 ownPaRAMSets\:EDMA3_DRV_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InstanceInitConfig\:ownPaRAMSets}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned int EDMA3_DRV_InstanceInitConfig::ownPaRAMSets[EDMA3_MAX_PARAM_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANC}{\*\bkmkend AAAAAAAANC}PaRAM Sets owned by the EDMA3 Driver Instance. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 ownQdmaChannels\:EDMA3_DRV_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InstanceInitConfig\:ownQdmaChannels}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned int EDMA3_DRV_InstanceInitConfig::ownQdmaChannels[EDMA3_MAX_QDMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAND}{\*\bkmkend AAAAAAAAND}QDMA Channels owned by the EDMA3 Driver Instance. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 ownTccs\:EDMA3_DRV_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InstanceInitConfig\:ownTccs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
unsigned int EDMA3_DRV_InstanceInitConfig::ownTccs[EDMA3_MAX_TCC_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANE}{\*\bkmkend AAAAAAAANE}TCCs owned by the EDMA3 Driver Instance. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 resvdDmaChannels\:EDMA3_DRV_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InstanceInitConfig\:resvdDmaChannels}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned int EDMA3_DRV_InstanceInitConfig::resvdDmaChannels[EDMA3_MAX_DMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANF}{\*\bkmkend AAAAAAAANF}Reserved DMA channels. 
\par DMA channels reserved during initialization for future use. These will not be given when user requests for ANY available DMA channel using 'EDMA3_DRV_DMA_CHANNEL_ANY' as channel id. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 resvdPaRAMSets\:EDMA3_DRV_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InstanceInitConfig\:resvdPaRAMSets}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned int EDMA3_DRV_InstanceInitConfig::resvdPaRAMSets[EDMA3_MAX_PARAM_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANG}{\*\bkmkend AAAAAAAANG}Reserved PaRAM Sets. 
\par PaRAM Sets reserved during initialization for future use. These will not be given when user requests for ANY available PaRAM Set for linking using 'EDMA3_DRV_LINK_CHANNEL' as channel id. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 resvdQdmaChannels\:EDMA3_DRV_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InstanceInitConfig\:resvdQdmaChannels}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned int EDMA3_DRV_InstanceInitConfig::resvdQdmaChannels[EDMA3_MAX_QDMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANH}{\*\bkmkend AAAAAAAANH}Reserved QDMA channels. 
\par QDMA channels reserved during initialization for future use. These will not be given when user requests for ANY available QDMA channel using 'EDMA3_DRV_QDMA_CHANNEL_ANY' as channel id. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 resvdTccs\:EDMA3_DRV_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_InstanceInitConfig\:resvdTccs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
unsigned int EDMA3_DRV_InstanceInitConfig::resvdTccs[EDMA3_MAX_TCC_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANI}{\*\bkmkend AAAAAAAANI}Reserved TCCs. 
\par TCCs reserved during initialization for future use. These will not be given when user requests for ANY available TCC using 'EDMA3_DRV_TCC_ANY' as resource id. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
edma3_drv.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_MiscParam Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \tcl2
{\*\bkmkstart _Toc234757730}EDMA3_DRV_MiscParam{\*\bkmkend _Toc234757730}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_MiscParam}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAALH}
{\*\bkmkend AAAAAAAALH}Used to specify the miscellaneous options during EDMA3 Driver Initialization. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid15096372 
#include <edma3_drv.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 isSlave}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 param}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
Used to specify the miscellaneous options during EDMA3 Driver Initialization. 
\par This configuration structure is used to specify some misc options while creating the Driver object. New options may also be added into this structure in future. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 isSlave\:EDMA3_DRV_MiscParam}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_MiscParam\:isSlave}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 unsigned short EDMA3_DRV_MiscParam::isSlave
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANJ}{\*\bkmkend AAAAAAAANJ}In a multi-master system (for e.g. ARM + DSP), this 
option is used to distinguish between Master and Slave. Only the Master is allowed to program the global EDMA3 registers (like Queue priority, Queue water- mark level, error registers etc). 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 param\:EDMA3_DRV_MiscParam}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_MiscParam\:param}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 u
nsigned short EDMA3_DRV_MiscParam::param
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANK}{\*\bkmkend AAAAAAAANK}For future use 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
edma3_drv.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Object Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \tcl2
{\*\bkmkstart _Toc234757731}EDMA3_DRV_Object{\*\bkmkend _Toc234757731}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_Object}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAALI}
{\*\bkmkend AAAAAAAALI}EDMA3 Driver Object (HW Specific) Maintenance structure. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid15096372 
#include <edma3.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 phyCtrllerInstId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_ObjState}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid15096372 state}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 numOpens}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_GblConfigParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372  }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid15096372 gblCfgParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 
\i\insrsid15096372 Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific Information. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3 Driver Object (HW Specific) Maintenance structure. 
\par Used to maintain information of the EDMA3 HW configuration thoughout the lifetime of the EDMA3 Driver Object, one for each EDMA3 hardware instance. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 gblCfgParams\:EDMA3_DRV_Object}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_Object\:gblCfgParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 EDMA3_DRV_GblConfigParams EDMA3_DRV_Object::gblCfgParams
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANL}{\*\bkmkend AAAAAAAANL}Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific Information. 
\par This configuration info can be provided by the user at run-time, while calling }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 EDMA3_DRV_create()}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
. If not provided at run-time, this info will be taken from the config file edma3Cfg.c. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), EDMA3_DRV_checkAndClearTcc(), EDMA3_DRV_clearErrorBits(), EDMA3_DRV_create(), EDMA3_DRV_disableLogicalChannel(), EDMA3_DRV_disableTransfer(), EDMA3_DRV_enableTransfer(), EDMA3_DRV_freeChannel(), ED
MA3_DRV_getCCRegister(), EDMA3_DRV_getInstHandle(), EDMA3_DRV_getMapChToEvtQ(), EDMA3_DRV_getOptField(), EDMA3_DRV_getPaRAM(), EDMA3_DRV_getPaRAMEntry(), EDMA3_DRV_getPaRAMField(), EDMA3_DRV_getPaRAMPhyAddr(), EDMA3_DRV_linkChannel(), EDMA3_DRV_mapChToEvt
Q
(), EDMA3_DRV_open(), EDMA3_DRV_requestChannel(), EDMA3_DRV_setCCRegister(), EDMA3_DRV_setDestIndex(), EDMA3_DRV_setDestParams(), EDMA3_DRV_setEvtQPriority(), EDMA3_DRV_setOptField(), EDMA3_DRV_setPaRAM(), EDMA3_DRV_setPaRAMEntry(), EDMA3_DRV_setPaRAMFiel
d(), EDMA3_DRV_setQdmaTrigWord(), EDMA3_DRV_setSrcIndex(), EDMA3_DRV_setSrcParams(), EDMA3_DRV_setTransferParams(), EDMA3_DRV_unchainChannel(), EDMA3_DRV_unlinkChannel(), and EDMA3_DRV_waitAndClearTcc().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 numOpens\:EDMA3_DRV_Object}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Object\:numOpens}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
unsigned int EDMA3_DRV_Object::numOpens
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANM}{\*\bkmkend AAAAAAAANM}Number of EDMA3 Driver instances 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_close(), EDMA3_DRV_create(), and EDMA3_DRV_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 phyCtrllerInstId\:EDMA3_DRV_Object}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Object\:phyCtrllerInstId}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
unsigned int EDMA3_DRV_Object::phyCtrllerInstId
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANN}{\*\bkmkend AAAAAAAANN}Physical Instance ID of EDMA3 Controller 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_chainChannel(), EDMA3_DRV_close(), EDMA3_DRV_create(), EDMA3_DRV_enableTransfer(), EDMA3_DRV_freeChannel(), EDMA3_DRV_
getOptField(), EDMA3_DRV_getPaRAM(), EDMA3_DRV_getPaRAMEntry(), EDMA3_DRV_getPaRAMField(), EDMA3_DRV_getPaRAMPhyAddr(), EDMA3_DRV_linkChannel(), EDMA3_DRV_mapChToEvtQ(), EDMA3_DRV_requestChannel(), EDMA3_DRV_setDestIndex(), EDMA3_DRV_setDestParams(), EDMA
3
_DRV_setEvtQPriority(), EDMA3_DRV_setOptField(), EDMA3_DRV_setPaRAM(), EDMA3_DRV_setPaRAMEntry(), EDMA3_DRV_setPaRAMField(), EDMA3_DRV_setSrcIndex(), EDMA3_DRV_setSrcParams(), EDMA3_DRV_setTransferParams(), EDMA3_DRV_unchainChannel(), and EDMA3_DRV_unlink
Channel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 state\:EDMA3_DRV_Object}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_Object\:state}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
EDMA3_DRV_ObjState EDMA3_DRV_Object::state
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANO}{\*\bkmkend AAAAAAAANO}State information of the EDMA3 Driver object 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 Referenced by EDMA3_DRV_close(), EDMA3_DRV_create(), EDMA3_DRV_delete(), and EDMA3_DRV_open().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 edma3.h

\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_ParamentryRegs Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \tcl2
{\*\bkmkstart _Toc234757732}EDMA3_DRV_ParamentryRegs{\*\bkmkend _Toc234757732}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_ParamentryRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAALJ
}{\*\bkmkend AAAAAAAALJ}EDMA3 PaRAM Set. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid15096372 
#include <edma3_drv.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 OPT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 SRC}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANP}{\*\bkmkend AAAAAAAANP}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Starting byte address of Source For FIFO mode, srcAddr must be a 256-bit aligned address. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 A_B_CNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 DST}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANQ}{\*\bkmkend AAAAAAAANQ}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Starting byte address of destination For FIFO mode, destAddr must be a 256-bit aligned address. i.e. 5 LSBs should be 0. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 SRC_DST_BIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 LINK_BCNTRLD}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Address for linking (AutoReloading of a PaRAM Set) (16 bits) and Reload value of the numArrInFrame (BCNT) (16 bits). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 SRC_DST_CIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAANR}{\*\bkmkend AAAAAAAANR}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Index between consecutive frames of a Source Block (SRCCIDX) (16 bits) and Index between consecutive frames of a Dest Block (DSTCIDX) (16 bits). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 CCNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAANS}{\*\bkmkend AAAAAAAANS}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 
\i\insrsid15096372 Number of Frames in a block (CCNT) (16 bits). 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3 PaRAM Set. 
\par This is a mapping of the EDMA3 PaRAM set provided to the user for ease of modification of the individual PaRAM words. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 A_B_CNT\:EDMA3_DRV_ParamentryRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_ParamentryRegs\:A_B_CNT}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 volatile unsigned int EDMA3_DRV_ParamentryRegs::A_B_CNT
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANT}{\*\bkmkend AAAAAAAANT}Number of bytes in each Array (ACNT) (16 bits) and Number of Arrays in each Frame (BCNT) (16 bits). 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 LINK_BCNTRLD\:EDMA3_DRV_ParamentryRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_ParamentryRegs\:LINK_BCNTRLD}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
volatile unsigned int EDMA3_DRV_ParamentryRegs::LINK_BCNTRLD
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANU}{\*\bkmkend AAAAAAAANU}Address for linking (AutoReloading of a PaRAM Set) (16 bits) and Reload value of the numArrInFrame (BCNT) (16 bits). 
\par Link field must point to a valid aligned 32-byte PaRAM set A value of 0xFFFF means no linking.
\par B count reload field is relevant only for A-sync transfers. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 OPT\:EDMA3_DRV_ParamentryRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_ParamentryRegs\:OPT}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
volatile unsigned int EDMA3_DRV_ParamentryRegs::OPT
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANV}{\*\bkmkend AAAAAAAANV}OPT field of PaRAM Set 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 SRC_DST_BIDX\:EDMA3_DRV_ParamentryRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_ParamentryRegs\:SRC_DST_BIDX}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 
volatile unsigned int EDMA3_DRV_ParamentryRegs::SRC_DST_BIDX
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAANW}{\*\bkmkend AAAAAAAANW}Index between consec. arrays of a Source Frame (SRCBIDX) (16 bits) and Index between consec. arrays of a Destination Frame (DSTBIDX) (16 bits).
\par If SAM is set to 1 (via channelOptions) then srcInterArrIndex should be an even multiple of 32 bytes.
\par If DAM is set to 1 (via channelOptions) then destInterArrIndex should be an even multiple of 32 bytes 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
edma3_drv.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 EDMA3_DRV_PaRAMRegs Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \tcl2
{\*\bkmkstart _Toc234757733}EDMA3_DRV_PaRAMRegs{\*\bkmkend _Toc234757733}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_PaRAMRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAALK}
{\*\bkmkend AAAAAAAALK}EDMA3 Parameter RAM Set in User Configurable format. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid15096372 
#include <edma3_drv.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 opt}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 srcAddr}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAANX}{\*\bkmkend AAAAAAAANX}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Starting byte address of Source For FIFO mode, srcAddr must be a 256-bit aligned address. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 aCnt}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAANY}{\*\bkmkend AAAAAAAANY}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Number of bytes in each Array (ACNT). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 bCnt}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAANZ}{\*\bkmkend AAAAAAAANZ}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Number of Arrays in each Frame (BCNT). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 destAddr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAOA}{\*\bkmkend AAAAAAAAOA}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Starting byte address of destination For FIFO mode, destAddr must be a 256-bit aligned address. i.e. 5 LSBs should be 0. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 srcBIdx}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAOB}{\*\bkmkend AAAAAAAAOB}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Index between consec. arrays of a Source Frame (SRCBIDX) If SAM is set to 1 (via channelOptions) then srcInterArrIndex should be an even multiple of 32 bytes. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 destBIdx}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAOC}{\*\bkmkend AAAAAAAAOC}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Index between consec. arrays of a Destination Frame (DSTBIDX) If DAM is set to 1 (via channelOptions) then destInterArrIndex should be an even multiple of 32 bytes. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 linkAddr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAOD}{\*\bkmkend AAAAAAAAOD}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Address for linking (AutoReloading of
 a PaRAM Set) This must point to a valid aligned 32-byte PaRAM set A value of 0xFFFF means no linking Linking is especially useful for use with ping-pong buffers and circular buffers. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 bCntReload}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAOE}{\*\bkmkend AAAAAAAAOE}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Reload value of the numArrInFrame (BCNT) Relevant only for A-sync transfers. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 srcCIdx}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAOF}{\*\bkmkend AAAAAAAAOF}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Index between consecutive frames of a Source Block (SRCCIDX). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 destCIdx}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAOG}{\*\bkmkend AAAAAAAAOG}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid15096372 Index between consecutive frames of a Dest Block (DSTCIDX). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
volatile unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid15096372 cCnt}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 {\*\bkmkstart AAAAAAAAOH}{\*\bkmkend AAAAAAAAOH}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 
\i\insrsid15096372 Number of Frames in a block (CCNT). 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
EDMA3 Parameter RAM Set in User Configurable format. 
\par This is a mapping of the EDMA3 PaRAM set provided to the user for ease of modification of the individual fields 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid15096372 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid15096372 opt\:EDMA3_DRV_PaRAMRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid15096372 EDMA3_DRV_PaRAMRegs\:opt}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid15096372 volatile unsigned int EDMA3_DRV_PaRAMRegs::opt
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid15096372 {\*\bkmkstart AAAAAAAAOI}{\*\bkmkend AAAAAAAAOI}OPT field of PaRAM Set 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid15096372 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid15096372 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
edma3_drv.h
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sectrsid15096372\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15096372 Index
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 {\*\bkmkstart _Toc234757734}
Index{\*\bkmkend _Toc234757734}}}}\sectd \linex0\sectdefaultcl\sectrsid15096372\sftnbj {\field{\*\fldinst {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid15096372 INDEX \\c2 \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 
\par }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\lang1024\langfe1024\noproof\insrsid15096372 \sect }\sectd \ltrsect\sbknone\linex0\cols2\sectdefaultcl\sectrsid15096372\sftnbj \pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar
\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid15096372 A_B_CNT

\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ParamentryRegs, 80
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Boundary Values, 60
\par ccError
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 67
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 dmaChannelHwEvtMap
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 67
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 dmaChannelPaRAMMap
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 67
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 dmaChannelTccMap
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 67
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 dmaChPaRAMMapExists
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 67
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 drvInstInitConfig
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InitConfig, 70
\par EDMA3_DRV_Instance, 72
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 drvSemHandle
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InitConfig, 70
\par EDMA3_DRV_Instance, 72
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3 Driver Channel Setup, 16
\par EDMA3 Driver Error Codes, 8
\par EDMA3 Driver Interface Definition, 4
\par EDMA3 Driver Optional Setup for EDMA, 41
\par EDMA3 Driver Typical EDMA Transfer Setup, 26
\par EDMA3 Driver Usage Guidelines, 8
\par EDMA3_DRV_ACNT_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 54
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ADDR_MODE_FIFO
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ADDR_MODE_INCR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_AddrMode
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_BCNT_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 55
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_BCNTRELD_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 55
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_CCNT_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 55
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_CH_NO_PARAM_MAP
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvMain, 5
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_CH_NO_TCC_MAP
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvMain, 5
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_chainChannel
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 32
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ChainOptions, 63
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 itcchEn, 63
\par itcintEn, 63
\par tcchEn, 63
\par tcintEn, 63
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_DMA
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_LINK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_NONE
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_CHANNEL_TYPE_QDMA
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ChannelType
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ChBoundResources, 64
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 paRAMId, 64
\par tcc, 64
\par trigMode, 64
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_checkAndClearTcc
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 44
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_clearErrorBits
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_close
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvMain, 5
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_CLOSED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvIntObjMaint, 62
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_create
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvMain, 6
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_CREATED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvIntObjMaint, 62
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_delete
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvMain, 6
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_DELETED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvIntObjMaint, 62
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_disableLogicalChannel
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 32
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_disableTransfer
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 33
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_DMA_CH_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvIntBoundVals, 61
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_DMA_CHANNEL_ANY
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 18
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_DMAQNUM_CLR_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 55
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_DMAQNUM_SET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 55
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_DSTBIDX_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 55
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_DSTBIDX_MIN_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 55
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_DSTCIDX_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 55
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_DSTCIDX_MIN_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 55
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_ADDRESS_NOT_ALIGNED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 14
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_BASE
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 15
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_CH_PARAM_BIND_FAIL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 15
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_DMA_CHANNEL_UNAVAIL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 15
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_FIFO_WIDTH_NOT_SUPPORTED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 15
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_INST_ALREADY_EXISTS
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 15
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_INST_NOT_OPENED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 15
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_INVALID_PARAM
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 15
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_INVALID_STATE
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 15
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_OBJ_NOT_CLOSED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 15
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_OBJ_NOT_DELETED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 16
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_OBJ_NOT_OPENED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 16
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_PARAM_SET_UNAVAIL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 16
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_QDMA_CHANNEL_UNAVAIL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 16
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_RM_CLOSE_FAIL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 16
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_SEMAPHORE
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 16
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_TCC_REGISTER_FAIL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 16
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_TCC_UNAVAIL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode, 16
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_enableTransfer
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 34
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_EvtQuePriority, 65
\par EDMA3_DRV_FifoWidth
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_freeChannel
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 22
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 66
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 ccError, 67
\par dmaChannelHwEvtMap, 67
\par dmaChannelPaRAMMap, 67
\par dmaChannelTccMap, 67
\par dmaChPaRAMMapExists, 67
\par evtQPri, 68
\par evtQueueWaterMarkLvl, 68
\par globalRegs, 68
\par memProtectionExists, 68
\par numDmaChannels, 68
\par numEvtQueue, 68
\par numPaRAMSets, 69
\par numQdmaChannels, 69
\par numRegions, 69
\par numTccs, 69
\par numTcs, 69
\par tcDefaultBurstSize, 69
\par tcError, 69
\par tcRegs, 69
\par xferCompleteInt, 69
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_getCCRegister
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 45
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_getInstHandle
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 45
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_getMapChToEvtQ
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 46
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_getOptField
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 34
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_getPaRAM
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 46
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_getPaRAMEntry
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 46
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_getPaRAMField
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 47
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_getPaRAMPhyAddr
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 47
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 19
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_0
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_1
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_10
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_11
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_12
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_13
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_14
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_15
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_16
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_17
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_18
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_19
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_2
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_20
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_21
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_22
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_23
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_24
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_25
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_26
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_27
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_28
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_29
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_3
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_30
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_31
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_32
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_33
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_34
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_35
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_36
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_37
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_38
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_39
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_4
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_40
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_41
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_42
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_43
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_44
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_45
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_46
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_47
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_48
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_49
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_5
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_50
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_51
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_52
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_53
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_54
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_55
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_56
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_57
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_58
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_59
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_6
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_60
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_61
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_62
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_63
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_7
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_8
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_HW_CHANNEL_EVENT_9
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 20
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InitConfig, 70
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 drvInstInitConfig, 70
\par drvSemHandle, 70
\par gblerrCb, 70
\par gblerrData, 70
\par isMaster, 71
\par regionId, 71
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_Instance, 72
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 drvInstInitConfig, 72
\par drvSemHandle, 72
\par gblerrCbParams, 72
\par isMaster, 72
\par pDrvObjectHandle, 72
\par regionId, 73
\par resMgrInstance, 73
\par shadowRegs, 73
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InstanceInitConfig, 74
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 ownDmaChannels, 75
\par ownPaRAMSets, 75
\par ownQdmaChannels, 75
\par ownTccs, 75
\par resvdDmaChannels, 75
\par resvdPaRAMSets, 75
\par resvdQdmaChannels, 76
\par resvdTccs, 76
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_Ioctl
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 48
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_IOCTL_GET_PARAM_CLEAR_OPTION
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 43
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 43
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_IoctlCmd
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 43
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ItcchEn
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ITCCHEN_DIS
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ITCCHEN_EN
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ItcintEn
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ITCINTEN_DIS
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ITCINTEN_EN
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_LINK_CH_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvIntBoundVals, 61
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_LINK_CH_MIN_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvIntBoundVals, 61
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_LINK_CHANNEL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 18
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_linkChannel
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 22
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_LOG_CH_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvIntBoundVals, 61
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_mapChToEvtQ
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 48
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_MiscParam, 77
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 isSlave, 77
\par param, 77
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_Object, 78
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 gblCfgParams, 78
\par numOpens, 78
\par phyCtrllerInstId, 79
\par state, 79
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ObjState
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvIntObjMaint, 62
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_open
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvMain, 7
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPENED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvIntObjMaint, 62
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_DAM_CLR_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 55
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_DAM_GET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 56
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_DAM_SET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 56
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_FIELD_DAM
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_FIELD_FWID
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_FIELD_ITCCHEN
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_FIELD_ITCINTEN
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_FIELD_SAM
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_FIELD_STATIC
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_FIELD_SYNCDIM
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCC
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCCHEN
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCCMODE
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_FIELD_TCINTEN
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_FWID_CLR_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 56
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_FWID_GET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 56
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_FWID_SET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 56
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_ITCCHEN_CLR_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 56
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_ITCCHEN_GET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 56
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_ITCCHEN_SET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 56
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_ITCINTEN_CLR_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 56
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_ITCINTEN_GET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 57
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_ITCINTEN_SET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 57
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_SAM_CLR_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 57
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_SAM_GET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 57
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_SAM_SET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 57
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_STATIC_CLR_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 57
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_STATIC_GET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 57
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_STATIC_SET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 57
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_SYNCDIM_CLR_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 57
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_SYNCDIM_GET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 57
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_SYNCDIM_SET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 58
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_TCC_CLR_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 58
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_TCC_GET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 58
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_TCC_SET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 58
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_TCCHEN_CLR_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 58
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_TCCHEN_GET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 58
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_TCCHEN_SET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 58
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_TCCMODE_CLR_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 58
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_TCCMODE_GET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 58
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_TCCMODE_SET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 59
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_TCINTEN_CLR_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 59
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_TCINTEN_GET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 59
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OPT_TCINTEN_SET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 59
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_OptField
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_ACNT_BCNT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 43
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_CCNT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 43
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_DST
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 43
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 43
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_OPT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 43
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_SRC
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 43
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 43
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 43
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_FIELD_ACNT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 44
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_FIELD_BCNT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 44
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_FIELD_BCNTRELOAD
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 44
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_FIELD_CCNT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 44
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_FIELD_DESTADDR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 44
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_FIELD_DESTBIDX
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 44
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_FIELD_DESTCIDX
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 44
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_FIELD_LINKADDR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 44
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_FIELD_OPT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 44
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_FIELD_SRCADDR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 44
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_FIELD_SRCBIDX
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 44
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PARAM_FIELD_SRCCIDX
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 44
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PaRAMEntry
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 43
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ParamentryRegs, 80
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 A_B_CNT, 80
\par LINK_BCNTRLD, 80
\par OPT, 80
\par SRC_DST_BIDX, 81
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PaRAMField
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 43
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PaRAMRegs, 82
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 opt, 83
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QCH_TRWORD_CLR_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 59
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QCH_TRWORD_SET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 59
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QDMA_CH_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvIntBoundVals, 61
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QDMA_CH_MIN_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvIntBoundVals, 62
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_0
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 18
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_1
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 18
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_2
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 18
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_3
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 19
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_4
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 19
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_5
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 19
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_6
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 19
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_7
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 19
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QDMA_CHANNEL_ANY
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 19
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QDMAQNUM_CLR_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 59
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QDMAQNUM_SET_MASK
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 59
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QPRIORITY_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_QPRIORITY_MIN_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_requestChannel
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 23
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_setCCRegister
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 49
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_setDestIndex
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 35
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_setDestParams
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 36
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_setEvtQPriority
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 49
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_setOptField
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 37
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_setPaRAM
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 50
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_setPaRAMEntry
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 50
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_setPaRAMField
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 51
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_setQdmaTrigWord
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 51
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_setSrcIndex
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 37
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_setSrcParams
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 38
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_setTransferParams
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 39
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_SRCBIDX_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_SRCBIDX_MIN_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_SRCCIDX_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_SRCCIDX_MIN_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_STATIC_DIS
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_STATIC_EN
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_StaticMode
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_SYNC_A
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_SYNC_AB
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_SyncType
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_TCC_ANY
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 19
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_TcchEn
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_TCCHEN_DIS
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_TCCHEN_EN
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 31
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_TccMode
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 31
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_TCCMODE_EARLY
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 31
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_TCCMODE_NORMAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 31
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_TcintEn
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 31
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_TCINTEN_DIS
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 31
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_TCINTEN_EN
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 31
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_TRIG_MODE_EVENT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 31
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_TRIG_MODE_MANUAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 31
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_TRIG_MODE_NONE
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 31
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_TRIG_MODE_QDMA
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 31
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_TrigMode
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 31
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_unchainChannel
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 40
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_unlinkChannel
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup, 25
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_W128BIT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_W16BIT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_W256BIT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_W32BIT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_W64BIT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_W8BIT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_waitAndClearTcc
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt, 52
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvChannelSetup
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_clearErrorBits, 21
\par EDMA3_DRV_DMA_CHANNEL_ANY, 18
\par EDMA3_DRV_freeChannel, 22
\par EDMA3_DRV_HW_CHANNEL_EVENT, 19
\par EDMA3_DRV_HW_CHANNEL_EVENT_0, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_1, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_10, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_11, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_12, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_13, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_14, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_15, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_16, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_17, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_18, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_19, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_2, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_20, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_21, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_22, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_23, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_24, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_25, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_26, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_27, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_28, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_29, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_3, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_30, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_31, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_32, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_33, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_34, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_35, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_36, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_37, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_38, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_39, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_4, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_40, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_41, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_42, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_43, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_44, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_45, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_46, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_47, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_48, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_49, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_5, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_50, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_51, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_52, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_53, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_54, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_55, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_56, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_57, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_58, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_59, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_6, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_60, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_61, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_62, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_63, 21
\par EDMA3_DRV_HW_CHANNEL_EVENT_7, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_8, 20
\par EDMA3_DRV_HW_CHANNEL_EVENT_9, 20
\par EDMA3_DRV_LINK_CHANNEL, 18
\par EDMA3_DRV_linkChannel, 22
\par EDMA3_DRV_QDMA_CHANNEL_0, 18
\par EDMA3_DRV_QDMA_CHANNEL_1, 18
\par EDMA3_DRV_QDMA_CHANNEL_2, 18
\par EDMA3_DRV_QDMA_CHANNEL_3, 19
\par EDMA3_DRV_QDMA_CHANNEL_4, 19
\par EDMA3_DRV_QDMA_CHANNEL_5, 19
\par EDMA3_DRV_QDMA_CHANNEL_6, 19
\par EDMA3_DRV_QDMA_CHANNEL_7, 19
\par EDMA3_DRV_QDMA_CHANNEL_ANY, 19
\par EDMA3_DRV_requestChannel, 23
\par EDMA3_DRV_TCC_ANY, 19
\par EDMA3_DRV_unlinkChannel, 25
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvErrorCode
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_E_ADDRESS_NOT_ALIGNED, 14
\par EDMA3_DRV_E_BASE, 15
\par EDMA3_DRV_E_CH_PARAM_BIND_FAIL, 15
\par EDMA3_DRV_E_DMA_CHANNEL_UNAVAIL, 15
\par EDMA3_DRV_E_FIFO_WIDTH_NOT_SUPPORTED, 15
\par EDMA3_DRV_E_INST_ALREADY_EXISTS, 15
\par EDMA3_DRV_E_INST_NOT_OPENED, 15
\par EDMA3_DRV_E_INVALID_PARAM, 15
\par EDMA3_DRV_E_INVALID_STATE, 15
\par EDMA3_DRV_E_OBJ_NOT_CLOSED, 15
\par EDMA3_DRV_E_OBJ_NOT_DELETED, 16
\par EDMA3_DRV_E_OBJ_NOT_OPENED, 16
\par EDMA3_DRV_E_PARAM_SET_UNAVAIL, 16
\par EDMA3_DRV_E_QDMA_CHANNEL_UNAVAIL, 16
\par EDMA3_DRV_E_RM_CLOSE_FAIL, 16
\par EDMA3_DRV_E_SEMAPHORE, 16
\par EDMA3_DRV_E_TCC_REGISTER_FAIL, 16
\par EDMA3_DRV_E_TCC_UNAVAIL, 16
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvInt
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ACNT_MAX_VAL, 54
\par EDMA3_DRV_BCNT_MAX_VAL, 55
\par EDMA3_DRV_BCNTRELD_MAX_VAL, 55
\par EDMA3_DRV_CCNT_MAX_VAL, 55
\par EDMA3_DRV_CHANNEL_TYPE_DMA, 60
\par EDMA3_DRV_CHANNEL_TYPE_LINK, 60
\par EDMA3_DRV_CHANNEL_TYPE_NONE, 60
\par EDMA3_DRV_CHANNEL_TYPE_QDMA, 60
\par EDMA3_DRV_ChannelType, 60
\par EDMA3_DRV_DMAQNUM_CLR_MASK, 55
\par EDMA3_DRV_DMAQNUM_SET_MASK, 55
\par EDMA3_DRV_DSTBIDX_MAX_VAL, 55
\par EDMA3_DRV_DSTBIDX_MIN_VAL, 55
\par EDMA3_DRV_DSTCIDX_MAX_VAL, 55
\par EDMA3_DRV_DSTCIDX_MIN_VAL, 55
\par EDMA3_DRV_OPT_DAM_CLR_MASK, 55
\par EDMA3_DRV_OPT_DAM_GET_MASK, 56
\par EDMA3_DRV_OPT_DAM_SET_MASK, 56
\par EDMA3_DRV_OPT_FWID_CLR_MASK, 56
\par EDMA3_DRV_OPT_FWID_GET_MASK, 56
\par EDMA3_DRV_OPT_FWID_SET_MASK, 56
\par EDMA3_DRV_OPT_ITCCHEN_CLR_MASK, 56
\par EDMA3_DRV_OPT_ITCCHEN_GET_MASK, 56
\par EDMA3_DRV_OPT_ITCCHEN_SET_MASK, 56
\par EDMA3_DRV_OPT_ITCINTEN_CLR_MASK, 56
\par EDMA3_DRV_OPT_ITCINTEN_GET_MASK, 57
\par EDMA3_DRV_OPT_ITCINTEN_SET_MASK, 57
\par EDMA3_DRV_OPT_SAM_CLR_MASK, 57
\par EDMA3_DRV_OPT_SAM_GET_MASK, 57
\par EDMA3_DRV_OPT_SAM_SET_MASK, 57
\par EDMA3_DRV_OPT_STATIC_CLR_MASK, 57
\par EDMA3_DRV_OPT_STATIC_GET_MASK, 57
\par EDMA3_DRV_OPT_STATIC_SET_MASK, 57
\par EDMA3_DRV_OPT_SYNCDIM_CLR_MASK, 57
\par EDMA3_DRV_OPT_SYNCDIM_GET_MASK, 57
\par EDMA3_DRV_OPT_SYNCDIM_SET_MASK, 58
\par EDMA3_DRV_OPT_TCC_CLR_MASK, 58
\par EDMA3_DRV_OPT_TCC_GET_MASK, 58
\par EDMA3_DRV_OPT_TCC_SET_MASK, 58
\par EDMA3_DRV_OPT_TCCHEN_CLR_MASK, 58
\par EDMA3_DRV_OPT_TCCHEN_GET_MASK, 58
\par EDMA3_DRV_OPT_TCCHEN_SET_MASK, 58
\par EDMA3_DRV_OPT_TCCMODE_CLR_MASK, 58
\par EDMA3_DRV_OPT_TCCMODE_GET_MASK, 58
\par EDMA3_DRV_OPT_TCCMODE_SET_MASK, 59
\par EDMA3_DRV_OPT_TCINTEN_CLR_MASK, 59
\par EDMA3_DRV_OPT_TCINTEN_GET_MASK, 59
\par EDMA3_DRV_OPT_TCINTEN_SET_MASK, 59
\par EDMA3_DRV_QCH_TRWORD_CLR_MASK, 59
\par EDMA3_DRV_QCH_TRWORD_SET_MASK, 59
\par EDMA3_DRV_QDMAQNUM_CLR_MASK, 59
\par EDMA3_DRV_QDMAQNUM_SET_MASK, 59
\par EDMA3_DRV_QPRIORITY_MAX_VAL, 60
\par EDMA3_DRV_QPRIORITY_MIN_VAL, 60
\par EDMA3_DRV_SRCBIDX_MAX_VAL, 60
\par EDMA3_DRV_SRCBIDX_MIN_VAL, 60
\par EDMA3_DRV_SRCCIDX_MAX_VAL, 60
\par EDMA3_DRV_SRCCIDX_MIN_VAL, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvIntBoundVals
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_DMA_CH_MAX_VAL, 61
\par EDMA3_DRV_LINK_CH_MAX_VAL, 61
\par EDMA3_DRV_LINK_CH_MIN_VAL, 61
\par EDMA3_DRV_LOG_CH_MAX_VAL, 61
\par EDMA3_DRV_QDMA_CH_MAX_VAL, 61
\par EDMA3_DRV_QDMA_CH_MIN_VAL, 62
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvIntObjMaint
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_CLOSED, 62
\par EDMA3_DRV_CREATED, 62
\par EDMA3_DRV_DELETED, 62
\par EDMA3_DRV_ObjState, 62
\par EDMA3_DRV_OPENED, 62
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvMain
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_CH_NO_PARAM_MAP, 5
\par EDMA3_DRV_CH_NO_TCC_MAP, 5
\par EDMA3_DRV_close, 5
\par EDMA3_DRV_create, 6
\par EDMA3_DRV_delete, 6
\par EDMA3_DRV_open, 7
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupOpt
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_checkAndClearTcc, 44
\par EDMA3_DRV_getCCRegister, 45
\par EDMA3_DRV_getInstHandle, 45
\par EDMA3_DRV_getMapChToEvtQ, 46
\par EDMA3_DRV_getPaRAM, 46
\par EDMA3_DRV_getPaRAMEntry, 46
\par EDMA3_DRV_getPaRAMField, 47
\par EDMA3_DRV_getPaRAMPhyAddr, 47
\par EDMA3_DRV_Ioctl, 48
\par EDMA3_DRV_IOCTL_GET_PARAM_CLEAR_OPTION, 43
\par EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION, 43
\par EDMA3_DRV_IoctlCmd, 43
\par EDMA3_DRV_mapChToEvtQ, 48
\par EDMA3_DRV_PARAM_ENTRY_ACNT_BCNT, 43
\par EDMA3_DRV_PARAM_ENTRY_CCNT, 43
\par EDMA3_DRV_PARAM_ENTRY_DST, 43
\par EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD, 43
\par EDMA3_DRV_PARAM_ENTRY_OPT, 43
\par EDMA3_DRV_PARAM_ENTRY_SRC, 43
\par EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX, 43
\par EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX, 43
\par EDMA3_DRV_PARAM_FIELD_ACNT, 44
\par EDMA3_DRV_PARAM_FIELD_BCNT, 44
\par EDMA3_DRV_PARAM_FIELD_BCNTRELOAD, 44
\par EDMA3_DRV_PARAM_FIELD_CCNT, 44
\par EDMA3_DRV_PARAM_FIELD_DESTADDR, 44
\par EDMA3_DRV_PARAM_FIELD_DESTBIDX, 44
\par EDMA3_DRV_PARAM_FIELD_DESTCIDX, 44
\par EDMA3_DRV_PARAM_FIELD_LINKADDR, 44
\par EDMA3_DRV_PARAM_FIELD_OPT, 44
\par EDMA3_DRV_PARAM_FIELD_SRCADDR, 44
\par EDMA3_DRV_PARAM_FIELD_SRCBIDX, 44
\par EDMA3_DRV_PARAM_FIELD_SRCCIDX, 44
\par EDMA3_DRV_PaRAMEntry, 43
\par EDMA3_DRV_PaRAMField, 43
\par EDMA3_DRV_setCCRegister, 49
\par EDMA3_DRV_setEvtQPriority, 49
\par EDMA3_DRV_setPaRAM, 50
\par EDMA3_DRV_setPaRAMEntry, 50
\par EDMA3_DRV_setPaRAMField, 51
\par EDMA3_DRV_setQdmaTrigWord, 51
\par EDMA3_DRV_waitAndClearTcc, 52
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Edma3DrvTransferSetupType
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ADDR_MODE_FIFO, 28
\par EDMA3_DRV_ADDR_MODE_INCR, 28
\par EDMA3_DRV_AddrMode, 28
\par EDMA3_DRV_chainChannel, 32
\par EDMA3_DRV_disableLogicalChannel, 32
\par EDMA3_DRV_disableTransfer, 33
\par EDMA3_DRV_enableTransfer, 34
\par EDMA3_DRV_FifoWidth, 28
\par EDMA3_DRV_getOptField, 34
\par EDMA3_DRV_ItcchEn, 28
\par EDMA3_DRV_ITCCHEN_DIS, 28
\par EDMA3_DRV_ITCCHEN_EN, 29
\par EDMA3_DRV_ItcintEn, 29
\par EDMA3_DRV_ITCINTEN_DIS, 29
\par EDMA3_DRV_ITCINTEN_EN, 29
\par EDMA3_DRV_OPT_FIELD_DAM, 29
\par EDMA3_DRV_OPT_FIELD_FWID, 29
\par EDMA3_DRV_OPT_FIELD_ITCCHEN, 30
\par EDMA3_DRV_OPT_FIELD_ITCINTEN, 29
\par EDMA3_DRV_OPT_FIELD_SAM, 29
\par EDMA3_DRV_OPT_FIELD_STATIC, 29
\par EDMA3_DRV_OPT_FIELD_SYNCDIM, 29
\par EDMA3_DRV_OPT_FIELD_TCC, 29
\par EDMA3_DRV_OPT_FIELD_TCCHEN, 29
\par EDMA3_DRV_OPT_FIELD_TCCMODE, 29
\par EDMA3_DRV_OPT_FIELD_TCINTEN, 29
\par EDMA3_DRV_OptField, 29
\par EDMA3_DRV_setDestIndex, 35
\par EDMA3_DRV_setDestParams, 36
\par EDMA3_DRV_setOptField, 37
\par EDMA3_DRV_setSrcIndex, 37
\par EDMA3_DRV_setSrcParams, 38
\par EDMA3_DRV_setTransferParams, 39
\par EDMA3_DRV_STATIC_DIS, 30
\par EDMA3_DRV_STATIC_EN, 30
\par EDMA3_DRV_StaticMode, 30
\par EDMA3_DRV_SYNC_A, 30
\par EDMA3_DRV_SYNC_AB, 30
\par EDMA3_DRV_SyncType, 30
\par EDMA3_DRV_TcchEn, 30
\par EDMA3_DRV_TCCHEN_DIS, 30
\par EDMA3_DRV_TCCHEN_EN, 31
\par EDMA3_DRV_TccMode, 31
\par EDMA3_DRV_TCCMODE_EARLY, 31
\par EDMA3_DRV_TCCMODE_NORMAL, 31
\par EDMA3_DRV_TcintEn, 31
\par EDMA3_DRV_TCINTEN_DIS, 31
\par EDMA3_DRV_TCINTEN_EN, 31
\par EDMA3_DRV_TRIG_MODE_EVENT, 31
\par EDMA3_DRV_TRIG_MODE_MANUAL, 31
\par EDMA3_DRV_TRIG_MODE_NONE, 31
\par EDMA3_DRV_TRIG_MODE_QDMA, 31
\par EDMA3_DRV_TrigMode, 31
\par EDMA3_DRV_unchainChannel, 40
\par EDMA3_DRV_W128BIT, 28
\par EDMA3_DRV_W16BIT, 28
\par EDMA3_DRV_W256BIT, 28
\par EDMA3_DRV_W32BIT, 28
\par EDMA3_DRV_W64BIT, 28
\par EDMA3_DRV_W8BIT, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 evtQPri
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 68
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 evtQueueWaterMarkLvl
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 68
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 gblCfgParams
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_Object, 78
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 gblerrCb
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InitConfig, 70
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 gblerrCbParams
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_Instance, 72
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 gblerrData
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InitConfig, 70
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 globalRegs
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 68
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Internal Interface Definition for EDMA3 Driver, 52
\par isMaster
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InitConfig, 71
\par EDMA3_DRV_Instance, 72
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 isSlave
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_MiscParam, 77
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 itcchEn
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ChainOptions, 63
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 itcintEn
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ChainOptions, 63
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 LINK_BCNTRLD
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ParamentryRegs, 80
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 memProtectionExists
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 68
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 numDmaChannels
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 68
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 numEvtQueue
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 68
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 numOpens
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_Object, 78
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 numPaRAMSets
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 69
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 numQdmaChannels
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 69
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 numRegions
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 69
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 numTccs
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 69
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 numTcs
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 69
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 Object Maintenance, 62
\par opt
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_PaRAMRegs, 83
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 OPT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ParamentryRegs, 80
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 ownDmaChannels
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InstanceInitConfig, 75
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 ownPaRAMSets
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InstanceInitConfig, 75
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 ownQdmaChannels
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InstanceInitConfig, 75
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 ownTccs
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InstanceInitConfig, 75
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 param
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_MiscParam, 77
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 paRAMId
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ChBoundResources, 64
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 pDrvObjectHandle
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_Instance, 72
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 phyCtrllerInstId
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_Object, 79
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 regionId
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InitConfig, 71
\par EDMA3_DRV_Instance, 73
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 resMgrInstance
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_Instance, 73
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 resvdDmaChannels
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InstanceInitConfig, 75
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 resvdPaRAMSets
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InstanceInitConfig, 75
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 resvdQdmaChannels
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InstanceInitConfig, 76
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 resvdTccs
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_InstanceInitConfig, 76
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 shadowRegs
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_Instance, 73
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 SRC_DST_BIDX
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ParamentryRegs, 81
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 state
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_Object, 79
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 tcc
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ChBoundResources, 64
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 tcchEn
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ChainOptions, 63
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 tcDefaultBurstSize
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 69
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 tcError
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 69
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 tcintEn
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ChainOptions, 63
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 tcRegs
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 69
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 trigMode
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_ChBoundResources, 64
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 xferCompleteInt
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid15096372 EDMA3_DRV_GblConfigParams, 69
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\lang1024\langfe1024\noproof\insrsid15096372 \sect }\sectd \ltrsect\sbknone\linex0\sectdefaultcl\sectrsid15096372\sftnbj \pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 }}\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sectd 
\sbknone\linex0\sectdefaultcl\sectrsid15096372\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15096372 
\par }}