--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml cnt_dpram.twx cnt_dpram.ncd -o cnt_dpram.twr cnt_dpram.pcf

Design file:              cnt_dpram.ncd
Physical constraint file: cnt_dpram.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DATO_VLD    |    1.217(R)|      SLOW  |   -0.256(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIR<0>      |    2.098(R)|      SLOW  |    0.415(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIR<1>      |    2.243(R)|      SLOW  |    0.342(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIR<2>      |    2.291(R)|      SLOW  |    0.282(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIR<3>      |    1.850(R)|      SLOW  |    0.427(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIR<4>      |    2.116(R)|      SLOW  |    0.496(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIR<5>      |    2.289(R)|      SLOW  |    0.491(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIR<6>      |    2.203(R)|      SLOW  |   -0.051(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIR<7>      |    2.404(R)|      SLOW  |    0.155(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIR_VLD     |    1.221(R)|      SLOW  |   -0.695(R)|      SLOW  |CLK_BUFGP         |   0.000|
RST         |    1.569(R)|      SLOW  |    0.214(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ADDRESS<0>  |         7.700(R)|      SLOW  |         4.148(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS<1>  |         7.547(R)|      SLOW  |         4.053(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS<2>  |         7.580(R)|      SLOW  |         4.096(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS<3>  |         7.544(R)|      SLOW  |         4.088(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS<4>  |         7.500(R)|      SLOW  |         4.001(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS<5>  |         7.590(R)|      SLOW  |         4.050(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS<6>  |         7.541(R)|      SLOW  |         4.055(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS<7>  |         7.699(R)|      SLOW  |         4.127(R)|      FAST  |CLK_BUFGP         |   0.000|
WE_DP1      |         7.211(R)|      SLOW  |         3.834(R)|      FAST  |CLK_BUFGP         |   0.000|
WE_DP2      |         7.673(R)|      SLOW  |         4.148(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.948|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
DATO<0>        |DATA<0>        |    6.361|
DATO<1>        |DATA<1>        |    5.878|
DATO<2>        |DATA<2>        |    5.601|
DATO<3>        |DATA<3>        |    6.114|
DATO<4>        |DATA<4>        |    5.811|
DATO<5>        |DATA<5>        |    7.848|
DATO<6>        |DATA<6>        |    7.450|
DATO<7>        |DATA<7>        |    7.682|
---------------+---------------+---------+


Analysis completed Sun Dec 07 02:53:13 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



