--
--	Conversion of RPS_PSOC5_Serial_01.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Oct 08 13:04:23 2019
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_67 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL \DataIn_Port3:status_0\ : bit;
SIGNAL PI3_0 : bit;
SIGNAL \DataIn_Port3:status_1\ : bit;
SIGNAL PI3_1 : bit;
SIGNAL \DataIn_Port3:status_2\ : bit;
SIGNAL PI3_2 : bit;
SIGNAL \DataIn_Port3:status_3\ : bit;
SIGNAL PI3_3 : bit;
SIGNAL \DataIn_Port3:status_4\ : bit;
SIGNAL PI3_4 : bit;
SIGNAL \DataIn_Port3:status_5\ : bit;
SIGNAL PI3_5 : bit;
SIGNAL \DataIn_Port3:status_6\ : bit;
SIGNAL PI3_6 : bit;
SIGNAL \DataIn_Port3:status_7\ : bit;
SIGNAL PI3_7 : bit;
SIGNAL RDCLK : bit;
SIGNAL tmpOE__SDA_1_net_0 : bit;
SIGNAL tmpFB_0__SDA_1_net_0 : bit;
SIGNAL Net_69 : bit;
TERMINAL tmpSIOVREF__SDA_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_1_net_0 : bit;
SIGNAL tmpOE__SCL_1_net_0 : bit;
SIGNAL tmpFB_0__SCL_1_net_0 : bit;
SIGNAL Net_70 : bit;
TERMINAL tmpSIOVREF__SCL_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_1_net_0 : bit;
SIGNAL \I2C_EEPROM:sda_x_wire\ : bit;
SIGNAL \I2C_EEPROM:Net_643_1\ : bit;
SIGNAL \I2C_EEPROM:Net_697\ : bit;
SIGNAL \I2C_EEPROM:bus_clk\ : bit;
SIGNAL \I2C_EEPROM:Net_1109_0\ : bit;
SIGNAL \I2C_EEPROM:Net_1109_1\ : bit;
SIGNAL \I2C_EEPROM:Net_643_0\ : bit;
SIGNAL \I2C_EEPROM:Net_643_2\ : bit;
SIGNAL \I2C_EEPROM:scl_x_wire\ : bit;
SIGNAL \I2C_EEPROM:Net_969\ : bit;
SIGNAL \I2C_EEPROM:Net_968\ : bit;
SIGNAL \I2C_EEPROM:udb_clk\ : bit;
SIGNAL Net_73 : bit;
SIGNAL \I2C_EEPROM:Net_973\ : bit;
SIGNAL Net_74 : bit;
SIGNAL \I2C_EEPROM:Net_974\ : bit;
SIGNAL \I2C_EEPROM:scl_yfb\ : bit;
SIGNAL \I2C_EEPROM:sda_yfb\ : bit;
SIGNAL \I2C_EEPROM:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C_EEPROM:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C_EEPROM:timeout_clk\ : bit;
SIGNAL Net_79 : bit;
SIGNAL \I2C_EEPROM:Net_975\ : bit;
SIGNAL Net_77 : bit;
SIGNAL Net_78 : bit;
SIGNAL \DataOut_Port0:clk\ : bit;
SIGNAL \DataOut_Port0:rst\ : bit;
SIGNAL P0_0 : bit;
SIGNAL \DataOut_Port0:control_out_0\ : bit;
SIGNAL P0_1 : bit;
SIGNAL \DataOut_Port0:control_out_1\ : bit;
SIGNAL P0_2 : bit;
SIGNAL \DataOut_Port0:control_out_2\ : bit;
SIGNAL P0_3 : bit;
SIGNAL \DataOut_Port0:control_out_3\ : bit;
SIGNAL P0_4 : bit;
SIGNAL \DataOut_Port0:control_out_4\ : bit;
SIGNAL P0_5 : bit;
SIGNAL \DataOut_Port0:control_out_5\ : bit;
SIGNAL P0_6 : bit;
SIGNAL \DataOut_Port0:control_out_6\ : bit;
SIGNAL P0_7 : bit;
SIGNAL \DataOut_Port0:control_out_7\ : bit;
SIGNAL \DataOut_Port0:control_7\ : bit;
SIGNAL \DataOut_Port0:control_6\ : bit;
SIGNAL \DataOut_Port0:control_5\ : bit;
SIGNAL \DataOut_Port0:control_4\ : bit;
SIGNAL \DataOut_Port0:control_3\ : bit;
SIGNAL \DataOut_Port0:control_2\ : bit;
SIGNAL \DataOut_Port0:control_1\ : bit;
SIGNAL \DataOut_Port0:control_0\ : bit;
SIGNAL \Dir_Ctl:clk\ : bit;
SIGNAL \Dir_Ctl:rst\ : bit;
SIGNAL P0DIR : bit;
SIGNAL \Dir_Ctl:control_out_0\ : bit;
SIGNAL P1DIR : bit;
SIGNAL \Dir_Ctl:control_out_1\ : bit;
SIGNAL P2DIR : bit;
SIGNAL \Dir_Ctl:control_out_2\ : bit;
SIGNAL P3DIR : bit;
SIGNAL \Dir_Ctl:control_out_3\ : bit;
SIGNAL P4DIR : bit;
SIGNAL \Dir_Ctl:control_out_4\ : bit;
SIGNAL P5DIR : bit;
SIGNAL \Dir_Ctl:control_out_5\ : bit;
SIGNAL P6DIR : bit;
SIGNAL \Dir_Ctl:control_out_6\ : bit;
SIGNAL P12DIR : bit;
SIGNAL \Dir_Ctl:control_out_7\ : bit;
SIGNAL \Dir_Ctl:control_7\ : bit;
SIGNAL \Dir_Ctl:control_6\ : bit;
SIGNAL \Dir_Ctl:control_5\ : bit;
SIGNAL \Dir_Ctl:control_4\ : bit;
SIGNAL \Dir_Ctl:control_3\ : bit;
SIGNAL \Dir_Ctl:control_2\ : bit;
SIGNAL \Dir_Ctl:control_1\ : bit;
SIGNAL \Dir_Ctl:control_0\ : bit;
SIGNAL \DataIn_Port0:status_0\ : bit;
SIGNAL PI0_0 : bit;
SIGNAL \DataIn_Port0:status_1\ : bit;
SIGNAL PI0_1 : bit;
SIGNAL \DataIn_Port0:status_2\ : bit;
SIGNAL PI0_2 : bit;
SIGNAL \DataIn_Port0:status_3\ : bit;
SIGNAL PI0_3 : bit;
SIGNAL \DataIn_Port0:status_4\ : bit;
SIGNAL PI0_4 : bit;
SIGNAL \DataIn_Port0:status_5\ : bit;
SIGNAL PI0_5 : bit;
SIGNAL \DataIn_Port0:status_6\ : bit;
SIGNAL PI0_6 : bit;
SIGNAL \DataIn_Port0:status_7\ : bit;
SIGNAL PI0_7 : bit;
SIGNAL tmpOE__PORT0D0_net_0 : bit;
SIGNAL tmpIO_0__PORT0D0_net_0 : bit;
TERMINAL tmpSIOVREF__PORT0D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT0D0_net_0 : bit;
SIGNAL tmpOE__PORT0D1_net_0 : bit;
SIGNAL tmpIO_0__PORT0D1_net_0 : bit;
TERMINAL tmpSIOVREF__PORT0D1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT0D1_net_0 : bit;
SIGNAL tmpOE__PORT0D2_net_0 : bit;
SIGNAL tmpIO_0__PORT0D2_net_0 : bit;
TERMINAL tmpSIOVREF__PORT0D2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT0D2_net_0 : bit;
SIGNAL tmpOE__PORT0D3_net_0 : bit;
SIGNAL tmpIO_0__PORT0D3_net_0 : bit;
TERMINAL tmpSIOVREF__PORT0D3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT0D3_net_0 : bit;
SIGNAL tmpOE__PORT0D4_net_0 : bit;
SIGNAL tmpIO_0__PORT0D4_net_0 : bit;
TERMINAL tmpSIOVREF__PORT0D4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT0D4_net_0 : bit;
SIGNAL tmpOE__PORT0D5_net_0 : bit;
SIGNAL tmpIO_0__PORT0D5_net_0 : bit;
TERMINAL tmpSIOVREF__PORT0D5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT0D5_net_0 : bit;
SIGNAL tmpOE__PORT0D6_net_0 : bit;
SIGNAL tmpIO_0__PORT0D6_net_0 : bit;
TERMINAL tmpSIOVREF__PORT0D6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT0D6_net_0 : bit;
SIGNAL tmpOE__PORT0D7_net_0 : bit;
SIGNAL tmpIO_0__PORT0D7_net_0 : bit;
TERMINAL tmpSIOVREF__PORT0D7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT0D7_net_0 : bit;
SIGNAL tmpOE__PORT3D0_net_0 : bit;
SIGNAL P3_0 : bit;
SIGNAL tmpIO_0__PORT3D0_net_0 : bit;
TERMINAL tmpSIOVREF__PORT3D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT3D0_net_0 : bit;
SIGNAL \DataIn_Port2:status_0\ : bit;
SIGNAL PI2_0 : bit;
SIGNAL \DataIn_Port2:status_1\ : bit;
SIGNAL PI2_1 : bit;
SIGNAL \DataIn_Port2:status_2\ : bit;
SIGNAL PI2_2 : bit;
SIGNAL \DataIn_Port2:status_3\ : bit;
SIGNAL PI2_3 : bit;
SIGNAL \DataIn_Port2:status_4\ : bit;
SIGNAL PI2_4 : bit;
SIGNAL \DataIn_Port2:status_5\ : bit;
SIGNAL PI2_5 : bit;
SIGNAL \DataIn_Port2:status_6\ : bit;
SIGNAL PI2_6 : bit;
SIGNAL \DataIn_Port2:status_7\ : bit;
SIGNAL PI2_7 : bit;
SIGNAL tmpOE__PORT2D0_net_0 : bit;
SIGNAL P2_0 : bit;
SIGNAL tmpIO_0__PORT2D0_net_0 : bit;
TERMINAL tmpSIOVREF__PORT2D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT2D0_net_0 : bit;
SIGNAL tmpOE__PORT2D1_net_0 : bit;
SIGNAL P2_1 : bit;
SIGNAL tmpIO_0__PORT2D1_net_0 : bit;
TERMINAL tmpSIOVREF__PORT2D1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT2D1_net_0 : bit;
SIGNAL tmpOE__PORT2D2_net_0 : bit;
SIGNAL P2_2 : bit;
SIGNAL tmpIO_0__PORT2D2_net_0 : bit;
TERMINAL tmpSIOVREF__PORT2D2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT2D2_net_0 : bit;
SIGNAL tmpOE__PORT2D3_net_0 : bit;
SIGNAL P2_3 : bit;
SIGNAL tmpIO_0__PORT2D3_net_0 : bit;
TERMINAL tmpSIOVREF__PORT2D3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT2D3_net_0 : bit;
SIGNAL tmpOE__PORT2D4_net_0 : bit;
SIGNAL P2_4 : bit;
SIGNAL tmpIO_0__PORT2D4_net_0 : bit;
TERMINAL tmpSIOVREF__PORT2D4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT2D4_net_0 : bit;
SIGNAL tmpOE__PORT2D5_net_0 : bit;
SIGNAL P2_5 : bit;
SIGNAL tmpIO_0__PORT2D5_net_0 : bit;
TERMINAL tmpSIOVREF__PORT2D5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT2D5_net_0 : bit;
SIGNAL tmpOE__PORT2D6_net_0 : bit;
SIGNAL P2_6 : bit;
SIGNAL tmpIO_0__PORT2D6_net_0 : bit;
TERMINAL tmpSIOVREF__PORT2D6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT2D6_net_0 : bit;
SIGNAL tmpOE__PORT2D7_net_0 : bit;
SIGNAL P2_7 : bit;
SIGNAL tmpIO_0__PORT2D7_net_0 : bit;
TERMINAL tmpSIOVREF__PORT2D7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT2D7_net_0 : bit;
SIGNAL \DataOut_Port2:clk\ : bit;
SIGNAL \DataOut_Port2:rst\ : bit;
SIGNAL \DataOut_Port2:control_out_0\ : bit;
SIGNAL \DataOut_Port2:control_out_1\ : bit;
SIGNAL \DataOut_Port2:control_out_2\ : bit;
SIGNAL \DataOut_Port2:control_out_3\ : bit;
SIGNAL \DataOut_Port2:control_out_4\ : bit;
SIGNAL \DataOut_Port2:control_out_5\ : bit;
SIGNAL \DataOut_Port2:control_out_6\ : bit;
SIGNAL \DataOut_Port2:control_out_7\ : bit;
SIGNAL \DataOut_Port2:control_7\ : bit;
SIGNAL \DataOut_Port2:control_6\ : bit;
SIGNAL \DataOut_Port2:control_5\ : bit;
SIGNAL \DataOut_Port2:control_4\ : bit;
SIGNAL \DataOut_Port2:control_3\ : bit;
SIGNAL \DataOut_Port2:control_2\ : bit;
SIGNAL \DataOut_Port2:control_1\ : bit;
SIGNAL \DataOut_Port2:control_0\ : bit;
SIGNAL tmpOE__PORT3D1_net_0 : bit;
SIGNAL P3_1 : bit;
SIGNAL tmpIO_0__PORT3D1_net_0 : bit;
TERMINAL tmpSIOVREF__PORT3D1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT3D1_net_0 : bit;
SIGNAL tmpOE__PORT3D2_net_0 : bit;
SIGNAL P3_2 : bit;
SIGNAL tmpIO_0__PORT3D2_net_0 : bit;
TERMINAL tmpSIOVREF__PORT3D2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT3D2_net_0 : bit;
SIGNAL tmpOE__PORT3D3_net_0 : bit;
SIGNAL P3_3 : bit;
SIGNAL tmpIO_0__PORT3D3_net_0 : bit;
TERMINAL tmpSIOVREF__PORT3D3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT3D3_net_0 : bit;
SIGNAL tmpOE__PORT3D4_net_0 : bit;
SIGNAL P3_4 : bit;
SIGNAL tmpIO_0__PORT3D4_net_0 : bit;
TERMINAL tmpSIOVREF__PORT3D4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT3D4_net_0 : bit;
SIGNAL tmpOE__PORT3D5_net_0 : bit;
SIGNAL P3_5 : bit;
SIGNAL tmpIO_0__PORT3D5_net_0 : bit;
TERMINAL tmpSIOVREF__PORT3D5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT3D5_net_0 : bit;
SIGNAL tmpOE__PORT3D6_net_0 : bit;
SIGNAL P3_6 : bit;
SIGNAL tmpIO_0__PORT3D6_net_0 : bit;
TERMINAL tmpSIOVREF__PORT3D6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT3D6_net_0 : bit;
SIGNAL \DataIn_Port4:status_0\ : bit;
SIGNAL PI4_0 : bit;
SIGNAL \DataIn_Port4:status_1\ : bit;
SIGNAL PI4_1 : bit;
SIGNAL \DataIn_Port4:status_2\ : bit;
SIGNAL PI4_2 : bit;
SIGNAL \DataIn_Port4:status_3\ : bit;
SIGNAL PI4_3 : bit;
SIGNAL \DataIn_Port4:status_4\ : bit;
SIGNAL PI4_4 : bit;
SIGNAL \DataIn_Port4:status_5\ : bit;
SIGNAL PI4_5 : bit;
SIGNAL \DataIn_Port4:status_6\ : bit;
SIGNAL \DataIn_Port4:status_7\ : bit;
SIGNAL \DataOut_Port3:clk\ : bit;
SIGNAL \DataOut_Port3:rst\ : bit;
SIGNAL \DataOut_Port3:control_out_0\ : bit;
SIGNAL \DataOut_Port3:control_out_1\ : bit;
SIGNAL \DataOut_Port3:control_out_2\ : bit;
SIGNAL \DataOut_Port3:control_out_3\ : bit;
SIGNAL \DataOut_Port3:control_out_4\ : bit;
SIGNAL \DataOut_Port3:control_out_5\ : bit;
SIGNAL \DataOut_Port3:control_out_6\ : bit;
SIGNAL P3_7 : bit;
SIGNAL \DataOut_Port3:control_out_7\ : bit;
SIGNAL \DataOut_Port3:control_7\ : bit;
SIGNAL \DataOut_Port3:control_6\ : bit;
SIGNAL \DataOut_Port3:control_5\ : bit;
SIGNAL \DataOut_Port3:control_4\ : bit;
SIGNAL \DataOut_Port3:control_3\ : bit;
SIGNAL \DataOut_Port3:control_2\ : bit;
SIGNAL \DataOut_Port3:control_1\ : bit;
SIGNAL \DataOut_Port3:control_0\ : bit;
SIGNAL tmpOE__PORT4D0_net_0 : bit;
SIGNAL P4_0 : bit;
SIGNAL tmpIO_0__PORT4D0_net_0 : bit;
TERMINAL tmpSIOVREF__PORT4D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT4D0_net_0 : bit;
SIGNAL tmpOE__PORT4D1_net_0 : bit;
SIGNAL P4_1 : bit;
SIGNAL tmpIO_0__PORT4D1_net_0 : bit;
TERMINAL tmpSIOVREF__PORT4D1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT4D1_net_0 : bit;
SIGNAL tmpOE__PORT4D2_net_0 : bit;
SIGNAL P4_2 : bit;
SIGNAL tmpIO_0__PORT4D2_net_0 : bit;
TERMINAL tmpSIOVREF__PORT4D2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT4D2_net_0 : bit;
SIGNAL tmpOE__PORT4D3_net_0 : bit;
SIGNAL P4_3 : bit;
SIGNAL tmpIO_0__PORT4D3_net_0 : bit;
TERMINAL tmpSIOVREF__PORT4D3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT4D3_net_0 : bit;
SIGNAL tmpOE__PORT4D4_net_0 : bit;
SIGNAL P4_4 : bit;
SIGNAL tmpIO_0__PORT4D4_net_0 : bit;
TERMINAL tmpSIOVREF__PORT4D4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT4D4_net_0 : bit;
SIGNAL tmpOE__PORT4D5_net_0 : bit;
SIGNAL P4_5 : bit;
SIGNAL tmpIO_0__PORT4D5_net_0 : bit;
TERMINAL tmpSIOVREF__PORT4D5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT4D5_net_0 : bit;
SIGNAL tmpOE__PORT3D7_net_0 : bit;
SIGNAL tmpIO_0__PORT3D7_net_0 : bit;
TERMINAL tmpSIOVREF__PORT3D7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT3D7_net_0 : bit;
SIGNAL \DataOut_Port4:clk\ : bit;
SIGNAL \DataOut_Port4:rst\ : bit;
SIGNAL \DataOut_Port4:control_out_0\ : bit;
SIGNAL \DataOut_Port4:control_out_1\ : bit;
SIGNAL \DataOut_Port4:control_out_2\ : bit;
SIGNAL \DataOut_Port4:control_out_3\ : bit;
SIGNAL \DataOut_Port4:control_out_4\ : bit;
SIGNAL \DataOut_Port4:control_out_5\ : bit;
SIGNAL Net_340 : bit;
SIGNAL \DataOut_Port4:control_out_6\ : bit;
SIGNAL Net_341 : bit;
SIGNAL \DataOut_Port4:control_out_7\ : bit;
SIGNAL \DataOut_Port4:control_7\ : bit;
SIGNAL \DataOut_Port4:control_6\ : bit;
SIGNAL \DataOut_Port4:control_5\ : bit;
SIGNAL \DataOut_Port4:control_4\ : bit;
SIGNAL \DataOut_Port4:control_3\ : bit;
SIGNAL \DataOut_Port4:control_2\ : bit;
SIGNAL \DataOut_Port4:control_1\ : bit;
SIGNAL \DataOut_Port4:control_0\ : bit;
SIGNAL \DataIn_Port1:status_0\ : bit;
SIGNAL PI1_0 : bit;
SIGNAL \DataIn_Port1:status_1\ : bit;
SIGNAL PI1_1 : bit;
SIGNAL \DataIn_Port1:status_2\ : bit;
SIGNAL PI1_2 : bit;
SIGNAL \DataIn_Port1:status_3\ : bit;
SIGNAL PI1_3 : bit;
SIGNAL \DataIn_Port1:status_4\ : bit;
SIGNAL PI1_4 : bit;
SIGNAL \DataIn_Port1:status_5\ : bit;
SIGNAL \DataIn_Port1:status_6\ : bit;
SIGNAL \DataIn_Port1:status_7\ : bit;
SIGNAL tmpOE__PORT1D0_net_0 : bit;
SIGNAL P1_0 : bit;
SIGNAL tmpIO_0__PORT1D0_net_0 : bit;
TERMINAL tmpSIOVREF__PORT1D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT1D0_net_0 : bit;
SIGNAL tmpOE__PORT1D1_net_0 : bit;
SIGNAL P1_1 : bit;
SIGNAL tmpIO_0__PORT1D1_net_0 : bit;
TERMINAL tmpSIOVREF__PORT1D1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT1D1_net_0 : bit;
SIGNAL tmpOE__PORT1D2_net_0 : bit;
SIGNAL P1_2 : bit;
SIGNAL tmpIO_0__PORT1D2_net_0 : bit;
TERMINAL tmpSIOVREF__PORT1D2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT1D2_net_0 : bit;
SIGNAL tmpOE__PORT1D3_net_0 : bit;
SIGNAL P1_3 : bit;
SIGNAL tmpIO_0__PORT1D3_net_0 : bit;
TERMINAL tmpSIOVREF__PORT1D3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT1D3_net_0 : bit;
SIGNAL tmpOE__PORT1D4_net_0 : bit;
SIGNAL P1_4 : bit;
SIGNAL tmpIO_0__PORT1D4_net_0 : bit;
TERMINAL tmpSIOVREF__PORT1D4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT1D4_net_0 : bit;
SIGNAL \DataIn_Port5:status_0\ : bit;
SIGNAL PI5_0 : bit;
SIGNAL \DataIn_Port5:status_1\ : bit;
SIGNAL PI5_1 : bit;
SIGNAL \DataIn_Port5:status_2\ : bit;
SIGNAL PI5_2 : bit;
SIGNAL \DataIn_Port5:status_3\ : bit;
SIGNAL PI5_3 : bit;
SIGNAL \DataIn_Port5:status_4\ : bit;
SIGNAL PI5_4 : bit;
SIGNAL \DataIn_Port5:status_5\ : bit;
SIGNAL \DataIn_Port5:status_6\ : bit;
SIGNAL \DataIn_Port5:status_7\ : bit;
SIGNAL \DataOut_Port1:clk\ : bit;
SIGNAL \DataOut_Port1:rst\ : bit;
SIGNAL \DataOut_Port1:control_out_0\ : bit;
SIGNAL \DataOut_Port1:control_out_1\ : bit;
SIGNAL \DataOut_Port1:control_out_2\ : bit;
SIGNAL \DataOut_Port1:control_out_3\ : bit;
SIGNAL \DataOut_Port1:control_out_4\ : bit;
SIGNAL Net_497 : bit;
SIGNAL \DataOut_Port1:control_out_5\ : bit;
SIGNAL Net_489 : bit;
SIGNAL \DataOut_Port1:control_out_6\ : bit;
SIGNAL Net_490 : bit;
SIGNAL \DataOut_Port1:control_out_7\ : bit;
SIGNAL \DataOut_Port1:control_7\ : bit;
SIGNAL \DataOut_Port1:control_6\ : bit;
SIGNAL \DataOut_Port1:control_5\ : bit;
SIGNAL \DataOut_Port1:control_4\ : bit;
SIGNAL \DataOut_Port1:control_3\ : bit;
SIGNAL \DataOut_Port1:control_2\ : bit;
SIGNAL \DataOut_Port1:control_1\ : bit;
SIGNAL \DataOut_Port1:control_0\ : bit;
SIGNAL tmpOE__PORT5D0_net_0 : bit;
SIGNAL P5_0 : bit;
SIGNAL tmpIO_0__PORT5D0_net_0 : bit;
TERMINAL tmpSIOVREF__PORT5D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT5D0_net_0 : bit;
SIGNAL tmpOE__PORT5D1_net_0 : bit;
SIGNAL P5_1 : bit;
SIGNAL tmpIO_0__PORT5D1_net_0 : bit;
TERMINAL tmpSIOVREF__PORT5D1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT5D1_net_0 : bit;
SIGNAL tmpOE__PORT5D2_net_0 : bit;
SIGNAL P5_2 : bit;
SIGNAL tmpIO_0__PORT5D2_net_0 : bit;
TERMINAL tmpSIOVREF__PORT5D2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT5D2_net_0 : bit;
SIGNAL tmpOE__PORT5D3_net_0 : bit;
SIGNAL P5_3 : bit;
SIGNAL tmpIO_0__PORT5D3_net_0 : bit;
TERMINAL tmpSIOVREF__PORT5D3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT5D3_net_0 : bit;
SIGNAL tmpOE__PORT5D4_net_0 : bit;
SIGNAL P5_4 : bit;
SIGNAL tmpIO_0__PORT5D4_net_0 : bit;
TERMINAL tmpSIOVREF__PORT5D4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT5D4_net_0 : bit;
SIGNAL \DataIn_Port6:status_0\ : bit;
SIGNAL PI6_0 : bit;
SIGNAL \DataIn_Port6:status_1\ : bit;
SIGNAL PI6_1 : bit;
SIGNAL \DataIn_Port6:status_2\ : bit;
SIGNAL PI6_2 : bit;
SIGNAL \DataIn_Port6:status_3\ : bit;
SIGNAL PI6_3 : bit;
SIGNAL \DataIn_Port6:status_4\ : bit;
SIGNAL \DataIn_Port6:status_5\ : bit;
SIGNAL \DataIn_Port6:status_6\ : bit;
SIGNAL \DataIn_Port6:status_7\ : bit;
SIGNAL \DataOut_Port5:clk\ : bit;
SIGNAL \DataOut_Port5:rst\ : bit;
SIGNAL \DataOut_Port5:control_out_0\ : bit;
SIGNAL \DataOut_Port5:control_out_1\ : bit;
SIGNAL \DataOut_Port5:control_out_2\ : bit;
SIGNAL \DataOut_Port5:control_out_3\ : bit;
SIGNAL \DataOut_Port5:control_out_4\ : bit;
SIGNAL Net_718 : bit;
SIGNAL \DataOut_Port5:control_out_5\ : bit;
SIGNAL Net_659 : bit;
SIGNAL \DataOut_Port5:control_out_6\ : bit;
SIGNAL Net_660 : bit;
SIGNAL \DataOut_Port5:control_out_7\ : bit;
SIGNAL \DataOut_Port5:control_7\ : bit;
SIGNAL \DataOut_Port5:control_6\ : bit;
SIGNAL \DataOut_Port5:control_5\ : bit;
SIGNAL \DataOut_Port5:control_4\ : bit;
SIGNAL \DataOut_Port5:control_3\ : bit;
SIGNAL \DataOut_Port5:control_2\ : bit;
SIGNAL \DataOut_Port5:control_1\ : bit;
SIGNAL \DataOut_Port5:control_0\ : bit;
SIGNAL tmpOE__PORT6D0_net_0 : bit;
SIGNAL P6_0 : bit;
SIGNAL tmpIO_0__PORT6D0_net_0 : bit;
TERMINAL tmpSIOVREF__PORT6D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT6D0_net_0 : bit;
SIGNAL tmpOE__PORT6D1_net_0 : bit;
SIGNAL P6_1 : bit;
SIGNAL tmpIO_0__PORT6D1_net_0 : bit;
TERMINAL tmpSIOVREF__PORT6D1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT6D1_net_0 : bit;
SIGNAL tmpOE__PORT6D2_net_0 : bit;
SIGNAL P6_2 : bit;
SIGNAL tmpIO_0__PORT6D2_net_0 : bit;
TERMINAL tmpSIOVREF__PORT6D2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT6D2_net_0 : bit;
SIGNAL tmpOE__PORT6D3_net_0 : bit;
SIGNAL P6_3 : bit;
SIGNAL tmpIO_0__PORT6D3_net_0 : bit;
TERMINAL tmpSIOVREF__PORT6D3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT6D3_net_0 : bit;
SIGNAL \DataIn_Port12:status_0\ : bit;
SIGNAL PI12_0 : bit;
SIGNAL \DataIn_Port12:status_1\ : bit;
SIGNAL PI12_1 : bit;
SIGNAL \DataIn_Port12:status_2\ : bit;
SIGNAL PI12_2 : bit;
SIGNAL \DataIn_Port12:status_3\ : bit;
SIGNAL PI12_3 : bit;
SIGNAL \DataIn_Port12:status_4\ : bit;
SIGNAL PI12_4 : bit;
SIGNAL \DataIn_Port12:status_5\ : bit;
SIGNAL PI12_5 : bit;
SIGNAL \DataIn_Port12:status_6\ : bit;
SIGNAL \DataIn_Port12:status_7\ : bit;
SIGNAL \DataOut_Port6:clk\ : bit;
SIGNAL \DataOut_Port6:rst\ : bit;
SIGNAL \DataOut_Port6:control_out_0\ : bit;
SIGNAL \DataOut_Port6:control_out_1\ : bit;
SIGNAL \DataOut_Port6:control_out_2\ : bit;
SIGNAL \DataOut_Port6:control_out_3\ : bit;
SIGNAL Net_825 : bit;
SIGNAL \DataOut_Port6:control_out_4\ : bit;
SIGNAL Net_743 : bit;
SIGNAL \DataOut_Port6:control_out_5\ : bit;
SIGNAL Net_744 : bit;
SIGNAL \DataOut_Port6:control_out_6\ : bit;
SIGNAL Net_745 : bit;
SIGNAL \DataOut_Port6:control_out_7\ : bit;
SIGNAL \DataOut_Port6:control_7\ : bit;
SIGNAL \DataOut_Port6:control_6\ : bit;
SIGNAL \DataOut_Port6:control_5\ : bit;
SIGNAL \DataOut_Port6:control_4\ : bit;
SIGNAL \DataOut_Port6:control_3\ : bit;
SIGNAL \DataOut_Port6:control_2\ : bit;
SIGNAL \DataOut_Port6:control_1\ : bit;
SIGNAL \DataOut_Port6:control_0\ : bit;
SIGNAL tmpOE__PORT12D0_net_0 : bit;
SIGNAL P12_0 : bit;
SIGNAL tmpIO_0__PORT12D0_net_0 : bit;
TERMINAL tmpSIOVREF__PORT12D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT12D0_net_0 : bit;
SIGNAL tmpOE__PORT12D1_net_0 : bit;
SIGNAL P12_1 : bit;
SIGNAL tmpIO_0__PORT12D1_net_0 : bit;
TERMINAL tmpSIOVREF__PORT12D1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT12D1_net_0 : bit;
SIGNAL tmpOE__PORT12D2_net_0 : bit;
SIGNAL P12_2 : bit;
SIGNAL tmpIO_0__PORT12D2_net_0 : bit;
TERMINAL tmpSIOVREF__PORT12D2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT12D2_net_0 : bit;
SIGNAL tmpOE__PORT12D3_net_0 : bit;
SIGNAL P12_3 : bit;
SIGNAL tmpIO_0__PORT12D3_net_0 : bit;
TERMINAL tmpSIOVREF__PORT12D3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT12D3_net_0 : bit;
SIGNAL tmpOE__PORT12D4_net_0 : bit;
SIGNAL P12_4 : bit;
SIGNAL tmpIO_0__PORT12D4_net_0 : bit;
TERMINAL tmpSIOVREF__PORT12D4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT12D4_net_0 : bit;
SIGNAL tmpOE__PORT12D5_net_0 : bit;
SIGNAL P12_5 : bit;
SIGNAL tmpIO_0__PORT12D5_net_0 : bit;
TERMINAL tmpSIOVREF__PORT12D5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT12D5_net_0 : bit;
SIGNAL \DataOut_Port12:clk\ : bit;
SIGNAL \DataOut_Port12:rst\ : bit;
SIGNAL \DataOut_Port12:control_out_0\ : bit;
SIGNAL \DataOut_Port12:control_out_1\ : bit;
SIGNAL \DataOut_Port12:control_out_2\ : bit;
SIGNAL \DataOut_Port12:control_out_3\ : bit;
SIGNAL \DataOut_Port12:control_out_4\ : bit;
SIGNAL \DataOut_Port12:control_out_5\ : bit;
SIGNAL Net_871 : bit;
SIGNAL \DataOut_Port12:control_out_6\ : bit;
SIGNAL Net_872 : bit;
SIGNAL \DataOut_Port12:control_out_7\ : bit;
SIGNAL \DataOut_Port12:control_7\ : bit;
SIGNAL \DataOut_Port12:control_6\ : bit;
SIGNAL \DataOut_Port12:control_5\ : bit;
SIGNAL \DataOut_Port12:control_4\ : bit;
SIGNAL \DataOut_Port12:control_3\ : bit;
SIGNAL \DataOut_Port12:control_2\ : bit;
SIGNAL \DataOut_Port12:control_1\ : bit;
SIGNAL \DataOut_Port12:control_0\ : bit;
SIGNAL \DataIn_Port15:status_0\ : bit;
SIGNAL PI15_0 : bit;
SIGNAL \DataIn_Port15:status_1\ : bit;
SIGNAL PI15_1 : bit;
SIGNAL \DataIn_Port15:status_2\ : bit;
SIGNAL PI15_2 : bit;
SIGNAL \DataIn_Port15:status_3\ : bit;
SIGNAL PI15_3 : bit;
SIGNAL \DataIn_Port15:status_4\ : bit;
SIGNAL \DataIn_Port15:status_5\ : bit;
SIGNAL \DataIn_Port15:status_6\ : bit;
SIGNAL \DataIn_Port15:status_7\ : bit;
SIGNAL tmpOE__PORT15D0_net_0 : bit;
SIGNAL P15_0 : bit;
SIGNAL tmpIO_0__PORT15D0_net_0 : bit;
TERMINAL tmpSIOVREF__PORT15D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT15D0_net_0 : bit;
SIGNAL P15DIR : bit;
SIGNAL tmpOE__PORT15D1_net_0 : bit;
SIGNAL P15_1 : bit;
SIGNAL tmpIO_0__PORT15D1_net_0 : bit;
TERMINAL tmpSIOVREF__PORT15D1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT15D1_net_0 : bit;
SIGNAL tmpOE__PORT15D2_net_0 : bit;
SIGNAL P15_2 : bit;
SIGNAL tmpIO_0__PORT15D2_net_0 : bit;
TERMINAL tmpSIOVREF__PORT15D2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT15D2_net_0 : bit;
SIGNAL tmpOE__PORT15D3_net_0 : bit;
SIGNAL P15_3 : bit;
SIGNAL tmpIO_0__PORT15D3_net_0 : bit;
TERMINAL tmpSIOVREF__PORT15D3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PORT15D3_net_0 : bit;
SIGNAL \DataOut_Port15:clk\ : bit;
SIGNAL \DataOut_Port15:rst\ : bit;
SIGNAL \DataOut_Port15:control_out_0\ : bit;
SIGNAL \DataOut_Port15:control_out_1\ : bit;
SIGNAL \DataOut_Port15:control_out_2\ : bit;
SIGNAL \DataOut_Port15:control_out_3\ : bit;
SIGNAL \DataOut_Port15:control_out_4\ : bit;
SIGNAL Net_1031 : bit;
SIGNAL \DataOut_Port15:control_out_5\ : bit;
SIGNAL Net_1032 : bit;
SIGNAL \DataOut_Port15:control_out_6\ : bit;
SIGNAL Net_1033 : bit;
SIGNAL \DataOut_Port15:control_out_7\ : bit;
SIGNAL \DataOut_Port15:control_7\ : bit;
SIGNAL \DataOut_Port15:control_6\ : bit;
SIGNAL \DataOut_Port15:control_5\ : bit;
SIGNAL \DataOut_Port15:control_4\ : bit;
SIGNAL \DataOut_Port15:control_3\ : bit;
SIGNAL \DataOut_Port15:control_2\ : bit;
SIGNAL \DataOut_Port15:control_1\ : bit;
SIGNAL \DataOut_Port15:control_0\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c39ef993-d787-4c0c-8ad6-c0c81f866442/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_67,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ord_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_95\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_67);
\DataIn_Port3:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>RDCLK,
		status=>(PI3_7, PI3_6, PI3_5, PI3_4,
			PI3_3, PI3_2, PI3_1, PI3_0));
SDA_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDA_1_net_0),
		analog=>(open),
		io=>Net_69,
		siovref=>(tmpSIOVREF__SDA_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_1_net_0);
SCL_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SCL_1_net_0),
		analog=>(open),
		io=>Net_70,
		siovref=>(tmpSIOVREF__SCL_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_1_net_0);
\I2C_EEPROM:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C_EEPROM:Net_697\);
\I2C_EEPROM:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C_EEPROM:bus_clk\,
		scl_in=>\I2C_EEPROM:Net_1109_0\,
		sda_in=>\I2C_EEPROM:Net_1109_1\,
		scl_out=>\I2C_EEPROM:Net_643_0\,
		sda_out=>\I2C_EEPROM:sda_x_wire\,
		interrupt=>\I2C_EEPROM:Net_697\);
\I2C_EEPROM:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_EEPROM:bus_clk\,
		dig_domain_out=>open);
\I2C_EEPROM:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_EEPROM:Net_643_0\,
		oe=>one,
		y=>Net_70,
		yfb=>\I2C_EEPROM:Net_1109_0\);
\I2C_EEPROM:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_EEPROM:sda_x_wire\,
		oe=>one,
		y=>Net_69,
		yfb=>\I2C_EEPROM:Net_1109_1\);
\DataOut_Port0:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(P0_7, P0_6, P0_5, P0_4,
			P0_3, P0_2, P0_1, P0_0));
\Dir_Ctl:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(P12DIR, P6DIR, P5DIR, P4DIR,
			P3DIR, P2DIR, P1DIR, P0DIR));
\DataIn_Port0:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>RDCLK,
		status=>(PI0_7, PI0_6, PI0_5, PI0_4,
			PI0_3, PI0_2, PI0_1, PI0_0));
PORT0D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P0DIR),
		y=>P0_0,
		fb=>PI0_0,
		analog=>(open),
		io=>(tmpIO_0__PORT0D0_net_0),
		siovref=>(tmpSIOVREF__PORT0D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT0D0_net_0);
PORT0D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aca3d934-3957-4c65-b361-1c074eabec8a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P0DIR),
		y=>P0_1,
		fb=>PI0_1,
		analog=>(open),
		io=>(tmpIO_0__PORT0D1_net_0),
		siovref=>(tmpSIOVREF__PORT0D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT0D1_net_0);
PORT0D2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"73cdb178-846c-4439-bedb-25daf2a715c4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P0DIR),
		y=>P0_2,
		fb=>PI0_2,
		analog=>(open),
		io=>(tmpIO_0__PORT0D2_net_0),
		siovref=>(tmpSIOVREF__PORT0D2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT0D2_net_0);
PORT0D3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"13a72dd6-c8d0-400f-8565-b428a7b77706",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P0DIR),
		y=>P0_3,
		fb=>PI0_3,
		analog=>(open),
		io=>(tmpIO_0__PORT0D3_net_0),
		siovref=>(tmpSIOVREF__PORT0D3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT0D3_net_0);
PORT0D4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7bd790b5-88fb-40fa-94cd-438bd794122c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P0DIR),
		y=>P0_4,
		fb=>PI0_4,
		analog=>(open),
		io=>(tmpIO_0__PORT0D4_net_0),
		siovref=>(tmpSIOVREF__PORT0D4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT0D4_net_0);
PORT0D5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"590f8e12-41f9-4439-970d-023069fa4951",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P0DIR),
		y=>P0_5,
		fb=>PI0_5,
		analog=>(open),
		io=>(tmpIO_0__PORT0D5_net_0),
		siovref=>(tmpSIOVREF__PORT0D5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT0D5_net_0);
PORT0D6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ddcc025-6553-4d27-b475-615fb2a40f55",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P0DIR),
		y=>P0_6,
		fb=>PI0_6,
		analog=>(open),
		io=>(tmpIO_0__PORT0D6_net_0),
		siovref=>(tmpSIOVREF__PORT0D6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT0D6_net_0);
PORT0D7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"06fdae55-b735-4026-864e-d940f1b33a6f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P0DIR),
		y=>P0_7,
		fb=>PI0_7,
		analog=>(open),
		io=>(tmpIO_0__PORT0D7_net_0),
		siovref=>(tmpSIOVREF__PORT0D7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT0D7_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"42edd5c0-3aa0-410d-bbef-909e502ebac3",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>RDCLK,
		dig_domain_out=>open);
PORT3D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"33da8a0d-776d-4b3f-84f4-af3df982495f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P3DIR),
		y=>P3_0,
		fb=>PI3_0,
		analog=>(open),
		io=>(tmpIO_0__PORT3D0_net_0),
		siovref=>(tmpSIOVREF__PORT3D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT3D0_net_0);
\DataIn_Port2:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>RDCLK,
		status=>(PI2_7, PI2_6, PI2_5, PI2_4,
			PI2_3, PI2_2, PI2_1, PI2_0));
PORT2D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8cc3424e-cd7c-4cf7-adf2-36d7841b3edb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P2DIR),
		y=>P2_0,
		fb=>PI2_0,
		analog=>(open),
		io=>(tmpIO_0__PORT2D0_net_0),
		siovref=>(tmpSIOVREF__PORT2D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT2D0_net_0);
PORT2D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5cb01d31-4468-403e-9783-3366fca62385",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P2DIR),
		y=>P2_1,
		fb=>PI2_1,
		analog=>(open),
		io=>(tmpIO_0__PORT2D1_net_0),
		siovref=>(tmpSIOVREF__PORT2D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT2D1_net_0);
PORT2D2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c2a6078d-e94c-4bc6-b961-fdd2eec73742",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P2DIR),
		y=>P2_2,
		fb=>PI2_2,
		analog=>(open),
		io=>(tmpIO_0__PORT2D2_net_0),
		siovref=>(tmpSIOVREF__PORT2D2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT2D2_net_0);
PORT2D3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"24065b26-b184-4ebf-8f64-a7577695ef2e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P2DIR),
		y=>P2_3,
		fb=>PI2_3,
		analog=>(open),
		io=>(tmpIO_0__PORT2D3_net_0),
		siovref=>(tmpSIOVREF__PORT2D3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT2D3_net_0);
PORT2D4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e3fa457a-f39f-40a0-aa9d-8bd853557340",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P2DIR),
		y=>P2_4,
		fb=>PI2_4,
		analog=>(open),
		io=>(tmpIO_0__PORT2D4_net_0),
		siovref=>(tmpSIOVREF__PORT2D4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT2D4_net_0);
PORT2D5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"af74af74-a2b7-474e-be4e-ef5d211376a0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P2DIR),
		y=>P2_5,
		fb=>PI2_5,
		analog=>(open),
		io=>(tmpIO_0__PORT2D5_net_0),
		siovref=>(tmpSIOVREF__PORT2D5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT2D5_net_0);
PORT2D6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4f5a33a7-6fb9-4ecd-8d0c-f57edd5c19d8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P2DIR),
		y=>P2_6,
		fb=>PI2_6,
		analog=>(open),
		io=>(tmpIO_0__PORT2D6_net_0),
		siovref=>(tmpSIOVREF__PORT2D6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT2D6_net_0);
PORT2D7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1e6daafe-ba1f-4f48-9601-e8ad1147bd42",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P2DIR),
		y=>P2_7,
		fb=>PI2_7,
		analog=>(open),
		io=>(tmpIO_0__PORT2D7_net_0),
		siovref=>(tmpSIOVREF__PORT2D7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT2D7_net_0);
\DataOut_Port2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(P2_7, P2_6, P2_5, P2_4,
			P2_3, P2_2, P2_1, P2_0));
PORT3D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c1551018-79f6-404c-94b6-d49da1305f0b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P3DIR),
		y=>P3_1,
		fb=>PI3_1,
		analog=>(open),
		io=>(tmpIO_0__PORT3D1_net_0),
		siovref=>(tmpSIOVREF__PORT3D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT3D1_net_0);
PORT3D2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c0ec4941-8606-4fd4-acba-cbc27626b226",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P3DIR),
		y=>P3_2,
		fb=>PI3_2,
		analog=>(open),
		io=>(tmpIO_0__PORT3D2_net_0),
		siovref=>(tmpSIOVREF__PORT3D2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT3D2_net_0);
PORT3D3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3c6a3839-66c1-48f2-9abf-8ab2c4a38863",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P3DIR),
		y=>P3_3,
		fb=>PI3_3,
		analog=>(open),
		io=>(tmpIO_0__PORT3D3_net_0),
		siovref=>(tmpSIOVREF__PORT3D3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT3D3_net_0);
PORT3D4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c3f4e084-8cd1-42d9-873a-0debccb2f2d1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P3DIR),
		y=>P3_4,
		fb=>PI3_4,
		analog=>(open),
		io=>(tmpIO_0__PORT3D4_net_0),
		siovref=>(tmpSIOVREF__PORT3D4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT3D4_net_0);
PORT3D5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e8384df6-0476-4583-8576-59d7a44e9f33",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P3DIR),
		y=>P3_5,
		fb=>PI3_5,
		analog=>(open),
		io=>(tmpIO_0__PORT3D5_net_0),
		siovref=>(tmpSIOVREF__PORT3D5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT3D5_net_0);
PORT3D6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"08ea6d78-c41d-4dc6-9ee4-a96fffb9c780",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P3DIR),
		y=>P3_6,
		fb=>PI3_6,
		analog=>(open),
		io=>(tmpIO_0__PORT3D6_net_0),
		siovref=>(tmpSIOVREF__PORT3D6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT3D6_net_0);
\DataIn_Port4:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>RDCLK,
		status=>(zero, zero, PI4_5, PI4_4,
			PI4_3, PI4_2, PI4_1, PI4_0));
\DataOut_Port3:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(P3_7, P3_6, P3_5, P3_4,
			P3_3, P3_2, P3_1, P3_0));
PORT4D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5632ae62-2fb1-4767-96a5-efece54f7843",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P4DIR),
		y=>P4_0,
		fb=>PI4_0,
		analog=>(open),
		io=>(tmpIO_0__PORT4D0_net_0),
		siovref=>(tmpSIOVREF__PORT4D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT4D0_net_0);
PORT4D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"376c63a0-7387-420b-bff7-bee80a5ee0fe",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P4DIR),
		y=>P4_1,
		fb=>PI4_1,
		analog=>(open),
		io=>(tmpIO_0__PORT4D1_net_0),
		siovref=>(tmpSIOVREF__PORT4D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT4D1_net_0);
PORT4D2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c4964b5a-6a06-44d4-ab65-cb5c10c61994",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P4DIR),
		y=>P4_2,
		fb=>PI4_2,
		analog=>(open),
		io=>(tmpIO_0__PORT4D2_net_0),
		siovref=>(tmpSIOVREF__PORT4D2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT4D2_net_0);
PORT4D3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9a689d0b-3d47-4ab3-a95a-298ca0224ead",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P4DIR),
		y=>P4_3,
		fb=>PI4_3,
		analog=>(open),
		io=>(tmpIO_0__PORT4D3_net_0),
		siovref=>(tmpSIOVREF__PORT4D3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT4D3_net_0);
PORT4D4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f432194c-b8b4-404d-bb5e-4b86415ebb64",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P4DIR),
		y=>P4_4,
		fb=>PI4_4,
		analog=>(open),
		io=>(tmpIO_0__PORT4D4_net_0),
		siovref=>(tmpSIOVREF__PORT4D4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT4D4_net_0);
PORT4D5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"edc8dd5d-c814-4704-936c-2363f2e96b05",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P4DIR),
		y=>P4_5,
		fb=>PI4_5,
		analog=>(open),
		io=>(tmpIO_0__PORT4D5_net_0),
		siovref=>(tmpSIOVREF__PORT4D5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT4D5_net_0);
PORT3D7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fa0d2aad-6f72-40c3-ab36-59a66af63d1f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P3DIR),
		y=>P3_7,
		fb=>PI3_7,
		analog=>(open),
		io=>(tmpIO_0__PORT3D7_net_0),
		siovref=>(tmpSIOVREF__PORT3D7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT3D7_net_0);
\DataOut_Port4:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\DataOut_Port4:control_7\, \DataOut_Port4:control_6\, P4_5, P4_4,
			P4_3, P4_2, P4_1, P4_0));
\DataIn_Port1:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>RDCLK,
		status=>(zero, zero, zero, PI1_4,
			PI1_3, PI1_2, PI1_1, PI1_0));
PORT1D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d65bfd3b-e831-4218-8d9d-adc6ded75b55",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P1DIR),
		y=>P1_0,
		fb=>PI1_0,
		analog=>(open),
		io=>(tmpIO_0__PORT1D0_net_0),
		siovref=>(tmpSIOVREF__PORT1D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT1D0_net_0);
PORT1D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1d7d353d-ed64-49b6-a35d-8bee2d52361f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P1DIR),
		y=>P1_1,
		fb=>PI1_1,
		analog=>(open),
		io=>(tmpIO_0__PORT1D1_net_0),
		siovref=>(tmpSIOVREF__PORT1D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT1D1_net_0);
PORT1D2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"06a401e6-0e78-446a-89f6-a1b365a8a645",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P1DIR),
		y=>P1_2,
		fb=>PI1_2,
		analog=>(open),
		io=>(tmpIO_0__PORT1D2_net_0),
		siovref=>(tmpSIOVREF__PORT1D2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT1D2_net_0);
PORT1D3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"682619ac-7f51-4b61-a022-31951639ed6a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P1DIR),
		y=>P1_3,
		fb=>PI1_3,
		analog=>(open),
		io=>(tmpIO_0__PORT1D3_net_0),
		siovref=>(tmpSIOVREF__PORT1D3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT1D3_net_0);
PORT1D4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"40043cd5-c90c-4165-bd29-7d331f41fd3a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P1DIR),
		y=>P1_4,
		fb=>PI1_4,
		analog=>(open),
		io=>(tmpIO_0__PORT1D4_net_0),
		siovref=>(tmpSIOVREF__PORT1D4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT1D4_net_0);
\DataIn_Port5:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>RDCLK,
		status=>(zero, zero, zero, PI5_4,
			PI5_3, PI5_2, PI5_1, PI5_0));
\DataOut_Port1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\DataOut_Port1:control_7\, \DataOut_Port1:control_6\, \DataOut_Port1:control_5\, P1_4,
			P1_3, P1_2, P1_1, P1_0));
PORT5D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a540f8dd-a413-4827-a7c1-9b30efcccede",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P5DIR),
		y=>P5_0,
		fb=>PI5_0,
		analog=>(open),
		io=>(tmpIO_0__PORT5D0_net_0),
		siovref=>(tmpSIOVREF__PORT5D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT5D0_net_0);
PORT5D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"814808e5-8bdf-43cf-baed-c25f2c5d4bc9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P5DIR),
		y=>P5_1,
		fb=>PI5_1,
		analog=>(open),
		io=>(tmpIO_0__PORT5D1_net_0),
		siovref=>(tmpSIOVREF__PORT5D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT5D1_net_0);
PORT5D2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"363c166b-5293-4e31-bb26-906bc2549a1e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P5DIR),
		y=>P5_2,
		fb=>PI5_2,
		analog=>(open),
		io=>(tmpIO_0__PORT5D2_net_0),
		siovref=>(tmpSIOVREF__PORT5D2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT5D2_net_0);
PORT5D3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ebb5dda9-9c9e-4c81-ab9a-12fbc8d10cf7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P5DIR),
		y=>P5_3,
		fb=>PI5_3,
		analog=>(open),
		io=>(tmpIO_0__PORT5D3_net_0),
		siovref=>(tmpSIOVREF__PORT5D3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT5D3_net_0);
PORT5D4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"93180d2d-24d1-4853-b951-1bd895bb70c3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P5DIR),
		y=>P5_4,
		fb=>PI5_4,
		analog=>(open),
		io=>(tmpIO_0__PORT5D4_net_0),
		siovref=>(tmpSIOVREF__PORT5D4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT5D4_net_0);
\DataIn_Port6:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>RDCLK,
		status=>(zero, zero, zero, zero,
			PI6_3, PI6_2, PI6_1, PI6_0));
\DataOut_Port5:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\DataOut_Port5:control_7\, \DataOut_Port5:control_6\, \DataOut_Port5:control_5\, P5_4,
			P5_3, P5_2, P5_1, P5_0));
PORT6D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"773f162d-a6a8-49c4-9966-fff0c1049401",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P6DIR),
		y=>P6_0,
		fb=>PI6_0,
		analog=>(open),
		io=>(tmpIO_0__PORT6D0_net_0),
		siovref=>(tmpSIOVREF__PORT6D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT6D0_net_0);
PORT6D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7a85a541-7c94-49be-a004-c9aef168f9d4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P6DIR),
		y=>P6_1,
		fb=>PI6_1,
		analog=>(open),
		io=>(tmpIO_0__PORT6D1_net_0),
		siovref=>(tmpSIOVREF__PORT6D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT6D1_net_0);
PORT6D2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2154014a-d58d-4129-b937-6d2606690a81",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P6DIR),
		y=>P6_2,
		fb=>PI6_2,
		analog=>(open),
		io=>(tmpIO_0__PORT6D2_net_0),
		siovref=>(tmpSIOVREF__PORT6D2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT6D2_net_0);
PORT6D3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4b29dce9-37a4-4236-b6e9-0f005e9b9c77",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P6DIR),
		y=>P6_3,
		fb=>PI6_3,
		analog=>(open),
		io=>(tmpIO_0__PORT6D3_net_0),
		siovref=>(tmpSIOVREF__PORT6D3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT6D3_net_0);
\DataIn_Port12:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>RDCLK,
		status=>(zero, zero, PI12_5, PI12_4,
			PI12_3, PI12_2, PI12_1, PI12_0));
\DataOut_Port6:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\DataOut_Port6:control_7\, \DataOut_Port6:control_6\, \DataOut_Port6:control_5\, \DataOut_Port6:control_4\,
			P6_3, P6_2, P6_1, P6_0));
PORT12D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5ac727e6-dc75-47dd-81ed-cf210508e623",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P12DIR),
		y=>P12_0,
		fb=>PI12_0,
		analog=>(open),
		io=>(tmpIO_0__PORT12D0_net_0),
		siovref=>(tmpSIOVREF__PORT12D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT12D0_net_0);
PORT12D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b9f24ecf-c491-4ab9-9f9a-edaf6d830f69",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P12DIR),
		y=>P12_1,
		fb=>PI12_1,
		analog=>(open),
		io=>(tmpIO_0__PORT12D1_net_0),
		siovref=>(tmpSIOVREF__PORT12D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT12D1_net_0);
PORT12D2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"99121f2b-00bc-4bb5-a608-19c890b4326f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P12DIR),
		y=>P12_2,
		fb=>PI12_2,
		analog=>(open),
		io=>(tmpIO_0__PORT12D2_net_0),
		siovref=>(tmpSIOVREF__PORT12D2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT12D2_net_0);
PORT12D3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3ef6b1ff-e4b4-4789-a385-da43b8710e6b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P12DIR),
		y=>P12_3,
		fb=>PI12_3,
		analog=>(open),
		io=>(tmpIO_0__PORT12D3_net_0),
		siovref=>(tmpSIOVREF__PORT12D3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT12D3_net_0);
PORT12D4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"898aad0f-7d55-49dc-80bd-68cfcc9e38ca",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P12DIR),
		y=>P12_4,
		fb=>PI12_4,
		analog=>(open),
		io=>(tmpIO_0__PORT12D4_net_0),
		siovref=>(tmpSIOVREF__PORT12D4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT12D4_net_0);
PORT12D5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"86888fe6-9cfc-4134-8e49-478225eec5c7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(P12DIR),
		y=>P12_5,
		fb=>PI12_5,
		analog=>(open),
		io=>(tmpIO_0__PORT12D5_net_0),
		siovref=>(tmpSIOVREF__PORT12D5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT12D5_net_0);
\DataOut_Port12:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\DataOut_Port12:control_7\, \DataOut_Port12:control_6\, P12_5, P12_4,
			P12_3, P12_2, P12_1, P12_0));
\DataIn_Port15:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>RDCLK,
		status=>(zero, zero, zero, zero,
			PI15_3, PI15_2, PI15_1, PI15_0));
PORT15D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bfb340ec-f8e8-4d54-ae62-452555b47dee",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PORT15D0_net_0),
		y=>P15_0,
		fb=>PI15_0,
		analog=>(open),
		io=>(tmpIO_0__PORT15D0_net_0),
		siovref=>(tmpSIOVREF__PORT15D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT15D0_net_0);
PORT15D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9339c193-1124-448a-8abf-c2e537239d10",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PORT15D0_net_0),
		y=>P15_1,
		fb=>PI15_1,
		analog=>(open),
		io=>(tmpIO_0__PORT15D1_net_0),
		siovref=>(tmpSIOVREF__PORT15D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT15D1_net_0);
PORT15D2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7c6f95c6-e6a9-4300-bb77-969410d58d6f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PORT15D0_net_0),
		y=>P15_2,
		fb=>PI15_2,
		analog=>(open),
		io=>(tmpIO_0__PORT15D2_net_0),
		siovref=>(tmpSIOVREF__PORT15D2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT15D2_net_0);
PORT15D3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d7ece2be-7a30-438f-abe6-e5c79ed174a4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PORT15D0_net_0),
		y=>P15_3,
		fb=>PI15_3,
		analog=>(open),
		io=>(tmpIO_0__PORT15D3_net_0),
		siovref=>(tmpSIOVREF__PORT15D3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PORT15D3_net_0);
\DataOut_Port15:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\DataOut_Port15:control_7\, \DataOut_Port15:control_6\, \DataOut_Port15:control_5\, tmpOE__PORT15D0_net_0,
			P15_3, P15_2, P15_1, P15_0));

END R_T_L;
