[08/13 16:43:59      0s] 
[08/13 16:43:59      0s] Cadence Innovus(TM) Implementation System.
[08/13 16:43:59      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[08/13 16:43:59      0s] 
[08/13 16:43:59      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[08/13 16:43:59      0s] Options:	-stylus 
[08/13 16:43:59      0s] Date:		Wed Aug 13 16:43:59 2025
[08/13 16:43:59      0s] Host:		coe-ece-taco (x86_64 w/Linux 4.18.0-553.58.1.el8_10.x86_64) (56cores*112cpus*Intel(R) Xeon(R) w9-3495X 107520KB)
[08/13 16:43:59      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[08/13 16:43:59      0s] 
[08/13 16:43:59      0s] License:
[08/13 16:43:59      0s] 		[16:43:59.445409] Configured Lic search path (21.01-s002): 5280@renoir.engr.ucdavis.edu
[08/13 16:43:59      0s] 
[08/13 16:43:59      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[08/13 16:43:59      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[08/13 16:44:05      5s] 
[08/13 16:44:05      5s] 
[08/13 16:44:08      8s] Reset Parastics called with the command setExtractRCMode -reset[08/13 16:44:09      9s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[08/13 16:44:10     10s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[08/13 16:44:10     10s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[08/13 16:44:10     10s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[08/13 16:44:10     10s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[08/13 16:44:10     10s] @(#)CDS: CPE v21.18-s053
[08/13 16:44:10     10s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[08/13 16:44:10     10s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[08/13 16:44:10     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[08/13 16:44:10     10s] @(#)CDS: RCDB 11.15.0
[08/13 16:44:10     10s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[08/13 16:44:10     10s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[08/13 16:44:10     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3803398_coe-ece-taco_lunayang_fC7uQ0.

[08/13 16:44:10     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3803398_coe-ece-taco_lunayang_fC7uQ0.
[08/13 16:44:10     10s] 
[08/13 16:44:10     10s] Change the soft stacksize limit to 0.2%RAM (255 mbytes). Set global soft_stack_size_limit to change the value.
[08/13 16:44:11     11s] 
[08/13 16:44:11     11s] **INFO:  MMMC transition support version v31-84 
[08/13 16:44:11     11s] 
[08/13 16:44:13     13s] @innovus 1> source _1_init.tcl 
#@ Begin verbose source (pre): source _1_init.tcl 
[08/13 16:44:50     14s] @@file 1: set_db init_power_nets VDD
[08/13 16:44:50     14s] @@file 2: set_db init_ground_nets VSS
[08/13 16:44:50     14s] @@file 3: read_mmmc top.mmmc
[08/13 16:44:50     14s] #@ Begin verbose source top.mmmc (pre)
[08/13 16:44:50     14s] @file 1: # Version:1.0 MMMC View Definition File
[08/13 16:44:50     14s] @file 2: # Do Not Remove Above Line
[08/13 16:44:50     14s] @file 3:
[08/13 16:44:50     14s] @file 4: # Library sets
[08/13 16:44:50     14s] @@file 5: create_library_set -name nangate_libset_fast \
[08/13 16:44:50     14s]    -timing \
[08/13 16:44:50     14s]     [list /home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_fast_ccs.lib]
[08/13 16:44:50     14s] @file 8:
[08/13 16:44:50     14s] @@file 9: create_library_set -name nangate_libset_typical \
[08/13 16:44:50     14s]    -timing \
[08/13 16:44:50     14s]     [list /home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_typical_ccs.lib]
[08/13 16:44:50     14s] @file 12:
[08/13 16:44:50     14s] @@file 13: create_library_set -name nangate_libset_worst \
[08/13 16:44:50     14s]    -timing \
[08/13 16:44:50     14s]     [list /home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_worst_low_ccs.lib]
[08/13 16:44:50     14s] @file 16:
[08/13 16:44:50     14s] @file 17: # Timing conditions
[08/13 16:44:50     14s] @@file 18: create_timing_condition -name nangate_tc_fast \
[08/13 16:44:50     14s]    -library_sets [list nangate_libset_fast]
[08/13 16:44:50     14s] @file 20:
[08/13 16:44:50     14s] @@file 21: create_timing_condition -name nangate_tc_typical \
[08/13 16:44:50     14s]    -library_sets [list nangate_libset_typical]
[08/13 16:44:50     14s] @file 23:
[08/13 16:44:50     14s] @@file 24: create_timing_condition -name nangate_tc_worst \
[08/13 16:44:50     14s]    -library_sets [list nangate_libset_worst]
[08/13 16:44:50     14s] @file 26:
[08/13 16:44:50     14s] @file 27: # RC corner
[08/13 16:44:50     14s] @@file 28: create_rc_corner -name nangate_rc_typical \
[08/13 16:44:50     14s]    -pre_route_res 1 \
[08/13 16:44:50     14s]    -post_route_res 1 \
[08/13 16:44:50     14s]    -pre_route_cap 1 \
[08/13 16:44:50     14s]    -post_route_cap 1 \
[08/13 16:44:50     14s]    -post_route_cross_cap 1 \
[08/13 16:44:50     14s]    -pre_route_clock_res 0 \
[08/13 16:44:50     14s]    -pre_route_clock_cap 0
[08/13 16:44:50     14s] @file 36:
[08/13 16:44:50     14s] @file 37: # Delay corners
[08/13 16:44:50     14s] @@file 38: create_delay_corner -name nangate_delay_corner_fast \
[08/13 16:44:50     14s]    -timing_condition nangate_tc_fast \
[08/13 16:44:50     14s]    -rc_corner nangate_rc_typical
[08/13 16:44:50     14s] @file 41:
[08/13 16:44:50     14s] @@file 42: create_delay_corner -name nangate_delay_corner_typical \
[08/13 16:44:50     14s]    -timing_condition nangate_tc_typical \
[08/13 16:44:50     14s]    -rc_corner nangate_rc_typical
[08/13 16:44:50     14s] @file 45:
[08/13 16:44:50     14s] @@file 46: create_delay_corner -name nangate_delay_corner_worst \
[08/13 16:44:50     14s]    -timing_condition nangate_tc_worst \
[08/13 16:44:50     14s]    -rc_corner nangate_rc_typical
[08/13 16:44:50     14s] @file 49:
[08/13 16:44:50     14s] @file 50: # Constraint mode
[08/13 16:44:50     14s] @@file 51: create_constraint_mode -name nangate_constraint_mode \
[08/13 16:44:50     14s]    -sdc_files [list top.sdc]
[08/13 16:44:50     14s] @file 53:
[08/13 16:44:50     14s] @file 54: # Analysis views
[08/13 16:44:50     14s] @@file 55: create_analysis_view -name nangate_view_setup \
[08/13 16:44:50     14s]    -constraint_mode nangate_constraint_mode \
[08/13 16:44:50     14s]    -delay_corner nangate_delay_corner_worst
[08/13 16:44:50     14s] @file 58:
[08/13 16:44:50     14s] @@file 59: create_analysis_view -name nangate_view_hold \
[08/13 16:44:50     14s]    -constraint_mode nangate_constraint_mode \
[08/13 16:44:50     14s]    -delay_corner nangate_delay_corner_fast
[08/13 16:44:50     14s] @file 62:
[08/13 16:44:50     14s] @file 63: # Set analysis views
[08/13 16:44:50     14s] @@file 64: set_analysis_view -setup [list nangate_view_setup] -hold [list nangate_view_hold]
[08/13 16:44:50     14s] @file 65:
[08/13 16:44:50     14s] #@ End verbose source top.mmmc
[08/13 16:44:50     14s] Reading nangate_libset_worst timing library '/home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_worst_low_ccs.lib' ...
[08/13 16:44:50     15s] Read 134 cells in library 'NangateOpenCellLibrary' 
[08/13 16:44:50     15s] Reading nangate_libset_fast timing library '/home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_fast_ccs.lib' ...
[08/13 16:44:51     16s] Read 134 cells in library 'NangateOpenCellLibrary' 
[08/13 16:44:51     16s] Ending "PreSetAnalysisView" (total cpu=0:00:01.8, real=0:00:01.0, peak res=1150.5M, current mem=1023.3M)
[08/13 16:44:51     16s] @@file 4: read_physical -lef ../lef/NangateOpenCellLibrary.lef
[08/13 16:44:51     16s] 
[08/13 16:44:51     16s] Loading LEF file ../lef/NangateOpenCellLibrary.lef ...
[08/13 16:44:51     16s] Set DBUPerIGU to M2 pitch 380.
[08/13 16:44:51     16s] 
[08/13 16:44:51     16s] ##  Check design process and node:  
[08/13 16:44:51     16s] ##  Both design process and tech node are not set.
[08/13 16:44:51     16s] 
[08/13 16:44:51     16s] @@file 5: read_netlist top.vg
[08/13 16:44:51     16s] #% Begin Load netlist data ... (date=08/13 16:44:51, mem=1030.9M)
[08/13 16:44:51     16s] *** Begin netlist parsing (mem=1118.7M) ***
[08/13 16:44:51     16s] Created 134 new cells from 2 timing libraries.
[08/13 16:44:51     16s] Reading netlist ...
[08/13 16:44:51     16s] Backslashed names will retain backslash and a trailing blank character.
[08/13 16:44:51     16s] Reading verilog netlist 'top.vg'
[08/13 16:44:51     16s] 
[08/13 16:44:51     16s] *** Memory Usage v#1 (Current mem = 1136.695M, initial mem = 495.000M) ***
[08/13 16:44:51     16s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1136.7M) ***
[08/13 16:44:51     16s] #% End Load netlist data ... (date=08/13 16:44:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1057.8M, current mem=1057.8M)
[08/13 16:44:51     16s] Top level cell is top.
[08/13 16:44:52     16s] Hooked 268 DB cells to tlib cells.
[08/13 16:44:52     16s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1061.8M, current mem=1061.8M)
[08/13 16:44:52     16s] Starting recursive module instantiation check.
[08/13 16:44:52     16s] No recursion found.
[08/13 16:44:52     16s] Building hierarchical netlist for Cell top ...
[08/13 16:44:52     16s] *** Netlist is unique.
[08/13 16:44:52     16s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[08/13 16:44:52     16s] ** info: there are 269 modules.
[08/13 16:44:52     16s] ** info: there are 35159 stdCell insts.
[08/13 16:44:52     16s] 
[08/13 16:44:52     16s] *** Memory Usage v#1 (Current mem = 1204.109M, initial mem = 495.000M) ***
[08/13 16:44:52     16s] @@file 6: init_design
[08/13 16:44:52     16s] Start create_tracks
[08/13 16:44:52     16s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[08/13 16:44:52     16s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[08/13 16:44:52     16s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[08/13 16:44:52     16s] Extraction setup Started 
[08/13 16:44:52     16s] 
[08/13 16:44:52     16s] Trim Metal Layers:
[08/13 16:44:52     16s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/13 16:44:52     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/13 16:44:52     16s] Type 'man IMPEXT-2773' for more detail.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/13 16:44:52     16s] Type 'man IMPEXT-2773' for more detail.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/13 16:44:52     16s] Type 'man IMPEXT-2773' for more detail.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/13 16:44:52     16s] Type 'man IMPEXT-2773' for more detail.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/13 16:44:52     16s] Type 'man IMPEXT-2773' for more detail.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/13 16:44:52     16s] Type 'man IMPEXT-2773' for more detail.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/13 16:44:52     16s] Type 'man IMPEXT-2773' for more detail.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/13 16:44:52     16s] Type 'man IMPEXT-2773' for more detail.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/13 16:44:52     16s] Type 'man IMPEXT-2773' for more detail.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/13 16:44:52     16s] Type 'man IMPEXT-2773' for more detail.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/13 16:44:52     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/13 16:44:52     16s] Summary of Active RC-Corners : 
[08/13 16:44:52     16s]  
[08/13 16:44:52     16s]  Analysis View: nangate_view_setup
[08/13 16:44:52     16s]     RC-Corner Name        : nangate_rc_typical
[08/13 16:44:52     16s]     RC-Corner Index       : 0
[08/13 16:44:52     16s]     RC-Corner Temperature : 25 Celsius
[08/13 16:44:52     16s]     RC-Corner Cap Table   : ''
[08/13 16:44:52     16s]     RC-Corner PreRoute Res Factor         : 1
[08/13 16:44:52     16s]     RC-Corner PreRoute Cap Factor         : 1
[08/13 16:44:52     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/13 16:44:52     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/13 16:44:52     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/13 16:44:52     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/13 16:44:52     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/13 16:44:52     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/13 16:44:52     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/13 16:44:52     16s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[08/13 16:44:52     16s]  
[08/13 16:44:52     16s]  Analysis View: nangate_view_hold
[08/13 16:44:52     16s]     RC-Corner Name        : nangate_rc_typical
[08/13 16:44:52     16s]     RC-Corner Index       : 0
[08/13 16:44:52     16s]     RC-Corner Temperature : 25 Celsius
[08/13 16:44:52     16s]     RC-Corner Cap Table   : ''
[08/13 16:44:52     16s]     RC-Corner PreRoute Res Factor         : 1
[08/13 16:44:52     16s]     RC-Corner PreRoute Cap Factor         : 1
[08/13 16:44:52     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/13 16:44:52     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/13 16:44:52     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/13 16:44:52     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/13 16:44:52     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/13 16:44:52     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/13 16:44:52     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/13 16:44:52     16s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[08/13 16:44:52     16s] 
[08/13 16:44:52     16s] Trim Metal Layers:
[08/13 16:44:52     16s] LayerId::1 widthSet size::1
[08/13 16:44:52     16s] LayerId::2 widthSet size::1
[08/13 16:44:52     16s] LayerId::3 widthSet size::1
[08/13 16:44:52     16s] LayerId::4 widthSet size::1
[08/13 16:44:52     16s] LayerId::5 widthSet size::1
[08/13 16:44:52     16s] LayerId::6 widthSet size::1
[08/13 16:44:52     16s] LayerId::7 widthSet size::1
[08/13 16:44:52     16s] LayerId::8 widthSet size::1
[08/13 16:44:52     16s] LayerId::9 widthSet size::1
[08/13 16:44:52     16s] LayerId::10 widthSet size::1
[08/13 16:44:52     16s] eee: pegSigSF::1.070000
[08/13 16:44:52     16s] Updating RC grid for preRoute extraction ...
[08/13 16:44:52     16s] Initializing multi-corner resistance tables ...
[08/13 16:44:52     16s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 16:44:52     16s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 16:44:52     16s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 16:44:52     16s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 16:44:52     16s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 16:44:52     16s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 16:44:52     16s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 16:44:52     16s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 16:44:52     16s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 16:44:52     16s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 16:44:52     16s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 16:44:52     16s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.535700 newSi=0.000000 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/13 16:44:52     16s] *Info: initialize multi-corner CTS.
[08/13 16:44:52     16s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1356.0M, current mem=1108.7M)
[08/13 16:44:52     17s] Reading timing constraints file 'top.sdc' ...
[08/13 16:44:52     17s] Current (total cpu=0:00:17.0, real=0:00:53.0, peak res=1375.9M, current mem=1375.9M)
[08/13 16:44:52     17s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File top.sdc, Line 8).
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File top.sdc, Line 140).
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] INFO (CTE): Reading of timing constraints file top.sdc completed, with 2 WARNING
[08/13 16:44:52     17s] WARNING (CTE-25): Line: 9 of File top.sdc : Skipped unsupported command: set_max_area
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.4M, current mem=1395.4M)
[08/13 16:44:52     17s] Current (total cpu=0:00:17.1, real=0:00:53.0, peak res=1395.4M, current mem=1395.4M)
[08/13 16:44:52     17s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[08/13 16:44:52     17s] Summary for sequential cells identification: 
[08/13 16:44:52     17s]   Identified SBFF number: 16
[08/13 16:44:52     17s]   Identified MBFF number: 0
[08/13 16:44:52     17s]   Identified SB Latch number: 0
[08/13 16:44:52     17s]   Identified MB Latch number: 0
[08/13 16:44:52     17s]   Not identified SBFF number: 0
[08/13 16:44:52     17s]   Not identified MBFF number: 0
[08/13 16:44:52     17s]   Not identified SB Latch number: 0
[08/13 16:44:52     17s]   Not identified MB Latch number: 0
[08/13 16:44:52     17s]   Number of sequential cells which are not FFs: 13
[08/13 16:44:52     17s] Total number of combinational cells: 93
[08/13 16:44:52     17s] Total number of sequential cells: 29
[08/13 16:44:52     17s] Total number of tristate cells: 6
[08/13 16:44:52     17s] Total number of level shifter cells: 0
[08/13 16:44:52     17s] Total number of power gating cells: 0
[08/13 16:44:52     17s] Total number of isolation cells: 0
[08/13 16:44:52     17s] Total number of power switch cells: 0
[08/13 16:44:52     17s] Total number of pulse generator cells: 0
[08/13 16:44:52     17s] Total number of always on buffers: 0
[08/13 16:44:52     17s] Total number of retention cells: 0
[08/13 16:44:52     17s] Total number of physical cells: 6
[08/13 16:44:52     17s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[08/13 16:44:52     17s] Total number of usable buffers: 9
[08/13 16:44:52     17s] List of unusable buffers:
[08/13 16:44:52     17s] Total number of unusable buffers: 0
[08/13 16:44:52     17s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[08/13 16:44:52     17s] Total number of usable inverters: [08/13 16:44:52     17s] 
[08/13 16:44:52     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
6
[08/13 16:44:52     17s] List of unusable inverters:
[08/13 16:44:52     17s] Total number of unusable inverters: 0
[08/13 16:44:52     17s] List of identified usable delay cells:
[08/13 16:44:52     17s] Total number of identified usable delay cells: 0
[08/13 16:44:52     17s] List of identified unusable delay cells:
[08/13 16:44:52     17s] Total number of identified unusable delay cells: 0
[08/13 16:44:52     17s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] TimeStamp Deleting Cell Server Begin ...
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] TimeStamp Deleting Cell Server End ...
[08/13 16:44:52     17s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.0M, current mem=1416.9M)
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 16:44:52     17s] Summary for sequential cells identification: 
[08/13 16:44:52     17s]   Identified SBFF number: 16
[08/13 16:44:52     17s]   Identified MBFF number: 0
[08/13 16:44:52     17s]   Identified SB Latch number: 0
[08/13 16:44:52     17s]   Identified MB Latch number: 0
[08/13 16:44:52     17s]   Not identified SBFF number: 0
[08/13 16:44:52     17s]   Not identified MBFF number: 0
[08/13 16:44:52     17s]   Not identified SB Latch number: 0
[08/13 16:44:52     17s]   Not identified MB Latch number: 0
[08/13 16:44:52     17s]   Number of sequential cells which are not FFs: 13
[08/13 16:44:52     17s]  Visiting view : nangate_view_setup
[08/13 16:44:52     17s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 16:44:52     17s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 16:44:52     17s]  Visiting view : nangate_view_hold
[08/13 16:44:52     17s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 16:44:52     17s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 16:44:52     17s] TLC MultiMap info (StdDelay):
[08/13 16:44:52     17s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 16:44:52     17s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 16:44:52     17s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 16:44:52     17s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 16:44:52     17s]  Setting StdDelay to: 8.5ps
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] TimeStamp Deleting Cell Server Begin ...
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] TimeStamp Deleting Cell Server End ...
[08/13 16:44:52     17s] @@file 7: set_io_flow_flag 0
[08/13 16:44:52     17s] @@file 8: create_floorplan -site FreePDK45_38x28_10R_NP_162NW_34O -core_density_size 0.998244226723 0.699994 10.0 10.0 10.0 10.0
[08/13 16:44:52     17s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :10.07
[08/13 16:44:52     17s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :10.08
[08/13 16:44:52     17s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :10.07
[08/13 16:44:52     17s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :10.08
[08/13 16:44:52     17s] Adjusting core size to PlacementGrid : width :326.8 height : 323.4
[08/13 16:44:52     17s] Start create_tracks
[08/13 16:44:52     17s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[08/13 16:44:52     17s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[08/13 16:44:52     17s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[08/13 16:44:52     17s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/13 16:44:52     17s] @@file 9: set_db finish_floorplan_active_objs {core macro}
[08/13 16:44:52     17s] @@file 10: set_db finish_floorplan_drc_region_objs {macro macro_halo hard_blockage min_gap core_spacing}
[08/13 16:44:52     17s] @@file 11: set_db finish_floorplan_add_blockage_direction xy
[08/13 16:44:52     17s] @@file 12: set_db finish_floorplan_override false
[08/13 16:44:52     17s] @@file 13: finish_floorplan -auto_halo
[08/13 16:44:52     17s] Start automatic macro halo creation ...
[08/13 16:44:52     17s] Done automatic macro halo creation.
[08/13 16:44:52     17s] *** Done finish_floorplan, (cpu = 0:00:00.0, mem = 1523.4M, mem_delta = 0.0M) ***
[08/13 16:44:52     17s] @@file 14: check_floorplan -place -power_domain -feed_through -partition_clone -report_density -multi_layer_pin -partition_in_partition -bus_guide -out_file top.checkFPlan
[08/13 16:44:52     17s] Checking routing tracks.....
[08/13 16:44:52     17s] Checking other grids.....
[08/13 16:44:52     17s] Checking FINFET Grid is on Manufacture Grid.....
[08/13 16:44:52     17s] Checking core/die box is on Grid.....
[08/13 16:44:52     17s] Checking snap rule ......
[08/13 16:44:52     17s] Checking Row is on grid......
[08/13 16:44:52     17s] Checking AreaIO row.....
[08/13 16:44:52     17s] Checking row out of die ...
[08/13 16:44:52     17s] Checking routing blockage.....
[08/13 16:44:52     17s] Checking components.....
[08/13 16:44:52     17s] Checking IO Pads out of die...
[08/13 16:44:52     17s] Checking constraints (guide/region/fence).....
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] Checking Preroutes.....
[08/13 16:44:52     17s] No. of regular pre-routes not on tracks : 0 
[08/13 16:44:52     17s] Checking multi-layer pins......
[08/13 16:44:52     17s] Checking alignment of partition and clones......
[08/13 16:44:52     17s] Calling CheckPlace .....
[08/13 16:44:52     17s] OPERPROF: Starting checkPlace at level 1, MEM:1523.4M, EPOCH TIME: 1755128692.860766
[08/13 16:44:52     17s] Processing tracks to init pin-track alignment.
[08/13 16:44:52     17s] z: 2, totalTracks: 1
[08/13 16:44:52     17s] z: 4, totalTracks: 1
[08/13 16:44:52     17s] z: 6, totalTracks: 1
[08/13 16:44:52     17s] z: 8, totalTracks: 1
[08/13 16:44:52     17s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:44:52     17s] All LLGs are deleted
[08/13 16:44:52     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:44:52     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:44:52     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1525.4M, EPOCH TIME: 1755128692.875610
[08/13 16:44:52     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1525.4M, EPOCH TIME: 1755128692.875676
[08/13 16:44:52     17s] # Building top llgBox search-tree.
[08/13 16:44:52     17s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1525.4M, EPOCH TIME: 1755128692.876140
[08/13 16:44:52     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:44:52     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:44:52     17s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1525.4M, EPOCH TIME: 1755128692.876690
[08/13 16:44:52     17s] Max number of tech site patterns supported in site array is 256.
[08/13 16:44:52     17s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 16:44:52     17s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1525.4M, EPOCH TIME: 1755128692.879779
[08/13 16:44:52     17s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7fda302f6790.
[08/13 16:44:52     17s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 16:44:52     17s] After signature check, allow fast init is false, keep pre-filter is false.
[08/13 16:44:52     17s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[08/13 16:44:52     17s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.002, MEM:1654.4M, EPOCH TIME: 1755128692.882097
[08/13 16:44:52     17s] Use non-trimmed site array because memory saving is not enough.
[08/13 16:44:52     17s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 16:44:52     17s] SiteArray: use 2,072,576 bytes
[08/13 16:44:52     17s] SiteArray: current memory after site array memory allocation 1656.4M
[08/13 16:44:52     17s] SiteArray: FP blocked sites are writable
[08/13 16:44:52     17s] Estimated cell power/ground rail width = 0.175 um
[08/13 16:44:52     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 16:44:52     17s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1656.4M, EPOCH TIME: 1755128692.888056
[08/13 16:44:52     17s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1656.4M, EPOCH TIME: 1755128692.888086
[08/13 16:44:52     17s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 16:44:52     17s] Atter site array init, number of instance map data is 0.
[08/13 16:44:52     17s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.015, MEM:1656.4M, EPOCH TIME: 1755128692.891808
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:44:52     17s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.023, MEM:1658.4M, EPOCH TIME: 1755128692.899132
[08/13 16:44:52     17s] Begin checking placement ... (start mem=1523.4M, init mem=1658.4M)
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] Running CheckPlace using 1 thread in normal mode...
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] ...checkPlace normal is done!
[08/13 16:44:52     17s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1658.4M, EPOCH TIME: 1755128692.909939
[08/13 16:44:52     17s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:1658.4M, EPOCH TIME: 1755128692.910744
[08/13 16:44:52     17s] *info: Placed = 0             
[08/13 16:44:52     17s] *info: Unplaced = 35159       
[08/13 16:44:52     17s] Placement Density:69.96%(73939/105687)
[08/13 16:44:52     17s] Placement Density (including fixed std cells):69.96%(73939/105687)
[08/13 16:44:52     17s] All LLGs are deleted
[08/13 16:44:52     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:44:52     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:44:52     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1658.4M, EPOCH TIME: 1755128692.915670
[08/13 16:44:52     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1658.4M, EPOCH TIME: 1755128692.915720
[08/13 16:44:52     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:44:52     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:44:52     17s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1658.4M)
[08/13 16:44:52     17s] OPERPROF: Finished checkPlace at level 1, CPU:0.055, REAL:0.055, MEM:1658.4M, EPOCH TIME: 1755128692.916080
[08/13 16:44:52     17s] Calling VerifyPowerDomain .....
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] Reporting Utilizations.....
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] Core utilization  = 69.960234
[08/13 16:44:52     17s] Effective Utilizations
[08/13 16:44:52     17s] Extracting standard cell pins and blockage ...... 
[08/13 16:44:52     17s] Pin and blockage extraction finished
[08/13 16:44:52     17s] Extracting macro/IO cell pins and blockage ...... 
[08/13 16:44:52     17s] Pin and blockage extraction finished
[08/13 16:44:52     17s] Processing tracks to init pin-track alignment.
[08/13 16:44:52     17s] z: 2, totalTracks: 1
[08/13 16:44:52     17s] z: 4, totalTracks: 1
[08/13 16:44:52     17s] z: 6, totalTracks: 1
[08/13 16:44:52     17s] z: 8, totalTracks: 1
[08/13 16:44:52     17s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:44:52     17s] All LLGs are deleted
[08/13 16:44:52     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:44:52     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:44:52     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1658.4M, EPOCH TIME: 1755128692.933003
[08/13 16:44:52     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1658.4M, EPOCH TIME: 1755128692.933055
[08/13 16:44:52     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1660.4M, EPOCH TIME: 1755128692.943175
[08/13 16:44:52     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:44:52     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:44:52     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1660.4M, EPOCH TIME: 1755128692.943336
[08/13 16:44:52     17s] Max number of tech site patterns supported in site array is 256.
[08/13 16:44:52     17s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 16:44:52     17s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1660.4M, EPOCH TIME: 1755128692.946441
[08/13 16:44:52     17s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 16:44:52     17s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 16:44:52     17s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1660.4M, EPOCH TIME: 1755128692.947023
[08/13 16:44:52     17s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 16:44:52     17s] SiteArray: use 2,072,576 bytes
[08/13 16:44:52     17s] SiteArray: current memory after site array memory allocation 1660.4M
[08/13 16:44:52     17s] SiteArray: FP blocked sites are writable
[08/13 16:44:52     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 16:44:52     17s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1660.4M, EPOCH TIME: 1755128692.951343
[08/13 16:44:52     17s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1660.4M, EPOCH TIME: 1755128692.951371
[08/13 16:44:52     17s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 16:44:52     17s] Atter site array init, number of instance map data is 0.
[08/13 16:44:52     17s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:1660.4M, EPOCH TIME: 1755128692.954551
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:44:52     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.015, MEM:1660.4M, EPOCH TIME: 1755128692.957781
[08/13 16:44:52     17s] Average module density = 0.700.
[08/13 16:44:52     17s] Density for the design = 0.700.
[08/13 16:44:52     17s]        = stdcell_area 277966 sites (73939 um^2) / alloc_area 397320 sites (105687 um^2).
[08/13 16:44:52     17s] Pin Density = 0.3638.
[08/13 16:44:52     17s]             = total # of pins 144539 / total area 397320.
[08/13 16:44:52     17s] All LLGs are deleted
[08/13 16:44:52     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:44:52     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:44:52     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1660.4M, EPOCH TIME: 1755128692.967491
[08/13 16:44:52     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1660.4M, EPOCH TIME: 1755128692.967531
[08/13 16:44:52     17s] Check bus guide ......
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] Checking Partition Overlapping relations .....
[08/13 16:44:52     17s] *** Message Summary: 0 warning(s), 0 error(s)
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] @@file 15: check_timing_library_consistency
[08/13 16:44:52     17s] Checking the Library binding for instance in active view 'nangate_view_setup'
[08/13 16:44:52     17s] Pass. All instances have library definition in view 'nangate_view_setup'
[08/13 16:44:52     17s] Checking the Library binding for instance in active view 'nangate_view_hold'
[08/13 16:44:52     17s] Pass. All instances have library definition in view 'nangate_view_hold'
[08/13 16:44:52     17s] @@file 16: set_db design_process_node 45
[08/13 16:44:52     17s] ##  Process: 45            (User Set)               
[08/13 16:44:52     17s] ##     Node: (not set)                           
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] ##  Check design process and node:  
[08/13 16:44:52     17s] ##  Design tech node is not set.
[08/13 16:44:52     17s] 
[08/13 16:44:52     17s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[08/13 16:44:52     17s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/13 16:44:52     17s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[08/13 16:44:52     17s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[08/13 16:44:52     17s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[08/13 16:44:52     17s] @file 17:
[08/13 16:44:52     17s] #@ End verbose source: _1_init.tcl
[08/13 16:44:52     17s] 1 45
[08/13 16:44:52     17s] @innovus 2> source _2_power.tcl 
#@ Begin verbose source (pre): source _2_power.tcl 
[08/13 16:45:02     17s] @@file 1: delete_global_net_connections
[08/13 16:45:02     17s] @@file 2: connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name * -hinst {}
[08/13 16:45:02     17s] @@file 3: connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name * -hinst {}
[08/13 16:45:02     17s] @@file 4: connect_global_net VSS -type tie_lo -pin_base_name VSS -inst_base_name * -hinst {}
[08/13 16:45:02     17s] @@file 5: connect_global_net VDD -type tie_hi -pin_base_name VDD -inst_base_name * -hinst {}
[08/13 16:45:02     17s] @@file 6: set_db add_rings_target default ;
[08/13 16:45:02     17s] The ring targets are set to core/block ring wires.
[08/13 16:45:02     17s] @@file 6: set_db add_rings_extend_over_row 0 ;
[08/13 16:45:02     17s] add_rings command will disallow rings to go over rows.
[08/13 16:45:02     17s] @@file 6: set_db add_rings_ignore_rows 0 ;
[08/13 16:45:02     17s] add_rings command will consider rows while creating rings.
[08/13 16:45:02     17s] @@file 6: set_db add_rings_avoid_short 0 ;
[08/13 16:45:02     17s] add_rings command will ignore shorts while creating rings.
[08/13 16:45:02     17s] @@file 6: set_db add_rings_skip_shared_inner_ring none ;
[08/13 16:45:02     17s] @@file 6: set_db add_rings_stacked_via_top_layer metal10 ;
[08/13 16:45:02     17s] @@file 6: set_db add_rings_stacked_via_bottom_layer metal1 ;
[08/13 16:45:02     17s] @@file 6: set_db add_rings_via_using_exact_crossover_size 1 ;
[08/13 16:45:02     17s] @@file 6: set_db add_rings_orthogonal_only true ;
[08/13 16:45:02     17s] @@file 6: set_db add_rings_skip_via_on_pin {  standardcell } ;
[08/13 16:45:02     17s] @@file 6: set_db add_rings_skip_via_on_wire_shape {  noshape }
[08/13 16:45:02     17s] @@file 7: add_rings -nets {VSS VDD} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
[08/13 16:45:02     17s] #% Begin add_rings (date=08/13 16:45:02, mem=1451.4M)
[08/13 16:45:02     17s] 
[08/13 16:45:02     17s] 
[08/13 16:45:02     17s] viaInitial starts at Wed Aug 13 16:45:02 2025
[08/13 16:45:02     17s] viaInitial ends at Wed Aug 13 16:45:02 2025
[08/13 16:45:02     17s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1663.6M)
[08/13 16:45:02     17s] Ring generation is complete.
[08/13 16:45:02     17s] vias are now being generated.
[08/13 16:45:02     17s] add_rings created 8 wires.
[08/13 16:45:02     17s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[08/13 16:45:02     17s] +--------+----------------+----------------+
[08/13 16:45:02     17s] |  Layer |     Created    |     Deleted    |
[08/13 16:45:02     17s] +--------+----------------+----------------+
[08/13 16:45:02     17s] | metal9 |        4       |       NA       |
[08/13 16:45:02     17s] |  via9  |        8       |        0       |
[08/13 16:45:02     17s] | metal10|        4       |       NA       |
[08/13 16:45:02     17s] +--------+----------------+----------------+
[08/13 16:45:02     17s] #% End add_rings (date=08/13 16:45:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1454.8M, current mem=1454.8M)
[08/13 16:45:02     17s] @@file 8: set_db add_stripes_ignore_drc 1
[08/13 16:45:02     17s] add_stripes will ignore design rule checking when generating stripes.
[08/13 16:45:02     17s] @@file 9: set_db generate_special_via_ignore_drc 1
[08/13 16:45:02     17s] Setting generate_special_via_ignore_drc to 1. ViaGen will skip DRC check while creating vias.
[08/13 16:45:02     17s] @file 10:
[08/13 16:45:02     17s] #@ End verbose source: _2_power.tcl
[08/13 16:45:02     17s] 1 true
[08/13 16:45:02     17s] @innovus 3> gui_select -point {0.03850 0.01850}
[08/13 16:45:08     17s] @innovus 4> gui_select -point {356.73400 34.06500}
[08/13 16:45:18     18s] @innovus 5> set_db add_stripes_ignore_block_check false ; set_db add_stripes_break_at none ; set_db add_stripes_route_over_rows_only false ; set_db add_stripes_rows_without_stripes_only false ; set_db add_stripes_extend_to_closest_target none ; set_db add_stripes_stop_at_last_wire_for_area false ; set_db add_stripes_partial_set_through_domain false ; set_db add_stripes_ignore_non_default_domains false ; set_db add_stripes_trim_antenna_back_to_shape none ; set_db add_stripes_spacing_type edge_to_edge ; set_db add_stripes_spacing_from_block 0 ; set_db add_stripes_stripe_min_length stripe_width ; set_db add_stripes_stacked_via_top_layer metal10 ; set_db add_stripes_stacked_via_bottom_layer metal1 ; set_db add_stripes_via_using_exact_crossover_size false ; set_db add_stripes_split_vias false ; set_db add_stripes_orthogonal_only true ; set_db add_stripes_allow_jog { padcore_ring  block_ring } ; set_db add_stripes_skip_via_on_pin {  standardcell } ; set_db add_stripes_skip_via_on_wire_shape {  noshape   }
[08/13 16:47:52     24s] When breaking rings, the power planner will consider the existence of blocks.
[08/13 16:47:52     24s] Stripes will not be created over regions without power planning wires.
[08/13 16:47:52     24s] Stripes will not extend to closest target.
[08/13 16:47:52     24s] Stripes will stop at the boundary of the specified area.
[08/13 16:47:52     24s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/13 16:47:52     24s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/13 16:47:52     24s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/13 16:47:52     24s] Offset for stripe breaking is set to 0.
[08/13 16:47:52     24s] add_stripes will allow jog to connect padcore ring and block ring.
[08/13 16:47:52     24s] 
[08/13 16:47:52     24s] @innovus 6> add_stripes will allow jog to connect padcore ring and block ring.
[08/13 16:47:52     24s] 
[08/13 16:47:52     24s] Stripes will stop at the boundary of the specified area.
[08/13 16:47:52     24s] When breaking rings, the power planner will consider the existence of blocks.
[08/13 16:47:52     24s] Stripes will not extend to closest target.
[08/13 16:47:52     24s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/13 16:47:52     24s] Stripes will not be created over regions without power planning wires.
[08/13 16:47:52     24s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/13 16:47:52     24s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/13 16:47:52     24s] Offset for stripe breaking is set to 0.
[08/13 16:47:52     24s] add_stripes -nets {VDD VSS} -layer metal1 -direction horizontal -width 1.8 -spacing 0.065 -number_of_sets 5 -start_from left -start_offset 27.5 -stop_offset 27.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit metal10 -pad_core_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid none
[08/13 16:47:52     24s] #% Begin add_stripes (date=08/13 16:47:52, mem=1642.3M)
[08/13 16:47:52     24s] 
[08/13 16:47:52     24s] Initialize fgc environment(mem: 2284.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2284.8M)
[08/13 16:47:52     24s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2284.8M)
[08/13 16:47:52     24s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2284.8M)
[08/13 16:47:52     24s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2284.8M)
[08/13 16:47:52     24s] Starting stripe generation ...
[08/13 16:47:52     24s] Non-Default Mode Option Settings :
[08/13 16:47:52     24s]   NONE
[08/13 16:47:52     24s] Stripe generation is complete.
[08/13 16:47:52     24s] vias are now being generated.
[08/13 16:47:52     24s] add_stripes created 10 wires.
[08/13 16:47:52     24s] ViaGen created 180 vias, deleted 0 via to avoid violation.
[08/13 16:47:52     24s] +--------+----------------+----------------+
[08/13 16:47:52     24s] |  Layer |     Created    |     Deleted    |
[08/13 16:47:52     24s] +--------+----------------+----------------+
[08/13 16:47:52     24s] | metal1 |       10       |       NA       |
[08/13 16:47:52     24s] |  via1  |       20       |        0       |
[08/13 16:47:52     24s] |  via2  |       20       |        0       |
[08/13 16:47:52     24s] |  via3  |       20       |        0       |
[08/13 16:47:52     24s] |  via4  |       20       |        0       |
[08/13 16:47:52     24s] |  via5  |       20       |        0       |
[08/13 16:47:52     24s] |  via6  |       20       |        0       |
[08/13 16:47:52     24s] |  via7  |       20       |        0       |
[08/13 16:47:52     24s] |  via8  |       20       |        0       |
[08/13 16:47:52     24s] |  via9  |       20       |        0       |
[08/13 16:47:52     24s] +--------+----------------+----------------+
[08/13 16:47:52     24s] #% End add_stripes (date=08/13 16:47:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1643.4M, current mem=1643.4M)
[08/13 16:47:52     24s] @innovus 7> set_db add_stripes_ignore_block_check false ; set_db add_stripes_break_at none ; set_db add_stripes_route_over_rows_only false ; set_db add_stripes_rows_without_stripes_only false ; set_db add_stripes_extend_to_closest_target none ; set_db add_stripes_stop_at_last_wire_for_area false ; set_db add_stripes_partial_set_through_domain false ; set_db add_stripes_ignore_non_default_domains false ; set_db add_stripes_trim_antenna_back_to_shape none ; set_db add_stripes_spacing_type edge_to_edge ; set_db add_stripes_spacing_from_block 0 ; set_db add_stripes_stripe_min_length stripe_width ; set_db add_stripes_stacked_via_top_layer metal10 ; set_db add_stripes_stacked_via_bottom_layer metal1 ; set_db add_stripes_via_using_exact_crossover_size false ; set_db add_stripes_split_vias false ; set_db add_stripes_orthogonal_only true ; set_db add_stripes_allow_jog { padcore_ring  block_ring } ; set_db add_stripes_skip_via_on_pin {  standardcell } ; set_db add_stripes_skip_via_on_wire_shape {  noshape   }
[08/13 16:48:28     25s] When breaking rings, the power planner will consider the existence of blocks.
[08/13 16:48:28     25s] Stripes will not be created over regions without power planning wires.
[08/13 16:48:28     25s] Stripes will not extend to closest target.
[08/13 16:48:28     25s] Stripes will stop at the boundary of the specified area.
[08/13 16:48:28     25s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/13 16:48:28     25s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/13 16:48:28     25s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/13 16:48:28     25s] Offset for stripe breaking is set to 0.
[08/13 16:48:28     25s] add_stripes will allow jog to connect padcore ring and block ring.
[08/13 16:48:28     25s] 
[08/13 16:48:28     25s] @innovus 8> add_stripes will allow jog to connect padcore ring and block ring.
[08/13 16:48:28     25s] 
[08/13 16:48:28     25s] Stripes will stop at the boundary of the specified area.
[08/13 16:48:28     25s] When breaking rings, the power planner will consider the existence of blocks.
[08/13 16:48:28     25s] Stripes will not extend to closest target.
[08/13 16:48:28     25s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/13 16:48:28     25s] Stripes will not be created over regions without power planning wires.
[08/13 16:48:28     25s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/13 16:48:28     25s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/13 16:48:28     25s] Offset for stripe breaking is set to 0.
[08/13 16:48:28     25s] add_stripes -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 5 -start_from left -start_offset 27.5 -stop_offset 27.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit metal10 -pad_core_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid none
[08/13 16:48:28     25s] #% Begin add_stripes (date=08/13 16:48:28, mem=1643.7M)
[08/13 16:48:28     25s] 
[08/13 16:48:28     25s] Initialize fgc environment(mem: 2292.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2292.0M)
[08/13 16:48:28     25s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2292.0M)
[08/13 16:48:28     25s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2292.0M)
[08/13 16:48:28     25s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2292.0M)
[08/13 16:48:28     25s] Starting stripe generation ...
[08/13 16:48:28     25s] Non-Default Mode Option Settings :
[08/13 16:48:28     25s]   NONE
[08/13 16:48:28     25s] Stripe generation is complete.
[08/13 16:48:28     25s] vias are now being generated.
[08/13 16:48:28     25s] add_stripes created 10 wires.
[08/13 16:48:28     25s] ViaGen created 20 vias, deleted 0 via to avoid violation.
[08/13 16:48:28     25s] +--------+----------------+----------------+
[08/13 16:48:28     25s] |  Layer |     Created    |     Deleted    |
[08/13 16:48:28     25s] +--------+----------------+----------------+
[08/13 16:48:28     25s] |  via9  |       20       |        0       |
[08/13 16:48:28     25s] | metal10|       10       |       NA       |
[08/13 16:48:28     25s] +--------+----------------+----------------+
[08/13 16:48:28     25s] #% End add_stripes (date=08/13 16:48:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1643.8M, current mem=1643.8M)
[08/13 16:48:28     25s] @innovus 9> set_db add_stripes_ignore_block_check false ; set_db add_stripes_break_at none ; set_db add_stripes_route_over_rows_only false ; set_db add_stripes_rows_without_stripes_only false ; set_db add_stripes_extend_to_closest_target none ; set_db add_stripes_stop_at_last_wire_for_area false ; set_db add_stripes_partial_set_through_domain false ; set_db add_stripes_ignore_non_default_domains false ; set_db add_stripes_trim_antenna_back_to_shape none ; set_db add_stripes_spacing_type edge_to_edge ; set_db add_stripes_spacing_from_block 0 ; set_db add_stripes_stripe_min_length stripe_width ; set_db add_stripes_stacked_via_top_layer metal10 ; set_db add_stripes_stacked_via_bottom_layer metal1 ; set_db add_stripes_via_using_exact_crossover_size false ; set_db add_stripes_split_vias false ; set_db add_stripes_orthogonal_only true ; set_db add_stripes_allow_jog { padcore_ring  block_ring } ; set_db add_stripes_skip_via_on_pin {  standardcell } ; set_db add_stripes_skip_via_on_wire_shape {  noshape   }
[08/13 16:48:58     26s] When breaking rings, the power planner will consider the existence of blocks.
[08/13 16:48:58     26s] Stripes will not be created over regions without power planning wires.
[08/13 16:48:58     26s] Stripes will not extend to closest target.
[08/13 16:48:58     26s] Stripes will stop at the boundary of the specified area.
[08/13 16:48:58     26s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/13 16:48:58     26s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/13 16:48:58     26s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/13 16:48:58     26s] Offset for stripe breaking is set to 0.
[08/13 16:48:58     26s] add_stripes will allow jog to connect padcore ring and block ring.
[08/13 16:48:58     26s] 
[08/13 16:48:58     26s] @innovus 10> add_stripes will allow jog to connect padcore ring and block ring.
[08/13 16:48:58     26s] 
[08/13 16:48:58     26s] Stripes will stop at the boundary of the specified area.
[08/13 16:48:58     26s] When breaking rings, the power planner will consider the existence of blocks.
[08/13 16:48:58     26s] Stripes will not extend to closest target.
[08/13 16:48:58     26s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/13 16:48:58     26s] Stripes will not be created over regions without power planning wires.
[08/13 16:48:58     26s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/13 16:48:58     26s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/13 16:48:58     26s] Offset for stripe breaking is set to 0.
[08/13 16:48:58     26s] add_stripes -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 5 -start_from left -start_offset 55 -stop_offset 55 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit metal10 -pad_core_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid none
[08/13 16:48:58     26s] #% Begin add_stripes (date=08/13 16:48:58, mem=1644.0M)
[08/13 16:48:58     26s] 
[08/13 16:48:58     26s] Initialize fgc environment(mem: 2293.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2293.1M)
[08/13 16:48:58     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2293.1M)
[08/13 16:48:58     26s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2293.1M)
[08/13 16:48:58     26s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2293.1M)
[08/13 16:48:58     26s] Starting stripe generation ...
[08/13 16:48:58     26s] Non-Default Mode Option Settings :
[08/13 16:48:58     26s]   NONE
[08/13 16:48:58     26s] Stripe generation is complete.
[08/13 16:48:58     26s] vias are now being generated.
[08/13 16:48:58     26s] add_stripes created 10 wires.
[08/13 16:48:58     26s] ViaGen created 20 vias, deleted 0 via to avoid violation.
[08/13 16:48:58     26s] +--------+----------------+----------------+
[08/13 16:48:58     26s] |  Layer |     Created    |     Deleted    |
[08/13 16:48:58     26s] +--------+----------------+----------------+
[08/13 16:48:58     26s] |  via9  |       20       |        0       |
[08/13 16:48:58     26s] | metal10|       10       |       NA       |
[08/13 16:48:58     26s] +--------+----------------+----------------+
[08/13 16:48:58     26s] #% End add_stripes (date=08/13 16:48:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1644.0M, current mem=1644.0M)
[08/13 16:48:58     26s] @innovus 11> set_db add_stripes_ignore_block_check false ; set_db add_stripes_break_at none ; set_db add_stripes_route_over_rows_only false ; set_db add_stripes_rows_without_stripes_only false ; set_db add_stripes_extend_to_closest_target none ; set_db add_stripes_stop_at_last_wire_for_area false ; set_db add_stripes_partial_set_through_domain false ; set_db add_stripes_ignore_non_default_domains false ; set_db add_stripes_trim_antenna_back_to_shape none ; set_db add_stripes_spacing_type edge_to_edge ; set_db add_stripes_spacing_from_block 0 ; set_db add_stripes_stripe_min_length stripe_width ; set_db add_stripes_stacked_via_top_layer metal10 ; set_db add_stripes_stacked_via_bottom_layer metal1 ; set_db add_stripes_via_using_exact_crossover_size false ; set_db add_stripes_split_vias false ; set_db add_stripes_orthogonal_only true ; set_db add_stripes_allow_jog { padcore_ring  block_ring } ; set_db add_stripes_skip_via_on_pin {  standardcell } ; set_db add_stripes_skip_via_on_wire_shape {  noshape   }
[08/13 16:49:38     28s] When breaking rings, the power planner will consider the existence of blocks.
[08/13 16:49:38     28s] Stripes will not be created over regions without power planning wires.
[08/13 16:49:38     28s] Stripes will not extend to closest target.
[08/13 16:49:38     28s] Stripes will stop at the boundary of the specified area.
[08/13 16:49:38     28s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/13 16:49:38     28s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/13 16:49:38     28s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/13 16:49:38     28s] Offset for stripe breaking is set to 0.
[08/13 16:49:38     28s] add_stripes will allow jog to connect padcore ring and block ring.
[08/13 16:49:38     28s] 
[08/13 16:49:38     28s] @innovus 12> add_stripes will allow jog to connect padcore ring and block ring.
[08/13 16:49:38     28s] 
[08/13 16:49:38     28s] Stripes will stop at the boundary of the specified area.
[08/13 16:49:38     28s] When breaking rings, the power planner will consider the existence of blocks.
[08/13 16:49:38     28s] Stripes will not extend to closest target.
[08/13 16:49:38     28s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/13 16:49:38     28s] Stripes will not be created over regions without power planning wires.
[08/13 16:49:38     28s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/13 16:49:38     28s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/13 16:49:38     28s] Offset for stripe breaking is set to 0.
[08/13 16:49:38     28s] add_stripes -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 4 -start_from left -start_offset 55 -stop_offset 55 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit metal10 -pad_core_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid none
[08/13 16:49:38     28s] #% Begin add_stripes (date=08/13 16:49:38, mem=1644.5M)
[08/13 16:49:38     28s] 
[08/13 16:49:38     28s] Initialize fgc environment(mem: 2293.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2293.1M)
[08/13 16:49:38     28s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2293.1M)
[08/13 16:49:38     28s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2293.1M)
[08/13 16:49:38     28s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2293.1M)
[08/13 16:49:38     28s] Starting stripe generation ...
[08/13 16:49:38     28s] Non-Default Mode Option Settings :
[08/13 16:49:38     28s]   NONE
[08/13 16:49:38     28s] Stripe generation is complete.
[08/13 16:49:38     28s] vias are now being generated.
[08/13 16:49:38     28s] add_stripes created 8 wires.
[08/13 16:49:38     28s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[08/13 16:49:38     28s] +--------+----------------+----------------+
[08/13 16:49:38     28s] |  Layer |     Created    |     Deleted    |
[08/13 16:49:38     28s] +--------+----------------+----------------+
[08/13 16:49:38     28s] |  via9  |       16       |        0       |
[08/13 16:49:38     28s] | metal10|        8       |       NA       |
[08/13 16:49:38     28s] +--------+----------------+----------------+
[08/13 16:49:38     28s] #% End add_stripes (date=08/13 16:49:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1644.5M, current mem=1644.5M)
[08/13 16:49:38     28s] @innovus 13> set_db add_stripes_ignore_block_check false ; set_db add_stripes_break_at none ; set_db add_stripes_route_over_rows_only false ; set_db add_stripes_rows_without_stripes_only false ; set_db add_stripes_extend_to_closest_target none ; set_db add_stripes_stop_at_last_wire_for_area false ; set_db add_stripes_partial_set_through_domain false ; set_db add_stripes_ignore_non_default_domains false ; set_db add_stripes_trim_antenna_back_to_shape none ; set_db add_stripes_spacing_type edge_to_edge ; set_db add_stripes_spacing_from_block 0 ; set_db add_stripes_stripe_min_length stripe_width ; set_db add_stripes_stacked_via_top_layer metal10 ; set_db add_stripes_stacked_via_bottom_layer metal1 ; set_db add_stripes_via_using_exact_crossover_size false ; set_db add_stripes_split_vias false ; set_db add_stripes_orthogonal_only true ; set_db add_stripes_allow_jog { padcore_ring  block_ring } ; set_db add_stripes_skip_via_on_pin {  standardcell } ; set_db add_stripes_skip_via_on_wire_shape {  noshape   }
[08/13 16:50:33     30s] When breaking rings, the power planner will consider the existence of blocks.
[08/13 16:50:33     30s] Stripes will not be created over regions without power planning wires.
[08/13 16:50:33     30s] Stripes will not extend to closest target.
[08/13 16:50:33     30s] Stripes will stop at the boundary of the specified area.
[08/13 16:50:33     30s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/13 16:50:33     30s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/13 16:50:33     30s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/13 16:50:33     30s] Offset for stripe breaking is set to 0.
[08/13 16:50:33     30s] add_stripes will allow jog to connect padcore ring and block ring.
[08/13 16:50:33     30s] 
[08/13 16:50:33     30s] @innovus 14> add_stripes will allow jog to connect padcore ring and block ring.
[08/13 16:50:33     30s] 
[08/13 16:50:33     30s] Stripes will stop at the boundary of the specified area.
[08/13 16:50:33     30s] When breaking rings, the power planner will consider the existence of blocks.
[08/13 16:50:33     30s] Stripes will not extend to closest target.
[08/13 16:50:33     30s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/13 16:50:33     30s] Stripes will not be created over regions without power planning wires.
[08/13 16:50:33     30s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/13 16:50:33     30s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/13 16:50:33     30s] Offset for stripe breaking is set to 0.
[08/13 16:50:33     30s] add_stripes -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 4 -start_from left -start_offset 55 -stop_offset 55 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit metal10 -pad_core_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid none
[08/13 16:50:33     30s] #% Begin add_stripes (date=08/13 16:50:33, mem=1644.7M)
[08/13 16:50:33     30s] 
[08/13 16:50:33     30s] Initialize fgc environment(mem: 2293.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2293.1M)
[08/13 16:50:33     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2293.1M)
[08/13 16:50:33     30s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2293.1M)
[08/13 16:50:33     30s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2293.1M)
[08/13 16:50:33     30s] Starting stripe generation ...
[08/13 16:50:33     30s] Auto merging with block rings is ON.
[08/13 16:50:33     30s] Non-Default Mode Option Settings :
[08/13 16:50:33     30s]   NONE
[08/13 16:50:33     30s] Stripe generation is complete.
[08/13 16:50:33     30s] vias are now being generated.
[08/13 16:50:33     30s] add_stripes created 8 wires.
[08/13 16:50:33     30s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[08/13 16:50:33     30s] +--------+----------------+----------------+
[08/13 16:50:33     30s] |  Layer |     Created    |     Deleted    |
[08/13 16:50:33     30s] +--------+----------------+----------------+
[08/13 16:50:33     30s] |  via9  |       16       |        0       |
[08/13 16:50:33     30s] | metal10|        8       |       NA       |
[08/13 16:50:33     30s] +--------+----------------+----------------+
[08/13 16:50:33     30s] #% End add_stripes (date=08/13 16:50:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1644.7M, current mem=1644.7M)
[08/13 16:50:33     30s] @innovus 15> source _3_Sroute.tcl 
#@ Begin verbose source (pre): source _3_Sroute.tcl 
[08/13 16:50:51     30s] @@file 1: set_db route_special_via_connect_to_shape { stripe }
[08/13 16:50:51     30s] @@file 2: route_special -connect {core_pin} -layer_change_range { metal1(1) metal10(10) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { metal1(1) metal10(10) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { metal1(1) metal10(10) } 
[08/13 16:50:51     30s] #% Begin route_special (date=08/13 16:50:51, mem=1644.8M)
[08/13 16:50:51     30s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[08/13 16:50:51     30s] *** Begin SPECIAL ROUTE on Wed Aug 13 16:50:51 2025 ***
[08/13 16:50:51     30s] SPECIAL ROUTE ran on directory: /home/lunayang/Documents/Many-Core-SIMD-Research/Work_128
[08/13 16:50:51     30s] SPECIAL ROUTE ran on machine: coe-ece-taco (Linux 4.18.0-553.58.1.el8_10.x86_64 Xeon 1.90Ghz)
[08/13 16:50:51     30s] 
[08/13 16:50:51     30s] Begin option processing ...
[08/13 16:50:51     30s] srouteConnectPowerBump set to false
[08/13 16:50:51     30s] routeSelectNet set to "VDD VSS"
[08/13 16:50:51     30s] routeSpecial set to true
[08/13 16:50:51     30s] srouteBottomLayerLimit set to 1
[08/13 16:50:51     30s] srouteBottomTargetLayerLimit set to 1
[08/13 16:50:51     30s] srouteConnectBlockPin set to false
[08/13 16:50:51     30s] srouteConnectConverterPin set to false
[08/13 16:50:51     30s] srouteConnectPadPin set to false
[08/13 16:50:51     30s] srouteConnectStripe set to false
[08/13 16:50:51     30s] srouteCrossoverViaBottomLayer set to 1
[08/13 16:50:51     30s] srouteCrossoverViaTopLayer set to 10
[08/13 16:50:51     30s] srouteFollowCorePinEnd set to 3
[08/13 16:50:51     30s] srouteFollowPadPin set to false
[08/13 16:50:51     30s] srouteJogControl set to "preferWithChanges differentLayer"
[08/13 16:50:51     30s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[08/13 16:50:51     30s] sroutePadPinAllPorts set to true
[08/13 16:50:51     30s] sroutePreserveExistingRoutes set to true
[08/13 16:50:51     30s] srouteRoutePowerBarPortOnBothDir set to true
[08/13 16:50:51     30s] srouteStopBlockPin set to "nearestTarget"
[08/13 16:50:51     30s] srouteTopLayerLimit set to 10
[08/13 16:50:51     30s] srouteTopTargetLayerLimit set to 10
[08/13 16:50:51     30s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3834.00 megs.
[08/13 16:50:51     30s] 
[08/13 16:50:51     30s] Reading DB technology information...
[08/13 16:50:51     30s] Finished reading DB technology information.
[08/13 16:50:51     30s] Reading floorplan and netlist information...
[08/13 16:50:51     30s] Finished reading floorplan and netlist information.
[08/13 16:50:51     30s] Read in 20 layers, 10 routing layers, 1 overlap layer
[08/13 16:50:51     30s] Read in 134 macros, 49 used
[08/13 16:50:51     30s] Read in 49 components
[08/13 16:50:51     30s]   49 core components: 49 unplaced, 0 placed, 0 fixed
[08/13 16:50:51     30s] Read in 275 logical pins
[08/13 16:50:51     30s] Read in 275 nets
[08/13 16:50:51     30s] Read in 2 special nets, 2 routed
[08/13 16:50:51     30s] Read in 98 terminals
[08/13 16:50:51     30s] 2 nets selected.
[08/13 16:50:51     30s] 
[08/13 16:50:51     30s] Begin power routing ...
[08/13 16:50:51     30s] CPU time for VDD FollowPin 0 seconds
[08/13 16:50:51     30s] CPU time for VSS FollowPin 0 seconds
[08/13 16:50:51     30s]   Number of Core ports routed: 464
[08/13 16:50:51     30s]   Number of Followpin connections: 232
[08/13 16:50:51     30s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3847.00 megs.
[08/13 16:50:51     30s] 
[08/13 16:50:51     30s] 
[08/13 16:50:51     30s] 
[08/13 16:50:51     30s]  Begin updating DB with routing results ...
[08/13 16:50:51     30s]  Updating DB with 0 via definition ...
[08/13 16:50:51     30s] route_special created 696 wires.
[08/13 16:50:51     30s] ViaGen created 12528 vias, deleted 0 via to avoid violation.
[08/13 16:50:51     30s] +--------+----------------+----------------+
[08/13 16:50:51     30s] |  Layer |     Created    |     Deleted    |
[08/13 16:50:51     30s] +--------+----------------+----------------+
[08/13 16:50:51     30s] | metal1 |       696      |       NA       |
[08/13 16:50:51     30s] |  via1  |      1392      |        0       |
[08/13 16:50:51     30s] |  via2  |      1392      |        0       |
[08/13 16:50:51     30s] |  via3  |      1392      |        0       |
[08/13 16:50:51     30s] |  via4  |      1392      |        0       |
[08/13 16:50:51     30s] |  via5  |      1392      |        0       |
[08/13 16:50:51     30s] |  via6  |      1392      |        0       |
[08/13 16:50:51     30s] |  via7  |      1392      |        0       |
[08/13 16:50:51     30s] |  via8  |      1392      |        0       |
[08/13 16:50:51     30s] |  via9  |      1392      |        0       |
[08/13 16:50:51     30s] +--------+----------------+----------------+
[08/13 16:50:51     30s] #% End route_special (date=08/13 16:50:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=1663.9M, current mem=1655.9M)
[08/13 16:50:51     30s] @file 3:
[08/13 16:50:51     30s] #@ End verbose source: _3_Sroute.tcl
[08/13 16:50:51     30s] @innovus 16> set_power_analysis_mode -reset
[08/13 16:51:42     32s] set_power_analysis_mode -method static -analysis_view nangate_view_setup -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[08/13 16:51:42     32s] ** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.
[08/13 16:51:42     32s] 
[08/13 16:51:52     32s] set_power_output_dir -reset
[08/13 16:51:52     32s] set_power_output_dir -reset
[08/13 16:51:52     32s] @innovus 17> set_power_output_dir ./run1
[08/13 16:51:52     32s] set_power_output_dir ./run1
[08/13 16:51:52     32s] @innovus 18> set_default_switching_activity -reset
[08/13 16:51:52     32s] set_default_switching_activity -reset
[08/13 16:51:52     32s] @innovus 19> set_default_switching_activity -input_activity 0.2 -period 10.0
[08/13 16:51:52     32s] set_default_switching_activity -input_activity 0.2 -period 10.0
[08/13 16:51:52     32s] ** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.
[08/13 16:51:52     32s] 
[08/13 16:51:52     32s] 'set_default_switching_activity' finished successfully.
[08/13 16:51:52     32s] @innovus 20> read_activity_file -reset
[08/13 16:51:52     32s] read_activity_file -reset
[08/13 16:51:52     32s] @innovus 21> set_power -reset
[08/13 16:51:52     32s] set_power -reset
[08/13 16:51:52     32s] @innovus 22> set_powerup_analysis -reset
[08/13 16:51:52     32s] set_dynamic_power_simulation -reset
[08/13 16:51:52     32s] set_dynamic_power_simulation -reset
[08/13 16:51:52     32s] @innovus 23> report_power -rail_analysis_format VS -outfile ./run1/top.rpt
[08/13 16:51:52     32s] report_power -rail_analysis_format VS -out_file ./run1/top.rpt
[08/13 16:51:52     32s] env CDS_WORKAREA is set to /home/lunayang/Documents/Many-Core-SIMD-Research/Work_128
[08/13 16:51:52     32s] 
[08/13 16:51:52     32s] Power Net Detected:
[08/13 16:51:52     32s]         Voltage	    Name
[08/13 16:51:52     32s]              0V	    VSS
[08/13 16:51:52     32s]           0.95V	    VDD
[08/13 16:51:52     32s] Using Power View: nangate_view_setup.
[08/13 16:51:52     32s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 16:51:52     33s] AAE DB initialization (MEM=2336.39 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/13 16:51:52     33s] #################################################################################
[08/13 16:51:52     33s] # Design Stage: PreRoute
[08/13 16:51:52     33s] # Design Name: top
[08/13 16:51:52     33s] # Design Mode: 45nm
[08/13 16:51:52     33s] # Analysis Mode: MMMC Non-OCV 
[08/13 16:51:52     33s] # Parasitics Mode: No SPEF/RCDB 
[08/13 16:51:52     33s] # Signoff Settings: SI Off 
[08/13 16:51:52     33s] #################################################################################
[08/13 16:51:53     34s] Calculate delays in BcWc mode...
[08/13 16:51:53     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 2477.6M, InitMEM = 2477.6M)
[08/13 16:51:53     34s] Start delay calculation (fullDC) (1 T). (MEM=2477.55)
[08/13 16:51:53     34s] Start AAE Lib Loading. (MEM=2489.07)
[08/13 16:51:53     34s] End AAE Lib Loading. (MEM=2508.15 CPU=0:00:00.0 Real=0:00:00.0)
[08/13 16:51:53     34s] End AAE Lib Interpolated Model. (MEM=2508.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 16:51:56     37s] Total number of fetched objects 45125
[08/13 16:51:56     37s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 16:51:56     37s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 16:51:56     37s] End delay calculation. (MEM=2626.12 CPU=0:00:02.8 REAL=0:00:02.0)
[08/13 16:51:56     37s] End delay calculation (fullDC). (MEM=2626.12 CPU=0:00:03.3 REAL=0:00:03.0)
[08/13 16:51:56     37s] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 2626.1M) ***
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] Begin Power Analysis
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s]              0V	    VSS
[08/13 16:51:57     38s]           0.95V	    VDD
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] Begin Processing Timing Library for Power Calculation
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1859.84MB/4163.54MB/1859.84MB)
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] Begin Processing Power Net/Grid for Power Calculation
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1859.84MB/4163.54MB/1859.84MB)
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] Begin Processing Timing Window Data for Power Calculation
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] clk(657.895MHz) CK: assigning clock clk to net clk
[08/13 16:51:57     38s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1865.43MB/4163.54MB/1865.43MB)
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] Begin Processing User Attributes
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1865.43MB/4163.54MB/1865.43MB)
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] Begin Processing Signal Activity
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] Starting Levelizing
[08/13 16:51:57     38s] 2025-Aug-13 16:51:57 (2025-Aug-13 23:51:57 GMT)
[08/13 16:51:57     38s] 2025-Aug-13 16:51:57 (2025-Aug-13 23:51:57 GMT): 10%
[08/13 16:51:57     38s] 2025-Aug-13 16:51:57 (2025-Aug-13 23:51:57 GMT): 20%
[08/13 16:51:57     38s] 2025-Aug-13 16:51:57 (2025-Aug-13 23:51:57 GMT): 30%
[08/13 16:51:57     38s] 2025-Aug-13 16:51:57 (2025-Aug-13 23:51:57 GMT): 40%
[08/13 16:51:57     38s] 2025-Aug-13 16:51:57 (2025-Aug-13 23:51:57 GMT): 50%
[08/13 16:51:57     38s] 2025-Aug-13 16:51:57 (2025-Aug-13 23:51:57 GMT): 60%
[08/13 16:51:57     38s] 2025-Aug-13 16:51:57 (2025-Aug-13 23:51:57 GMT): 70%
[08/13 16:51:57     38s] 2025-Aug-13 16:51:57 (2025-Aug-13 23:51:57 GMT): 80%
[08/13 16:51:57     38s] 2025-Aug-13 16:51:57 (2025-Aug-13 23:51:57 GMT): 90%
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] Finished Levelizing
[08/13 16:51:57     38s] 2025-Aug-13 16:51:57 (2025-Aug-13 23:51:57 GMT)
[08/13 16:51:57     38s] 
[08/13 16:51:57     38s] Starting Activity Propagation
[08/13 16:51:57     38s] 2025-Aug-13 16:51:57 (2025-Aug-13 23:51:57 GMT)
[08/13 16:51:58     38s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT): 10%
[08/13 16:51:58     38s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT): 20%
[08/13 16:51:58     38s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT): 30%
[08/13 16:51:58     38s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT): 40%
[08/13 16:51:58     39s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT): 50%
[08/13 16:51:58     39s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT): 60%
[08/13 16:51:58     39s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT): 70%
[08/13 16:51:58     39s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT): 80%
[08/13 16:51:58     39s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT): 90%
[08/13 16:51:58     39s] 
[08/13 16:51:58     39s] Finished Activity Propagation
[08/13 16:51:58     39s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT)
[08/13 16:51:58     39s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1872.02MB/4163.54MB/1872.02MB)
[08/13 16:51:58     39s] 
[08/13 16:51:58     39s] Begin Power Computation
[08/13 16:51:58     39s] 
[08/13 16:51:58     39s]       ----------------------------------------------------------
[08/13 16:51:58     39s]       # of cell(s) missing both power/leakage table: 0
[08/13 16:51:58     39s]       # of cell(s) missing power table: 0
[08/13 16:51:58     39s]       # of cell(s) missing leakage table: 0
[08/13 16:51:58     39s]       ----------------------------------------------------------
[08/13 16:51:58     39s] 
[08/13 16:51:58     39s] 
[08/13 16:51:58     39s] 
[08/13 16:51:58     39s] Starting Calculating power
[08/13 16:51:58     39s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT)
[08/13 16:51:58     39s]  ... Calculating switching power
[08/13 16:51:58     39s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT): 10%
[08/13 16:51:58     39s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT): 20%
[08/13 16:51:58     39s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT): 30%
[08/13 16:51:58     39s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT): 40%
[08/13 16:51:58     39s] 2025-Aug-13 16:51:58 (2025-Aug-13 23:51:58 GMT): 50%
[08/13 16:51:58     39s]  ... Calculating internal and leakage power
[08/13 16:51:59     39s] 2025-Aug-13 16:51:59 (2025-Aug-13 23:51:59 GMT): 60%
[08/13 16:51:59     40s] 2025-Aug-13 16:51:59 (2025-Aug-13 23:51:59 GMT): 70%
[08/13 16:52:00     40s] 2025-Aug-13 16:52:00 (2025-Aug-13 23:52:00 GMT): 80%
[08/13 16:52:00     41s] 2025-Aug-13 16:52:00 (2025-Aug-13 23:52:00 GMT): 90%
[08/13 16:52:00     41s] 
[08/13 16:52:00     41s] Finished Calculating power
[08/13 16:52:00     41s] 2025-Aug-13 16:52:00 (2025-Aug-13 23:52:00 GMT)
[08/13 16:52:00     41s]       # of MSMV cell(s) missing power_level: 0
[08/13 16:52:00     41s] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1872.62MB/4171.54MB/1872.62MB)
[08/13 16:52:00     41s] 
[08/13 16:52:00     41s] Begin Processing User Attributes
[08/13 16:52:00     41s] 
[08/13 16:52:00     41s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1872.62MB/4171.54MB/1872.62MB)
[08/13 16:52:00     41s] 
[08/13 16:52:00     41s] Ended Power Analysis: (cpu=0:00:02, real=0:00:03, mem(process/total/peak)=1872.62MB/4171.54MB/1872.62MB)
[08/13 16:52:00     41s] 
[08/13 16:52:00     41s] Begin Boundary Leakage Calculation
[08/13 16:52:00     41s] Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
[08/13 16:52:00     41s] mem(process/total/peak)=1872.62MB/4171.54MB/1872.62MB)
[08/13 16:52:00     41s] Begin Static Power Report Generation
[08/13 16:52:01     41s] *



[08/13 16:52:01     41s] Total Power
[08/13 16:52:01     41s] -----------------------------------------------------------------------------------------
[08/13 16:52:01     41s] Total Internal Power:       41.15269523 	   65.9057%
[08/13 16:52:01     41s] Total Switching Power:      20.95534302 	   33.5598%
[08/13 16:52:01     41s] Total Leakage Power:         0.33374593 	    0.5345%
[08/13 16:52:01     41s] Total Power:                62.44178418
[08/13 16:52:01     41s] -----------------------------------------------------------------------------------------
[08/13 16:52:01     41s] *
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] Total Power
[08/13 16:52:01     41s] -----------------------------------------------------------------------------------------
[08/13 16:52:01     41s] Total Internal Power:       41.15269523 	   65.9057%
[08/13 16:52:01     41s] Total Switching Power:      20.95534302 	   33.5598%
[08/13 16:52:01     41s] Total Leakage Power:         0.33374593 	    0.5345%
[08/13 16:52:01     41s] Total Power:                62.44178418
[08/13 16:52:01     41s] -----------------------------------------------------------------------------------------
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell OR2_X2 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell AOI21_X2 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell AND2_X2 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell DFFRS_X1 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell DFFR_X1 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell OAI22_X2 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell OAI221_X2 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell HA_X1 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell OR3_X1 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell OAI211_X1 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell BUF_X2 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell NOR2_X1 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell DFFR_X2 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell OAI221_X4 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell BUF_X8 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell FA_X1 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell OAI221_X1 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell INV_X8 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell OR2_X1 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (VOLTUS_POWR-3424): Cell AOI211_X1 has no power pin defined in LEF/PGV.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] ** WARN:  (EMS-27): Message (VOLTUS_POWR-3424) has exceeded the current message display limit of 20.
[08/13 16:52:01     41s] To increase the message display limit, refer to the product command reference manual.
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[08/13 16:52:01     41s] mem(process/total/peak)=1888.12MB/4186.79MB/1888.12MB)
[08/13 16:52:01     41s] 
[08/13 16:52:01     41s] Begin Creating Binary Database
[08/13 16:52:02     42s] Ended Creating Binary Database: (cpu=0:00:00, real=0:00:00,
[08/13 16:52:02     42s] mem(process/total/peak)=2404.88MB/4957.21MB/2404.88MB)
[08/13 16:52:02     42s] 
[08/13 16:52:02     42s] Output file is ./run1/top.rpt
[08/13 16:52:02     42s] @innovus 24> source _4_placement.tcl 

[08/13 16:53:28     45s] #@ Begin verbose source (pre): source _4_placement.tcl 
[08/13 16:53:28     45s] @@file 1: place_opt_design 
[08/13 16:53:28     45s] **INFO: User settings:
[08/13 16:53:34     51s] setDelayCalMode -engine                        aae
[08/13 16:53:34     51s] design_process_node                            45
[08/13 16:53:34     51s] extract_rc_coupling_cap_threshold              0.1
[08/13 16:53:34     51s] extract_rc_relative_cap_threshold              1.0
[08/13 16:53:34     51s] extract_rc_total_cap_threshold                 0.0
[08/13 16:53:34     51s] getDelayCalMode -engine                        aae
[08/13 16:53:34     51s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:51.1/0:09:33.8 (0.1), mem = 3411.8M
[08/13 16:53:34     51s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[08/13 16:53:34     51s] 'set_default_switching_activity' finished successfully.
[08/13 16:53:34     51s] *** Starting GigaPlace ***
[08/13 16:53:34     51s] #optDebug: fT-E <X 2 3 1 0>
[08/13 16:53:34     51s] #optDebug: fT-E <X 2 3 1 0>
[08/13 16:53:34     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:3411.8M, EPOCH TIME: 1755129214.113012
[08/13 16:53:34     51s] Processing tracks to init pin-track alignment.
[08/13 16:53:34     51s] z: 2, totalTracks: 1
[08/13 16:53:34     51s] z: 4, totalTracks: 1
[08/13 16:53:34     51s] z: 6, totalTracks: 1
[08/13 16:53:34     51s] z: 8, totalTracks: 1
[08/13 16:53:34     51s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:53:34     51s] All LLGs are deleted
[08/13 16:53:34     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:53:34     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:53:34     51s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3411.8M, EPOCH TIME: 1755129214.120963
[08/13 16:53:34     51s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3409.8M, EPOCH TIME: 1755129214.121121
[08/13 16:53:34     51s] # Building top llgBox search-tree.
[08/13 16:53:34     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3409.8M, EPOCH TIME: 1755129214.126570
[08/13 16:53:34     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:53:34     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:53:34     51s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3409.8M, EPOCH TIME: 1755129214.127170
[08/13 16:53:34     51s] Max number of tech site patterns supported in site array is 256.
[08/13 16:53:34     51s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 16:53:34     51s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3409.8M, EPOCH TIME: 1755129214.129596
[08/13 16:53:34     51s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 16:53:34     51s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[08/13 16:53:34     51s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.002, MEM:3409.8M, EPOCH TIME: 1755129214.131177
[08/13 16:53:34     51s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 16:53:34     51s] SiteArray: use 2,072,576 bytes
[08/13 16:53:34     51s] SiteArray: current memory after site array memory allocation 3411.8M
[08/13 16:53:34     51s] SiteArray: FP blocked sites are writable
[08/13 16:53:34     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 16:53:34     51s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3411.8M, EPOCH TIME: 1755129214.135183
[08/13 16:53:34     51s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.006, REAL:0.006, MEM:3411.8M, EPOCH TIME: 1755129214.141416
[08/13 16:53:34     51s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 16:53:34     51s] Atter site array init, number of instance map data is 0.
[08/13 16:53:34     51s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.017, REAL:0.017, MEM:3411.8M, EPOCH TIME: 1755129214.144490
[08/13 16:53:34     51s] 
[08/13 16:53:34     51s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:53:34     51s] OPERPROF:     Starting CMU at level 3, MEM:3411.8M, EPOCH TIME: 1755129214.146395
[08/13 16:53:34     51s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3411.8M, EPOCH TIME: 1755129214.148010
[08/13 16:53:34     51s] 
[08/13 16:53:34     51s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 16:53:34     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:3411.8M, EPOCH TIME: 1755129214.149758
[08/13 16:53:34     51s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3411.8M, EPOCH TIME: 1755129214.149792
[08/13 16:53:34     51s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.013, REAL:0.013, MEM:2647.8M, EPOCH TIME: 1755129214.162914
[08/13 16:53:34     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2647.8MB).
[08/13 16:53:34     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.055, REAL:0.055, MEM:2647.8M, EPOCH TIME: 1755129214.168197
[08/13 16:53:34     51s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2647.8M, EPOCH TIME: 1755129214.168211
[08/13 16:53:34     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:53:34     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:53:34     51s] All LLGs are deleted
[08/13 16:53:34     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:53:34     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:53:34     51s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2647.8M, EPOCH TIME: 1755129214.178465
[08/13 16:53:34     51s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2647.8M, EPOCH TIME: 1755129214.178505
[08/13 16:53:34     51s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.011, REAL:0.011, MEM:2647.8M, EPOCH TIME: 1755129214.178859
[08/13 16:53:34     51s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.1/0:09:33.9 (0.1), mem = 2647.8M
[08/13 16:53:34     51s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/13 16:53:34     51s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 4231, percentage of missing scan cell = 0.00% (0 / 4231)
[08/13 16:53:34     51s] no activity file in design. spp won't run.
[08/13 16:53:34     51s] #Start colorize_geometry on Wed Aug 13 16:53:34 2025
[08/13 16:53:34     51s] #
[08/13 16:53:34     51s] ### Time Record (colorize_geometry) is installed.
[08/13 16:53:34     51s] ### Time Record (Pre Callback) is installed.
[08/13 16:53:34     51s] ### Time Record (Pre Callback) is uninstalled.
[08/13 16:53:34     51s] ### Time Record (DB Import) is installed.
[08/13 16:53:34     51s] #create default rule from bind_ndr_rule rule=0x7fda202e1c90 0x7fd9c1e94018
[08/13 16:53:34     51s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=239350062 placement=984943660 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[08/13 16:53:34     51s] ### Time Record (DB Import) is uninstalled.
[08/13 16:53:34     51s] ### Time Record (DB Export) is installed.
[08/13 16:53:34     51s] Extracting standard cell pins and blockage ...... 
[08/13 16:53:34     51s] Pin and blockage extraction finished
[08/13 16:53:34     51s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=239350062 placement=984943660 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[08/13 16:53:34     51s] ### Time Record (DB Export) is uninstalled.
[08/13 16:53:34     51s] ### Time Record (Post Callback) is installed.
[08/13 16:53:34     51s] ### Time Record (Post Callback) is uninstalled.
[08/13 16:53:34     51s] #
[08/13 16:53:34     51s] #colorize_geometry statistics:
[08/13 16:53:34     51s] #Cpu time = 00:00:00
[08/13 16:53:34     51s] #Elapsed time = 00:00:00
[08/13 16:53:34     51s] #Increased memory = -13.66 (MB)
[08/13 16:53:34     51s] #Total memory = 1857.49 (MB)
[08/13 16:53:34     51s] #Peak memory = 2405.70 (MB)
[08/13 16:53:34     51s] #Number of warnings = 0
[08/13 16:53:34     51s] #Total number of warnings = 0
[08/13 16:53:34     51s] #Number of fails = 0
[08/13 16:53:34     51s] #Total number of fails = 0
[08/13 16:53:34     51s] #Complete colorize_geometry on Wed Aug 13 16:53:34 2025
[08/13 16:53:34     51s] #
[08/13 16:53:34     51s] ### Time Record (colorize_geometry) is uninstalled.
[08/13 16:53:34     51s] ### 
[08/13 16:53:34     51s] ###   Scalability Statistics
[08/13 16:53:34     51s] ### 
[08/13 16:53:34     51s] ### ------------------------+----------------+----------------+----------------+
[08/13 16:53:34     51s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[08/13 16:53:34     51s] ### ------------------------+----------------+----------------+----------------+
[08/13 16:53:34     51s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[08/13 16:53:34     51s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[08/13 16:53:34     51s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[08/13 16:53:34     51s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[08/13 16:53:34     51s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[08/13 16:53:34     51s] ### ------------------------+----------------+----------------+----------------+
[08/13 16:53:34     51s] ### 
[08/13 16:53:34     51s] {MMLU 0 0 43243}
[08/13 16:53:34     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.6 mem=2629.3M
[08/13 16:53:34     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.6 mem=2629.3M
[08/13 16:53:34     51s] *** Start delete_buffer_trees ***
[08/13 16:53:35     52s] Info: Detect buffers to remove automatically.
[08/13 16:53:35     52s] Analyzing netlist ...
[08/13 16:53:35     52s] Updating netlist
[08/13 16:53:35     52s] 
[08/13 16:53:35     52s] *summary: 509 instances (buffers/inverters) removed
[08/13 16:53:35     52s] *** Finish delete_buffer_trees (0:00:01.2) ***
[08/13 16:53:35     52s] Effort level <high> specified for tdgp_reg2reg_default path_group
[08/13 16:53:35     52s] Info: 1 threads available for lower-level modules during optimization.
[08/13 16:53:35     52s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2653.9M, EPOCH TIME: 1755129215.909507
[08/13 16:53:35     52s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2653.9M, EPOCH TIME: 1755129215.909918
[08/13 16:53:35     52s] Deleted 0 physical inst  (cell - / prefix -).
[08/13 16:53:35     52s] INFO: #ExclusiveGroups=0
[08/13 16:53:35     52s] INFO: There are no Exclusive Groups.
[08/13 16:53:35     52s] No user-set net weight.
[08/13 16:53:35     52s] Net fanout histogram:
[08/13 16:53:35     52s] 2		: 30457 (71.2%) nets
[08/13 16:53:35     52s] no activity file in design. spp won't run.
[08/13 16:53:35     52s] 3		: 6424 (15.0%) nets
[08/13 16:53:35     52s] 4     -	14	: 5648 (13.2%) nets
[08/13 16:53:35     52s] 15    -	39	: 233 (0.5%) nets
[08/13 16:53:35     52s] 40    -	79	: 0 (0.0%) nets
[08/13 16:53:35     52s] 80    -	159	: 10 (0.0%) nets
[08/13 16:53:35     52s] 160   -	319	: 0 (0.0%) nets
[08/13 16:53:35     52s] 320   -	639	: 5 (0.0%) nets
[08/13 16:53:35     52s] 640   -	1279	: 2 (0.0%) nets
[08/13 16:53:35     52s] 1280  -	2559	: 1 (0.0%) nets
[08/13 16:53:35     52s] 2560  -	5119	: 2 (0.0%) nets
[08/13 16:53:35     52s] 5120+		: 0 (0.0%) nets
[08/13 16:53:35     52s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[08/13 16:53:35     52s] Scan chains were not defined.
[08/13 16:53:35     52s] Processing tracks to init pin-track alignment.
[08/13 16:53:35     52s] z: 2, totalTracks: 1
[08/13 16:53:35     52s] z: 4, totalTracks: 1
[08/13 16:53:35     52s] z: 6, totalTracks: 1
[08/13 16:53:35     52s] z: 8, totalTracks: 1
[08/13 16:53:35     52s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:53:35     52s] All LLGs are deleted
[08/13 16:53:35     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:53:35     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:53:35     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2653.9M, EPOCH TIME: 1755129215.930477
[08/13 16:53:35     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2653.9M, EPOCH TIME: 1755129215.930533
[08/13 16:53:35     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2653.9M, EPOCH TIME: 1755129215.936802
[08/13 16:53:35     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:53:35     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:53:35     52s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2653.9M, EPOCH TIME: 1755129215.936959
[08/13 16:53:35     52s] Max number of tech site patterns supported in site array is 256.
[08/13 16:53:35     52s] #std cell=34698 (0 fixed + 34698 movable) #buf cell=0 #inv cell=3426 #block=0 (0 floating + 0 preplaced)
[08/13 16:53:35     52s] #ioInst=0 #net=42782 #term=143617 #term/net=3.36, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=275
[08/13 16:53:35     52s] stdCell: 34698 single + 0 double + 0 multi
[08/13 16:53:35     52s] Total standard cell length = 52.5515 (mm), area = 0.0736 (mm^2)
[08/13 16:53:35     52s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 16:53:35     52s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2653.9M, EPOCH TIME: 1755129215.939546
[08/13 16:53:35     52s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 16:53:35     52s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[08/13 16:53:35     52s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.002, MEM:2653.9M, EPOCH TIME: 1755129215.941408
[08/13 16:53:35     52s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 16:53:35     52s] SiteArray: use 2,072,576 bytes
[08/13 16:53:35     52s] SiteArray: current memory after site array memory allocation 2653.9M
[08/13 16:53:35     52s] SiteArray: FP blocked sites are writable
[08/13 16:53:35     52s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 16:53:35     52s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2653.9M, EPOCH TIME: 1755129215.946693
[08/13 16:53:35     52s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.007, REAL:0.007, MEM:2653.9M, EPOCH TIME: 1755129215.953262
[08/13 16:53:35     52s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 16:53:35     52s] Atter site array init, number of instance map data is 0.
[08/13 16:53:35     52s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.020, MEM:2653.9M, EPOCH TIME: 1755129215.956644
[08/13 16:53:35     52s] 
[08/13 16:53:35     52s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:53:35     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:2653.9M, EPOCH TIME: 1755129215.959927
[08/13 16:53:35     52s] 
[08/13 16:53:35     52s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:53:35     52s] Average module density = 0.696.
[08/13 16:53:35     52s] Density for the design = 0.696.
[08/13 16:53:35     52s]        = stdcell_area 276587 sites (73572 um^2) / alloc_area 397320 sites (105687 um^2).
[08/13 16:53:35     52s] Pin Density = 0.3615.
[08/13 16:53:35     52s]             = total # of pins 143617 / total area 397320.
[08/13 16:53:35     52s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2653.9M, EPOCH TIME: 1755129215.967051
[08/13 16:53:35     52s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.003, REAL:0.003, MEM:2653.9M, EPOCH TIME: 1755129215.970013
[08/13 16:53:35     52s] OPERPROF: Starting pre-place ADS at level 1, MEM:2653.9M, EPOCH TIME: 1755129215.971656
[08/13 16:53:35     52s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2653.9M, EPOCH TIME: 1755129215.979493
[08/13 16:53:35     52s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2653.9M, EPOCH TIME: 1755129215.979532
[08/13 16:53:35     52s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2653.9M, EPOCH TIME: 1755129215.979600
[08/13 16:53:35     52s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2653.9M, EPOCH TIME: 1755129215.979616
[08/13 16:53:35     52s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2653.9M, EPOCH TIME: 1755129215.979635
[08/13 16:53:35     52s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.002, REAL:0.002, MEM:2653.9M, EPOCH TIME: 1755129215.981158
[08/13 16:53:35     52s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2653.9M, EPOCH TIME: 1755129215.981194
[08/13 16:53:35     52s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2653.9M, EPOCH TIME: 1755129215.981568
[08/13 16:53:35     52s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.002, REAL:0.002, MEM:2653.9M, EPOCH TIME: 1755129215.981584
[08/13 16:53:35     52s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.002, REAL:0.002, MEM:2653.9M, EPOCH TIME: 1755129215.981715
[08/13 16:53:35     52s] ADSU 0.696 -> 0.725. site 397320.000 -> 381323.200. GS 11.200
[08/13 16:53:35     52s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.026, REAL:0.026, MEM:2653.9M, EPOCH TIME: 1755129215.997326
[08/13 16:53:35     52s] OPERPROF: Starting spMPad at level 1, MEM:2635.9M, EPOCH TIME: 1755129215.998541
[08/13 16:53:35     52s] OPERPROF:   Starting spContextMPad at level 2, MEM:2635.9M, EPOCH TIME: 1755129215.999273
[08/13 16:53:35     52s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2635.9M, EPOCH TIME: 1755129215.999302
[08/13 16:53:35     52s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:2635.9M, EPOCH TIME: 1755129215.999318
[08/13 16:53:36     52s] Initial padding reaches pin density 0.667 for top
[08/13 16:53:36     52s] InitPadU 0.725 -> 0.838 for top
[08/13 16:53:36     52s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2635.9M, EPOCH TIME: 1755129216.033751
[08/13 16:53:36     52s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.003, REAL:0.003, MEM:2635.9M, EPOCH TIME: 1755129216.036306
[08/13 16:53:36     53s] === lastAutoLevel = 9 
[08/13 16:53:36     53s] OPERPROF: Starting spInitNetWt at level 1, MEM:2635.9M, EPOCH TIME: 1755129216.045050
[08/13 16:53:36     53s] no activity file in design. spp won't run.
[08/13 16:53:36     53s] [spp] 0
[08/13 16:53:36     53s] [adp] 0:1:1:3
[08/13 16:53:36     53s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.006, REAL:0.006, MEM:2635.9M, EPOCH TIME: 1755129216.051019
[08/13 16:53:36     53s] no activity file in design. spp won't run.
[08/13 16:53:36     53s] no activity file in design. spp won't run.
[08/13 16:53:36     53s] Clock gating cells determined by native netlist tracing.
[08/13 16:53:36     53s] OPERPROF: Starting npMain at level 1, MEM:2635.9M, EPOCH TIME: 1755129216.053704
[08/13 16:53:37     53s] OPERPROF:   Starting npPlace at level 2, MEM:2683.2M, EPOCH TIME: 1755129217.121441
[08/13 16:53:37     53s] Iteration  1: Total net bbox = 1.296e-07 (9.83e-08 3.13e-08)
[08/13 16:53:37     53s]               Est.  stn bbox = 1.387e-07 (1.05e-07 3.35e-08)
[08/13 16:53:37     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2719.2M
[08/13 16:53:37     53s] Iteration  2: Total net bbox = 1.296e-07 (9.83e-08 3.13e-08)
[08/13 16:53:37     53s]               Est.  stn bbox = 1.387e-07 (1.05e-07 3.35e-08)
[08/13 16:53:37     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2719.2M
[08/13 16:53:37     53s] OPERPROF:     Starting InitSKP at level 3, MEM:2724.4M, EPOCH TIME: 1755129217.176815
[08/13 16:53:37     53s] 
[08/13 16:53:37     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 16:53:37     53s] TLC MultiMap info (StdDelay):
[08/13 16:53:37     53s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 16:53:37     53s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 16:53:37     53s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 16:53:37     53s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 16:53:37     53s]  Setting StdDelay to: 8.5ps
[08/13 16:53:37     53s] 
[08/13 16:53:37     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 16:53:37     53s] 
[08/13 16:53:37     53s] TimeStamp Deleting Cell Server Begin ...
[08/13 16:53:37     53s] 
[08/13 16:53:37     53s] TimeStamp Deleting Cell Server End ...
[08/13 16:53:37     53s] 
[08/13 16:53:37     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 16:53:37     53s] TLC MultiMap info (StdDelay):
[08/13 16:53:37     53s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 16:53:37     53s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 16:53:37     53s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 16:53:37     53s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 16:53:37     53s]  Setting StdDelay to: 8.5ps
[08/13 16:53:37     53s] 
[08/13 16:53:37     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 16:53:37     53s] 
[08/13 16:53:37     53s] TimeStamp Deleting Cell Server Begin ...
[08/13 16:53:37     53s] 
[08/13 16:53:37     53s] TimeStamp Deleting Cell Server End ...
[08/13 16:53:37     53s] 
[08/13 16:53:37     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 16:53:37     53s] TLC MultiMap info (StdDelay):
[08/13 16:53:37     53s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 16:53:37     53s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 16:53:37     53s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 16:53:37     53s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 16:53:37     53s]  Setting StdDelay to: 8.5ps
[08/13 16:53:37     53s] 
[08/13 16:53:37     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 16:53:40     56s] OPERPROF:     Finished InitSKP at level 3, CPU:3.773, REAL:3.785, MEM:2863.9M, EPOCH TIME: 1755129220.961798
[08/13 16:53:40     56s] *** Finished SKP initialization (cpu=0:00:03.8, real=0:00:03.0)***
[08/13 16:53:41     57s] exp_mt_sequential is set from setPlaceMode option to 1
[08/13 16:53:41     57s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[08/13 16:53:41     57s] place_exp_mt_interval set to default 32
[08/13 16:53:41     57s] place_exp_mt_interval_bias (first half) set to default 0.750000
[08/13 16:53:44     60s] Iteration  3: Total net bbox = 2.126e+04 (1.20e+04 9.31e+03)
[08/13 16:53:44     60s]               Est.  stn bbox = 2.403e+04 (1.35e+04 1.05e+04)
[08/13 16:53:44     60s]               cpu = 0:00:07.4 real = 0:00:07.0 mem = 3003.5M
[08/13 16:53:59     75s] Iteration  4: Total net bbox = 2.273e+05 (1.06e+05 1.21e+05)
[08/13 16:53:59     75s]               Est.  stn bbox = 2.734e+05 (1.29e+05 1.45e+05)
[08/13 16:53:59     75s]               cpu = 0:00:14.7 real = 0:00:15.0 mem = 3086.4M
[08/13 16:53:59     75s] Iteration  5: Total net bbox = 2.273e+05 (1.06e+05 1.21e+05)
[08/13 16:53:59     75s]               Est.  stn bbox = 2.734e+05 (1.29e+05 1.45e+05)
[08/13 16:53:59     75s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3086.4M
[08/13 16:53:59     75s] OPERPROF:   Finished npPlace at level 2, CPU:22.115, REAL:22.505, MEM:3086.4M, EPOCH TIME: 1755129239.626242
[08/13 16:53:59     75s] OPERPROF: Finished npMain at level 1, CPU:22.208, REAL:23.599, MEM:3086.4M, EPOCH TIME: 1755129239.652545
[08/13 16:53:59     75s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3086.4M, EPOCH TIME: 1755129239.659013
[08/13 16:53:59     75s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/13 16:53:59     75s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.007, REAL:0.007, MEM:3086.4M, EPOCH TIME: 1755129239.665724
[08/13 16:53:59     75s] OPERPROF: Starting npMain at level 1, MEM:3086.4M, EPOCH TIME: 1755129239.667591
[08/13 16:53:59     75s] OPERPROF:   Starting npPlace at level 2, MEM:3086.4M, EPOCH TIME: 1755129239.798918
[08/13 16:54:12     88s] Iteration  6: Total net bbox = 2.353e+05 (1.11e+05 1.24e+05)
[08/13 16:54:12     88s]               Est.  stn bbox = 2.844e+05 (1.36e+05 1.49e+05)
[08/13 16:54:12     88s]               cpu = 0:00:12.6 real = 0:00:13.0 mem = 3012.0M
[08/13 16:54:12     88s] OPERPROF:   Finished npPlace at level 2, CPU:12.657, REAL:12.901, MEM:3012.0M, EPOCH TIME: 1755129252.699955
[08/13 16:54:12     88s] OPERPROF: Finished npMain at level 1, CPU:12.814, REAL:13.061, MEM:3012.0M, EPOCH TIME: 1755129252.728120
[08/13 16:54:12     88s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3012.0M, EPOCH TIME: 1755129252.729609
[08/13 16:54:12     88s] 
[08/13 16:54:12     88s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/13 16:54:12     88s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:3012.0M, EPOCH TIME: 1755129252.731974
[08/13 16:54:12     88s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3012.0M, EPOCH TIME: 1755129252.732496
[08/13 16:54:12     88s] Starting Early Global Route rough congestion estimation: mem = 3012.0M
[08/13 16:54:12     88s] (I)      ==================== Layers =====================
[08/13 16:54:12     88s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:54:12     88s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 16:54:12     88s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:54:12     88s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 16:54:12     88s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 16:54:12     88s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 16:54:12     88s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 16:54:12     88s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 16:54:12     88s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 16:54:12     88s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 16:54:12     88s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 16:54:12     88s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 16:54:12     88s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 16:54:12     88s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 16:54:12     88s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 16:54:12     88s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 16:54:12     88s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 16:54:12     88s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 16:54:12     88s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 16:54:12     88s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 16:54:12     88s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 16:54:12     88s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 16:54:12     88s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:54:12     88s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 16:54:12     88s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 16:54:12     88s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 16:54:12     88s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:54:12     88s] (I)      Started Import and model ( Curr Mem: 3011.98 MB )
[08/13 16:54:12     88s] (I)      Default pattern map key = top_default.
[08/13 16:54:12     88s] (I)      == Non-default Options ==
[08/13 16:54:12     88s] (I)      Print mode                                         : 2
[08/13 16:54:12     88s] (I)      Stop if highly congested                           : false
[08/13 16:54:12     88s] (I)      Maximum routing layer                              : 10
[08/13 16:54:12     88s] (I)      Assign partition pins                              : false
[08/13 16:54:12     88s] (I)      Support large GCell                                : true
[08/13 16:54:12     88s] (I)      Number of threads                                  : 1
[08/13 16:54:12     88s] (I)      Number of rows per GCell                           : 15
[08/13 16:54:12     88s] (I)      Max num rows per GCell                             : 32
[08/13 16:54:12     88s] (I)      Method to set GCell size                           : row
[08/13 16:54:12     88s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 16:54:12     88s] (I)      Use row-based GCell size
[08/13 16:54:12     88s] (I)      Use row-based GCell align
[08/13 16:54:12     88s] (I)      layer 0 area = 0
[08/13 16:54:12     88s] (I)      layer 1 area = 0
[08/13 16:54:12     88s] (I)      layer 2 area = 0
[08/13 16:54:12     88s] (I)      layer 3 area = 0
[08/13 16:54:12     88s] (I)      layer 4 area = 0
[08/13 16:54:12     88s] (I)      layer 5 area = 0
[08/13 16:54:12     88s] (I)      layer 6 area = 0
[08/13 16:54:12     88s] (I)      layer 7 area = 0
[08/13 16:54:12     88s] (I)      layer 8 area = 0
[08/13 16:54:12     88s] (I)      layer 9 area = 0
[08/13 16:54:12     88s] (I)      GCell unit size   : 2800
[08/13 16:54:12     88s] (I)      GCell multiplier  : 15
[08/13 16:54:12     88s] (I)      GCell row height  : 2800
[08/13 16:54:12     88s] (I)      Actual row height : 2800
[08/13 16:54:12     88s] (I)      GCell align ref   : 20140 20160
[08/13 16:54:12     88s] [NR-eGR] Track table information for default rule: 
[08/13 16:54:12     88s] [NR-eGR] metal1 has single uniform track structure
[08/13 16:54:12     88s] [NR-eGR] metal2 has single uniform track structure
[08/13 16:54:12     88s] [NR-eGR] metal3 has single uniform track structure
[08/13 16:54:12     88s] [NR-eGR] metal4 has single uniform track structure
[08/13 16:54:12     88s] [NR-eGR] metal5 has single uniform track structure
[08/13 16:54:12     88s] [NR-eGR] metal6 has single uniform track structure
[08/13 16:54:12     88s] [NR-eGR] metal7 has single uniform track structure
[08/13 16:54:12     88s] [NR-eGR] metal8 has single uniform track structure
[08/13 16:54:12     88s] [NR-eGR] metal9 has single uniform track structure
[08/13 16:54:12     88s] [NR-eGR] metal10 has single uniform track structure
[08/13 16:54:12     88s] (I)      ============== Default via ===============
[08/13 16:54:12     88s] (I)      +---+------------------+-----------------+
[08/13 16:54:12     88s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 16:54:12     88s] (I)      +---+------------------+-----------------+
[08/13 16:54:12     88s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 16:54:12     88s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 16:54:12     88s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 16:54:12     88s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 16:54:12     88s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 16:54:12     88s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 16:54:12     88s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 16:54:12     88s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 16:54:12     88s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 16:54:12     88s] (I)      +---+------------------+-----------------+
[08/13 16:54:12     88s] [NR-eGR] Read 23728 PG shapes
[08/13 16:54:12     88s] [NR-eGR] Read 0 clock shapes
[08/13 16:54:12     88s] [NR-eGR] Read 0 other shapes
[08/13 16:54:12     88s] [NR-eGR] #Routing Blockages  : 0
[08/13 16:54:12     88s] [NR-eGR] #Instance Blockages : 0
[08/13 16:54:12     88s] [NR-eGR] #PG Blockages       : 23728
[08/13 16:54:12     88s] [NR-eGR] #Halo Blockages     : 0
[08/13 16:54:12     88s] [NR-eGR] #Boundary Blockages : 0
[08/13 16:54:12     88s] [NR-eGR] #Clock Blockages    : 0
[08/13 16:54:12     88s] [NR-eGR] #Other Blockages    : 0
[08/13 16:54:12     88s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 16:54:12     88s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 16:54:12     88s] [NR-eGR] Read 42560 nets ( ignored 0 )
[08/13 16:54:12     88s] (I)      early_global_route_priority property id does not exist.
[08/13 16:54:12     88s] (I)      Read Num Blocks=23728  Num Prerouted Wires=0  Num CS=0
[08/13 16:54:12     88s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 16:54:12     88s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 0
[08/13 16:54:12     88s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 16:54:12     88s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 0
[08/13 16:54:12     88s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 16:54:12     88s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 16:54:12     88s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 16:54:12     88s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 16:54:12     88s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 16:54:12     88s] (I)      Number of ignored nets                =      0
[08/13 16:54:12     88s] (I)      Number of connected nets              =      0
[08/13 16:54:12     88s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 16:54:12     88s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/13 16:54:12     88s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 16:54:12     88s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 16:54:12     88s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 16:54:12     88s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 16:54:12     88s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 16:54:12     88s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 16:54:12     88s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 16:54:12     88s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/13 16:54:12     88s] (I)      Ndr track 0 does not exist
[08/13 16:54:12     88s] (I)      ---------------------Grid Graph Info--------------------
[08/13 16:54:12     88s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 16:54:12     88s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 16:54:12     88s] (I)      Site width          :   380  (dbu)
[08/13 16:54:12     88s] (I)      Row height          :  2800  (dbu)
[08/13 16:54:12     88s] (I)      GCell row height    :  2800  (dbu)
[08/13 16:54:12     88s] (I)      GCell width         : 42000  (dbu)
[08/13 16:54:12     88s] (I)      GCell height        : 42000  (dbu)
[08/13 16:54:12     88s] (I)      Grid                :    17    17    10
[08/13 16:54:12     88s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 16:54:12     88s] (I)      Vertical capacity   :     0 42000     0 42000     0 42000     0 42000     0 42000
[08/13 16:54:12     88s] (I)      Horizontal capacity :     0     0 42000     0 42000     0 42000     0 42000     0
[08/13 16:54:12     88s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 16:54:12     88s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 16:54:12     88s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 16:54:12     88s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 16:54:12     88s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 16:54:12     88s] (I)      Num tracks per GCell: 155.56 110.53 150.00 75.00 75.00 75.00 25.00 25.00 13.12 12.50
[08/13 16:54:12     88s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 16:54:12     88s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 16:54:12     88s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 16:54:12     88s] (I)      --------------------------------------------------------
[08/13 16:54:12     88s] 
[08/13 16:54:12     88s] [NR-eGR] ============ Routing rule table ============
[08/13 16:54:12     88s] [NR-eGR] Rule id: 0  Nets: 42560
[08/13 16:54:12     88s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 16:54:12     88s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 16:54:12     88s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 16:54:12     88s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:54:12     88s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:54:12     88s] [NR-eGR] ========================================
[08/13 16:54:12     88s] [NR-eGR] 
[08/13 16:54:12     88s] (I)      =============== Blocked Tracks ===============
[08/13 16:54:12     88s] (I)      +-------+---------+----------+---------------+
[08/13 16:54:12     88s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 16:54:12     88s] (I)      +-------+---------+----------+---------------+
[08/13 16:54:12     88s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 16:54:12     88s] (I)      |     2 |   31042 |     2080 |         6.70% |
[08/13 16:54:12     88s] (I)      |     3 |   41718 |     3016 |         7.23% |
[08/13 16:54:12     88s] (I)      |     4 |   21046 |     1520 |         7.22% |
[08/13 16:54:12     88s] (I)      |     5 |   20842 |     3016 |        14.47% |
[08/13 16:54:12     88s] (I)      |     6 |   21046 |     1712 |         8.13% |
[08/13 16:54:12     88s] (I)      |     7 |    6936 |     2554 |        36.82% |
[08/13 16:54:12     88s] (I)      |     8 |    7004 |      736 |        10.51% |
[08/13 16:54:12     88s] (I)      |     9 |    3638 |     1591 |        43.73% |
[08/13 16:54:12     88s] (I)      |    10 |    3502 |      493 |        14.08% |
[08/13 16:54:12     88s] (I)      +-------+---------+----------+---------------+
[08/13 16:54:12     88s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3011.98 MB )
[08/13 16:54:12     88s] (I)      Reset routing kernel
[08/13 16:54:12     88s] (I)      numLocalWires=174530  numGlobalNetBranches=29116  numLocalNetBranches=58548
[08/13 16:54:12     88s] (I)      totalPins=143120  totalGlobalPin=22287 (15.57%)
[08/13 16:54:12     88s] (I)      total 2D Cap : 151052 = (70242 H, 80810 V)
[08/13 16:54:12     88s] (I)      
[08/13 16:54:12     88s] (I)      ============  Phase 1a Route ============
[08/13 16:54:12     88s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/13 16:54:12     88s] (I)      Usage: 14403 = (7067 H, 7336 V) = (10.06% H, 9.08% V) = (1.484e+05um H, 1.541e+05um V)
[08/13 16:54:12     88s] (I)      
[08/13 16:54:12     88s] (I)      ============  Phase 1b Route ============
[08/13 16:54:12     88s] (I)      Usage: 14403 = (7067 H, 7336 V) = (10.06% H, 9.08% V) = (1.484e+05um H, 1.541e+05um V)
[08/13 16:54:12     88s] (I)      eGR overflow: 0.00% H + 0.00% V
[08/13 16:54:12     88s] 
[08/13 16:54:12     88s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 16:54:12     88s] Finished Early Global Route rough congestion estimation: mem = 3012.0M
[08/13 16:54:12     88s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.124, REAL:0.125, MEM:3012.0M, EPOCH TIME: 1755129252.857096
[08/13 16:54:12     88s] earlyGlobalRoute rough estimation gcell size 15 row height
[08/13 16:54:12     88s] OPERPROF: Starting CDPad at level 1, MEM:3012.0M, EPOCH TIME: 1755129252.857561
[08/13 16:54:12     88s] CDPadU 0.838 -> 0.838. R=0.725, N=34698, GS=21.000
[08/13 16:54:12     88s] OPERPROF: Finished CDPad at level 1, CPU:0.051, REAL:0.051, MEM:3012.0M, EPOCH TIME: 1755129252.908461
[08/13 16:54:12     88s] OPERPROF: Starting npMain at level 1, MEM:3012.0M, EPOCH TIME: 1755129252.909908
[08/13 16:54:13     88s] OPERPROF:   Starting npPlace at level 2, MEM:3012.0M, EPOCH TIME: 1755129253.040266
[08/13 16:54:13     88s] OPERPROF:   Finished npPlace at level 2, CPU:0.129, REAL:0.132, MEM:3017.6M, EPOCH TIME: 1755129253.172041
[08/13 16:54:13     88s] OPERPROF: Finished npMain at level 1, CPU:0.281, REAL:0.285, MEM:3017.6M, EPOCH TIME: 1755129253.195392
[08/13 16:54:13     88s] Global placement CDP skipped at cutLevel 7.
[08/13 16:54:13     88s] Iteration  7: Total net bbox = 3.763e+05 (1.76e+05 2.00e+05)
[08/13 16:54:13     88s]               Est.  stn bbox = 4.269e+05 (2.01e+05 2.26e+05)
[08/13 16:54:13     88s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 3017.6M
[08/13 16:54:13     88s] Iteration  8: Total net bbox = 3.763e+05 (1.76e+05 2.00e+05)
[08/13 16:54:13     88s]               Est.  stn bbox = 4.269e+05 (2.01e+05 2.26e+05)
[08/13 16:54:13     88s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3017.6M
[08/13 16:54:13     88s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3017.6M, EPOCH TIME: 1755129253.240519
[08/13 16:54:13     88s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/13 16:54:13     88s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:3017.6M, EPOCH TIME: 1755129253.242674
[08/13 16:54:13     88s] OPERPROF: Starting npMain at level 1, MEM:3017.6M, EPOCH TIME: 1755129253.244452
[08/13 16:54:13     88s] OPERPROF:   Starting npPlace at level 2, MEM:3017.6M, EPOCH TIME: 1755129253.376651
[08/13 16:54:26    101s] OPERPROF:   Finished npPlace at level 2, CPU:12.959, REAL:13.254, MEM:3009.3M, EPOCH TIME: 1755129266.630904
[08/13 16:54:26    101s] OPERPROF: Finished npMain at level 1, CPU:13.119, REAL:13.416, MEM:3009.3M, EPOCH TIME: 1755129266.660550
[08/13 16:54:26    101s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3009.3M, EPOCH TIME: 1755129266.662265
[08/13 16:54:26    101s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/13 16:54:26    101s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:3009.3M, EPOCH TIME: 1755129266.664622
[08/13 16:54:26    101s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3009.3M, EPOCH TIME: 1755129266.665172
[08/13 16:54:26    101s] Starting Early Global Route rough congestion estimation: mem = 3009.3M
[08/13 16:54:26    101s] (I)      ==================== Layers =====================
[08/13 16:54:26    101s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:54:26    101s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 16:54:26    101s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:54:26    101s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 16:54:26    101s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 16:54:26    101s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 16:54:26    101s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 16:54:26    101s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 16:54:26    101s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 16:54:26    101s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 16:54:26    101s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 16:54:26    101s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 16:54:26    101s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 16:54:26    101s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 16:54:26    101s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 16:54:26    101s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 16:54:26    101s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 16:54:26    101s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 16:54:26    101s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 16:54:26    101s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 16:54:26    101s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 16:54:26    101s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 16:54:26    101s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:54:26    101s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 16:54:26    101s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 16:54:26    101s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 16:54:26    101s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:54:26    101s] (I)      Started Import and model ( Curr Mem: 3009.30 MB )
[08/13 16:54:26    101s] (I)      Default pattern map key = top_default.
[08/13 16:54:26    101s] (I)      == Non-default Options ==
[08/13 16:54:26    101s] (I)      Print mode                                         : 2
[08/13 16:54:26    101s] (I)      Stop if highly congested                           : false
[08/13 16:54:26    101s] (I)      Maximum routing layer                              : 10
[08/13 16:54:26    101s] (I)      Assign partition pins                              : false
[08/13 16:54:26    101s] (I)      Support large GCell                                : true
[08/13 16:54:26    101s] (I)      Number of threads                                  : 1
[08/13 16:54:26    101s] (I)      Number of rows per GCell                           : 8
[08/13 16:54:26    101s] (I)      Max num rows per GCell                             : 32
[08/13 16:54:26    101s] (I)      Method to set GCell size                           : row
[08/13 16:54:26    101s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 16:54:26    101s] (I)      Use row-based GCell size
[08/13 16:54:26    101s] (I)      Use row-based GCell align
[08/13 16:54:26    101s] (I)      layer 0 area = 0
[08/13 16:54:26    101s] (I)      layer 1 area = 0
[08/13 16:54:26    101s] (I)      layer 2 area = 0
[08/13 16:54:26    101s] (I)      layer 3 area = 0
[08/13 16:54:26    101s] (I)      layer 4 area = 0
[08/13 16:54:26    101s] (I)      layer 5 area = 0
[08/13 16:54:26    101s] (I)      layer 6 area = 0
[08/13 16:54:26    101s] (I)      layer 7 area = 0
[08/13 16:54:26    101s] (I)      layer 8 area = 0
[08/13 16:54:26    101s] (I)      layer 9 area = 0
[08/13 16:54:26    101s] (I)      GCell unit size   : 2800
[08/13 16:54:26    101s] (I)      GCell multiplier  : 8
[08/13 16:54:26    101s] (I)      GCell row height  : 2800
[08/13 16:54:26    101s] (I)      Actual row height : 2800
[08/13 16:54:26    101s] (I)      GCell align ref   : 20140 20160
[08/13 16:54:26    101s] [NR-eGR] Track table information for default rule: 
[08/13 16:54:26    101s] [NR-eGR] metal1 has single uniform track structure
[08/13 16:54:26    101s] [NR-eGR] metal2 has single uniform track structure
[08/13 16:54:26    101s] [NR-eGR] metal3 has single uniform track structure
[08/13 16:54:26    101s] [NR-eGR] metal4 has single uniform track structure
[08/13 16:54:26    101s] [NR-eGR] metal5 has single uniform track structure
[08/13 16:54:26    101s] [NR-eGR] metal6 has single uniform track structure
[08/13 16:54:26    101s] [NR-eGR] metal7 has single uniform track structure
[08/13 16:54:26    101s] [NR-eGR] metal8 has single uniform track structure
[08/13 16:54:26    101s] [NR-eGR] metal9 has single uniform track structure
[08/13 16:54:26    101s] [NR-eGR] metal10 has single uniform track structure
[08/13 16:54:26    101s] (I)      ============== Default via ===============
[08/13 16:54:26    101s] (I)      +---+------------------+-----------------+
[08/13 16:54:26    101s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 16:54:26    101s] (I)      +---+------------------+-----------------+
[08/13 16:54:26    101s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 16:54:26    101s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 16:54:26    101s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 16:54:26    101s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 16:54:26    101s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 16:54:26    101s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 16:54:26    101s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 16:54:26    101s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 16:54:26    101s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 16:54:26    101s] (I)      +---+------------------+-----------------+
[08/13 16:54:26    101s] [NR-eGR] Read 23728 PG shapes
[08/13 16:54:26    101s] [NR-eGR] Read 0 clock shapes
[08/13 16:54:26    101s] [NR-eGR] Read 0 other shapes
[08/13 16:54:26    101s] [NR-eGR] #Routing Blockages  : 0
[08/13 16:54:26    101s] [NR-eGR] #Instance Blockages : 0
[08/13 16:54:26    101s] [NR-eGR] #PG Blockages       : 23728
[08/13 16:54:26    101s] [NR-eGR] #Halo Blockages     : 0
[08/13 16:54:26    101s] [NR-eGR] #Boundary Blockages : 0
[08/13 16:54:26    101s] [NR-eGR] #Clock Blockages    : 0
[08/13 16:54:26    101s] [NR-eGR] #Other Blockages    : 0
[08/13 16:54:26    101s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 16:54:26    101s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 16:54:26    101s] [NR-eGR] Read 42560 nets ( ignored 0 )
[08/13 16:54:26    101s] (I)      early_global_route_priority property id does not exist.
[08/13 16:54:26    101s] (I)      Read Num Blocks=23728  Num Prerouted Wires=0  Num CS=0
[08/13 16:54:26    101s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 16:54:26    101s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 0
[08/13 16:54:26    101s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 16:54:26    101s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 0
[08/13 16:54:26    101s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 16:54:26    101s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 16:54:26    101s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 16:54:26    101s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 16:54:26    101s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 16:54:26    101s] (I)      Number of ignored nets                =      0
[08/13 16:54:26    101s] (I)      Number of connected nets              =      0
[08/13 16:54:26    101s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 16:54:26    101s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/13 16:54:26    101s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 16:54:26    101s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 16:54:26    101s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 16:54:26    101s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 16:54:26    101s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 16:54:26    101s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 16:54:26    101s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 16:54:26    101s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/13 16:54:26    101s] (I)      Ndr track 0 does not exist
[08/13 16:54:26    101s] (I)      ---------------------Grid Graph Info--------------------
[08/13 16:54:26    101s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 16:54:26    101s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 16:54:26    101s] (I)      Site width          :   380  (dbu)
[08/13 16:54:26    101s] (I)      Row height          :  2800  (dbu)
[08/13 16:54:26    101s] (I)      GCell row height    :  2800  (dbu)
[08/13 16:54:26    101s] (I)      GCell width         : 22400  (dbu)
[08/13 16:54:26    101s] (I)      GCell height        : 22400  (dbu)
[08/13 16:54:26    101s] (I)      Grid                :    31    31    10
[08/13 16:54:26    101s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 16:54:26    101s] (I)      Vertical capacity   :     0 22400     0 22400     0 22400     0 22400     0 22400
[08/13 16:54:26    101s] (I)      Horizontal capacity :     0     0 22400     0 22400     0 22400     0 22400     0
[08/13 16:54:26    101s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 16:54:26    101s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 16:54:26    101s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 16:54:26    101s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 16:54:26    101s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 16:54:26    101s] (I)      Num tracks per GCell: 82.96 58.95 80.00 40.00 40.00 40.00 13.33 13.33  7.00  6.67
[08/13 16:54:26    101s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 16:54:26    101s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 16:54:26    101s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 16:54:26    101s] (I)      --------------------------------------------------------
[08/13 16:54:26    101s] 
[08/13 16:54:26    101s] [NR-eGR] ============ Routing rule table ============
[08/13 16:54:26    101s] [NR-eGR] Rule id: 0  Nets: 42560
[08/13 16:54:26    101s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 16:54:26    101s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 16:54:26    101s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 16:54:26    101s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:54:26    101s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:54:26    101s] [NR-eGR] ========================================
[08/13 16:54:26    101s] [NR-eGR] 
[08/13 16:54:26    101s] (I)      =============== Blocked Tracks ===============
[08/13 16:54:26    101s] (I)      +-------+---------+----------+---------------+
[08/13 16:54:26    101s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 16:54:26    101s] (I)      +-------+---------+----------+---------------+
[08/13 16:54:26    101s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 16:54:26    101s] (I)      |     2 |   56606 |     3900 |         6.89% |
[08/13 16:54:26    101s] (I)      |     3 |   76074 |     3016 |         3.96% |
[08/13 16:54:26    101s] (I)      |     4 |   38378 |     2850 |         7.43% |
[08/13 16:54:26    101s] (I)      |     5 |   38006 |     3016 |         7.94% |
[08/13 16:54:26    101s] (I)      |     6 |   38378 |     3210 |         8.36% |
[08/13 16:54:26    101s] (I)      |     7 |   12648 |     2631 |        20.80% |
[08/13 16:54:26    101s] (I)      |     8 |   12772 |     1380 |        10.80% |
[08/13 16:54:26    101s] (I)      |     9 |    6634 |     1934 |        29.15% |
[08/13 16:54:26    101s] (I)      |    10 |    6386 |      899 |        14.08% |
[08/13 16:54:26    101s] (I)      +-------+---------+----------+---------------+
[08/13 16:54:26    101s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3019.70 MB )
[08/13 16:54:26    101s] (I)      Reset routing kernel
[08/13 16:54:26    101s] (I)      numLocalWires=144571  numGlobalNetBranches=43236  numLocalNetBranches=29188
[08/13 16:54:26    101s] (I)      totalPins=143120  totalGlobalPin=47243 (33.01%)
[08/13 16:54:26    101s] (I)      total 2D Cap : 275451 = (128181 H, 147270 V)
[08/13 16:54:26    101s] (I)      
[08/13 16:54:26    101s] (I)      ============  Phase 1a Route ============
[08/13 16:54:26    101s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/13 16:54:26    101s] (I)      Usage: 34335 = (16639 H, 17696 V) = (12.98% H, 12.02% V) = (1.864e+05um H, 1.982e+05um V)
[08/13 16:54:26    101s] (I)      
[08/13 16:54:26    101s] (I)      ============  Phase 1b Route ============
[08/13 16:54:26    101s] (I)      Usage: 34335 = (16639 H, 17696 V) = (12.98% H, 12.02% V) = (1.864e+05um H, 1.982e+05um V)
[08/13 16:54:26    101s] (I)      eGR overflow: 0.00% H + 0.00% V
[08/13 16:54:26    101s] 
[08/13 16:54:26    101s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 16:54:26    101s] Finished Early Global Route rough congestion estimation: mem = 3019.7M
[08/13 16:54:26    101s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.128, REAL:0.128, MEM:3019.7M, EPOCH TIME: 1755129266.793377
[08/13 16:54:26    101s] earlyGlobalRoute rough estimation gcell size 8 row height
[08/13 16:54:26    101s] OPERPROF: Starting CDPad at level 1, MEM:3019.7M, EPOCH TIME: 1755129266.793870
[08/13 16:54:26    101s] CDPadU 0.838 -> 0.838. R=0.725, N=34698, GS=11.200
[08/13 16:54:26    101s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.051, MEM:3019.7M, EPOCH TIME: 1755129266.844650
[08/13 16:54:26    101s] OPERPROF: Starting npMain at level 1, MEM:3019.7M, EPOCH TIME: 1755129266.846010
[08/13 16:54:26    101s] OPERPROF:   Starting npPlace at level 2, MEM:3019.7M, EPOCH TIME: 1755129266.978471
[08/13 16:54:27    102s] OPERPROF:   Finished npPlace at level 2, CPU:0.127, REAL:0.129, MEM:3008.7M, EPOCH TIME: 1755129267.107824
[08/13 16:54:27    102s] OPERPROF: Finished npMain at level 1, CPU:0.282, REAL:0.286, MEM:3008.7M, EPOCH TIME: 1755129267.131869
[08/13 16:54:27    102s] Global placement CDP skipped at cutLevel 9.
[08/13 16:54:27    102s] Iteration  9: Total net bbox = 4.529e+05 (2.12e+05 2.41e+05)
[08/13 16:54:27    102s]               Est.  stn bbox = 5.172e+05 (2.45e+05 2.73e+05)
[08/13 16:54:27    102s]               cpu = 0:00:13.6 real = 0:00:14.0 mem = 3008.7M
[08/13 16:54:27    102s] Iteration 10: Total net bbox = 4.529e+05 (2.12e+05 2.41e+05)
[08/13 16:54:27    102s]               Est.  stn bbox = 5.172e+05 (2.45e+05 2.73e+05)
[08/13 16:54:27    102s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3008.7M
[08/13 16:54:27    102s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3008.7M, EPOCH TIME: 1755129267.177876
[08/13 16:54:27    102s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/13 16:54:27    102s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:3008.7M, EPOCH TIME: 1755129267.180030
[08/13 16:54:27    102s] OPERPROF: Starting npMain at level 1, MEM:3008.7M, EPOCH TIME: 1755129267.181841
[08/13 16:54:27    102s] OPERPROF:   Starting npPlace at level 2, MEM:3008.7M, EPOCH TIME: 1755129267.314976
[08/13 16:54:37    111s] OPERPROF:   Finished npPlace at level 2, CPU:9.628, REAL:9.824, MEM:3012.7M, EPOCH TIME: 1755129277.139176
[08/13 16:54:37    111s] OPERPROF: Finished npMain at level 1, CPU:9.788, REAL:9.986, MEM:3012.7M, EPOCH TIME: 1755129277.168219
[08/13 16:54:37    111s] Legalizing MH Cells... 0 / 0 (level 6)
[08/13 16:54:37    111s] No instances found in the vector
[08/13 16:54:37    111s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3012.7M, DRC: 0)
[08/13 16:54:37    111s] 0 (out of 0) MH cells were successfully legalized.
[08/13 16:54:37    111s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3012.7M, EPOCH TIME: 1755129277.171100
[08/13 16:54:37    111s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/13 16:54:37    111s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:3012.7M, EPOCH TIME: 1755129277.173261
[08/13 16:54:37    111s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3012.7M, EPOCH TIME: 1755129277.173751
[08/13 16:54:37    111s] Starting Early Global Route rough congestion estimation: mem = 3012.7M
[08/13 16:54:37    111s] (I)      ==================== Layers =====================
[08/13 16:54:37    111s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:54:37    111s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 16:54:37    111s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:54:37    111s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 16:54:37    111s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 16:54:37    111s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 16:54:37    111s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 16:54:37    111s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 16:54:37    111s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 16:54:37    111s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 16:54:37    111s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 16:54:37    111s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 16:54:37    111s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 16:54:37    111s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 16:54:37    111s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 16:54:37    111s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 16:54:37    111s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 16:54:37    111s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 16:54:37    111s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 16:54:37    111s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 16:54:37    111s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 16:54:37    111s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 16:54:37    111s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:54:37    111s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 16:54:37    111s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 16:54:37    111s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 16:54:37    111s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:54:37    111s] (I)      Started Import and model ( Curr Mem: 3012.68 MB )
[08/13 16:54:37    111s] (I)      Default pattern map key = top_default.
[08/13 16:54:37    112s] (I)      == Non-default Options ==
[08/13 16:54:37    112s] (I)      Print mode                                         : 2
[08/13 16:54:37    112s] (I)      Stop if highly congested                           : false
[08/13 16:54:37    112s] (I)      Maximum routing layer                              : 10
[08/13 16:54:37    112s] (I)      Assign partition pins                              : false
[08/13 16:54:37    112s] (I)      Support large GCell                                : true
[08/13 16:54:37    112s] (I)      Number of threads                                  : 1
[08/13 16:54:37    112s] (I)      Number of rows per GCell                           : 4
[08/13 16:54:37    112s] (I)      Max num rows per GCell                             : 32
[08/13 16:54:37    112s] (I)      Method to set GCell size                           : row
[08/13 16:54:37    112s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 16:54:37    112s] (I)      Use row-based GCell size
[08/13 16:54:37    112s] (I)      Use row-based GCell align
[08/13 16:54:37    112s] (I)      layer 0 area = 0
[08/13 16:54:37    112s] (I)      layer 1 area = 0
[08/13 16:54:37    112s] (I)      layer 2 area = 0
[08/13 16:54:37    112s] (I)      layer 3 area = 0
[08/13 16:54:37    112s] (I)      layer 4 area = 0
[08/13 16:54:37    112s] (I)      layer 5 area = 0
[08/13 16:54:37    112s] (I)      layer 6 area = 0
[08/13 16:54:37    112s] (I)      layer 7 area = 0
[08/13 16:54:37    112s] (I)      layer 8 area = 0
[08/13 16:54:37    112s] (I)      layer 9 area = 0
[08/13 16:54:37    112s] (I)      GCell unit size   : 2800
[08/13 16:54:37    112s] (I)      GCell multiplier  : 4
[08/13 16:54:37    112s] (I)      GCell row height  : 2800
[08/13 16:54:37    112s] (I)      Actual row height : 2800
[08/13 16:54:37    112s] (I)      GCell align ref   : 20140 20160
[08/13 16:54:37    112s] [NR-eGR] Track table information for default rule: 
[08/13 16:54:37    112s] [NR-eGR] metal1 has single uniform track structure
[08/13 16:54:37    112s] [NR-eGR] metal2 has single uniform track structure
[08/13 16:54:37    112s] [NR-eGR] metal3 has single uniform track structure
[08/13 16:54:37    112s] [NR-eGR] metal4 has single uniform track structure
[08/13 16:54:37    112s] [NR-eGR] metal5 has single uniform track structure
[08/13 16:54:37    112s] [NR-eGR] metal6 has single uniform track structure
[08/13 16:54:37    112s] [NR-eGR] metal7 has single uniform track structure
[08/13 16:54:37    112s] [NR-eGR] metal8 has single uniform track structure
[08/13 16:54:37    112s] [NR-eGR] metal9 has single uniform track structure
[08/13 16:54:37    112s] [NR-eGR] metal10 has single uniform track structure
[08/13 16:54:37    112s] (I)      ============== Default via ===============
[08/13 16:54:37    112s] (I)      +---+------------------+-----------------+
[08/13 16:54:37    112s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 16:54:37    112s] (I)      +---+------------------+-----------------+
[08/13 16:54:37    112s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 16:54:37    112s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 16:54:37    112s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 16:54:37    112s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 16:54:37    112s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 16:54:37    112s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 16:54:37    112s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 16:54:37    112s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 16:54:37    112s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 16:54:37    112s] (I)      +---+------------------+-----------------+
[08/13 16:54:37    112s] [NR-eGR] Read 23728 PG shapes
[08/13 16:54:37    112s] [NR-eGR] Read 0 clock shapes
[08/13 16:54:37    112s] [NR-eGR] Read 0 other shapes
[08/13 16:54:37    112s] [NR-eGR] #Routing Blockages  : 0
[08/13 16:54:37    112s] [NR-eGR] #Instance Blockages : 0
[08/13 16:54:37    112s] [NR-eGR] #PG Blockages       : 23728
[08/13 16:54:37    112s] [NR-eGR] #Halo Blockages     : 0
[08/13 16:54:37    112s] [NR-eGR] #Boundary Blockages : 0
[08/13 16:54:37    112s] [NR-eGR] #Clock Blockages    : 0
[08/13 16:54:37    112s] [NR-eGR] #Other Blockages    : 0
[08/13 16:54:37    112s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 16:54:37    112s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 16:54:37    112s] [NR-eGR] Read 42560 nets ( ignored 0 )
[08/13 16:54:37    112s] (I)      early_global_route_priority property id does not exist.
[08/13 16:54:37    112s] (I)      Read Num Blocks=23728  Num Prerouted Wires=0  Num CS=0
[08/13 16:54:37    112s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 16:54:37    112s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 0
[08/13 16:54:37    112s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 16:54:37    112s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 0
[08/13 16:54:37    112s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 16:54:37    112s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 16:54:37    112s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 16:54:37    112s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 16:54:37    112s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 16:54:37    112s] (I)      Number of ignored nets                =      0
[08/13 16:54:37    112s] (I)      Number of connected nets              =      0
[08/13 16:54:37    112s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 16:54:37    112s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/13 16:54:37    112s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 16:54:37    112s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 16:54:37    112s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 16:54:37    112s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 16:54:37    112s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 16:54:37    112s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 16:54:37    112s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 16:54:37    112s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/13 16:54:37    112s] (I)      Ndr track 0 does not exist
[08/13 16:54:37    112s] (I)      ---------------------Grid Graph Info--------------------
[08/13 16:54:37    112s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 16:54:37    112s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 16:54:37    112s] (I)      Site width          :   380  (dbu)
[08/13 16:54:37    112s] (I)      Row height          :  2800  (dbu)
[08/13 16:54:37    112s] (I)      GCell row height    :  2800  (dbu)
[08/13 16:54:37    112s] (I)      GCell width         : 11200  (dbu)
[08/13 16:54:37    112s] (I)      GCell height        : 11200  (dbu)
[08/13 16:54:37    112s] (I)      Grid                :    62    62    10
[08/13 16:54:37    112s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 16:54:37    112s] (I)      Vertical capacity   :     0 11200     0 11200     0 11200     0 11200     0 11200
[08/13 16:54:37    112s] (I)      Horizontal capacity :     0     0 11200     0 11200     0 11200     0 11200     0
[08/13 16:54:37    112s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 16:54:37    112s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 16:54:37    112s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 16:54:37    112s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 16:54:37    112s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 16:54:37    112s] (I)      Num tracks per GCell: 41.48 29.47 40.00 20.00 20.00 20.00  6.67  6.67  3.50  3.33
[08/13 16:54:37    112s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 16:54:37    112s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 16:54:37    112s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 16:54:37    112s] (I)      --------------------------------------------------------
[08/13 16:54:37    112s] 
[08/13 16:54:37    112s] [NR-eGR] ============ Routing rule table ============
[08/13 16:54:37    112s] [NR-eGR] Rule id: 0  Nets: 42560
[08/13 16:54:37    112s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 16:54:37    112s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 16:54:37    112s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 16:54:37    112s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:54:37    112s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:54:37    112s] [NR-eGR] ========================================
[08/13 16:54:37    112s] [NR-eGR] 
[08/13 16:54:37    112s] (I)      =============== Blocked Tracks ===============
[08/13 16:54:37    112s] (I)      +-------+---------+----------+---------------+
[08/13 16:54:37    112s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 16:54:37    112s] (I)      +-------+---------+----------+---------------+
[08/13 16:54:37    112s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 16:54:37    112s] (I)      |     2 |  113212 |     7670 |         6.77% |
[08/13 16:54:37    112s] (I)      |     3 |  152148 |     3480 |         2.29% |
[08/13 16:54:37    112s] (I)      |     4 |   76756 |     5605 |         7.30% |
[08/13 16:54:37    112s] (I)      |     5 |   76012 |     3712 |         4.88% |
[08/13 16:54:37    112s] (I)      |     6 |   76756 |     6313 |         8.22% |
[08/13 16:54:37    112s] (I)      |     7 |   25296 |     3404 |        13.46% |
[08/13 16:54:37    112s] (I)      |     8 |   25544 |     2714 |        10.62% |
[08/13 16:54:37    112s] (I)      |     9 |   13268 |     3053 |        23.01% |
[08/13 16:54:37    112s] (I)      |    10 |   12772 |     1769 |        13.85% |
[08/13 16:54:37    112s] (I)      +-------+---------+----------+---------------+
[08/13 16:54:37    112s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3023.07 MB )
[08/13 16:54:37    112s] (I)      Reset routing kernel
[08/13 16:54:37    112s] (I)      numLocalWires=103755  numGlobalNetBranches=35645  numLocalNetBranches=16377
[08/13 16:54:37    112s] (I)      totalPins=143120  totalGlobalPin=76418 (53.39%)
[08/13 16:54:37    112s] (I)      total 2D Cap : 551188 = (256911 H, 294277 V)
[08/13 16:54:37    112s] (I)      
[08/13 16:54:37    112s] (I)      ============  Phase 1a Route ============
[08/13 16:54:37    112s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/13 16:54:37    112s] (I)      Usage: 71627 = (34781 H, 36846 V) = (13.54% H, 12.52% V) = (1.948e+05um H, 2.063e+05um V)
[08/13 16:54:37    112s] (I)      
[08/13 16:54:37    112s] (I)      ============  Phase 1b Route ============
[08/13 16:54:37    112s] (I)      Usage: 71627 = (34781 H, 36846 V) = (13.54% H, 12.52% V) = (1.948e+05um H, 2.063e+05um V)
[08/13 16:54:37    112s] (I)      eGR overflow: 0.00% H + 0.00% V
[08/13 16:54:37    112s] 
[08/13 16:54:37    112s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 16:54:37    112s] Finished Early Global Route rough congestion estimation: mem = 3023.1M
[08/13 16:54:37    112s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.141, REAL:0.141, MEM:3023.1M, EPOCH TIME: 1755129277.315025
[08/13 16:54:37    112s] earlyGlobalRoute rough estimation gcell size 4 row height
[08/13 16:54:37    112s] OPERPROF: Starting CDPad at level 1, MEM:3023.1M, EPOCH TIME: 1755129277.315507
[08/13 16:54:37    112s] CDPadU 0.838 -> 0.840. R=0.725, N=34698, GS=5.600
[08/13 16:54:37    112s] OPERPROF: Finished CDPad at level 1, CPU:0.058, REAL:0.059, MEM:3023.1M, EPOCH TIME: 1755129277.374254
[08/13 16:54:37    112s] OPERPROF: Starting npMain at level 1, MEM:3023.1M, EPOCH TIME: 1755129277.375606
[08/13 16:54:37    112s] OPERPROF:   Starting npPlace at level 2, MEM:3023.1M, EPOCH TIME: 1755129277.508341
[08/13 16:54:37    112s] OPERPROF:   Finished npPlace at level 2, CPU:0.125, REAL:0.127, MEM:3014.1M, EPOCH TIME: 1755129277.635510
[08/13 16:54:37    112s] OPERPROF: Finished npMain at level 1, CPU:0.280, REAL:0.285, MEM:3014.1M, EPOCH TIME: 1755129277.660237
[08/13 16:54:37    112s] Global placement CDP skipped at cutLevel 11.
[08/13 16:54:37    112s] Iteration 11: Total net bbox = 4.587e+05 (2.16e+05 2.42e+05)
[08/13 16:54:37    112s]               Est.  stn bbox = 5.239e+05 (2.49e+05 2.74e+05)
[08/13 16:54:37    112s]               cpu = 0:00:10.3 real = 0:00:10.0 mem = 3014.1M
[08/13 16:54:37    112s] Iteration 12: Total net bbox = 4.587e+05 (2.16e+05 2.42e+05)
[08/13 16:54:37    112s]               Est.  stn bbox = 5.239e+05 (2.49e+05 2.74e+05)
[08/13 16:54:37    112s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3014.1M
[08/13 16:54:37    112s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3014.1M, EPOCH TIME: 1755129277.706781
[08/13 16:54:37    112s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/13 16:54:37    112s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:3014.1M, EPOCH TIME: 1755129277.708920
[08/13 16:54:37    112s] Legalizing MH Cells... 0 / 0 (level 9)
[08/13 16:54:37    112s] No instances found in the vector
[08/13 16:54:37    112s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3014.1M, DRC: 0)
[08/13 16:54:37    112s] 0 (out of 0) MH cells were successfully legalized.
[08/13 16:54:37    112s] OPERPROF: Starting npMain at level 1, MEM:3014.1M, EPOCH TIME: 1755129277.710531
[08/13 16:54:37    112s] OPERPROF:   Starting npPlace at level 2, MEM:3014.1M, EPOCH TIME: 1755129277.839254
[08/13 16:54:53    128s] GP RA stats: MHOnly 0 nrInst 34698 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[08/13 16:54:59    133s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:3058.7M, EPOCH TIME: 1755129299.100153
[08/13 16:54:59    133s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:3058.7M, EPOCH TIME: 1755129299.100257
[08/13 16:54:59    133s] OPERPROF:   Finished npPlace at level 2, CPU:20.833, REAL:21.263, MEM:3042.7M, EPOCH TIME: 1755129299.102206
[08/13 16:54:59    133s] OPERPROF: Finished npMain at level 1, CPU:20.990, REAL:21.422, MEM:3026.7M, EPOCH TIME: 1755129299.132105
[08/13 16:54:59    133s] Iteration 13: Total net bbox = 4.519e+05 (2.13e+05 2.39e+05)
[08/13 16:54:59    133s]               Est.  stn bbox = 5.147e+05 (2.44e+05 2.70e+05)
[08/13 16:54:59    133s]               cpu = 0:00:21.0 real = 0:00:22.0 mem = 3026.7M
[08/13 16:54:59    133s] [adp] clock
[08/13 16:54:59    133s] [adp] weight, nr nets, wire length
[08/13 16:54:59    133s] [adp]      0        1  666.476000
[08/13 16:54:59    133s] [adp] data
[08/13 16:54:59    133s] [adp] weight, nr nets, wire length
[08/13 16:54:59    133s] [adp]      0    42781  451209.259500
[08/13 16:54:59    133s] [adp] 0.000000|0.000000|0.000000
[08/13 16:54:59    133s] Iteration 14: Total net bbox = 4.519e+05 (2.13e+05 2.39e+05)
[08/13 16:54:59    133s]               Est.  stn bbox = 5.147e+05 (2.44e+05 2.70e+05)
[08/13 16:54:59    133s] Clear WL Bound Manager after Global Placement... 
[08/13 16:54:59    133s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3026.7M
[08/13 16:54:59    133s] Finished Global Placement (cpu=0:01:21, real=0:01:23, mem=3026.7M)
[08/13 16:54:59    133s] Keep Tdgp Graph and DB for later use
[08/13 16:54:59    133s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[08/13 16:54:59    133s] Saved padding area to DB
[08/13 16:54:59    133s] All LLGs are deleted
[08/13 16:54:59    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:54:59    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:54:59    133s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3026.7M, EPOCH TIME: 1755129299.204516
[08/13 16:54:59    133s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3026.7M, EPOCH TIME: 1755129299.204583
[08/13 16:54:59    133s] Solver runtime cpu: 0:01:11 real: 0:01:13
[08/13 16:54:59    133s] Core Placement runtime cpu: 0:01:20 real: 0:01:23
[08/13 16:54:59    133s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/13 16:54:59    133s] Type 'man IMPSP-9025' for more detail.
[08/13 16:54:59    133s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3026.7M, EPOCH TIME: 1755129299.205477
[08/13 16:54:59    133s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3026.7M, EPOCH TIME: 1755129299.205518
[08/13 16:54:59    133s] Processing tracks to init pin-track alignment.
[08/13 16:54:59    133s] z: 2, totalTracks: 1
[08/13 16:54:59    133s] z: 4, totalTracks: 1
[08/13 16:54:59    133s] z: 6, totalTracks: 1
[08/13 16:54:59    133s] z: 8, totalTracks: 1
[08/13 16:54:59    133s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:54:59    133s] All LLGs are deleted
[08/13 16:54:59    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:54:59    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:54:59    133s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3026.7M, EPOCH TIME: 1755129299.213186
[08/13 16:54:59    133s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3026.7M, EPOCH TIME: 1755129299.213230
[08/13 16:54:59    133s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3026.7M, EPOCH TIME: 1755129299.218663
[08/13 16:54:59    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:54:59    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:54:59    133s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3026.7M, EPOCH TIME: 1755129299.219265
[08/13 16:54:59    133s] Max number of tech site patterns supported in site array is 256.
[08/13 16:54:59    133s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 16:54:59    133s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3026.7M, EPOCH TIME: 1755129299.222657
[08/13 16:54:59    133s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 16:54:59    133s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 16:54:59    133s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.004, REAL:0.004, MEM:3026.7M, EPOCH TIME: 1755129299.226328
[08/13 16:54:59    133s] Fast DP-INIT is on for default
[08/13 16:54:59    133s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 16:54:59    133s] Atter site array init, number of instance map data is 0.
[08/13 16:54:59    133s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.012, REAL:0.012, MEM:3026.7M, EPOCH TIME: 1755129299.231587
[08/13 16:54:59    133s] 
[08/13 16:54:59    133s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:54:59    133s] OPERPROF:       Starting CMU at level 4, MEM:3026.7M, EPOCH TIME: 1755129299.234156
[08/13 16:54:59    133s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3026.7M, EPOCH TIME: 1755129299.235350
[08/13 16:54:59    133s] 
[08/13 16:54:59    133s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 16:54:59    133s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.019, REAL:0.019, MEM:3026.7M, EPOCH TIME: 1755129299.237256
[08/13 16:54:59    133s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3026.7M, EPOCH TIME: 1755129299.237290
[08/13 16:54:59    133s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3026.7M, EPOCH TIME: 1755129299.237639
[08/13 16:54:59    133s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3026.7MB).
[08/13 16:54:59    133s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.039, REAL:0.040, MEM:3026.7M, EPOCH TIME: 1755129299.245226
[08/13 16:54:59    133s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.039, REAL:0.040, MEM:3026.7M, EPOCH TIME: 1755129299.245251
[08/13 16:54:59    133s] TDRefine: refinePlace mode is spiral
[08/13 16:54:59    133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.1
[08/13 16:54:59    133s] OPERPROF: Starting RefinePlace at level 1, MEM:3026.7M, EPOCH TIME: 1755129299.245309
[08/13 16:54:59    133s] *** Starting place_detail (0:02:14 mem=3026.7M) ***
[08/13 16:54:59    133s] Total net bbox length = 4.519e+05 (2.126e+05 2.393e+05) (ext = 1.280e+05)
[08/13 16:54:59    133s] 
[08/13 16:54:59    133s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:54:59    133s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 16:54:59    133s] (I)      Default pattern map key = top_default.
[08/13 16:54:59    133s] (I)      Default pattern map key = top_default.
[08/13 16:54:59    133s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3026.7M, EPOCH TIME: 1755129299.273549
[08/13 16:54:59    133s] Starting refinePlace ...
[08/13 16:54:59    133s] (I)      Default pattern map key = top_default.
[08/13 16:54:59    133s] (I)      Default pattern map key = top_default.
[08/13 16:54:59    133s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3026.7M, EPOCH TIME: 1755129299.309406
[08/13 16:54:59    133s] DDP initSite1 nrRow 231 nrJob 231
[08/13 16:54:59    133s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3026.7M, EPOCH TIME: 1755129299.309455
[08/13 16:54:59    133s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3026.7M, EPOCH TIME: 1755129299.309652
[08/13 16:54:59    133s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3026.7M, EPOCH TIME: 1755129299.309666
[08/13 16:54:59    133s] DDP markSite nrRow 231 nrJob 231
[08/13 16:54:59    133s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3026.7M, EPOCH TIME: 1755129299.310206
[08/13 16:54:59    133s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3026.7M, EPOCH TIME: 1755129299.310220
[08/13 16:54:59    133s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/13 16:54:59    133s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3026.7M, EPOCH TIME: 1755129299.318155
[08/13 16:54:59    133s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3026.7M, EPOCH TIME: 1755129299.318189
[08/13 16:54:59    133s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.003, REAL:0.003, MEM:3026.7M, EPOCH TIME: 1755129299.321320
[08/13 16:54:59    133s] ** Cut row section cpu time 0:00:00.0.
[08/13 16:54:59    133s]  ** Cut row section real time 0:00:00.0.
[08/13 16:54:59    133s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.003, REAL:0.003, MEM:3026.7M, EPOCH TIME: 1755129299.321384
[08/13 16:54:59    134s]   Spread Effort: high, standalone mode, useDDP on.
[08/13 16:54:59    134s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=3026.7MB) @(0:02:14 - 0:02:14).
[08/13 16:54:59    134s] Move report: preRPlace moves 34694 insts, mean move: 0.15 um, max move: 4.02 um 
[08/13 16:54:59    134s] 	Max move on inst (U26363): (188.59, 29.68) --> (189.81, 32.48)
[08/13 16:54:59    134s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[08/13 16:54:59    134s] wireLenOptFixPriorityInst 0 inst fixed
[08/13 16:54:59    134s] Placement tweakage begins.
[08/13 16:54:59    134s] wire length = 4.231e+05
[08/13 16:55:01    135s] wire length = 4.023e+05
[08/13 16:55:01    135s] Placement tweakage ends.
[08/13 16:55:01    135s] Move report: tweak moves 6789 insts, mean move: 1.70 um, max move: 24.11 um 
[08/13 16:55:01    135s] 	Max move on inst (U18431): (223.82, 243.88) --> (222.11, 221.48)
[08/13 16:55:01    135s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.8, real=0:00:02.0, mem=3044.2MB) @(0:02:14 - 0:02:16).
[08/13 16:55:01    135s] 
[08/13 16:55:01    135s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 16:55:01    136s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 16:55:01    136s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 16:55:01    136s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 16:55:01    136s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 16:55:01    136s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 16:55:01    136s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3012.2MB) @(0:02:16 - 0:02:16).
[08/13 16:55:01    136s] Move report: Detail placement moves 34696 insts, mean move: 0.44 um, max move: 24.15 um 
[08/13 16:55:01    136s] 	Max move on inst (U18431): (223.86, 243.88) --> (222.11, 221.48)
[08/13 16:55:01    136s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 3012.2MB
[08/13 16:55:01    136s] Statistics of distance of Instance movement in refine placement:
[08/13 16:55:01    136s]   maximum (X+Y) =        24.15 um
[08/13 16:55:01    136s]   inst (U18431) with max move: (223.857, 243.88) -> (222.11, 221.48)
[08/13 16:55:01    136s]   mean    (X+Y) =         0.44 um
[08/13 16:55:01    136s] Total instances flipped for legalization: 1
[08/13 16:55:01    136s] Summary Report:
[08/13 16:55:01    136s] Instances move: 34696 (out of 34698 movable)
[08/13 16:55:01    136s] Instances flipped: 1
[08/13 16:55:01    136s] Mean displacement: 0.44 um
[08/13 16:55:01    136s] Max displacement: 24.15 um [08/13 16:55:01    136s] Total instances moved : 34696
(Instance: U18431) (223.857, 243.88) -> (222.11, 221.48)
[08/13 16:55:01    136s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[08/13 16:55:01    136s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.590, REAL:2.580, MEM:3012.2M, EPOCH TIME: 1755129301.853337
[08/13 16:55:01    136s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:02.0, mem=3012.2MB) @(0:02:14 - 0:02:16).
[08/13 16:55:01    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.1
[08/13 16:55:01    136s] OPERPROF: Finished RefinePlace at level 1, CPU:2.626, REAL:2.617, MEM:3012.2M, EPOCH TIME: 1755129301.861856
[08/13 16:55:01    136s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3012.2M, EPOCH TIME: 1755129301.861877
[08/13 16:55:01    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34698).
[08/13 16:55:01    136s] Total net bbox length = 4.356e+05 (1.961e+05 2.395e+05) (ext = 1.276e+05)
[08/13 16:55:01    136s] Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 3012.2MB
[08/13 16:55:01    136s] *** Finished place_detail (0:02:16 mem=3012.2M) ***
[08/13 16:55:01    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:01    136s] All LLGs are deleted
[08/13 16:55:01    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:01    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:01    136s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3012.2M, EPOCH TIME: 1755129301.880887
[08/13 16:55:01    136s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3012.2M, EPOCH TIME: 1755129301.880958
[08/13 16:55:01    136s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.024, REAL:0.024, MEM:2917.2M, EPOCH TIME: 1755129301.886201
[08/13 16:55:01    136s] Processing tracks to init pin-track alignment.
[08/13 16:55:01    136s] z: 2, totalTracks: 1
[08/13 16:55:01    136s] z: 4, totalTracks: 1
[08/13 16:55:01    136s] z: 6, totalTracks: 1
[08/13 16:55:01    136s] z: 8, totalTracks: 1
[08/13 16:55:01    136s] *** Finished Initial Placement (cpu=0:01:23, real=0:01:26, mem=2917.2M) ***
[08/13 16:55:01    136s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:55:01    136s] All LLGs are deleted
[08/13 16:55:01    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:01    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:01    136s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2917.2M, EPOCH TIME: 1755129301.894725
[08/13 16:55:01    136s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2917.2M, EPOCH TIME: 1755129301.894775
[08/13 16:55:01    136s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2917.2M, EPOCH TIME: 1755129301.899692
[08/13 16:55:01    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:01    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:01    136s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2917.2M, EPOCH TIME: 1755129301.899881
[08/13 16:55:01    136s] Max number of tech site patterns supported in site array is 256.
[08/13 16:55:01    136s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 16:55:01    136s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2917.2M, EPOCH TIME: 1755129301.903302
[08/13 16:55:01    136s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 16:55:01    136s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 16:55:01    136s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.004, MEM:2917.2M, EPOCH TIME: 1755129301.906860
[08/13 16:55:01    136s] Fast DP-INIT is on for default
[08/13 16:55:01    136s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 16:55:01    136s] Atter site array init, number of instance map data is 0.
[08/13 16:55:01    136s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.011, REAL:0.012, MEM:2917.2M, EPOCH TIME: 1755129301.911450
[08/13 16:55:01    136s] 
[08/13 16:55:01    136s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:55:01    136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:2917.2M, EPOCH TIME: 1755129301.914601
[08/13 16:55:01    136s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2917.2M, EPOCH TIME: 1755129301.918211
[08/13 16:55:01    136s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2917.2M, EPOCH TIME: 1755129301.921398
[08/13 16:55:01    136s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.005, REAL:0.005, MEM:2933.2M, EPOCH TIME: 1755129301.926447
[08/13 16:55:01    136s] default core: bins with density > 0.750 = 34.38 % ( 198 / 576 )
[08/13 16:55:01    136s] Density distribution unevenness ratio = 6.638%
[08/13 16:55:01    136s] Density distribution unevenness ratio (U70) = 6.321%
[08/13 16:55:01    136s] Density distribution unevenness ratio (U80) = 0.939%
[08/13 16:55:01    136s] Density distribution unevenness ratio (U90) = 0.008%
[08/13 16:55:01    136s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.008, REAL:0.008, MEM:2933.2M, EPOCH TIME: 1755129301.926523
[08/13 16:55:01    136s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2933.2M, EPOCH TIME: 1755129301.926835
[08/13 16:55:01    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:01    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:01    136s] All LLGs are deleted
[08/13 16:55:01    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:01    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:01    136s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2933.2M, EPOCH TIME: 1755129301.938963
[08/13 16:55:01    136s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2933.2M, EPOCH TIME: 1755129301.939231
[08/13 16:55:01    136s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.013, REAL:0.013, MEM:2933.2M, EPOCH TIME: 1755129301.939600
[08/13 16:55:01    136s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 16:55:01    136s] UM:*                                                                   final
[08/13 16:55:01    136s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 16:55:01    136s] UM:*                                                                   global_place
[08/13 16:55:02    136s] Effort level <high> specified for tdgp_reg2reg_default path_group
[08/13 16:55:02    136s] User Input Parameters:
[08/13 16:55:02    136s] 
[08/13 16:55:02    136s] *** Start incrementalPlace ***
[08/13 16:55:02    136s] - Congestion Driven    : On
[08/13 16:55:02    136s] - Timing Driven        : On
[08/13 16:55:02    136s] - Area-Violation Based : On
[08/13 16:55:02    136s] - Start Rollback Level : -5
[08/13 16:55:02    136s] - Legalized            : On
[08/13 16:55:02    136s] - Window Based         : Off
[08/13 16:55:02    136s] - eDen incr mode       : Off
[08/13 16:55:02    136s] - Small incr mode      : Off
[08/13 16:55:02    136s] 
[08/13 16:55:02    136s] No Views given, use default active views for adaptive view pruning
[08/13 16:55:02    136s] SKP will enable view:
[08/13 16:55:02    136s]   nangate_view_setup
[08/13 16:55:02    136s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2935.2M, EPOCH TIME: 1755129302.041346
[08/13 16:55:02    136s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.009, REAL:0.009, MEM:2935.2M, EPOCH TIME: 1755129302.050652
[08/13 16:55:02    136s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2935.2M, EPOCH TIME: 1755129302.050719
[08/13 16:55:02    136s] Starting Early Global Route congestion estimation: mem = 2935.2M
[08/13 16:55:02    136s] (I)      ==================== Layers =====================
[08/13 16:55:02    136s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:55:02    136s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 16:55:02    136s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:55:02    136s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 16:55:02    136s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 16:55:02    136s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 16:55:02    136s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 16:55:02    136s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 16:55:02    136s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 16:55:02    136s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 16:55:02    136s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 16:55:02    136s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 16:55:02    136s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 16:55:02    136s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 16:55:02    136s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 16:55:02    136s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 16:55:02    136s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 16:55:02    136s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 16:55:02    136s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 16:55:02    136s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 16:55:02    136s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 16:55:02    136s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 16:55:02    136s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:55:02    136s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 16:55:02    136s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 16:55:02    136s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 16:55:02    136s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:55:02    136s] (I)      Started Import and model ( Curr Mem: 2935.24 MB )
[08/13 16:55:02    136s] (I)      Default pattern map key = top_default.
[08/13 16:55:02    136s] (I)      == Non-default Options ==
[08/13 16:55:02    136s] (I)      Maximum routing layer                              : 10
[08/13 16:55:02    136s] (I)      Number of threads                                  : 1
[08/13 16:55:02    136s] (I)      Use non-blocking free Dbs wires                    : false
[08/13 16:55:02    136s] (I)      Method to set GCell size                           : row
[08/13 16:55:02    136s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 16:55:02    136s] (I)      Use row-based GCell size
[08/13 16:55:02    136s] (I)      Use row-based GCell align
[08/13 16:55:02    136s] (I)      layer 0 area = 0
[08/13 16:55:02    136s] (I)      layer 1 area = 0
[08/13 16:55:02    136s] (I)      layer 2 area = 0
[08/13 16:55:02    136s] (I)      layer 3 area = 0
[08/13 16:55:02    136s] (I)      layer 4 area = 0
[08/13 16:55:02    136s] (I)      layer 5 area = 0
[08/13 16:55:02    136s] (I)      layer 6 area = 0
[08/13 16:55:02    136s] (I)      layer 7 area = 0
[08/13 16:55:02    136s] (I)      layer 8 area = 0
[08/13 16:55:02    136s] (I)      layer 9 area = 0
[08/13 16:55:02    136s] (I)      GCell unit size   : 2800
[08/13 16:55:02    136s] (I)      GCell multiplier  : 1
[08/13 16:55:02    136s] (I)      GCell row height  : 2800
[08/13 16:55:02    136s] (I)      Actual row height : 2800
[08/13 16:55:02    136s] (I)      GCell align ref   : 20140 20160
[08/13 16:55:02    136s] [NR-eGR] Track table information for default rule: 
[08/13 16:55:02    136s] [NR-eGR] metal1 has single uniform track structure
[08/13 16:55:02    136s] [NR-eGR] metal2 has single uniform track structure
[08/13 16:55:02    136s] [NR-eGR] metal3 has single uniform track structure
[08/13 16:55:02    136s] [NR-eGR] metal4 has single uniform track structure
[08/13 16:55:02    136s] [NR-eGR] metal5 has single uniform track structure
[08/13 16:55:02    136s] [NR-eGR] metal6 has single uniform track structure
[08/13 16:55:02    136s] [NR-eGR] metal7 has single uniform track structure
[08/13 16:55:02    136s] [NR-eGR] metal8 has single uniform track structure
[08/13 16:55:02    136s] [NR-eGR] metal9 has single uniform track structure
[08/13 16:55:02    136s] [NR-eGR] metal10 has single uniform track structure
[08/13 16:55:02    136s] (I)      ============== Default via ===============
[08/13 16:55:02    136s] (I)      +---+------------------+-----------------+
[08/13 16:55:02    136s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 16:55:02    136s] (I)      +---+------------------+-----------------+
[08/13 16:55:02    136s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 16:55:02    136s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 16:55:02    136s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 16:55:02    136s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 16:55:02    136s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 16:55:02    136s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 16:55:02    136s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 16:55:02    136s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 16:55:02    136s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 16:55:02    136s] (I)      +---+------------------+-----------------+
[08/13 16:55:02    136s] [NR-eGR] Read 23728 PG shapes
[08/13 16:55:02    136s] [NR-eGR] Read 0 clock shapes
[08/13 16:55:02    136s] [NR-eGR] Read 0 other shapes
[08/13 16:55:02    136s] [NR-eGR] #Routing Blockages  : 0
[08/13 16:55:02    136s] [NR-eGR] #Instance Blockages : 0
[08/13 16:55:02    136s] [NR-eGR] #PG Blockages       : 23728
[08/13 16:55:02    136s] [NR-eGR] #Halo Blockages     : 0
[08/13 16:55:02    136s] [NR-eGR] #Boundary Blockages : 0
[08/13 16:55:02    136s] [NR-eGR] #Clock Blockages    : 0
[08/13 16:55:02    136s] [NR-eGR] #Other Blockages    : 0
[08/13 16:55:02    136s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 16:55:02    136s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 16:55:02    136s] [NR-eGR] Read 42560 nets ( ignored 0 )
[08/13 16:55:02    136s] (I)      early_global_route_priority property id does not exist.
[08/13 16:55:02    136s] (I)      Read Num Blocks=23728  Num Prerouted Wires=0  Num CS=0
[08/13 16:55:02    136s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 16:55:02    136s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 0
[08/13 16:55:02    136s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 16:55:02    136s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 0
[08/13 16:55:02    136s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 16:55:02    136s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 16:55:02    136s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 16:55:02    136s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 16:55:02    136s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 16:55:02    136s] (I)      Number of ignored nets                =      0
[08/13 16:55:02    136s] (I)      Number of connected nets              =      0
[08/13 16:55:02    136s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 16:55:02    136s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/13 16:55:02    136s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 16:55:02    136s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 16:55:02    136s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 16:55:02    136s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 16:55:02    136s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 16:55:02    136s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 16:55:02    136s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 16:55:02    136s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/13 16:55:02    136s] (I)      Ndr track 0 does not exist
[08/13 16:55:02    136s] (I)      ---------------------Grid Graph Info--------------------
[08/13 16:55:02    136s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 16:55:02    136s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 16:55:02    136s] (I)      Site width          :   380  (dbu)
[08/13 16:55:02    136s] (I)      Row height          :  2800  (dbu)
[08/13 16:55:02    136s] (I)      GCell row height    :  2800  (dbu)
[08/13 16:55:02    136s] (I)      GCell width         :  2800  (dbu)
[08/13 16:55:02    136s] (I)      GCell height        :  2800  (dbu)
[08/13 16:55:02    136s] (I)      Grid                :   248   246    10
[08/13 16:55:02    136s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 16:55:02    136s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 16:55:02    136s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 16:55:02    136s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 16:55:02    136s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 16:55:02    136s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 16:55:02    136s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 16:55:02    136s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 16:55:02    136s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 16:55:02    136s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 16:55:02    136s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 16:55:02    136s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 16:55:02    136s] (I)      --------------------------------------------------------
[08/13 16:55:02    136s] 
[08/13 16:55:02    136s] [NR-eGR] ============ Routing rule table ============
[08/13 16:55:02    136s] [NR-eGR] Rule id: 0  Nets: 42560
[08/13 16:55:02    136s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 16:55:02    136s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 16:55:02    136s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 16:55:02    136s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:55:02    136s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:55:02    136s] [NR-eGR] ========================================
[08/13 16:55:02    136s] [NR-eGR] 
[08/13 16:55:02    136s] (I)      =============== Blocked Tracks ===============
[08/13 16:55:02    136s] (I)      +-------+---------+----------+---------------+
[08/13 16:55:02    136s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 16:55:02    136s] (I)      +-------+---------+----------+---------------+
[08/13 16:55:02    136s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 16:55:02    136s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 16:55:02    136s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 16:55:02    136s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 16:55:02    136s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 16:55:02    136s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 16:55:02    136s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 16:55:02    136s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 16:55:02    136s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 16:55:02    136s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 16:55:02    136s] (I)      +-------+---------+----------+---------------+
[08/13 16:55:02    136s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 2977.51 MB )
[08/13 16:55:02    136s] (I)      Reset routing kernel
[08/13 16:55:02    136s] (I)      Started Global Routing ( Curr Mem: 2977.51 MB )
[08/13 16:55:02    136s] (I)      totalPins=143120  totalGlobalPin=135477 (94.66%)
[08/13 16:55:02    136s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 16:55:02    136s] (I)      
[08/13 16:55:02    136s] (I)      ============  Phase 1a Route ============
[08/13 16:55:02    136s] [NR-eGR] Layer group 1: route 42560 net(s) in layer range [2, 10]
[08/13 16:55:02    136s] (I)      Usage: 278477 = (130855 H, 147622 V) = (12.60% H, 12.70% V) = (1.832e+05um H, 2.067e+05um V)
[08/13 16:55:02    136s] (I)      
[08/13 16:55:02    136s] (I)      ============  Phase 1b Route ============
[08/13 16:55:02    136s] (I)      Usage: 278477 = (130855 H, 147622 V) = (12.60% H, 12.70% V) = (1.832e+05um H, 2.067e+05um V)
[08/13 16:55:02    136s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.898678e+05um
[08/13 16:55:02    136s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[08/13 16:55:02    136s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 16:55:02    136s] (I)      
[08/13 16:55:02    136s] (I)      ============  Phase 1c Route ============
[08/13 16:55:02    136s] (I)      Usage: 278477 = (130855 H, 147622 V) = (12.60% H, 12.70% V) = (1.832e+05um H, 2.067e+05um V)
[08/13 16:55:02    136s] (I)      
[08/13 16:55:02    136s] (I)      ============  Phase 1d Route ============
[08/13 16:55:02    136s] (I)      Usage: 278477 = (130855 H, 147622 V) = (12.60% H, 12.70% V) = (1.832e+05um H, 2.067e+05um V)
[08/13 16:55:02    136s] (I)      
[08/13 16:55:02    136s] (I)      ============  Phase 1e Route ============
[08/13 16:55:02    136s] (I)      Usage: 278477 = (130855 H, 147622 V) = (12.60% H, 12.70% V) = (1.832e+05um H, 2.067e+05um V)
[08/13 16:55:02    136s] (I)      
[08/13 16:55:02    136s] (I)      ============  Phase 1l Route ============
[08/13 16:55:02    136s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.898678e+05um
[08/13 16:55:02    136s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 16:55:02    136s] (I)      Layer  2:     438322    130083        91           0      447705    ( 0.00%) 
[08/13 16:55:02    136s] (I)      Layer  3:     600760    139157         1           0      607620    ( 0.00%) 
[08/13 16:55:02    136s] (I)      Layer  4:     296037     67451        13           0      303800    ( 0.00%) 
[08/13 16:55:02    136s] (I)      Layer  5:     296957     16955         0           0      303810    ( 0.00%) 
[08/13 16:55:02    136s] (I)      Layer  6:     293438     24800         0           0      303800    ( 0.00%) 
[08/13 16:55:02    136s] (I)      Layer  7:      94158       405         0        3768       97502    ( 3.72%) 
[08/13 16:55:02    136s] (I)      Layer  8:      90268       783         0        9277       91990    ( 9.16%) 
[08/13 16:55:02    136s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 16:55:02    136s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 16:55:02    136s] (I)      Total:       2197310    379634       105       41726     2231342    ( 1.84%) 
[08/13 16:55:02    136s] (I)      
[08/13 16:55:02    136s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 16:55:02    136s] [NR-eGR]                        OverCon           OverCon            
[08/13 16:55:02    136s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 16:55:02    136s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/13 16:55:02    136s] [NR-eGR] ---------------------------------------------------------------
[08/13 16:55:02    136s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:02    136s] [NR-eGR]  metal2 ( 2)        69( 0.11%)         3( 0.00%)   ( 0.12%) 
[08/13 16:55:02    136s] [NR-eGR]  metal3 ( 3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:02    136s] [NR-eGR]  metal4 ( 4)        13( 0.02%)         0( 0.00%)   ( 0.02%) 
[08/13 16:55:02    136s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:02    136s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:02    136s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:02    136s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:02    136s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:02    136s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:02    136s] [NR-eGR] ---------------------------------------------------------------
[08/13 16:55:02    136s] [NR-eGR]        Total        83( 0.02%)         3( 0.00%)   ( 0.02%) 
[08/13 16:55:02    136s] [NR-eGR] 
[08/13 16:55:02    136s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 2989.51 MB )
[08/13 16:55:02    136s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 16:55:02    136s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.386, REAL:0.410, MEM:2989.5M, EPOCH TIME: 1755129302.460333
[08/13 16:55:02    136s] OPERPROF: Starting HotSpotCal at level 1, MEM:2989.5M, EPOCH TIME: 1755129302.460360
[08/13 16:55:02    136s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 16:55:02    136s] Early Global Route congestion estimation runtime: 0.41 seconds, mem = 2989.5M
[08/13 16:55:02    136s] [hotspot] +------------+---------------+---------------+
[08/13 16:55:02    136s] [hotspot] |            |   max hotspot | total hotspot |
[08/13 16:55:02    136s] [hotspot] +------------+---------------+---------------+
[08/13 16:55:02    136s] [hotspot] | normalized |          0.00 |          0.00 |
[08/13 16:55:02    136s] [hotspot] +------------+---------------+---------------+
[08/13 16:55:02    136s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 16:55:02    136s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/13 16:55:02    136s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:2989.5M, EPOCH TIME: 1755129302.464310
[08/13 16:55:02    136s] Skipped repairing congestion.
[08/13 16:55:02    136s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2989.5M, EPOCH TIME: 1755129302.464358
[08/13 16:55:02    136s] Starting Early Global Route wiring: mem = 2989.5M
[08/13 16:55:02    136s] (I)      ============= Track Assignment ============
[08/13 16:55:02    136s] (I)      Started Track Assignment (1T) ( Curr Mem: 2989.51 MB )
[08/13 16:55:02    136s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/13 16:55:02    136s] (I)      Run Multi-thread track assignment
[08/13 16:55:02    137s] (I)      Finished Track Assignment (1T) ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 3003.51 MB )
[08/13 16:55:02    137s] (I)      Started Export ( Curr Mem: 3003.51 MB )
[08/13 16:55:02    137s] [NR-eGR]                  Length (um)    Vias 
[08/13 16:55:02    137s] [NR-eGR] -------------------------------------
[08/13 16:55:02    137s] [NR-eGR]  metal1   (1H)             0  143120 
[08/13 16:55:02    137s] [NR-eGR]  metal2   (2V)        108351  177375 
[08/13 16:55:02    137s] [NR-eGR]  metal3   (3H)        169516   58234 
[08/13 16:55:02    137s] [NR-eGR]  metal4   (4V)         86976    6409 
[08/13 16:55:02    137s] [NR-eGR]  metal5   (5H)         20977    5551 
[08/13 16:55:02    137s] [NR-eGR]  metal6   (6V)         34789     129 
[08/13 16:55:02    137s] [NR-eGR]  metal7   (7H)           492      80 
[08/13 16:55:02    137s] [NR-eGR]  metal8   (8V)          1103       0 
[08/13 16:55:02    137s] [NR-eGR]  metal9   (9H)             0       0 
[08/13 16:55:02    137s] [NR-eGR]  metal10  (10V)            0       0 
[08/13 16:55:02    137s] [NR-eGR] -------------------------------------
[08/13 16:55:02    137s] [NR-eGR]           Total       422204  390898 
[08/13 16:55:02    137s] [NR-eGR] --------------------------------------------------------------------------
[08/13 16:55:02    137s] [NR-eGR] Total half perimeter of net bounding box: 435570um
[08/13 16:55:02    137s] [NR-eGR] Total length: 422204um, number of vias: 390898
[08/13 16:55:02    137s] [NR-eGR] --------------------------------------------------------------------------
[08/13 16:55:02    137s] [NR-eGR] Total eGR-routed clock nets wire length: 13333um, number of vias: 13328
[08/13 16:55:02    137s] [NR-eGR] --------------------------------------------------------------------------
[08/13 16:55:02    137s] (I)      Finished Export ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 3024.51 MB )
[08/13 16:55:02    137s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.525, REAL:0.527, MEM:3024.5M, EPOCH TIME: 1755129302.991246
[08/13 16:55:02    137s] Early Global Route wiring runtime: 0.53 seconds, mem = 3024.5M
[08/13 16:55:03    137s] SKP cleared!
[08/13 16:55:03    137s] 0 delay mode for cte disabled.
[08/13 16:55:03    137s] 
[08/13 16:55:03    137s] *** Finished incrementalPlace (cpu=0:00:01.0, real=0:00:01.0)***
[08/13 16:55:03    137s] ***** Total cpu  0:1:26
[08/13 16:55:03    137s] ***** Total real time  0:1:29
[08/13 16:55:03    137s] Tdgp not successfully inited but do clear! skip clearing
[08/13 16:55:03    137s] **place_design ... cpu = 0: 1:26, real = 0: 1:29, mem = 2869.5M **
[08/13 16:55:03    137s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/13 16:55:03    137s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 16:55:03    137s] UM:*                                                                   final
[08/13 16:55:03    137s] UM: Running design category ...
[08/13 16:55:03    137s] All LLGs are deleted
[08/13 16:55:03    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    137s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2869.5M, EPOCH TIME: 1755129303.190574
[08/13 16:55:03    137s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2869.5M, EPOCH TIME: 1755129303.190646
[08/13 16:55:03    137s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2869.5M, EPOCH TIME: 1755129303.191140
[08/13 16:55:03    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    137s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2869.5M, EPOCH TIME: 1755129303.191754
[08/13 16:55:03    137s] Max number of tech site patterns supported in site array is 256.
[08/13 16:55:03    137s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 16:55:03    137s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2869.5M, EPOCH TIME: 1755129303.195065
[08/13 16:55:03    137s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 16:55:03    137s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 16:55:03    137s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.004, REAL:0.004, MEM:2869.5M, EPOCH TIME: 1755129303.199461
[08/13 16:55:03    137s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 16:55:03    137s] SiteArray: use 2,072,576 bytes
[08/13 16:55:03    137s] SiteArray: current memory after site array memory allocation 2869.5M
[08/13 16:55:03    137s] SiteArray: FP blocked sites are writable
[08/13 16:55:03    137s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2869.5M, EPOCH TIME: 1755129303.204850
[08/13 16:55:03    137s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.007, REAL:0.007, MEM:2869.5M, EPOCH TIME: 1755129303.211463
[08/13 16:55:03    137s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 16:55:03    137s] Atter site array init, number of instance map data is 0.
[08/13 16:55:03    137s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:2869.5M, EPOCH TIME: 1755129303.214705
[08/13 16:55:03    137s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:2869.5M, EPOCH TIME: 1755129303.215894
[08/13 16:55:03    137s] All LLGs are deleted
[08/13 16:55:03    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    137s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2869.5M, EPOCH TIME: 1755129303.225907
[08/13 16:55:03    137s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2869.5M, EPOCH TIME: 1755129303.225950
[08/13 16:55:03    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    138s] ------------------------------------------------------------
[08/13 16:55:03    138s] 	Current design flip-flop statistics
[08/13 16:55:03    138s] 
[08/13 16:55:03    138s] Single-Bit FF Count          :         4231
[08/13 16:55:03    138s] Multi-Bit FF Count           :            0
[08/13 16:55:03    138s] Total Bit Count              :         4231
[08/13 16:55:03    138s] Total FF Count               :         4231
[08/13 16:55:03    138s] Bits Per Flop                :        1.000
[08/13 16:55:03    138s] Total Clock Pin Cap(FF)      :     3786.638
[08/13 16:55:03    138s] Multibit Conversion Ratio(%) :         0.00
[08/13 16:55:03    138s] ------------------------------------------------------------
[08/13 16:55:03    138s] ------------------------------------------------------------
[08/13 16:55:03    138s]             Multi-bit cell usage statistics
[08/13 16:55:03    138s] 
[08/13 16:55:03    138s] ------------------------------------------------------------
[08/13 16:55:03    138s] ============================================================
[08/13 16:55:03    138s] Sequential Multibit cells usage statistics
[08/13 16:55:03    138s] ------------------------------------------------------------
[08/13 16:55:03    138s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/13 16:55:03    138s] ------------------------------------------------------------
[08/13 16:55:03    138s] -FlipFlops             4231                    0        0.00                    1.00
[08/13 16:55:03    138s] ------------------------------------------------------------
[08/13 16:55:03    138s] 
[08/13 16:55:03    138s] ------------------------------------------------------------
[08/13 16:55:03    138s] Seq_Mbit libcell              Bitwidth        Count
[08/13 16:55:03    138s] ------------------------------------------------------------
[08/13 16:55:03    138s] Total 0
[08/13 16:55:03    138s] ============================================================
[08/13 16:55:03    138s] ------------------------------------------------------------
[08/13 16:55:03    138s] Category            Num of Insts Rejected     Reasons
[08/13 16:55:03    138s] ------------------------------------------------------------
[08/13 16:55:03    138s] ------------------------------------------------------------
[08/13 16:55:03    138s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 16:55:03    138s] UM:         138.18            664                                      place_design
[08/13 16:55:03    138s] VSMManager cleared!
[08/13 16:55:03    138s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:27.0/0:01:29.7 (1.0), totSession cpu/real = 0:02:18.2/0:11:03.5 (0.2), mem = 2869.5M
[08/13 16:55:03    138s] 
[08/13 16:55:03    138s] =============================================================================================
[08/13 16:55:03    138s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.18-s099_1
[08/13 16:55:03    138s] =============================================================================================
[08/13 16:55:03    138s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 16:55:03    138s] ---------------------------------------------------------------------------------------------
[08/13 16:55:03    138s] [ CellServerInit         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:03    138s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:03    138s] [ TimingUpdate           ]      3   0:00:00.8  (   0.8 % )     0:00:00.8 /  0:00:00.8    1.0
[08/13 16:55:03    138s] [ MISC                   ]          0:01:28.9  (  99.2 % )     0:01:28.9 /  0:01:26.3    1.0
[08/13 16:55:03    138s] ---------------------------------------------------------------------------------------------
[08/13 16:55:03    138s]  GlobalPlace #1 TOTAL               0:01:29.7  ( 100.0 % )     0:01:29.7 /  0:01:27.0    1.0
[08/13 16:55:03    138s] ---------------------------------------------------------------------------------------------
[08/13 16:55:03    138s] 
[08/13 16:55:03    138s] Enable CTE adjustment.
[08/13 16:55:03    138s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2028.8M, totSessionCpu=0:02:18 **
[08/13 16:55:03    138s] **WARN: (IMPOPT-576):	275 nets have unplaced terms. 
[08/13 16:55:03    138s] GigaOpt running with 1 threads.
[08/13 16:55:03    138s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:18.2/0:11:03.6 (0.2), mem = 2869.5M
[08/13 16:55:03    138s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[08/13 16:55:03    138s] OPERPROF: Starting DPlace-Init at level 1, MEM:2869.5M, EPOCH TIME: 1755129303.883411
[08/13 16:55:03    138s] Processing tracks to init pin-track alignment.
[08/13 16:55:03    138s] z: 2, totalTracks: 1
[08/13 16:55:03    138s] z: 4, totalTracks: 1
[08/13 16:55:03    138s] z: 6, totalTracks: 1
[08/13 16:55:03    138s] z: 8, totalTracks: 1
[08/13 16:55:03    138s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:55:03    138s] All LLGs are deleted
[08/13 16:55:03    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    138s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2869.5M, EPOCH TIME: 1755129303.890282
[08/13 16:55:03    138s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2869.5M, EPOCH TIME: 1755129303.890331
[08/13 16:55:03    138s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2869.5M, EPOCH TIME: 1755129303.895953
[08/13 16:55:03    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    138s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2869.5M, EPOCH TIME: 1755129303.896472
[08/13 16:55:03    138s] Max number of tech site patterns supported in site array is 256.
[08/13 16:55:03    138s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 16:55:03    138s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2869.5M, EPOCH TIME: 1755129303.899134
[08/13 16:55:03    138s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 16:55:03    138s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 16:55:03    138s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.004, MEM:2869.5M, EPOCH TIME: 1755129303.903317
[08/13 16:55:03    138s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 16:55:03    138s] SiteArray: use 2,072,576 bytes
[08/13 16:55:03    138s] SiteArray: current memory after site array memory allocation 2869.5M
[08/13 16:55:03    138s] SiteArray: FP blocked sites are writable
[08/13 16:55:03    138s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 16:55:03    138s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2869.5M, EPOCH TIME: 1755129303.907680
[08/13 16:55:03    138s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.006, REAL:0.006, MEM:2869.5M, EPOCH TIME: 1755129303.913882
[08/13 16:55:03    138s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 16:55:03    138s] Atter site array init, number of instance map data is 0.
[08/13 16:55:03    138s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2869.5M, EPOCH TIME: 1755129303.917044
[08/13 16:55:03    138s] 
[08/13 16:55:03    138s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:55:03    138s] OPERPROF:     Starting CMU at level 3, MEM:2869.5M, EPOCH TIME: 1755129303.918906
[08/13 16:55:03    138s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2869.5M, EPOCH TIME: 1755129303.919648
[08/13 16:55:03    138s] 
[08/13 16:55:03    138s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 16:55:03    138s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:2869.5M, EPOCH TIME: 1755129303.921292
[08/13 16:55:03    138s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2869.5M, EPOCH TIME: 1755129303.921322
[08/13 16:55:03    138s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2869.5M, EPOCH TIME: 1755129303.921707
[08/13 16:55:03    138s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2869.5MB).
[08/13 16:55:03    138s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.044, MEM:2869.5M, EPOCH TIME: 1755129303.927737
[08/13 16:55:03    138s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2869.5M, EPOCH TIME: 1755129303.927770
[08/13 16:55:03    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:03    138s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.055, REAL:0.056, MEM:2869.5M, EPOCH TIME: 1755129303.983480
[08/13 16:55:03    138s] 
[08/13 16:55:03    138s] Trim Metal Layers:
[08/13 16:55:04    138s] LayerId::1 widthSet size::1
[08/13 16:55:04    138s] LayerId::2 widthSet size::1
[08/13 16:55:04    138s] LayerId::3 widthSet size::1
[08/13 16:55:04    138s] LayerId::4 widthSet size::1
[08/13 16:55:04    138s] LayerId::5 widthSet size::1
[08/13 16:55:04    138s] LayerId::6 widthSet size::1
[08/13 16:55:04    138s] LayerId::7 widthSet size::1
[08/13 16:55:04    138s] LayerId::8 widthSet size::1
[08/13 16:55:04    138s] LayerId::9 widthSet size::1
[08/13 16:55:04    138s] LayerId::10 widthSet size::1
[08/13 16:55:04    138s] eee: pegSigSF::1.070000
[08/13 16:55:04    138s] Updating RC grid for preRoute extraction ...
[08/13 16:55:04    138s] Initializing multi-corner resistance tables ...
[08/13 16:55:04    138s] eee: l::1 avDens::0.093625 usedTrk::5617.510070 availTrk::60000.000000 sigTrk::5617.510070
[08/13 16:55:04    138s] eee: l::2 avDens::0.186230 usedTrk::7739.341786 availTrk::41557.894737 sigTrk::7739.341786
[08/13 16:55:04    138s] eee: l::3 avDens::0.214687 usedTrk::12108.327540 availTrk::56400.000000 sigTrk::12108.327540
[08/13 16:55:04    138s] eee: l::4 avDens::0.220305 usedTrk::6212.611151 availTrk::28200.000000 sigTrk::6212.611151
[08/13 16:55:04    138s] eee: l::5 avDens::0.057298 usedTrk::1498.348214 availTrk::26150.000000 sigTrk::1498.348214
[08/13 16:55:04    138s] eee: l::6 avDens::0.097258 usedTrk::2484.946789 availTrk::25550.000000 sigTrk::2484.946789
[08/13 16:55:04    138s] eee: l::7 avDens::0.020469 usedTrk::35.138929 availTrk::1716.666667 sigTrk::35.138929
[08/13 16:55:04    138s] eee: l::8 avDens::0.046796 usedTrk::78.772500 availTrk::1683.333333 sigTrk::78.772500
[08/13 16:55:04    138s] eee: l::9 avDens::0.243053 usedTrk::159.503323 availTrk::656.250000 sigTrk::159.503323
[08/13 16:55:04    138s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 16:55:04    138s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 16:55:04    138s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.266676 uaWl=1.000000 uaWlH=0.341866 aWlH=0.000000 lMod=0 pMax=0.863500 pMod=80 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/13 16:55:04    138s] 
[08/13 16:55:04    138s] Creating Lib Analyzer ...
[08/13 16:55:04    138s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 16:55:04    138s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 16:55:04    138s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 16:55:04    138s] 
[08/13 16:55:04    138s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 16:55:04    138s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:19 mem=2875.5M
[08/13 16:55:04    138s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:19 mem=2875.5M
[08/13 16:55:04    138s] Creating Lib Analyzer, finished. 
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (IMPOPT-665):	x_vector_flat[127] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 16:55:04    138s] Type 'man IMPOPT-665' for more detail.
[08/13 16:55:04    138s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/13 16:55:04    138s] To increase the message display limit, refer to the product command reference manual.
[08/13 16:55:04    138s] #optDebug: fT-S <1 2 3 1 0>
[08/13 16:55:04    138s] AAE DB initialization (MEM=2846.91 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/13 16:55:04    138s] Setting timing_disable_library_data_to_data_checks to 'true'.
[08/13 16:55:04    138s] Setting timing_disable_user_data_to_data_checks to 'true'.
[08/13 16:55:04    138s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 2024.5M, totSessionCpu=0:02:19 **
[08/13 16:55:04    138s] *** opt_design -pre_cts ***
[08/13 16:55:04    138s] DRC Margin: user margin 0.0; extra margin 0.2
[08/13 16:55:04    138s] Setup Target Slack: user slack 0; extra slack 0.0
[08/13 16:55:04    138s] Hold Target Slack: user slack 0
[08/13 16:55:04    138s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[08/13 16:55:04    138s] Type 'man IMPOPT-3195' for more detail.
[08/13 16:55:04    138s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2838.9M, EPOCH TIME: 1755129304.420353
[08/13 16:55:04    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:04    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:04    138s] 
[08/13 16:55:04    138s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:55:04    138s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2838.9M, EPOCH TIME: 1755129304.430411
[08/13 16:55:04    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:04    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:04    138s] 
[08/13 16:55:04    138s] TimeStamp Deleting Cell Server Begin ...
[08/13 16:55:04    138s] Multi-VT timing optimization disabled based on library information.
[08/13 16:55:04    138s] Deleting Lib Analyzer.
[08/13 16:55:04    138s] 
[08/13 16:55:04    138s] TimeStamp Deleting Cell Server End ...
[08/13 16:55:04    138s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/13 16:55:04    138s] 
[08/13 16:55:04    138s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 16:55:04    138s] Summary for sequential cells identification: 
[08/13 16:55:04    138s]   Identified SBFF number: 16
[08/13 16:55:04    138s]   Identified MBFF number: 0
[08/13 16:55:04    138s]   Identified SB Latch number: 0
[08/13 16:55:04    138s]   Identified MB Latch number: 0
[08/13 16:55:04    138s]   Not identified SBFF number: 0
[08/13 16:55:04    138s]   Not identified MBFF number: 0
[08/13 16:55:04    138s]   Not identified SB Latch number: 0
[08/13 16:55:04    138s]   Not identified MB Latch number: 0
[08/13 16:55:04    138s]   Number of sequential cells which are not FFs: 13
[08/13 16:55:04    138s]  Visiting view : nangate_view_setup
[08/13 16:55:04    138s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 16:55:04    138s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 16:55:04    138s]  Visiting view : nangate_view_hold
[08/13 16:55:04    138s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 16:55:04    138s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 16:55:04    138s] TLC MultiMap info (StdDelay):
[08/13 16:55:04    138s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 16:55:04    138s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 16:55:04    138s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 16:55:04    138s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 16:55:04    138s]  Setting StdDelay to: 8.5ps
[08/13 16:55:04    138s] 
[08/13 16:55:04    138s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 16:55:04    138s] 
[08/13 16:55:04    138s] TimeStamp Deleting Cell Server Begin ...
[08/13 16:55:04    138s] 
[08/13 16:55:04    138s] TimeStamp Deleting Cell Server End ...
[08/13 16:55:04    138s] 
[08/13 16:55:04    138s] Creating Lib Analyzer ...
[08/13 16:55:04    138s] 
[08/13 16:55:04    138s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 16:55:04    138s] Summary for sequential cells identification: 
[08/13 16:55:04    138s]   Identified SBFF number: 16
[08/13 16:55:04    138s]   Identified MBFF number: 0
[08/13 16:55:04    138s]   Identified SB Latch number: 0
[08/13 16:55:04    138s]   Identified MB Latch number: 0
[08/13 16:55:04    138s]   Not identified SBFF number: 0
[08/13 16:55:04    138s]   Not identified MBFF number: 0
[08/13 16:55:04    138s]   Not identified SB Latch number: 0
[08/13 16:55:04    138s]   Not identified MB Latch number: 0
[08/13 16:55:04    138s]   Number of sequential cells which are not FFs: 13
[08/13 16:55:04    138s]  Visiting view : nangate_view_setup
[08/13 16:55:04    138s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 16:55:04    138s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 16:55:04    138s]  Visiting view : nangate_view_hold
[08/13 16:55:04    138s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 16:55:04    138s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 16:55:04    138s] TLC MultiMap info (StdDelay):
[08/13 16:55:04    138s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 16:55:04    138s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 16:55:04    138s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 16:55:04    138s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 16:55:04    138s]  Setting StdDelay to: 8.5ps
[08/13 16:55:04    138s] 
[08/13 16:55:04    138s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 16:55:04    138s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 16:55:04    138s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 16:55:04    138s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 16:55:04    138s] 
[08/13 16:55:04    138s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 16:55:04    138s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:19 mem=2838.9M
[08/13 16:55:04    138s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:19 mem=2838.9M
[08/13 16:55:04    138s] Creating Lib Analyzer, finished. 
[08/13 16:55:04    138s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2838.9M, EPOCH TIME: 1755129304.620206
[08/13 16:55:04    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:04    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:04    138s] All LLGs are deleted
[08/13 16:55:04    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:04    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:04    138s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2838.9M, EPOCH TIME: 1755129304.620245
[08/13 16:55:04    138s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2838.9M, EPOCH TIME: 1755129304.620267
[08/13 16:55:04    138s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2838.9M, EPOCH TIME: 1755129304.620363
[08/13 16:55:04    139s] {MMLU 0 0 42782}
[08/13 16:55:04    139s] ### Creating LA Mngr. totSessionCpu=0:02:19 mem=2838.9M
[08/13 16:55:04    139s] ### Creating LA Mngr, finished. totSessionCpu=0:02:19 mem=2838.9M
[08/13 16:55:04    139s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2838.91 MB )
[08/13 16:55:04    139s] (I)      ==================== Layers =====================
[08/13 16:55:04    139s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:55:04    139s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 16:55:04    139s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:55:04    139s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 16:55:04    139s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 16:55:04    139s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 16:55:04    139s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 16:55:04    139s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 16:55:04    139s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 16:55:04    139s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 16:55:04    139s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 16:55:04    139s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 16:55:04    139s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 16:55:04    139s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 16:55:04    139s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 16:55:04    139s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 16:55:04    139s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 16:55:04    139s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 16:55:04    139s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 16:55:04    139s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 16:55:04    139s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 16:55:04    139s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 16:55:04    139s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:55:04    139s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 16:55:04    139s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 16:55:04    139s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 16:55:04    139s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:55:04    139s] (I)      Started Import and model ( Curr Mem: 2838.91 MB )
[08/13 16:55:04    139s] (I)      Default pattern map key = top_default.
[08/13 16:55:04    139s] (I)      Number of ignored instance 0
[08/13 16:55:04    139s] (I)      Number of inbound cells 0
[08/13 16:55:04    139s] (I)      Number of opened ILM blockages 0
[08/13 16:55:04    139s] (I)      Number of instances temporarily fixed by detailed placement 0
[08/13 16:55:04    139s] (I)      numMoveCells=34698, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[08/13 16:55:04    139s] (I)      cell height: 2800, count: 34698
[08/13 16:55:04    139s] (I)      Number of nets = 42560 ( 222 ignored )
[08/13 16:55:04    139s] (I)      Read rows... (mem=2870.8M)
[08/13 16:55:04    139s] (I)      Done Read rows (cpu=0.000s, mem=2870.8M)
[08/13 16:55:04    139s] (I)      Identified Clock instances: Flop 4231, Clock buffer/inverter 0, Gate 0, Logic 0
[08/13 16:55:04    139s] (I)      Read module constraints... (mem=2870.8M)
[08/13 16:55:04    139s] (I)      Done Read module constraints (cpu=0.000s, mem=2870.8M)
[08/13 16:55:04    139s] (I)      == Non-default Options ==
[08/13 16:55:04    139s] (I)      Maximum routing layer                              : 10
[08/13 16:55:04    139s] (I)      Buffering-aware routing                            : true
[08/13 16:55:04    139s] (I)      Spread congestion away from blockages              : true
[08/13 16:55:04    139s] (I)      Number of threads                                  : 1
[08/13 16:55:04    139s] (I)      Overflow penalty cost                              : 10
[08/13 16:55:04    139s] (I)      Punch through distance                             : 3946.430000
[08/13 16:55:04    139s] (I)      Source-to-sink ratio                               : 0.300000
[08/13 16:55:04    139s] (I)      Method to set GCell size                           : row
[08/13 16:55:04    139s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 16:55:04    139s] (I)      Use row-based GCell size
[08/13 16:55:04    139s] (I)      Use row-based GCell align
[08/13 16:55:04    139s] (I)      layer 0 area = 0
[08/13 16:55:04    139s] (I)      layer 1 area = 0
[08/13 16:55:04    139s] (I)      layer 2 area = 0
[08/13 16:55:04    139s] (I)      layer 3 area = 0
[08/13 16:55:04    139s] (I)      layer 4 area = 0
[08/13 16:55:04    139s] (I)      layer 5 area = 0
[08/13 16:55:04    139s] (I)      layer 6 area = 0
[08/13 16:55:04    139s] (I)      layer 7 area = 0
[08/13 16:55:04    139s] (I)      layer 8 area = 0
[08/13 16:55:04    139s] (I)      layer 9 area = 0
[08/13 16:55:04    139s] (I)      GCell unit size   : 2800
[08/13 16:55:04    139s] (I)      GCell multiplier  : 1
[08/13 16:55:04    139s] (I)      GCell row height  : 2800
[08/13 16:55:04    139s] (I)      Actual row height : 2800
[08/13 16:55:04    139s] (I)      GCell align ref   : 20140 20160
[08/13 16:55:04    139s] [NR-eGR] Track table information for default rule: 
[08/13 16:55:04    139s] [NR-eGR] metal1 has single uniform track structure
[08/13 16:55:04    139s] [NR-eGR] metal2 has single uniform track structure
[08/13 16:55:04    139s] [NR-eGR] metal3 has single uniform track structure
[08/13 16:55:04    139s] [NR-eGR] metal4 has single uniform track structure
[08/13 16:55:04    139s] [NR-eGR] metal5 has single uniform track structure
[08/13 16:55:04    139s] [NR-eGR] metal6 has single uniform track structure
[08/13 16:55:04    139s] [NR-eGR] metal7 has single uniform track structure
[08/13 16:55:04    139s] [NR-eGR] metal8 has single uniform track structure
[08/13 16:55:04    139s] [NR-eGR] metal9 has single uniform track structure
[08/13 16:55:04    139s] [NR-eGR] metal10 has single uniform track structure
[08/13 16:55:04    139s] (I)      ============== Default via ===============
[08/13 16:55:04    139s] (I)      +---+------------------+-----------------+
[08/13 16:55:04    139s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 16:55:04    139s] (I)      +---+------------------+-----------------+
[08/13 16:55:04    139s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 16:55:04    139s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 16:55:04    139s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 16:55:04    139s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 16:55:04    139s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 16:55:04    139s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 16:55:04    139s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 16:55:04    139s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 16:55:04    139s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 16:55:04    139s] (I)      +---+------------------+-----------------+
[08/13 16:55:04    139s] [NR-eGR] Read 23728 PG shapes
[08/13 16:55:04    139s] [NR-eGR] Read 0 clock shapes
[08/13 16:55:04    139s] [NR-eGR] Read 0 other shapes
[08/13 16:55:04    139s] [NR-eGR] #Routing Blockages  : 0
[08/13 16:55:04    139s] [NR-eGR] #Instance Blockages : 0
[08/13 16:55:04    139s] [NR-eGR] #PG Blockages       : 23728
[08/13 16:55:04    139s] [NR-eGR] #Halo Blockages     : 0
[08/13 16:55:04    139s] [NR-eGR] #Boundary Blockages : 0
[08/13 16:55:04    139s] [NR-eGR] #Clock Blockages    : 0
[08/13 16:55:04    139s] [NR-eGR] #Other Blockages    : 0
[08/13 16:55:04    139s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 16:55:04    139s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 16:55:04    139s] [NR-eGR] Read 42560 nets ( ignored 0 )
[08/13 16:55:04    139s] (I)      early_global_route_priority property id does not exist.
[08/13 16:55:04    139s] (I)      Read Num Blocks=23728  Num Prerouted Wires=0  Num CS=0
[08/13 16:55:04    139s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 16:55:04    139s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 0
[08/13 16:55:04    139s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 16:55:04    139s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 0
[08/13 16:55:04    139s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 16:55:04    139s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 16:55:04    139s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 16:55:04    139s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 16:55:04    139s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 16:55:04    139s] (I)      Number of ignored nets                =      0
[08/13 16:55:04    139s] (I)      Number of connected nets              =      0
[08/13 16:55:04    139s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 16:55:04    139s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/13 16:55:04    139s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 16:55:04    139s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 16:55:04    139s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 16:55:04    139s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 16:55:04    139s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 16:55:04    139s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 16:55:04    139s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 16:55:04    139s] (I)      Constructing bin map
[08/13 16:55:04    139s] (I)      Initialize bin information with width=5600 height=5600
[08/13 16:55:04    139s] (I)      Done constructing bin map
[08/13 16:55:04    139s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/13 16:55:04    139s] (I)      Ndr track 0 does not exist
[08/13 16:55:04    139s] (I)      ---------------------Grid Graph Info--------------------
[08/13 16:55:04    139s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 16:55:04    139s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 16:55:04    139s] (I)      Site width          :   380  (dbu)
[08/13 16:55:04    139s] (I)      Row height          :  2800  (dbu)
[08/13 16:55:04    139s] (I)      GCell row height    :  2800  (dbu)
[08/13 16:55:04    139s] (I)      GCell width         :  2800  (dbu)
[08/13 16:55:04    139s] (I)      GCell height        :  2800  (dbu)
[08/13 16:55:04    139s] (I)      Grid                :   248   246    10
[08/13 16:55:04    139s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 16:55:04    139s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 16:55:04    139s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 16:55:04    139s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 16:55:04    139s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 16:55:04    139s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 16:55:04    139s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 16:55:04    139s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 16:55:04    139s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 16:55:04    139s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 16:55:04    139s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 16:55:04    139s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 16:55:04    139s] (I)      --------------------------------------------------------
[08/13 16:55:04    139s] 
[08/13 16:55:04    139s] [NR-eGR] ============ Routing rule table ============
[08/13 16:55:04    139s] [NR-eGR] Rule id: 0  Nets: 42560
[08/13 16:55:04    139s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 16:55:04    139s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 16:55:04    139s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 16:55:04    139s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:55:04    139s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:55:04    139s] [NR-eGR] ========================================
[08/13 16:55:04    139s] [NR-eGR] 
[08/13 16:55:04    139s] (I)      =============== Blocked Tracks ===============
[08/13 16:55:04    139s] (I)      +-------+---------+----------+---------------+
[08/13 16:55:04    139s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 16:55:04    139s] (I)      +-------+---------+----------+---------------+
[08/13 16:55:04    139s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 16:55:04    139s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 16:55:04    139s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 16:55:04    139s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 16:55:04    139s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 16:55:04    139s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 16:55:04    139s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 16:55:04    139s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 16:55:04    139s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 16:55:04    139s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 16:55:04    139s] (I)      +-------+---------+----------+---------------+
[08/13 16:55:04    139s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2881.17 MB )
[08/13 16:55:04    139s] (I)      Reset routing kernel
[08/13 16:55:04    139s] (I)      Started Global Routing ( Curr Mem: 2881.17 MB )
[08/13 16:55:04    139s] (I)      totalPins=143120  totalGlobalPin=135477 (94.66%)
[08/13 16:55:04    139s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 16:55:04    139s] (I)      #blocked areas for congestion spreading : 0
[08/13 16:55:04    139s] (I)      
[08/13 16:55:04    139s] (I)      ============  Phase 1a Route ============
[08/13 16:55:04    139s] [NR-eGR] Layer group 1: route 42560 net(s) in layer range [2, 10]
[08/13 16:55:04    139s] (I)      Usage: 281978 = (133491 H, 148487 V) = (12.85% H, 12.78% V) = (1.869e+05um H, 2.079e+05um V)
[08/13 16:55:04    139s] (I)      
[08/13 16:55:04    139s] (I)      ============  Phase 1b Route ============
[08/13 16:55:04    139s] (I)      Usage: 281978 = (133491 H, 148487 V) = (12.85% H, 12.78% V) = (1.869e+05um H, 2.079e+05um V)
[08/13 16:55:04    139s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.947692e+05um
[08/13 16:55:04    139s] (I)      Congestion metric : 0.00%H 0.04%V, 0.05%HV
[08/13 16:55:04    139s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 16:55:04    139s] (I)      
[08/13 16:55:04    139s] (I)      ============  Phase 1c Route ============
[08/13 16:55:04    139s] (I)      Usage: 281978 = (133491 H, 148487 V) = (12.85% H, 12.78% V) = (1.869e+05um H, 2.079e+05um V)
[08/13 16:55:04    139s] (I)      
[08/13 16:55:04    139s] (I)      ============  Phase 1d Route ============
[08/13 16:55:04    139s] (I)      Usage: 281978 = (133491 H, 148487 V) = (12.85% H, 12.78% V) = (1.869e+05um H, 2.079e+05um V)
[08/13 16:55:04    139s] (I)      
[08/13 16:55:04    139s] (I)      ============  Phase 1e Route ============
[08/13 16:55:04    139s] (I)      Usage: 281978 = (133491 H, 148487 V) = (12.85% H, 12.78% V) = (1.869e+05um H, 2.079e+05um V)
[08/13 16:55:04    139s] (I)      
[08/13 16:55:04    139s] (I)      ============  Phase 1l Route ============
[08/13 16:55:04    139s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.947692e+05um
[08/13 16:55:05    139s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 16:55:05    139s] (I)      Layer  2:     438322    130348       100           0      447705    ( 0.00%) 
[08/13 16:55:05    139s] (I)      Layer  3:     600760    141185         3           0      607620    ( 0.00%) 
[08/13 16:55:05    139s] (I)      Layer  4:     296037     68061        11           0      303800    ( 0.00%) 
[08/13 16:55:05    139s] (I)      Layer  5:     296957     17647         0           0      303810    ( 0.00%) 
[08/13 16:55:05    139s] (I)      Layer  6:     293438     25363         1           0      303800    ( 0.00%) 
[08/13 16:55:05    139s] (I)      Layer  7:      94158       344         0        3768       97502    ( 3.72%) 
[08/13 16:55:05    139s] (I)      Layer  8:      90268       428         0        9277       91990    ( 9.16%) 
[08/13 16:55:05    139s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 16:55:05    139s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 16:55:05    139s] (I)      Total:       2197310    383376       115       41726     2231342    ( 1.84%) 
[08/13 16:55:05    139s] (I)      
[08/13 16:55:05    139s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 16:55:05    139s] [NR-eGR]                        OverCon           OverCon            
[08/13 16:55:05    139s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 16:55:05    139s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/13 16:55:05    139s] [NR-eGR] ---------------------------------------------------------------
[08/13 16:55:05    139s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:05    139s] [NR-eGR]  metal2 ( 2)        77( 0.13%)         3( 0.00%)   ( 0.13%) 
[08/13 16:55:05    139s] [NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:05    139s] [NR-eGR]  metal4 ( 4)        10( 0.02%)         0( 0.00%)   ( 0.02%) 
[08/13 16:55:05    139s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:05    139s] [NR-eGR]  metal6 ( 6)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:05    139s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:05    139s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:05    139s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:05    139s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:05    139s] [NR-eGR] ---------------------------------------------------------------
[08/13 16:55:05    139s] [NR-eGR]        Total        91( 0.02%)         3( 0.00%)   ( 0.02%) 
[08/13 16:55:05    139s] [NR-eGR] 
[08/13 16:55:05    139s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.27 sec, Curr Mem: 2881.17 MB )
[08/13 16:55:05    139s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 16:55:05    139s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 16:55:05    139s] (I)      ============= Track Assignment ============
[08/13 16:55:05    139s] (I)      Started Track Assignment (1T) ( Curr Mem: 2881.17 MB )
[08/13 16:55:05    139s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/13 16:55:05    139s] (I)      Run Multi-thread track assignment
[08/13 16:55:05    139s] (I)      Finished Track Assignment (1T) ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2881.17 MB )
[08/13 16:55:05    139s] (I)      Started Export ( Curr Mem: 2881.17 MB )
[08/13 16:55:05    139s] [NR-eGR]                  Length (um)    Vias 
[08/13 16:55:05    139s] [NR-eGR] -------------------------------------
[08/13 16:55:05    139s] [NR-eGR]  metal1   (1H)             0  143120 
[08/13 16:55:05    139s] [NR-eGR]  metal2   (2V)        108522  178025 
[08/13 16:55:05    139s] [NR-eGR]  metal3   (3H)        172133   57752 
[08/13 16:55:05    139s] [NR-eGR]  metal4   (4V)         88163    6510 
[08/13 16:55:05    139s] [NR-eGR]  metal5   (5H)         22034    5462 
[08/13 16:55:05    139s] [NR-eGR]  metal6   (6V)         35652     113 
[08/13 16:55:05    139s] [NR-eGR]  metal7   (7H)           440      54 
[08/13 16:55:05    139s] [NR-eGR]  metal8   (8V)           606       0 
[08/13 16:55:05    139s] [NR-eGR]  metal9   (9H)             0       0 
[08/13 16:55:05    139s] [NR-eGR]  metal10  (10V)            0       0 
[08/13 16:55:05    139s] [NR-eGR] -------------------------------------
[08/13 16:55:05    139s] [NR-eGR]           Total       427551  391036 
[08/13 16:55:05    139s] [NR-eGR] --------------------------------------------------------------------------
[08/13 16:55:05    139s] [NR-eGR] Total half perimeter of net bounding box: 435570um
[08/13 16:55:05    139s] [NR-eGR] Total length: 427551um, number of vias: 391036
[08/13 16:55:05    139s] [NR-eGR] --------------------------------------------------------------------------
[08/13 16:55:05    139s] [NR-eGR] Total eGR-routed clock nets wire length: 14212um, number of vias: 13411
[08/13 16:55:05    139s] [NR-eGR] --------------------------------------------------------------------------
[08/13 16:55:05    139s] (I)      Finished Export ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2881.17 MB )
[08/13 16:55:05    139s] (I)      ====================================== Runtime Summary =======================================
[08/13 16:55:05    139s] (I)       Step                                             %      Start     Finish      Real       CPU 
[08/13 16:55:05    139s] (I)      ----------------------------------------------------------------------------------------------
[08/13 16:55:05    139s] (I)       Early Global Route kernel                  100.00%  51.94 sec  52.92 sec  0.98 sec  0.95 sec 
[08/13 16:55:05    139s] (I)      [08/13 16:55:05    139s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.95 sec, Real: 0.98 sec, Curr Mem: 2881.17 MB )
 +-Import and model                          15.11%  51.94 sec  52.09 sec  0.15 sec  0.14 sec 
[08/13 16:55:05    139s] (I)       | +-Create place DB                          7.77%  51.94 sec  52.02 sec  0.08 sec  0.08 sec 
[08/13 16:55:05    139s] (I)       | | +-Import place data                      7.77%  51.94 sec  52.02 sec  0.08 sec  0.08 sec 
[08/13 16:55:05    139s] (I)       | | | +-Read instances and placement         1.75%  51.94 sec  51.96 sec  0.02 sec  0.02 sec 
[08/13 16:55:05    139s] (I)       | | | +-Read nets                            5.05%  51.96 sec  52.01 sec  0.05 sec  0.05 sec 
[08/13 16:55:05    139s] (I)       | +-Create route DB                          5.83%  52.02 sec  52.07 sec  0.06 sec  0.05 sec 
[08/13 16:55:05    139s] (I)       | | +-Import route data (1T)                 5.81%  52.02 sec  52.07 sec  0.06 sec  0.05 sec 
[08/13 16:55:05    139s] (I)       | | | +-Read blockages ( Layer 2-10 )        0.99%  52.03 sec  52.04 sec  0.01 sec  0.01 sec 
[08/13 16:55:05    139s] (I)       | | | | +-Read routing blockages             0.00%  52.03 sec  52.03 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | | | +-Read instance blockages            0.33%  52.03 sec  52.03 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | | | +-Read PG blockages                  0.20%  52.03 sec  52.03 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | | | +-Read clock blockages               0.04%  52.03 sec  52.03 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | | | +-Read other blockages               0.04%  52.03 sec  52.04 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | | | +-Read halo blockages                0.03%  52.04 sec  52.04 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | | | +-Read boundary cut boxes            0.00%  52.04 sec  52.04 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | | +-Read blackboxes                      0.00%  52.04 sec  52.04 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | | +-Read prerouted                       0.09%  52.04 sec  52.04 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | | +-Read unlegalized nets                0.29%  52.04 sec  52.04 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | | +-Read nets                            0.75%  52.04 sec  52.05 sec  0.01 sec  0.01 sec 
[08/13 16:55:05    139s] (I)       | | | +-Set up via pillars                   0.05%  52.05 sec  52.05 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | | +-Initialize 3D grid graph             0.12%  52.06 sec  52.06 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | | +-Model blockage capacity              1.46%  52.06 sec  52.07 sec  0.01 sec  0.01 sec 
[08/13 16:55:05    139s] (I)       | | | | +-Initialize 3D capacity             1.33%  52.06 sec  52.07 sec  0.01 sec  0.01 sec 
[08/13 16:55:05    139s] (I)       | +-Read aux data                            0.44%  52.07 sec  52.08 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | +-Others data preparation                  0.20%  52.08 sec  52.08 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | +-Create route kernel                      0.60%  52.08 sec  52.09 sec  0.01 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       +-Global Routing                            27.37%  52.09 sec  52.36 sec  0.27 sec  0.25 sec 
[08/13 16:55:05    139s] (I)       | +-Initialization                           1.15%  52.09 sec  52.10 sec  0.01 sec  0.01 sec 
[08/13 16:55:05    139s] (I)       | +-Net group 1                             23.59%  52.10 sec  52.33 sec  0.23 sec  0.23 sec 
[08/13 16:55:05    139s] (I)       | | +-Generate topology                      3.75%  52.10 sec  52.14 sec  0.04 sec  0.04 sec 
[08/13 16:55:05    139s] (I)       | | +-Phase 1a                               5.93%  52.14 sec  52.20 sec  0.06 sec  0.06 sec 
[08/13 16:55:05    139s] (I)       | | | +-Pattern routing (1T)                 4.86%  52.14 sec  52.19 sec  0.05 sec  0.05 sec 
[08/13 16:55:05    139s] (I)       | | | +-Add via demand to 2D                 1.01%  52.19 sec  52.20 sec  0.01 sec  0.01 sec 
[08/13 16:55:05    139s] (I)       | | +-Phase 1b                               0.04%  52.20 sec  52.20 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | +-Phase 1c                               0.00%  52.20 sec  52.20 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | +-Phase 1d                               0.00%  52.20 sec  52.20 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | +-Phase 1e                               0.13%  52.20 sec  52.20 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | | +-Route legalization                   0.11%  52.20 sec  52.20 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | | | +-Legalize Reach Aware Violations    0.10%  52.20 sec  52.20 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | | +-Phase 1l                              13.10%  52.20 sec  52.33 sec  0.13 sec  0.13 sec 
[08/13 16:55:05    139s] (I)       | | | +-Layer assignment (1T)               12.84%  52.21 sec  52.33 sec  0.13 sec  0.13 sec 
[08/13 16:55:05    139s] (I)       | +-Clean cong LA                            0.00%  52.33 sec  52.33 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       +-Export 3D cong map                         0.79%  52.36 sec  52.37 sec  0.01 sec  0.01 sec 
[08/13 16:55:05    139s] (I)       | +-Export 2D cong map                       0.07%  52.36 sec  52.37 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       +-Extract Global 3D Wires                    0.48%  52.37 sec  52.37 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       +-Track Assignment (1T)                     32.37%  52.37 sec  52.69 sec  0.32 sec  0.32 sec 
[08/13 16:55:05    139s] (I)       | +-Initialization                           0.13%  52.37 sec  52.37 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       | +-Track Assignment Kernel                 31.72%  52.37 sec  52.68 sec  0.31 sec  0.31 sec 
[08/13 16:55:05    139s] (I)       | +-Free Memory                              0.01%  52.69 sec  52.69 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       +-Export                                    22.87%  52.69 sec  52.91 sec  0.22 sec  0.22 sec 
[08/13 16:55:05    139s] (I)       | +-Export DB wires                         12.44%  52.69 sec  52.81 sec  0.12 sec  0.12 sec 
[08/13 16:55:05    139s] (I)       | | +-Export all nets                        9.38%  52.69 sec  52.79 sec  0.09 sec  0.09 sec 
[08/13 16:55:05    139s] (I)       | | +-Set wire vias                          2.52%  52.79 sec  52.81 sec  0.02 sec  0.02 sec 
[08/13 16:55:05    139s] (I)       | +-Report wirelength                        4.67%  52.81 sec  52.86 sec  0.05 sec  0.05 sec 
[08/13 16:55:05    139s] (I)       | +-Update net boxes                         5.75%  52.86 sec  52.91 sec  0.06 sec  0.06 sec 
[08/13 16:55:05    139s] (I)       | +-Update timing                            0.00%  52.91 sec  52.91 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)       +-Postprocess design                         0.01%  52.91 sec  52.91 sec  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)      ====================== Summary by functions ======================
[08/13 16:55:05    139s] (I)       Lv  Step                                   %      Real       CPU 
[08/13 16:55:05    139s] (I)      ------------------------------------------------------------------
[08/13 16:55:05    139s] (I)        0  Early Global Route kernel        100.00%  0.98 sec  0.95 sec 
[08/13 16:55:05    139s] (I)        1  Track Assignment (1T)             32.37%  0.32 sec  0.32 sec 
[08/13 16:55:05    139s] (I)        1  Global Routing                    27.37%  0.27 sec  0.25 sec 
[08/13 16:55:05    139s] (I)        1  Export                            22.87%  0.22 sec  0.22 sec 
[08/13 16:55:05    139s] (I)        1  Import and model                  15.11%  0.15 sec  0.14 sec 
[08/13 16:55:05    139s] (I)        1  Export 3D cong map                 0.79%  0.01 sec  0.01 sec 
[08/13 16:55:05    139s] (I)        1  Extract Global 3D Wires            0.48%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        1  Postprocess design                 0.01%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        2  Track Assignment Kernel           31.72%  0.31 sec  0.31 sec 
[08/13 16:55:05    139s] (I)        2  Net group 1                       23.59%  0.23 sec  0.23 sec 
[08/13 16:55:05    139s] (I)        2  Export DB wires                   12.44%  0.12 sec  0.12 sec 
[08/13 16:55:05    139s] (I)        2  Create place DB                    7.77%  0.08 sec  0.08 sec 
[08/13 16:55:05    139s] (I)        2  Create route DB                    5.83%  0.06 sec  0.05 sec 
[08/13 16:55:05    139s] (I)        2  Update net boxes                   5.75%  0.06 sec  0.06 sec 
[08/13 16:55:05    139s] (I)        2  Report wirelength                  4.67%  0.05 sec  0.05 sec 
[08/13 16:55:05    139s] (I)        2  Initialization                     1.28%  0.01 sec  0.01 sec 
[08/13 16:55:05    139s] (I)        2  Create route kernel                0.60%  0.01 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        2  Read aux data                      0.44%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        2  Others data preparation            0.20%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        2  Export 2D cong map                 0.07%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        3  Phase 1l                          13.10%  0.13 sec  0.13 sec 
[08/13 16:55:05    139s] (I)        3  Export all nets                    9.38%  0.09 sec  0.09 sec 
[08/13 16:55:05    139s] (I)        3  Import place data                  7.77%  0.08 sec  0.08 sec 
[08/13 16:55:05    139s] (I)        3  Phase 1a                           5.93%  0.06 sec  0.06 sec 
[08/13 16:55:05    139s] (I)        3  Import route data (1T)             5.81%  0.06 sec  0.05 sec 
[08/13 16:55:05    139s] (I)        3  Generate topology                  3.75%  0.04 sec  0.04 sec 
[08/13 16:55:05    139s] (I)        3  Set wire vias                      2.52%  0.02 sec  0.02 sec 
[08/13 16:55:05    139s] (I)        3  Phase 1e                           0.13%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        3  Phase 1b                           0.04%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        4  Layer assignment (1T)             12.84%  0.13 sec  0.13 sec 
[08/13 16:55:05    139s] (I)        4  Read nets                          5.80%  0.06 sec  0.06 sec 
[08/13 16:55:05    139s] (I)        4  Pattern routing (1T)               4.86%  0.05 sec  0.05 sec 
[08/13 16:55:05    139s] (I)        4  Read instances and placement       1.75%  0.02 sec  0.02 sec 
[08/13 16:55:05    139s] (I)        4  Model blockage capacity            1.46%  0.01 sec  0.01 sec 
[08/13 16:55:05    139s] (I)        4  Add via demand to 2D               1.01%  0.01 sec  0.01 sec 
[08/13 16:55:05    139s] (I)        4  Read blockages ( Layer 2-10 )      0.99%  0.01 sec  0.01 sec 
[08/13 16:55:05    139s] (I)        4  Read unlegalized nets              0.29%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        4  Initialize 3D grid graph           0.12%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        4  Route legalization                 0.11%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        4  Read prerouted                     0.09%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        4  Set up via pillars                 0.05%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        5  Initialize 3D capacity             1.33%  0.01 sec  0.01 sec 
[08/13 16:55:05    139s] (I)        5  Read instance blockages            0.33%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        5  Read PG blockages                  0.20%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        5  Legalize Reach Aware Violations    0.10%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        5  Read clock blockages               0.04%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        5  Read other blockages               0.04%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        5  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[08/13 16:55:05    139s] Extraction called for design 'top' of instances=34698 and nets=42784 using extraction engine 'pre_route' .
[08/13 16:55:05    139s] pre_route RC Extraction called for design top.
[08/13 16:55:05    139s] RC Extraction called in multi-corner(1) mode.
[08/13 16:55:05    139s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/13 16:55:05    139s] Type 'man IMPEXT-6197' for more detail.
[08/13 16:55:05    139s] RCMode: PreRoute
[08/13 16:55:05    139s]       RC Corner Indexes            0   
[08/13 16:55:05    139s] Capacitance Scaling Factor   : 1.00000 
[08/13 16:55:05    139s] Resistance Scaling Factor    : 1.00000 
[08/13 16:55:05    139s] Clock Cap. Scaling Factor    : 1.00000 
[08/13 16:55:05    139s] Clock Res. Scaling Factor    : 1.00000 
[08/13 16:55:05    139s] Shrink Factor                : 1.00000
[08/13 16:55:05    139s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/13 16:55:05    139s] 
[08/13 16:55:05    139s] Trim Metal Layers:
[08/13 16:55:05    140s] LayerId::1 widthSet size::1
[08/13 16:55:05    140s] LayerId::2 widthSet size::1
[08/13 16:55:05    140s] LayerId::3 widthSet size::1
[08/13 16:55:05    140s] LayerId::4 widthSet size::1
[08/13 16:55:05    140s] LayerId::5 widthSet size::1
[08/13 16:55:05    140s] LayerId::6 widthSet size::1
[08/13 16:55:05    140s] LayerId::7 widthSet size::1
[08/13 16:55:05    140s] LayerId::8 widthSet size::1
[08/13 16:55:05    140s] LayerId::9 widthSet size::1
[08/13 16:55:05    140s] LayerId::10 widthSet size::1
[08/13 16:55:05    140s] eee: pegSigSF::1.070000
[08/13 16:55:05    140s] Updating RC grid for preRoute extraction ...
[08/13 16:55:05    140s] Initializing multi-corner resistance tables ...
[08/13 16:55:05    140s] eee: l::1 avDens::0.093625 usedTrk::5617.510070 availTrk::60000.000000 sigTrk::5617.510070
[08/13 16:55:05    140s] eee: l::2 avDens::0.186525 usedTrk::7751.604637 availTrk::41557.894737 sigTrk::7751.604637
[08/13 16:55:05    140s] eee: l::3 avDens::0.218000 usedTrk::12295.212903 availTrk::56400.000000 sigTrk::12295.212903
[08/13 16:55:05    140s] eee: l::4 avDens::0.223312 usedTrk::6297.406150 availTrk::28200.000000 sigTrk::6297.406150
[08/13 16:55:05    140s] eee: l::5 avDens::0.060072 usedTrk::1573.882502 availTrk::26200.000000 sigTrk::1573.882502
[08/13 16:55:05    140s] eee: l::6 avDens::0.100260 usedTrk::2546.601786 availTrk::25400.000000 sigTrk::2546.601786
[08/13 16:55:05    140s] eee: l::7 avDens::0.020509 usedTrk::31.446429 availTrk::1533.333333 sigTrk::31.446429
[08/13 16:55:05    140s] eee: l::8 avDens::0.040554 usedTrk::43.257500 availTrk::1066.666667 sigTrk::43.257500
[08/13 16:55:05    140s] eee: l::9 avDens::0.243053 usedTrk::159.503323 availTrk::656.250000 sigTrk::159.503323
[08/13 16:55:05    140s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 16:55:05    140s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 16:55:05    140s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.266810 uaWl=1.000000 uaWlH=0.343575 aWlH=0.000000 lMod=0 pMax=0.863900 pMod=80 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/13 16:55:05    140s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2881.172M)
[08/13 16:55:05    140s] All LLGs are deleted
[08/13 16:55:05    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:05    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:05    140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2881.2M, EPOCH TIME: 1755129305.884067
[08/13 16:55:05    140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2881.2M, EPOCH TIME: 1755129305.884126
[08/13 16:55:05    140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2881.2M, EPOCH TIME: 1755129305.890083
[08/13 16:55:05    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:05    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:05    140s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2881.2M, EPOCH TIME: 1755129305.890714
[08/13 16:55:05    140s] Max number of tech site patterns supported in site array is 256.
[08/13 16:55:05    140s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 16:55:05    140s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2881.2M, EPOCH TIME: 1755129305.894094
[08/13 16:55:05    140s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 16:55:05    140s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 16:55:05    140s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:2881.2M, EPOCH TIME: 1755129305.898609
[08/13 16:55:05    140s] Fast DP-INIT is on for default
[08/13 16:55:05    140s] Atter site array init, number of instance map data is 0.
[08/13 16:55:05    140s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2881.2M, EPOCH TIME: 1755129305.903836
[08/13 16:55:05    140s] 
[08/13 16:55:05    140s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:55:05    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:2881.2M, EPOCH TIME: 1755129305.908075
[08/13 16:55:05    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:05    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:05    140s] Starting delay calculation for Setup views
[08/13 16:55:06    140s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 16:55:06    140s] #################################################################################
[08/13 16:55:06    140s] # Design Stage: PreRoute
[08/13 16:55:06    140s] # Design Name: top
[08/13 16:55:06    140s] # Design Mode: 45nm
[08/13 16:55:06    140s] # Analysis Mode: MMMC Non-OCV 
[08/13 16:55:06    140s] # Parasitics Mode: No SPEF/RCDB 
[08/13 16:55:06    140s] # Signoff Settings: SI Off 
[08/13 16:55:06    140s] #################################################################################
[08/13 16:55:06    141s] Calculate delays in BcWc mode...
[08/13 16:55:06    141s] Topological Sorting (REAL = 0:00:00.0, MEM = 2881.2M, InitMEM = 2881.2M)
[08/13 16:55:06    141s] Start delay calculation (fullDC) (1 T). (MEM=2881.17)
[08/13 16:55:06    141s] Start AAE Lib Loading. (MEM=2892.69)
[08/13 16:55:06    141s] End AAE Lib Loading. (MEM=2911.77 CPU=0:00:00.0 Real=0:00:00.0)
[08/13 16:55:06    141s] End AAE Lib Interpolated Model. (MEM=2911.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 16:55:06    141s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_7' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/13 16:55:06    141s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/13 16:55:06    141s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/13 16:55:06    141s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/13 16:55:06    141s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/13 16:55:06    141s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/13 16:55:06    141s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/13 16:55:10    144s] Total number of fetched objects 44664
[08/13 16:55:10    144s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 16:55:10    144s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 16:55:10    144s] End delay calculation. (MEM=2935.46 CPU=0:00:03.0 REAL=0:00:03.0)
[08/13 16:55:10    144s] *** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 2935.5M) ***
[08/13 16:55:10    144s] End delay calculation (fullDC). (MEM=2935.46 CPU=0:00:03.8 REAL=0:00:04.0)
[08/13 16:55:11    145s] *** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:06.0 totSessionCpu=0:02:26 mem=2927.5M)
[08/13 16:55:11    145s] 
[08/13 16:55:11    145s] ------------------------------------------------------------------
[08/13 16:55:11    145s]              Initial Summary
[08/13 16:55:11    145s] ------------------------------------------------------------------
[08/13 16:55:11    145s] 
[08/13 16:55:11    145s] Setup views included:
[08/13 16:55:11    145s]  nangate_view_setup 
[08/13 16:55:11    145s] 
[08/13 16:55:11    145s] +--------------------+---------+
[08/13 16:55:11    145s] |     Setup mode     |   all   |
[08/13 16:55:11    145s] +--------------------+---------+
[08/13 16:55:11    145s] |           WNS (ns):| -8.565  |
[08/13 16:55:11    145s] |           TNS (ns):|-21581.2 |
[08/13 16:55:11    145s] |    Violating Paths:|  3202   |
[08/13 16:55:11    145s] |          All Paths:|  8592   |
[08/13 16:55:11    145s] +--------------------+---------+
[08/13 16:55:11    145s] 
[08/13 16:55:11    145s] +----------------+-------------------------------+------------------+
[08/13 16:55:11    145s] |                |              Real             |       Total      |
[08/13 16:55:11    145s] |    DRVs        +------------------+------------+------------------|
[08/13 16:55:11    145s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/13 16:55:11    145s] +----------------+------------------+------------+------------------+
[08/13 16:55:11    145s] |   max_cap      |     39 (39)      |   -2.353   |     39 (39)      |
[08/13 16:55:11    145s] |   max_tran     |   2790 (9198)    |   -3.032   |   2790 (10291)   |
[08/13 16:55:11    145s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/13 16:55:11    145s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/13 16:55:11    145s] +----------------+------------------+------------+------------------+
[08/13 16:55:11    145s] 
[08/13 16:55:11    145s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2943.5M, EPOCH TIME: 1755129311.570188
[08/13 16:55:11    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    145s] 
[08/13 16:55:11    145s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:55:11    145s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2943.5M, EPOCH TIME: 1755129311.580006
[08/13 16:55:11    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    145s] 
[08/13 16:55:11    145s] Density: 69.613%
[08/13 16:55:11    145s] ------------------------------------------------------------------
[08/13 16:55:11    145s] **opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2083.2M, totSessionCpu=0:02:26 **
[08/13 16:55:11    145s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.7/0:00:07.7 (1.0), totSession cpu/real = 0:02:25.9/0:11:11.3 (0.2), mem = 2897.5M
[08/13 16:55:11    145s] 
[08/13 16:55:11    145s] =============================================================================================
[08/13 16:55:11    145s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.18-s099_1
[08/13 16:55:11    145s] =============================================================================================
[08/13 16:55:11    145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 16:55:11    145s] ---------------------------------------------------------------------------------------------
[08/13 16:55:11    145s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:11    145s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:05.7 /  0:00:05.7    1.0
[08/13 16:55:11    145s] [ DrvReport              ]      1   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 16:55:11    145s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:11    145s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 16:55:11    145s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:11    145s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:11    145s] [ EarlyGlobalRoute       ]      1   0:00:01.0  (  12.7 % )     0:00:01.0 /  0:00:01.0    1.0
[08/13 16:55:11    145s] [ ExtractRC              ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:55:11    145s] [ TimingUpdate           ]      1   0:00:00.7  (   8.7 % )     0:00:05.3 /  0:00:05.3    1.0
[08/13 16:55:11    145s] [ FullDelayCalc          ]      1   0:00:04.6  (  59.8 % )     0:00:04.6 /  0:00:04.6    1.0
[08/13 16:55:11    145s] [ TimingReport           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 16:55:11    145s] [ MISC                   ]          0:00:00.5  (   6.3 % )     0:00:00.5 /  0:00:00.5    1.0
[08/13 16:55:11    145s] ---------------------------------------------------------------------------------------------
[08/13 16:55:11    145s]  InitOpt #1 TOTAL                   0:00:07.7  ( 100.0 % )     0:00:07.7 /  0:00:07.7    1.0
[08/13 16:55:11    145s] ---------------------------------------------------------------------------------------------
[08/13 16:55:11    145s] 
[08/13 16:55:11    145s] ** INFO : this run is activating medium effort placeOptDesign flow
[08/13 16:55:11    145s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 16:55:11    145s] ### Creating PhyDesignMc. totSessionCpu=0:02:26 mem=2897.5M
[08/13 16:55:11    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:2897.5M, EPOCH TIME: 1755129311.596720
[08/13 16:55:11    145s] Processing tracks to init pin-track alignment.
[08/13 16:55:11    145s] z: 2, totalTracks: 1
[08/13 16:55:11    145s] z: 4, totalTracks: 1
[08/13 16:55:11    145s] z: 6, totalTracks: 1
[08/13 16:55:11    145s] z: 8, totalTracks: 1
[08/13 16:55:11    145s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:55:11    145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2897.5M, EPOCH TIME: 1755129311.610676
[08/13 16:55:11    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    145s] 
[08/13 16:55:11    145s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:55:11    145s] OPERPROF:     Starting CMU at level 3, MEM:2897.5M, EPOCH TIME: 1755129311.618007
[08/13 16:55:11    145s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2897.5M, EPOCH TIME: 1755129311.618969
[08/13 16:55:11    145s] 
[08/13 16:55:11    145s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 16:55:11    145s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2897.5M, EPOCH TIME: 1755129311.620803
[08/13 16:55:11    145s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2897.5M, EPOCH TIME: 1755129311.620836
[08/13 16:55:11    145s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2897.5M, EPOCH TIME: 1755129311.621056
[08/13 16:55:11    145s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2897.5MB).
[08/13 16:55:11    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.027, MEM:2897.5M, EPOCH TIME: 1755129311.623603
[08/13 16:55:11    145s] TotalInstCnt at PhyDesignMc Initialization: 34698
[08/13 16:55:11    145s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:26 mem=2897.5M
[08/13 16:55:11    145s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2897.5M, EPOCH TIME: 1755129311.653390
[08/13 16:55:11    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    146s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.073, REAL:0.074, MEM:2897.5M, EPOCH TIME: 1755129311.727038
[08/13 16:55:11    146s] TotalInstCnt at PhyDesignMc Destruction: 34698
[08/13 16:55:11    146s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 16:55:11    146s] ### Creating PhyDesignMc. totSessionCpu=0:02:26 mem=2897.5M
[08/13 16:55:11    146s] OPERPROF: Starting DPlace-Init at level 1, MEM:2897.5M, EPOCH TIME: 1755129311.727321
[08/13 16:55:11    146s] Processing tracks to init pin-track alignment.
[08/13 16:55:11    146s] z: 2, totalTracks: 1
[08/13 16:55:11    146s] z: 4, totalTracks: 1
[08/13 16:55:11    146s] z: 6, totalTracks: 1
[08/13 16:55:11    146s] z: 8, totalTracks: 1
[08/13 16:55:11    146s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:55:11    146s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2897.5M, EPOCH TIME: 1755129311.740797
[08/13 16:55:11    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    146s] 
[08/13 16:55:11    146s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:55:11    146s] OPERPROF:     Starting CMU at level 3, MEM:2897.5M, EPOCH TIME: 1755129311.747643
[08/13 16:55:11    146s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2897.5M, EPOCH TIME: 1755129311.748596
[08/13 16:55:11    146s] 
[08/13 16:55:11    146s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 16:55:11    146s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.010, MEM:2897.5M, EPOCH TIME: 1755129311.750409
[08/13 16:55:11    146s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2897.5M, EPOCH TIME: 1755129311.750441
[08/13 16:55:11    146s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2897.5M, EPOCH TIME: 1755129311.750659
[08/13 16:55:11    146s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2897.5MB).
[08/13 16:55:11    146s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.026, MEM:2897.5M, EPOCH TIME: 1755129311.753207
[08/13 16:55:11    146s] TotalInstCnt at PhyDesignMc Initialization: 34698
[08/13 16:55:11    146s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:26 mem=2897.5M
[08/13 16:55:11    146s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2897.5M, EPOCH TIME: 1755129311.782959
[08/13 16:55:11    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:11    146s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.067, REAL:0.068, MEM:2897.5M, EPOCH TIME: 1755129311.850500
[08/13 16:55:11    146s] TotalInstCnt at PhyDesignMc Destruction: 34698
[08/13 16:55:11    146s] *** Starting optimizing excluded clock nets MEM= 2897.5M) ***
[08/13 16:55:11    146s] *info: No excluded clock nets to be optimized.
[08/13 16:55:11    146s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2897.5M) ***
[08/13 16:55:11    146s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[08/13 16:55:11    146s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[08/13 16:55:11    146s] Begin: GigaOpt Route Type Constraints Refinement
[08/13 16:55:11    146s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.1
[08/13 16:55:11    146s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:26.2/0:11:11.5 (0.2), mem = 2897.5M
[08/13 16:55:11    146s] ### Creating RouteCongInterface, started
[08/13 16:55:11    146s] ### Creating TopoMgr, started
[08/13 16:55:11    146s] ### Creating TopoMgr, finished
[08/13 16:55:11    146s] #optDebug: Start CG creation (mem=2897.5M)
[08/13 16:55:11    146s]  ...initializing CG  maxDriveDist 293.228000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 29.322500 
[08/13 16:55:11    146s] (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:11    146s]  ...processing cgPrt (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:11    146s]  ...processing cgEgp (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:11    146s]  ...processing cgPbk (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:11    146s]  ...processing cgNrb(cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:11    146s]  ...processing cgObs (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:11    146s]  ...processing cgCon (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:11    146s]  ...processing cgPdm (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:11    146s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:12    146s] 
[08/13 16:55:12    146s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 16:55:12    146s] 
[08/13 16:55:12    146s] #optDebug: {0, 1.000}
[08/13 16:55:12    146s] ### Creating RouteCongInterface, finished
[08/13 16:55:12    146s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.1
[08/13 16:55:12    146s] Updated routing constraints on 0 nets.
[08/13 16:55:12    146s] Bottom Preferred Layer:
[08/13 16:55:12    146s]     None
[08/13 16:55:12    146s] Via Pillar Rule:
[08/13 16:55:12    146s]     None
[08/13 16:55:12    146s] Finished writing unified metrics of routing constraints.
[08/13 16:55:12    146s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:26.4/0:11:11.7 (0.2), mem = 3077.1M
[08/13 16:55:12    146s] 
[08/13 16:55:12    146s] =============================================================================================
[08/13 16:55:12    146s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.18-s099_1
[08/13 16:55:12    146s] =============================================================================================
[08/13 16:55:12    146s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 16:55:12    146s] ---------------------------------------------------------------------------------------------
[08/13 16:55:12    146s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  90.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:55:12    146s] [ MISC                   ]          0:00:00.0  (  10.0 % )     0:00:00.0 /  0:00:00.0    1.0
[08/13 16:55:12    146s] ---------------------------------------------------------------------------------------------
[08/13 16:55:12    146s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:55:12    146s] ---------------------------------------------------------------------------------------------
[08/13 16:55:12    146s] 
[08/13 16:55:12    146s] End: GigaOpt Route Type Constraints Refinement
[08/13 16:55:12    146s] The useful skew maximum allowed delay is: 0.3
[08/13 16:55:12    147s] Deleting Lib Analyzer.
[08/13 16:55:12    147s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:27.1/0:11:12.5 (0.2), mem = 3077.1M
[08/13 16:55:12    147s] Info: 1 clock net  excluded from IPO operation.
[08/13 16:55:12    147s] ### Creating LA Mngr. totSessionCpu=0:02:27 mem=3077.1M
[08/13 16:55:12    147s] ### Creating LA Mngr, finished. totSessionCpu=0:02:27 mem=3077.1M
[08/13 16:55:12    147s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/13 16:55:12    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.2
[08/13 16:55:12    147s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 16:55:12    147s] ### Creating PhyDesignMc. totSessionCpu=0:02:27 mem=3077.1M
[08/13 16:55:12    147s] OPERPROF: Starting DPlace-Init at level 1, MEM:3077.1M, EPOCH TIME: 1755129312.905937
[08/13 16:55:12    147s] Processing tracks to init pin-track alignment.
[08/13 16:55:12    147s] z: 2, totalTracks: 1
[08/13 16:55:12    147s] z: 4, totalTracks: 1
[08/13 16:55:12    147s] z: 6, totalTracks: 1
[08/13 16:55:12    147s] z: 8, totalTracks: 1
[08/13 16:55:12    147s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:55:12    147s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3077.1M, EPOCH TIME: 1755129312.919675
[08/13 16:55:12    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:12    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:12    147s] 
[08/13 16:55:12    147s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:55:12    147s] OPERPROF:     Starting CMU at level 3, MEM:3077.1M, EPOCH TIME: 1755129312.927842
[08/13 16:55:12    147s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3077.1M, EPOCH TIME: 1755129312.928807
[08/13 16:55:12    147s] 
[08/13 16:55:12    147s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 16:55:12    147s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3077.1M, EPOCH TIME: 1755129312.930666
[08/13 16:55:12    147s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3077.1M, EPOCH TIME: 1755129312.930697
[08/13 16:55:12    147s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3077.1M, EPOCH TIME: 1755129312.931086
[08/13 16:55:12    147s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3077.1MB).
[08/13 16:55:12    147s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3077.1M, EPOCH TIME: 1755129312.933669
[08/13 16:55:13    147s] TotalInstCnt at PhyDesignMc Initialization: 34698
[08/13 16:55:13    147s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:27 mem=3077.1M
[08/13 16:55:13    147s] 
[08/13 16:55:13    147s] Footprint cell information for calculating maxBufDist
[08/13 16:55:13    147s] *info: There are 9 candidate Buffer cells
[08/13 16:55:13    147s] *info: There are 6 candidate Inverter cells
[08/13 16:55:13    147s] 
[08/13 16:55:13    147s] #optDebug: Start CG creation (mem=3077.1M)
[08/13 16:55:13    147s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[08/13 16:55:13    147s] (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:13    147s]  ...processing cgPrt (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:13    147s]  ...processing cgEgp (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:13    147s]  ...processing cgPbk (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:13    147s]  ...processing cgNrb(cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:13    147s]  ...processing cgObs (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:13    147s]  ...processing cgCon (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:13    147s]  ...processing cgPdm (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:13    147s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3077.1M)
[08/13 16:55:13    147s] ### Creating RouteCongInterface, started
[08/13 16:55:13    147s] 
[08/13 16:55:13    147s] Creating Lib Analyzer ...
[08/13 16:55:13    147s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 16:55:13    147s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 16:55:13    147s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 16:55:13    147s] 
[08/13 16:55:13    147s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 16:55:13    147s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:28 mem=3077.1M
[08/13 16:55:13    147s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:28 mem=3077.1M
[08/13 16:55:13    147s] Creating Lib Analyzer, finished. 
[08/13 16:55:13    147s] 
[08/13 16:55:13    147s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 16:55:13    147s] 
[08/13 16:55:13    147s] #optDebug: {0, 1.000}
[08/13 16:55:13    147s] ### Creating RouteCongInterface, finished
[08/13 16:55:13    147s] {MG  {4 0 1 0.0684673}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 16:55:13    147s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3096.2M, EPOCH TIME: 1755129313.516444
[08/13 16:55:13    147s] Found 0 hard placement blockage before merging.
[08/13 16:55:13    147s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3096.2M, EPOCH TIME: 1755129313.516837
[08/13 16:55:13    147s] 
[08/13 16:55:13    147s] Netlist preparation processing... 
[08/13 16:55:13    147s] Removed 0 instance
[08/13 16:55:13    147s] *info: Marking 0 isolation instances dont touch
[08/13 16:55:13    147s] *info: Marking 0 level shifter instances dont touch
[08/13 16:55:13    147s] Deleting 0 temporary hard placement blockage(s).
[08/13 16:55:13    147s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3093.1M, EPOCH TIME: 1755129313.600800
[08/13 16:55:13    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34698).
[08/13 16:55:13    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:13    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:13    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:13    147s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.076, REAL:0.076, MEM:3007.1M, EPOCH TIME: 1755129313.676597
[08/13 16:55:13    147s] TotalInstCnt at PhyDesignMc Destruction: 34698
[08/13 16:55:13    147s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.2
[08/13 16:55:13    147s] 
[08/13 16:55:13    147s] =============================================================================================
[08/13 16:55:13    147s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.18-s099_1
[08/13 16:55:13    147s] =============================================================================================
[08/13 16:55:13    147s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 16:55:13    147s] ---------------------------------------------------------------------------------------------
[08/13 16:55:13    147s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  18.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:55:13    147s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:13    147s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  16.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 16:55:13    147s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    1.1
[08/13 16:55:13    147s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  10.1 % )     0:00:00.2 /  0:00:00.3    1.0
[08/13 16:55:13    147s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  19.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:55:13    147s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:13    147s] [ TimingUpdate           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:13    147s] [ MISC                   ]          0:00:00.2  (  28.8 % )     0:00:00.2 /  0:00:00.2    0.9
[08/13 16:55:13    147s] ---------------------------------------------------------------------------------------------
[08/13 16:55:13    147s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.8    1.0
[08/13 16:55:13    147s] ---------------------------------------------------------------------------------------------
[08/13 16:55:13    147s] 
[08/13 16:55:13    147s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.9 (1.0), totSession cpu/real = 0:02:28.0/0:11:13.4 (0.2), mem = 3007.1M
[08/13 16:55:13    148s] Deleting Lib Analyzer.
[08/13 16:55:13    148s] Begin: GigaOpt high fanout net optimization
[08/13 16:55:13    148s] GigaOpt HFN: use maxLocalDensity 1.2
[08/13 16:55:13    148s] GigaOpt HFN: use maxLocalDensity 1.2
[08/13 16:55:13    148s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/13 16:55:13    148s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/13 16:55:13    148s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:28.3/0:11:13.7 (0.2), mem = 3007.1M
[08/13 16:55:14    148s] Info: 1 clock net  excluded from IPO operation.
[08/13 16:55:14    148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.3
[08/13 16:55:14    148s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 16:55:14    148s] ### Creating PhyDesignMc. totSessionCpu=0:02:28 mem=3007.1M
[08/13 16:55:14    148s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 16:55:14    148s] OPERPROF: Starting DPlace-Init at level 1, MEM:3007.1M, EPOCH TIME: 1755129314.020801
[08/13 16:55:14    148s] Processing tracks to init pin-track alignment.
[08/13 16:55:14    148s] z: 2, totalTracks: 1
[08/13 16:55:14    148s] z: 4, totalTracks: 1
[08/13 16:55:14    148s] z: 6, totalTracks: 1
[08/13 16:55:14    148s] z: 8, totalTracks: 1
[08/13 16:55:14    148s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:55:14    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3007.1M, EPOCH TIME: 1755129314.034800
[08/13 16:55:14    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:14    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:14    148s] 
[08/13 16:55:14    148s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:55:14    148s] OPERPROF:     Starting CMU at level 3, MEM:3007.1M, EPOCH TIME: 1755129314.042358
[08/13 16:55:14    148s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3007.1M, EPOCH TIME: 1755129314.043322
[08/13 16:55:14    148s] 
[08/13 16:55:14    148s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 16:55:14    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3007.1M, EPOCH TIME: 1755129314.045166
[08/13 16:55:14    148s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3007.1M, EPOCH TIME: 1755129314.045198
[08/13 16:55:14    148s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3007.1M, EPOCH TIME: 1755129314.045415
[08/13 16:55:14    148s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3007.1MB).
[08/13 16:55:14    148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.027, MEM:3007.1M, EPOCH TIME: 1755129314.047890
[08/13 16:55:14    148s] TotalInstCnt at PhyDesignMc Initialization: 34698
[08/13 16:55:14    148s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:28 mem=3007.1M
[08/13 16:55:14    148s] ### Creating RouteCongInterface, started
[08/13 16:55:14    148s] 
[08/13 16:55:14    148s] Creating Lib Analyzer ...
[08/13 16:55:14    148s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 16:55:14    148s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 16:55:14    148s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 16:55:14    148s] 
[08/13 16:55:14    148s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 16:55:14    148s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:29 mem=3007.1M
[08/13 16:55:14    148s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:29 mem=3007.1M
[08/13 16:55:14    148s] Creating Lib Analyzer, finished. 
[08/13 16:55:14    148s] 
[08/13 16:55:14    148s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/13 16:55:14    148s] 
[08/13 16:55:14    148s] #optDebug: {0, 1.000}
[08/13 16:55:14    148s] ### Creating RouteCongInterface, finished
[08/13 16:55:14    148s] {MG  {4 0 1 0.0684673}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 16:55:14    149s] Info: violation cost 9.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 9.000000, glitch 0.000000)
[08/13 16:55:14    149s] [GPS-DRV] Optimizer parameters ============================= 
[08/13 16:55:14    149s] [GPS-DRV] maxDensity (design): 0.95
[08/13 16:55:14    149s] [GPS-DRV] maxLocalDensity: 1.2
[08/13 16:55:14    149s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/13 16:55:14    149s] [GPS-DRV] All active and enabled setup views
[08/13 16:55:14    149s] [GPS-DRV]     nangate_view_setup
[08/13 16:55:14    149s] [GPS-DRV] maxTran off
[08/13 16:55:14    149s] [GPS-DRV] maxCap off
[08/13 16:55:14    149s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/13 16:55:14    149s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[08/13 16:55:14    149s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/13 16:55:14    149s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3064.4M, EPOCH TIME: 1755129314.923259
[08/13 16:55:14    149s] Found 0 hard placement blockage before merging.
[08/13 16:55:14    149s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3064.4M, EPOCH TIME: 1755129314.923628
[08/13 16:55:15    149s] +---------+---------+--------+----------+------------+--------+
[08/13 16:55:15    149s] | Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[08/13 16:55:15    149s] +---------+---------+--------+----------+------------+--------+
[08/13 16:55:15    149s] |   69.61%|        -|  -8.565|-21581.210|   0:00:00.0| 3064.4M|
[08/13 16:55:15    149s] Info: violation cost 9.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 9.000000, glitch 0.000000)
[08/13 16:55:16    151s] Info: violation cost 55.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 16:55:16    151s] |   69.79%|      119|  -2.822| -4695.173|   0:00:01.0| 3098.0M|
[08/13 16:55:16    151s] +---------+---------+--------+----------+------------+--------+
[08/13 16:55:16    151s] 
[08/13 16:55:16    151s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=3098.0M) ***
[08/13 16:55:16    151s] 
[08/13 16:55:16    151s] ###############################################################################
[08/13 16:55:16    151s] #
[08/13 16:55:16    151s] #  Large fanout net report:  
[08/13 16:55:16    151s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/13 16:55:16    151s] #     - current density: 69.79
[08/13 16:55:16    151s] #
[08/13 16:55:16    151s] #  List of high fanout nets:
[08/13 16:55:16    151s] #        Net(1):  rst_n: (fanouts = 4231)
[08/13 16:55:16    151s] #
[08/13 16:55:16    151s] ###############################################################################
[08/13 16:55:16    151s] Bottom Preferred Layer:
[08/13 16:55:16    151s]     None
[08/13 16:55:16    151s] Via Pillar Rule:
[08/13 16:55:16    151s]     None
[08/13 16:55:16    151s] Finished writing unified metrics of routing constraints.
[08/13 16:55:16    151s] 
[08/13 16:55:16    151s] 
[08/13 16:55:16    151s] =======================================================================
[08/13 16:55:16    151s]                 Reasons for remaining drv violations
[08/13 16:55:16    151s] =======================================================================
[08/13 16:55:16    151s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[08/13 16:55:16    151s] 
[08/13 16:55:16    151s] HFNFixing failure reasons
[08/13 16:55:16    151s] ------------------------------------------------
[08/13 16:55:16    151s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/13 16:55:16    151s] 
[08/13 16:55:16    151s] Deleting 0 temporary hard placement blockage(s).
[08/13 16:55:16    151s] Total-nets :: 42901, Stn-nets :: 347, ratio :: 0.808839 %, Total-len 431382, Stn-len 29561.2
[08/13 16:55:16    151s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3078.9M, EPOCH TIME: 1755129316.838026
[08/13 16:55:16    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34817).
[08/13 16:55:16    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:16    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:16    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:16    151s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.066, REAL:0.066, MEM:3017.9M, EPOCH TIME: 1755129316.903924
[08/13 16:55:16    151s] TotalInstCnt at PhyDesignMc Destruction: 34817
[08/13 16:55:16    151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.3
[08/13 16:55:16    151s] 
[08/13 16:55:16    151s] =============================================================================================
[08/13 16:55:16    151s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.18-s099_1
[08/13 16:55:16    151s] =============================================================================================
[08/13 16:55:16    151s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 16:55:16    151s] ---------------------------------------------------------------------------------------------
[08/13 16:55:16    151s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:55:16    151s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:55:16    151s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:16    151s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 16:55:16    151s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[08/13 16:55:16    151s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 16:55:16    151s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:16    151s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.7 /  0:00:01.7    1.0
[08/13 16:55:16    151s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:01.7 /  0:00:01.6    1.0
[08/13 16:55:16    151s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:16    151s] [ OptEval                ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 16:55:16    151s] [ OptCommit              ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 16:55:16    151s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   2.2 % )     0:00:01.0 /  0:00:00.9    1.0
[08/13 16:55:16    151s] [ IncrDelayCalc          ]     22   0:00:00.9  (  30.4 % )     0:00:00.9 /  0:00:00.9    1.0
[08/13 16:55:16    151s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[08/13 16:55:16    151s] [ IncrTimingUpdate       ]      1   0:00:00.5  (  16.0 % )     0:00:00.5 /  0:00:00.5    1.0
[08/13 16:55:16    151s] [ MISC                   ]          0:00:00.7  (  22.5 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 16:55:16    151s] ---------------------------------------------------------------------------------------------
[08/13 16:55:16    151s]  DrvOpt #1 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[08/13 16:55:16    151s] ---------------------------------------------------------------------------------------------
[08/13 16:55:16    151s] 
[08/13 16:55:16    151s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:02:31.2/0:11:16.6 (0.2), mem = 3017.9M
[08/13 16:55:16    151s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/13 16:55:16    151s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/13 16:55:16    151s] End: GigaOpt high fanout net optimization
[08/13 16:55:16    151s] Begin: GigaOpt DRV Optimization
[08/13 16:55:16    151s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/13 16:55:16    151s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/13 16:55:16    151s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:31.2/0:11:16.6 (0.2), mem = 3017.9M
[08/13 16:55:16    151s] Info: 1 clock net  excluded from IPO operation.
[08/13 16:55:16    151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.4
[08/13 16:55:16    151s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 16:55:16    151s] ### Creating PhyDesignMc. totSessionCpu=0:02:31 mem=3017.9M
[08/13 16:55:16    151s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 16:55:16    151s] OPERPROF: Starting DPlace-Init at level 1, MEM:3017.9M, EPOCH TIME: 1755129316.955556
[08/13 16:55:16    151s] Processing tracks to init pin-track alignment.
[08/13 16:55:16    151s] z: 2, totalTracks: 1
[08/13 16:55:16    151s] z: 4, totalTracks: 1
[08/13 16:55:16    151s] z: 6, totalTracks: 1
[08/13 16:55:16    151s] z: 8, totalTracks: 1
[08/13 16:55:16    151s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:55:16    151s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3017.9M, EPOCH TIME: 1755129316.968110
[08/13 16:55:16    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:16    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:16    151s] 
[08/13 16:55:16    151s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:55:16    151s] OPERPROF:     Starting CMU at level 3, MEM:3017.9M, EPOCH TIME: 1755129316.975083
[08/13 16:55:16    151s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3017.9M, EPOCH TIME: 1755129316.975918
[08/13 16:55:16    151s] 
[08/13 16:55:16    151s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 16:55:16    151s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.010, MEM:3017.9M, EPOCH TIME: 1755129316.977628
[08/13 16:55:16    151s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3017.9M, EPOCH TIME: 1755129316.977662
[08/13 16:55:16    151s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3017.9M, EPOCH TIME: 1755129316.978048
[08/13 16:55:16    151s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3017.9MB).
[08/13 16:55:16    151s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.025, MEM:3017.9M, EPOCH TIME: 1755129316.980312
[08/13 16:55:17    151s] TotalInstCnt at PhyDesignMc Initialization: 34817
[08/13 16:55:17    151s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:31 mem=3017.9M
[08/13 16:55:17    151s] ### Creating RouteCongInterface, started
[08/13 16:55:17    151s] 
[08/13 16:55:17    151s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/13 16:55:17    151s] 
[08/13 16:55:17    151s] #optDebug: {0, 1.000}
[08/13 16:55:17    151s] ### Creating RouteCongInterface, finished
[08/13 16:55:17    151s] {MG  {4 0 1 0.0684673}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 16:55:17    151s] [GPS-DRV] Optimizer parameters ============================= 
[08/13 16:55:17    151s] [GPS-DRV] maxDensity (design): 0.95
[08/13 16:55:17    151s] [GPS-DRV] maxLocalDensity: 1.2
[08/13 16:55:17    151s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/13 16:55:17    151s] [GPS-DRV] All active and enabled setup views
[08/13 16:55:17    151s] [GPS-DRV]     nangate_view_setup
[08/13 16:55:17    151s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/13 16:55:17    151s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/13 16:55:17    151s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/13 16:55:17    151s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[08/13 16:55:17    151s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/13 16:55:17    151s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3075.1M, EPOCH TIME: 1755129317.641227
[08/13 16:55:17    151s] Found 0 hard placement blockage before merging.
[08/13 16:55:17    151s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3075.1M, EPOCH TIME: 1755129317.641588
[08/13 16:55:17    152s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 16:55:17    152s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/13 16:55:17    152s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 16:55:17    152s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/13 16:55:17    152s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 16:55:17    152s] Info: violation cost 17234.968750 (cap = 66.551048, tran = 17106.421875, len = 0.000000, fanout load = 0.000000, fanout count = 62.000000, glitch 0.000000)
[08/13 16:55:17    152s] |   280|  2163|    -1.99|    82|    82|    -0.97|     0|     0|     0|     0|    -2.82| -4695.17|       0|       0|       0| 69.79%|          |         |
[08/13 16:55:18    152s] Dumping Information for Job 33 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/13 16:55:18    152s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/13 16:55:18    152s]  
[08/13 16:55:19    153s] Info: violation cost 55.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 16:55:19    153s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.58|  -770.19|      60|       3|      35| 69.87%| 0:00:02.0|  3098.7M|
[08/13 16:55:19    153s] Info: violation cost 55.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 16:55:19    153s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.58|  -770.19|       0|       0|       0| 69.87%| 0:00:00.0|  3098.7M|
[08/13 16:55:19    153s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 16:55:19    153s] 
[08/13 16:55:19    153s] ###############################################################################
[08/13 16:55:19    153s] #
[08/13 16:55:19    153s] #  Large fanout net report:  
[08/13 16:55:19    153s] #     - there are 9 high fanout ( > 75) nets in the design. (excluding clock nets)
[08/13 16:55:19    153s] #     - current density: 69.87
[08/13 16:55:19    153s] #
[08/13 16:55:19    153s] #  List of high fanout nets:
[08/13 16:55:19    153s] #        Net(1):  rst_n: (fanouts = 4231)
[08/13 16:55:19    153s] #        Net(2):  preload_data[7]: (fanouts = 128)
[08/13 16:55:19    153s] #        Net(3):  preload_data[6]: (fanouts = 128)
[08/13 16:55:19    153s] #        Net(4):  preload_data[5]: (fanouts = 128)
[08/13 16:55:19    153s] #        Net(5):  preload_data[4]: (fanouts = 128)
[08/13 16:55:19    153s] #        Net(6):  preload_data[3]: (fanouts = 128)
[08/13 16:55:19    153s] #        Net(7):  preload_data[2]: (fanouts = 128)
[08/13 16:55:19    153s] #        Net(8):  preload_data[1]: (fanouts = 128)
[08/13 16:55:19    153s] #        Net(9):  preload_data[0]: (fanouts = 128)
[08/13 16:55:19    153s] #
[08/13 16:55:19    153s] ###############################################################################
[08/13 16:55:19    153s] Bottom Preferred Layer:
[08/13 16:55:19    153s]     None
[08/13 16:55:19    153s] Via Pillar Rule:
[08/13 16:55:19    153s]     None
[08/13 16:55:19    153s] Finished writing unified metrics of routing constraints.
[08/13 16:55:19    153s] 
[08/13 16:55:19    153s] 
[08/13 16:55:19    153s] =======================================================================
[08/13 16:55:19    153s]                 Reasons for remaining drv violations
[08/13 16:55:19    153s] =======================================================================
[08/13 16:55:19    153s] *info: Total 9 net(s) have violations which can't be fixed by DRV optimization.
[08/13 16:55:19    153s] 
[08/13 16:55:19    153s] MultiBuffering failure reasons
[08/13 16:55:19    153s] ------------------------------------------------
[08/13 16:55:19    153s] *info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/13 16:55:19    153s] 
[08/13 16:55:19    153s] 
[08/13 16:55:19    153s] *** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=3098.7M) ***
[08/13 16:55:19    153s] 
[08/13 16:55:19    153s] Deleting 0 temporary hard placement blockage(s).
[08/13 16:55:19    153s] Total-nets :: 42964, Stn-nets :: 347, ratio :: 0.807653 %, Total-len 431385, Stn-len 29561.2
[08/13 16:55:19    153s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3079.7M, EPOCH TIME: 1755129319.652206
[08/13 16:55:19    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34880).
[08/13 16:55:19    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:19    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:19    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:19    153s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.064, REAL:0.064, MEM:3017.7M, EPOCH TIME: 1755129319.716563
[08/13 16:55:19    153s] TotalInstCnt at PhyDesignMc Destruction: 34880
[08/13 16:55:19    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.4
[08/13 16:55:19    153s] 
[08/13 16:55:19    153s] =============================================================================================
[08/13 16:55:19    153s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.18-s099_1
[08/13 16:55:19    153s] =============================================================================================
[08/13 16:55:19    153s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 16:55:19    153s] ---------------------------------------------------------------------------------------------
[08/13 16:55:19    153s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:55:19    153s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:19    153s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 16:55:19    153s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[08/13 16:55:19    153s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 16:55:19    153s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:19    153s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.8 /  0:00:01.8    1.0
[08/13 16:55:19    153s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:01.6 /  0:00:01.6    1.0
[08/13 16:55:19    153s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:19    153s] [ OptEval                ]      4   0:00:00.2  (   8.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:55:19    153s] [ OptCommit              ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.4
[08/13 16:55:19    153s] [ PostCommitDelayUpdate  ]      2   0:00:00.1  (   1.8 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 16:55:19    153s] [ IncrDelayCalc          ]     17   0:00:00.7  (  24.3 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 16:55:19    153s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 16:55:19    153s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 16:55:19    153s] [ IncrTimingUpdate       ]      2   0:00:00.6  (  19.9 % )     0:00:00.6 /  0:00:00.5    1.0
[08/13 16:55:19    153s] [ MISC                   ]          0:00:00.6  (  22.4 % )     0:00:00.6 /  0:00:00.6    1.0
[08/13 16:55:19    153s] ---------------------------------------------------------------------------------------------
[08/13 16:55:19    153s]  DrvOpt #2 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[08/13 16:55:19    153s] ---------------------------------------------------------------------------------------------
[08/13 16:55:19    153s] 
[08/13 16:55:19    153s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:02:34.0/0:11:19.4 (0.2), mem = 3017.7M
[08/13 16:55:19    153s] End: GigaOpt DRV Optimization
[08/13 16:55:19    153s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/13 16:55:19    153s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/13 16:55:19    153s] **opt_design ... cpu = 0:00:16, real = 0:00:16, mem = 2192.9M, totSessionCpu=0:02:34 **
[08/13 16:55:19    154s] 
[08/13 16:55:19    154s] Active setup views:
[08/13 16:55:19    154s]  nangate_view_setup
[08/13 16:55:19    154s]   Dominating endpoints: 0
[08/13 16:55:19    154s]   Dominating TNS: -0.000
[08/13 16:55:19    154s] 
[08/13 16:55:19    154s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/13 16:55:19    154s] Deleting Lib Analyzer.
[08/13 16:55:19    154s] Begin: GigaOpt Global Optimization
[08/13 16:55:19    154s] *info: use new DP (enabled)
[08/13 16:55:19    154s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/13 16:55:19    154s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/13 16:55:20    154s] Info: 1 clock net  excluded from IPO operation.
[08/13 16:55:20    154s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:34.3/0:11:19.7 (0.2), mem = 3055.8M
[08/13 16:55:20    154s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.5
[08/13 16:55:20    154s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 16:55:20    154s] ### Creating PhyDesignMc. totSessionCpu=0:02:34 mem=3055.8M
[08/13 16:55:20    154s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 16:55:20    154s] OPERPROF: Starting DPlace-Init at level 1, MEM:3055.8M, EPOCH TIME: 1755129320.020775
[08/13 16:55:20    154s] Processing tracks to init pin-track alignment.
[08/13 16:55:20    154s] z: 2, totalTracks: 1
[08/13 16:55:20    154s] z: 4, totalTracks: 1
[08/13 16:55:20    154s] z: 6, totalTracks: 1
[08/13 16:55:20    154s] z: 8, totalTracks: 1
[08/13 16:55:20    154s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:55:20    154s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3055.8M, EPOCH TIME: 1755129320.035088
[08/13 16:55:20    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:20    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:20    154s] 
[08/13 16:55:20    154s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:55:20    154s] OPERPROF:     Starting CMU at level 3, MEM:3055.8M, EPOCH TIME: 1755129320.043003
[08/13 16:55:20    154s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3055.8M, EPOCH TIME: 1755129320.043960
[08/13 16:55:20    154s] 
[08/13 16:55:20    154s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 16:55:20    154s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3055.8M, EPOCH TIME: 1755129320.045711
[08/13 16:55:20    154s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3055.8M, EPOCH TIME: 1755129320.045744
[08/13 16:55:20    154s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3055.8M, EPOCH TIME: 1755129320.046106
[08/13 16:55:20    154s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3055.8MB).
[08/13 16:55:20    154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3055.8M, EPOCH TIME: 1755129320.048556
[08/13 16:55:20    154s] TotalInstCnt at PhyDesignMc Initialization: 34880
[08/13 16:55:20    154s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:34 mem=3055.8M
[08/13 16:55:20    154s] ### Creating RouteCongInterface, started
[08/13 16:55:20    154s] 
[08/13 16:55:20    154s] Creating Lib Analyzer ...
[08/13 16:55:20    154s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 16:55:20    154s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 16:55:20    154s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 16:55:20    154s] 
[08/13 16:55:20    154s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 16:55:20    154s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:35 mem=3055.8M
[08/13 16:55:20    154s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:35 mem=3055.8M
[08/13 16:55:20    154s] Creating Lib Analyzer, finished. 
[08/13 16:55:20    154s] 
[08/13 16:55:20    154s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 16:55:20    154s] 
[08/13 16:55:20    154s] #optDebug: {0, 1.000}
[08/13 16:55:20    154s] ### Creating RouteCongInterface, finished
[08/13 16:55:20    154s] {MG  {4 0 1 0.0684673}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 16:55:20    154s] *info: 1 clock net excluded
[08/13 16:55:20    154s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3074.9M, EPOCH TIME: 1755129320.688277
[08/13 16:55:20    154s] Found 0 hard placement blockage before merging.
[08/13 16:55:20    154s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3074.9M, EPOCH TIME: 1755129320.688640
[08/13 16:55:20    155s] ** GigaOpt Global Opt WNS Slack -0.582  TNS Slack -770.194 
[08/13 16:55:20    155s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 16:55:20    155s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
[08/13 16:55:20    155s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 16:55:20    155s] |  -0.582|-770.194|   69.87%|   0:00:00.0| 3074.9M|nangate_view_setup|  default| acc_reg_out_reg[13]58/D   |
[08/13 16:55:24    159s] |  -0.214|-171.807|   69.91%|   0:00:04.0| 3150.6M|nangate_view_setup|  default| acc_reg_out_reg[5]1/D     |
[08/13 16:55:26    160s] |  -0.174| -85.657|   70.01%|   0:00:02.0| 3156.1M|nangate_view_setup|  default| acc_reg_out_reg[5]1/D     |
[08/13 16:55:27    161s] |  -0.141| -51.416|   70.05%|   0:00:01.0| 3156.1M|nangate_view_setup|  default| acc_reg_out_reg[6]120/D   |
[08/13 16:55:29    163s] |  -0.094| -21.447|   70.15%|   0:00:02.0| 3156.1M|nangate_view_setup|  default| acc_reg_out_reg[10]97/D   |
[08/13 16:55:30    164s] |  -0.044|  -7.857|   70.16%|   0:00:01.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[3]120/D   |
[08/13 16:55:31    165s] |  -0.035|  -5.606|   70.18%|   0:00:01.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]86/D   |
[08/13 16:55:31    165s] |  -0.035|  -3.878|   70.18%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]86/D   |
[08/13 16:55:31    165s] |  -0.019|  -0.729|   70.20%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:32    166s] |  -0.019|  -0.559|   70.20%|   0:00:01.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:32    166s] |  -0.019|  -0.455|   70.20%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:32    166s] |  -0.018|  -0.436|   70.20%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:32    166s] |  -0.018|  -0.418|   70.20%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:32    167s] |  -0.018|  -0.401|   70.20%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:32    167s] |  -0.018|  -0.396|   70.20%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:32    167s] |  -0.018|  -0.396|   70.20%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:32    167s] |  -0.018|  -0.396|   70.20%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:33    167s] |  -0.018|  -0.326|   70.20%|   0:00:01.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:33    167s] |  -0.018|  -0.326|   70.20%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:33    167s] |  -0.018|  -0.326|   70.20%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:33    167s] |  -0.019|  -0.347|   70.20%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:34    168s] |  -0.019|  -0.346|   70.20%|   0:00:01.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:34    168s] |  -0.019|  -0.346|   70.20%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:34    168s] |  -0.019|  -0.345|   70.20%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:34    168s] |  -0.019|  -0.316|   70.20%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]125/D  |
[08/13 16:55:34    168s] |  -0.012|  -0.192|   70.21%|   0:00:00.0| 3232.4M|nangate_view_setup|  default| acc_reg_out_reg[13]109/D  |
[08/13 16:55:34    168s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 16:55:34    168s] 
[08/13 16:55:34    168s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:13.8 real=0:00:14.0 mem=3232.4M) ***
[08/13 16:55:34    168s] 
[08/13 16:55:34    168s] *** Finish pre-CTS Setup Fixing (cpu=0:00:13.8 real=0:00:14.0 mem=3232.4M) ***
[08/13 16:55:34    169s] Deleting 0 temporary hard placement blockage(s).
[08/13 16:55:34    169s] Bottom Preferred Layer:
[08/13 16:55:34    169s] +---------------+------------+----------+
[08/13 16:55:34    169s] |     Layer     |   OPT_LA   |   Rule   |
[08/13 16:55:34    169s] +---------------+------------+----------+
[08/13 16:55:34    169s] | metal4 (z=4)  |        122 | default  |
[08/13 16:55:34    169s] +---------------+------------+----------+
[08/13 16:55:34    169s] Via Pillar Rule:
[08/13 16:55:34    169s]     None
[08/13 16:55:34    169s] Finished writing unified metrics of routing constraints.
[08/13 16:55:34    169s] ** GigaOpt Global Opt End WNS Slack -0.011  TNS Slack -0.193 
[08/13 16:55:34    169s] Total-nets :: 43115, Stn-nets :: 598, ratio :: 1.38699 %, Total-len 432225, Stn-len 40466
[08/13 16:55:34    169s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3213.3M, EPOCH TIME: 1755129334.856099
[08/13 16:55:34    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35031).
[08/13 16:55:34    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:34    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:34    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:34    169s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.083, REAL:0.083, MEM:3065.3M, EPOCH TIME: 1755129334.939006
[08/13 16:55:34    169s] TotalInstCnt at PhyDesignMc Destruction: 35031
[08/13 16:55:34    169s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.5
[08/13 16:55:34    169s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:14.8/0:00:14.9 (1.0), totSession cpu/real = 0:02:49.1/0:11:34.6 (0.2), mem = 3065.3M
[08/13 16:55:34    169s] 
[08/13 16:55:34    169s] =============================================================================================
[08/13 16:55:34    169s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.18-s099_1
[08/13 16:55:34    169s] =============================================================================================
[08/13 16:55:34    169s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 16:55:34    169s] ---------------------------------------------------------------------------------------------
[08/13 16:55:34    169s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:55:34    169s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:55:34    169s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:34    169s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 16:55:34    169s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[08/13 16:55:34    169s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 16:55:34    169s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:34    169s] [ BottleneckAnalyzerInit ]      7   0:00:03.1  (  20.9 % )     0:00:03.1 /  0:00:03.1    1.0
[08/13 16:55:34    169s] [ TransformInit          ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 16:55:34    169s] [ OptSingleIteration     ]     25   0:00:00.0  (   0.2 % )     0:00:10.5 /  0:00:10.4    1.0
[08/13 16:55:34    169s] [ OptGetWeight           ]     25   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[08/13 16:55:34    169s] [ OptEval                ]     25   0:00:04.7  (  31.2 % )     0:00:04.7 /  0:00:04.7    1.0
[08/13 16:55:34    169s] [ OptCommit              ]     25   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:55:34    169s] [ PostCommitDelayUpdate  ]     25   0:00:00.1  (   0.8 % )     0:00:01.4 /  0:00:01.4    1.0
[08/13 16:55:34    169s] [ IncrDelayCalc          ]    103   0:00:01.3  (   8.9 % )     0:00:01.3 /  0:00:01.3    1.0
[08/13 16:55:34    169s] [ SetupOptGetWorkingSet  ]     25   0:00:00.7  (   5.0 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 16:55:34    169s] [ SetupOptGetActiveNode  ]     25   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:55:34    169s] [ SetupOptSlackGraph     ]     25   0:00:01.0  (   7.0 % )     0:00:01.0 /  0:00:01.0    1.0
[08/13 16:55:34    169s] [ IncrTimingUpdate       ]     20   0:00:02.1  (  14.3 % )     0:00:02.1 /  0:00:02.1    1.0
[08/13 16:55:34    169s] [ MISC                   ]          0:00:00.5  (   3.0 % )     0:00:00.5 /  0:00:00.5    1.0
[08/13 16:55:34    169s] ---------------------------------------------------------------------------------------------
[08/13 16:55:34    169s]  GlobalOpt #1 TOTAL                 0:00:14.9  ( 100.0 % )     0:00:14.9 /  0:00:14.8    1.0
[08/13 16:55:34    169s] ---------------------------------------------------------------------------------------------
[08/13 16:55:34    169s] 
[08/13 16:55:34    169s] End: GigaOpt Global Optimization
[08/13 16:55:34    169s] *** Timing NOT met, worst failing slack is -0.012
[08/13 16:55:34    169s] *** Check timing (0:00:00.0)
[08/13 16:55:34    169s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/13 16:55:34    169s] Deleting Lib Analyzer.
[08/13 16:55:34    169s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/13 16:55:34    169s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/13 16:55:35    169s] Info: 1 clock net  excluded from IPO operation.
[08/13 16:55:35    169s] ### Creating LA Mngr. totSessionCpu=0:02:49 mem=3065.3M
[08/13 16:55:35    169s] ### Creating LA Mngr, finished. totSessionCpu=0:02:49 mem=3065.3M
[08/13 16:55:35    169s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/13 16:55:35    169s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 16:55:35    169s] ### Creating PhyDesignMc. totSessionCpu=0:02:49 mem=3122.5M
[08/13 16:55:35    169s] OPERPROF: Starting DPlace-Init at level 1, MEM:3122.5M, EPOCH TIME: 1755129335.035479
[08/13 16:55:35    169s] Processing tracks to init pin-track alignment.
[08/13 16:55:35    169s] z: 2, totalTracks: 1
[08/13 16:55:35    169s] z: 4, totalTracks: 1
[08/13 16:55:35    169s] z: 6, totalTracks: 1
[08/13 16:55:35    169s] z: 8, totalTracks: 1
[08/13 16:55:35    169s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:55:35    169s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3122.5M, EPOCH TIME: 1755129335.049808
[08/13 16:55:35    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:35    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:35    169s] 
[08/13 16:55:35    169s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:55:35    169s] OPERPROF:     Starting CMU at level 3, MEM:3122.5M, EPOCH TIME: 1755129335.057489
[08/13 16:55:35    169s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3122.5M, EPOCH TIME: 1755129335.058494
[08/13 16:55:35    169s] 
[08/13 16:55:35    169s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 16:55:35    169s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3122.5M, EPOCH TIME: 1755129335.060362
[08/13 16:55:35    169s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3122.5M, EPOCH TIME: 1755129335.060394
[08/13 16:55:35    169s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3122.5M, EPOCH TIME: 1755129335.060751
[08/13 16:55:35    169s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3122.5MB).
[08/13 16:55:35    169s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3122.5M, EPOCH TIME: 1755129335.063399
[08/13 16:55:35    169s] TotalInstCnt at PhyDesignMc Initialization: 35031
[08/13 16:55:35    169s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:49 mem=3122.5M
[08/13 16:55:35    169s] Begin: Area Reclaim Optimization
[08/13 16:55:35    169s] 
[08/13 16:55:35    169s] Creating Lib Analyzer ...
[08/13 16:55:35    169s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:49.4/0:11:34.9 (0.2), mem = 3122.5M
[08/13 16:55:35    169s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 16:55:35    169s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 16:55:35    169s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 16:55:35    169s] 
[08/13 16:55:35    169s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 16:55:35    169s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:50 mem=3124.6M
[08/13 16:55:35    169s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:50 mem=3124.6M
[08/13 16:55:35    169s] Creating Lib Analyzer, finished. 
[08/13 16:55:35    169s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.6
[08/13 16:55:35    169s] ### Creating RouteCongInterface, started
[08/13 16:55:35    169s] 
[08/13 16:55:35    169s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 16:55:35    169s] 
[08/13 16:55:35    169s] #optDebug: {0, 1.000}
[08/13 16:55:35    169s] ### Creating RouteCongInterface, finished
[08/13 16:55:35    169s] {MG  {4 0 1 0.0684673}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 16:55:35    169s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3124.6M, EPOCH TIME: 1755129335.475112
[08/13 16:55:35    169s] Found 0 hard placement blockage before merging.
[08/13 16:55:35    169s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3124.6M, EPOCH TIME: 1755129335.475355
[08/13 16:55:35    169s] Reclaim Optimization WNS Slack -0.011  TNS Slack -0.193 Density 70.21
[08/13 16:55:35    169s] +---------+---------+--------+--------+------------+--------+
[08/13 16:55:35    169s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/13 16:55:35    169s] +---------+---------+--------+--------+------------+--------+
[08/13 16:55:35    169s] |   70.21%|        -|  -0.011|  -0.193|   0:00:00.0| 3124.6M|
[08/13 16:55:36    170s] |   70.20%|        4|  -0.012|  -0.192|   0:00:01.0| 3149.7M|
[08/13 16:55:36    170s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[08/13 16:55:37    171s] |   70.20%|      107|  -0.012|  -0.206|   0:00:01.0| 3149.7M|
[08/13 16:55:38    172s] |   70.19%|       17|  -0.012|  -0.206|   0:00:01.0| 3149.7M|
[08/13 16:55:40    174s] |   70.03%|      290|  -0.012|  -0.178|   0:00:02.0| 3149.7M|
[08/13 16:55:40    175s] |   70.03%|        6|  -0.012|  -0.178|   0:00:00.0| 3149.7M|
[08/13 16:55:40    175s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[08/13 16:55:40    175s] |   70.03%|        0|  -0.012|  -0.178|   0:00:00.0| 3149.7M|
[08/13 16:55:41    175s] |   70.03%|        1|  -0.012|  -0.178|   0:00:01.0| 3149.7M|
[08/13 16:55:41    175s] +---------+---------+--------+--------+------------+--------+
[08/13 16:55:41    175s] Reclaim Optimization End WNS Slack -0.012  TNS Slack -0.178 Density 70.03
[08/13 16:55:41    175s] 
[08/13 16:55:41    175s] ** Summary: Restruct = 4 Buffer Deletion = 7 Declone = 14 Resize = 296 **
[08/13 16:55:41    175s] --------------------------------------------------------------
[08/13 16:55:41    175s] |                                   | Total     | Sequential |
[08/13 16:55:41    175s] --------------------------------------------------------------
[08/13 16:55:41    175s] | Num insts resized                 |     291  |      22    |
[08/13 16:55:41    175s] | Num insts undone                  |       0  |       0    |
[08/13 16:55:41    175s] | Num insts Downsized               |     291  |      22    |
[08/13 16:55:41    175s] | Num insts Samesized               |       0  |       0    |
[08/13 16:55:41    175s] | Num insts Upsized                 |       0  |       0    |
[08/13 16:55:41    175s] | Num multiple commits+uncommits    |       5  |       -    |
[08/13 16:55:41    175s] --------------------------------------------------------------
[08/13 16:55:41    175s] Bottom Preferred Layer:
[08/13 16:55:41    175s] +---------------+------------+----------+
[08/13 16:55:41    175s] |     Layer     |   OPT_LA   |   Rule   |
[08/13 16:55:41    175s] +---------------+------------+----------+
[08/13 16:55:41    175s] | metal4 (z=4)  |         14 | default  |
[08/13 16:55:41    175s] +---------------+------------+----------+
[08/13 16:55:41    175s] Via Pillar Rule:
[08/13 16:55:41    175s]     None
[08/13 16:55:41    175s] Finished writing unified metrics of routing constraints.
[08/13 16:55:41    175s] 
[08/13 16:55:41    175s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[08/13 16:55:41    175s] End: Core Area Reclaim Optimization (cpu = 0:00:05.9) (real = 0:00:06.0) **
[08/13 16:55:41    175s] Deleting 0 temporary hard placement blockage(s).
[08/13 16:55:41    175s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.6
[08/13 16:55:41    175s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.9/0:00:06.0 (1.0), totSession cpu/real = 0:02:55.3/0:11:40.8 (0.3), mem = 3149.7M
[08/13 16:55:41    175s] 
[08/13 16:55:41    175s] =============================================================================================
[08/13 16:55:41    175s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.18-s099_1
[08/13 16:55:41    175s] =============================================================================================
[08/13 16:55:41    175s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 16:55:41    175s] ---------------------------------------------------------------------------------------------
[08/13 16:55:41    175s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.1
[08/13 16:55:41    175s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:55:41    175s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:41    175s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/13 16:55:41    175s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 16:55:41    175s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:41    175s] [ OptimizationStep       ]      1   0:00:00.5  (   8.3 % )     0:00:05.5 /  0:00:05.4    1.0
[08/13 16:55:41    175s] [ OptSingleIteration     ]      7   0:00:00.1  (   1.8 % )     0:00:05.0 /  0:00:04.9    1.0
[08/13 16:55:41    175s] [ OptGetWeight           ]    181   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:55:41    175s] [ OptEval                ]    181   0:00:02.4  (  40.8 % )     0:00:02.4 /  0:00:02.4    1.0
[08/13 16:55:41    175s] [ OptCommit              ]    181   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[08/13 16:55:41    175s] [ PostCommitDelayUpdate  ]    181   0:00:00.1  (   1.5 % )     0:00:01.3 /  0:00:01.3    1.0
[08/13 16:55:41    175s] [ IncrDelayCalc          ]    180   0:00:01.2  (  19.9 % )     0:00:01.2 /  0:00:01.2    1.0
[08/13 16:55:41    175s] [ IncrTimingUpdate       ]     49   0:00:01.1  (  18.6 % )     0:00:01.1 /  0:00:01.1    0.9
[08/13 16:55:41    175s] [ MISC                   ]          0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 16:55:41    175s] ---------------------------------------------------------------------------------------------
[08/13 16:55:41    175s]  AreaOpt #1 TOTAL                   0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:05.9    1.0
[08/13 16:55:41    175s] ---------------------------------------------------------------------------------------------
[08/13 16:55:41    175s] 
[08/13 16:55:41    175s] Executing incremental physical updates
[08/13 16:55:41    175s] Executing incremental physical updates
[08/13 16:55:41    175s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3130.6M, EPOCH TIME: 1755129341.150119
[08/13 16:55:41    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35010).
[08/13 16:55:41    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:41    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:41    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:41    175s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.081, MEM:3067.6M, EPOCH TIME: 1755129341.230767
[08/13 16:55:41    175s] TotalInstCnt at PhyDesignMc Destruction: 35010
[08/13 16:55:41    175s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=3067.58M, totSessionCpu=0:02:55).
[08/13 16:55:41    175s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3067.6M, EPOCH TIME: 1755129341.561818
[08/13 16:55:41    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:41    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:41    175s] 
[08/13 16:55:41    175s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:55:41    175s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3067.6M, EPOCH TIME: 1755129341.571175
[08/13 16:55:41    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:41    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:41    175s] **INFO: Flow update: Design is easy to close.
[08/13 16:55:41    175s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:55.7/0:11:41.3 (0.3), mem = 3067.6M
[08/13 16:55:41    175s] User Input Parameters:
[08/13 16:55:41    175s] 
[08/13 16:55:41    175s] *** Start incrementalPlace ***
[08/13 16:55:41    175s] - Congestion Driven    : On
[08/13 16:55:41    175s] - Timing Driven        : On
[08/13 16:55:41    175s] - Area-Violation Based : On
[08/13 16:55:41    175s] - Start Rollback Level : -5
[08/13 16:55:41    175s] - Legalized            : On
[08/13 16:55:41    175s] - Window Based         : Off
[08/13 16:55:41    175s] - eDen incr mode       : Off
[08/13 16:55:41    175s] - Small incr mode      : Off
[08/13 16:55:41    175s] 
[08/13 16:55:41    175s] no activity file in design. spp won't run.
[08/13 16:55:41    175s] Effort level <high> specified for reg2reg path_group
[08/13 16:55:42    176s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3069.6M, EPOCH TIME: 1755129342.027568
[08/13 16:55:42    176s] No Views given, use default active views for adaptive view pruning
[08/13 16:55:42    176s] SKP will enable view:
[08/13 16:55:42    176s]   nangate_view_setup
[08/13 16:55:42    176s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:3069.6M, EPOCH TIME: 1755129342.033684
[08/13 16:55:42    176s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3069.6M, EPOCH TIME: 1755129342.033747
[08/13 16:55:42    176s] Starting Early Global Route congestion estimation: mem = 3069.6M
[08/13 16:55:42    176s] (I)      ==================== Layers =====================
[08/13 16:55:42    176s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:55:42    176s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 16:55:42    176s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:55:42    176s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 16:55:42    176s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 16:55:42    176s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 16:55:42    176s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 16:55:42    176s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 16:55:42    176s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 16:55:42    176s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 16:55:42    176s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 16:55:42    176s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 16:55:42    176s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 16:55:42    176s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 16:55:42    176s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 16:55:42    176s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 16:55:42    176s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 16:55:42    176s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 16:55:42    176s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 16:55:42    176s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 16:55:42    176s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 16:55:42    176s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 16:55:42    176s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:55:42    176s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 16:55:42    176s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 16:55:42    176s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 16:55:42    176s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:55:42    176s] (I)      Started Import and model ( Curr Mem: 3069.58 MB )
[08/13 16:55:42    176s] (I)      Default pattern map key = top_default.
[08/13 16:55:42    176s] (I)      == Non-default Options ==
[08/13 16:55:42    176s] (I)      Maximum routing layer                              : 10
[08/13 16:55:42    176s] (I)      Number of threads                                  : 1
[08/13 16:55:42    176s] (I)      Use non-blocking free Dbs wires                    : false
[08/13 16:55:42    176s] (I)      Method to set GCell size                           : row
[08/13 16:55:42    176s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 16:55:42    176s] (I)      Use row-based GCell size
[08/13 16:55:42    176s] (I)      Use row-based GCell align
[08/13 16:55:42    176s] (I)      layer 0 area = 0
[08/13 16:55:42    176s] (I)      layer 1 area = 0
[08/13 16:55:42    176s] (I)      layer 2 area = 0
[08/13 16:55:42    176s] (I)      layer 3 area = 0
[08/13 16:55:42    176s] (I)      layer 4 area = 0
[08/13 16:55:42    176s] (I)      layer 5 area = 0
[08/13 16:55:42    176s] (I)      layer 6 area = 0
[08/13 16:55:42    176s] (I)      layer 7 area = 0
[08/13 16:55:42    176s] (I)      layer 8 area = 0
[08/13 16:55:42    176s] (I)      layer 9 area = 0
[08/13 16:55:42    176s] (I)      GCell unit size   : 2800
[08/13 16:55:42    176s] (I)      GCell multiplier  : 1
[08/13 16:55:42    176s] (I)      GCell row height  : 2800
[08/13 16:55:42    176s] (I)      Actual row height : 2800
[08/13 16:55:42    176s] (I)      GCell align ref   : 20140 20160
[08/13 16:55:42    176s] [NR-eGR] Track table information for default rule: 
[08/13 16:55:42    176s] [NR-eGR] metal1 has single uniform track structure
[08/13 16:55:42    176s] [NR-eGR] metal2 has single uniform track structure
[08/13 16:55:42    176s] [NR-eGR] metal3 has single uniform track structure
[08/13 16:55:42    176s] [NR-eGR] metal4 has single uniform track structure
[08/13 16:55:42    176s] [NR-eGR] metal5 has single uniform track structure
[08/13 16:55:42    176s] [NR-eGR] metal6 has single uniform track structure
[08/13 16:55:42    176s] [NR-eGR] metal7 has single uniform track structure
[08/13 16:55:42    176s] [NR-eGR] metal8 has single uniform track structure
[08/13 16:55:42    176s] [NR-eGR] metal9 has single uniform track structure
[08/13 16:55:42    176s] [NR-eGR] metal10 has single uniform track structure
[08/13 16:55:42    176s] (I)      ============== Default via ===============
[08/13 16:55:42    176s] (I)      +---+------------------+-----------------+
[08/13 16:55:42    176s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 16:55:42    176s] (I)      +---+------------------+-----------------+
[08/13 16:55:42    176s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 16:55:42    176s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 16:55:42    176s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 16:55:42    176s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 16:55:42    176s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 16:55:42    176s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 16:55:42    176s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 16:55:42    176s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 16:55:42    176s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 16:55:42    176s] (I)      +---+------------------+-----------------+
[08/13 16:55:42    176s] [NR-eGR] Read 23728 PG shapes
[08/13 16:55:42    176s] [NR-eGR] Read 0 clock shapes
[08/13 16:55:42    176s] [NR-eGR] Read 0 other shapes
[08/13 16:55:42    176s] [NR-eGR] #Routing Blockages  : 0
[08/13 16:55:42    176s] [NR-eGR] #Instance Blockages : 0
[08/13 16:55:42    176s] [NR-eGR] #PG Blockages       : 23728
[08/13 16:55:42    176s] [NR-eGR] #Halo Blockages     : 0
[08/13 16:55:42    176s] [NR-eGR] #Boundary Blockages : 0
[08/13 16:55:42    176s] [NR-eGR] #Clock Blockages    : 0
[08/13 16:55:42    176s] [NR-eGR] #Other Blockages    : 0
[08/13 16:55:42    176s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 16:55:42    176s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 16:55:42    176s] [NR-eGR] Read 42872 nets ( ignored 0 )
[08/13 16:55:42    176s] (I)      early_global_route_priority property id does not exist.
[08/13 16:55:42    176s] (I)      Read Num Blocks=23728  Num Prerouted Wires=0  Num CS=0
[08/13 16:55:42    176s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 16:55:42    176s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 0
[08/13 16:55:42    176s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 16:55:42    176s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 0
[08/13 16:55:42    176s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 16:55:42    176s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 16:55:42    176s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 16:55:42    176s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 16:55:42    176s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 16:55:42    176s] (I)      Number of ignored nets                =      0
[08/13 16:55:42    176s] (I)      Number of connected nets              =      0
[08/13 16:55:42    176s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 16:55:42    176s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/13 16:55:42    176s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 16:55:42    176s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 16:55:42    176s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 16:55:42    176s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 16:55:42    176s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 16:55:42    176s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 16:55:42    176s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 16:55:42    176s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/13 16:55:42    176s] (I)      Ndr track 0 does not exist
[08/13 16:55:42    176s] (I)      ---------------------Grid Graph Info--------------------
[08/13 16:55:42    176s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 16:55:42    176s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 16:55:42    176s] (I)      Site width          :   380  (dbu)
[08/13 16:55:42    176s] (I)      Row height          :  2800  (dbu)
[08/13 16:55:42    176s] (I)      GCell row height    :  2800  (dbu)
[08/13 16:55:42    176s] (I)      GCell width         :  2800  (dbu)
[08/13 16:55:42    176s] (I)      GCell height        :  2800  (dbu)
[08/13 16:55:42    176s] (I)      Grid                :   248   246    10
[08/13 16:55:42    176s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 16:55:42    176s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 16:55:42    176s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 16:55:42    176s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 16:55:42    176s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 16:55:42    176s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 16:55:42    176s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 16:55:42    176s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 16:55:42    176s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 16:55:42    176s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 16:55:42    176s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 16:55:42    176s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 16:55:42    176s] (I)      --------------------------------------------------------
[08/13 16:55:42    176s] 
[08/13 16:55:42    176s] [NR-eGR] ============ Routing rule table ============
[08/13 16:55:42    176s] [NR-eGR] Rule id: 0  Nets: 42872
[08/13 16:55:42    176s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 16:55:42    176s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 16:55:42    176s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 16:55:42    176s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:55:42    176s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:55:42    176s] [NR-eGR] ========================================
[08/13 16:55:42    176s] [NR-eGR] 
[08/13 16:55:42    176s] (I)      =============== Blocked Tracks ===============
[08/13 16:55:42    176s] (I)      +-------+---------+----------+---------------+
[08/13 16:55:42    176s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 16:55:42    176s] (I)      +-------+---------+----------+---------------+
[08/13 16:55:42    176s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 16:55:42    176s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 16:55:42    176s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 16:55:42    176s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 16:55:42    176s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 16:55:42    176s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 16:55:42    176s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 16:55:42    176s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 16:55:42    176s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 16:55:42    176s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 16:55:42    176s] (I)      +-------+---------+----------+---------------+
[08/13 16:55:42    176s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 3110.42 MB )
[08/13 16:55:42    176s] (I)      Reset routing kernel
[08/13 16:55:42    176s] (I)      Started Global Routing ( Curr Mem: 3110.42 MB )
[08/13 16:55:42    176s] (I)      totalPins=143734  totalGlobalPin=135858 (94.52%)
[08/13 16:55:42    176s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 16:55:42    176s] (I)      
[08/13 16:55:42    176s] (I)      ============  Phase 1a Route ============
[08/13 16:55:42    176s] [NR-eGR] Layer group 1: route 42872 net(s) in layer range [2, 10]
[08/13 16:55:42    176s] (I)      Usage: 284531 = (133371 H, 151160 V) = (12.84% H, 13.01% V) = (1.867e+05um H, 2.116e+05um V)
[08/13 16:55:42    176s] (I)      
[08/13 16:55:42    176s] (I)      ============  Phase 1b Route ============
[08/13 16:55:42    176s] (I)      Usage: 284531 = (133371 H, 151160 V) = (12.84% H, 13.01% V) = (1.867e+05um H, 2.116e+05um V)
[08/13 16:55:42    176s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.983434e+05um
[08/13 16:55:42    176s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[08/13 16:55:42    176s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 16:55:42    176s] (I)      
[08/13 16:55:42    176s] (I)      ============  Phase 1c Route ============
[08/13 16:55:42    176s] (I)      Usage: 284531 = (133371 H, 151160 V) = (12.84% H, 13.01% V) = (1.867e+05um H, 2.116e+05um V)
[08/13 16:55:42    176s] (I)      
[08/13 16:55:42    176s] (I)      ============  Phase 1d Route ============
[08/13 16:55:42    176s] (I)      Usage: 284531 = (133371 H, 151160 V) = (12.84% H, 13.01% V) = (1.867e+05um H, 2.116e+05um V)
[08/13 16:55:42    176s] (I)      
[08/13 16:55:42    176s] (I)      ============  Phase 1e Route ============
[08/13 16:55:42    176s] (I)      Usage: 284531 = (133371 H, 151160 V) = (12.84% H, 13.01% V) = (1.867e+05um H, 2.116e+05um V)
[08/13 16:55:42    176s] (I)      
[08/13 16:55:42    176s] (I)      ============  Phase 1l Route ============
[08/13 16:55:42    176s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.983434e+05um
[08/13 16:55:42    176s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 16:55:42    176s] (I)      Layer  2:     438322    130380       104           0      447705    ( 0.00%) 
[08/13 16:55:42    176s] (I)      Layer  3:     600760    139474         1           0      607620    ( 0.00%) 
[08/13 16:55:42    176s] (I)      Layer  4:     296037     69538        22           0      303800    ( 0.00%) 
[08/13 16:55:42    176s] (I)      Layer  5:     296957     19889         0           0      303810    ( 0.00%) 
[08/13 16:55:42    176s] (I)      Layer  6:     293438     26875         0           0      303800    ( 0.00%) 
[08/13 16:55:42    176s] (I)      Layer  7:      94158       547         0        3768       97502    ( 3.72%) 
[08/13 16:55:42    176s] (I)      Layer  8:      90268      1077         0        9277       91990    ( 9.16%) 
[08/13 16:55:42    176s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 16:55:42    176s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 16:55:42    176s] (I)      Total:       2197310    387780       127       41726     2231342    ( 1.84%) 
[08/13 16:55:42    176s] (I)      
[08/13 16:55:42    176s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 16:55:42    176s] [NR-eGR]                        OverCon           OverCon            
[08/13 16:55:42    176s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 16:55:42    176s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/13 16:55:42    176s] [NR-eGR] ---------------------------------------------------------------
[08/13 16:55:42    176s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:42    176s] [NR-eGR]  metal2 ( 2)        76( 0.13%)         4( 0.01%)   ( 0.13%) 
[08/13 16:55:42    176s] [NR-eGR]  metal3 ( 3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:42    176s] [NR-eGR]  metal4 ( 4)        21( 0.03%)         0( 0.00%)   ( 0.03%) 
[08/13 16:55:42    176s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:42    176s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:42    176s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:42    176s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:42    176s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:42    176s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:55:42    176s] [NR-eGR] ---------------------------------------------------------------
[08/13 16:55:42    176s] [NR-eGR]        Total        98( 0.02%)         4( 0.00%)   ( 0.02%) 
[08/13 16:55:42    176s] [NR-eGR] 
[08/13 16:55:42    176s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 3122.42 MB )
[08/13 16:55:42    176s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 16:55:42    176s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.369, REAL:0.392, MEM:3122.4M, EPOCH TIME: 1755129342.425634
[08/13 16:55:42    176s] OPERPROF: Starting HotSpotCal at level 1, MEM:3122.4M, EPOCH TIME: 1755129342.425658
[08/13 16:55:42    176s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 16:55:42    176s] Early Global Route congestion estimation runtime: 0.39 seconds, mem = 3122.4M
[08/13 16:55:42    176s] [hotspot] +------------+---------------+---------------+
[08/13 16:55:42    176s] [hotspot] |            |   max hotspot | total hotspot |
[08/13 16:55:42    176s] [hotspot] +------------+---------------+---------------+
[08/13 16:55:42    176s] [hotspot] | normalized |          0.00 |          0.00 |
[08/13 16:55:42    176s] [hotspot] +------------+---------------+---------------+
[08/13 16:55:42    176s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 16:55:42    176s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/13 16:55:42    176s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3122.4M, EPOCH TIME: 1755129342.429637
[08/13 16:55:42    176s] 
[08/13 16:55:42    176s] === incrementalPlace Internal Loop 1 ===
[08/13 16:55:42    176s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/13 16:55:42    176s] OPERPROF: Starting IPInitSPData at level 1, MEM:3122.4M, EPOCH TIME: 1755129342.430202
[08/13 16:55:42    176s] Processing tracks to init pin-track alignment.
[08/13 16:55:42    176s] z: 2, totalTracks: 1
[08/13 16:55:42    176s] z: 4, totalTracks: 1
[08/13 16:55:42    176s] z: 6, totalTracks: 1
[08/13 16:55:42    176s] z: 8, totalTracks: 1
[08/13 16:55:42    176s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:55:42    176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3122.4M, EPOCH TIME: 1755129342.445393
[08/13 16:55:42    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:42    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:55:42    176s] 
[08/13 16:55:42    176s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:55:42    176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:3122.4M, EPOCH TIME: 1755129342.453578
[08/13 16:55:42    176s] OPERPROF:   Starting post-place ADS at level 2, MEM:3122.4M, EPOCH TIME: 1755129342.453621
[08/13 16:55:42    176s] ADSU 0.700 -> 0.700. site 397320.000 -> 397320.000. GS 11.200
[08/13 16:55:42    176s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.050, MEM:3122.4M, EPOCH TIME: 1755129342.504050
[08/13 16:55:42    176s] OPERPROF:   Starting spMPad at level 2, MEM:3096.4M, EPOCH TIME: 1755129342.505538
[08/13 16:55:42    176s] OPERPROF:     Starting spContextMPad at level 3, MEM:3096.4M, EPOCH TIME: 1755129342.506313
[08/13 16:55:42    176s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3096.4M, EPOCH TIME: 1755129342.506343
[08/13 16:55:42    176s] OPERPROF:   Finished spMPad at level 2, CPU:0.006, REAL:0.006, MEM:3096.4M, EPOCH TIME: 1755129342.511853
[08/13 16:55:42    176s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:3096.4M, EPOCH TIME: 1755129342.518119
[08/13 16:55:42    176s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.001, REAL:0.001, MEM:3096.4M, EPOCH TIME: 1755129342.519450
[08/13 16:55:42    176s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3096.4M, EPOCH TIME: 1755129342.520861
[08/13 16:55:42    176s] no activity file in design. spp won't run.
[08/13 16:55:42    176s] [spp] 0
[08/13 16:55:42    176s] [adp] 0:1:1:3
[08/13 16:55:42    176s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.007, REAL:0.007, MEM:3096.4M, EPOCH TIME: 1755129342.527386
[08/13 16:55:42    176s] SP #FI/SF FL/PI 0/0 35010/0
[08/13 16:55:42    176s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.099, REAL:0.100, MEM:3096.4M, EPOCH TIME: 1755129342.530062
[08/13 16:55:42    176s] PP off. flexM 0
[08/13 16:55:42    176s] OPERPROF: Starting CDPad at level 1, MEM:3101.0M, EPOCH TIME: 1755129342.545209
[08/13 16:55:42    176s] 3DP is on.
[08/13 16:55:42    176s] 3DP OF M2 0.002, M4 0.000. Diff 0, Offset 0
[08/13 16:55:42    176s] design sh 0.127. rd 0.200
[08/13 16:55:42    176s] design sh 0.126. rd 0.200
[08/13 16:55:42    176s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[08/13 16:55:42    176s] design sh 0.116. rd 0.200
[08/13 16:55:42    176s] CDPadU 0.904 -> 0.798. R=0.700, N=35010, GS=1.400
[08/13 16:55:42    176s] OPERPROF: Finished CDPad at level 1, CPU:0.189, REAL:0.190, MEM:3114.6M, EPOCH TIME: 1755129342.735504
[08/13 16:55:42    176s] OPERPROF: Starting InitSKP at level 1, MEM:3114.6M, EPOCH TIME: 1755129342.735570
[08/13 16:55:42    176s] no activity file in design. spp won't run.
[08/13 16:55:43    177s] no activity file in design. spp won't run.
[08/13 16:55:45    179s] OPERPROF: Finished InitSKP at level 1, CPU:2.807, REAL:2.815, MEM:3165.5M, EPOCH TIME: 1755129345.550309
[08/13 16:55:45    179s] *** Finished SKP initialization (cpu=0:00:02.8, real=0:00:03.0)***
[08/13 16:55:45    179s] NP #FI/FS/SF FL/PI: 0/0/0 35010/0
[08/13 16:55:45    179s] no activity file in design. spp won't run.
[08/13 16:55:45    179s] 
[08/13 16:55:45    179s] AB Est...
[08/13 16:55:45    179s] OPERPROF: Starting npPlace at level 1, MEM:3178.7M, EPOCH TIME: 1755129345.622992
[08/13 16:55:45    179s] OPERPROF: Finished npPlace at level 1, CPU:0.057, REAL:0.058, MEM:3247.7M, EPOCH TIME: 1755129345.681036
[08/13 16:55:45    179s] Iteration  4: Skipped, with CDP Off
[08/13 16:55:45    179s] 
[08/13 16:55:45    179s] AB Est...
[08/13 16:55:45    179s] OPERPROF: Starting npPlace at level 1, MEM:3247.7M, EPOCH TIME: 1755129345.755232
[08/13 16:55:45    179s] OPERPROF: Finished npPlace at level 1, CPU:0.049, REAL:0.050, MEM:3247.7M, EPOCH TIME: 1755129345.805390
[08/13 16:55:45    179s] Iteration  5: Skipped, with CDP Off
[08/13 16:55:45    179s] 
[08/13 16:55:45    179s] AB Est...
[08/13 16:55:45    179s] OPERPROF: Starting npPlace at level 1, MEM:3247.7M, EPOCH TIME: 1755129345.871574
[08/13 16:55:45    180s] OPERPROF: Finished npPlace at level 1, CPU:0.046, REAL:0.046, MEM:3247.7M, EPOCH TIME: 1755129345.917645
[08/13 16:55:45    180s] Iteration  6: Skipped, with CDP Off
[08/13 16:55:46    180s] OPERPROF: Starting npPlace at level 1, MEM:3247.7M, EPOCH TIME: 1755129346.082619
[08/13 16:55:50    184s] Iteration  7: Total net bbox = 3.196e+05 (1.49e+05 1.71e+05)
[08/13 16:55:50    184s]               Est.  stn bbox = 3.860e+05 (1.81e+05 2.05e+05)
[08/13 16:55:50    184s]               cpu = 0:00:04.4 real = 0:00:04.0 mem = 3328.5M
[08/13 16:55:50    184s] OPERPROF: Finished npPlace at level 1, CPU:4.458, REAL:4.515, MEM:3328.5M, EPOCH TIME: 1755129350.597573
[08/13 16:55:50    184s] no activity file in design. spp won't run.
[08/13 16:55:50    184s] NP #FI/FS/SF FL/PI: 0/0/0 35010/0
[08/13 16:55:50    184s] no activity file in design. spp won't run.
[08/13 16:55:50    184s] OPERPROF: Starting npPlace at level 1, MEM:3312.5M, EPOCH TIME: 1755129350.830808
[08/13 16:55:58    192s] Iteration  8: Total net bbox = 3.299e+05 (1.58e+05 1.72e+05)
[08/13 16:55:58    192s]               Est.  stn bbox = 3.990e+05 (1.92e+05 2.07e+05)
[08/13 16:55:58    192s]               cpu = 0:00:07.4 real = 0:00:08.0 mem = 3289.2M
[08/13 16:55:58    192s] OPERPROF: Finished npPlace at level 1, CPU:7.448, REAL:7.606, MEM:3289.2M, EPOCH TIME: 1755129358.436395
[08/13 16:55:58    192s] Legalizing MH Cells... 0 / 0 (level 6)
[08/13 16:55:58    192s] No instances found in the vector
[08/13 16:55:58    192s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3289.2M, DRC: 0)
[08/13 16:55:58    192s] 0 (out of 0) MH cells were successfully legalized.
[08/13 16:55:58    192s] no activity file in design. spp won't run.
[08/13 16:55:58    192s] NP #FI/FS/SF FL/PI: 0/0/0 35010/0
[08/13 16:55:58    192s] no activity file in design. spp won't run.
[08/13 16:55:58    192s] OPERPROF: Starting npPlace at level 1, MEM:3289.2M, EPOCH TIME: 1755129358.687233
[08/13 16:56:05    199s] Iteration  9: Total net bbox = 3.200e+05 (1.53e+05 1.67e+05)
[08/13 16:56:05    199s]               Est.  stn bbox = 3.880e+05 (1.87e+05 2.01e+05)
[08/13 16:56:05    199s]               cpu = 0:00:06.6 real = 0:00:07.0 mem = 3293.0M
[08/13 16:56:05    199s] OPERPROF: Finished npPlace at level 1, CPU:6.608, REAL:6.691, MEM:3293.0M, EPOCH TIME: 1755129365.378653
[08/13 16:56:05    199s] Legalizing MH Cells... 0 / 0 (level 7)
[08/13 16:56:05    199s] No instances found in the vector
[08/13 16:56:05    199s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3293.0M, DRC: 0)
[08/13 16:56:05    199s] 0 (out of 0) MH cells were successfully legalized.
[08/13 16:56:05    199s] no activity file in design. spp won't run.
[08/13 16:56:05    199s] NP #FI/FS/SF FL/PI: 0/0/0 35010/0
[08/13 16:56:05    199s] no activity file in design. spp won't run.
[08/13 16:56:05    199s] OPERPROF: Starting npPlace at level 1, MEM:3293.0M, EPOCH TIME: 1755129365.601225
[08/13 16:56:05    199s] Starting Early Global Route supply map. mem = 3305.8M
[08/13 16:56:05    199s] (I)      ==================== Layers =====================
[08/13 16:56:05    199s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:05    199s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 16:56:05    199s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:05    199s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 16:56:05    199s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 16:56:05    199s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 16:56:05    199s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 16:56:05    199s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 16:56:05    199s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 16:56:05    199s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 16:56:05    199s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 16:56:05    199s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 16:56:05    199s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 16:56:05    199s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 16:56:05    199s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 16:56:05    199s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 16:56:05    199s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 16:56:05    199s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 16:56:05    199s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 16:56:05    199s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 16:56:05    199s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 16:56:05    199s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 16:56:05    199s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:05    199s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 16:56:05    199s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 16:56:05    199s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 16:56:05    199s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:05    199s] Finished Early Global Route supply map. mem = 3327.3M
[08/13 16:56:17    211s] Iteration 10: Total net bbox = 3.401e+05 (1.63e+05 1.77e+05)
[08/13 16:56:17    211s]               Est.  stn bbox = 4.095e+05 (1.98e+05 2.11e+05)
[08/13 16:56:17    211s]               cpu = 0:00:11.6 real = 0:00:12.0 mem = 3319.3M
[08/13 16:56:17    211s] OPERPROF: Finished npPlace at level 1, CPU:11.587, REAL:11.730, MEM:3319.3M, EPOCH TIME: 1755129377.330799
[08/13 16:56:17    211s] Legalizing MH Cells... 0 / 0 (level 8)
[08/13 16:56:17    211s] No instances found in the vector
[08/13 16:56:17    211s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3319.3M, DRC: 0)
[08/13 16:56:17    211s] 0 (out of 0) MH cells were successfully legalized.
[08/13 16:56:17    211s] no activity file in design. spp won't run.
[08/13 16:56:17    211s] NP #FI/FS/SF FL/PI: 0/0/0 35010/0
[08/13 16:56:17    211s] no activity file in design. spp won't run.
[08/13 16:56:17    211s] OPERPROF: Starting npPlace at level 1, MEM:3319.3M, EPOCH TIME: 1755129377.581388
[08/13 16:56:17    211s] GP RA stats: MHOnly 0 nrInst 35010 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[08/13 16:56:21    214s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3328.1M, EPOCH TIME: 1755129381.369760
[08/13 16:56:21    214s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3328.1M, EPOCH TIME: 1755129381.369846
[08/13 16:56:21    214s] Iteration 11: Total net bbox = 3.317e+05 (1.58e+05 1.74e+05)
[08/13 16:56:21    214s]               Est.  stn bbox = 3.996e+05 (1.92e+05 2.08e+05)
[08/13 16:56:21    214s]               cpu = 0:00:03.7 real = 0:00:04.0 mem = 3328.1M
[08/13 16:56:21    214s] OPERPROF: Finished npPlace at level 1, CPU:3.727, REAL:3.794, MEM:3328.1M, EPOCH TIME: 1755129381.375234
[08/13 16:56:21    215s] Legalizing MH Cells... 0 / 0 (level 9)
[08/13 16:56:21    215s] No instances found in the vector
[08/13 16:56:21    215s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3312.1M, DRC: 0)
[08/13 16:56:21    215s] 0 (out of 0) MH cells were successfully legalized.
[08/13 16:56:21    215s] Move report: Timing Driven Placement moves 35010 insts, mean move: 6.25 um, max move: 156.61 um 
[08/13 16:56:21    215s] 	Max move on inst (FE_OFC488_FE_DBTN27_n13562): (189.43, 166.88) --> (288.65, 224.28)
[08/13 16:56:21    215s] no activity file in design. spp won't run.
[08/13 16:56:21    215s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3312.1M, EPOCH TIME: 1755129381.469129
[08/13 16:56:21    215s] Saved padding area to DB
[08/13 16:56:21    215s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3312.1M, EPOCH TIME: 1755129381.470434
[08/13 16:56:21    215s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.003, REAL:0.003, MEM:3312.1M, EPOCH TIME: 1755129381.473289
[08/13 16:56:21    215s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3312.1M, EPOCH TIME: 1755129381.476526
[08/13 16:56:21    215s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/13 16:56:21    215s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.006, REAL:0.006, MEM:3312.1M, EPOCH TIME: 1755129381.482330
[08/13 16:56:21    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:21    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:21    215s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3312.1M, EPOCH TIME: 1755129381.484555
[08/13 16:56:21    215s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3312.1M, EPOCH TIME: 1755129381.484640
[08/13 16:56:21    215s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.016, REAL:0.016, MEM:3312.1M, EPOCH TIME: 1755129381.485101
[08/13 16:56:21    215s] 
[08/13 16:56:21    215s] Finished Incremental Placement (cpu=0:00:38.5, real=0:00:39.0, mem=3312.1M)
[08/13 16:56:21    215s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/13 16:56:21    215s] Type 'man IMPSP-9025' for more detail.
[08/13 16:56:21    215s] CongRepair sets shifter mode to gplace
[08/13 16:56:21    215s] TDRefine: refinePlace mode is spiral
[08/13 16:56:21    215s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3312.1M, EPOCH TIME: 1755129381.492605
[08/13 16:56:21    215s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3312.1M, EPOCH TIME: 1755129381.492648
[08/13 16:56:21    215s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3312.1M, EPOCH TIME: 1755129381.492675
[08/13 16:56:21    215s] Processing tracks to init pin-track alignment.
[08/13 16:56:21    215s] z: 2, totalTracks: 1
[08/13 16:56:21    215s] z: 4, totalTracks: 1
[08/13 16:56:21    215s] z: 6, totalTracks: 1
[08/13 16:56:21    215s] z: 8, totalTracks: 1
[08/13 16:56:21    215s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:56:21    215s] All LLGs are deleted
[08/13 16:56:21    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:21    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:21    215s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3312.1M, EPOCH TIME: 1755129381.501248
[08/13 16:56:21    215s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3312.1M, EPOCH TIME: 1755129381.501296
[08/13 16:56:21    215s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3312.1M, EPOCH TIME: 1755129381.506837
[08/13 16:56:21    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:21    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:21    215s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3312.1M, EPOCH TIME: 1755129381.507457
[08/13 16:56:21    215s] Max number of tech site patterns supported in site array is 256.
[08/13 16:56:21    215s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 16:56:21    215s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3312.1M, EPOCH TIME: 1755129381.510843
[08/13 16:56:21    215s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 16:56:21    215s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 16:56:21    215s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.004, REAL:0.004, MEM:3312.1M, EPOCH TIME: 1755129381.514559
[08/13 16:56:21    215s] Fast DP-INIT is on for default
[08/13 16:56:21    215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 16:56:21    215s] Atter site array init, number of instance map data is 0.
[08/13 16:56:21    215s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.012, REAL:0.012, MEM:3312.1M, EPOCH TIME: 1755129381.519145
[08/13 16:56:21    215s] 
[08/13 16:56:21    215s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:21    215s] OPERPROF:         Starting CMU at level 5, MEM:3312.1M, EPOCH TIME: 1755129381.521459
[08/13 16:56:21    215s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:3312.1M, EPOCH TIME: 1755129381.522434
[08/13 16:56:21    215s] 
[08/13 16:56:21    215s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 16:56:21    215s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.017, REAL:0.017, MEM:3312.1M, EPOCH TIME: 1755129381.524316
[08/13 16:56:21    215s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3312.1M, EPOCH TIME: 1755129381.524346
[08/13 16:56:21    215s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3312.1M, EPOCH TIME: 1755129381.524694
[08/13 16:56:21    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3312.1MB).
[08/13 16:56:21    215s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.034, REAL:0.035, MEM:3312.1M, EPOCH TIME: 1755129381.527236
[08/13 16:56:21    215s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.034, REAL:0.035, MEM:3312.1M, EPOCH TIME: 1755129381.527253
[08/13 16:56:21    215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.2
[08/13 16:56:21    215s] OPERPROF:   Starting RefinePlace at level 2, MEM:3312.1M, EPOCH TIME: 1755129381.527288
[08/13 16:56:21    215s] *** Starting place_detail (0:03:35 mem=3312.1M) ***
[08/13 16:56:21    215s] Total net bbox length = 4.735e+05 (2.226e+05 2.509e+05) (ext = 1.281e+05)
[08/13 16:56:21    215s] 
[08/13 16:56:21    215s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:21    215s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 16:56:21    215s] (I)      Default pattern map key = top_default.
[08/13 16:56:21    215s] (I)      Default pattern map key = top_default.
[08/13 16:56:21    215s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3312.1M, EPOCH TIME: 1755129381.556099
[08/13 16:56:21    215s] Starting refinePlace ...
[08/13 16:56:21    215s] (I)      Default pattern map key = top_default.
[08/13 16:56:21    215s] (I)      Default pattern map key = top_default.
[08/13 16:56:21    215s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3312.1M, EPOCH TIME: 1755129381.595399
[08/13 16:56:21    215s] DDP initSite1 nrRow 231 nrJob 231
[08/13 16:56:21    215s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3312.1M, EPOCH TIME: 1755129381.595447
[08/13 16:56:21    215s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3312.1M, EPOCH TIME: 1755129381.595644
[08/13 16:56:21    215s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3312.1M, EPOCH TIME: 1755129381.595661
[08/13 16:56:21    215s] DDP markSite nrRow 231 nrJob 231
[08/13 16:56:21    215s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.001, MEM:3312.1M, EPOCH TIME: 1755129381.596259
[08/13 16:56:21    215s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3312.1M, EPOCH TIME: 1755129381.596274
[08/13 16:56:21    215s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/13 16:56:21    215s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3312.1M, EPOCH TIME: 1755129381.604726
[08/13 16:56:21    215s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3312.1M, EPOCH TIME: 1755129381.604760
[08/13 16:56:21    215s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.003, REAL:0.003, MEM:3312.1M, EPOCH TIME: 1755129381.607859
[08/13 16:56:21    215s] ** Cut row section cpu time 0:00:00.0.
[08/13 16:56:21    215s]  ** Cut row section real time 0:00:00.0.
[08/13 16:56:21    215s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.003, REAL:0.003, MEM:3312.1M, EPOCH TIME: 1755129381.607921
[08/13 16:56:21    215s]   Spread Effort: high, pre-route mode, useDDP on.
[08/13 16:56:21    215s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=3312.1MB) @(0:03:35 - 0:03:36).
[08/13 16:56:21    215s] Move report: preRPlace moves 35006 insts, mean move: 0.08 um, max move: 3.95 um 
[08/13 16:56:21    215s] 	Max move on inst (U29900): (294.19, 254.50) --> (292.22, 256.48)
[08/13 16:56:21    215s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[08/13 16:56:21    215s] wireLenOptFixPriorityInst 0 inst fixed
[08/13 16:56:21    215s] Placement tweakage begins.
[08/13 16:56:22    215s] wire length = 4.316e+05
[08/13 16:56:23    216s] wire length = 4.108e+05
[08/13 16:56:23    216s] Placement tweakage ends.
[08/13 16:56:23    216s] Move report: tweak moves 4981 insts, mean move: 1.37 um, max move: 17.48 um 
[08/13 16:56:23    216s] 	Max move on inst (U28632): (99.94, 155.68) --> (117.42, 155.68)
[08/13 16:56:23    216s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:02.0, mem=3329.7MB) @(0:03:36 - 0:03:37).
[08/13 16:56:23    216s] 
[08/13 16:56:23    216s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 16:56:23    217s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 16:56:23    217s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 16:56:23    217s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 16:56:23    217s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 16:56:23    217s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 16:56:23    217s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3297.7MB) @(0:03:37 - 0:03:37).
[08/13 16:56:23    217s] Move report: Detail placement moves 35006 insts, mean move: 0.27 um, max move: 17.49 um 
[08/13 16:56:23    217s] 	Max move on inst (U28632): (99.93, 155.68) --> (117.42, 155.68)
[08/13 16:56:23    217s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3297.7MB
[08/13 16:56:23    217s] Statistics of distance of Instance movement in refine placement:
[08/13 16:56:23    217s]   maximum (X+Y) =        17.49 um
[08/13 16:56:23    217s]   inst (U28632) with max move: (99.9305, 155.681) -> (117.42, 155.68)
[08/13 16:56:23    217s]   mean    (X+Y) =         0.27 um
[08/13 16:56:23    217s] Total instances flipped for legalization: 2
[08/13 16:56:23    217s] Summary Report:
[08/13 16:56:23    217s] Instances move: 35006 (out of 35010 movable)
[08/13 16:56:23    217s] Instances flipped: 2
[08/13 16:56:23    217s] Mean displacement: 0.27 um
[08/13 16:56:23    217s] Total instances moved : 35006
[08/13 16:56:23    217s] Max displacement: 17.49 um (Instance: U28632) (99.9305, 155.681) -> (117.42, 155.68)
[08/13 16:56:23    217s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[08/13 16:56:23    217s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.967, REAL:1.972, MEM:3297.7M, EPOCH TIME: 1755129383.528026
[08/13 16:56:23    217s] Total net bbox length = 4.554e+05 (2.047e+05 2.508e+05) (ext = 1.278e+05)
[08/13 16:56:23    217s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=3297.7MB) @(0:03:35 - 0:03:37).
[08/13 16:56:23    217s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.2
[08/13 16:56:23    217s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.004, REAL:2.009, MEM:3297.7M, EPOCH TIME: 1755129383.536367
[08/13 16:56:23    217s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3297.7M, EPOCH TIME: 1755129383.536388
[08/13 16:56:23    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35010).
[08/13 16:56:23    217s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3297.7MB
[08/13 16:56:23    217s] *** Finished place_detail (0:03:37 mem=3297.7M) ***
[08/13 16:56:23    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:23    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:23    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:23    217s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.084, REAL:0.085, MEM:3211.7M, EPOCH TIME: 1755129383.620890
[08/13 16:56:23    217s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.123, REAL:2.128, MEM:3211.7M, EPOCH TIME: 1755129383.620950
[08/13 16:56:23    217s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3211.7M, EPOCH TIME: 1755129383.621477
[08/13 16:56:23    217s] Starting Early Global Route congestion estimation: mem = 3211.7M
[08/13 16:56:23    217s] (I)      ==================== Layers =====================
[08/13 16:56:23    217s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:23    217s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 16:56:23    217s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:23    217s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 16:56:23    217s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 16:56:23    217s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 16:56:23    217s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 16:56:23    217s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 16:56:23    217s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 16:56:23    217s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 16:56:23    217s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 16:56:23    217s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 16:56:23    217s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 16:56:23    217s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 16:56:23    217s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 16:56:23    217s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 16:56:23    217s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 16:56:23    217s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 16:56:23    217s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 16:56:23    217s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 16:56:23    217s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 16:56:23    217s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 16:56:23    217s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:23    217s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 16:56:23    217s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 16:56:23    217s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 16:56:23    217s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:23    217s] (I)      Started Import and model ( Curr Mem: 3211.71 MB )
[08/13 16:56:23    217s] (I)      Default pattern map key = top_default.
[08/13 16:56:23    217s] (I)      == Non-default Options ==
[08/13 16:56:23    217s] (I)      Maximum routing layer                              : 10
[08/13 16:56:23    217s] (I)      Number of threads                                  : 1
[08/13 16:56:23    217s] (I)      Use non-blocking free Dbs wires                    : false
[08/13 16:56:23    217s] (I)      Method to set GCell size                           : row
[08/13 16:56:23    217s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 16:56:23    217s] (I)      Use row-based GCell size
[08/13 16:56:23    217s] (I)      Use row-based GCell align
[08/13 16:56:23    217s] (I)      layer 0 area = 0
[08/13 16:56:23    217s] (I)      layer 1 area = 0
[08/13 16:56:23    217s] (I)      layer 2 area = 0
[08/13 16:56:23    217s] (I)      layer 3 area = 0
[08/13 16:56:23    217s] (I)      layer 4 area = 0
[08/13 16:56:23    217s] (I)      layer 5 area = 0
[08/13 16:56:23    217s] (I)      layer 6 area = 0
[08/13 16:56:23    217s] (I)      layer 7 area = 0
[08/13 16:56:23    217s] (I)      layer 8 area = 0
[08/13 16:56:23    217s] (I)      layer 9 area = 0
[08/13 16:56:23    217s] (I)      GCell unit size   : 2800
[08/13 16:56:23    217s] (I)      GCell multiplier  : 1
[08/13 16:56:23    217s] (I)      GCell row height  : 2800
[08/13 16:56:23    217s] (I)      Actual row height : 2800
[08/13 16:56:23    217s] (I)      GCell align ref   : 20140 20160
[08/13 16:56:23    217s] [NR-eGR] Track table information for default rule: 
[08/13 16:56:23    217s] [NR-eGR] metal1 has single uniform track structure
[08/13 16:56:23    217s] [NR-eGR] metal2 has single uniform track structure
[08/13 16:56:23    217s] [NR-eGR] metal3 has single uniform track structure
[08/13 16:56:23    217s] [NR-eGR] metal4 has single uniform track structure
[08/13 16:56:23    217s] [NR-eGR] metal5 has single uniform track structure
[08/13 16:56:23    217s] [NR-eGR] metal6 has single uniform track structure
[08/13 16:56:23    217s] [NR-eGR] metal7 has single uniform track structure
[08/13 16:56:23    217s] [NR-eGR] metal8 has single uniform track structure
[08/13 16:56:23    217s] [NR-eGR] metal9 has single uniform track structure
[08/13 16:56:23    217s] [NR-eGR] metal10 has single uniform track structure
[08/13 16:56:23    217s] (I)      ============== Default via ===============
[08/13 16:56:23    217s] (I)      +---+------------------+-----------------+
[08/13 16:56:23    217s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 16:56:23    217s] (I)      +---+------------------+-----------------+
[08/13 16:56:23    217s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 16:56:23    217s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 16:56:23    217s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 16:56:23    217s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 16:56:23    217s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 16:56:23    217s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 16:56:23    217s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 16:56:23    217s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 16:56:23    217s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 16:56:23    217s] (I)      +---+------------------+-----------------+
[08/13 16:56:23    217s] [NR-eGR] Read 23728 PG shapes
[08/13 16:56:23    217s] [NR-eGR] Read 0 clock shapes
[08/13 16:56:23    217s] [NR-eGR] Read 0 other shapes
[08/13 16:56:23    217s] [NR-eGR] #Routing Blockages  : 0
[08/13 16:56:23    217s] [NR-eGR] #Instance Blockages : 0
[08/13 16:56:23    217s] [NR-eGR] #PG Blockages       : 23728
[08/13 16:56:23    217s] [NR-eGR] #Halo Blockages     : 0
[08/13 16:56:23    217s] [NR-eGR] #Boundary Blockages : 0
[08/13 16:56:23    217s] [NR-eGR] #Clock Blockages    : 0
[08/13 16:56:23    217s] [NR-eGR] #Other Blockages    : 0
[08/13 16:56:23    217s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 16:56:23    217s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 16:56:23    217s] [NR-eGR] Read 42872 nets ( ignored 0 )
[08/13 16:56:23    217s] (I)      early_global_route_priority property id does not exist.
[08/13 16:56:23    217s] (I)      Read Num Blocks=23728  Num Prerouted Wires=0  Num CS=0
[08/13 16:56:23    217s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 16:56:23    217s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 0
[08/13 16:56:23    217s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 16:56:23    217s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 0
[08/13 16:56:23    217s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 16:56:23    217s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 16:56:23    217s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 16:56:23    217s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 16:56:23    217s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 16:56:23    217s] (I)      Number of ignored nets                =      0
[08/13 16:56:23    217s] (I)      Number of connected nets              =      0
[08/13 16:56:23    217s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 16:56:23    217s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/13 16:56:23    217s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 16:56:23    217s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 16:56:23    217s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 16:56:23    217s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 16:56:23    217s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 16:56:23    217s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 16:56:23    217s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 16:56:23    217s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/13 16:56:23    217s] (I)      Ndr track 0 does not exist
[08/13 16:56:23    217s] (I)      ---------------------Grid Graph Info--------------------
[08/13 16:56:23    217s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 16:56:23    217s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 16:56:23    217s] (I)      Site width          :   380  (dbu)
[08/13 16:56:23    217s] (I)      Row height          :  2800  (dbu)
[08/13 16:56:23    217s] (I)      GCell row height    :  2800  (dbu)
[08/13 16:56:23    217s] (I)      GCell width         :  2800  (dbu)
[08/13 16:56:23    217s] (I)      GCell height        :  2800  (dbu)
[08/13 16:56:23    217s] (I)      Grid                :   248   246    10
[08/13 16:56:23    217s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 16:56:23    217s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 16:56:23    217s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 16:56:23    217s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 16:56:23    217s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 16:56:23    217s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 16:56:23    217s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 16:56:23    217s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 16:56:23    217s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 16:56:23    217s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 16:56:23    217s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 16:56:23    217s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 16:56:23    217s] (I)      --------------------------------------------------------
[08/13 16:56:23    217s] 
[08/13 16:56:23    217s] [NR-eGR] ============ Routing rule table ============
[08/13 16:56:23    217s] [NR-eGR] Rule id: 0  Nets: 42872
[08/13 16:56:23    217s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 16:56:23    217s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 16:56:23    217s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 16:56:23    217s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:56:23    217s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:56:23    217s] [NR-eGR] ========================================
[08/13 16:56:23    217s] [NR-eGR] 
[08/13 16:56:23    217s] (I)      =============== Blocked Tracks ===============
[08/13 16:56:23    217s] (I)      +-------+---------+----------+---------------+
[08/13 16:56:23    217s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 16:56:23    217s] (I)      +-------+---------+----------+---------------+
[08/13 16:56:23    217s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 16:56:23    217s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 16:56:23    217s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 16:56:23    217s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 16:56:23    217s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 16:56:23    217s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 16:56:23    217s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 16:56:23    217s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 16:56:23    217s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 16:56:23    217s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 16:56:23    217s] (I)      +-------+---------+----------+---------------+
[08/13 16:56:23    217s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 3242.09 MB )
[08/13 16:56:23    217s] (I)      Reset routing kernel
[08/13 16:56:23    217s] (I)      Started Global Routing ( Curr Mem: 3242.09 MB )
[08/13 16:56:23    217s] (I)      totalPins=143734  totalGlobalPin=136832 (95.20%)
[08/13 16:56:23    217s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 16:56:23    217s] (I)      [08/13 16:56:23    217s] [NR-eGR] Layer group 1: route 42872 net(s) in layer range [2, 10]

[08/13 16:56:23    217s] (I)      ============  Phase 1a Route ============
[08/13 16:56:23    217s] (I)      Usage: 284080 = (132956 H, 151124 V) = (12.80% H, 13.01% V) = (1.861e+05um H, 2.116e+05um V)
[08/13 16:56:23    217s] (I)      
[08/13 16:56:23    217s] (I)      ============  Phase 1b Route ============
[08/13 16:56:23    217s] (I)      Usage: 284080 = (132956 H, 151124 V) = (12.80% H, 13.01% V) = (1.861e+05um H, 2.116e+05um V)
[08/13 16:56:23    217s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.977120e+05um
[08/13 16:56:23    217s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[08/13 16:56:23    217s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 16:56:23    217s] (I)      
[08/13 16:56:23    217s] (I)      ============  Phase 1c Route ============
[08/13 16:56:23    217s] (I)      Usage: 284080 = (132956 H, 151124 V) = (12.80% H, 13.01% V) = (1.861e+05um H, 2.116e+05um V)
[08/13 16:56:23    217s] (I)      
[08/13 16:56:23    217s] (I)      ============  Phase 1d Route ============
[08/13 16:56:23    217s] (I)      Usage: 284080 = (132956 H, 151124 V) = (12.80% H, 13.01% V) = (1.861e+05um H, 2.116e+05um V)
[08/13 16:56:23    217s] (I)      
[08/13 16:56:23    217s] (I)      ============  Phase 1e Route ============
[08/13 16:56:23    217s] (I)      Usage: 284080 = (132956 H, 151124 V) = (12.80% H, 13.01% V) = (1.861e+05um H, 2.116e+05um V)
[08/13 16:56:23    217s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.977120e+05um
[08/13 16:56:23    217s] (I)      
[08/13 16:56:23    217s] (I)      ============  Phase 1l Route ============
[08/13 16:56:24    217s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 16:56:24    217s] (I)      Layer  2:     438322    131089       102           0      447705    ( 0.00%) 
[08/13 16:56:24    217s] (I)      Layer  3:     600760    140360         1           0      607620    ( 0.00%) 
[08/13 16:56:24    217s] (I)      Layer  4:     296037     68865        11           0      303800    ( 0.00%) 
[08/13 16:56:24    217s] (I)      Layer  5:     296957     18678         1           0      303810    ( 0.00%) 
[08/13 16:56:24    217s] (I)      Layer  6:     293438     26013         0           0      303800    ( 0.00%) 
[08/13 16:56:24    217s] (I)      Layer  7:      94158       293         0        3768       97502    ( 3.72%) 
[08/13 16:56:24    217s] (I)      Layer  8:      90268       558         0        9277       91990    ( 9.16%) 
[08/13 16:56:24    217s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 16:56:24    217s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 16:56:24    217s] (I)      Total:       2197310    385856       115       41726     2231342    ( 1.84%) 
[08/13 16:56:24    217s] (I)      
[08/13 16:56:24    217s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 16:56:24    217s] [NR-eGR]                        OverCon           OverCon            
[08/13 16:56:24    217s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 16:56:24    217s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/13 16:56:24    217s] [NR-eGR] ---------------------------------------------------------------
[08/13 16:56:24    217s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:24    217s] [NR-eGR]  metal2 ( 2)        84( 0.14%)         2( 0.00%)   ( 0.14%) 
[08/13 16:56:24    217s] [NR-eGR]  metal3 ( 3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:24    217s] [NR-eGR]  metal4 ( 4)        11( 0.02%)         0( 0.00%)   ( 0.02%) 
[08/13 16:56:24    217s] [NR-eGR]  metal5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:24    217s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:24    217s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:24    217s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:24    217s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:24    217s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:24    217s] [NR-eGR] ---------------------------------------------------------------
[08/13 16:56:24    217s] [NR-eGR]        Total        97( 0.02%)         2( 0.00%)   ( 0.02%) 
[08/13 16:56:24    217s] [NR-eGR] 
[08/13 16:56:24    217s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 3250.09 MB )
[08/13 16:56:24    217s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 16:56:24    217s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 16:56:24    217s] Early Global Route congestion estimation runtime: 0.43 seconds, mem = 3250.1M
[08/13 16:56:24    217s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.400, REAL:0.425, MEM:3250.1M, EPOCH TIME: 1755129384.046578
[08/13 16:56:24    217s] OPERPROF: Starting HotSpotCal at level 1, MEM:3250.1M, EPOCH TIME: 1755129384.046602
[08/13 16:56:24    217s] [hotspot] +------------+---------------+---------------+
[08/13 16:56:24    217s] [hotspot] |            |   max hotspot | total hotspot |
[08/13 16:56:24    217s] [hotspot] +------------+---------------+---------------+
[08/13 16:56:24    217s] [hotspot] | normalized |          0.00 |          0.00 |
[08/13 16:56:24    217s] [hotspot] +------------+---------------+---------------+
[08/13 16:56:24    217s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 16:56:24    217s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/13 16:56:24    217s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3266.1M, EPOCH TIME: 1755129384.050721
[08/13 16:56:24    217s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3266.1M, EPOCH TIME: 1755129384.052615
[08/13 16:56:24    217s] Starting Early Global Route wiring: mem = 3266.1M
[08/13 16:56:24    217s] (I)      ============= Track Assignment ============
[08/13 16:56:24    217s] (I)      Started Track Assignment (1T) ( Curr Mem: 3266.09 MB )
[08/13 16:56:24    217s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/13 16:56:24    217s] (I)      Run Multi-thread track assignment
[08/13 16:56:24    217s] (I)      Finished Track Assignment (1T) ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 3266.09 MB )
[08/13 16:56:24    217s] (I)      Started Export ( Curr Mem: 3266.09 MB )
[08/13 16:56:24    218s] [NR-eGR]                  Length (um)    Vias 
[08/13 16:56:24    218s] [NR-eGR] -------------------------------------
[08/13 16:56:24    218s] [NR-eGR]  metal1   (1H)             0  143734 
[08/13 16:56:24    218s] [NR-eGR]  metal2   (2V)        110043  178228 
[08/13 16:56:24    218s] [NR-eGR]  metal3   (3H)        170366   59673 
[08/13 16:56:24    218s] [NR-eGR]  metal4   (4V)         88943    7112 
[08/13 16:56:24    218s] [NR-eGR]  metal5   (5H)         23385    5491 
[08/13 16:56:24    218s] [NR-eGR]  metal6   (6V)         36529     120 
[08/13 16:56:24    218s] [NR-eGR]  metal7   (7H)           365      58 
[08/13 16:56:24    218s] [NR-eGR]  metal8   (8V)           789       0 
[08/13 16:56:24    218s] [NR-eGR]  metal9   (9H)             0       0 
[08/13 16:56:24    218s] [NR-eGR]  metal10  (10V)            0       0 
[08/13 16:56:24    218s] [NR-eGR] -------------------------------------
[08/13 16:56:24    218s] [NR-eGR]           Total       430420  394416 
[08/13 16:56:24    218s] [NR-eGR] --------------------------------------------------------------------------
[08/13 16:56:24    218s] [NR-eGR] Total half perimeter of net bounding box: 455420um
[08/13 16:56:24    218s] [NR-eGR] Total length: 430420um, number of vias: 394416
[08/13 16:56:24    218s] [NR-eGR] --------------------------------------------------------------------------
[08/13 16:56:24    218s] [NR-eGR] Total eGR-routed clock nets wire length: 13401um, number of vias: 13197
[08/13 16:56:24    218s] [NR-eGR] --------------------------------------------------------------------------
[08/13 16:56:24    218s] (I)      Finished Export ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 3266.09 MB )
[08/13 16:56:24    218s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.570, REAL:0.572, MEM:3266.1M, EPOCH TIME: 1755129384.624251
[08/13 16:56:24    218s] Early Global Route wiring runtime: 0.57 seconds, mem = 3266.1M
[08/13 16:56:24    218s] SKP cleared!
[08/13 16:56:24    218s] 0 delay mode for cte disabled.
[08/13 16:56:24    218s] 
[08/13 16:56:24    218s] *** Finished incrementalPlace (cpu=0:00:42.5, real=0:00:43.0)***
[08/13 16:56:24    218s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3266.1M, EPOCH TIME: 1755129384.645494
[08/13 16:56:24    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:24    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:24    218s] All LLGs are deleted
[08/13 16:56:24    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:24    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:24    218s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3266.1M, EPOCH TIME: 1755129384.645572
[08/13 16:56:24    218s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3266.1M, EPOCH TIME: 1755129384.645600
[08/13 16:56:24    218s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.006, REAL:0.006, MEM:3086.1M, EPOCH TIME: 1755129384.651087
[08/13 16:56:24    218s] Start to check current routing status for nets...
[08/13 16:56:24    218s] All nets are already routed correctly.
[08/13 16:56:24    218s] End to check current routing status for nets (mem=3086.1M)
[08/13 16:56:24    218s] Extraction called for design 'top' of instances=35010 and nets=43096 using extraction engine 'pre_route' .
[08/13 16:56:24    218s] pre_route RC Extraction called for design top.
[08/13 16:56:24    218s] RC Extraction called in multi-corner(1) mode.
[08/13 16:56:24    218s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/13 16:56:24    218s] Type 'man IMPEXT-6197' for more detail.
[08/13 16:56:24    218s] RCMode: PreRoute
[08/13 16:56:24    218s]       RC Corner Indexes            0   
[08/13 16:56:24    218s] Capacitance Scaling Factor   : 1.00000 
[08/13 16:56:24    218s] Resistance Scaling Factor    : 1.00000 
[08/13 16:56:24    218s] Clock Cap. Scaling Factor    : 1.00000 
[08/13 16:56:24    218s] Clock Res. Scaling Factor    : 1.00000 
[08/13 16:56:24    218s] Shrink Factor                : 1.00000
[08/13 16:56:24    218s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/13 16:56:24    218s] 
[08/13 16:56:24    218s] Trim Metal Layers:
[08/13 16:56:24    218s] LayerId::1 widthSet size::1
[08/13 16:56:24    218s] LayerId::2 widthSet size::1
[08/13 16:56:24    218s] LayerId::3 widthSet size::1
[08/13 16:56:24    218s] LayerId::4 widthSet size::1
[08/13 16:56:24    218s] LayerId::5 widthSet size::1
[08/13 16:56:24    218s] LayerId::6 widthSet size::1
[08/13 16:56:24    218s] LayerId::7 widthSet size::1
[08/13 16:56:24    218s] LayerId::8 widthSet size::1
[08/13 16:56:24    218s] LayerId::9 widthSet size::1
[08/13 16:56:24    218s] LayerId::10 widthSet size::1
[08/13 16:56:24    218s] eee: pegSigSF::1.070000
[08/13 16:56:24    218s] Updating RC grid for preRoute extraction ...
[08/13 16:56:24    218s] Initializing multi-corner resistance tables ...
[08/13 16:56:24    218s] eee: l::1 avDens::0.093625 usedTrk::5617.510070 availTrk::60000.000000 sigTrk::5617.510070
[08/13 16:56:24    218s] eee: l::2 avDens::0.187151 usedTrk::7860.330885 availTrk::42000.000000 sigTrk::7860.330885
[08/13 16:56:24    218s] eee: l::3 avDens::0.212747 usedTrk::12169.115976 availTrk::57200.000000 sigTrk::12169.115976
[08/13 16:56:24    218s] eee: l::4 avDens::0.222942 usedTrk::6353.842962 availTrk::28500.000000 sigTrk::6353.842962
[08/13 16:56:24    218s] eee: l::5 avDens::0.062328 usedTrk::1670.387855 availTrk::26800.000000 sigTrk::1670.387855
[08/13 16:56:24    218s] eee: l::6 avDens::0.099779 usedTrk::2609.227857 availTrk::26150.000000 sigTrk::2609.227857
[08/13 16:56:24    218s] eee: l::7 avDens::0.018603 usedTrk::26.043571 availTrk::1400.000000 sigTrk::26.043571
[08/13 16:56:24    218s] eee: l::8 avDens::0.046956 usedTrk::56.347500 availTrk::1200.000000 sigTrk::56.347500
[08/13 16:56:24    218s] eee: l::9 avDens::0.243053 usedTrk::159.503323 availTrk::656.250000 sigTrk::159.503323
[08/13 16:56:24    218s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 16:56:24    218s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 16:56:24    218s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.264254 uaWl=0.989214 uaWlH=0.338295 aWlH=0.010228 lMod=0 pMax=0.862600 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.367891 siPrev=0 viaL=0.000000 crit=0.019094 shortMod=0.095468 fMod=0.004773 
[08/13 16:56:24    218s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3086.086M)
[08/13 16:56:25    219s] Compute RC Scale Done ...
[08/13 16:56:25    219s] **opt_design ... cpu = 0:01:21, real = 0:01:22, mem = 2222.8M, totSessionCpu=0:03:39 **
[08/13 16:56:25    219s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 16:56:25    219s] #################################################################################
[08/13 16:56:25    219s] # Design Stage: PreRoute
[08/13 16:56:25    219s] # Design Name: top
[08/13 16:56:25    219s] # Design Mode: 45nm
[08/13 16:56:25    219s] # Analysis Mode: MMMC Non-OCV 
[08/13 16:56:25    219s] # Parasitics Mode: No SPEF/RCDB 
[08/13 16:56:25    219s] # Signoff Settings: SI Off 
[08/13 16:56:25    219s] #################################################################################
[08/13 16:56:26    220s] Calculate delays in BcWc mode...
[08/13 16:56:26    220s] Topological Sorting (REAL = 0:00:00.0, MEM = 3086.2M, InitMEM = 3086.2M)
[08/13 16:56:26    220s] Start delay calculation (fullDC) (1 T). (MEM=3086.2)
[08/13 16:56:26    220s] End AAE Lib Interpolated Model. (MEM=3097.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 16:56:30    223s] Total number of fetched objects 44976
[08/13 16:56:30    223s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 16:56:30    223s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 16:56:30    223s] *** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 3125.9M) ***
[08/13 16:56:30    223s] End delay calculation. (MEM=3125.94 CPU=0:00:03.1 REAL=0:00:03.0)
[08/13 16:56:30    223s] End delay calculation (fullDC). (MEM=3125.94 CPU=0:00:03.8 REAL=0:00:04.0)
[08/13 16:56:30    224s] 
[08/13 16:56:30    224s] =============================================================================================
[08/13 16:56:30    224s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.18-s099_1
[08/13 16:56:30    224s] =============================================================================================
[08/13 16:56:30    224s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 16:56:30    224s] ---------------------------------------------------------------------------------------------
[08/13 16:56:30    224s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:56:30    224s] [ ExtractRC              ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:56:30    224s] [ TimingUpdate           ]      4   0:00:01.4  (   2.8 % )     0:00:01.4 /  0:00:01.4    1.0
[08/13 16:56:30    224s] [ FullDelayCalc          ]      1   0:00:04.6  (   9.4 % )     0:00:04.6 /  0:00:04.6    1.0
[08/13 16:56:30    224s] [ MISC                   ]          0:00:43.0  (  87.3 % )     0:00:43.0 /  0:00:42.4    1.0
[08/13 16:56:30    224s] ---------------------------------------------------------------------------------------------
[08/13 16:56:30    224s]  IncrReplace #1 TOTAL               0:00:49.2  ( 100.0 % )     0:00:49.2 /  0:00:48.6    1.0
[08/13 16:56:30    224s] ---------------------------------------------------------------------------------------------
[08/13 16:56:30    224s] 
[08/13 16:56:30    224s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:48.6/0:00:49.2 (1.0), totSession cpu/real = 0:03:44.4/0:12:30.5 (0.3), mem = 3125.9M
[08/13 16:56:31    225s] *** Timing NOT met, worst failing slack is -0.032
[08/13 16:56:31    225s] *** Check timing (0:00:00.0)
[08/13 16:56:31    225s] Deleting Lib Analyzer.
[08/13 16:56:31    225s] Begin: GigaOpt Optimization in WNS mode
[08/13 16:56:31    225s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/13 16:56:31    225s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/13 16:56:31    225s] Info: 1 clock net  excluded from IPO operation.
[08/13 16:56:31    225s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:45.3/0:12:31.4 (0.3), mem = 3141.9M
[08/13 16:56:31    225s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.7
[08/13 16:56:31    225s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 16:56:31    225s] ### Creating PhyDesignMc. totSessionCpu=0:03:45 mem=3141.9M
[08/13 16:56:31    225s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 16:56:31    225s] OPERPROF: Starting DPlace-Init at level 1, MEM:3141.9M, EPOCH TIME: 1755129391.730904
[08/13 16:56:31    225s] Processing tracks to init pin-track alignment.
[08/13 16:56:31    225s] z: 2, totalTracks: 1
[08/13 16:56:31    225s] z: 4, totalTracks: 1
[08/13 16:56:31    225s] z: 6, totalTracks: 1
[08/13 16:56:31    225s] z: 8, totalTracks: 1
[08/13 16:56:31    225s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:56:31    225s] All LLGs are deleted
[08/13 16:56:31    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:31    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:31    225s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3141.9M, EPOCH TIME: 1755129391.739529
[08/13 16:56:31    225s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3141.9M, EPOCH TIME: 1755129391.739580
[08/13 16:56:31    225s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3141.9M, EPOCH TIME: 1755129391.745293
[08/13 16:56:31    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:31    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:31    225s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3141.9M, EPOCH TIME: 1755129391.745975
[08/13 16:56:31    225s] Max number of tech site patterns supported in site array is 256.
[08/13 16:56:31    225s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 16:56:31    225s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3141.9M, EPOCH TIME: 1755129391.749336
[08/13 16:56:31    225s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 16:56:31    225s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 16:56:31    225s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.006, MEM:3141.9M, EPOCH TIME: 1755129391.755200
[08/13 16:56:31    225s] Fast DP-INIT is on for default
[08/13 16:56:31    225s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 16:56:31    225s] Atter site array init, number of instance map data is 0.
[08/13 16:56:31    225s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:3141.9M, EPOCH TIME: 1755129391.760303
[08/13 16:56:31    225s] 
[08/13 16:56:31    225s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:31    225s] OPERPROF:     Starting CMU at level 3, MEM:3141.9M, EPOCH TIME: 1755129391.762907
[08/13 16:56:31    225s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3141.9M, EPOCH TIME: 1755129391.763891
[08/13 16:56:31    225s] 
[08/13 16:56:31    225s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 16:56:31    225s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:3141.9M, EPOCH TIME: 1755129391.765831
[08/13 16:56:31    225s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3141.9M, EPOCH TIME: 1755129391.765863
[08/13 16:56:31    225s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3141.9M, EPOCH TIME: 1755129391.766220
[08/13 16:56:31    225s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3141.9MB).
[08/13 16:56:31    225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.038, MEM:3141.9M, EPOCH TIME: 1755129391.768898
[08/13 16:56:31    225s] TotalInstCnt at PhyDesignMc Initialization: 35010
[08/13 16:56:31    225s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:45 mem=3141.9M
[08/13 16:56:31    225s] ### Creating RouteCongInterface, started
[08/13 16:56:31    225s] 
[08/13 16:56:31    225s] Creating Lib Analyzer ...
[08/13 16:56:31    225s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 16:56:31    225s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 16:56:31    225s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 16:56:31    225s] 
[08/13 16:56:31    225s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 16:56:32    225s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:46 mem=3141.9M
[08/13 16:56:32    225s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:46 mem=3141.9M
[08/13 16:56:32    225s] Creating Lib Analyzer, finished. 
[08/13 16:56:32    225s] 
[08/13 16:56:32    225s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/13 16:56:32    225s] 
[08/13 16:56:32    225s] #optDebug: {0, 1.000}
[08/13 16:56:32    225s] ### Creating RouteCongInterface, finished
[08/13 16:56:32    225s] {MG  {4 0 1 0.0684673}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 16:56:32    225s] ### Creating LA Mngr. totSessionCpu=0:03:46 mem=3141.9M
[08/13 16:56:32    225s] ### Creating LA Mngr, finished. totSessionCpu=0:03:46 mem=3141.9M
[08/13 16:56:32    225s] *info: 1 clock net excluded
[08/13 16:56:32    226s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3803398.1
[08/13 16:56:33    226s] PathGroup :  reg2reg  TargetSlack : 0.0085 
[08/13 16:56:33    227s] ** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -4.739 Density 70.03
[08/13 16:56:33    227s] Optimizer WNS Pass 0
[08/13 16:56:33    227s] OptDebug: Start of Optimizer WNS Pass 0:
[08/13 16:56:33    227s] +----------+------+------+
[08/13 16:56:33    227s] |Path Group|   WNS|   TNS|
[08/13 16:56:33    227s] +----------+------+------+
[08/13 16:56:33    227s] |default   | 0.781| 0.000|
[08/13 16:56:33    227s] |reg2reg   |-0.033|-4.739|
[08/13 16:56:33    227s] |HEPG      |-0.033|-4.739|
[08/13 16:56:33    227s] |All Paths |-0.033|-4.739|
[08/13 16:56:33    227s] +----------+------+------+
[08/13 16:56:33    227s] 
[08/13 16:56:33    227s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3177.0M, EPOCH TIME: 1755129393.829683
[08/13 16:56:33    227s] Found 0 hard placement blockage before merging.
[08/13 16:56:33    227s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3177.0M, EPOCH TIME: 1755129393.830069
[08/13 16:56:33    227s] Active Path Group: reg2reg  
[08/13 16:56:33    227s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 16:56:33    227s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
[08/13 16:56:33    227s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 16:56:33    227s] |  -0.033|   -0.033|  -4.739|   -4.739|   70.03%|   0:00:00.0| 3177.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[2]42/D    |
[08/13 16:56:34    227s] |  -0.027|   -0.027|  -2.166|   -2.166|   70.03%|   0:00:01.0| 3196.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[3]120/D   |
[08/13 16:56:34    227s] |  -0.019|   -0.019|  -1.167|   -1.167|   70.03%|   0:00:00.0| 3197.6M|nangate_view_setup|  reg2reg| acc_reg_out_reg[3]93/D    |
[08/13 16:56:34    228s] |  -0.013|   -0.013|  -0.701|   -0.701|   70.03%|   0:00:00.0| 3197.6M|nangate_view_setup|  reg2reg| acc_reg_out_reg[2]42/D    |
[08/13 16:56:34    228s] |  -0.010|   -0.010|  -0.429|   -0.429|   70.04%|   0:00:00.0| 3243.8M|nangate_view_setup|  reg2reg| acc_reg_out_reg[14]33/D   |
[08/13 16:56:34    228s] |  -0.005|   -0.005|  -0.093|   -0.093|   70.05%|   0:00:00.0| 3243.8M|nangate_view_setup|  reg2reg| acc_reg_out_reg[9]20/D    |
[08/13 16:56:35    228s] |  -0.002|   -0.002|  -0.015|   -0.015|   70.07%|   0:00:01.0| 3243.8M|nangate_view_setup|  reg2reg| acc_reg_out_reg[0]100/D   |
[08/13 16:56:35    229s] |   0.002|    0.002|   0.000|    0.000|   70.07%|   0:00:00.0| 3243.8M|nangate_view_setup|  reg2reg| acc_reg_out_reg[7]1/D     |
[08/13 16:56:36    229s] |   0.006|    0.006|   0.000|    0.000|   70.10%|   0:00:01.0| 3262.8M|nangate_view_setup|  reg2reg| acc_reg_out_reg[2]42/D    |
[08/13 16:56:36    230s] |   0.008|    0.008|   0.000|    0.000|   70.12%|   0:00:00.0| 3262.8M|nangate_view_setup|  reg2reg| acc_reg_out_reg[2]42/D    |
[08/13 16:56:37    230s] |   0.012|    0.012|   0.000|    0.000|   70.13%|   0:00:01.0| 3262.8M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]28/D   |
[08/13 16:56:37    230s] |   0.012|    0.012|   0.000|    0.000|   70.13%|   0:00:00.0| 3262.8M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]28/D   |
[08/13 16:56:37    230s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 16:56:37    230s] 
[08/13 16:56:37    230s] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:04.0 mem=3262.8M) ***
[08/13 16:56:37    230s] 
[08/13 16:56:37    230s] *** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:04.0 mem=3262.8M) ***
[08/13 16:56:37    230s] Deleting 0 temporary hard placement blockage(s).
[08/13 16:56:37    230s] OptDebug: End of Optimizer WNS Pass 0:
[08/13 16:56:37    230s] +----------+-----+-----+
[08/13 16:56:37    230s] |Path Group|  WNS|  TNS|
[08/13 16:56:37    230s] +----------+-----+-----+
[08/13 16:56:37    230s] |default   |0.781|0.000|
[08/13 16:56:37    230s] |reg2reg   |0.012|0.000|
[08/13 16:56:37    230s] |HEPG      |0.012|0.000|
[08/13 16:56:37    230s] |All Paths |0.012|0.000|
[08/13 16:56:37    230s] +----------+-----+-----+
[08/13 16:56:37    230s] 
[08/13 16:56:37    230s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.13
[08/13 16:56:37    230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3803398.1
[08/13 16:56:37    230s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3262.8M, EPOCH TIME: 1755129397.073419
[08/13 16:56:37    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35108).
[08/13 16:56:37    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:37    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:37    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:37    230s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.086, REAL:0.087, MEM:3205.8M, EPOCH TIME: 1755129397.160241
[08/13 16:56:37    230s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3205.8M, EPOCH TIME: 1755129397.166886
[08/13 16:56:37    230s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3205.8M, EPOCH TIME: 1755129397.166927
[08/13 16:56:37    230s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3205.8M, EPOCH TIME: 1755129397.180438
[08/13 16:56:37    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:37    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:37    230s] 
[08/13 16:56:37    230s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:37    230s] OPERPROF:       Starting CMU at level 4, MEM:3205.8M, EPOCH TIME: 1755129397.188530
[08/13 16:56:37    230s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3205.8M, EPOCH TIME: 1755129397.189575
[08/13 16:56:37    230s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:3205.8M, EPOCH TIME: 1755129397.191408
[08/13 16:56:37    230s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3205.8M, EPOCH TIME: 1755129397.191439
[08/13 16:56:37    230s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3205.8M, EPOCH TIME: 1755129397.191853
[08/13 16:56:37    230s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.027, REAL:0.027, MEM:3205.8M, EPOCH TIME: 1755129397.194268
[08/13 16:56:37    230s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.027, REAL:0.027, MEM:3205.8M, EPOCH TIME: 1755129397.194286
[08/13 16:56:37    230s] TDRefine: refinePlace mode is spiral
[08/13 16:56:37    230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.3
[08/13 16:56:37    230s] OPERPROF: Starting RefinePlace at level 1, MEM:3205.8M, EPOCH TIME: 1755129397.194324
[08/13 16:56:37    230s] *** Starting place_detail (0:03:51 mem=3205.8M) ***
[08/13 16:56:37    230s] Total net bbox length = 4.556e+05 (2.047e+05 2.508e+05) (ext = 1.278e+05)
[08/13 16:56:37    230s] 
[08/13 16:56:37    230s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:37    230s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 16:56:37    230s] (I)      Default pattern map key = top_default.
[08/13 16:56:37    230s] (I)      Default pattern map key = top_default.
[08/13 16:56:37    230s] User Input Parameters:
[08/13 16:56:37    230s] - Congestion Driven    : Off
[08/13 16:56:37    230s] - Timing Driven        : Off
[08/13 16:56:37    230s] - Area-Violation Based : Off
[08/13 16:56:37    230s] - Start Rollback Level : -5
[08/13 16:56:37    230s] - Legalized            : On
[08/13 16:56:37    230s] - Window Based         : Off
[08/13 16:56:37    230s] - eDen incr mode       : Off
[08/13 16:56:37    230s] - Small incr mode      : On
[08/13 16:56:37    230s] 
[08/13 16:56:37    230s] 
[08/13 16:56:37    230s] Starting Small incrNP...
[08/13 16:56:37    230s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3205.8M, EPOCH TIME: 1755129397.222999
[08/13 16:56:37    230s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3205.8M, EPOCH TIME: 1755129397.226127
[08/13 16:56:37    230s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.005, REAL:0.005, MEM:3205.8M, EPOCH TIME: 1755129397.230728
[08/13 16:56:37    230s] default core: bins with density > 0.750 = 31.25 % ( 180 / 576 )
[08/13 16:56:37    230s] Density distribution unevenness ratio = 5.080%
[08/13 16:56:37    230s] Density distribution unevenness ratio (U70) = 5.080%
[08/13 16:56:37    230s] Density distribution unevenness ratio (U80) = 0.219%
[08/13 16:56:37    230s] Density distribution unevenness ratio (U90) = 0.000%
[08/13 16:56:37    230s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.008, REAL:0.008, MEM:3205.8M, EPOCH TIME: 1755129397.230798
[08/13 16:56:37    230s] cost 1.000000, thresh 1.000000
[08/13 16:56:37    230s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3205.8M)
[08/13 16:56:37    230s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/13 16:56:37    230s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3205.8M, EPOCH TIME: 1755129397.231408
[08/13 16:56:37    230s] Starting refinePlace ...
[08/13 16:56:37    230s] (I)      Default pattern map key = top_default.
[08/13 16:56:37    230s] One DDP V2 for no tweak run.
[08/13 16:56:37    230s] (I)      Default pattern map key = top_default.
[08/13 16:56:37    230s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3208.2M, EPOCH TIME: 1755129397.271471
[08/13 16:56:37    230s] DDP initSite1 nrRow 231 nrJob 231
[08/13 16:56:37    230s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3208.2M, EPOCH TIME: 1755129397.271520
[08/13 16:56:37    230s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3208.2M, EPOCH TIME: 1755129397.271711
[08/13 16:56:37    230s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3208.2M, EPOCH TIME: 1755129397.271729
[08/13 16:56:37    230s] DDP markSite nrRow 231 nrJob 231
[08/13 16:56:37    230s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3208.2M, EPOCH TIME: 1755129397.272271
[08/13 16:56:37    230s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3208.2M, EPOCH TIME: 1755129397.272286
[08/13 16:56:37    230s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/13 16:56:37    230s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3213.1M, EPOCH TIME: 1755129397.284613
[08/13 16:56:37    230s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3213.1M, EPOCH TIME: 1755129397.284646
[08/13 16:56:37    230s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.003, REAL:0.003, MEM:3213.1M, EPOCH TIME: 1755129397.288013
[08/13 16:56:37    230s] ** Cut row section cpu time 0:00:00.0.
[08/13 16:56:37    230s]  ** Cut row section real time 0:00:00.0.
[08/13 16:56:37    230s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.003, REAL:0.003, MEM:3213.1M, EPOCH TIME: 1755129397.288065
[08/13 16:56:37    231s]   Spread Effort: high, pre-route mode, useDDP on.
[08/13 16:56:37    231s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=3213.1MB) @(0:03:51 - 0:03:51).
[08/13 16:56:37    231s] Move report: preRPlace moves 318 insts, mean move: 0.52 um, max move: 2.54 um 
[08/13 16:56:37    231s] 	Max move on inst (FE_RC_119_0): (112.48, 182.28) --> (111.34, 180.88)
[08/13 16:56:37    231s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[08/13 16:56:37    231s] wireLenOptFixPriorityInst 0 inst fixed
[08/13 16:56:37    231s] 
[08/13 16:56:37    231s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 16:56:38    231s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 16:56:38    231s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 16:56:38    231s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 16:56:38    231s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 16:56:38    231s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 16:56:38    231s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=3197.1MB) @(0:03:51 - 0:03:52).
[08/13 16:56:38    231s] Move report: Detail placement moves 318 insts, mean move: 0.52 um, max move: 2.54 um 
[08/13 16:56:38    231s] 	Max move on inst (FE_RC_119_0): (112.48, 182.28) --> (111.34, 180.88)
[08/13 16:56:38    231s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3197.1MB
[08/13 16:56:38    231s] Statistics of distance of Instance movement in refine placement:
[08/13 16:56:38    231s]   maximum (X+Y) =         2.54 um
[08/13 16:56:38    231s]   inst (FE_RC_119_0) with max move: (112.48, 182.28) -> (111.34, 180.88)
[08/13 16:56:38    231s]   mean    (X+Y) =         0.52 um
[08/13 16:56:38    231s] Total instances moved : 318
[08/13 16:56:38    231s] Summary Report:
[08/13 16:56:38    231s] Instances move: 318 (out of 35108 movable)
[08/13 16:56:38    231s] Instances flipped: 0
[08/13 16:56:38    231s] Mean displacement: 0.52 um
[08/13 16:56:38    231s] Max displacement: 2.54 um (Instance: FE_RC_119_0) (112.48, 182.28) -> (111.34, 180.88)
[08/13 16:56:38    231s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[08/13 16:56:38    231s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.790, REAL:0.792, MEM:3197.1M, EPOCH TIME: 1755129398.023807
[08/13 16:56:38    231s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=3197.1MB) @(0:03:51 - 0:03:52).
[08/13 16:56:38    231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.3
[08/13 16:56:38    231s] OPERPROF: Finished RefinePlace at level 1, CPU:0.836, REAL:0.838, MEM:3197.1M, EPOCH TIME: 1755129398.031977
[08/13 16:56:38    231s] Total net bbox length = 4.557e+05 (2.048e+05 2.509e+05) (ext = 1.278e+05)
[08/13 16:56:38    231s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3197.1MB
[08/13 16:56:38    231s] *** Finished place_detail (0:03:52 mem=3197.1M) ***
[08/13 16:56:38    231s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3197.1M, EPOCH TIME: 1755129398.158050
[08/13 16:56:38    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35108).
[08/13 16:56:38    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:38    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:38    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:38    231s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.077, REAL:0.077, MEM:3190.1M, EPOCH TIME: 1755129398.235490
[08/13 16:56:38    231s] *** maximum move = 2.54 um ***
[08/13 16:56:38    231s] *** Finished re-routing un-routed nets (3190.1M) ***
[08/13 16:56:38    231s] OPERPROF: Starting DPlace-Init at level 1, MEM:3190.1M, EPOCH TIME: 1755129398.276130
[08/13 16:56:38    231s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3190.1M, EPOCH TIME: 1755129398.288269
[08/13 16:56:38    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:38    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:38    231s] 
[08/13 16:56:38    231s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:38    231s] OPERPROF:     Starting CMU at level 3, MEM:3190.1M, EPOCH TIME: 1755129398.295022
[08/13 16:56:38    231s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3190.1M, EPOCH TIME: 1755129398.295816
[08/13 16:56:38    231s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:3190.1M, EPOCH TIME: 1755129398.297576
[08/13 16:56:38    231s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3190.1M, EPOCH TIME: 1755129398.297607
[08/13 16:56:38    231s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3206.1M, EPOCH TIME: 1755129398.298128
[08/13 16:56:38    231s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.024, MEM:3206.1M, EPOCH TIME: 1755129398.300465
[08/13 16:56:38    231s] 
[08/13 16:56:38    231s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=3206.1M) ***
[08/13 16:56:38    231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3803398.1
[08/13 16:56:38    232s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.13
[08/13 16:56:38    232s] OptDebug: End of Setup Fixing:
[08/13 16:56:38    232s] +----------+-----+-----+
[08/13 16:56:38    232s] |Path Group|  WNS|  TNS|
[08/13 16:56:38    232s] +----------+-----+-----+
[08/13 16:56:38    232s] |default   |0.781|0.000|
[08/13 16:56:38    232s] |reg2reg   |0.012|0.000|
[08/13 16:56:38    232s] |HEPG      |0.012|0.000|
[08/13 16:56:38    232s] |All Paths |0.012|0.000|
[08/13 16:56:38    232s] +----------+-----+-----+
[08/13 16:56:38    232s] 
[08/13 16:56:38    232s] Bottom Preferred Layer:
[08/13 16:56:38    232s] +---------------+------------+----------+
[08/13 16:56:38    232s] |     Layer     |   OPT_LA   |   Rule   |
[08/13 16:56:38    232s] +---------------+------------+----------+
[08/13 16:56:38    232s] | metal4 (z=4)  |         22 | default  |
[08/13 16:56:38    232s] | metal7 (z=7)  |          2 | default  |
[08/13 16:56:38    232s] +---------------+------------+----------+
[08/13 16:56:38    232s] Via Pillar Rule:
[08/13 16:56:38    232s]     None
[08/13 16:56:38    232s] Finished writing unified metrics of routing constraints.
[08/13 16:56:38    232s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3803398.1
[08/13 16:56:38    232s] 
[08/13 16:56:38    232s] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.1 real=0:00:06.0 mem=3206.1M) ***
[08/13 16:56:38    232s] 
[08/13 16:56:38    232s] Total-nets :: 43190, Stn-nets :: 590, ratio :: 1.36606 %, Total-len 429830, Stn-len 7244.92
[08/13 16:56:38    232s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3187.0M, EPOCH TIME: 1755129398.607497
[08/13 16:56:38    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:38    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:38    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:38    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:38    232s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.073, REAL:0.074, MEM:3124.0M, EPOCH TIME: 1755129398.681473
[08/13 16:56:38    232s] TotalInstCnt at PhyDesignMc Destruction: 35108
[08/13 16:56:38    232s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.7
[08/13 16:56:38    232s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.9/0:00:07.0 (1.0), totSession cpu/real = 0:03:52.2/0:12:38.4 (0.3), mem = 3124.0M
[08/13 16:56:38    232s] 
[08/13 16:56:38    232s] =============================================================================================
[08/13 16:56:38    232s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.18-s099_1
[08/13 16:56:38    232s] =============================================================================================
[08/13 16:56:38    232s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 16:56:38    232s] ---------------------------------------------------------------------------------------------
[08/13 16:56:38    232s] [ SlackTraversorInit     ]      2   0:00:00.7  (  10.6 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 16:56:38    232s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    0.9
[08/13 16:56:38    232s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:56:38    232s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.1    1.0
[08/13 16:56:38    232s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[08/13 16:56:38    232s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 16:56:38    232s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:56:38    232s] [ TransformInit          ]      1   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 16:56:38    232s] [ OptimizationStep       ]      1   0:00:00.1  (   1.2 % )     0:00:03.2 /  0:00:03.1    1.0
[08/13 16:56:38    232s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.1 % )     0:00:03.1 /  0:00:03.1    1.0
[08/13 16:56:38    232s] [ OptGetWeight           ]     10   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    0.9
[08/13 16:56:38    232s] [ OptEval                ]     10   0:00:01.5  (  21.0 % )     0:00:01.5 /  0:00:01.5    1.0
[08/13 16:56:38    232s] [ OptCommit              ]     10   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.9
[08/13 16:56:38    232s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.4 % )     0:00:00.5 /  0:00:00.4    1.0
[08/13 16:56:38    232s] [ IncrDelayCalc          ]     56   0:00:00.4  (   6.2 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 16:56:38    232s] [ SetupOptGetWorkingSet  ]     30   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 16:56:38    232s] [ SetupOptGetActiveNode  ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:56:38    232s] [ SetupOptSlackGraph     ]     10   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.3
[08/13 16:56:38    232s] [ RefinePlace            ]      1   0:00:01.3  (  19.0 % )     0:00:01.3 /  0:00:01.3    1.0
[08/13 16:56:38    232s] [ TimingUpdate           ]      2   0:00:00.8  (  11.7 % )     0:00:00.8 /  0:00:00.8    1.0
[08/13 16:56:38    232s] [ IncrTimingUpdate       ]     14   0:00:00.7  (  10.3 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 16:56:38    232s] [ MISC                   ]          0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:56:38    232s] ---------------------------------------------------------------------------------------------
[08/13 16:56:38    232s]  WnsOpt #1 TOTAL                    0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:06.9    1.0
[08/13 16:56:38    232s] ---------------------------------------------------------------------------------------------
[08/13 16:56:38    232s] 
[08/13 16:56:38    232s] End: GigaOpt Optimization in WNS mode
[08/13 16:56:38    232s] *** Timing Is met
[08/13 16:56:38    232s] *** Check timing (0:00:00.0)
[08/13 16:56:38    232s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/13 16:56:38    232s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/13 16:56:38    232s] Info: 1 clock net  excluded from IPO operation.
[08/13 16:56:38    232s] ### Creating LA Mngr. totSessionCpu=0:03:52 mem=3124.0M
[08/13 16:56:38    232s] ### Creating LA Mngr, finished. totSessionCpu=0:03:52 mem=3124.0M
[08/13 16:56:38    232s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/13 16:56:38    232s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 16:56:38    232s] ### Creating PhyDesignMc. totSessionCpu=0:03:52 mem=3181.2M
[08/13 16:56:38    232s] OPERPROF: Starting DPlace-Init at level 1, MEM:3181.2M, EPOCH TIME: 1755129398.923991
[08/13 16:56:38    232s] Processing tracks to init pin-track alignment.
[08/13 16:56:38    232s] z: 2, totalTracks: 1
[08/13 16:56:38    232s] z: 4, totalTracks: 1
[08/13 16:56:38    232s] z: 6, totalTracks: 1
[08/13 16:56:38    232s] z: 8, totalTracks: 1
[08/13 16:56:38    232s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:56:38    232s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3181.2M, EPOCH TIME: 1755129398.938477
[08/13 16:56:38    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:38    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:38    232s] 
[08/13 16:56:38    232s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:38    232s] OPERPROF:     Starting CMU at level 3, MEM:3181.2M, EPOCH TIME: 1755129398.946912
[08/13 16:56:38    232s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3181.2M, EPOCH TIME: 1755129398.947908
[08/13 16:56:38    232s] 
[08/13 16:56:38    232s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 16:56:38    232s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3181.2M, EPOCH TIME: 1755129398.949766
[08/13 16:56:38    232s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3181.2M, EPOCH TIME: 1755129398.949797
[08/13 16:56:38    232s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3181.2M, EPOCH TIME: 1755129398.950156
[08/13 16:56:38    232s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3181.2MB).
[08/13 16:56:38    232s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:3181.2M, EPOCH TIME: 1755129398.952841
[08/13 16:56:39    232s] TotalInstCnt at PhyDesignMc Initialization: 35108
[08/13 16:56:39    232s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:53 mem=3181.2M
[08/13 16:56:39    232s] Begin: Area Reclaim Optimization
[08/13 16:56:39    232s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:52.6/0:12:38.8 (0.3), mem = 3181.2M
[08/13 16:56:39    232s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.8
[08/13 16:56:39    232s] ### Creating RouteCongInterface, started
[08/13 16:56:39    232s] 
[08/13 16:56:39    232s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 16:56:39    232s] 
[08/13 16:56:39    232s] #optDebug: {0, 1.000}
[08/13 16:56:39    232s] ### Creating RouteCongInterface, finished
[08/13 16:56:39    232s] {MG  {4 0 1 0.0684673}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 16:56:39    232s] ### Creating LA Mngr. totSessionCpu=0:03:53 mem=3181.2M
[08/13 16:56:39    232s] ### Creating LA Mngr, finished. totSessionCpu=0:03:53 mem=3181.2M
[08/13 16:56:39    232s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3181.2M, EPOCH TIME: 1755129399.231636
[08/13 16:56:39    232s] Found 0 hard placement blockage before merging.
[08/13 16:56:39    232s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3181.2M, EPOCH TIME: 1755129399.232018
[08/13 16:56:39    232s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.13
[08/13 16:56:39    232s] +---------+---------+--------+--------+------------+--------+
[08/13 16:56:39    232s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/13 16:56:39    232s] +---------+---------+--------+--------+------------+--------+
[08/13 16:56:39    232s] |   70.13%|        -|   0.000|   0.000|   0:00:00.0| 3181.2M|
[08/13 16:56:39    233s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[08/13 16:56:40    233s] |   70.13%|       14|   0.000|   0.000|   0:00:01.0| 3204.8M|
[08/13 16:56:41    234s] |   70.12%|       13|   0.000|   0.000|   0:00:01.0| 3204.8M|
[08/13 16:56:42    236s] |   70.03%|      154|   0.000|   0.000|   0:00:01.0| 3204.8M|
[08/13 16:56:42    236s] |   70.03%|        1|   0.000|   0.000|   0:00:00.0| 3204.8M|
[08/13 16:56:42    236s] |   70.03%|        1|   0.000|   0.000|   0:00:00.0| 3204.8M|
[08/13 16:56:43    236s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[08/13 16:56:43    236s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[08/13 16:56:43    236s] |   70.03%|        0|   0.000|   0.000|   0:00:01.0| 3204.8M|
[08/13 16:56:43    236s] |   70.03%|        0|   0.000|   0.000|   0:00:00.0| 3204.8M|
[08/13 16:56:43    236s] +---------+---------+--------+--------+------------+--------+
[08/13 16:56:43    236s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.03
[08/13 16:56:43    236s] 
[08/13 16:56:43    236s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 8 Resize = 156 **
[08/13 16:56:43    236s] --------------------------------------------------------------
[08/13 16:56:43    236s] |                                   | Total     | Sequential |
[08/13 16:56:43    236s] --------------------------------------------------------------
[08/13 16:56:43    236s] | Num insts resized                 |     155  |       8    |
[08/13 16:56:43    236s] | Num insts undone                  |       0  |       0    |
[08/13 16:56:43    236s] | Num insts Downsized               |     155  |       8    |
[08/13 16:56:43    236s] | Num insts Samesized               |       0  |       0    |
[08/13 16:56:43    236s] | Num insts Upsized                 |       0  |       0    |
[08/13 16:56:43    236s] | Num multiple commits+uncommits    |       1  |       -    |
[08/13 16:56:43    236s] --------------------------------------------------------------
[08/13 16:56:43    236s] Bottom Preferred Layer:
[08/13 16:56:43    236s] +---------------+------------+----------+
[08/13 16:56:43    236s] |     Layer     |   OPT_LA   |   Rule   |
[08/13 16:56:43    236s] +---------------+------------+----------+
[08/13 16:56:43    236s] | metal4 (z=4)  |         11 | default  |
[08/13 16:56:43    236s] +---------------+------------+----------+
[08/13 16:56:43    236s] Via Pillar Rule:
[08/13 16:56:43    236s]     None
[08/13 16:56:43    236s] Finished writing unified metrics of routing constraints.
[08/13 16:56:43    236s] 
[08/13 16:56:43    236s] Number of times islegalLocAvaiable called = 326 skipped = 0, called in commitmove = 156, skipped in commitmove = 0
[08/13 16:56:43    236s] End: Core Area Reclaim Optimization (cpu = 0:00:04.1) (real = 0:00:04.0) **
[08/13 16:56:43    236s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3204.8M, EPOCH TIME: 1755129403.219619
[08/13 16:56:43    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35095).
[08/13 16:56:43    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:43    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:43    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:43    236s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.077, REAL:0.077, MEM:3204.8M, EPOCH TIME: 1755129403.297072
[08/13 16:56:43    236s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3204.8M, EPOCH TIME: 1755129403.303817
[08/13 16:56:43    236s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3204.8M, EPOCH TIME: 1755129403.303868
[08/13 16:56:43    236s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3204.8M, EPOCH TIME: 1755129403.316816
[08/13 16:56:43    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:43    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:43    236s] 
[08/13 16:56:43    236s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:43    236s] OPERPROF:       Starting CMU at level 4, MEM:3204.8M, EPOCH TIME: 1755129403.324210
[08/13 16:56:43    236s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3204.8M, EPOCH TIME: 1755129403.325137
[08/13 16:56:43    236s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:3204.8M, EPOCH TIME: 1755129403.326892
[08/13 16:56:43    236s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3204.8M, EPOCH TIME: 1755129403.326922
[08/13 16:56:43    236s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3204.8M, EPOCH TIME: 1755129403.327288
[08/13 16:56:43    236s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3204.8M, EPOCH TIME: 1755129403.329715
[08/13 16:56:43    236s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3204.8M, EPOCH TIME: 1755129403.330098
[08/13 16:56:43    236s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.026, REAL:0.026, MEM:3204.8M, EPOCH TIME: 1755129403.330139
[08/13 16:56:43    236s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.026, REAL:0.026, MEM:3204.8M, EPOCH TIME: 1755129403.330153
[08/13 16:56:43    236s] TDRefine: refinePlace mode is spiral
[08/13 16:56:43    236s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.4
[08/13 16:56:43    236s] OPERPROF: Starting RefinePlace at level 1, MEM:3204.8M, EPOCH TIME: 1755129403.330190
[08/13 16:56:43    236s] *** Starting place_detail (0:03:57 mem=3204.8M) ***
[08/13 16:56:43    236s] Total net bbox length = 4.556e+05 (2.048e+05 2.508e+05) (ext = 1.278e+05)
[08/13 16:56:43    236s] 
[08/13 16:56:43    236s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:43    236s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 16:56:43    236s] (I)      Default pattern map key = top_default.
[08/13 16:56:43    236s] (I)      Default pattern map key = top_default.
[08/13 16:56:43    236s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3204.8M, EPOCH TIME: 1755129403.360617
[08/13 16:56:43    236s] Starting refinePlace ...
[08/13 16:56:43    236s] (I)      Default pattern map key = top_default.
[08/13 16:56:43    236s] One DDP V2 for no tweak run.
[08/13 16:56:43    236s] 
[08/13 16:56:43    236s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 16:56:43    237s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 16:56:43    237s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 16:56:43    237s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 16:56:43    237s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 16:56:43    237s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 16:56:43    237s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3188.8MB) @(0:03:57 - 0:03:57).
[08/13 16:56:43    237s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 16:56:43    237s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3188.8MB
[08/13 16:56:43    237s] Statistics of distance of Instance movement in refine placement:
[08/13 16:56:43    237s]   maximum (X+Y) =         0.00 um
[08/13 16:56:43    237s]   mean    (X+Y) =         0.00 um
[08/13 16:56:43    237s] Total instances moved : 0
[08/13 16:56:43    237s] Summary Report:
[08/13 16:56:43    237s] Instances move: 0 (out of 35095 movable)
[08/13 16:56:43    237s] Instances flipped: 0
[08/13 16:56:43    237s] Mean displacement: 0.00 um
[08/13 16:56:43    237s] Max displacement: 0.00 um 
[08/13 16:56:43    237s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.398, REAL:0.398, MEM:3188.8M, EPOCH TIME: 1755129403.758174
[08/13 16:56:43    237s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=3188.8MB) @(0:03:57 - 0:03:57).
[08/13 16:56:43    237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.4
[08/13 16:56:43    237s] OPERPROF: Finished RefinePlace at level 1, CPU:0.436, REAL:0.436, MEM:3188.8M, EPOCH TIME: 1755129403.765843
[08/13 16:56:43    237s] Total net bbox length = 4.556e+05 (2.048e+05 2.508e+05) (ext = 1.278e+05)
[08/13 16:56:43    237s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3188.8MB
[08/13 16:56:43    237s] *** Finished place_detail (0:03:57 mem=3188.8M) ***
[08/13 16:56:43    237s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3188.8M, EPOCH TIME: 1755129403.890238
[08/13 16:56:43    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35095).
[08/13 16:56:43    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:43    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:43    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:43    237s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.075, REAL:0.075, MEM:3188.8M, EPOCH TIME: 1755129403.965510
[08/13 16:56:43    237s] *** maximum move = 0.00 um ***
[08/13 16:56:43    237s] *** Finished re-routing un-routed nets (3188.8M) ***
[08/13 16:56:44    237s] OPERPROF: Starting DPlace-Init at level 1, MEM:3188.8M, EPOCH TIME: 1755129404.009805
[08/13 16:56:44    237s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3188.8M, EPOCH TIME: 1755129404.024492
[08/13 16:56:44    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:44    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:44    237s] 
[08/13 16:56:44    237s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:44    237s] OPERPROF:     Starting CMU at level 3, MEM:3188.8M, EPOCH TIME: 1755129404.032588
[08/13 16:56:44    237s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3188.8M, EPOCH TIME: 1755129404.033541
[08/13 16:56:44    237s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3188.8M, EPOCH TIME: 1755129404.035318
[08/13 16:56:44    237s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3188.8M, EPOCH TIME: 1755129404.035351
[08/13 16:56:44    237s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3204.8M, EPOCH TIME: 1755129404.035874
[08/13 16:56:44    237s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3204.8M, EPOCH TIME: 1755129404.038341
[08/13 16:56:44    237s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3204.8M, EPOCH TIME: 1755129404.038740
[08/13 16:56:44    237s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:3204.8M, EPOCH TIME: 1755129404.038782
[08/13 16:56:44    237s] Deleting 0 temporary hard placement blockage(s).
[08/13 16:56:44    237s] 
[08/13 16:56:44    237s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=3204.8M) ***
[08/13 16:56:44    237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.8
[08/13 16:56:44    237s] 
[08/13 16:56:44    237s] =============================================================================================
[08/13 16:56:44    237s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.18-s099_1
[08/13 16:56:44    237s] =============================================================================================
[08/13 16:56:44    237s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 16:56:44    237s] ---------------------------------------------------------------------------------------------
[08/13 16:56:44    237s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:56:44    237s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:56:44    237s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[08/13 16:56:44    237s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 16:56:44    237s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:56:44    237s] [ OptimizationStep       ]      1   0:00:00.5  (   9.3 % )     0:00:03.8 /  0:00:03.7    1.0
[08/13 16:56:44    237s] [ OptSingleIteration     ]      7   0:00:00.1  (   1.9 % )     0:00:03.3 /  0:00:03.2    1.0
[08/13 16:56:44    237s] [ OptGetWeight           ]    191   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:56:44    237s] [ OptEval                ]    191   0:00:01.5  (  29.6 % )     0:00:01.5 /  0:00:01.5    1.0
[08/13 16:56:44    237s] [ OptCommit              ]    191   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[08/13 16:56:44    237s] [ PostCommitDelayUpdate  ]    191   0:00:00.1  (   1.1 % )     0:00:00.8 /  0:00:00.8    1.0
[08/13 16:56:44    237s] [ IncrDelayCalc          ]    168   0:00:00.8  (  15.0 % )     0:00:00.8 /  0:00:00.7    1.0
[08/13 16:56:44    237s] [ RefinePlace            ]      1   0:00:00.9  (  18.0 % )     0:00:00.9 /  0:00:00.9    1.0
[08/13 16:56:44    237s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[08/13 16:56:44    237s] [ IncrTimingUpdate       ]     42   0:00:00.8  (  16.3 % )     0:00:00.8 /  0:00:00.8    1.0
[08/13 16:56:44    237s] [ MISC                   ]          0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 16:56:44    237s] ---------------------------------------------------------------------------------------------
[08/13 16:56:44    237s]  AreaOpt #2 TOTAL                   0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:05.1    1.0
[08/13 16:56:44    237s] ---------------------------------------------------------------------------------------------
[08/13 16:56:44    237s] 
[08/13 16:56:44    237s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:03:57.7/0:12:43.8 (0.3), mem = 3204.8M
[08/13 16:56:44    237s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3185.8M, EPOCH TIME: 1755129404.159198
[08/13 16:56:44    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:44    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:44    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:44    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:44    237s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.071, REAL:0.072, MEM:3122.8M, EPOCH TIME: 1755129404.231017
[08/13 16:56:44    237s] TotalInstCnt at PhyDesignMc Destruction: 35095
[08/13 16:56:44    237s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=3122.75M, totSessionCpu=0:03:58).
[08/13 16:56:44    237s] **INFO: Flow update: Design timing is met.
[08/13 16:56:44    237s] OPTC: user 20.0
[08/13 16:56:44    237s] Begin: GigaOpt postEco DRV Optimization
[08/13 16:56:44    237s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[08/13 16:56:44    237s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[08/13 16:56:44    237s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:57.9/0:12:44.1 (0.3), mem = 3122.8M
[08/13 16:56:44    237s] Info: 1 clock net  excluded from IPO operation.
[08/13 16:56:44    237s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.9
[08/13 16:56:44    237s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 16:56:44    237s] ### Creating PhyDesignMc. totSessionCpu=0:03:58 mem=3122.8M
[08/13 16:56:44    237s] OPERPROF: Starting DPlace-Init at level 1, MEM:3122.8M, EPOCH TIME: 1755129404.485798
[08/13 16:56:44    237s] Processing tracks to init pin-track alignment.
[08/13 16:56:44    237s] z: 2, totalTracks: 1
[08/13 16:56:44    237s] z: 4, totalTracks: 1
[08/13 16:56:44    237s] z: 6, totalTracks: 1
[08/13 16:56:44    237s] z: 8, totalTracks: 1
[08/13 16:56:44    237s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:56:44    238s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3122.8M, EPOCH TIME: 1755129404.500328
[08/13 16:56:44    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:44    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:44    238s] 
[08/13 16:56:44    238s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:44    238s] OPERPROF:     Starting CMU at level 3, MEM:3122.8M, EPOCH TIME: 1755129404.508305
[08/13 16:56:44    238s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3122.8M, EPOCH TIME: 1755129404.509298
[08/13 16:56:44    238s] 
[08/13 16:56:44    238s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 16:56:44    238s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3122.8M, EPOCH TIME: 1755129404.511210
[08/13 16:56:44    238s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3122.8M, EPOCH TIME: 1755129404.511241
[08/13 16:56:44    238s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3122.8M, EPOCH TIME: 1755129404.511607
[08/13 16:56:44    238s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3122.8MB).
[08/13 16:56:44    238s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3122.8M, EPOCH TIME: 1755129404.514187
[08/13 16:56:44    238s] TotalInstCnt at PhyDesignMc Initialization: 35095
[08/13 16:56:44    238s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:58 mem=3122.8M
[08/13 16:56:44    238s] ### Creating RouteCongInterface, started
[08/13 16:56:44    238s] 
[08/13 16:56:44    238s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/13 16:56:44    238s] 
[08/13 16:56:44    238s] #optDebug: {0, 1.000}
[08/13 16:56:44    238s] ### Creating RouteCongInterface, finished
[08/13 16:56:44    238s] {MG  {4 0 1 0.0684673}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 16:56:44    238s] ### Creating LA Mngr. totSessionCpu=0:03:58 mem=3122.8M
[08/13 16:56:44    238s] ### Creating LA Mngr, finished. totSessionCpu=0:03:58 mem=3122.8M
[08/13 16:56:45    238s] [GPS-DRV] Optimizer parameters ============================= 
[08/13 16:56:45    238s] [GPS-DRV] maxDensity (design): 0.95
[08/13 16:56:45    238s] [GPS-DRV] maxLocalDensity: 0.98
[08/13 16:56:45    238s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/13 16:56:45    238s] [GPS-DRV] All active and enabled setup views
[08/13 16:56:45    238s] [GPS-DRV]     nangate_view_setup
[08/13 16:56:45    238s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/13 16:56:45    238s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/13 16:56:45    238s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/13 16:56:45    238s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[08/13 16:56:45    238s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/13 16:56:45    238s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3180.0M, EPOCH TIME: 1755129405.249735
[08/13 16:56:45    238s] Found 0 hard placement blockage before merging.
[08/13 16:56:45    238s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3180.0M, EPOCH TIME: 1755129405.250105
[08/13 16:56:45    238s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 16:56:45    238s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/13 16:56:45    238s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 16:56:45    238s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/13 16:56:45    238s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 16:56:45    239s] Info: violation cost 55.536743 (cap = 0.478777, tran = 0.057961, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 16:56:45    239s] |     1|    14|    -0.00|    10|    10|    -0.01|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.03%|          |         |
[08/13 16:56:45    239s] Info: violation cost 55.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 16:56:45    239s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       7|       0|       5| 70.03%| 0:00:00.0|  3222.7M|
[08/13 16:56:45    239s] Info: violation cost 55.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 16:56:45    239s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.03%| 0:00:00.0|  3222.7M|
[08/13 16:56:45    239s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 16:56:45    239s] 
[08/13 16:56:45    239s] ###############################################################################
[08/13 16:56:45    239s] #
[08/13 16:56:45    239s] #  Large fanout net report:  
[08/13 16:56:45    239s] #     - there are 9 high fanout ( > 75) nets in the design. (excluding clock nets)
[08/13 16:56:45    239s] #     - current density: 70.03
[08/13 16:56:45    239s] #
[08/13 16:56:45    239s] #  List of high fanout nets:
[08/13 16:56:45    239s] #        Net(1):  rst_n: (fanouts = 4231)
[08/13 16:56:45    239s] #        Net(2):  preload_data[7]: (fanouts = 128)
[08/13 16:56:45    239s] #        Net(3):  preload_data[6]: (fanouts = 128)
[08/13 16:56:45    239s] #        Net(4):  preload_data[5]: (fanouts = 128)
[08/13 16:56:45    239s] #        Net(5):  preload_data[4]: (fanouts = 128)
[08/13 16:56:45    239s] #        Net(6):  preload_data[3]: (fanouts = 128)
[08/13 16:56:45    239s] #        Net(7):  preload_data[2]: (fanouts = 128)
[08/13 16:56:45    239s] #        Net(8):  preload_data[1]: (fanouts = 128)
[08/13 16:56:45    239s] #        Net(9):  preload_data[0]: (fanouts = 128)
[08/13 16:56:45    239s] #
[08/13 16:56:45    239s] ###############################################################################
[08/13 16:56:45    239s] Finished writing unified metrics of routing constraints.
[08/13 16:56:45    239s] Bottom Preferred Layer:
[08/13 16:56:45    239s] +---------------+------------+----------+
[08/13 16:56:45    239s] |     Layer     |   OPT_LA   |   Rule   |
[08/13 16:56:45    239s] +---------------+------------+----------+
[08/13 16:56:45    239s] | metal4 (z=4)  |         11 | default  |
[08/13 16:56:45    239s] +---------------+------------+----------+
[08/13 16:56:45    239s] Via Pillar Rule:
[08/13 16:56:45    239s]     None
[08/13 16:56:45    239s] 
[08/13 16:56:45    239s] 
[08/13 16:56:45    239s] =======================================================================
[08/13 16:56:45    239s]                 Reasons for remaining drv violations
[08/13 16:56:45    239s] =======================================================================
[08/13 16:56:45    239s] *info: Total 9 net(s) have violations which can't be fixed by DRV optimization.
[08/13 16:56:45    239s] 
[08/13 16:56:45    239s] MultiBuffering failure reasons
[08/13 16:56:45    239s] ------------------------------------------------
[08/13 16:56:45    239s] *info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/13 16:56:45    239s] 
[08/13 16:56:45    239s] 
[08/13 16:56:45    239s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=3222.7M) ***
[08/13 16:56:45    239s] 
[08/13 16:56:45    239s] Deleting 0 temporary hard placement blockage(s).
[08/13 16:56:45    239s] Total-nets :: 43184, Stn-nets :: 608, ratio :: 1.40793 %, Total-len 429654, Stn-len 9300.58
[08/13 16:56:45    239s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3203.6M, EPOCH TIME: 1755129405.937875
[08/13 16:56:45    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35102).
[08/13 16:56:45    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:46    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:46    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:46    239s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.065, REAL:0.065, MEM:3123.6M, EPOCH TIME: 1755129406.003228
[08/13 16:56:46    239s] TotalInstCnt at PhyDesignMc Destruction: 35102
[08/13 16:56:46    239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.9
[08/13 16:56:46    239s] 
[08/13 16:56:46    239s] =============================================================================================
[08/13 16:56:46    239s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.18-s099_1
[08/13 16:56:46    239s] =============================================================================================
[08/13 16:56:46    239s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 16:56:46    239s] ---------------------------------------------------------------------------------------------
[08/13 16:56:46    239s] [ SlackTraversorInit     ]      1   0:00:00.2  (  11.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:56:46    239s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:56:46    239s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.1 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 16:56:46    239s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[08/13 16:56:46    239s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 16:56:46    239s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:56:46    239s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 16:56:46    239s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:56:46    239s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:56:46    239s] [ OptEval                ]      2   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 16:56:46    239s] [ OptCommit              ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:56:46    239s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 16:56:46    239s] [ IncrDelayCalc          ]      7   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 16:56:46    239s] [ DrvFindVioNets         ]      3   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 16:56:46    239s] [ DrvComputeSummary      ]      3   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 16:56:46    239s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 16:56:46    239s] [ MISC                   ]          0:00:00.7  (  43.3 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 16:56:46    239s] ---------------------------------------------------------------------------------------------
[08/13 16:56:46    239s]  DrvOpt #3 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[08/13 16:56:46    239s] ---------------------------------------------------------------------------------------------
[08/13 16:56:46    239s] 
[08/13 16:56:46    239s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:03:59.5/0:12:45.7 (0.3), mem = 3123.6M
[08/13 16:56:46    239s] End: GigaOpt postEco DRV Optimization
[08/13 16:56:46    239s] **INFO: Flow update: Design timing is met.
[08/13 16:56:46    239s] Running refinePlace -preserveRouting true -hardFence false
[08/13 16:56:46    239s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3123.6M, EPOCH TIME: 1755129406.010526
[08/13 16:56:46    239s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3123.6M, EPOCH TIME: 1755129406.010571
[08/13 16:56:46    239s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3123.6M, EPOCH TIME: 1755129406.010597
[08/13 16:56:46    239s] Processing tracks to init pin-track alignment.
[08/13 16:56:46    239s] z: 2, totalTracks: 1
[08/13 16:56:46    239s] z: 4, totalTracks: 1
[08/13 16:56:46    239s] z: 6, totalTracks: 1
[08/13 16:56:46    239s] z: 8, totalTracks: 1
[08/13 16:56:46    239s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 16:56:46    239s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3123.6M, EPOCH TIME: 1755129406.022939
[08/13 16:56:46    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:46    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:46    239s] 
[08/13 16:56:46    239s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:46    239s] OPERPROF:         Starting CMU at level 5, MEM:3123.6M, EPOCH TIME: 1755129406.030007
[08/13 16:56:46    239s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:3123.6M, EPOCH TIME: 1755129406.030954
[08/13 16:56:46    239s] 
[08/13 16:56:46    239s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 16:56:46    239s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:3123.6M, EPOCH TIME: 1755129406.032849
[08/13 16:56:46    239s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3123.6M, EPOCH TIME: 1755129406.032880
[08/13 16:56:46    239s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3123.6M, EPOCH TIME: 1755129406.033343
[08/13 16:56:46    239s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3123.6MB).
[08/13 16:56:46    239s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.025, REAL:0.025, MEM:3123.6M, EPOCH TIME: 1755129406.035821
[08/13 16:56:46    239s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.025, REAL:0.025, MEM:3123.6M, EPOCH TIME: 1755129406.035845
[08/13 16:56:46    239s] TDRefine: refinePlace mode is spiral
[08/13 16:56:46    239s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.5
[08/13 16:56:46    239s] OPERPROF:   Starting RefinePlace at level 2, MEM:3123.6M, EPOCH TIME: 1755129406.035886
[08/13 16:56:46    239s] *** Starting place_detail (0:04:00 mem=3123.6M) ***
[08/13 16:56:46    239s] Total net bbox length = 4.556e+05 (2.048e+05 2.508e+05) (ext = 1.278e+05)
[08/13 16:56:46    239s] 
[08/13 16:56:46    239s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:46    239s] (I)      Default pattern map key = top_default.
[08/13 16:56:46    239s] (I)      Default pattern map key = top_default.
[08/13 16:56:46    239s] User Input Parameters:
[08/13 16:56:46    239s] - Congestion Driven    : Off
[08/13 16:56:46    239s] - Timing Driven        : Off
[08/13 16:56:46    239s] - Area-Violation Based : Off
[08/13 16:56:46    239s] - Start Rollback Level : -5
[08/13 16:56:46    239s] - Legalized            : On
[08/13 16:56:46    239s] - Window Based         : Off
[08/13 16:56:46    239s] - eDen incr mode       : Off
[08/13 16:56:46    239s] - Small incr mode      : On
[08/13 16:56:46    239s] 
[08/13 16:56:46    239s] 
[08/13 16:56:46    239s] Starting Small incrNP...
[08/13 16:56:46    239s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3123.6M, EPOCH TIME: 1755129406.063903
[08/13 16:56:46    239s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3123.6M, EPOCH TIME: 1755129406.066612
[08/13 16:56:46    239s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.004, REAL:0.004, MEM:3123.6M, EPOCH TIME: 1755129406.071036
[08/13 16:56:46    239s] default core: bins with density > 0.750 = 30.56 % ( 176 / 576 )
[08/13 16:56:46    239s] Density distribution unevenness ratio = 5.070%
[08/13 16:56:46    239s] Density distribution unevenness ratio (U70) = 5.070%
[08/13 16:56:46    239s] Density distribution unevenness ratio (U80) = 0.198%
[08/13 16:56:46    239s] Density distribution unevenness ratio (U90) = 0.000%
[08/13 16:56:46    239s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.007, REAL:0.007, MEM:3123.6M, EPOCH TIME: 1755129406.071100
[08/13 16:56:46    239s] cost 1.000000, thresh 1.000000
[08/13 16:56:46    239s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3123.6M)
[08/13 16:56:46    239s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/13 16:56:46    239s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3123.6M, EPOCH TIME: 1755129406.071623
[08/13 16:56:46    239s] Starting refinePlace ...
[08/13 16:56:46    239s] (I)      Default pattern map key = top_default.
[08/13 16:56:46    239s] One DDP V2 for no tweak run.
[08/13 16:56:46    239s] (I)      Default pattern map key = top_default.
[08/13 16:56:46    239s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3126.0M, EPOCH TIME: 1755129406.108352
[08/13 16:56:46    239s] DDP initSite1 nrRow 231 nrJob 231
[08/13 16:56:46    239s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3126.0M, EPOCH TIME: 1755129406.108399
[08/13 16:56:46    239s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3126.0M, EPOCH TIME: 1755129406.108597
[08/13 16:56:46    239s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3126.0M, EPOCH TIME: 1755129406.108613
[08/13 16:56:46    239s] DDP markSite nrRow 231 nrJob 231
[08/13 16:56:46    239s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.001, MEM:3126.0M, EPOCH TIME: 1755129406.109129
[08/13 16:56:46    239s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3126.0M, EPOCH TIME: 1755129406.109144
[08/13 16:56:46    239s]   Spread Effort: high, pre-route mode, useDDP on.
[08/13 16:56:46    239s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3130.8MB) @(0:04:00 - 0:04:00).
[08/13 16:56:46    239s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 16:56:46    239s] wireLenOptFixPriorityInst 0 inst fixed
[08/13 16:56:46    239s] 
[08/13 16:56:46    239s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 16:56:46    240s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 16:56:46    240s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 16:56:46    240s] Move report: legalization moves 10 insts, mean move: 1.10 um, max move: 2.92 um spiral
[08/13 16:56:46    240s] 	Max move on inst (FE_OFC509_n34775): (219.45, 315.28) --> (217.93, 316.68)
[08/13 16:56:46    240s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 16:56:46    240s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 16:56:46    240s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3098.8MB) @(0:04:00 - 0:04:00).
[08/13 16:56:46    240s] Move report: Detail placement moves 10 insts, mean move: 1.10 um, max move: 2.92 um 
[08/13 16:56:46    240s] 	Max move on inst (FE_OFC509_n34775): (219.45, 315.28) --> (217.93, 316.68)
[08/13 16:56:46    240s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3098.8MB
[08/13 16:56:46    240s] Statistics of distance of Instance movement in refine placement:
[08/13 16:56:46    240s]   maximum (X+Y) =         2.92 um
[08/13 16:56:46    240s]   inst (FE_OFC509_n34775) with max move: (219.45, 315.28) -> (217.93, 316.68)
[08/13 16:56:46    240s]   mean    (X+Y) =         1.10 um
[08/13 16:56:46    240s] Summary Report:
[08/13 16:56:46    240s] Instances move: 10 (out of 35102 movable)
[08/13 16:56:46    240s] Instances flipped: 0
[08/13 16:56:46    240s] Mean displacement: 1.10 um
[08/13 16:56:46    240s] Total instances moved : 10
[08/13 16:56:46    240s] Max displacement: 2.92 um (Instance: FE_OFC509_n34775) (219.45, 315.28) -> (217.93, 316.68)
[08/13 16:56:46    240s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[08/13 16:56:46    240s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.448, REAL:0.449, MEM:3098.8M, EPOCH TIME: 1755129406.520887
[08/13 16:56:46    240s] Total net bbox length = 4.556e+05 (2.048e+05 2.508e+05) (ext = 1.278e+05)
[08/13 16:56:46    240s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=3098.8MB) @(0:04:00 - 0:04:00).
[08/13 16:56:46    240s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.5
[08/13 16:56:46    240s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.493, REAL:0.494, MEM:3098.8M, EPOCH TIME: 1755129406.529637
[08/13 16:56:46    240s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3098.8M, EPOCH TIME: 1755129406.529659
[08/13 16:56:46    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35102).
[08/13 16:56:46    240s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3098.8MB
[08/13 16:56:46    240s] *** Finished place_detail (0:04:00 mem=3098.8M) ***
[08/13 16:56:46    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:46    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:46    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:46    240s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.085, REAL:0.086, MEM:3091.8M, EPOCH TIME: 1755129406.615162
[08/13 16:56:46    240s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.603, REAL:0.605, MEM:3091.8M, EPOCH TIME: 1755129406.615220
[08/13 16:56:46    240s] **INFO: Flow update: Design timing is met.
[08/13 16:56:46    240s] **INFO: Flow update: Design timing is met.
[08/13 16:56:46    240s] **INFO: Flow update: Design timing is met.
[08/13 16:56:46    240s] Register exp ratio and priority group on 11 nets on 43184 nets : 
[08/13 16:56:46    240s] z=4 : 11 nets
[08/13 16:56:46    240s] 
[08/13 16:56:46    240s] Active setup views:
[08/13 16:56:46    240s]  nangate_view_setup
[08/13 16:56:46    240s]   Dominating endpoints: 0
[08/13 16:56:46    240s]   Dominating TNS: -0.000
[08/13 16:56:46    240s] 
[08/13 16:56:47    240s] Extraction called for design 'top' of instances=35102 and nets=43186 using extraction engine 'pre_route' .
[08/13 16:56:47    240s] pre_route RC Extraction called for design top.
[08/13 16:56:47    240s] RC Extraction called in multi-corner(1) mode.
[08/13 16:56:47    240s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/13 16:56:47    240s] Type 'man IMPEXT-6197' for more detail.
[08/13 16:56:47    240s] RCMode: PreRoute
[08/13 16:56:47    240s]       RC Corner Indexes            0   
[08/13 16:56:47    240s] Capacitance Scaling Factor   : 1.00000 
[08/13 16:56:47    240s] Resistance Scaling Factor    : 1.00000 
[08/13 16:56:47    240s] Clock Cap. Scaling Factor    : 1.00000 
[08/13 16:56:47    240s] Clock Res. Scaling Factor    : 1.00000 
[08/13 16:56:47    240s] Shrink Factor                : 1.00000
[08/13 16:56:47    240s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/13 16:56:47    240s] RC Grid backup saved.
[08/13 16:56:47    240s] 
[08/13 16:56:47    240s] Trim Metal Layers:
[08/13 16:56:47    240s] LayerId::1 widthSet size::1
[08/13 16:56:47    240s] LayerId::2 widthSet size::1
[08/13 16:56:47    240s] LayerId::3 widthSet size::1
[08/13 16:56:47    240s] LayerId::4 widthSet size::1
[08/13 16:56:47    240s] LayerId::5 widthSet size::1
[08/13 16:56:47    240s] LayerId::6 widthSet size::1
[08/13 16:56:47    240s] LayerId::7 widthSet size::1
[08/13 16:56:47    240s] LayerId::8 widthSet size::1
[08/13 16:56:47    240s] LayerId::9 widthSet size::1
[08/13 16:56:47    240s] LayerId::10 widthSet size::1
[08/13 16:56:47    240s] eee: pegSigSF::1.070000
[08/13 16:56:47    240s] Skipped RC grid update for preRoute extraction.
[08/13 16:56:47    240s] Initializing multi-corner resistance tables ...
[08/13 16:56:47    240s] eee: l::1 avDens::0.093625 usedTrk::5617.510070 availTrk::60000.000000 sigTrk::5617.510070
[08/13 16:56:47    240s] eee: l::2 avDens::0.187151 usedTrk::7860.330885 availTrk::42000.000000 sigTrk::7860.330885
[08/13 16:56:47    240s] eee: l::3 avDens::0.212747 usedTrk::12169.115976 availTrk::57200.000000 sigTrk::12169.115976
[08/13 16:56:47    240s] eee: l::4 avDens::0.222942 usedTrk::6353.842962 availTrk::28500.000000 sigTrk::6353.842962
[08/13 16:56:47    240s] eee: l::5 avDens::0.062328 usedTrk::1670.387855 availTrk::26800.000000 sigTrk::1670.387855
[08/13 16:56:47    240s] eee: l::6 avDens::0.099779 usedTrk::2609.227857 availTrk::26150.000000 sigTrk::2609.227857
[08/13 16:56:47    240s] eee: l::7 avDens::0.018603 usedTrk::26.043571 availTrk::1400.000000 sigTrk::26.043571
[08/13 16:56:47    240s] eee: l::8 avDens::0.046956 usedTrk::56.347500 availTrk::1200.000000 sigTrk::56.347500
[08/13 16:56:47    240s] eee: l::9 avDens::0.243053 usedTrk::159.503323 availTrk::656.250000 sigTrk::159.503323
[08/13 16:56:47    240s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 16:56:47    240s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 16:56:47    240s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.264254 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.862600 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.367891 siPrev=0 viaL=0.000000 crit=0.019094 shortMod=0.095468 fMod=0.004773 
[08/13 16:56:47    240s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3152.469M)
[08/13 16:56:47    240s] Skewing Data Summary (End_of_FINAL)
[08/13 16:56:47    241s] --------------------------------------------------
[08/13 16:56:47    241s]  Total skewed count:0
[08/13 16:56:47    241s] --------------------------------------------------
[08/13 16:56:47    241s] Starting delay calculation for Setup views
[08/13 16:56:48    241s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 16:56:48    241s] #################################################################################
[08/13 16:56:48    241s] # Design Stage: PreRoute
[08/13 16:56:48    241s] # Design Name: top
[08/13 16:56:48    241s] # Design Mode: 45nm
[08/13 16:56:48    241s] # Analysis Mode: MMMC Non-OCV 
[08/13 16:56:48    241s] # Parasitics Mode: No SPEF/RCDB 
[08/13 16:56:48    241s] # Signoff Settings: SI Off 
[08/13 16:56:48    241s] #################################################################################
[08/13 16:56:48    242s] Calculate delays in BcWc mode...
[08/13 16:56:48    242s] Topological Sorting (REAL = 0:00:00.0, MEM = 3142.5M, InitMEM = 3142.5M)
[08/13 16:56:48    242s] Start delay calculation (fullDC) (1 T). (MEM=3142.47)
[08/13 16:56:48    242s] End AAE Lib Interpolated Model. (MEM=3153.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 16:56:52    245s] Total number of fetched objects 45066
[08/13 16:56:52    245s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 16:56:52    245s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 16:56:52    245s] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 3126.5M) ***
[08/13 16:56:52    245s] End delay calculation. (MEM=3126.51 CPU=0:00:03.0 REAL=0:00:03.0)
[08/13 16:56:52    245s] End delay calculation (fullDC). (MEM=3126.51 CPU=0:00:03.7 REAL=0:00:04.0)
[08/13 16:56:52    246s] *** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:04:06 mem=3126.5M)
[08/13 16:56:52    246s] OPTC: user 20.0
[08/13 16:56:52    246s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3126.51 MB )
[08/13 16:56:52    246s] (I)      ==================== Layers =====================
[08/13 16:56:52    246s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:52    246s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 16:56:52    246s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:52    246s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 16:56:52    246s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 16:56:52    246s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 16:56:52    246s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 16:56:52    246s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 16:56:52    246s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 16:56:52    246s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 16:56:52    246s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 16:56:52    246s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 16:56:52    246s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 16:56:52    246s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 16:56:52    246s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 16:56:52    246s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 16:56:52    246s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 16:56:52    246s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 16:56:52    246s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 16:56:52    246s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 16:56:52    246s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 16:56:52    246s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 16:56:52    246s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:52    246s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 16:56:52    246s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 16:56:52    246s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 16:56:52    246s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:52    246s] (I)      Started Import and model ( Curr Mem: 3126.51 MB )
[08/13 16:56:52    246s] (I)      Default pattern map key = top_default.
[08/13 16:56:52    246s] (I)      == Non-default Options ==
[08/13 16:56:52    246s] (I)      Build term to term wires                           : false
[08/13 16:56:52    246s] (I)      Maximum routing layer                              : 10
[08/13 16:56:52    246s] (I)      Number of threads                                  : 1
[08/13 16:56:52    246s] (I)      Method to set GCell size                           : row
[08/13 16:56:52    246s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 16:56:52    246s] (I)      Use row-based GCell size
[08/13 16:56:52    246s] (I)      Use row-based GCell align
[08/13 16:56:52    246s] (I)      layer 0 area = 0
[08/13 16:56:52    246s] (I)      layer 1 area = 0
[08/13 16:56:52    246s] (I)      layer 2 area = 0
[08/13 16:56:52    246s] (I)      layer 3 area = 0
[08/13 16:56:52    246s] (I)      layer 4 area = 0
[08/13 16:56:52    246s] (I)      layer 5 area = 0
[08/13 16:56:52    246s] (I)      layer 6 area = 0
[08/13 16:56:52    246s] (I)      layer 7 area = 0
[08/13 16:56:52    246s] (I)      layer 8 area = 0
[08/13 16:56:52    246s] (I)      layer 9 area = 0
[08/13 16:56:52    246s] (I)      GCell unit size   : 2800
[08/13 16:56:52    246s] (I)      GCell multiplier  : 1
[08/13 16:56:52    246s] (I)      GCell row height  : 2800
[08/13 16:56:52    246s] (I)      Actual row height : 2800
[08/13 16:56:52    246s] (I)      GCell align ref   : 20140 20160
[08/13 16:56:52    246s] [NR-eGR] Track table information for default rule: 
[08/13 16:56:52    246s] [NR-eGR] metal1 has single uniform track structure
[08/13 16:56:52    246s] [NR-eGR] metal2 has single uniform track structure
[08/13 16:56:52    246s] [NR-eGR] metal3 has single uniform track structure
[08/13 16:56:52    246s] [NR-eGR] metal4 has single uniform track structure
[08/13 16:56:52    246s] [NR-eGR] metal5 has single uniform track structure
[08/13 16:56:52    246s] [NR-eGR] metal6 has single uniform track structure
[08/13 16:56:52    246s] [NR-eGR] metal7 has single uniform track structure
[08/13 16:56:52    246s] [NR-eGR] metal8 has single uniform track structure
[08/13 16:56:52    246s] [NR-eGR] metal9 has single uniform track structure
[08/13 16:56:52    246s] [NR-eGR] metal10 has single uniform track structure
[08/13 16:56:52    246s] (I)      ============== Default via ===============
[08/13 16:56:52    246s] (I)      +---+------------------+-----------------+
[08/13 16:56:52    246s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 16:56:52    246s] (I)      +---+------------------+-----------------+
[08/13 16:56:52    246s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 16:56:52    246s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 16:56:52    246s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 16:56:52    246s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 16:56:52    246s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 16:56:52    246s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 16:56:52    246s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 16:56:52    246s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 16:56:52    246s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 16:56:52    246s] (I)      +---+------------------+-----------------+
[08/13 16:56:52    246s] [NR-eGR] Read 23728 PG shapes
[08/13 16:56:52    246s] [NR-eGR] Read 0 clock shapes
[08/13 16:56:52    246s] [NR-eGR] Read 0 other shapes
[08/13 16:56:52    246s] [NR-eGR] #Routing Blockages  : 0
[08/13 16:56:52    246s] [NR-eGR] #Instance Blockages : 0
[08/13 16:56:52    246s] [NR-eGR] #PG Blockages       : 23728
[08/13 16:56:52    246s] [NR-eGR] #Halo Blockages     : 0
[08/13 16:56:52    246s] [NR-eGR] #Boundary Blockages : 0
[08/13 16:56:52    246s] [NR-eGR] #Clock Blockages    : 0
[08/13 16:56:52    246s] [NR-eGR] #Other Blockages    : 0
[08/13 16:56:52    246s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 16:56:52    246s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 16:56:52    246s] [NR-eGR] Read 42962 nets ( ignored 0 )
[08/13 16:56:52    246s] (I)      early_global_route_priority property id does not exist.
[08/13 16:56:52    246s] (I)      Read Num Blocks=23728  Num Prerouted Wires=0  Num CS=0
[08/13 16:56:52    246s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 16:56:52    246s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 0
[08/13 16:56:52    246s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 16:56:52    246s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 0
[08/13 16:56:52    246s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 16:56:52    246s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 16:56:52    246s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 16:56:52    246s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 16:56:52    246s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 16:56:53    246s] (I)      Number of ignored nets                =      0
[08/13 16:56:53    246s] (I)      Number of connected nets              =      0
[08/13 16:56:53    246s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 16:56:53    246s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/13 16:56:53    246s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 16:56:53    246s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 16:56:53    246s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 16:56:53    246s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 16:56:53    246s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 16:56:53    246s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 16:56:53    246s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 16:56:53    246s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/13 16:56:53    246s] (I)      Ndr track 0 does not exist
[08/13 16:56:53    246s] (I)      ---------------------Grid Graph Info--------------------
[08/13 16:56:53    246s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 16:56:53    246s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 16:56:53    246s] (I)      Site width          :   380  (dbu)
[08/13 16:56:53    246s] (I)      Row height          :  2800  (dbu)
[08/13 16:56:53    246s] (I)      GCell row height    :  2800  (dbu)
[08/13 16:56:53    246s] (I)      GCell width         :  2800  (dbu)
[08/13 16:56:53    246s] (I)      GCell height        :  2800  (dbu)
[08/13 16:56:53    246s] (I)      Grid                :   248   246    10
[08/13 16:56:53    246s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 16:56:53    246s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 16:56:53    246s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 16:56:53    246s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 16:56:53    246s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 16:56:53    246s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 16:56:53    246s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 16:56:53    246s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 16:56:53    246s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 16:56:53    246s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 16:56:53    246s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 16:56:53    246s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 16:56:53    246s] (I)      --------------------------------------------------------
[08/13 16:56:53    246s] 
[08/13 16:56:53    246s] [NR-eGR] ============ Routing rule table ============
[08/13 16:56:53    246s] [NR-eGR] Rule id: 0  Nets: 42962
[08/13 16:56:53    246s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 16:56:53    246s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 16:56:53    246s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 16:56:53    246s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:56:53    246s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:56:53    246s] [NR-eGR] ========================================
[08/13 16:56:53    246s] [NR-eGR] 
[08/13 16:56:53    246s] (I)      =============== Blocked Tracks ===============
[08/13 16:56:53    246s] (I)      +-------+---------+----------+---------------+
[08/13 16:56:53    246s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 16:56:53    246s] (I)      +-------+---------+----------+---------------+
[08/13 16:56:53    246s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 16:56:53    246s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 16:56:53    246s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 16:56:53    246s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 16:56:53    246s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 16:56:53    246s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 16:56:53    246s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 16:56:53    246s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 16:56:53    246s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 16:56:53    246s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 16:56:53    246s] (I)      +-------+---------+----------+---------------+
[08/13 16:56:53    246s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 3126.51 MB )
[08/13 16:56:53    246s] (I)      Reset routing kernel
[08/13 16:56:53    246s] (I)      Started Global Routing ( Curr Mem: 3126.51 MB )
[08/13 16:56:53    246s] (I)      totalPins=143934  totalGlobalPin=136979 (95.17%)
[08/13 16:56:53    246s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 16:56:53    246s] (I)      
[08/13 16:56:53    246s] (I)      ============  Phase 1a Route ============
[08/13 16:56:53    246s] [NR-eGR] Layer group 1: route 42962 net(s) in layer range [2, 10]
[08/13 16:56:53    246s] (I)      Usage: 284257 = (133062 H, 151195 V) = (12.81% H, 13.01% V) = (1.863e+05um H, 2.117e+05um V)
[08/13 16:56:53    246s] (I)      
[08/13 16:56:53    246s] (I)      ============  Phase 1b Route ============
[08/13 16:56:53    246s] (I)      Usage: 284257 = (133062 H, 151195 V) = (12.81% H, 13.01% V) = (1.863e+05um H, 2.117e+05um V)
[08/13 16:56:53    246s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.979598e+05um
[08/13 16:56:53    246s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[08/13 16:56:53    246s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 16:56:53    246s] (I)      
[08/13 16:56:53    246s] (I)      ============  Phase 1c Route ============
[08/13 16:56:53    246s] (I)      Usage: 284257 = (133062 H, 151195 V) = (12.81% H, 13.01% V) = (1.863e+05um H, 2.117e+05um V)
[08/13 16:56:53    246s] (I)      
[08/13 16:56:53    246s] (I)      ============  Phase 1d Route ============
[08/13 16:56:53    246s] (I)      Usage: 284257 = (133062 H, 151195 V) = (12.81% H, 13.01% V) = (1.863e+05um H, 2.117e+05um V)
[08/13 16:56:53    246s] (I)      
[08/13 16:56:53    246s] (I)      ============  Phase 1e Route ============
[08/13 16:56:53    246s] (I)      Usage: 284257 = (133062 H, 151195 V) = (12.81% H, 13.01% V) = (1.863e+05um H, 2.117e+05um V)
[08/13 16:56:53    246s] (I)      
[08/13 16:56:53    246s] (I)      ============  Phase 1l Route ============
[08/13 16:56:53    246s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.979598e+05um
[08/13 16:56:53    246s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 16:56:53    246s] (I)      Layer  2:     438322    131479       110           0      447705    ( 0.00%) 
[08/13 16:56:53    246s] (I)      Layer  3:     600760    140535         1           0      607620    ( 0.00%) 
[08/13 16:56:53    246s] (I)      Layer  4:     296037     68950         9           0      303800    ( 0.00%) 
[08/13 16:56:53    246s] (I)      Layer  5:     296957     18545         0           0      303810    ( 0.00%) 
[08/13 16:56:53    246s] (I)      Layer  6:     293438     25764         0           0      303800    ( 0.00%) 
[08/13 16:56:53    246s] (I)      Layer  7:      94158       247         0        3768       97502    ( 3.72%) 
[08/13 16:56:53    246s] (I)      Layer  8:      90268       518         0        9277       91990    ( 9.16%) 
[08/13 16:56:53    246s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 16:56:53    246s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 16:56:53    246s] (I)      Total:       2197310    386038       120       41726     2231342    ( 1.84%) 
[08/13 16:56:53    246s] (I)      
[08/13 16:56:53    246s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 16:56:53    246s] [NR-eGR]                        OverCon           OverCon            
[08/13 16:56:53    246s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 16:56:53    246s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/13 16:56:53    246s] [NR-eGR] ---------------------------------------------------------------
[08/13 16:56:53    246s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:53    246s] [NR-eGR]  metal2 ( 2)        87( 0.14%)         2( 0.00%)   ( 0.15%) 
[08/13 16:56:53    246s] [NR-eGR]  metal3 ( 3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:53    246s] [NR-eGR]  metal4 ( 4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/13 16:56:53    246s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:53    246s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:53    246s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:53    246s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:53    246s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:53    246s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:53    246s] [NR-eGR] ---------------------------------------------------------------
[08/13 16:56:53    246s] [NR-eGR]        Total        97( 0.02%)         2( 0.00%)   ( 0.02%) 
[08/13 16:56:53    246s] [NR-eGR] 
[08/13 16:56:53    246s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 3134.51 MB )
[08/13 16:56:53    246s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 16:56:53    246s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 16:56:53    246s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.43 sec, Curr Mem: 3134.51 MB )
[08/13 16:56:53    246s] (I)      ===================================== Runtime Summary ======================================
[08/13 16:56:53    246s] (I)       Step                                         %       Start      Finish      Real       CPU 
[08/13 16:56:53    246s] (I)      --------------------------------------------------------------------------------------------
[08/13 16:56:53    246s] (I)       Early Global Route kernel              100.00%  160.11 sec  160.54 sec  0.43 sec  0.40 sec 
[08/13 16:56:53    246s] (I)       +-Import and model                      37.77%  160.11 sec  160.28 sec  0.16 sec  0.15 sec 
[08/13 16:56:53    246s] (I)       | +-Create place DB                     16.12%  160.11 sec  160.18 sec  0.07 sec  0.07 sec 
[08/13 16:56:53    246s] (I)       | | +-Import place data                 16.11%  160.11 sec  160.18 sec  0.07 sec  0.07 sec 
[08/13 16:56:53    246s] (I)       | | | +-Read instances and placement     3.79%  160.11 sec  160.13 sec  0.02 sec  0.02 sec 
[08/13 16:56:53    246s] (I)       | | | +-Read nets                       12.30%  160.13 sec  160.18 sec  0.05 sec  0.05 sec 
[08/13 16:56:53    246s] (I)       | +-Create route DB                     19.07%  160.18 sec  160.27 sec  0.08 sec  0.07 sec 
[08/13 16:56:53    246s] (I)       | | +-Import route data (1T)            19.02%  160.18 sec  160.27 sec  0.08 sec  0.07 sec 
[08/13 16:56:53    246s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.29%  160.20 sec  160.21 sec  0.01 sec  0.01 sec 
[08/13 16:56:53    246s] (I)       | | | | +-Read routing blockages         0.00%  160.20 sec  160.20 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | | | +-Read instance blockages        0.79%  160.20 sec  160.20 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | | | +-Read PG blockages              0.45%  160.20 sec  160.20 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | | | +-Read clock blockages           0.10%  160.20 sec  160.20 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | | | +-Read other blockages           0.10%  160.20 sec  160.20 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | | | +-Read halo blockages            0.08%  160.20 sec  160.20 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | | | +-Read boundary cut boxes        0.00%  160.20 sec  160.20 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | | +-Read blackboxes                  0.00%  160.21 sec  160.21 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | | +-Read prerouted                   5.24%  160.21 sec  160.23 sec  0.02 sec  0.02 sec 
[08/13 16:56:53    246s] (I)       | | | +-Read unlegalized nets            0.69%  160.23 sec  160.23 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | | +-Read nets                        1.68%  160.23 sec  160.24 sec  0.01 sec  0.01 sec 
[08/13 16:56:53    246s] (I)       | | | +-Set up via pillars               0.12%  160.24 sec  160.24 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | | +-Initialize 3D grid graph         0.29%  160.25 sec  160.25 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | | +-Model blockage capacity          3.33%  160.25 sec  160.26 sec  0.01 sec  0.01 sec 
[08/13 16:56:53    246s] (I)       | | | | +-Initialize 3D capacity         3.03%  160.25 sec  160.26 sec  0.01 sec  0.01 sec 
[08/13 16:56:53    246s] (I)       | +-Read aux data                        0.00%  160.27 sec  160.27 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | +-Others data preparation              0.52%  160.27 sec  160.27 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | +-Create route kernel                  1.42%  160.27 sec  160.27 sec  0.01 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       +-Global Routing                        59.23%  160.28 sec  160.53 sec  0.25 sec  0.24 sec 
[08/13 16:56:53    246s] (I)       | +-Initialization                       2.47%  160.28 sec  160.29 sec  0.01 sec  0.01 sec 
[08/13 16:56:53    246s] (I)       | +-Net group 1                         50.98%  160.29 sec  160.51 sec  0.22 sec  0.22 sec 
[08/13 16:56:53    246s] (I)       | | +-Generate topology                  6.22%  160.29 sec  160.31 sec  0.03 sec  0.03 sec 
[08/13 16:56:53    246s] (I)       | | +-Phase 1a                          13.88%  160.32 sec  160.38 sec  0.06 sec  0.06 sec 
[08/13 16:56:53    246s] (I)       | | | +-Pattern routing (1T)            11.32%  160.32 sec  160.37 sec  0.05 sec  0.05 sec 
[08/13 16:56:53    246s] (I)       | | | +-Add via demand to 2D             2.41%  160.37 sec  160.38 sec  0.01 sec  0.01 sec 
[08/13 16:56:53    246s] (I)       | | +-Phase 1b                           0.08%  160.38 sec  160.38 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | +-Phase 1c                           0.00%  160.38 sec  160.38 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | +-Phase 1d                           0.00%  160.38 sec  160.38 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | +-Phase 1e                           0.04%  160.38 sec  160.38 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | | +-Route legalization               0.00%  160.38 sec  160.38 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       | | +-Phase 1l                          29.39%  160.38 sec  160.51 sec  0.13 sec  0.13 sec 
[08/13 16:56:53    246s] (I)       | | | +-Layer assignment (1T)           28.80%  160.38 sec  160.51 sec  0.12 sec  0.12 sec 
[08/13 16:56:53    246s] (I)       | +-Clean cong LA                        0.00%  160.51 sec  160.51 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)       +-Export 3D cong map                     1.83%  160.53 sec  160.54 sec  0.01 sec  0.01 sec 
[08/13 16:56:53    246s] (I)       | +-Export 2D cong map                   0.16%  160.54 sec  160.54 sec  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)      ===================== Summary by functions =====================
[08/13 16:56:53    246s] (I)       Lv  Step                                 %      Real       CPU 
[08/13 16:56:53    246s] (I)      ----------------------------------------------------------------
[08/13 16:56:53    246s] (I)        0  Early Global Route kernel      100.00%  0.43 sec  0.40 sec 
[08/13 16:56:53    246s] (I)        1  Global Routing                  59.23%  0.25 sec  0.24 sec 
[08/13 16:56:53    246s] (I)        1  Import and model                37.77%  0.16 sec  0.15 sec 
[08/13 16:56:53    246s] (I)        1  Export 3D cong map               1.83%  0.01 sec  0.01 sec 
[08/13 16:56:53    246s] (I)        2  Net group 1                     50.98%  0.22 sec  0.22 sec 
[08/13 16:56:53    246s] (I)        2  Create route DB                 19.07%  0.08 sec  0.07 sec 
[08/13 16:56:53    246s] (I)        2  Create place DB                 16.12%  0.07 sec  0.07 sec 
[08/13 16:56:53    246s] (I)        2  Initialization                   2.47%  0.01 sec  0.01 sec 
[08/13 16:56:53    246s] (I)        2  Create route kernel              1.42%  0.01 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        2  Others data preparation          0.52%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        2  Export 2D cong map               0.16%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        3  Phase 1l                        29.39%  0.13 sec  0.13 sec 
[08/13 16:56:53    246s] (I)        3  Import route data (1T)          19.02%  0.08 sec  0.07 sec 
[08/13 16:56:53    246s] (I)        3  Import place data               16.11%  0.07 sec  0.07 sec 
[08/13 16:56:53    246s] (I)        3  Phase 1a                        13.88%  0.06 sec  0.06 sec 
[08/13 16:56:53    246s] (I)        3  Generate topology                6.22%  0.03 sec  0.03 sec 
[08/13 16:56:53    246s] (I)        3  Phase 1b                         0.08%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        4  Layer assignment (1T)           28.80%  0.12 sec  0.12 sec 
[08/13 16:56:53    246s] (I)        4  Read nets                       13.98%  0.06 sec  0.06 sec 
[08/13 16:56:53    246s] (I)        4  Pattern routing (1T)            11.32%  0.05 sec  0.05 sec 
[08/13 16:56:53    246s] (I)        4  Read prerouted                   5.24%  0.02 sec  0.02 sec 
[08/13 16:56:53    246s] (I)        4  Read instances and placement     3.79%  0.02 sec  0.02 sec 
[08/13 16:56:53    246s] (I)        4  Model blockage capacity          3.33%  0.01 sec  0.01 sec 
[08/13 16:56:53    246s] (I)        4  Add via demand to 2D             2.41%  0.01 sec  0.01 sec 
[08/13 16:56:53    246s] (I)        4  Read blockages ( Layer 2-10 )    2.29%  0.01 sec  0.01 sec 
[08/13 16:56:53    246s] (I)        4  Read unlegalized nets            0.69%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        4  Initialize 3D grid graph         0.29%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        4  Set up via pillars               0.12%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        5  Initialize 3D capacity           3.03%  0.01 sec  0.01 sec 
[08/13 16:56:53    246s] (I)        5  Read instance blockages          0.79%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        5  Read PG blockages                0.45%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        5  Read clock blockages             0.10%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        5  Read other blockages             0.10%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        5  Read halo blockages              0.08%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/13 16:56:53    246s] OPERPROF: Starting HotSpotCal at level 1, MEM:3134.5M, EPOCH TIME: 1755129413.280617
[08/13 16:56:53    246s] [hotspot] +------------+---------------+---------------+
[08/13 16:56:53    246s] [hotspot] |            |   max hotspot | total hotspot |
[08/13 16:56:53    246s] [hotspot] +------------+---------------+---------------+
[08/13 16:56:53    246s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 16:56:53    246s] [hotspot] | normalized |          0.00 |          0.00 |
[08/13 16:56:53    246s] [hotspot] +------------+---------------+---------------+
[08/13 16:56:53    246s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/13 16:56:53    246s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3150.5M, EPOCH TIME: 1755129413.285015
[08/13 16:56:53    246s] [hotspot] Hotspot report including placement blocked areas
[08/13 16:56:53    246s] OPERPROF: Starting HotSpotCal at level 1, MEM:3150.5M, EPOCH TIME: 1755129413.285107
[08/13 16:56:53    246s] [hotspot] +------------+---------------+---------------+
[08/13 16:56:53    246s] [hotspot] |            |   max hotspot | total hotspot |
[08/13 16:56:53    246s] [hotspot] +------------+---------------+---------------+
[08/13 16:56:53    246s] [hotspot] | normalized |          0.00 |          0.00 |
[08/13 16:56:53    246s] [hotspot] +------------+---------------+---------------+
[08/13 16:56:53    246s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 16:56:53    246s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/13 16:56:53    246s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:3150.5M, EPOCH TIME: 1755129413.288481
[08/13 16:56:53    246s] Reported timing to dir ./timingReports
[08/13 16:56:53    246s] **opt_design ... cpu = 0:01:49, real = 0:01:50, mem = 2270.7M, totSessionCpu=0:04:07 **
[08/13 16:56:53    246s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3104.5M, EPOCH TIME: 1755129413.308228
[08/13 16:56:53    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:53    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:53    246s] 
[08/13 16:56:53    246s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:53    246s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3104.5M, EPOCH TIME: 1755129413.317663
[08/13 16:56:53    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:53    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:54    247s] 
[08/13 16:56:54    247s] ------------------------------------------------------------------
[08/13 16:56:54    247s]      opt_design Final Summary
[08/13 16:56:54    247s] ------------------------------------------------------------------
[08/13 16:56:54    247s] 
[08/13 16:56:54    247s] Setup views included:
[08/13 16:56:54    247s]  nangate_view_setup 
[08/13 16:56:54    247s] 
[08/13 16:56:54    247s] +--------------------+---------+---------+---------+
[08/13 16:56:54    247s] |     Setup mode     |   all   | reg2reg | default |
[08/13 16:56:54    247s] +--------------------+---------+---------+---------+
[08/13 16:56:54    247s] |           WNS (ns):|  0.003  |  0.003  |  0.777  |
[08/13 16:56:54    247s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/13 16:56:54    247s] |    Violating Paths:|    0    |    0    |    0    |
[08/13 16:56:54    247s] |          All Paths:|  8592   |  4233   |  5517   |
[08/13 16:56:54    247s] +--------------------+---------+---------+---------+
[08/13 16:56:54    247s] 
[08/13 16:56:54    247s] +----------------+-------------------------------+------------------+
[08/13 16:56:54    247s] |                |              Real             |       Total      |
[08/13 16:56:54    247s] |    DRVs        +------------------+------------+------------------|
[08/13 16:56:54    247s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/13 16:56:54    247s] +----------------+------------------+------------+------------------+
[08/13 16:56:54    247s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/13 16:56:54    247s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/13 16:56:54    247s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/13 16:56:54    247s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/13 16:56:54    247s] +----------------+------------------+------------+------------------+
[08/13 16:56:54    247s] 
[08/13 16:56:55    247s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3104.7M, EPOCH TIME: 1755129415.007453
[08/13 16:56:55    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    247s] 
[08/13 16:56:55    247s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:55    247s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3104.7M, EPOCH TIME: 1755129415.017689
[08/13 16:56:55    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    247s] 
[08/13 16:56:55    247s] Density: 70.035%
[08/13 16:56:55    247s] Routing Overflow: 0.00% H and 0.00% V
[08/13 16:56:55    247s] ------------------------------------------------------------------
[08/13 16:56:55    247s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3104.7M, EPOCH TIME: 1755129415.039267
[08/13 16:56:55    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    247s] 
[08/13 16:56:55    247s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:55    247s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:3104.7M, EPOCH TIME: 1755129415.046825
[08/13 16:56:55    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    247s] **opt_design ... cpu = 0:01:50, real = 0:01:52, mem = 2274.2M, totSessionCpu=0:04:08 **
[08/13 16:56:55    247s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[08/13 16:56:55    247s] Type 'man IMPOPT-3195' for more detail.
[08/13 16:56:55    247s] *** Finished opt_design ***
[08/13 16:56:55    247s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 16:56:55    247s] UM:*                                       0.000 ns          0.003 ns  final
[08/13 16:56:55    247s] UM: Running design category ...
[08/13 16:56:55    247s] All LLGs are deleted
[08/13 16:56:55    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    247s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3104.7M, EPOCH TIME: 1755129415.099656
[08/13 16:56:55    247s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3104.7M, EPOCH TIME: 1755129415.099721
[08/13 16:56:55    247s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3104.7M, EPOCH TIME: 1755129415.100164
[08/13 16:56:55    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    247s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3104.7M, EPOCH TIME: 1755129415.100709
[08/13 16:56:55    247s] Max number of tech site patterns supported in site array is 256.
[08/13 16:56:55    247s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 16:56:55    247s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3104.7M, EPOCH TIME: 1755129415.103454
[08/13 16:56:55    247s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 16:56:55    247s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 16:56:55    247s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:3104.7M, EPOCH TIME: 1755129415.108841
[08/13 16:56:55    247s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 16:56:55    247s] SiteArray: use 2,072,576 bytes
[08/13 16:56:55    247s] SiteArray: current memory after site array memory allocation 3104.7M
[08/13 16:56:55    247s] SiteArray: FP blocked sites are writable
[08/13 16:56:55    247s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3104.7M, EPOCH TIME: 1755129415.112750
[08/13 16:56:55    247s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.006, REAL:0.006, MEM:3104.7M, EPOCH TIME: 1755129415.118383
[08/13 16:56:55    247s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 16:56:55    247s] Atter site array init, number of instance map data is 0.
[08/13 16:56:55    247s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:3104.7M, EPOCH TIME: 1755129415.121286
[08/13 16:56:55    247s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:3104.7M, EPOCH TIME: 1755129415.122294
[08/13 16:56:55    247s] All LLGs are deleted
[08/13 16:56:55    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    247s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3104.7M, EPOCH TIME: 1755129415.129475
[08/13 16:56:55    247s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3104.7M, EPOCH TIME: 1755129415.129512
[08/13 16:56:55    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    248s] ------------------------------------------------------------
[08/13 16:56:55    248s] 	Current design flip-flop statistics
[08/13 16:56:55    248s] 
[08/13 16:56:55    248s] Single-Bit FF Count          :         4231
[08/13 16:56:55    248s] Multi-Bit FF Count           :            0
[08/13 16:56:55    248s] Total Bit Count              :         4231
[08/13 16:56:55    248s] Total FF Count               :         4231
[08/13 16:56:55    248s] Bits Per Flop                :        1.000
[08/13 16:56:55    248s] Total Clock Pin Cap(FF)      :     3787.013
[08/13 16:56:55    248s] Multibit Conversion Ratio(%) :         0.00
[08/13 16:56:55    248s] ------------------------------------------------------------
[08/13 16:56:55    248s] ------------------------------------------------------------
[08/13 16:56:55    248s]             Multi-bit cell usage statistics
[08/13 16:56:55    248s] 
[08/13 16:56:55    248s] ------------------------------------------------------------
[08/13 16:56:55    248s] ============================================================
[08/13 16:56:55    248s] Sequential Multibit cells usage statistics
[08/13 16:56:55    248s] ------------------------------------------------------------
[08/13 16:56:55    248s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/13 16:56:55    248s] ------------------------------------------------------------
[08/13 16:56:55    248s] -FlipFlops             4231                    0        0.00                    1.00
[08/13 16:56:55    248s] ------------------------------------------------------------
[08/13 16:56:55    248s] 
[08/13 16:56:55    248s] ------------------------------------------------------------
[08/13 16:56:55    248s] Seq_Mbit libcell              Bitwidth        Count
[08/13 16:56:55    248s] ------------------------------------------------------------
[08/13 16:56:55    248s] Total 0
[08/13 16:56:55    248s] ============================================================
[08/13 16:56:55    248s] ------------------------------------------------------------
[08/13 16:56:55    248s] Category            Num of Insts Rejected     Reasons
[08/13 16:56:55    248s] ------------------------------------------------------------
[08/13 16:56:55    248s] ------------------------------------------------------------
[08/13 16:56:55    248s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 16:56:55    248s] UM:         110.19            112          0.000 ns          0.003 ns  opt_design_prects
[08/13 16:56:55    248s] 
[08/13 16:56:55    248s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:59 real=  0:02:00)
[08/13 16:56:55    248s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.9)
[08/13 16:56:55    248s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:14.9 real=0:00:15.0)
[08/13 16:56:55    248s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:11.6 real=0:00:11.6)
[08/13 16:56:55    248s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:43.4 real=0:00:44.0)
[08/13 16:56:55    248s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:07.0 real=0:00:07.0)
[08/13 16:56:55    248s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[08/13 16:56:55    248s] Deleting Lib Analyzer.
[08/13 16:56:55    248s] clean pInstBBox. size 0
[08/13 16:56:55    248s] All LLGs are deleted
[08/13 16:56:55    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:55    248s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3104.7M, EPOCH TIME: 1755129415.810423
[08/13 16:56:55    248s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3104.7M, EPOCH TIME: 1755129415.810473
[08/13 16:56:55    248s] 
[08/13 16:56:55    248s] TimeStamp Deleting Cell Server Begin ...
[08/13 16:56:55    248s] 
[08/13 16:56:55    248s] TimeStamp Deleting Cell Server End ...
[08/13 16:56:55    248s] Disable CTE adjustment.
[08/13 16:56:55    248s] Info: pop threads available for lower-level modules during optimization.
[08/13 16:56:55    248s] #optDebug: fT-D <X 1 0 0 0>
[08/13 16:56:55    248s] #optDebug: fT-D <X 1 0 0 0>
[08/13 16:56:55    248s] VSMManager cleared!
[08/13 16:56:55    248s] **place_opt_design ... cpu = 0:03:17, real = 0:03:21, mem = 3015.7M **
[08/13 16:56:55    248s] *** Finished GigaPlace ***
[08/13 16:56:55    248s] 
[08/13 16:56:55    248s] *** Summary of all messages that are not suppressed in this session:
[08/13 16:56:55    248s] Severity  ID               Count  Summary                                  
[08/13 16:56:55    248s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[08/13 16:56:55    248s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[08/13 16:56:55    248s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[08/13 16:56:55    248s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/13 16:56:55    248s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[08/13 16:56:55    248s] WARNING   IMPOPT-665         275  %s : Net has unplaced terms or is connec...
[08/13 16:56:55    248s] *** Message Summary: 292 warning(s), 0 error(s)
[08/13 16:56:55    248s] 
[08/13 16:56:55    248s] *** place_opt_design #1 [finish] : cpu/real = 0:03:17.4/0:03:21.7 (1.0), totSession cpu/real = 0:04:08.5/0:12:55.5 (0.3), mem = 3015.7M
[08/13 16:56:55    248s] 
[08/13 16:56:55    248s] =============================================================================================
[08/13 16:56:55    248s]  Final TAT Report : place_opt_design #1                                         21.18-s099_1
[08/13 16:56:55    248s] =============================================================================================
[08/13 16:56:55    248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 16:56:55    248s] ---------------------------------------------------------------------------------------------
[08/13 16:56:55    248s] [ InitOpt                ]      1   0:00:00.8  (   0.4 % )     0:00:07.7 /  0:00:07.7    1.0
[08/13 16:56:55    248s] [ WnsOpt                 ]      1   0:00:04.8  (   2.4 % )     0:00:07.0 /  0:00:06.9    1.0
[08/13 16:56:55    248s] [ GlobalOpt              ]      1   0:00:14.9  (   7.4 % )     0:00:14.9 /  0:00:14.8    1.0
[08/13 16:56:55    248s] [ DrvOpt                 ]      3   0:00:07.3  (   3.6 % )     0:00:07.3 /  0:00:07.3    1.0
[08/13 16:56:55    248s] [ SimplifyNetlist        ]      1   0:00:00.8  (   0.4 % )     0:00:00.9 /  0:00:00.8    1.0
[08/13 16:56:55    248s] [ SkewPreCTSReport       ]      1   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[08/13 16:56:55    248s] [ AreaOpt                ]      2   0:00:10.1  (   5.0 % )     0:00:11.1 /  0:00:11.0    1.0
[08/13 16:56:55    248s] [ ViewPruning            ]      8   0:00:00.4  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[08/13 16:56:55    248s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.1 % )     0:00:07.5 /  0:00:06.6    0.9
[08/13 16:56:55    248s] [ DrvReport              ]      2   0:00:01.8  (   0.9 % )     0:00:01.8 /  0:00:00.9    0.5
[08/13 16:56:55    248s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:56:55    248s] [ SlackTraversorInit     ]      5   0:00:01.3  (   0.6 % )     0:00:01.3 /  0:00:01.3    1.0
[08/13 16:56:55    248s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:56:55    248s] [ PlacerInterfaceInit    ]      2   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 16:56:55    248s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 16:56:55    248s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:56:55    248s] [ GlobalPlace            ]      1   0:01:28.9  (  44.1 % )     0:01:29.7 /  0:01:27.0    1.0
[08/13 16:56:55    248s] [ IncrReplace            ]      1   0:00:43.0  (  21.3 % )     0:00:49.2 /  0:00:48.6    1.0
[08/13 16:56:55    248s] [ RefinePlace            ]      3   0:00:02.8  (   1.4 % )     0:00:02.9 /  0:00:02.9    1.0
[08/13 16:56:55    248s] [ EarlyGlobalRoute       ]      2   0:00:01.4  (   0.7 % )     0:00:01.4 /  0:00:01.4    1.0
[08/13 16:56:55    248s] [ ExtractRC              ]      3   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[08/13 16:56:55    248s] [ TimingUpdate           ]     33   0:00:04.4  (   2.2 % )     0:00:13.3 /  0:00:13.3    1.0
[08/13 16:56:55    248s] [ FullDelayCalc          ]      3   0:00:13.5  (   6.7 % )     0:00:13.5 /  0:00:13.5    1.0
[08/13 16:56:55    248s] [ TimingReport           ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 16:56:55    248s] [ GenerateReports        ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 16:56:55    248s] [ MISC                   ]          0:00:02.8  (   1.4 % )     0:00:02.8 /  0:00:02.8    1.0
[08/13 16:56:55    248s] ---------------------------------------------------------------------------------------------
[08/13 16:56:55    248s]  place_opt_design #1 TOTAL          0:03:21.7  ( 100.0 % )     0:03:21.7 /  0:03:17.4    1.0
[08/13 16:56:55    248s] ---------------------------------------------------------------------------------------------
[08/13 16:56:55    248s] 
[08/13 16:56:55    248s] @@file 2: set_db route_early_global_bottom_routing_layer 2 ;
[08/13 16:56:55    248s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/13 16:56:55    248s] @@file 2: set_db route_early_global_top_routing_layer 10 ;
[08/13 16:56:55    248s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/13 16:56:55    248s] @@file 2: set_db route_early_global_honor_power_domain false ;
[08/13 16:56:55    248s] @@file 2: set_db route_early_global_honor_partition_pin_guide true
[08/13 16:56:55    248s] @@file 3: route_early_global 
[08/13 16:56:55    248s] #% Begin route_early_global (date=08/13 16:56:55, mem=2178.4M)
[08/13 16:56:55    248s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3015.70 MB )
[08/13 16:56:55    248s] (I)      ==================== Layers =====================
[08/13 16:56:55    248s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:55    248s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 16:56:55    248s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:55    248s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 16:56:55    248s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 16:56:55    248s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 16:56:55    248s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 16:56:55    248s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 16:56:55    248s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 16:56:55    248s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 16:56:55    248s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 16:56:55    248s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 16:56:55    248s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 16:56:55    248s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 16:56:55    248s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 16:56:55    248s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 16:56:55    248s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 16:56:55    248s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 16:56:55    248s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 16:56:55    248s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 16:56:55    248s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 16:56:55    248s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 16:56:55    248s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:55    248s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 16:56:55    248s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 16:56:55    248s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 16:56:55    248s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 16:56:55    248s] (I)      Started Import and model ( Curr Mem: 3015.70 MB )
[08/13 16:56:55    248s] (I)      Default pattern map key = top_default.
[08/13 16:56:55    248s] (I)      == Non-default Options ==
[08/13 16:56:55    248s] (I)      Maximum routing layer                              : 10
[08/13 16:56:55    248s] (I)      Number of threads                                  : 1
[08/13 16:56:55    248s] (I)      Method to set GCell size                           : row
[08/13 16:56:55    248s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 16:56:55    248s] (I)      Use row-based GCell size
[08/13 16:56:55    248s] (I)      Use row-based GCell align
[08/13 16:56:55    248s] (I)      layer 0 area = 0
[08/13 16:56:55    248s] (I)      layer 1 area = 0
[08/13 16:56:55    248s] (I)      layer 2 area = 0
[08/13 16:56:55    248s] (I)      layer 3 area = 0
[08/13 16:56:55    248s] (I)      layer 4 area = 0
[08/13 16:56:55    248s] (I)      layer 5 area = 0
[08/13 16:56:55    248s] (I)      layer 6 area = 0
[08/13 16:56:55    248s] (I)      layer 7 area = 0
[08/13 16:56:55    248s] (I)      layer 8 area = 0
[08/13 16:56:55    248s] (I)      layer 9 area = 0
[08/13 16:56:55    248s] (I)      GCell unit size   : 2800
[08/13 16:56:55    248s] (I)      GCell multiplier  : 1
[08/13 16:56:55    248s] (I)      GCell row height  : 2800
[08/13 16:56:55    248s] (I)      Actual row height : 2800
[08/13 16:56:55    248s] (I)      GCell align ref   : 20140 20160
[08/13 16:56:55    248s] [NR-eGR] Track table information for default rule: 
[08/13 16:56:55    248s] [NR-eGR] metal1 has single uniform track structure
[08/13 16:56:55    248s] [NR-eGR] metal2 has single uniform track structure
[08/13 16:56:55    248s] [NR-eGR] metal3 has single uniform track structure
[08/13 16:56:55    248s] [NR-eGR] metal4 has single uniform track structure
[08/13 16:56:55    248s] [NR-eGR] metal5 has single uniform track structure
[08/13 16:56:55    248s] [NR-eGR] metal6 has single uniform track structure
[08/13 16:56:55    248s] [NR-eGR] metal7 has single uniform track structure
[08/13 16:56:55    248s] [NR-eGR] metal8 has single uniform track structure
[08/13 16:56:55    248s] [NR-eGR] metal9 has single uniform track structure
[08/13 16:56:55    248s] [NR-eGR] metal10 has single uniform track structure
[08/13 16:56:55    248s] (I)      ============== Default via ===============
[08/13 16:56:55    248s] (I)      +---+------------------+-----------------+
[08/13 16:56:55    248s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 16:56:55    248s] (I)      +---+------------------+-----------------+
[08/13 16:56:55    248s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 16:56:55    248s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 16:56:55    248s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 16:56:55    248s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 16:56:55    248s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 16:56:55    248s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 16:56:55    248s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 16:56:55    248s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 16:56:55    248s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 16:56:55    248s] (I)      +---+------------------+-----------------+
[08/13 16:56:55    248s] [NR-eGR] Read 23728 PG shapes
[08/13 16:56:55    248s] [NR-eGR] Read 0 clock shapes
[08/13 16:56:55    248s] [NR-eGR] Read 0 other shapes
[08/13 16:56:55    248s] [NR-eGR] #Routing Blockages  : 0
[08/13 16:56:55    248s] [NR-eGR] #Instance Blockages : 0
[08/13 16:56:55    248s] [NR-eGR] #PG Blockages       : 23728
[08/13 16:56:55    248s] [NR-eGR] #Halo Blockages     : 0
[08/13 16:56:55    248s] [NR-eGR] #Boundary Blockages : 0
[08/13 16:56:55    248s] [NR-eGR] #Clock Blockages    : 0
[08/13 16:56:55    248s] [NR-eGR] #Other Blockages    : 0
[08/13 16:56:55    248s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 16:56:55    248s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 16:56:55    248s] [NR-eGR] Read 42962 nets ( ignored 0 )
[08/13 16:56:55    248s] (I)      early_global_route_priority property id does not exist.
[08/13 16:56:55    248s] (I)      Read Num Blocks=23728  Num Prerouted Wires=0  Num CS=0
[08/13 16:56:55    248s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 16:56:55    248s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 0
[08/13 16:56:55    248s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 16:56:56    248s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 0
[08/13 16:56:56    248s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 16:56:56    248s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 16:56:56    248s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 16:56:56    248s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 16:56:56    248s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 16:56:56    248s] (I)      Number of ignored nets                =      0
[08/13 16:56:56    248s] (I)      Number of connected nets              =      0
[08/13 16:56:56    248s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 16:56:56    248s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/13 16:56:56    248s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 16:56:56    248s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 16:56:56    248s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 16:56:56    248s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 16:56:56    248s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 16:56:56    248s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 16:56:56    248s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 16:56:56    248s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/13 16:56:56    248s] (I)      Ndr track 0 does not exist
[08/13 16:56:56    248s] (I)      ---------------------Grid Graph Info--------------------
[08/13 16:56:56    248s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 16:56:56    248s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 16:56:56    248s] (I)      Site width          :   380  (dbu)
[08/13 16:56:56    248s] (I)      Row height          :  2800  (dbu)
[08/13 16:56:56    248s] (I)      GCell row height    :  2800  (dbu)
[08/13 16:56:56    248s] (I)      GCell width         :  2800  (dbu)
[08/13 16:56:56    248s] (I)      GCell height        :  2800  (dbu)
[08/13 16:56:56    248s] (I)      Grid                :   248   246    10
[08/13 16:56:56    248s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 16:56:56    248s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 16:56:56    248s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 16:56:56    248s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 16:56:56    248s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 16:56:56    248s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 16:56:56    248s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 16:56:56    248s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 16:56:56    248s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 16:56:56    248s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 16:56:56    248s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 16:56:56    248s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 16:56:56    248s] (I)      --------------------------------------------------------
[08/13 16:56:56    248s] 
[08/13 16:56:56    248s] [NR-eGR] ============ Routing rule table ============
[08/13 16:56:56    248s] [NR-eGR] Rule id: 0  Nets: 42962
[08/13 16:56:56    248s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 16:56:56    248s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 16:56:56    248s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 16:56:56    248s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:56:56    248s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 16:56:56    248s] [NR-eGR] ========================================
[08/13 16:56:56    248s] [NR-eGR] 
[08/13 16:56:56    248s] (I)      =============== Blocked Tracks ===============
[08/13 16:56:56    248s] (I)      +-------+---------+----------+---------------+
[08/13 16:56:56    248s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 16:56:56    248s] (I)      +-------+---------+----------+---------------+
[08/13 16:56:56    248s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 16:56:56    248s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 16:56:56    248s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 16:56:56    248s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 16:56:56    248s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 16:56:56    248s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 16:56:56    248s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 16:56:56    248s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 16:56:56    248s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 16:56:56    248s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 16:56:56    248s] (I)      +-------+---------+----------+---------------+
[08/13 16:56:56    248s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 3056.56 MB )
[08/13 16:56:56    248s] (I)      Reset routing kernel
[08/13 16:56:56    248s] (I)      Started Global Routing ( Curr Mem: 3056.56 MB )
[08/13 16:56:56    248s] (I)      totalPins=143934  totalGlobalPin=136979 (95.17%)
[08/13 16:56:56    248s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 16:56:56    248s] (I)      
[08/13 16:56:56    248s] (I)      ============  Phase 1a Route ============
[08/13 16:56:56    248s] [NR-eGR] Layer group 1: route 42962 net(s) in layer range [2, 10]
[08/13 16:56:56    248s] (I)      Usage: 284257 = (133062 H, 151195 V) = (12.81% H, 13.01% V) = (1.863e+05um H, 2.117e+05um V)
[08/13 16:56:56    248s] (I)      
[08/13 16:56:56    248s] (I)      ============  Phase 1b Route ============
[08/13 16:56:56    248s] (I)      Usage: 284257 = (133062 H, 151195 V) = (12.81% H, 13.01% V) = (1.863e+05um H, 2.117e+05um V)
[08/13 16:56:56    248s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.979598e+05um
[08/13 16:56:56    248s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[08/13 16:56:56    248s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 16:56:56    248s] (I)      
[08/13 16:56:56    248s] (I)      ============  Phase 1c Route ============
[08/13 16:56:56    248s] (I)      Usage: 284257 = (133062 H, 151195 V) = (12.81% H, 13.01% V) = (1.863e+05um H, 2.117e+05um V)
[08/13 16:56:56    248s] (I)      
[08/13 16:56:56    248s] (I)      ============  Phase 1d Route ============
[08/13 16:56:56    248s] (I)      Usage: 284257 = (133062 H, 151195 V) = (12.81% H, 13.01% V) = (1.863e+05um H, 2.117e+05um V)
[08/13 16:56:56    248s] (I)      
[08/13 16:56:56    248s] (I)      ============  Phase 1e Route ============
[08/13 16:56:56    248s] (I)      Usage: 284257 = (133062 H, 151195 V) = (12.81% H, 13.01% V) = (1.863e+05um H, 2.117e+05um V)
[08/13 16:56:56    248s] (I)      
[08/13 16:56:56    248s] (I)      ============  Phase 1l Route ============
[08/13 16:56:56    248s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.979598e+05um
[08/13 16:56:56    248s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 16:56:56    248s] (I)      Layer  2:     438322    131479       110           0      447705    ( 0.00%) 
[08/13 16:56:56    248s] (I)      Layer  3:     600760    140535         1           0      607620    ( 0.00%) 
[08/13 16:56:56    248s] (I)      Layer  4:     296037     68950         9           0      303800    ( 0.00%) 
[08/13 16:56:56    248s] (I)      Layer  5:     296957     18545         0           0      303810    ( 0.00%) 
[08/13 16:56:56    248s] (I)      Layer  6:     293438     25764         0           0      303800    ( 0.00%) 
[08/13 16:56:56    248s] (I)      Layer  7:      94158       247         0        3768       97502    ( 3.72%) 
[08/13 16:56:56    248s] (I)      Layer  8:      90268       518         0        9277       91990    ( 9.16%) 
[08/13 16:56:56    248s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 16:56:56    248s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 16:56:56    248s] (I)      Total:       2197310    386038       120       41726     2231342    ( 1.84%) 
[08/13 16:56:56    248s] (I)      
[08/13 16:56:56    248s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 16:56:56    248s] [NR-eGR]                        OverCon           OverCon            
[08/13 16:56:56    248s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 16:56:56    248s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/13 16:56:56    248s] [NR-eGR] ---------------------------------------------------------------
[08/13 16:56:56    248s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:56    248s] [NR-eGR]  metal2 ( 2)        87( 0.14%)         2( 0.00%)   ( 0.15%) 
[08/13 16:56:56    248s] [NR-eGR]  metal3 ( 3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:56    248s] [NR-eGR]  metal4 ( 4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/13 16:56:56    248s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:56    248s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:56    248s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:56    248s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:56    248s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:56    248s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 16:56:56    248s] [NR-eGR] ---------------------------------------------------------------
[08/13 16:56:56    248s] [NR-eGR]        Total        97( 0.02%)         2( 0.00%)   ( 0.02%) 
[08/13 16:56:56    248s] [NR-eGR] 
[08/13 16:56:56    248s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.25 sec, Curr Mem: 3056.56 MB )
[08/13 16:56:56    248s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 16:56:56    248s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 16:56:56    248s] (I)      ============= Track Assignment ============
[08/13 16:56:56    248s] (I)      Started Track Assignment (1T) ( Curr Mem: 3056.56 MB )
[08/13 16:56:56    248s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/13 16:56:56    248s] (I)      Run Multi-thread track assignment
[08/13 16:56:56    249s] (I)      Finished Track Assignment (1T) ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 3056.56 MB )
[08/13 16:56:56    249s] (I)      Started Export ( Curr Mem: 3056.56 MB )
[08/13 16:56:56    249s] [NR-eGR]                  Length (um)    Vias 
[08/13 16:56:56    249s] [NR-eGR] -------------------------------------
[08/13 16:56:56    249s] [NR-eGR]  metal1   (1H)             0  143934 
[08/13 16:56:56    249s] [NR-eGR]  metal2   (2V)        110475  178557 
[08/13 16:56:56    249s] [NR-eGR]  metal3   (3H)        170739   59631 
[08/13 16:56:56    249s] [NR-eGR]  metal4   (4V)         89073    6964 
[08/13 16:56:56    249s] [NR-eGR]  metal5   (5H)         23243    5486 
[08/13 16:56:56    249s] [NR-eGR]  metal6   (6V)         36170     111 
[08/13 16:56:56    249s] [NR-eGR]  metal7   (7H)           300      53 
[08/13 16:56:56    249s] [NR-eGR]  metal8   (8V)           728       0 
[08/13 16:56:56    249s] [NR-eGR]  metal9   (9H)             0       0 
[08/13 16:56:56    249s] [NR-eGR]  metal10  (10V)            0       0 
[08/13 16:56:56    249s] [NR-eGR] -------------------------------------
[08/13 16:56:56    249s] [NR-eGR]           Total       430727  394736 
[08/13 16:56:56    249s] [NR-eGR] --------------------------------------------------------------------------
[08/13 16:56:56    249s] [NR-eGR] Total half perimeter of net bounding box: 455644um
[08/13 16:56:56    249s] [NR-eGR] Total length: 430727um, number of vias: 394736
[08/13 16:56:56    249s] [NR-eGR] --------------------------------------------------------------------------
[08/13 16:56:56    249s] [NR-eGR] Total eGR-routed clock nets wire length: 13374um, number of vias: 13145
[08/13 16:56:56    249s] [NR-eGR] --------------------------------------------------------------------------
[08/13 16:56:56    249s] (I)      Finished Export ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 3047.05 MB )
[08/13 16:56:56    249s] Saved RC grid cleaned up.
[08/13 16:56:56    249s] (I)      ===================================== Runtime Summary ======================================
[08/13 16:56:56    249s] (I)       Step                                         %       Start      Finish      Real       CPU[08/13 16:56:56    249s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.11 sec, Real: 1.14 sec, Curr Mem: 3047.05 MB )
 
[08/13 16:56:56    249s] (I)      --------------------------------------------------------------------------------------------
[08/13 16:56:56    249s] (I)       Early Global Route kernel              100.00%  163.12 sec  164.25 sec  1.14 sec  1.11 sec 
[08/13 16:56:56    249s] (I)       +-Import and model                      14.59%  163.12 sec  163.28 sec  0.17 sec  0.16 sec 
[08/13 16:56:56    249s] (I)       | +-Create place DB                      6.48%  163.12 sec  163.19 sec  0.07 sec  0.07 sec 
[08/13 16:56:56    249s] (I)       | | +-Import place data                  6.48%  163.12 sec  163.19 sec  0.07 sec  0.07 sec 
[08/13 16:56:56    249s] (I)       | | | +-Read instances and placement     1.56%  163.12 sec  163.14 sec  0.02 sec  0.02 sec 
[08/13 16:56:56    249s] (I)       | | | +-Read nets                        4.91%  163.14 sec  163.19 sec  0.06 sec  0.06 sec 
[08/13 16:56:56    249s] (I)       | +-Create route DB                      7.13%  163.19 sec  163.27 sec  0.08 sec  0.07 sec 
[08/13 16:56:56    249s] (I)       | | +-Import route data (1T)             7.12%  163.19 sec  163.27 sec  0.08 sec  0.07 sec 
[08/13 16:56:56    249s] (I)       | | | +-Read blockages ( Layer 2-10 )    0.80%  163.21 sec  163.21 sec  0.01 sec  0.01 sec 
[08/13 16:56:56    249s] (I)       | | | | +-Read routing blockages         0.00%  163.21 sec  163.21 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | | | +-Read instance blockages        0.30%  163.21 sec  163.21 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | | | +-Read PG blockages              0.18%  163.21 sec  163.21 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | | | +-Read clock blockages           0.03%  163.21 sec  163.21 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | | | +-Read other blockages           0.03%  163.21 sec  163.21 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | | | +-Read halo blockages            0.03%  163.21 sec  163.21 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | | | +-Read boundary cut boxes        0.00%  163.21 sec  163.21 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | | +-Read blackboxes                  0.00%  163.21 sec  163.21 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | | +-Read prerouted                   1.96%  163.21 sec  163.24 sec  0.02 sec  0.02 sec 
[08/13 16:56:56    249s] (I)       | | | +-Read unlegalized nets            0.25%  163.24 sec  163.24 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | | +-Read nets                        0.66%  163.24 sec  163.25 sec  0.01 sec  0.01 sec 
[08/13 16:56:56    249s] (I)       | | | +-Set up via pillars               0.04%  163.25 sec  163.25 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | | +-Initialize 3D grid graph         0.12%  163.25 sec  163.26 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | | +-Model blockage capacity          1.28%  163.26 sec  163.27 sec  0.01 sec  0.01 sec 
[08/13 16:56:56    249s] (I)       | | | | +-Initialize 3D capacity         1.16%  163.26 sec  163.27 sec  0.01 sec  0.01 sec 
[08/13 16:56:56    249s] (I)       | +-Read aux data                        0.00%  163.27 sec  163.27 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | +-Others data preparation              0.20%  163.27 sec  163.28 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | +-Create route kernel                  0.54%  163.28 sec  163.28 sec  0.01 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       +-Global Routing                        21.78%  163.28 sec  163.53 sec  0.25 sec  0.23 sec 
[08/13 16:56:56    249s] (I)       | +-Initialization                       0.95%  163.28 sec  163.30 sec  0.01 sec  0.01 sec 
[08/13 16:56:56    249s] (I)       | +-Net group 1                         18.84%  163.30 sec  163.51 sec  0.21 sec  0.21 sec 
[08/13 16:56:56    249s] (I)       | | +-Generate topology                  2.42%  163.30 sec  163.32 sec  0.03 sec  0.03 sec 
[08/13 16:56:56    249s] (I)       | | +-Phase 1a                           5.13%  163.33 sec  163.39 sec  0.06 sec  0.06 sec 
[08/13 16:56:56    249s] (I)       | | | +-Pattern routing (1T)             4.20%  163.33 sec  163.38 sec  0.05 sec  0.05 sec 
[08/13 16:56:56    249s] (I)       | | | +-Add via demand to 2D             0.88%  163.38 sec  163.39 sec  0.01 sec  0.01 sec 
[08/13 16:56:56    249s] (I)       | | +-Phase 1b                           0.03%  163.39 sec  163.39 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | +-Phase 1c                           0.00%  163.39 sec  163.39 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | +-Phase 1d                           0.00%  163.39 sec  163.39 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | +-Phase 1e                           0.01%  163.39 sec  163.39 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | | +-Route legalization               0.00%  163.39 sec  163.39 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | | +-Phase 1l                          10.72%  163.39 sec  163.51 sec  0.12 sec  0.12 sec 
[08/13 16:56:56    249s] (I)       | | | +-Layer assignment (1T)           10.50%  163.39 sec  163.51 sec  0.12 sec  0.12 sec 
[08/13 16:56:56    249s] (I)       | +-Clean cong LA                        0.00%  163.51 sec  163.51 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       +-Export 3D cong map                     0.65%  163.53 sec  163.54 sec  0.01 sec  0.01 sec 
[08/13 16:56:56    249s] (I)       | +-Export 2D cong map                   0.06%  163.54 sec  163.54 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       +-Extract Global 3D Wires                0.40%  163.58 sec  163.59 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       +-Track Assignment (1T)                 24.83%  163.59 sec  163.87 sec  0.28 sec  0.28 sec 
[08/13 16:56:56    249s] (I)       | +-Initialization                       0.11%  163.59 sec  163.59 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       | +-Track Assignment Kernel             24.28%  163.59 sec  163.86 sec  0.28 sec  0.28 sec 
[08/13 16:56:56    249s] (I)       | +-Free Memory                          0.01%  163.87 sec  163.87 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)       +-Export                                33.30%  163.87 sec  164.25 sec  0.38 sec  0.38 sec 
[08/13 16:56:56    249s] (I)       | +-Export DB wires                     12.08%  163.87 sec  164.01 sec  0.14 sec  0.14 sec 
[08/13 16:56:56    249s] (I)       | | +-Export all nets                    8.35%  163.87 sec  163.97 sec  0.09 sec  0.09 sec 
[08/13 16:56:56    249s] (I)       | | +-Set wire vias                      3.25%  163.97 sec  164.01 sec  0.04 sec  0.04 sec 
[08/13 16:56:56    249s] (I)       | +-Report wirelength                    4.19%  164.01 sec  164.05 sec  0.05 sec  0.05 sec 
[08/13 16:56:56    249s] (I)       | +-Update net boxes                     5.17%  164.05 sec  164.11 sec  0.06 sec  0.06 sec 
[08/13 16:56:56    249s] (I)       | +-Update timing                       11.84%  164.11 sec  164.25 sec  0.13 sec  0.13 sec 
[08/13 16:56:56    249s] (I)       +-Postprocess design                     0.01%  164.25 sec  164.25 sec  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)      ===================== Summary by functions =====================
[08/13 16:56:56    249s] (I)       Lv  Step                                 %      Real       CPU 
[08/13 16:56:56    249s] (I)      ----------------------------------------------------------------
[08/13 16:56:56    249s] (I)        0  Early Global Route kernel      100.00%  1.14 sec  1.11 sec 
[08/13 16:56:56    249s] (I)        1  Export                          33.30%  0.38 sec  0.38 sec 
[08/13 16:56:56    249s] (I)        1  Track Assignment (1T)           24.83%  0.28 sec  0.28 sec 
[08/13 16:56:56    249s] (I)        1  Global Routing                  21.78%  0.25 sec  0.23 sec 
[08/13 16:56:56    249s] (I)        1  Import and model                14.59%  0.17 sec  0.16 sec 
[08/13 16:56:56    249s] (I)        1  Export 3D cong map               0.65%  0.01 sec  0.01 sec 
[08/13 16:56:56    249s] (I)        1  Extract Global 3D Wires          0.40%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        1  Postprocess design               0.01%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        2  Track Assignment Kernel         24.28%  0.28 sec  0.28 sec 
[08/13 16:56:56    249s] (I)        2  Net group 1                     18.84%  0.21 sec  0.21 sec 
[08/13 16:56:56    249s] (I)        2  Export DB wires                 12.08%  0.14 sec  0.14 sec 
[08/13 16:56:56    249s] (I)        2  Update timing                   11.84%  0.13 sec  0.13 sec 
[08/13 16:56:56    249s] (I)        2  Create route DB                  7.13%  0.08 sec  0.07 sec 
[08/13 16:56:56    249s] (I)        2  Create place DB                  6.48%  0.07 sec  0.07 sec 
[08/13 16:56:56    249s] (I)        2  Update net boxes                 5.17%  0.06 sec  0.06 sec 
[08/13 16:56:56    249s] (I)        2  Report wirelength                4.19%  0.05 sec  0.05 sec 
[08/13 16:56:56    249s] (I)        2  Initialization                   1.06%  0.01 sec  0.01 sec 
[08/13 16:56:56    249s] (I)        2  Create route kernel              0.54%  0.01 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        2  Others data preparation          0.20%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        3  Phase 1l                        10.72%  0.12 sec  0.12 sec 
[08/13 16:56:56    249s] (I)        3  Export all nets                  8.35%  0.09 sec  0.09 sec 
[08/13 16:56:56    249s] (I)        3  Import route data (1T)           7.12%  0.08 sec  0.07 sec 
[08/13 16:56:56    249s] (I)        3  Import place data                6.48%  0.07 sec  0.07 sec 
[08/13 16:56:56    249s] (I)        3  Phase 1a                         5.13%  0.06 sec  0.06 sec 
[08/13 16:56:56    249s] (I)        3  Set wire vias                    3.25%  0.04 sec  0.04 sec 
[08/13 16:56:56    249s] (I)        3  Generate topology                2.42%  0.03 sec  0.03 sec 
[08/13 16:56:56    249s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        3  Phase 1e                         0.01%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        4  Layer assignment (1T)           10.50%  0.12 sec  0.12 sec 
[08/13 16:56:56    249s] (I)        4  Read nets                        5.56%  0.06 sec  0.06 sec 
[08/13 16:56:56    249s] (I)        4  Pattern routing (1T)             4.20%  0.05 sec  0.05 sec 
[08/13 16:56:56    249s] (I)        4  Read prerouted                   1.96%  0.02 sec  0.02 sec 
[08/13 16:56:56    249s] (I)        4  Read instances and placement     1.56%  0.02 sec  0.02 sec 
[08/13 16:56:56    249s] (I)        4  Model blockage capacity          1.28%  0.01 sec  0.01 sec 
[08/13 16:56:56    249s] (I)        4  Add via demand to 2D             0.88%  0.01 sec  0.01 sec 
[08/13 16:56:56    249s] (I)        4  Read blockages ( Layer 2-10 )    0.80%  0.01 sec  0.01 sec 
[08/13 16:56:56    249s] (I)        4  Read unlegalized nets            0.25%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        4  Initialize 3D grid graph         0.12%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        5  Initialize 3D capacity           1.16%  0.01 sec  0.01 sec 
[08/13 16:56:56    249s] (I)        5  Read instance blockages          0.30%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        5  Read PG blockages                0.18%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/13 16:56:56    249s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/13 16:56:57    249s] Reset Parastics called with the command reset_parasitics[08/13 16:56:57    249s] #% End route_early_global (date=08/13 16:56:56, total cpu=0:00:01.1, real=0:00:02.0, peak res=2178.4M, current mem=2124.2M)
[08/13 16:56:57    249s] @@file 4: reset_parasitics 
[08/13 16:56:57    249s] @@file 5: extract_rc
[08/13 16:56:57    249s] Extraction called for design 'top' of instances=35102 and nets=43186 using extraction engine 'pre_route' .
[08/13 16:56:57    249s] pre_route RC Extraction called for design top.
[08/13 16:56:57    249s] RC Extraction called in multi-corner(1) mode.
[08/13 16:56:57    249s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/13 16:56:57    249s] Type 'man IMPEXT-6197' for more detail.
[08/13 16:56:57    249s] RCMode: PreRoute
[08/13 16:56:57    249s]       RC Corner Indexes            0   
[08/13 16:56:57    249s] Capacitance Scaling Factor   : 1.00000 
[08/13 16:56:57    249s] Resistance Scaling Factor    : 1.00000 
[08/13 16:56:57    249s] Clock Cap. Scaling Factor    : 1.00000 
[08/13 16:56:57    249s] Clock Res. Scaling Factor    : 1.00000 
[08/13 16:56:57    249s] Shrink Factor                : 1.00000
[08/13 16:56:57    249s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.

[08/13 16:56:57    249s] Trim Metal Layers:
[08/13 16:56:57    249s] LayerId::1 widthSet size::1
[08/13 16:56:57    249s] LayerId::2 widthSet size::1
[08/13 16:56:57    249s] LayerId::3 widthSet size::1
[08/13 16:56:57    249s] LayerId::4 widthSet size::1
[08/13 16:56:57    249s] LayerId::5 widthSet size::1
[08/13 16:56:57    249s] LayerId::6 widthSet size::1
[08/13 16:56:57    249s] LayerId::7 widthSet size::1
[08/13 16:56:57    249s] LayerId::8 widthSet size::1
[08/13 16:56:57    249s] LayerId::9 widthSet size::1
[08/13 16:56:57    249s] LayerId::10 widthSet size::1
[08/13 16:56:57    249s] eee: pegSigSF::1.070000
[08/13 16:56:57    249s] Updating RC grid for preRoute extraction ...
[08/13 16:56:57    249s] Initializing multi-corner resistance tables ...
[08/13 16:56:57    249s] eee: l::1 avDens::0.093625 usedTrk::5617.510070 availTrk::60000.000000 sigTrk::5617.510070
[08/13 16:56:57    249s] eee: l::2 avDens::0.187557 usedTrk::7891.230925 availTrk::42073.684211 sigTrk::7891.230925
[08/13 16:56:57    249s] eee: l::3 avDens::0.212840 usedTrk::12195.743181 availTrk::57300.000000 sigTrk::12195.743181
[08/13 16:56:57    249s] eee: l::4 avDens::0.222499 usedTrk::6363.468418 availTrk::28600.000000 sigTrk::6363.468418
[08/13 16:56:57    249s] eee: l::5 avDens::0.061718 usedTrk::1660.216788 availTrk::26900.000000 sigTrk::1660.216788
[08/13 16:56:57    249s] eee: l::6 avDens::0.098420 usedTrk::2583.537141 availTrk::26250.000000 sigTrk::2583.537141
[08/13 16:56:57    249s] eee: l::7 avDens::0.016695 usedTrk::21.424643 availTrk::1283.333333 sigTrk::21.424643
[08/13 16:56:57    249s] eee: l::8 avDens::0.045913 usedTrk::52.035000 availTrk::1133.333333 sigTrk::52.035000
[08/13 16:56:57    249s] eee: l::9 avDens::0.243053 usedTrk::159.503323 availTrk::656.250000 sigTrk::159.503323
[08/13 16:56:57    249s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 16:56:57    249s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 16:56:57    249s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265144 uaWl=0.991651 uaWlH=0.339160 aWlH=0.007959 lMod=0 pMax=0.862800 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.361536 siPrev=0 viaL=0.000000 crit=0.014857 shortMod=0.074286 fMod=0.003714 
[08/13 16:56:57    249s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2989.047M)
[08/13 16:56:57    249s] @@file 6: time_design -pre_cts -path_report -drv_report -slack_report -num_paths 50 -report_prefix top_preCTS -report_dir timingReports
[08/13 16:56:57    249s] #optDebug: fT-S <1 1 0 0 0>
[08/13 16:56:57    249s] *** time_design #1 [begin] : totSession cpu/real = 0:04:09.9/0:12:56.9 (0.3), mem = 2989.0M
[08/13 16:56:57    249s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2989.0M, EPOCH TIME: 1755129417.276016
[08/13 16:56:57    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:57    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:57    249s] All LLGs are deleted
[08/13 16:56:57    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:57    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:57    249s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2989.0M, EPOCH TIME: 1755129417.276071
[08/13 16:56:57    249s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2989.0M, EPOCH TIME: 1755129417.276097
[08/13 16:56:57    249s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2989.0M, EPOCH TIME: 1755129417.276193
[08/13 16:56:57    249s] Start to check current routing status for nets...
[08/13 16:56:57    249s] All nets are already routed correctly.
[08/13 16:56:57    249s] End to check current routing status for nets (mem=2989.0M)
[08/13 16:56:57    250s] Effort level <high> specified for reg2reg path_group
[08/13 16:56:58    250s] All LLGs are deleted
[08/13 16:56:58    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:58    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:58    250s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3002.8M, EPOCH TIME: 1755129418.213445
[08/13 16:56:58    250s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3002.8M, EPOCH TIME: 1755129418.213503
[08/13 16:56:58    250s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3002.8M, EPOCH TIME: 1755129418.219253
[08/13 16:56:58    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:58    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:58    250s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3002.8M, EPOCH TIME: 1755129418.219434
[08/13 16:56:58    250s] Max number of tech site patterns supported in site array is 256.
[08/13 16:56:58    250s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 16:56:58    250s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3002.8M, EPOCH TIME: 1755129418.222644
[08/13 16:56:58    250s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 16:56:58    250s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 16:56:58    250s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:3002.8M, EPOCH TIME: 1755129418.228300
[08/13 16:56:58    250s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 16:56:58    250s] SiteArray: use 2,072,576 bytes
[08/13 16:56:58    250s] SiteArray: current memory after site array memory allocation 3002.8M
[08/13 16:56:58    250s] SiteArray: FP blocked sites are writable
[08/13 16:56:58    250s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3002.8M, EPOCH TIME: 1755129418.233629
[08/13 16:56:58    250s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.007, REAL:0.007, MEM:3002.8M, EPOCH TIME: 1755129418.240362
[08/13 16:56:58    250s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 16:56:58    250s] Atter site array init, number of instance map data is 0.
[08/13 16:56:58    250s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:3002.8M, EPOCH TIME: 1755129418.243839
[08/13 16:56:58    250s] 
[08/13 16:56:58    250s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:56:58    250s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.028, MEM:3002.8M, EPOCH TIME: 1755129418.247384
[08/13 16:56:58    250s] All LLGs are deleted
[08/13 16:56:58    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:58    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:56:58    250s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3002.8M, EPOCH TIME: 1755129418.255103
[08/13 16:56:58    250s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3002.8M, EPOCH TIME: 1755129418.255151
[08/13 16:56:58    250s] Starting delay calculation for Setup views
[08/13 16:56:58    250s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 16:56:58    250s] #################################################################################
[08/13 16:56:58    250s] # Design Stage: PreRoute
[08/13 16:56:58    250s] # Design Name: top
[08/13 16:56:58    250s] # Design Mode: 45nm
[08/13 16:56:58    250s] # Analysis Mode: MMMC Non-OCV 
[08/13 16:56:58    250s] # Parasitics Mode: No SPEF/RCDB 
[08/13 16:56:58    250s] # Signoff Settings: SI Off 
[08/13 16:56:58    250s] #################################################################################
[08/13 16:56:58    251s] Calculate delays in BcWc mode...
[08/13 16:56:58    251s] Topological Sorting (REAL = 0:00:00.0, MEM = 3000.8M, InitMEM = 3000.8M)
[08/13 16:56:58    251s] Start delay calculation (fullDC) (1 T). (MEM=3000.84)
[08/13 16:56:58    251s] End AAE Lib Interpolated Model. (MEM=3012.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 16:56:59    251s] **WARN: (IMPESI-3014):	The RC network is incomplete for net preload_data[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[08/13 16:57:02    254s] Total number of fetched objects 45066
[08/13 16:57:02    254s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 16:57:02    254s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 16:57:02    254s] End delay calculation. (MEM=3036.05 CPU=0:00:03.1 REAL=0:00:03.0)
[08/13 16:57:02    254s] End delay calculation (fullDC). (MEM=3036.05 CPU=0:00:03.9 REAL=0:00:04.0)
[08/13 16:57:02    254s] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 3036.1M) ***
[08/13 16:57:02    255s] *** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:04.0 totSessionCpu=0:04:16 mem=3036.1M)
[08/13 16:57:04    256s] 
[08/13 16:57:04    256s] ------------------------------------------------------------------
[08/13 16:57:04    256s]          time_design Summary
[08/13 16:57:04    256s] ------------------------------------------------------------------
[08/13 16:57:04    256s] 
[08/13 16:57:04    256s] Setup views included:
[08/13 16:57:04    256s]  nangate_view_setup 
[08/13 16:57:04    256s] 
[08/13 16:57:04    256s] +--------------------+---------+---------+---------+
[08/13 16:57:04    256s] |     Setup mode     |   all   | reg2reg | default |
[08/13 16:57:04    256s] +--------------------+---------+---------+---------+
[08/13 16:57:04    256s] |           WNS (ns):| -0.001  | -0.001  |  0.777  |
[08/13 16:57:04    256s] |           TNS (ns):| -0.002  | -0.002  |  0.000  |
[08/13 16:57:04    256s] |    Violating Paths:|    4    |    4    |    0    |
[08/13 16:57:04    256s] |          All Paths:|  8592   |  4233   |  5517   |
[08/13 16:57:04    256s] +--------------------+---------+---------+---------+
[08/13 16:57:04    256s] 
[08/13 16:57:04    256s] +----------------+-------------------------------+------------------+
[08/13 16:57:04    256s] |                |              Real             |       Total      |
[08/13 16:57:04    256s] |    DRVs        +------------------+------------+------------------|
[08/13 16:57:04    256s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/13 16:57:04    256s] +----------------+------------------+------------+------------------+
[08/13 16:57:04    256s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/13 16:57:04    256s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/13 16:57:04    256s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/13 16:57:04    256s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/13 16:57:04    256s] +----------------+------------------+------------+------------------+
[08/13 16:57:04    256s] 
[08/13 16:57:04    256s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 16:57:04    256s] All LLGs are deleted
[08/13 16:57:04    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:57:04    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:57:04    256s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3003.2M, EPOCH TIME: 1755129424.573235
[08/13 16:57:04    256s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3003.2M, EPOCH TIME: 1755129424.573295
[08/13 16:57:04    256s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3003.2M, EPOCH TIME: 1755129424.579761
[08/13 16:57:04    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:57:04    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:57:04    256s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3003.2M, EPOCH TIME: 1755129424.579941
[08/13 16:57:04    256s] Max number of tech site patterns supported in site array is 256.
[08/13 16:57:04    256s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 16:57:04    256s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3003.2M, EPOCH TIME: 1755129424.583034
[08/13 16:57:04    256s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 16:57:04    256s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 16:57:04    256s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:3003.2M, EPOCH TIME: 1755129424.588492
[08/13 16:57:04    256s] Fast DP-INIT is on for default
[08/13 16:57:04    256s] Atter site array init, number of instance map data is 0.
[08/13 16:57:04    256s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3003.2M, EPOCH TIME: 1755129424.593197
[08/13 16:57:04    256s] 
[08/13 16:57:04    256s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:57:04    256s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:3003.2M, EPOCH TIME: 1755129424.596144
[08/13 16:57:04    256s] All LLGs are deleted
[08/13 16:57:04    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:57:04    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:57:04    256s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3003.2M, EPOCH TIME: 1755129424.601955
[08/13 16:57:04    256s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3003.2M, EPOCH TIME: 1755129424.601995
[08/13 16:57:04    256s] 
[08/13 16:57:04    256s] Density: 70.035%
[08/13 16:57:04    256s] Routing Overflow: 0.00% H and 0.00% V
[08/13 16:57:04    256s] ------------------------------------------------------------------
[08/13 16:57:04    256s] All LLGs are deleted
[08/13 16:57:04    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:57:04    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:57:04    256s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3003.2M, EPOCH TIME: 1755129424.609307
[08/13 16:57:04    256s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3003.2M, EPOCH TIME: 1755129424.609348
[08/13 16:57:04    256s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3003.2M, EPOCH TIME: 1755129424.615178
[08/13 16:57:04    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:57:04    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:57:04    256s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3003.2M, EPOCH TIME: 1755129424.615331
[08/13 16:57:04    256s] Max number of tech site patterns supported in site array is 256.
[08/13 16:57:04    256s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 16:57:04    256s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3003.2M, EPOCH TIME: 1755129424.618062
[08/13 16:57:04    256s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 16:57:04    256s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 16:57:04    256s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.004, REAL:0.004, MEM:3003.2M, EPOCH TIME: 1755129424.622465
[08/13 16:57:04    256s] Fast DP-INIT is on for default
[08/13 16:57:04    256s] Atter site array init, number of instance map data is 0.
[08/13 16:57:04    256s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.011, REAL:0.012, MEM:3003.2M, EPOCH TIME: 1755129424.626878
[08/13 16:57:04    256s] 
[08/13 16:57:04    256s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 16:57:04    256s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:3003.2M, EPOCH TIME: 1755129424.630137
[08/13 16:57:04    256s] All LLGs are deleted
[08/13 16:57:04    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:57:04    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 16:57:04    256s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3003.2M, EPOCH TIME: 1755129424.637575
[08/13 16:57:04    256s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3003.2M, EPOCH TIME: 1755129424.637618
[08/13 16:57:04    256s] Reported timing to dir timingReports
[08/13 16:57:04    256s] Total CPU time: 6.62 sec
[08/13 16:57:04    256s] Total Real time: 7.0 sec
[08/13 16:57:04    256s] Total Memory Usage: 3003.234375 Mbytes
[08/13 16:57:04    256s] Info: pop threads available for lower-level modules during optimization.
[08/13 16:57:04    256s] *** time_design #1 [finish] : cpu/real = 0:00:06.6/0:00:07.4 (0.9), totSession cpu/real = 0:04:16.5/0:13:04.4 (0.3), mem = 3003.2M
[08/13 16:57:04    256s] 
[08/13 16:57:04    256s] =============================================================================================
[08/13 16:57:04    256s]  Final TAT Report : time_design #1                                              21.18-s099_1
[08/13 16:57:04    256s] =============================================================================================
[08/13 16:57:04    256s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 16:57:04    256s] ---------------------------------------------------------------------------------------------
[08/13 16:57:04    256s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 16:57:04    256s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.7 % )     0:00:06.4 /  0:00:05.6    0.9
[08/13 16:57:04    256s] [ DrvReport              ]      1   0:00:01.4  (  19.1 % )     0:00:01.4 /  0:00:00.6    0.4
[08/13 16:57:04    256s] [ TimingUpdate           ]      1   0:00:00.6  (   8.7 % )     0:00:04.6 /  0:00:04.6    1.0
[08/13 16:57:04    256s] [ FullDelayCalc          ]      1   0:00:04.0  (  53.5 % )     0:00:04.0 /  0:00:04.0    1.0
[08/13 16:57:04    256s] [ TimingReport           ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 16:57:04    256s] [ GenerateReports        ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 16:57:04    256s] [ MISC                   ]          0:00:01.0  (  13.5 % )     0:00:01.0 /  0:00:01.0    1.0
[08/13 16:57:04    256s] ---------------------------------------------------------------------------------------------
[08/13 16:57:04    256s]  time_design #1 TOTAL               0:00:07.4  ( 100.0 % )     0:00:07.4 /  0:00:06.6    0.9
[08/13 16:57:04    256s] ---------------------------------------------------------------------------------------------
[08/13 16:57:04    256s] 
[08/13 16:57:04    256s] #@ End verbose source: _4_placement.tcl
[08/13 16:57:04    256s] 0
[08/13 16:57:04    256s] @innovus 25> set_db check_drc_disable_rules {} ; set_db check_drc_ndr_spacing auto ; set_db check_drc_check_only default ; set_db check_drc_inside_via_def true ; set_db check_drc_exclude_pg_net false ; set_db check_drc_ignore_trial_route false ; set_db check_drc_ignore_cell_blockage false ; set_db check_drc_use_min_spacing_on_block_obs auto ; set_db check_drc_report top.drc.rpt ; set_db check_drc_limit 1000
[08/13 16:59:06    262s] @innovus 26> check_drc 
[08/13 16:59:06    262s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/13 16:59:06    262s] #-check_same_via_cell true               # bool, default=false, user setting
[08/13 16:59:06    262s] #-report top.drc.rpt                     # string, default="", user setting
[08/13 16:59:06    262s]  *** Starting Verify DRC (MEM: 3005.2) ***
[08/13 16:59:06    262s] 
[08/13 16:59:06    262s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[08/13 16:59:06    262s]   VERIFY DRC ...... Starting Verification
[08/13 16:59:06    262s]   VERIFY DRC ...... Initializing
[08/13 16:59:06    262s]   VERIFY DRC ...... Deleting Existing Violations
[08/13 16:59:06    262s]   VERIFY DRC ...... Creating Sub-Areas
[08/13 16:59:06    262s]   VERIFY DRC ...... Using new threading
[08/13 16:59:06    262s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 70.200 69.120} 1 of 25
[08/13 16:59:06    262s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[08/13 16:59:06    262s] 
[08/13 16:59:06    262s]   Verification Complete : 1000 Viols.
[08/13 16:59:06    262s] 
[08/13 16:59:06    262s] **WARN: (IMPTCM-70):	Option "-droute_vio_display_type_num" for command getNanoRouteMode is obsolete and has been replaced by "-drouteVioDisplayTypeNum". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-drouteVioDisplayTypeNum".
[08/13 16:59:06    262s]  Violation Summary By Layer and Type:
[08/13 16:59:06    262s] 
[08/13 16:59:06    262s] 	          Short   CutSpc   CShort   Totals
[08/13 16:59:06    262s] 	metal1      446        0        0      446
[08/13 16:59:06    262s] 	via1          0       29        0       29
[08/13 16:59:06    262s] 	via2          0      320      117      437
[08/13 16:59:06    262s] 	via3          0       40       15       55
[08/13 16:59:06    262s] 	via4          0       19        1       20
[08/13 16:59:06    262s] 	via5          0       12        1       13
[08/13 16:59:06    262s] 	Totals      446      420      134     1000
[08/13 16:59:06    262s] 
[08/13 16:59:06    262s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 264.1M) ***
[08/13 16:59:06    262s] 
[08/13 16:59:06    262s] @innovus 27> set_db check_drc_area {0 0 0 0}
[08/13 16:59:06    262s] @innovus 28> opt_design -pre_cts
Executing: place_opt_design -opt
[08/13 17:00:19    267s] **INFO: User settings:
[08/13 17:00:25    273s] delaycal_enable_high_fanout                                    true
[08/13 17:00:25    273s] delaycal_ignore_net_load                                       false
[08/13 17:00:25    273s] delaycal_socv_accuracy_mode                                    low
[08/13 17:00:25    273s] setAnalysisMode -cts                                           postCTS
[08/13 17:00:25    273s] setDelayCalMode -engine                                        aae
[08/13 17:00:25    273s] design_process_node                                            45
[08/13 17:00:25    273s] extract_rc_coupling_cap_threshold                              0.1
[08/13 17:00:25    273s] extract_rc_engine                                              pre_route
[08/13 17:00:25    273s] extract_rc_relative_cap_threshold                              1.0
[08/13 17:00:25    273s] extract_rc_total_cap_threshold                                 0.0
[08/13 17:00:25    273s] opt_drv_margin                                                 0.0
[08/13 17:00:25    273s] opt_fix_drv                                                    true
[08/13 17:00:25    273s] opt_resize_flip_flops                                          true
[08/13 17:00:25    273s] opt_setup_target_slack                                         0.0
[08/13 17:00:25    273s] opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
[08/13 17:00:25    273s] opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
[08/13 17:00:25    273s] opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
[08/13 17:00:25    273s] opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
[08/13 17:00:25    273s] route_early_global_bottom_routing_layer                        2
[08/13 17:00:25    273s] route_early_global_honor_partition_pin_guide                   true
[08/13 17:00:25    273s] route_early_global_honor_power_domain                          false
[08/13 17:00:25    273s] route_early_global_top_routing_layer                           10
[08/13 17:00:25    273s] getAnalysisMode -cts                                           postCTS
[08/13 17:00:25    273s] getDelayCalMode -engine                                        aae
[08/13 17:00:25    273s] get_power_analysis_mode -report_power_quiet                    false
[08/13 17:00:25    273s] getAnalysisMode -cts                                           postCTS
[08/13 17:00:25    273s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:04:33.2/0:16:25.0 (0.3), mem = 3269.3M
[08/13 17:00:25    273s] *** Starting GigaPlace ***
[08/13 17:00:25    273s] #optDebug: fT-E <X 2 3 1 0>
[08/13 17:00:25    273s] #optDebug: fT-E <X 2 3 1 0>
[08/13 17:00:25    273s] OPERPROF: Starting DPlace-Init at level 1, MEM:3269.3M, EPOCH TIME: 1755129625.329890
[08/13 17:00:25    273s] Processing tracks to init pin-track alignment.
[08/13 17:00:25    273s] z: 2, totalTracks: 1
[08/13 17:00:25    273s] z: 4, totalTracks: 1
[08/13 17:00:25    273s] z: 6, totalTracks: 1
[08/13 17:00:25    273s] z: 8, totalTracks: 1
[08/13 17:00:25    273s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:00:25    273s] All LLGs are deleted
[08/13 17:00:25    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3269.3M, EPOCH TIME: 1755129625.338276
[08/13 17:00:25    273s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3267.3M, EPOCH TIME: 1755129625.338447
[08/13 17:00:25    273s] # Building top llgBox search-tree.
[08/13 17:00:25    273s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3267.3M, EPOCH TIME: 1755129625.344026
[08/13 17:00:25    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3267.3M, EPOCH TIME: 1755129625.344665
[08/13 17:00:25    273s] Max number of tech site patterns supported in site array is 256.
[08/13 17:00:25    273s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:00:25    273s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3267.3M, EPOCH TIME: 1755129625.347429
[08/13 17:00:25    273s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:00:25    273s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[08/13 17:00:25    273s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:3267.3M, EPOCH TIME: 1755129625.352864
[08/13 17:00:25    273s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 17:00:25    273s] SiteArray: use 2,072,576 bytes
[08/13 17:00:25    273s] SiteArray: current memory after site array memory allocation 3269.3M
[08/13 17:00:25    273s] SiteArray: FP blocked sites are writable
[08/13 17:00:25    273s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 17:00:25    273s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3269.3M, EPOCH TIME: 1755129625.357916
[08/13 17:00:25    273s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.007, REAL:0.007, MEM:3269.3M, EPOCH TIME: 1755129625.364608
[08/13 17:00:25    273s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 17:00:25    273s] Atter site array init, number of instance map data is 0.
[08/13 17:00:25    273s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.023, REAL:0.023, MEM:3269.3M, EPOCH TIME: 1755129625.367853
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:00:25    273s] OPERPROF:     Starting CMU at level 3, MEM:3269.3M, EPOCH TIME: 1755129625.370428
[08/13 17:00:25    273s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3269.3M, EPOCH TIME: 1755129625.372055
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:00:25    273s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:3269.3M, EPOCH TIME: 1755129625.373961
[08/13 17:00:25    273s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3269.3M, EPOCH TIME: 1755129625.374002
[08/13 17:00:25    273s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3285.3M, EPOCH TIME: 1755129625.374393
[08/13 17:00:25    273s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3285.3MB).
[08/13 17:00:25    273s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.052, REAL:0.052, MEM:3285.3M, EPOCH TIME: 1755129625.382007
[08/13 17:00:25    273s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3285.3M, EPOCH TIME: 1755129625.382029
[08/13 17:00:25    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] All LLGs are deleted
[08/13 17:00:25    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3285.3M, EPOCH TIME: 1755129625.464677
[08/13 17:00:25    273s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3285.3M, EPOCH TIME: 1755129625.464740
[08/13 17:00:25    273s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.083, REAL:0.083, MEM:3029.3M, EPOCH TIME: 1755129625.465354
[08/13 17:00:25    273s] *** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:33.4/0:16:25.2 (0.3), mem = 3029.3M
[08/13 17:00:25    273s] VSMManager cleared!
[08/13 17:00:25    273s] *** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:33.4/0:16:25.2 (0.3), mem = 3029.3M
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] =============================================================================================
[08/13 17:00:25    273s]  Step TAT Report : GlobalPlace #1 / place_opt_design #2                         21.18-s099_1
[08/13 17:00:25    273s] =============================================================================================
[08/13 17:00:25    273s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:00:25    273s] ---------------------------------------------------------------------------------------------
[08/13 17:00:25    273s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:25    273s] ---------------------------------------------------------------------------------------------
[08/13 17:00:25    273s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:25    273s] ---------------------------------------------------------------------------------------------
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] Enable CTE adjustment.
[08/13 17:00:25    273s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2186.8M, totSessionCpu=0:04:33 **
[08/13 17:00:25    273s] **WARN: (IMPOPT-576):	275 nets have unplaced terms. 
[08/13 17:00:25    273s] Info: 1 threads available for lower-level modules during optimization.
[08/13 17:00:25    273s] GigaOpt running with 1 threads.
[08/13 17:00:25    273s] *** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:33.4/0:16:25.2 (0.3), mem = 3029.3M
[08/13 17:00:25    273s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[08/13 17:00:25    273s] OPERPROF: Starting DPlace-Init at level 1, MEM:3029.3M, EPOCH TIME: 1755129625.497438
[08/13 17:00:25    273s] Processing tracks to init pin-track alignment.
[08/13 17:00:25    273s] z: 2, totalTracks: 1
[08/13 17:00:25    273s] z: 4, totalTracks: 1
[08/13 17:00:25    273s] z: 6, totalTracks: 1
[08/13 17:00:25    273s] z: 8, totalTracks: 1
[08/13 17:00:25    273s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:00:25    273s] All LLGs are deleted
[08/13 17:00:25    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3029.3M, EPOCH TIME: 1755129625.505672
[08/13 17:00:25    273s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3029.3M, EPOCH TIME: 1755129625.505726
[08/13 17:00:25    273s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3029.3M, EPOCH TIME: 1755129625.511104
[08/13 17:00:25    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3029.3M, EPOCH TIME: 1755129625.511672
[08/13 17:00:25    273s] Max number of tech site patterns supported in site array is 256.
[08/13 17:00:25    273s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:00:25    273s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3029.3M, EPOCH TIME: 1755129625.514929
[08/13 17:00:25    273s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:00:25    273s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 17:00:25    273s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:3029.3M, EPOCH TIME: 1755129625.520235
[08/13 17:00:25    273s] Fast DP-INIT is on for default
[08/13 17:00:25    273s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 17:00:25    273s] Atter site array init, number of instance map data is 0.
[08/13 17:00:25    273s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.014, MEM:3029.3M, EPOCH TIME: 1755129625.525246
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:00:25    273s] OPERPROF:     Starting CMU at level 3, MEM:3029.3M, EPOCH TIME: 1755129625.527706
[08/13 17:00:25    273s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3029.3M, EPOCH TIME: 1755129625.528667
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:00:25    273s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3029.3M, EPOCH TIME: 1755129625.530526
[08/13 17:00:25    273s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3029.3M, EPOCH TIME: 1755129625.530558
[08/13 17:00:25    273s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3029.3M, EPOCH TIME: 1755129625.530912
[08/13 17:00:25    273s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3029.3MB).
[08/13 17:00:25    273s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.041, MEM:3029.3M, EPOCH TIME: 1755129625.538425
[08/13 17:00:25    273s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3029.3M, EPOCH TIME: 1755129625.538464
[08/13 17:00:25    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.078, REAL:0.078, MEM:3029.3M, EPOCH TIME: 1755129625.616303
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 17:00:25    273s] Summary for sequential cells identification: 
[08/13 17:00:25    273s]   Identified SBFF number: 16
[08/13 17:00:25    273s]   Identified MBFF number: 0
[08/13 17:00:25    273s]   Identified SB Latch number: 0
[08/13 17:00:25    273s]   Identified MB Latch number: 0
[08/13 17:00:25    273s]   Not identified SBFF number: 0
[08/13 17:00:25    273s]   Not identified MBFF number: 0
[08/13 17:00:25    273s]   Not identified SB Latch number: 0
[08/13 17:00:25    273s]   Not identified MB Latch number: 0
[08/13 17:00:25    273s]   Number of sequential cells which are not FFs: 13
[08/13 17:00:25    273s]  Visiting view : nangate_view_setup
[08/13 17:00:25    273s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 17:00:25    273s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 17:00:25    273s]  Visiting view : nangate_view_hold
[08/13 17:00:25    273s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:00:25    273s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:00:25    273s] TLC MultiMap info (StdDelay):
[08/13 17:00:25    273s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 17:00:25    273s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 17:00:25    273s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 17:00:25    273s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 17:00:25    273s]  Setting StdDelay to: 8.5ps
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] Creating Lib Analyzer ...
[08/13 17:00:25    273s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 17:00:25    273s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 17:00:25    273s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:00:25    273s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:34 mem=3035.3M
[08/13 17:00:25    273s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:34 mem=3035.3M
[08/13 17:00:25    273s] Creating Lib Analyzer, finished. 
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (IMPOPT-665):	x_vector_flat[127] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:00:25    273s] Type 'man IMPOPT-665' for more detail.
[08/13 17:00:25    273s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/13 17:00:25    273s] To increase the message display limit, refer to the product command reference manual.
[08/13 17:00:25    273s] #optDebug: fT-S <1 2 3 1 0>
[08/13 17:00:25    273s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2191.6M, totSessionCpu=0:04:34 **
[08/13 17:00:25    273s] *** opt_design -pre_cts ***
[08/13 17:00:25    273s] DRC Margin: user margin 0.0; extra margin 0.2
[08/13 17:00:25    273s] Setup Target Slack: user slack 0; extra slack 0.0
[08/13 17:00:25    273s] Hold Target Slack: user slack 0
[08/13 17:00:25    273s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3035.3M, EPOCH TIME: 1755129625.842805
[08/13 17:00:25    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:00:25    273s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3035.3M, EPOCH TIME: 1755129625.852287
[08/13 17:00:25    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] TimeStamp Deleting Cell Server Begin ...
[08/13 17:00:25    273s] Deleting Lib Analyzer.
[08/13 17:00:25    273s] Multi-VT timing optimization disabled based on library information.
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] TimeStamp Deleting Cell Server End ...
[08/13 17:00:25    273s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 17:00:25    273s] Summary for sequential cells identification: 
[08/13 17:00:25    273s]   Identified SBFF number: 16
[08/13 17:00:25    273s]   Identified MBFF number: 0
[08/13 17:00:25    273s]   Identified SB Latch number: 0
[08/13 17:00:25    273s]   Identified MB Latch number: 0
[08/13 17:00:25    273s]   Not identified SBFF number: 0
[08/13 17:00:25    273s]   Not identified MBFF number: 0
[08/13 17:00:25    273s]   Not identified SB Latch number: 0
[08/13 17:00:25    273s]   Not identified MB Latch number: 0
[08/13 17:00:25    273s]   Number of sequential cells which are not FFs: 13
[08/13 17:00:25    273s]  Visiting view : nangate_view_setup
[08/13 17:00:25    273s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 17:00:25    273s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 17:00:25    273s]  Visiting view : nangate_view_hold
[08/13 17:00:25    273s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:00:25    273s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:00:25    273s] TLC MultiMap info (StdDelay):
[08/13 17:00:25    273s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 17:00:25    273s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 17:00:25    273s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 17:00:25    273s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 17:00:25    273s]  Setting StdDelay to: 8.5ps
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] TimeStamp Deleting Cell Server Begin ...
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] TimeStamp Deleting Cell Server End ...
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] Creating Lib Analyzer ...
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 17:00:25    273s] Summary for sequential cells identification: 
[08/13 17:00:25    273s]   Identified SBFF number: 16
[08/13 17:00:25    273s]   Identified MBFF number: 0
[08/13 17:00:25    273s]   Identified SB Latch number: 0
[08/13 17:00:25    273s]   Identified MB Latch number: 0
[08/13 17:00:25    273s]   Not identified SBFF number: 0
[08/13 17:00:25    273s]   Not identified MBFF number: 0
[08/13 17:00:25    273s]   Not identified SB Latch number: 0
[08/13 17:00:25    273s]   Not identified MB Latch number: 0
[08/13 17:00:25    273s]   Number of sequential cells which are not FFs: 13
[08/13 17:00:25    273s]  Visiting view : nangate_view_setup
[08/13 17:00:25    273s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 17:00:25    273s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 17:00:25    273s]  Visiting view : nangate_view_hold
[08/13 17:00:25    273s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:00:25    273s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:00:25    273s] TLC MultiMap info (StdDelay):
[08/13 17:00:25    273s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 17:00:25    273s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 17:00:25    273s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 17:00:25    273s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 17:00:25    273s]  Setting StdDelay to: 8.5ps
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 17:00:25    273s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 17:00:25    273s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 17:00:25    273s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 17:00:25    273s] 
[08/13 17:00:25    273s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:00:26    273s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:34 mem=3035.3M
[08/13 17:00:26    273s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:34 mem=3035.3M
[08/13 17:00:26    273s] Creating Lib Analyzer, finished. 
[08/13 17:00:26    273s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3035.3M, EPOCH TIME: 1755129626.047790
[08/13 17:00:26    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:26    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:26    273s] All LLGs are deleted
[08/13 17:00:26    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:26    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:26    273s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3035.3M, EPOCH TIME: 1755129626.047824
[08/13 17:00:26    273s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3035.3M, EPOCH TIME: 1755129626.047847
[08/13 17:00:26    273s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3035.3M, EPOCH TIME: 1755129626.047953
[08/13 17:00:26    274s] {MMLU 0 0 43184}
[08/13 17:00:26    274s] ### Creating LA Mngr. totSessionCpu=0:04:34 mem=3035.3M
[08/13 17:00:26    274s] ### Creating LA Mngr, finished. totSessionCpu=0:04:34 mem=3035.3M
[08/13 17:00:26    274s] (I)      ==================== Layers =====================
[08/13 17:00:26    274s] (I)      +-----[08/13 17:00:26    274s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3035.33 MB )
+----+---------+---------+--------+-------+
[08/13 17:00:26    274s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:00:26    274s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:00:26    274s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:00:26    274s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:00:26    274s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:00:26    274s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:00:26    274s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:00:26    274s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:00:26    274s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:00:26    274s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:00:26    274s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:00:26    274s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:00:26    274s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:00:26    274s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:00:26    274s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:00:26    274s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:00:26    274s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:00:26    274s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:00:26    274s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:00:26    274s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:00:26    274s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:00:26    274s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:00:26    274s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:00:26    274s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:00:26    274s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:00:26    274s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:00:26    274s] (I)      Started Import and model ( Curr Mem: 3035.33 MB )
[08/13 17:00:26    274s] (I)      Default pattern map key = top_default.
[08/13 17:00:26    274s] (I)      Number of ignored instance 0
[08/13 17:00:26    274s] (I)      Number of inbound cells 0
[08/13 17:00:26    274s] (I)      Number of opened ILM blockages 0
[08/13 17:00:26    274s] (I)      Number of instances temporarily fixed by detailed placement 0
[08/13 17:00:26    274s] (I)      numMoveCells=35102, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[08/13 17:00:26    274s] (I)      cell height: 2800, count: 35102
[08/13 17:00:26    274s] (I)      Number of nets = 42962 ( 222 ignored )
[08/13 17:00:26    274s] (I)      Read rows... (mem=3065.7M)
[08/13 17:00:26    274s] (I)      Done Read rows (cpu=0.000s, mem=3065.7M)
[08/13 17:00:26    274s] (I)      Identified Clock instances: Flop 4231, Clock buffer/inverter 0, Gate 0, Logic 0
[08/13 17:00:26    274s] (I)      Read module constraints... (mem=3065.7M)
[08/13 17:00:26    274s] (I)      Done Read module constraints (cpu=0.000s, mem=3065.7M)
[08/13 17:00:26    274s] (I)      == Non-default Options ==
[08/13 17:00:26    274s] (I)      Maximum routing layer                              : 10
[08/13 17:00:26    274s] (I)      Buffering-aware routing                            : true
[08/13 17:00:26    274s] (I)      Spread congestion away from blockages              : true
[08/13 17:00:26    274s] (I)      Number of threads                                  : 1
[08/13 17:00:26    274s] (I)      Overflow penalty cost                              : 10
[08/13 17:00:26    274s] (I)      Punch through distance                             : 3946.430000
[08/13 17:00:26    274s] (I)      Source-to-sink ratio                               : 0.300000
[08/13 17:00:26    274s] (I)      Method to set GCell size                           : row
[08/13 17:00:26    274s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 17:00:26    274s] (I)      Use row-based GCell size
[08/13 17:00:26    274s] (I)      Use row-based GCell align
[08/13 17:00:26    274s] (I)      layer 0 area = 0
[08/13 17:00:26    274s] (I)      layer 1 area = 0
[08/13 17:00:26    274s] (I)      layer 2 area = 0
[08/13 17:00:26    274s] (I)      layer 3 area = 0
[08/13 17:00:26    274s] (I)      layer 4 area = 0
[08/13 17:00:26    274s] (I)      layer 5 area = 0
[08/13 17:00:26    274s] (I)      layer 6 area = 0
[08/13 17:00:26    274s] (I)      layer 7 area = 0
[08/13 17:00:26    274s] (I)      layer 8 area = 0
[08/13 17:00:26    274s] (I)      layer 9 area = 0
[08/13 17:00:26    274s] (I)      GCell unit size   : 2800
[08/13 17:00:26    274s] (I)      GCell multiplier  : 1
[08/13 17:00:26    274s] (I)      GCell row height  : 2800
[08/13 17:00:26    274s] (I)      Actual row height : 2800
[08/13 17:00:26    274s] (I)      GCell align ref   : 20140 20160
[08/13 17:00:26    274s] [NR-eGR] Track table information for default rule: 
[08/13 17:00:26    274s] [NR-eGR] metal1 has single uniform track structure
[08/13 17:00:26    274s] [NR-eGR] metal2 has single uniform track structure
[08/13 17:00:26    274s] [NR-eGR] metal3 has single uniform track structure
[08/13 17:00:26    274s] [NR-eGR] metal4 has single uniform track structure
[08/13 17:00:26    274s] [NR-eGR] metal5 has single uniform track structure
[08/13 17:00:26    274s] [NR-eGR] metal6 has single uniform track structure
[08/13 17:00:26    274s] [NR-eGR] metal7 has single uniform track structure
[08/13 17:00:26    274s] [NR-eGR] metal8 has single uniform track structure
[08/13 17:00:26    274s] [NR-eGR] metal9 has single uniform track structure
[08/13 17:00:26    274s] [NR-eGR] metal10 has single uniform track structure
[08/13 17:00:26    274s] (I)      ============== Default via ===============
[08/13 17:00:26    274s] (I)      +---+------------------+-----------------+
[08/13 17:00:26    274s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 17:00:26    274s] (I)      +---+------------------+-----------------+
[08/13 17:00:26    274s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 17:00:26    274s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 17:00:26    274s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 17:00:26    274s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 17:00:26    274s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 17:00:26    274s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 17:00:26    274s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 17:00:26    274s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 17:00:26    274s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 17:00:26    274s] (I)      +---+------------------+-----------------+
[08/13 17:00:26    274s] [NR-eGR] Read 23728 PG shapes
[08/13 17:00:26    274s] [NR-eGR] Read 0 clock shapes
[08/13 17:00:26    274s] [NR-eGR] Read 0 other shapes
[08/13 17:00:26    274s] [NR-eGR] #Routing Blockages  : 0
[08/13 17:00:26    274s] [NR-eGR] #Instance Blockages : 0
[08/13 17:00:26    274s] [NR-eGR] #PG Blockages       : 23728
[08/13 17:00:26    274s] [NR-eGR] #Halo Blockages     : 0
[08/13 17:00:26    274s] [NR-eGR] #Boundary Blockages : 0
[08/13 17:00:26    274s] [NR-eGR] #Clock Blockages    : 0
[08/13 17:00:26    274s] [NR-eGR] #Other Blockages    : 0
[08/13 17:00:26    274s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 17:00:26    274s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 17:00:26    274s] [NR-eGR] Read 42962 nets ( ignored 0 )
[08/13 17:00:26    274s] (I)      early_global_route_priority property id does not exist.
[08/13 17:00:26    274s] (I)      Read Num Blocks=23728  Num Prerouted Wires=0  Num CS=0
[08/13 17:00:26    274s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 17:00:26    274s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 0
[08/13 17:00:26    274s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 17:00:26    274s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 0
[08/13 17:00:26    274s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 17:00:26    274s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 17:00:26    274s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 17:00:26    274s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 17:00:26    274s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 17:00:26    274s] (I)      Number of ignored nets                =      0
[08/13 17:00:26    274s] (I)      Number of connected nets              =      0
[08/13 17:00:26    274s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 17:00:26    274s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/13 17:00:26    274s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 17:00:26    274s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 17:00:26    274s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 17:00:26    274s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 17:00:26    274s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 17:00:26    274s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 17:00:26    274s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 17:00:26    274s] (I)      Constructing bin map
[08/13 17:00:26    274s] (I)      Initialize bin information with width=5600 height=5600
[08/13 17:00:26    274s] (I)      Done constructing bin map
[08/13 17:00:26    274s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/13 17:00:26    274s] (I)      Ndr track 0 does not exist
[08/13 17:00:26    274s] (I)      ---------------------Grid Graph Info--------------------
[08/13 17:00:26    274s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 17:00:26    274s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 17:00:26    274s] (I)      Site width          :   380  (dbu)
[08/13 17:00:26    274s] (I)      Row height          :  2800  (dbu)
[08/13 17:00:26    274s] (I)      GCell row height    :  2800  (dbu)
[08/13 17:00:26    274s] (I)      GCell width         :  2800  (dbu)
[08/13 17:00:26    274s] (I)      GCell height        :  2800  (dbu)
[08/13 17:00:26    274s] (I)      Grid                :   248   246    10
[08/13 17:00:26    274s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 17:00:26    274s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 17:00:26    274s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 17:00:26    274s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 17:00:26    274s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 17:00:26    274s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 17:00:26    274s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 17:00:26    274s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 17:00:26    274s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 17:00:26    274s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 17:00:26    274s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 17:00:26    274s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 17:00:26    274s] (I)      --------------------------------------------------------
[08/13 17:00:26    274s] 
[08/13 17:00:26    274s] [NR-eGR] ============ Routing rule table ============
[08/13 17:00:26    274s] [NR-eGR] Rule id: 0  Nets: 42962
[08/13 17:00:26    274s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 17:00:26    274s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 17:00:26    274s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 17:00:26    274s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:00:26    274s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:00:26    274s] [NR-eGR] ========================================
[08/13 17:00:26    274s] [NR-eGR] 
[08/13 17:00:26    274s] (I)      =============== Blocked Tracks ===============
[08/13 17:00:26    274s] (I)      +-------+---------+----------+---------------+
[08/13 17:00:26    274s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 17:00:26    274s] (I)      +-------+---------+----------+---------------+
[08/13 17:00:26    274s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 17:00:26    274s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 17:00:26    274s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 17:00:26    274s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 17:00:26    274s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 17:00:26    274s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 17:00:26    274s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 17:00:26    274s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 17:00:26    274s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 17:00:26    274s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 17:00:26    274s] (I)      +-------+---------+----------+---------------+
[08/13 17:00:26    274s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.16 sec, Curr Mem: 3076.20 MB )
[08/13 17:00:26    274s] (I)      Reset routing kernel
[08/13 17:00:26    274s] (I)      Started Global Routing ( Curr Mem: 3076.20 MB )
[08/13 17:00:26    274s] (I)      totalPins=143934  totalGlobalPin=136979 (95.17%)
[08/13 17:00:26    274s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 17:00:26    274s] (I)      #blocked areas for congestion spreading : 0
[08/13 17:00:26    274s] (I)      
[08/13 17:00:26    274s] (I)      ============  Phase 1a Route ============
[08/13 17:00:26    274s] [NR-eGR] Layer group 1: route 42962 net(s) in layer range [2, 10]
[08/13 17:00:26    274s] (I)      Usage: 287382 = (135531 H, 151851 V) = (13.05% H, 13.07% V) = (1.897e+05um H, 2.126e+05um V)
[08/13 17:00:26    274s] (I)      
[08/13 17:00:26    274s] (I)      ============  Phase 1b Route ============
[08/13 17:00:26    274s] (I)      Usage: 287382 = (135531 H, 151851 V) = (13.05% H, 13.07% V) = (1.897e+05um H, 2.126e+05um V)
[08/13 17:00:26    274s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 4.023348e+05um
[08/13 17:00:26    274s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[08/13 17:00:26    274s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 17:00:26    274s] (I)      
[08/13 17:00:26    274s] (I)      ============  Phase 1c Route ============
[08/13 17:00:26    274s] (I)      Usage: 287382 = (135531 H, 151851 V) = (13.05% H, 13.07% V) = (1.897e+05um H, 2.126e+05um V)
[08/13 17:00:26    274s] (I)      
[08/13 17:00:26    274s] (I)      ============  Phase 1d Route ============
[08/13 17:00:26    274s] (I)      Usage: 287382 = (135531 H, 151851 V) = (13.05% H, 13.07% V) = (1.897e+05um H, 2.126e+05um V)
[08/13 17:00:26    274s] (I)      
[08/13 17:00:26    274s] (I)      ============  Phase 1e Route ============
[08/13 17:00:26    274s] (I)      Usage: 287382 = (135531 H, 151851 V) = (13.05% H, 13.07% V) = (1.897e+05um H, 2.126e+05um V)
[08/13 17:00:26    274s] (I)      
[08/13 17:00:26    274s] (I)      ============  Phase 1l Route ============
[08/13 17:00:26    274s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 4.023348e+05um
[08/13 17:00:26    274s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 17:00:26    274s] (I)      Layer  2:     438322    131972       110           0      447705    ( 0.00%) 
[08/13 17:00:26    274s] (I)      Layer  3:     600760    142596         2           0      607620    ( 0.00%) 
[08/13 17:00:26    274s] (I)      Layer  4:     296037     69439        12           0      303800    ( 0.00%) 
[08/13 17:00:26    274s] (I)      Layer  5:     296957     18753         0           0      303810    ( 0.00%) 
[08/13 17:00:26    274s] (I)      Layer  6:     293438     25888         0           0      303800    ( 0.00%) 
[08/13 17:00:26    274s] (I)      Layer  7:      94158       410         0        3768       97502    ( 3.72%) 
[08/13 17:00:26    274s] (I)      Layer  8:      90268       273         0        9277       91990    ( 9.16%) 
[08/13 17:00:26    274s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 17:00:26    274s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 17:00:26    274s] (I)      Total:       2197310    389331       124       41726     2231342    ( 1.84%) 
[08/13 17:00:26    274s] (I)      
[08/13 17:00:26    274s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 17:00:26    274s] [NR-eGR]                        OverCon           OverCon            
[08/13 17:00:26    274s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 17:00:26    274s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/13 17:00:26    274s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:00:26    274s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:26    274s] [NR-eGR]  metal2 ( 2)        94( 0.15%)         1( 0.00%)   ( 0.16%) 
[08/13 17:00:26    274s] [NR-eGR]  metal3 ( 3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:26    274s] [NR-eGR]  metal4 ( 4)        12( 0.02%)         0( 0.00%)   ( 0.02%) 
[08/13 17:00:26    274s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:26    274s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:26    274s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:26    274s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:26    274s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:26    274s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:26    274s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:00:26    274s] [NR-eGR]        Total       107( 0.02%)         1( 0.00%)   ( 0.02%) 
[08/13 17:00:26    274s] [NR-eGR] 
[08/13 17:00:26    274s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 3088.20 MB )
[08/13 17:00:26    274s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 17:00:26    274s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 17:00:26    274s] (I)      ============= Track Assignment ============
[08/13 17:00:26    274s] (I)      Started Track Assignment (1T) ( Curr Mem: 3088.20 MB )
[08/13 17:00:26    274s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/13 17:00:26    274s] (I)      Run Multi-thread track assignment
[08/13 17:00:26    274s] (I)      Finished Track Assignment (1T) ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 3088.20 MB )
[08/13 17:00:26    274s] (I)      Started Export ( Curr Mem: 3088.20 MB )
[08/13 17:00:26    274s] [NR-eGR]                  Length (um)    Vias 
[08/13 17:00:26    274s] [NR-eGR] -------------------------------------
[08/13 17:00:26    274s] [NR-eGR]  metal1   (1H)             0  143934 
[08/13 17:00:26    274s] [NR-eGR]  metal2   (2V)        111097  179284 
[08/13 17:00:26    274s] [NR-eGR]  metal3   (3H)        173459   59164 
[08/13 17:00:26    274s] [NR-eGR]  metal4   (4V)         90052    6961 
[08/13 17:00:26    274s] [NR-eGR]  metal5   (5H)         23667    5368 
[08/13 17:00:26    274s] [NR-eGR]  metal6   (6V)         36339     112 
[08/13 17:00:26    274s] [NR-eGR]  metal7   (7H)           541      40 
[08/13 17:00:26    274s] [NR-eGR]  metal8   (8V)           386       0 
[08/13 17:00:26    274s] [NR-eGR]  metal9   (9H)             0       0 
[08/13 17:00:26    274s] [NR-eGR]  metal10  (10V)            0       0 
[08/13 17:00:26    274s] [NR-eGR] -------------------------------------
[08/13 17:00:26    274s] [NR-eGR]           Total       435542  394863 
[08/13 17:00:26    274s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:00:26    274s] [NR-eGR] Total half perimeter of net bounding box: 455644um
[08/13 17:00:26    274s] [NR-eGR] Total length: 435542um, number of vias: 394863
[08/13 17:00:26    274s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:00:26    274s] [NR-eGR] Total eGR-routed clock nets wire length: 14233um, number of vias: 13187
[08/13 17:00:26    274s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:00:27    275s] (I)      Finished Export ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 3078.68 MB )
[08/13 17:00:27    275s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.03 sec, Real: 1.06 sec, Curr Mem: 3078.68 MB )
[08/13 17:00:27    275s] (I)      ======================================= Runtime Summary ========================================
[08/13 17:00:27    275s] (I)       Step                                             %       Start      Finish      Real       CPU 
[08/13 17:00:27    275s] (I)      ------------------------------------------------------------------------------------------------
[08/13 17:00:27    275s] (I)       Early Global Route kernel                  100.00%  373.37 sec  374.43 sec  1.06 sec  1.03 sec 
[08/13 17:00:27    275s] (I)       +-Import and model                          14.78%  373.38 sec  373.53 sec  0.16 sec  0.14 sec 
[08/13 17:00:27    275s] (I)       | +-Create place DB                          7.54%  373.38 sec  373.46 sec  0.08 sec  0.08 sec 
[08/13 17:00:27    275s] (I)       | | +-Import place data                      7.54%  373.38 sec  373.46 sec  0.08 sec  0.08 sec 
[08/13 17:00:27    275s] (I)       | | | +-Read instances and placement         1.65%  373.38 sec  373.39 sec  0.02 sec  0.02 sec 
[08/13 17:00:27    275s] (I)       | | | +-Read nets                            4.98%  373.39 sec  373.45 sec  0.05 sec  0.05 sec 
[08/13 17:00:27    275s] (I)       | +-Create route DB                          5.73%  373.46 sec  373.52 sec  0.06 sec  0.05 sec 
[08/13 17:00:27    275s] (I)       | | +-Import route data (1T)                 5.71%  373.46 sec  373.52 sec  0.06 sec  0.05 sec 
[08/13 17:00:27    275s] (I)       | | | +-Read blockages ( Layer 2-10 )        0.94%  373.47 sec  373.48 sec  0.01 sec  0.01 sec 
[08/13 17:00:27    275s] (I)       | | | | +-Read routing blockages             0.00%  373.47 sec  373.47 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | | | +-Read instance blockages            0.32%  373.47 sec  373.47 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | | | +-Read PG blockages                  0.17%  373.47 sec  373.47 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | | | +-Read clock blockages               0.06%  373.47 sec  373.48 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | | | +-Read other blockages               0.04%  373.48 sec  373.48 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | | | +-Read halo blockages                0.03%  373.48 sec  373.48 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | | | +-Read boundary cut boxes            0.00%  373.48 sec  373.48 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | | +-Read blackboxes                      0.00%  373.48 sec  373.48 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | | +-Read prerouted                       0.12%  373.48 sec  373.48 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | | +-Read unlegalized nets                0.28%  373.48 sec  373.48 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | | +-Read nets                            0.73%  373.48 sec  373.49 sec  0.01 sec  0.01 sec 
[08/13 17:00:27    275s] (I)       | | | +-Set up via pillars                   0.04%  373.49 sec  373.49 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | | +-Initialize 3D grid graph             0.12%  373.50 sec  373.50 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | | +-Model blockage capacity              1.36%  373.50 sec  373.51 sec  0.01 sec  0.01 sec 
[08/13 17:00:27    275s] (I)       | | | | +-Initialize 3D capacity             1.24%  373.50 sec  373.51 sec  0.01 sec  0.01 sec 
[08/13 17:00:27    275s] (I)       | +-Read aux data                            0.43%  373.52 sec  373.52 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | +-Others data preparation                  0.22%  373.52 sec  373.52 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | +-Create route kernel                      0.59%  373.52 sec  373.53 sec  0.01 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       +-Global Routing                            24.45%  373.53 sec  373.79 sec  0.26 sec  0.25 sec 
[08/13 17:00:27    275s] (I)       | +-Initialization                           1.08%  373.53 sec  373.54 sec  0.01 sec  0.01 sec 
[08/13 17:00:27    275s] (I)       | +-Net group 1                             21.34%  373.54 sec  373.77 sec  0.23 sec  0.23 sec 
[08/13 17:00:27    275s] (I)       | | +-Generate topology                      3.08%  373.54 sec  373.58 sec  0.03 sec  0.03 sec 
[08/13 17:00:27    275s] (I)       | | +-Phase 1a                               5.42%  373.58 sec  373.64 sec  0.06 sec  0.06 sec 
[08/13 17:00:27    275s] (I)       | | | +-Pattern routing (1T)                 4.37%  373.58 sec  373.63 sec  0.05 sec  0.05 sec 
[08/13 17:00:27    275s] (I)       | | | +-Add via demand to 2D                 0.99%  373.63 sec  373.64 sec  0.01 sec  0.01 sec 
[08/13 17:00:27    275s] (I)       | | +-Phase 1b                               0.03%  373.64 sec  373.64 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | +-Phase 1c                               0.00%  373.64 sec  373.64 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | +-Phase 1d                               0.00%  373.64 sec  373.64 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | +-Phase 1e                               0.12%  373.64 sec  373.64 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | | +-Route legalization                   0.11%  373.64 sec  373.64 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | | | +-Legalize Reach Aware Violations    0.10%  373.64 sec  373.64 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | | +-Phase 1l                              12.10%  373.64 sec  373.77 sec  0.13 sec  0.13 sec 
[08/13 17:00:27    275s] (I)       | | | +-Layer assignment (1T)               11.87%  373.64 sec  373.77 sec  0.13 sec  0.13 sec 
[08/13 17:00:27    275s] (I)       | +-Clean cong LA                            0.00%  373.77 sec  373.77 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       +-Export 3D cong map                         0.74%  373.79 sec  373.80 sec  0.01 sec  0.01 sec 
[08/13 17:00:27    275s] (I)       | +-Export 2D cong map                       0.07%  373.80 sec  373.80 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       +-Extract Global 3D Wires                    0.47%  373.80 sec  373.80 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       +-Track Assignment (1T)                     28.65%  373.81 sec  374.11 sec  0.30 sec  0.30 sec 
[08/13 17:00:27    275s] (I)       | +-Initialization                           0.15%  373.81 sec  373.81 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       | +-Track Assignment Kernel                 28.06%  373.81 sec  374.10 sec  0.30 sec  0.30 sec 
[08/13 17:00:27    275s] (I)       | +-Free Memory                              0.01%  374.11 sec  374.11 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)       +-Export                                    30.24%  374.11 sec  374.43 sec  0.32 sec  0.32 sec 
[08/13 17:00:27    275s] (I)       | +-Export DB wires                         10.59%  374.11 sec  374.22 sec  0.11 sec  0.11 sec 
[08/13 17:00:27    275s] (I)       | | +-Export all nets                        8.15%  374.11 sec  374.20 sec  0.09 sec  0.09 sec 
[08/13 17:00:27    275s] (I)       | | +-Set wire vias                          2.01%  374.20 sec  374.22 sec  0.02 sec  0.02 sec 
[08/13 17:00:27    275s] (I)       | +-Report wirelength                        3.34%  374.22 sec  374.26 sec  0.04 sec  0.04 sec 
[08/13 17:00:27    275s] (I)       | +-Update net boxes                         4.69%  374.26 sec  374.31 sec  0.05 sec  0.05 sec 
[08/13 17:00:27    275s] (I)       | +-Update timing                           11.60%  374.31 sec  374.43 sec  0.12 sec  0.12 sec 
[08/13 17:00:27    275s] (I)       +-Postprocess design                         0.01%  374.43 sec  374.43 sec  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)      ====================== Summary by functions ======================
[08/13 17:00:27    275s] (I)       Lv  Step                                   %      Real       CPU 
[08/13 17:00:27    275s] (I)      ------------------------------------------------------------------
[08/13 17:00:27    275s] (I)        0  Early Global Route kernel        100.00%  1.06 sec  1.03 sec 
[08/13 17:00:27    275s] (I)        1  Export                            30.24%  0.32 sec  0.32 sec 
[08/13 17:00:27    275s] (I)        1  Track Assignment (1T)             28.65%  0.30 sec  0.30 sec 
[08/13 17:00:27    275s] (I)        1  Global Routing                    24.45%  0.26 sec  0.25 sec 
[08/13 17:00:27    275s] (I)        1  Import and model                  14.78%  0.16 sec  0.14 sec 
[08/13 17:00:27    275s] (I)        1  Export 3D cong map                 0.74%  0.01 sec  0.01 sec 
[08/13 17:00:27    275s] (I)        1  Extract Global 3D Wires            0.47%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        1  Postprocess design                 0.01%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        2  Track Assignment Kernel           28.06%  0.30 sec  0.30 sec 
[08/13 17:00:27    275s] (I)        2  Net group 1                       21.34%  0.23 sec  0.23 sec 
[08/13 17:00:27    275s] (I)        2  Update timing                     11.60%  0.12 sec  0.12 sec 
[08/13 17:00:27    275s] (I)        2  Export DB wires                   10.59%  0.11 sec  0.11 sec 
[08/13 17:00:27    275s] (I)        2  Create place DB                    7.54%  0.08 sec  0.08 sec 
[08/13 17:00:27    275s] (I)        2  Create route DB                    5.73%  0.06 sec  0.05 sec 
[08/13 17:00:27    275s] (I)        2  Update net boxes                   4.69%  0.05 sec  0.05 sec 
[08/13 17:00:27    275s] (I)        2  Report wirelength                  3.34%  0.04 sec  0.04 sec 
[08/13 17:00:27    275s] (I)        2  Initialization                     1.22%  0.01 sec  0.01 sec 
[08/13 17:00:27    275s] (I)        2  Create route kernel                0.59%  0.01 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        2  Read aux data                      0.43%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        2  Others data preparation            0.22%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        2  Export 2D cong map                 0.07%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        3  Phase 1l                          12.10%  0.13 sec  0.13 sec 
[08/13 17:00:27    275s] (I)        3  Export all nets                    8.15%  0.09 sec  0.09 sec 
[08/13 17:00:27    275s] (I)        3  Import place data                  7.54%  0.08 sec  0.08 sec 
[08/13 17:00:27    275s] (I)        3  Import route data (1T)             5.71%  0.06 sec  0.05 sec 
[08/13 17:00:27    275s] (I)        3  Phase 1a                           5.42%  0.06 sec  0.06 sec 
[08/13 17:00:27    275s] (I)        3  Generate topology                  3.08%  0.03 sec  0.03 sec 
[08/13 17:00:27    275s] (I)        3  Set wire vias                      2.01%  0.02 sec  0.02 sec 
[08/13 17:00:27    275s] (I)        3  Phase 1e                           0.12%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        3  Phase 1b                           0.03%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        4  Layer assignment (1T)             11.87%  0.13 sec  0.13 sec 
[08/13 17:00:27    275s] (I)        4  Read nets                          5.71%  0.06 sec  0.06 sec 
[08/13 17:00:27    275s] (I)        4  Pattern routing (1T)               4.37%  0.05 sec  0.05 sec 
[08/13 17:00:27    275s] (I)        4  Read instances and placement       1.65%  0.02 sec  0.02 sec 
[08/13 17:00:27    275s] (I)        4  Model blockage capacity            1.36%  0.01 sec  0.01 sec 
[08/13 17:00:27    275s] (I)        4  Add via demand to 2D               0.99%  0.01 sec  0.01 sec 
[08/13 17:00:27    275s] (I)        4  Read blockages ( Layer 2-10 )      0.94%  0.01 sec  0.01 sec 
[08/13 17:00:27    275s] (I)        4  Read unlegalized nets              0.28%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        4  Read prerouted                     0.12%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        4  Initialize 3D grid graph           0.12%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        4  Route legalization                 0.11%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        4  Set up via pillars                 0.04%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        5  Initialize 3D capacity             1.24%  0.01 sec  0.01 sec 
[08/13 17:00:27    275s] (I)        5  Read instance blockages            0.32%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        5  Read PG blockages                  0.17%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        5  Legalize Reach Aware Violations    0.10%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        5  Read clock blockages               0.06%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        5  Read other blockages               0.04%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        5  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[08/13 17:00:27    275s] {MMLU 0 0 43184}
[08/13 17:00:27    275s] ### Creating LA Mngr. totSessionCpu=0:04:35 mem=3078.7M
[08/13 17:00:27    275s] 
[08/13 17:00:27    275s] Trim Metal Layers:
[08/13 17:00:27    275s] LayerId::1 widthSet size::1
[08/13 17:00:27    275s] LayerId::2 widthSet size::1
[08/13 17:00:27    275s] LayerId::3 widthSet size::1
[08/13 17:00:27    275s] LayerId::4 widthSet size::1
[08/13 17:00:27    275s] LayerId::5 widthSet size::1
[08/13 17:00:27    275s] LayerId::6 widthSet size::1
[08/13 17:00:27    275s] LayerId::7 widthSet size::1
[08/13 17:00:27    275s] LayerId::8 widthSet size::1
[08/13 17:00:27    275s] LayerId::9 widthSet size::1
[08/13 17:00:27    275s] LayerId::10 widthSet size::1
[08/13 17:00:27    275s] eee: pegSigSF::1.070000
[08/13 17:00:27    275s] Updating RC grid for preRoute extraction ...
[08/13 17:00:27    275s] Initializing multi-corner resistance tables ...
[08/13 17:00:27    275s] eee: l::1 avDens::0.093625 usedTrk::5617.510070 availTrk::60000.000000 sigTrk::5617.510070
[08/13 17:00:27    275s] eee: l::2 avDens::0.188610 usedTrk::7935.531782 availTrk::42073.684211 sigTrk::7935.531782
[08/13 17:00:27    275s] eee: l::3 avDens::0.216609 usedTrk::12390.034582 availTrk::57200.000000 sigTrk::12390.034582
[08/13 17:00:27    275s] eee: l::4 avDens::0.225735 usedTrk::6433.439505 availTrk::28500.000000 sigTrk::6433.439505
[08/13 17:00:27    275s] eee: l::5 avDens::0.063080 usedTrk::1690.531425 availTrk::26800.000000 sigTrk::1690.531425
[08/13 17:00:27    275s] eee: l::6 avDens::0.099833 usedTrk::2595.668925 availTrk::26000.000000 sigTrk::2595.668925
[08/13 17:00:27    275s] eee: l::7 avDens::0.028632 usedTrk::38.653571 availTrk::1350.000000 sigTrk::38.653571
[08/13 17:00:27    275s] eee: l::8 avDens::0.038466 usedTrk::27.567500 availTrk::716.666667 sigTrk::27.567500
[08/13 17:00:27    275s] eee: l::9 avDens::0.243053 usedTrk::159.503323 availTrk::656.250000 sigTrk::159.503323
[08/13 17:00:27    275s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 17:00:27    275s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:00:27    275s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.264882 uaWl=0.991529 uaWlH=0.338514 aWlH=0.008149 lMod=0 pMax=0.862600 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.362069 siPrev=0 viaL=0.000000 crit=0.015212 shortMod=0.076061 fMod=0.003803 
[08/13 17:00:27    275s] ### Creating LA Mngr, finished. totSessionCpu=0:04:35 mem=3078.7M
[08/13 17:00:27    275s] Extraction called for design 'top' of instances=35102 and nets=43186 using extraction engine 'pre_route' .
[08/13 17:00:27    275s] pre_route RC Extraction called for design top.
[08/13 17:00:27    275s] RC Extraction called in multi-corner(1) mode.
[08/13 17:00:27    275s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/13 17:00:27    275s] Type 'man IMPEXT-6197' for more detail.
[08/13 17:00:27    275s] RCMode: PreRoute
[08/13 17:00:27    275s]       RC Corner Indexes            0   
[08/13 17:00:27    275s] Capacitance Scaling Factor   : 1.00000 
[08/13 17:00:27    275s] Resistance Scaling Factor    : 1.00000 
[08/13 17:00:27    275s] Clock Cap. Scaling Factor    : 1.00000 
[08/13 17:00:27    275s] Clock Res. Scaling Factor    : 1.00000 
[08/13 17:00:27    275s] Shrink Factor                : 1.00000
[08/13 17:00:27    275s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/13 17:00:27    275s] 
[08/13 17:00:27    275s] Trim Metal Layers:
[08/13 17:00:27    275s] LayerId::1 widthSet size::1
[08/13 17:00:27    275s] LayerId::2 widthSet size::1
[08/13 17:00:27    275s] LayerId::3 widthSet size::1
[08/13 17:00:27    275s] LayerId::4 widthSet size::1
[08/13 17:00:27    275s] LayerId::5 widthSet size::1
[08/13 17:00:27    275s] LayerId::6 widthSet size::1
[08/13 17:00:27    275s] LayerId::7 widthSet size::1
[08/13 17:00:27    275s] LayerId::8 widthSet size::1
[08/13 17:00:27    275s] LayerId::9 widthSet size::1
[08/13 17:00:27    275s] LayerId::10 widthSet size::1
[08/13 17:00:27    275s] eee: pegSigSF::1.070000
[08/13 17:00:27    275s] Updating RC grid for preRoute extraction ...
[08/13 17:00:27    275s] Initializing multi-corner resistance tables ...
[08/13 17:00:27    275s] eee: l::1 avDens::0.093625 usedTrk::5617.510070 availTrk::60000.000000 sigTrk::5617.510070
[08/13 17:00:27    275s] eee: l::2 avDens::0.188610 usedTrk::7935.531782 availTrk::42073.684211 sigTrk::7935.531782
[08/13 17:00:27    275s] eee: l::3 avDens::0.216609 usedTrk::12390.034582 availTrk::57200.000000 sigTrk::12390.034582
[08/13 17:00:27    275s] eee: l::4 avDens::0.225735 usedTrk::6433.439505 availTrk::28500.000000 sigTrk::6433.439505
[08/13 17:00:27    275s] eee: l::5 avDens::0.063080 usedTrk::1690.531425 availTrk::26800.000000 sigTrk::1690.531425
[08/13 17:00:27    275s] eee: l::6 avDens::0.099833 usedTrk::2595.668925 availTrk::26000.000000 sigTrk::2595.668925
[08/13 17:00:27    275s] eee: l::7 avDens::0.028632 usedTrk::38.653571 availTrk::1350.000000 sigTrk::38.653571
[08/13 17:00:27    275s] eee: l::8 avDens::0.038466 usedTrk::27.567500 availTrk::716.666667 sigTrk::27.567500
[08/13 17:00:27    275s] eee: l::9 avDens::0.243053 usedTrk::159.503323 availTrk::656.250000 sigTrk::159.503323
[08/13 17:00:27    275s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 17:00:27    275s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:00:27    275s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.264882 uaWl=0.991529 uaWlH=0.338514 aWlH=0.008149 lMod=0 pMax=0.862600 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.362069 siPrev=0 viaL=0.000000 crit=0.015212 shortMod=0.076061 fMod=0.003803 
[08/13 17:00:27    275s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3078.680M)
[08/13 17:00:27    275s] All LLGs are deleted
[08/13 17:00:27    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:27    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:27    275s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3078.7M, EPOCH TIME: 1755129627.587328
[08/13 17:00:27    275s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3078.7M, EPOCH TIME: 1755129627.587389
[08/13 17:00:27    275s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3078.7M, EPOCH TIME: 1755129627.593594
[08/13 17:00:27    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:27    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:27    275s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3078.7M, EPOCH TIME: 1755129627.594349
[08/13 17:00:27    275s] Max number of tech site patterns supported in site array is 256.
[08/13 17:00:27    275s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:00:27    275s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3078.7M, EPOCH TIME: 1755129627.597843
[08/13 17:00:27    275s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:00:27    275s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 17:00:27    275s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:3078.7M, EPOCH TIME: 1755129627.603570
[08/13 17:00:27    275s] Fast DP-INIT is on for default
[08/13 17:00:27    275s] Atter site array init, number of instance map data is 0.
[08/13 17:00:27    275s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:3078.7M, EPOCH TIME: 1755129627.608691
[08/13 17:00:27    275s] 
[08/13 17:00:27    275s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:00:27    275s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:3078.7M, EPOCH TIME: 1755129627.613303
[08/13 17:00:27    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:27    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:27    275s] Starting delay calculation for Setup views
[08/13 17:00:27    275s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 17:00:27    275s] #################################################################################
[08/13 17:00:27    275s] # Design Stage: PreRoute
[08/13 17:00:27    275s] # Design Name: top
[08/13 17:00:27    275s] # Design Mode: 45nm
[08/13 17:00:27    275s] # Analysis Mode: MMMC Non-OCV 
[08/13 17:00:27    275s] # Parasitics Mode: No SPEF/RCDB 
[08/13 17:00:27    275s] # Signoff Settings: SI Off 
[08/13 17:00:27    275s] #################################################################################
[08/13 17:00:28    276s] Calculate delays in BcWc mode...
[08/13 17:00:28    276s] Topological Sorting (REAL = 0:00:00.0, MEM = 3076.7M, InitMEM = 3076.7M)
[08/13 17:00:28    276s] Start delay calculation (fullDC) (1 T). (MEM=3076.68)
[08/13 17:00:28    276s] End AAE Lib Interpolated Model. (MEM=3088.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:00:32    280s] Total number of fetched objects 45066
[08/13 17:00:32    280s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 17:00:32    280s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 17:00:32    280s] End delay calculation. (MEM=3110.35 CPU=0:00:03.1 REAL=0:00:03.0)
[08/13 17:00:32    280s] End delay calculation (fullDC). (MEM=3110.35 CPU=0:00:03.9 REAL=0:00:04.0)
[08/13 17:00:32    280s] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 3110.4M) ***
[08/13 17:00:33    280s] *** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:04:41 mem=3110.4M)
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s] ------------------------------------------------------------------
[08/13 17:00:33    281s]              Initial Summary
[08/13 17:00:33    281s] ------------------------------------------------------------------
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s] Setup views included:
[08/13 17:00:33    281s]  nangate_view_setup 
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s] +--------------------+---------+
[08/13 17:00:33    281s] |     Setup mode     |   all   |
[08/13 17:00:33    281s] +--------------------+---------+
[08/13 17:00:33    281s] |           WNS (ns):| -0.003  |
[08/13 17:00:33    281s] |           TNS (ns):| -0.017  |
[08/13 17:00:33    281s] |    Violating Paths:|   16    |
[08/13 17:00:33    281s] |          All Paths:|  8592   |
[08/13 17:00:33    281s] +--------------------+---------+
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s] +----------------+-------------------------------+------------------+
[08/13 17:00:33    281s] |                |              Real             |       Total      |
[08/13 17:00:33    281s] |    DRVs        +------------------+------------+------------------|
[08/13 17:00:33    281s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/13 17:00:33    281s] +----------------+------------------+------------+------------------+
[08/13 17:00:33    281s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/13 17:00:33    281s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/13 17:00:33    281s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/13 17:00:33    281s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/13 17:00:33    281s] +----------------+------------------+------------+------------------+
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3126.4M, EPOCH TIME: 1755129633.446159
[08/13 17:00:33    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:00:33    281s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3126.4M, EPOCH TIME: 1755129633.456613
[08/13 17:00:33    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s] Density: 70.035%
[08/13 17:00:33    281s] ------------------------------------------------------------------
[08/13 17:00:33    281s] **opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2214.1M, totSessionCpu=0:04:41 **
[08/13 17:00:33    281s] *** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:04:41.4/0:16:33.2 (0.3), mem = 3041.4M
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s] =============================================================================================
[08/13 17:00:33    281s]  Step TAT Report : InitOpt #1 / place_opt_design #2                             21.18-s099_1
[08/13 17:00:33    281s] =============================================================================================
[08/13 17:00:33    281s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:00:33    281s] ---------------------------------------------------------------------------------------------
[08/13 17:00:33    281s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:33    281s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:05.9 /  0:00:05.9    1.0
[08/13 17:00:33    281s] [ DrvReport              ]      1   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:00:33    281s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:33    281s] [ LibAnalyzerInit        ]      2   0:00:00.4  (   4.5 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 17:00:33    281s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:33    281s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:33    281s] [ EarlyGlobalRoute       ]      1   0:00:01.1  (  13.3 % )     0:00:01.1 /  0:00:01.0    1.0
[08/13 17:00:33    281s] [ ExtractRC              ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:00:33    281s] [ TimingUpdate           ]      1   0:00:00.7  (   8.6 % )     0:00:05.5 /  0:00:05.5    1.0
[08/13 17:00:33    281s] [ FullDelayCalc          ]      1   0:00:04.8  (  59.7 % )     0:00:04.8 /  0:00:04.8    1.0
[08/13 17:00:33    281s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/13 17:00:33    281s] [ MISC                   ]          0:00:00.4  (   5.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 17:00:33    281s] ---------------------------------------------------------------------------------------------
[08/13 17:00:33    281s]  InitOpt #1 TOTAL                   0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:08.0    1.0
[08/13 17:00:33    281s] ---------------------------------------------------------------------------------------------
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s] ** INFO : this run is activating medium effort placeOptDesign flow
[08/13 17:00:33    281s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:00:33    281s] ### Creating PhyDesignMc. totSessionCpu=0:04:41 mem=3041.4M
[08/13 17:00:33    281s] OPERPROF: Starting DPlace-Init at level 1, MEM:3041.4M, EPOCH TIME: 1755129633.469007
[08/13 17:00:33    281s] Processing tracks to init pin-track alignment.
[08/13 17:00:33    281s] z: 2, totalTracks: 1
[08/13 17:00:33    281s] z: 4, totalTracks: 1
[08/13 17:00:33    281s] z: 6, totalTracks: 1
[08/13 17:00:33    281s] z: 8, totalTracks: 1
[08/13 17:00:33    281s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:00:33    281s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3041.4M, EPOCH TIME: 1755129633.483221
[08/13 17:00:33    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:00:33    281s] OPERPROF:     Starting CMU at level 3, MEM:3041.4M, EPOCH TIME: 1755129633.491279
[08/13 17:00:33    281s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3041.4M, EPOCH TIME: 1755129633.492258
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:00:33    281s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3041.4M, EPOCH TIME: 1755129633.494142
[08/13 17:00:33    281s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3041.4M, EPOCH TIME: 1755129633.494174
[08/13 17:00:33    281s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3041.4M, EPOCH TIME: 1755129633.494543
[08/13 17:00:33    281s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3041.4MB).
[08/13 17:00:33    281s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3041.4M, EPOCH TIME: 1755129633.497163
[08/13 17:00:33    281s] TotalInstCnt at PhyDesignMc Initialization: 35102
[08/13 17:00:33    281s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:41 mem=3041.4M
[08/13 17:00:33    281s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3041.4M, EPOCH TIME: 1755129633.527765
[08/13 17:00:33    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.074, REAL:0.075, MEM:3041.4M, EPOCH TIME: 1755129633.602746
[08/13 17:00:33    281s] TotalInstCnt at PhyDesignMc Destruction: 35102
[08/13 17:00:33    281s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:00:33    281s] ### Creating PhyDesignMc. totSessionCpu=0:04:41 mem=3041.4M
[08/13 17:00:33    281s] OPERPROF: Starting DPlace-Init at level 1, MEM:3041.4M, EPOCH TIME: 1755129633.602969
[08/13 17:00:33    281s] Processing tracks to init pin-track alignment.
[08/13 17:00:33    281s] z: 2, totalTracks: 1
[08/13 17:00:33    281s] z: 4, totalTracks: 1
[08/13 17:00:33    281s] z: 6, totalTracks: 1
[08/13 17:00:33    281s] z: 8, totalTracks: 1
[08/13 17:00:33    281s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:00:33    281s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3041.4M, EPOCH TIME: 1755129633.616405
[08/13 17:00:33    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:00:33    281s] OPERPROF:     Starting CMU at level 3, MEM:3041.4M, EPOCH TIME: 1755129633.623439
[08/13 17:00:33    281s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3041.4M, EPOCH TIME: 1755129633.624341
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:00:33    281s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3041.4M, EPOCH TIME: 1755129633.626097
[08/13 17:00:33    281s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3041.4M, EPOCH TIME: 1755129633.626127
[08/13 17:00:33    281s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3041.4M, EPOCH TIME: 1755129633.626470
[08/13 17:00:33    281s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3041.4MB).
[08/13 17:00:33    281s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.026, MEM:3041.4M, EPOCH TIME: 1755129633.628934
[08/13 17:00:33    281s] TotalInstCnt at PhyDesignMc Initialization: 35102
[08/13 17:00:33    281s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:42 mem=3041.4M
[08/13 17:00:33    281s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3041.4M, EPOCH TIME: 1755129633.655168
[08/13 17:00:33    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:33    281s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.053, REAL:0.054, MEM:3041.4M, EPOCH TIME: 1755129633.708728
[08/13 17:00:33    281s] TotalInstCnt at PhyDesignMc Destruction: 35102
[08/13 17:00:33    281s] *** Starting optimizing excluded clock nets MEM= 3041.4M) ***
[08/13 17:00:33    281s] *info: No excluded clock nets to be optimized.
[08/13 17:00:33    281s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3041.4M) ***
[08/13 17:00:33    281s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[08/13 17:00:33    281s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[08/13 17:00:33    281s] Begin: GigaOpt Route Type Constraints Refinement
[08/13 17:00:33    281s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.10
[08/13 17:00:33    281s] ### Creating RouteCongInterface, started
[08/13 17:00:33    281s] *** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:41.6/0:16:33.4 (0.3), mem = 3041.4M
[08/13 17:00:33    281s] #optDebug: Start CG creation (mem=3041.4M)
[08/13 17:00:33    281s]  ...initializing CG  maxDriveDist 293.228000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 29.322500 
[08/13 17:00:33    281s] (cpu=0:00:00.1, mem=3217.9M)
[08/13 17:00:33    281s]  ...processing cgPrt (cpu=0:00:00.1, mem=3217.9M)
[08/13 17:00:33    281s]  ...processing cgEgp (cpu=0:00:00.1, mem=3217.9M)
[08/13 17:00:33    281s]  ...processing cgPbk (cpu=0:00:00.1, mem=3217.9M)
[08/13 17:00:33    281s]  ...processing cgNrb(cpu=0:00:00.1, mem=3217.9M)
[08/13 17:00:33    281s]  ...processing cgObs (cpu=0:00:00.1, mem=3217.9M)
[08/13 17:00:33    281s]  ...processing cgCon (cpu=0:00:00.1, mem=3217.9M)
[08/13 17:00:33    281s]  ...processing cgPdm (cpu=0:00:00.1, mem=3217.9M)
[08/13 17:00:33    281s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3217.9M)
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s] #optDebug: {0, 1.000}
[08/13 17:00:33    281s] ### Creating RouteCongInterface, finished
[08/13 17:00:33    281s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.10
[08/13 17:00:33    281s] Updated routing constraints on 0 nets.
[08/13 17:00:33    281s] Bottom Preferred Layer:
[08/13 17:00:33    281s] +---------------+------------+----------+
[08/13 17:00:33    281s] |     Layer     |   OPT_LA   |   Rule   |
[08/13 17:00:33    281s] +---------------+------------+----------+
[08/13 17:00:33    281s] | metal4 (z=4)  |         11 | default  |
[08/13 17:00:33    281s] +---------------+------------+----------+
[08/13 17:00:33    281s] Via Pillar Rule:
[08/13 17:00:33    281s]     None
[08/13 17:00:33    281s] Finished writing unified metrics of routing constraints.
[08/13 17:00:33    281s] *** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:04:41.8/0:16:33.6 (0.3), mem = 3217.9M
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s] =============================================================================================
[08/13 17:00:33    281s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #2                 21.18-s099_1
[08/13 17:00:33    281s] =============================================================================================
[08/13 17:00:33    281s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:00:33    281s] ---------------------------------------------------------------------------------------------
[08/13 17:00:33    281s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  88.1 % )     0:00:00.2 /  0:00:00.2    0.9
[08/13 17:00:33    281s] [ MISC                   ]          0:00:00.0  (  11.9 % )     0:00:00.0 /  0:00:00.0    1.2
[08/13 17:00:33    281s] ---------------------------------------------------------------------------------------------
[08/13 17:00:33    281s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:00:33    281s] ---------------------------------------------------------------------------------------------
[08/13 17:00:33    281s] 
[08/13 17:00:33    281s] End: GigaOpt Route Type Constraints Refinement
[08/13 17:00:33    281s] The useful skew maximum allowed delay is: 0.3
[08/13 17:00:34    282s] Deleting Lib Analyzer.
[08/13 17:00:34    282s] *** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:42.6/0:16:34.4 (0.3), mem = 3217.9M
[08/13 17:00:34    282s] Info: 1 clock net  excluded from IPO operation.
[08/13 17:00:34    282s] ### Creating LA Mngr. totSessionCpu=0:04:43 mem=3217.9M
[08/13 17:00:34    282s] ### Creating LA Mngr, finished. totSessionCpu=0:04:43 mem=3217.9M
[08/13 17:00:34    282s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/13 17:00:34    282s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.11
[08/13 17:00:34    282s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:00:34    282s] ### Creating PhyDesignMc. totSessionCpu=0:04:43 mem=3217.9M
[08/13 17:00:34    282s] OPERPROF: Starting DPlace-Init at level 1, MEM:3217.9M, EPOCH TIME: 1755129634.786705
[08/13 17:00:34    282s] Processing tracks to init pin-track alignment.
[08/13 17:00:34    282s] z: 2, totalTracks: 1
[08/13 17:00:34    282s] z: 4, totalTracks: 1
[08/13 17:00:34    282s] z: 6, totalTracks: 1
[08/13 17:00:34    282s] z: 8, totalTracks: 1
[08/13 17:00:34    282s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:00:34    282s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3217.9M, EPOCH TIME: 1755129634.801259
[08/13 17:00:34    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:34    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:34    282s] 
[08/13 17:00:34    282s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:00:34    282s] OPERPROF:     Starting CMU at level 3, MEM:3217.9M, EPOCH TIME: 1755129634.809490
[08/13 17:00:34    282s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3217.9M, EPOCH TIME: 1755129634.810475
[08/13 17:00:34    282s] 
[08/13 17:00:34    282s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:00:34    282s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3217.9M, EPOCH TIME: 1755129634.812447
[08/13 17:00:34    282s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3217.9M, EPOCH TIME: 1755129634.812479
[08/13 17:00:34    282s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3217.9M, EPOCH TIME: 1755129634.812858
[08/13 17:00:34    282s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3217.9MB).
[08/13 17:00:34    282s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:3217.9M, EPOCH TIME: 1755129634.815461
[08/13 17:00:34    282s] TotalInstCnt at PhyDesignMc Initialization: 35102
[08/13 17:00:34    282s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:43 mem=3217.9M
[08/13 17:00:34    282s] ### Creating RouteCongInterface, started
[08/13 17:00:34    282s] 
[08/13 17:00:34    282s] Creating Lib Analyzer ...
[08/13 17:00:34    282s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 17:00:34    282s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 17:00:34    282s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 17:00:34    282s] 
[08/13 17:00:34    282s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:00:35    283s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:43 mem=3217.9M
[08/13 17:00:35    283s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:43 mem=3217.9M
[08/13 17:00:35    283s] Creating Lib Analyzer, finished. 
[08/13 17:00:35    283s] 
[08/13 17:00:35    283s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 17:00:35    283s] 
[08/13 17:00:35    283s] #optDebug: {0, 1.000}
[08/13 17:00:35    283s] ### Creating RouteCongInterface, finished
[08/13 17:00:35    283s] {MG  {4 0 1 0.0684673}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 17:00:35    283s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3237.0M, EPOCH TIME: 1755129635.283202
[08/13 17:00:35    283s] Found 0 hard placement blockage before merging.
[08/13 17:00:35    283s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3237.0M, EPOCH TIME: 1755129635.283608
[08/13 17:00:35    283s] 
[08/13 17:00:35    283s] Netlist preparation processing... 
[08/13 17:00:35    283s] Removed 0 instance
[08/13 17:00:35    283s] *info: Marking 0 isolation instances dont touch
[08/13 17:00:35    283s] *info: Marking 0 level shifter instances dont touch
[08/13 17:00:35    283s] Deleting 0 temporary hard placement blockage(s).
[08/13 17:00:35    283s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3233.9M, EPOCH TIME: 1755129635.373430
[08/13 17:00:35    283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35102).
[08/13 17:00:35    283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:35    283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:35    283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:35    283s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.085, REAL:0.085, MEM:3148.9M, EPOCH TIME: 1755129635.458383
[08/13 17:00:35    283s] TotalInstCnt at PhyDesignMc Destruction: 35102
[08/13 17:00:35    283s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.11
[08/13 17:00:35    283s] *** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:04:43.3/0:16:35.1 (0.3), mem = 3148.9M
[08/13 17:00:35    283s] 
[08/13 17:00:35    283s] =============================================================================================
[08/13 17:00:35    283s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #2                     21.18-s099_1
[08/13 17:00:35    283s] =============================================================================================
[08/13 17:00:35    283s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:00:35    283s] ---------------------------------------------------------------------------------------------
[08/13 17:00:35    283s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  24.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:00:35    283s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:35    283s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  19.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:00:35    283s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    1.1
[08/13 17:00:35    283s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  15.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:00:35    283s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:35    283s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:35    283s] [ TimingUpdate           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:35    283s] [ MISC                   ]          0:00:00.3  (  34.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:00:35    283s] ---------------------------------------------------------------------------------------------
[08/13 17:00:35    283s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[08/13 17:00:35    283s] ---------------------------------------------------------------------------------------------
[08/13 17:00:35    283s] 
[08/13 17:00:36    283s] 
[08/13 17:00:36    283s] Active setup views:
[08/13 17:00:36    283s]  nangate_view_setup
[08/13 17:00:36    283s]   Dominating endpoints: 0
[08/13 17:00:36    283s]   Dominating TNS: -0.000
[08/13 17:00:36    283s] 
[08/13 17:00:36    283s] Deleting Lib Analyzer.
[08/13 17:00:36    284s] Begin: GigaOpt Global Optimization
[08/13 17:00:36    284s] *info: use new DP (enabled)
[08/13 17:00:36    284s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/13 17:00:36    284s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/13 17:00:36    284s] Info: 1 clock net  excluded from IPO operation.
[08/13 17:00:36    284s] *** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:44.1/0:16:35.9 (0.3), mem = 3187.1M
[08/13 17:00:36    284s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.12
[08/13 17:00:36    284s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:00:36    284s] ### Creating PhyDesignMc. totSessionCpu=0:04:44 mem=3187.1M
[08/13 17:00:36    284s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 17:00:36    284s] OPERPROF: Starting DPlace-Init at level 1, MEM:3187.1M, EPOCH TIME: 1755129636.184487
[08/13 17:00:36    284s] Processing tracks to init pin-track alignment.
[08/13 17:00:36    284s] z: 2, totalTracks: 1
[08/13 17:00:36    284s] z: 4, totalTracks: 1
[08/13 17:00:36    284s] z: 6, totalTracks: 1
[08/13 17:00:36    284s] z: 8, totalTracks: 1
[08/13 17:00:36    284s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:00:36    284s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3187.1M, EPOCH TIME: 1755129636.198929
[08/13 17:00:36    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:36    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:36    284s] 
[08/13 17:00:36    284s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:00:36    284s] OPERPROF:     Starting CMU at level 3, MEM:3187.1M, EPOCH TIME: 1755129636.206988
[08/13 17:00:36    284s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3187.1M, EPOCH TIME: 1755129636.207989
[08/13 17:00:36    284s] 
[08/13 17:00:36    284s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:00:36    284s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3187.1M, EPOCH TIME: 1755129636.209866
[08/13 17:00:36    284s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3187.1M, EPOCH TIME: 1755129636.209898
[08/13 17:00:36    284s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3187.1M, EPOCH TIME: 1755129636.210252
[08/13 17:00:36    284s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3187.1MB).
[08/13 17:00:36    284s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3187.1M, EPOCH TIME: 1755129636.212947
[08/13 17:00:36    284s] TotalInstCnt at PhyDesignMc Initialization: 35102
[08/13 17:00:36    284s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:44 mem=3187.1M
[08/13 17:00:36    284s] ### Creating RouteCongInterface, started
[08/13 17:00:36    284s] 
[08/13 17:00:36    284s] Creating Lib Analyzer ...
[08/13 17:00:36    284s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 17:00:36    284s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 17:00:36    284s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 17:00:36    284s] 
[08/13 17:00:36    284s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:00:36    284s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:44 mem=3187.1M
[08/13 17:00:36    284s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:44 mem=3187.1M
[08/13 17:00:36    284s] Creating Lib Analyzer, finished. 
[08/13 17:00:36    284s] 
[08/13 17:00:36    284s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 17:00:36    284s] 
[08/13 17:00:36    284s] #optDebug: {0, 1.000}
[08/13 17:00:36    284s] ### Creating RouteCongInterface, finished
[08/13 17:00:36    284s] {MG  {4 0 1 0.0684673}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 17:00:36    284s] *info: 1 clock net excluded
[08/13 17:00:36    284s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3206.1M, EPOCH TIME: 1755129636.876275
[08/13 17:00:36    284s] Found 0 hard placement blockage before merging.
[08/13 17:00:36    284s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3206.1M, EPOCH TIME: 1755129636.876592
[08/13 17:00:37    285s] ** GigaOpt Global Opt WNS Slack -0.003  TNS Slack -0.017 
[08/13 17:00:37    285s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 17:00:37    285s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
[08/13 17:00:37    285s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 17:00:37    285s] |  -0.003|  -0.017|   70.03%|   0:00:00.0| 3206.1M|nangate_view_setup|  default| acc_reg_out_reg[13]109/D  |
[08/13 17:00:37    285s] |  -0.003|  -0.017|   70.03%|   0:00:00.0| 3206.1M|nangate_view_setup|  default| acc_reg_out_reg[13]109/D  |
[08/13 17:00:37    285s] |   0.000|   0.000|   70.04%|   0:00:00.0| 3235.2M|                NA|       NA| NA                        |
[08/13 17:00:37    285s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 17:00:37    285s] 
[08/13 17:00:37    285s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=3235.2M) ***
[08/13 17:00:37    285s] 
[08/13 17:00:37    285s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=3235.2M) ***
[08/13 17:00:37    285s] Deleting 0 temporary hard placement blockage(s).
[08/13 17:00:37    285s] Finished writing unified metrics of routing constraints.
[08/13 17:00:37    285s] Bottom Preferred Layer:
[08/13 17:00:37    285s] +---------------+------------+----------+
[08/13 17:00:37    285s] |     Layer     |   OPT_LA   |   Rule   |
[08/13 17:00:37    285s] +---------------+------------+----------+
[08/13 17:00:37    285s] | metal4 (z=4)  |         11 | default  |
[08/13 17:00:37    285s] +---------------+------------+----------+
[08/13 17:00:37    285s] Via Pillar Rule:
[08/13 17:00:37    285s]     None
[08/13 17:00:37    285s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[08/13 17:00:37    285s] Total-nets :: 43187, Stn-nets :: 222, ratio :: 0.514044 %, Total-len 435542, Stn-len 0
[08/13 17:00:37    285s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3216.2M, EPOCH TIME: 1755129637.643936
[08/13 17:00:37    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35105).
[08/13 17:00:37    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:37    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:37    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:37    285s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.081, REAL:0.081, MEM:3153.2M, EPOCH TIME: 1755129637.725251
[08/13 17:00:37    285s] TotalInstCnt at PhyDesignMc Destruction: 35105
[08/13 17:00:37    285s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.12
[08/13 17:00:37    285s] 
[08/13 17:00:37    285s] =============================================================================================
[08/13 17:00:37    285s]  Step TAT Report : GlobalOpt #1 / place_opt_design #2                           21.18-s099_1
[08/13 17:00:37    285s] =============================================================================================
[08/13 17:00:37    285s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:00:37    285s] ---------------------------------------------------------------------------------------------
[08/13 17:00:37    285s] [ SlackTraversorInit     ]      1   0:00:00.2  (  11.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:00:37    285s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  12.3 % )     0:00:00.2 /  0:00:00.2    0.9
[08/13 17:00:37    285s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:37    285s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:00:37    285s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.0
[08/13 17:00:37    285s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   6.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:00:37    285s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:37    285s] [ BottleneckAnalyzerInit ]      1   0:00:00.3  (  21.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:00:37    285s] [ TransformInit          ]      1   0:00:00.3  (  17.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:00:37    285s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.2
[08/13 17:00:37    285s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:37    285s] [ OptEval                ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.4
[08/13 17:00:37    285s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:37    285s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[08/13 17:00:37    285s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.5
[08/13 17:00:37    285s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:37    285s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:37    285s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:37    285s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:37    285s] [ MISC                   ]          0:00:00.3  (  16.3 % )     0:00:00.3 /  0:00:00.2    1.0
[08/13 17:00:37    285s] ---------------------------------------------------------------------------------------------
[08/13 17:00:37    285s]  GlobalOpt #1 TOTAL                 0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[08/13 17:00:37    285s] ---------------------------------------------------------------------------------------------
[08/13 17:00:37    285s] 
[08/13 17:00:37    285s] *** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:04:45.6/0:16:37.4 (0.3), mem = 3153.2M
[08/13 17:00:37    285s] End: GigaOpt Global Optimization
[08/13 17:00:37    285s] *** Timing Is met
[08/13 17:00:37    285s] *** Check timing (0:00:00.0)
[08/13 17:00:37    285s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/13 17:00:37    285s] Deleting Lib Analyzer.
[08/13 17:00:37    285s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/13 17:00:37    285s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/13 17:00:37    285s] Info: 1 clock net  excluded from IPO operation.
[08/13 17:00:37    285s] ### Creating LA Mngr. totSessionCpu=0:04:46 mem=3153.2M
[08/13 17:00:37    285s] ### Creating LA Mngr, finished. totSessionCpu=0:04:46 mem=3153.2M
[08/13 17:00:37    285s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/13 17:00:37    285s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:00:37    285s] ### Creating PhyDesignMc. totSessionCpu=0:04:46 mem=3210.4M
[08/13 17:00:37    285s] OPERPROF: Starting DPlace-Init at level 1, MEM:3210.4M, EPOCH TIME: 1755129637.820122
[08/13 17:00:37    285s] Processing tracks to init pin-track alignment.
[08/13 17:00:37    285s] z: 2, totalTracks: 1
[08/13 17:00:37    285s] z: 4, totalTracks: 1
[08/13 17:00:37    285s] z: 6, totalTracks: 1
[08/13 17:00:37    285s] z: 8, totalTracks: 1
[08/13 17:00:37    285s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:00:37    285s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3210.4M, EPOCH TIME: 1755129637.834579
[08/13 17:00:37    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:37    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:37    285s] 
[08/13 17:00:37    285s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:00:37    285s] OPERPROF:     Starting CMU at level 3, MEM:3210.4M, EPOCH TIME: 1755129637.842779
[08/13 17:00:37    285s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3210.4M, EPOCH TIME: 1755129637.843789
[08/13 17:00:37    285s] 
[08/13 17:00:37    285s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:00:37    285s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3210.4M, EPOCH TIME: 1755129637.845762
[08/13 17:00:37    285s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3210.4M, EPOCH TIME: 1755129637.845793
[08/13 17:00:37    285s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3210.4M, EPOCH TIME: 1755129637.846118
[08/13 17:00:37    285s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3210.4MB).
[08/13 17:00:37    285s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.029, MEM:3210.4M, EPOCH TIME: 1755129637.848841
[08/13 17:00:37    285s] TotalInstCnt at PhyDesignMc Initialization: 35105
[08/13 17:00:37    285s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:46 mem=3210.4M
[08/13 17:00:37    285s] Begin: Area Reclaim Optimization
[08/13 17:00:37    285s] 
[08/13 17:00:37    285s] Creating Lib Analyzer ...
[08/13 17:00:37    285s] *** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:45.8/0:16:37.6 (0.3), mem = 3210.4M
[08/13 17:00:37    285s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 17:00:37    285s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 17:00:37    285s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 17:00:37    285s] 
[08/13 17:00:37    285s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:00:38    285s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:46 mem=3212.4M
[08/13 17:00:38    285s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:46 mem=3212.4M
[08/13 17:00:38    285s] Creating Lib Analyzer, finished. 
[08/13 17:00:38    285s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.13
[08/13 17:00:38    285s] ### Creating RouteCongInterface, started
[08/13 17:00:38    286s] 
[08/13 17:00:38    286s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 17:00:38    286s] 
[08/13 17:00:38    286s] #optDebug: {0, 1.000}
[08/13 17:00:38    286s] ### Creating RouteCongInterface, finished
[08/13 17:00:38    286s] {MG  {4 0 1 0.0684673}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 17:00:38    286s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3212.4M, EPOCH TIME: 1755129638.281244
[08/13 17:00:38    286s] Found 0 hard placement blockage before merging.
[08/13 17:00:38    286s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3212.4M, EPOCH TIME: 1755129638.281625
[08/13 17:00:38    286s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.04
[08/13 17:00:38    286s] +---------+---------+--------+--------+------------+--------+
[08/13 17:00:38    286s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/13 17:00:38    286s] +---------+---------+--------+--------+------------+--------+
[08/13 17:00:38    286s] |   70.04%|        -|   0.000|   0.000|   0:00:00.0| 3212.4M|
[08/13 17:00:39    287s] |   70.04%|        1|   0.000|   0.000|   0:00:01.0| 3234.5M|
[08/13 17:00:39    287s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/13 17:00:39    287s] |   70.04%|        2|   0.000|   0.000|   0:00:00.0| 3239.0M|
[08/13 17:00:40    288s] |   70.03%|        4|   0.000|   0.000|   0:00:01.0| 3239.0M|
[08/13 17:00:41    289s] |   70.02%|       16|   0.000|   0.000|   0:00:01.0| 3239.0M|
[08/13 17:00:41    289s] |   70.02%|        1|   0.000|   0.000|   0:00:00.0| 3239.0M|
[08/13 17:00:41    289s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/13 17:00:41    289s] |   70.02%|        0|   0.000|   0.000|   0:00:00.0| 3239.0M|
[08/13 17:00:41    289s] |   70.02%|        1|   0.000|   0.000|   0:00:00.0| 3239.0M|
[08/13 17:00:41    289s] +---------+---------+--------+--------+------------+--------+
[08/13 17:00:41    289s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.02
[08/13 17:00:41    289s] 
[08/13 17:00:41    289s] ** Summary: Restruct = 1 Buffer Deletion = 3 Declone = 1 Resize = 17 **
[08/13 17:00:41    289s] --------------------------------------------------------------
[08/13 17:00:41    289s] |                                   | Total     | Sequential |
[08/13 17:00:41    289s] --------------------------------------------------------------
[08/13 17:00:41    289s] | Num insts resized                 |      16  |       0    |
[08/13 17:00:41    289s] | Num insts undone                  |       0  |       0    |
[08/13 17:00:41    289s] | Num insts Downsized               |      16  |       0    |
[08/13 17:00:41    289s] | Num insts Samesized               |       0  |       0    |
[08/13 17:00:41    289s] | Num insts Upsized                 |       0  |       0    |
[08/13 17:00:41    289s] | Num multiple commits+uncommits    |       1  |       -    |
[08/13 17:00:41    289s] --------------------------------------------------------------
[08/13 17:00:41    289s] Bottom Preferred Layer:
[08/13 17:00:41    289s] +---------------+------------+----------+
[08/13 17:00:41    289s] |     Layer     |   OPT_LA   |   Rule   |
[08/13 17:00:41    289s] +---------------+------------+----------+
[08/13 17:00:41    289s] | metal4 (z=4)  |          8 | default  |
[08/13 17:00:41    289s] +---------------+------------+----------+
[08/13 17:00:41    289s] Via Pillar Rule:
[08/13 17:00:41    289s]     None
[08/13 17:00:41    289s] Finished writing unified metrics of routing constraints.
[08/13 17:00:41    289s] 
[08/13 17:00:41    289s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[08/13 17:00:41    289s] End: Core Area Reclaim Optimization (cpu = 0:00:03.7) (real = 0:00:04.0) **
[08/13 17:00:41    289s] Deleting 0 temporary hard placement blockage(s).
[08/13 17:00:41    289s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.13
[08/13 17:00:41    289s] *** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:04:49.6/0:16:41.4 (0.3), mem = 3239.0M
[08/13 17:00:41    289s] 
[08/13 17:00:41    289s] =============================================================================================
[08/13 17:00:41    289s]  Step TAT Report : AreaOpt #1 / place_opt_design #2                             21.18-s099_1
[08/13 17:00:41    289s] =============================================================================================
[08/13 17:00:41    289s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:00:41    289s] ---------------------------------------------------------------------------------------------
[08/13 17:00:41    289s] [ SlackTraversorInit     ]      1   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:00:41    289s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:00:41    289s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:41    289s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[08/13 17:00:41    289s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:00:41    289s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:41    289s] [ OptimizationStep       ]      1   0:00:00.5  (  13.6 % )     0:00:03.2 /  0:00:03.2    1.0
[08/13 17:00:41    289s] [ OptSingleIteration     ]      7   0:00:00.1  (   2.4 % )     0:00:02.7 /  0:00:02.6    1.0
[08/13 17:00:41    289s] [ OptGetWeight           ]    168   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:41    289s] [ OptEval                ]    168   0:00:02.1  (  55.7 % )     0:00:02.1 /  0:00:02.0    1.0
[08/13 17:00:41    289s] [ OptCommit              ]    168   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:00:41    289s] [ PostCommitDelayUpdate  ]    168   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:00:41    289s] [ IncrDelayCalc          ]     67   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    0.9
[08/13 17:00:41    289s] [ IncrTimingUpdate       ]     19   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    0.9
[08/13 17:00:41    289s] [ MISC                   ]          0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 17:00:41    289s] ---------------------------------------------------------------------------------------------
[08/13 17:00:41    289s]  AreaOpt #1 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.7    1.0
[08/13 17:00:41    289s] ---------------------------------------------------------------------------------------------
[08/13 17:00:41    289s] 
[08/13 17:00:41    289s] Executing incremental physical updates
[08/13 17:00:41    289s] Executing incremental physical updates
[08/13 17:00:41    289s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3219.9M, EPOCH TIME: 1755129641.709419
[08/13 17:00:41    289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35099).
[08/13 17:00:41    289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:41    289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:41    289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:41    289s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.087, REAL:0.088, MEM:3157.9M, EPOCH TIME: 1755129641.797107
[08/13 17:00:41    289s] TotalInstCnt at PhyDesignMc Destruction: 35099
[08/13 17:00:41    289s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=3157.94M, totSessionCpu=0:04:50).
[08/13 17:00:42    289s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3157.9M, EPOCH TIME: 1755129642.136812
[08/13 17:00:42    289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:42    289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:42    289s] 
[08/13 17:00:42    289s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:00:42    289s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3157.9M, EPOCH TIME: 1755129642.145575
[08/13 17:00:42    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:42    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:42    290s] **INFO: Flow update: Design is easy to close.
[08/13 17:00:42    290s] *** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:50.0/0:16:41.8 (0.3), mem = 3157.9M
[08/13 17:00:42    290s] User Input Parameters:
[08/13 17:00:42    290s] 
[08/13 17:00:42    290s] *** Start incrementalPlace ***
[08/13 17:00:42    290s] - Congestion Driven    : On
[08/13 17:00:42    290s] - Timing Driven        : On
[08/13 17:00:42    290s] - Area-Violation Based : On
[08/13 17:00:42    290s] - Start Rollback Level : -5
[08/13 17:00:42    290s] - Legalized            : On
[08/13 17:00:42    290s] - Window Based         : Off
[08/13 17:00:42    290s] - eDen incr mode       : Off
[08/13 17:00:42    290s] - Small incr mode      : Off
[08/13 17:00:42    290s] 
[08/13 17:00:42    290s] no activity file in design. spp won't run.
[08/13 17:00:42    290s] Effort level <high> specified for reg2reg path_group
[08/13 17:00:42    290s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3159.9M, EPOCH TIME: 1755129642.632414
[08/13 17:00:42    290s] No Views given, use default active views for adaptive view pruning
[08/13 17:00:42    290s] SKP will enable view:
[08/13 17:00:42    290s]   nangate_view_setup
[08/13 17:00:42    290s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:3159.9M, EPOCH TIME: 1755129642.638640
[08/13 17:00:42    290s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3159.9M, EPOCH TIME: 1755129642.638692
[08/13 17:00:42    290s] Starting Early Global Route congestion estimation: mem = 3159.9M
[08/13 17:00:42    290s] (I)      ==================== Layers =====================
[08/13 17:00:42    290s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:00:42    290s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:00:42    290s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:00:42    290s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:00:42    290s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:00:42    290s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:00:42    290s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:00:42    290s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:00:42    290s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:00:42    290s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:00:42    290s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:00:42    290s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:00:42    290s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:00:42    290s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:00:42    290s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:00:42    290s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:00:42    290s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:00:42    290s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:00:42    290s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:00:42    290s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:00:42    290s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:00:42    290s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:00:42    290s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:00:42    290s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:00:42    290s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:00:42    290s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:00:42    290s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:00:42    290s] (I)      Started Import and model ( Curr Mem: 3159.94 MB )
[08/13 17:00:42    290s] (I)      Default pattern map key = top_default.
[08/13 17:00:42    290s] (I)      == Non-default Options ==
[08/13 17:00:42    290s] (I)      Maximum routing layer                              : 10
[08/13 17:00:42    290s] (I)      Number of threads                                  : 1
[08/13 17:00:42    290s] (I)      Use non-blocking free Dbs wires                    : false
[08/13 17:00:42    290s] (I)      Method to set GCell size                           : row
[08/13 17:00:42    290s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 17:00:42    290s] (I)      Use row-based GCell size
[08/13 17:00:42    290s] (I)      Use row-based GCell align
[08/13 17:00:42    290s] (I)      layer 0 area = 0
[08/13 17:00:42    290s] (I)      layer 1 area = 0
[08/13 17:00:42    290s] (I)      layer 2 area = 0
[08/13 17:00:42    290s] (I)      layer 3 area = 0
[08/13 17:00:42    290s] (I)      layer 4 area = 0
[08/13 17:00:42    290s] (I)      layer 5 area = 0
[08/13 17:00:42    290s] (I)      layer 6 area = 0
[08/13 17:00:42    290s] (I)      layer 7 area = 0
[08/13 17:00:42    290s] (I)      layer 8 area = 0
[08/13 17:00:42    290s] (I)      layer 9 area = 0
[08/13 17:00:42    290s] (I)      GCell unit size   : 2800
[08/13 17:00:42    290s] (I)      GCell multiplier  : 1
[08/13 17:00:42    290s] (I)      GCell row height  : 2800
[08/13 17:00:42    290s] (I)      Actual row height : 2800
[08/13 17:00:42    290s] (I)      GCell align ref   : 20140 20160
[08/13 17:00:42    290s] [NR-eGR] Track table information for default rule: 
[08/13 17:00:42    290s] [NR-eGR] metal1 has single uniform track structure
[08/13 17:00:42    290s] [NR-eGR] metal2 has single uniform track structure
[08/13 17:00:42    290s] [NR-eGR] metal3 has single uniform track structure
[08/13 17:00:42    290s] [NR-eGR] metal4 has single uniform track structure
[08/13 17:00:42    290s] [NR-eGR] metal5 has single uniform track structure
[08/13 17:00:42    290s] [NR-eGR] metal6 has single uniform track structure
[08/13 17:00:42    290s] [NR-eGR] metal7 has single uniform track structure
[08/13 17:00:42    290s] [NR-eGR] metal8 has single uniform track structure
[08/13 17:00:42    290s] [NR-eGR] metal9 has single uniform track structure
[08/13 17:00:42    290s] [NR-eGR] metal10 has single uniform track structure
[08/13 17:00:42    290s] (I)      ============== Default via ===============
[08/13 17:00:42    290s] (I)      +---+------------------+-----------------+
[08/13 17:00:42    290s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 17:00:42    290s] (I)      +---+------------------+-----------------+
[08/13 17:00:42    290s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 17:00:42    290s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 17:00:42    290s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 17:00:42    290s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 17:00:42    290s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 17:00:42    290s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 17:00:42    290s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 17:00:42    290s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 17:00:42    290s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 17:00:42    290s] (I)      +---+------------------+-----------------+
[08/13 17:00:42    290s] [NR-eGR] Read 23728 PG shapes
[08/13 17:00:42    290s] [NR-eGR] Read 0 clock shapes
[08/13 17:00:42    290s] [NR-eGR] Read 0 other shapes
[08/13 17:00:42    290s] [NR-eGR] #Routing Blockages  : 0
[08/13 17:00:42    290s] [NR-eGR] #Instance Blockages : 0
[08/13 17:00:42    290s] [NR-eGR] #PG Blockages       : 23728
[08/13 17:00:42    290s] [NR-eGR] #Halo Blockages     : 0
[08/13 17:00:42    290s] [NR-eGR] #Boundary Blockages : 0
[08/13 17:00:42    290s] [NR-eGR] #Clock Blockages    : 0
[08/13 17:00:42    290s] [NR-eGR] #Other Blockages    : 0
[08/13 17:00:42    290s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 17:00:42    290s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 17:00:42    290s] [NR-eGR] Read 42959 nets ( ignored 0 )
[08/13 17:00:42    290s] (I)      early_global_route_priority property id does not exist.
[08/13 17:00:42    290s] (I)      Read Num Blocks=23728  Num Prerouted Wires=0  Num CS=0
[08/13 17:00:42    290s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 17:00:42    290s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 0
[08/13 17:00:42    290s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 17:00:42    290s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 0
[08/13 17:00:42    290s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 17:00:42    290s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 17:00:42    290s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 17:00:42    290s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 17:00:42    290s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 17:00:42    290s] (I)      Number of ignored nets                =      0
[08/13 17:00:42    290s] (I)      Number of connected nets              =      0
[08/13 17:00:42    290s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 17:00:42    290s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/13 17:00:42    290s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 17:00:42    290s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 17:00:42    290s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 17:00:42    290s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 17:00:42    290s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 17:00:42    290s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 17:00:42    290s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 17:00:42    290s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/13 17:00:42    290s] (I)      Ndr track 0 does not exist
[08/13 17:00:42    290s] (I)      ---------------------Grid Graph Info--------------------
[08/13 17:00:42    290s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 17:00:42    290s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 17:00:42    290s] (I)      Site width          :   380  (dbu)
[08/13 17:00:42    290s] (I)      Row height          :  2800  (dbu)
[08/13 17:00:42    290s] (I)      GCell row height    :  2800  (dbu)
[08/13 17:00:42    290s] (I)      GCell width         :  2800  (dbu)
[08/13 17:00:42    290s] (I)      GCell height        :  2800  (dbu)
[08/13 17:00:42    290s] (I)      Grid                :   248   246    10
[08/13 17:00:42    290s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 17:00:42    290s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 17:00:42    290s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 17:00:42    290s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 17:00:42    290s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 17:00:42    290s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 17:00:42    290s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 17:00:42    290s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 17:00:42    290s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 17:00:42    290s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 17:00:42    290s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 17:00:42    290s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 17:00:42    290s] (I)      --------------------------------------------------------
[08/13 17:00:42    290s] 
[08/13 17:00:42    290s] [NR-eGR] ============ Routing rule table ============
[08/13 17:00:42    290s] [NR-eGR] Rule id: 0  Nets: 42959
[08/13 17:00:42    290s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 17:00:42    290s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 17:00:42    290s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 17:00:42    290s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:00:42    290s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:00:42    290s] [NR-eGR] ========================================
[08/13 17:00:42    290s] [NR-eGR] 
[08/13 17:00:42    290s] (I)      =============== Blocked Tracks ===============
[08/13 17:00:42    290s] (I)      +-------+---------+----------+---------------+
[08/13 17:00:42    290s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 17:00:42    290s] (I)      +-------+---------+----------+---------------+
[08/13 17:00:42    290s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 17:00:42    290s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 17:00:42    290s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 17:00:42    290s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 17:00:42    290s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 17:00:42    290s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 17:00:42    290s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 17:00:42    290s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 17:00:42    290s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 17:00:42    290s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 17:00:42    290s] (I)      +-------+---------+----------+---------------+
[08/13 17:00:42    290s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 3200.80 MB )
[08/13 17:00:42    290s] (I)      Reset routing kernel
[08/13 17:00:42    290s] (I)      Started Global Routing ( Curr Mem: 3200.80 MB )
[08/13 17:00:42    290s] (I)      totalPins=143926  totalGlobalPin=136971 (95.17%)
[08/13 17:00:42    290s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 17:00:42    290s] (I)      
[08/13 17:00:42    290s] (I)      ============  Phase 1a Route ============
[08/13 17:00:42    290s] [NR-eGR] Layer group 1: route 42959 net(s) in layer range [2, 10]
[08/13 17:00:42    290s] (I)      Usage: 284248 = (133073 H, 151175 V) = (12.81% H, 13.01% V) = (1.863e+05um H, 2.116e+05um V)
[08/13 17:00:42    290s] (I)      
[08/13 17:00:42    290s] (I)      ============  Phase 1b Route ============
[08/13 17:00:42    290s] (I)      Usage: 284248 = (133073 H, 151175 V) = (12.81% H, 13.01% V) = (1.863e+05um H, 2.116e+05um V)
[08/13 17:00:42    290s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.979472e+05um
[08/13 17:00:42    290s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[08/13 17:00:42    290s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 17:00:42    290s] (I)      
[08/13 17:00:42    290s] (I)      ============  Phase 1c Route ============
[08/13 17:00:42    290s] (I)      Usage: 284248 = (133073 H, 151175 V) = (12.81% H, 13.01% V) = (1.863e+05um H, 2.116e+05um V)
[08/13 17:00:42    290s] (I)      
[08/13 17:00:42    290s] (I)      ============  Phase 1d Route ============
[08/13 17:00:42    290s] (I)      Usage: 284248 = (133073 H, 151175 V) = (12.81% H, 13.01% V) = (1.863e+05um H, 2.116e+05um V)
[08/13 17:00:42    290s] (I)      
[08/13 17:00:42    290s] (I)      ============  Phase 1e Route ============
[08/13 17:00:42    290s] (I)      Usage: 284248 = (133073 H, 151175 V) = (12.81% H, 13.01% V) = (1.863e+05um H, 2.116e+05um V)
[08/13 17:00:42    290s] (I)      
[08/13 17:00:42    290s] (I)      ============  Phase 1l Route ============
[08/13 17:00:42    290s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.979472e+05um
[08/13 17:00:43    290s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 17:00:43    290s] (I)      Layer  2:     438322    131461       109           0      447705    ( 0.00%) 
[08/13 17:00:43    290s] (I)      Layer  3:     600760    140652         1           0      607620    ( 0.00%) 
[08/13 17:00:43    290s] (I)      Layer  4:     296037     68586         9           0      303800    ( 0.00%) 
[08/13 17:00:43    290s] (I)      Layer  5:     296957     18310         0           0      303810    ( 0.00%) 
[08/13 17:00:43    290s] (I)      Layer  6:     293438     25943         0           0      303800    ( 0.00%) 
[08/13 17:00:43    290s] (I)      Layer  7:      94158       259         0        3768       97502    ( 3.72%) 
[08/13 17:00:43    290s] (I)      Layer  8:      90268       559         0        9277       91990    ( 9.16%) 
[08/13 17:00:43    290s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 17:00:43    290s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 17:00:43    290s] (I)      Total:       2197310    385770       119       41726     2231342    ( 1.84%) 
[08/13 17:00:43    290s] (I)      
[08/13 17:00:43    290s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 17:00:43    290s] [NR-eGR]                        OverCon           OverCon            
[08/13 17:00:43    290s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 17:00:43    290s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/13 17:00:43    290s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:00:43    290s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:43    290s] [NR-eGR]  metal2 ( 2)        88( 0.14%)         2( 0.00%)   ( 0.15%) 
[08/13 17:00:43    290s] [NR-eGR]  metal3 ( 3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:43    290s] [NR-eGR]  metal4 ( 4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/13 17:00:43    290s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:43    290s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:43    290s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:43    290s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:43    290s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:43    290s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:00:43    290s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:00:43    290s] [NR-eGR]        Total        98( 0.02%)         2( 0.00%)   ( 0.02%) 
[08/13 17:00:43    290s] [NR-eGR] 
[08/13 17:00:43    290s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.26 sec, Curr Mem: 3212.80 MB )
[08/13 17:00:43    290s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 17:00:43    290s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.401, REAL:0.424, MEM:3212.8M, EPOCH TIME: 1755129643.062897
[08/13 17:00:43    290s] OPERPROF: Starting HotSpotCal at level 1, MEM:3212.8M, EPOCH TIME: 1755129643.062920
[08/13 17:00:43    290s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 17:00:43    290s] Early Global Route congestion estimation runtime: 0.42 seconds, mem = 3212.8M
[08/13 17:00:43    290s] [hotspot] +------------+---------------+---------------+
[08/13 17:00:43    290s] [hotspot] |            |   max hotspot | total hotspot |
[08/13 17:00:43    290s] [hotspot] +------------+---------------+---------------+
[08/13 17:00:43    290s] [hotspot] | normalized |          0.00 |          0.00 |
[08/13 17:00:43    290s] [hotspot] +------------+---------------+---------------+
[08/13 17:00:43    290s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 17:00:43    290s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/13 17:00:43    290s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3212.8M, EPOCH TIME: 1755129643.067142
[08/13 17:00:43    290s] 
[08/13 17:00:43    290s] === incrementalPlace Internal Loop 1 ===
[08/13 17:00:43    290s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/13 17:00:43    290s] OPERPROF: Starting IPInitSPData at level 1, MEM:3212.8M, EPOCH TIME: 1755129643.067733
[08/13 17:00:43    290s] Processing tracks to init pin-track alignment.
[08/13 17:00:43    290s] z: 2, totalTracks: 1
[08/13 17:00:43    290s] z: 4, totalTracks: 1
[08/13 17:00:43    290s] z: 6, totalTracks: 1
[08/13 17:00:43    290s] z: 8, totalTracks: 1
[08/13 17:00:43    290s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:00:43    290s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3212.8M, EPOCH TIME: 1755129643.082946
[08/13 17:00:43    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:43    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:00:43    290s] 
[08/13 17:00:43    290s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:00:43    290s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:3212.8M, EPOCH TIME: 1755129643.091288
[08/13 17:00:43    290s] OPERPROF:   Starting post-place ADS at level 2, MEM:3212.8M, EPOCH TIME: 1755129643.091340
[08/13 17:00:43    290s] ADSU 0.700 -> 0.701. site 397320.000 -> 397149.600. GS 11.200
[08/13 17:00:43    290s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.049, REAL:0.050, MEM:3212.8M, EPOCH TIME: 1755129643.140971
[08/13 17:00:43    290s] OPERPROF:   Starting spMPad at level 2, MEM:3186.8M, EPOCH TIME: 1755129643.142100
[08/13 17:00:43    290s] OPERPROF:     Starting spContextMPad at level 3, MEM:3186.8M, EPOCH TIME: 1755129643.142801
[08/13 17:00:43    290s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3186.8M, EPOCH TIME: 1755129643.142831
[08/13 17:00:43    290s] OPERPROF:   Finished spMPad at level 2, CPU:0.006, REAL:0.006, MEM:3186.8M, EPOCH TIME: 1755129643.148278
[08/13 17:00:43    290s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:3186.8M, EPOCH TIME: 1755129643.154544
[08/13 17:00:43    290s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.001, REAL:0.001, MEM:3186.8M, EPOCH TIME: 1755129643.155982
[08/13 17:00:43    290s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3186.8M, EPOCH TIME: 1755129643.157399
[08/13 17:00:43    290s] no activity file in design. spp won't run.
[08/13 17:00:43    290s] [spp] 0
[08/13 17:00:43    290s] [adp] 0:1:1:3
[08/13 17:00:43    290s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.006, REAL:0.006, MEM:3186.8M, EPOCH TIME: 1755129643.163582
[08/13 17:00:43    290s] SP #FI/SF FL/PI 0/0 35099/0
[08/13 17:00:43    290s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.098, REAL:0.099, MEM:3186.8M, EPOCH TIME: 1755129643.166293
[08/13 17:00:43    290s] PP off. flexM 0
[08/13 17:00:43    290s] OPERPROF: Starting CDPad at level 1, MEM:3191.4M, EPOCH TIME: 1755129643.182578
[08/13 17:00:43    290s] 3DP is on.
[08/13 17:00:43    290s] 3DP OF M2 0.002, M4 0.000. Diff 0, Offset 0
[08/13 17:00:43    291s] design sh 0.109. rd 0.200
[08/13 17:00:43    291s] design sh 0.109. rd 0.200
[08/13 17:00:43    291s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[08/13 17:00:43    291s] design sh 0.100. rd 0.200
[08/13 17:00:43    291s] CDPadU 0.887 -> 0.796. R=0.700, N=35099, GS=1.400
[08/13 17:00:43    291s] OPERPROF: Finished CDPad at level 1, CPU:0.185, REAL:0.186, MEM:3205.1M, EPOCH TIME: 1755129643.368276
[08/13 17:00:43    291s] OPERPROF: Starting InitSKP at level 1, MEM:3205.1M, EPOCH TIME: 1755129643.368338
[08/13 17:00:43    291s] no activity file in design. spp won't run.
[08/13 17:00:44    292s] no activity file in design. spp won't run.
[08/13 17:00:46    293s] OPERPROF: Finished InitSKP at level 1, CPU:2.808, REAL:2.816, MEM:3267.2M, EPOCH TIME: 1755129646.184751
[08/13 17:00:46    293s] *** Finished SKP initialization (cpu=0:00:02.8, real=0:00:03.0)***
[08/13 17:00:46    293s] NP #FI/FS/SF FL/PI: 0/0/0 35099/0
[08/13 17:00:46    294s] no activity file in design. spp won't run.
[08/13 17:00:46    294s] 
[08/13 17:00:46    294s] AB Est...
[08/13 17:00:46    294s] OPERPROF: Starting npPlace at level 1, MEM:3280.4M, EPOCH TIME: 1755129646.259112
[08/13 17:00:46    294s] OPERPROF: Finished npPlace at level 1, CPU:0.061, REAL:0.062, MEM:3346.5M, EPOCH TIME: 1755129646.320673
[08/13 17:00:46    294s] Iteration  4: Skipped, with CDP Off
[08/13 17:00:46    294s] 
[08/13 17:00:46    294s] AB Est...
[08/13 17:00:46    294s] OPERPROF: Starting npPlace at level 1, MEM:3346.5M, EPOCH TIME: 1755129646.400758
[08/13 17:00:46    294s] OPERPROF: Finished npPlace at level 1, CPU:0.054, REAL:0.055, MEM:3346.5M, EPOCH TIME: 1755129646.455285
[08/13 17:00:46    294s] Iteration  5: Skipped, with CDP Off
[08/13 17:00:46    294s] 
[08/13 17:00:46    294s] AB Est...
[08/13 17:00:46    294s] OPERPROF: Starting npPlace at level 1, MEM:3346.5M, EPOCH TIME: 1755129646.528183
[08/13 17:00:46    294s] OPERPROF: Finished npPlace at level 1, CPU:0.055, REAL:0.055, MEM:3346.5M, EPOCH TIME: 1755129646.583638
[08/13 17:00:46    294s] Iteration  6: Skipped, with CDP Off
[08/13 17:00:46    294s] OPERPROF: Starting npPlace at level 1, MEM:3346.5M, EPOCH TIME: 1755129646.760503
[08/13 17:00:50    298s] Iteration  7: Total net bbox = 3.127e+05 (1.45e+05 1.68e+05)
[08/13 17:00:50    298s]               Est.  stn bbox = 3.785e+05 (1.77e+05 2.01e+05)
[08/13 17:00:50    298s]               cpu = 0:00:03.9 real = 0:00:04.0 mem = 3444.1M
[08/13 17:00:50    298s] OPERPROF: Finished npPlace at level 1, CPU:3.875, REAL:3.954, MEM:3444.1M, EPOCH TIME: 1755129650.714890
[08/13 17:00:50    298s] no activity file in design. spp won't run.
[08/13 17:00:50    298s] NP #FI/FS/SF FL/PI: 0/0/0 35099/0
[08/13 17:00:50    298s] no activity file in design. spp won't run.
[08/13 17:00:50    298s] OPERPROF: Starting npPlace at level 1, MEM:3428.1M, EPOCH TIME: 1755129650.967540
[08/13 17:00:58    306s] Iteration  8: Total net bbox = 3.276e+05 (1.56e+05 1.71e+05)
[08/13 17:00:58    306s]               Est.  stn bbox = 3.966e+05 (1.91e+05 2.06e+05)
[08/13 17:00:58    306s]               cpu = 0:00:07.6 real = 0:00:08.0 mem = 3408.1M
[08/13 17:00:58    306s] OPERPROF: Finished npPlace at level 1, CPU:7.602, REAL:7.754, MEM:3408.1M, EPOCH TIME: 1755129658.721568
[08/13 17:00:58    306s] Legalizing MH Cells... 0 / 0 (level 6)
[08/13 17:00:58    306s] No instances found in the vector
[08/13 17:00:58    306s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3408.1M, DRC: 0)
[08/13 17:00:58    306s] 0 (out of 0) MH cells were successfully legalized.
[08/13 17:00:58    306s] no activity file in design. spp won't run.
[08/13 17:00:58    306s] NP #FI/FS/SF FL/PI: 0/0/0 35099/0
[08/13 17:00:58    306s] no activity file in design. spp won't run.
[08/13 17:00:58    306s] OPERPROF: Starting npPlace at level 1, MEM:3408.1M, EPOCH TIME: 1755129658.974070
[08/13 17:01:05    313s] Iteration  9: Total net bbox = 3.179e+05 (1.52e+05 1.66e+05)
[08/13 17:01:05    313s]               Est.  stn bbox = 3.860e+05 (1.86e+05 2.00e+05)
[08/13 17:01:05    313s]               cpu = 0:00:06.7 real = 0:00:07.0 mem = 3410.0M
[08/13 17:01:05    313s] OPERPROF: Finished npPlace at level 1, CPU:6.764, REAL:6.885, MEM:3410.0M, EPOCH TIME: 1755129665.859433
[08/13 17:01:05    313s] Legalizing MH Cells... 0 / 0 (level 7)
[08/13 17:01:05    313s] No instances found in the vector
[08/13 17:01:05    313s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3410.0M, DRC: 0)
[08/13 17:01:05    313s] 0 (out of 0) MH cells were successfully legalized.
[08/13 17:01:05    313s] no activity file in design. spp won't run.
[08/13 17:01:05    313s] NP #FI/FS/SF FL/PI: 0/0/0 35099/0
[08/13 17:01:06    313s] no activity file in design. spp won't run.
[08/13 17:01:06    313s] OPERPROF: Starting npPlace at level 1, MEM:3410.0M, EPOCH TIME: 1755129666.103017
[08/13 17:01:06    313s] Starting Early Global Route supply map. mem = 3422.9M
[08/13 17:01:06    313s] (I)      ==================== Layers =====================
[08/13 17:01:06    313s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:01:06    313s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:01:06    313s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:01:06    313s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:01:06    313s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:01:06    313s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:01:06    313s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:01:06    313s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:01:06    313s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:01:06    313s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:01:06    313s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:01:06    313s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:01:06    313s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:01:06    313s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:01:06    313s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:01:06    313s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:01:06    313s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:01:06    313s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:01:06    313s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:01:06    313s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:01:06    313s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:01:06    313s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:01:06    313s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:01:06    313s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:01:06    313s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:01:06    313s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:01:06    313s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:01:06    313s] Finished Early Global Route supply map. mem = 3444.4M
[08/13 17:01:17    324s] Iteration 10: Total net bbox = 3.382e+05 (1.62e+05 1.76e+05)
[08/13 17:01:17    324s]               Est.  stn bbox = 4.076e+05 (1.97e+05 2.10e+05)
[08/13 17:01:17    324s]               cpu = 0:00:11.1 real = 0:00:11.0 mem = 3427.2M
[08/13 17:01:17    324s] OPERPROF: Finished npPlace at level 1, CPU:11.124, REAL:11.261, MEM:3427.2M, EPOCH TIME: 1755129677.363592
[08/13 17:01:17    324s] Legalizing MH Cells... 0 / 0 (level 8)
[08/13 17:01:17    324s] No instances found in the vector
[08/13 17:01:17    324s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3427.2M, DRC: 0)
[08/13 17:01:17    324s] 0 (out of 0) MH cells were successfully legalized.
[08/13 17:01:17    324s] no activity file in design. spp won't run.
[08/13 17:01:17    324s] NP #FI/FS/SF FL/PI: 0/0/0 35099/0
[08/13 17:01:17    324s] no activity file in design. spp won't run.
[08/13 17:01:17    324s] OPERPROF: Starting npPlace at level 1, MEM:3427.2M, EPOCH TIME: 1755129677.616664
[08/13 17:01:17    324s] GP RA stats: MHOnly 0 nrInst 35099 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[08/13 17:01:21    328s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3442.3M, EPOCH TIME: 1755129681.405061
[08/13 17:01:21    328s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3442.3M, EPOCH TIME: 1755129681.405140
[08/13 17:01:21    328s] Iteration 11: Total net bbox = 3.296e+05 (1.57e+05 1.73e+05)
[08/13 17:01:21    328s]               Est.  stn bbox = 3.974e+05 (1.91e+05 2.07e+05)
[08/13 17:01:21    328s]               cpu = 0:00:03.7 real = 0:00:04.0 mem = 3442.3M
[08/13 17:01:21    328s] OPERPROF: Finished npPlace at level 1, CPU:3.724, REAL:3.794, MEM:3442.3M, EPOCH TIME: 1755129681.410514
[08/13 17:01:21    328s] Legalizing MH Cells... 0 / 0 (level 9)
[08/13 17:01:21    328s] No instances found in the vector
[08/13 17:01:21    328s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3426.3M, DRC: 0)
[08/13 17:01:21    328s] 0 (out of 0) MH cells were successfully legalized.
[08/13 17:01:21    328s] Move report: Timing Driven Placement moves 35099 insts, mean move: 3.40 um, max move: 83.16 um 
[08/13 17:01:21    328s] 	Max move on inst (FE_OFC488_FE_DBTN27_n13562): (288.61, 224.28) --> (297.56, 298.48)
[08/13 17:01:21    328s] no activity file in design. spp won't run.
[08/13 17:01:21    328s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3426.3M, EPOCH TIME: 1755129681.508337
[08/13 17:01:21    328s] Saved padding area to DB
[08/13 17:01:21    328s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3426.3M, EPOCH TIME: 1755129681.509633
[08/13 17:01:21    328s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.003, REAL:0.003, MEM:3426.3M, EPOCH TIME: 1755129681.512472
[08/13 17:01:21    328s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3426.3M, EPOCH TIME: 1755129681.515514
[08/13 17:01:21    328s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/13 17:01:21    328s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.006, REAL:0.006, MEM:3426.3M, EPOCH TIME: 1755129681.521399
[08/13 17:01:21    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:21    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:21    328s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3426.3M, EPOCH TIME: 1755129681.523575
[08/13 17:01:21    328s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3426.3M, EPOCH TIME: 1755129681.523636
[08/13 17:01:21    328s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.016, REAL:0.016, MEM:3426.3M, EPOCH TIME: 1755129681.524043
[08/13 17:01:21    328s] 
[08/13 17:01:21    328s] Finished Incremental Placement (cpu=0:00:37.9, real=0:00:38.0, mem=3426.3M)
[08/13 17:01:21    328s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/13 17:01:21    328s] Type 'man IMPSP-9025' for more detail.
[08/13 17:01:21    328s] CongRepair sets shifter mode to gplace
[08/13 17:01:21    328s] TDRefine: refinePlace mode is spiral
[08/13 17:01:21    328s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3426.3M, EPOCH TIME: 1755129681.531152
[08/13 17:01:21    328s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3426.3M, EPOCH TIME: 1755129681.531192
[08/13 17:01:21    328s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3426.3M, EPOCH TIME: 1755129681.531218
[08/13 17:01:21    328s] Processing tracks to init pin-track alignment.
[08/13 17:01:21    328s] z: 2, totalTracks: 1
[08/13 17:01:21    328s] z: 4, totalTracks: 1
[08/13 17:01:21    328s] z: 6, totalTracks: 1
[08/13 17:01:21    328s] z: 8, totalTracks: 1
[08/13 17:01:21    328s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:01:21    328s] All LLGs are deleted
[08/13 17:01:21    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:21    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:21    328s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3426.3M, EPOCH TIME: 1755129681.539952
[08/13 17:01:21    328s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3426.3M, EPOCH TIME: 1755129681.540002
[08/13 17:01:21    328s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3426.3M, EPOCH TIME: 1755129681.545503
[08/13 17:01:21    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:21    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:21    328s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3426.3M, EPOCH TIME: 1755129681.546125
[08/13 17:01:21    328s] Max number of tech site patterns supported in site array is 256.
[08/13 17:01:21    328s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:01:21    328s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3426.3M, EPOCH TIME: 1755129681.549349
[08/13 17:01:21    328s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:01:21    328s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 17:01:21    328s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.004, REAL:0.004, MEM:3426.3M, EPOCH TIME: 1755129681.553500
[08/13 17:01:21    328s] Fast DP-INIT is on for default
[08/13 17:01:21    328s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 17:01:21    328s] Atter site array init, number of instance map data is 0.
[08/13 17:01:21    328s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.012, REAL:0.012, MEM:3426.3M, EPOCH TIME: 1755129681.557906
[08/13 17:01:21    328s] 
[08/13 17:01:21    328s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:21    328s] OPERPROF:         Starting CMU at level 5, MEM:3426.3M, EPOCH TIME: 1755129681.560090
[08/13 17:01:21    328s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:3426.3M, EPOCH TIME: 1755129681.561005
[08/13 17:01:21    328s] 
[08/13 17:01:21    328s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:01:21    328s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.017, REAL:0.017, MEM:3426.3M, EPOCH TIME: 1755129681.562849
[08/13 17:01:21    328s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3426.3M, EPOCH TIME: 1755129681.562879
[08/13 17:01:21    328s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3426.3M, EPOCH TIME: 1755129681.563229
[08/13 17:01:21    328s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3426.3MB).
[08/13 17:01:21    328s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.034, REAL:0.035, MEM:3426.3M, EPOCH TIME: 1755129681.565801
[08/13 17:01:21    328s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.034, REAL:0.035, MEM:3426.3M, EPOCH TIME: 1755129681.565817
[08/13 17:01:21    328s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.6
[08/13 17:01:21    328s] OPERPROF:   Starting RefinePlace at level 2, MEM:3426.3M, EPOCH TIME: 1755129681.565849
[08/13 17:01:21    328s] *** Starting place_detail (0:05:29 mem=3426.3M) ***
[08/13 17:01:21    328s] Total net bbox length = 4.716e+05 (2.219e+05 2.497e+05) (ext = 1.282e+05)
[08/13 17:01:21    328s] 
[08/13 17:01:21    328s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:21    328s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:01:21    328s] (I)      Default pattern map key = top_default.
[08/13 17:01:21    328s] (I)      Default pattern map key = top_default.
[08/13 17:01:21    328s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3426.3M, EPOCH TIME: 1755129681.594530
[08/13 17:01:21    328s] Starting refinePlace ...
[08/13 17:01:21    328s] (I)      Default pattern map key = top_default.
[08/13 17:01:21    328s] (I)      Default pattern map key = top_default.
[08/13 17:01:21    328s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3426.3M, EPOCH TIME: 1755129681.632959
[08/13 17:01:21    328s] DDP initSite1 nrRow 231 nrJob 231
[08/13 17:01:21    328s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3426.3M, EPOCH TIME: 1755129681.633008
[08/13 17:01:21    328s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3426.3M, EPOCH TIME: 1755129681.633207
[08/13 17:01:21    328s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3426.3M, EPOCH TIME: 1755129681.633223
[08/13 17:01:21    328s] DDP markSite nrRow 231 nrJob 231
[08/13 17:01:21    328s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.001, MEM:3426.3M, EPOCH TIME: 1755129681.633835
[08/13 17:01:21    328s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3426.3M, EPOCH TIME: 1755129681.633914
[08/13 17:01:21    328s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/13 17:01:21    328s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3426.3M, EPOCH TIME: 1755129681.642446
[08/13 17:01:21    328s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3426.3M, EPOCH TIME: 1755129681.642481
[08/13 17:01:21    328s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.003, REAL:0.003, MEM:3426.3M, EPOCH TIME: 1755129681.645616
[08/13 17:01:21    328s] ** Cut row section cpu time 0:00:00.0.
[08/13 17:01:21    328s]  ** Cut row section real time 0:00:00.0.
[08/13 17:01:21    328s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.003, REAL:0.003, MEM:3426.3M, EPOCH TIME: 1755129681.645694
[08/13 17:01:21    329s]   Spread Effort: high, pre-route mode, useDDP on.
[08/13 17:01:21    329s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=3426.3MB) @(0:05:29 - 0:05:29).
[08/13 17:01:21    329s] Move report: preRPlace moves 35094 insts, mean move: 0.08 um, max move: 2.71 um 
[08/13 17:01:21    329s] 	Max move on inst (U12754): (152.07, 117.45) --> (152.95, 119.28)
[08/13 17:01:21    329s] 	Length: 9 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X2
[08/13 17:01:22    329s] wireLenOptFixPriorityInst 0 inst fixed
[08/13 17:01:22    329s] Placement tweakage begins.
[08/13 17:01:22    329s] wire length = 4.289e+05
[08/13 17:01:23    330s] wire length = 4.081e+05
[08/13 17:01:23    330s] Placement tweakage ends.
[08/13 17:01:23    330s] Move report: tweak moves 5216 insts, mean move: 1.33 um, max move: 15.96 um 
[08/13 17:01:23    330s] 	Max move on inst (U29265): (100.89, 270.48) --> (84.93, 270.48)
[08/13 17:01:23    330s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.1, real=0:00:01.0, mem=3426.3MB) @(0:05:29 - 0:05:30).
[08/13 17:01:23    330s] 
[08/13 17:01:23    330s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 17:01:23    330s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 17:01:23    330s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 17:01:23    330s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 17:01:23    330s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 17:01:23    330s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 17:01:23    330s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3394.3MB) @(0:05:30 - 0:05:31).
[08/13 17:01:23    330s] Move report: Detail placement moves 35096 insts, mean move: 0.27 um, max move: 15.99 um 
[08/13 17:01:23    330s] 	Max move on inst (U29265): (100.92, 270.48) --> (84.93, 270.48)
[08/13 17:01:23    330s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3394.3MB
[08/13 17:01:23    330s] Statistics of distance of Instance movement in refine placement:
[08/13 17:01:23    330s]   maximum (X+Y) =        15.99 um
[08/13 17:01:23    330s]   inst (U29265) with max move: (100.918, 270.476) -> (84.93, 270.48)
[08/13 17:01:23    330s]   mean    (X+Y) =         0.27 um
[08/13 17:01:23    330s] Total instances flipped for legalization: 2
[08/13 17:01:23    330s] Summary Report:
[08/13 17:01:23    330s] Instances move: 35096 (out of 35099 movable)
[08/13 17:01:23    330s] Instances flipped: 2
[08/13 17:01:23    330s] Mean displacement: 0.27 um
[08/13 17:01:23    330s] Total instances moved : 35096
[08/13 17:01:23    330s] Max displacement: 15.99 um (Instance: U29265) (100.918, 270.476) -> (84.93, 270.48)
[08/13 17:01:23    330s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[08/13 17:01:23    330s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.923, REAL:1.928, MEM:3394.3M, EPOCH TIME: 1755129683.522200
[08/13 17:01:23    330s] Total net bbox length = 4.534e+05 (2.038e+05 2.496e+05) (ext = 1.279e+05)
[08/13 17:01:23    330s] Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3394.3MB
[08/13 17:01:23    330s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:02.0, mem=3394.3MB) @(0:05:29 - 0:05:31).
[08/13 17:01:23    330s] *** Finished place_detail (0:05:31 mem=3394.3M) ***
[08/13 17:01:23    330s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.6
[08/13 17:01:23    330s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.960, REAL:1.964, MEM:3394.3M, EPOCH TIME: 1755129683.530284
[08/13 17:01:23    330s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3394.3M, EPOCH TIME: 1755129683.530303
[08/13 17:01:23    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35099).
[08/13 17:01:23    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:23    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:23    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:23    330s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.085, REAL:0.086, MEM:3326.3M, EPOCH TIME: 1755129683.615928
[08/13 17:01:23    330s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.079, REAL:2.085, MEM:3326.3M, EPOCH TIME: 1755129683.615985
[08/13 17:01:23    330s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3326.3M, EPOCH TIME: 1755129683.616496
[08/13 17:01:23    330s] Starting Early Global Route congestion estimation: mem = 3326.3M
[08/13 17:01:23    330s] (I)      ==================== Layers =====================
[08/13 17:01:23    330s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:01:23    330s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:01:23    330s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:01:23    330s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:01:23    330s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:01:23    330s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:01:23    330s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:01:23    330s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:01:23    330s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:01:23    330s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:01:23    330s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:01:23    330s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:01:23    330s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:01:23    330s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:01:23    330s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:01:23    330s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:01:23    330s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:01:23    330s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:01:23    330s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:01:23    330s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:01:23    330s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:01:23    330s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:01:23    330s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:01:23    330s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:01:23    330s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:01:23    330s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:01:23    330s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:01:23    330s] (I)      Started Import and model ( Curr Mem: 3326.28 MB )
[08/13 17:01:23    330s] (I)      Default pattern map key = top_default.
[08/13 17:01:23    330s] (I)      == Non-default Options ==
[08/13 17:01:23    330s] (I)      Maximum routing layer                              : 10
[08/13 17:01:23    330s] (I)      Number of threads                                  : 1
[08/13 17:01:23    330s] (I)      Use non-blocking free Dbs wires                    : false
[08/13 17:01:23    330s] (I)      Method to set GCell size                           : row
[08/13 17:01:23    330s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 17:01:23    330s] (I)      Use row-based GCell size
[08/13 17:01:23    330s] (I)      Use row-based GCell align
[08/13 17:01:23    330s] (I)      layer 0 area = 0
[08/13 17:01:23    330s] (I)      layer 1 area = 0
[08/13 17:01:23    330s] (I)      layer 2 area = 0
[08/13 17:01:23    330s] (I)      layer 3 area = 0
[08/13 17:01:23    330s] (I)      layer 4 area = 0
[08/13 17:01:23    330s] (I)      layer 5 area = 0
[08/13 17:01:23    330s] (I)      layer 6 area = 0
[08/13 17:01:23    330s] (I)      layer 7 area = 0
[08/13 17:01:23    330s] (I)      layer 8 area = 0
[08/13 17:01:23    330s] (I)      layer 9 area = 0
[08/13 17:01:23    330s] (I)      GCell unit size   : 2800
[08/13 17:01:23    330s] (I)      GCell multiplier  : 1
[08/13 17:01:23    330s] (I)      GCell row height  : 2800
[08/13 17:01:23    330s] (I)      Actual row height : 2800
[08/13 17:01:23    330s] (I)      GCell align ref   : 20140 20160
[08/13 17:01:23    330s] [NR-eGR] Track table information for default rule: 
[08/13 17:01:23    330s] [NR-eGR] metal1 has single uniform track structure
[08/13 17:01:23    330s] [NR-eGR] metal2 has single uniform track structure
[08/13 17:01:23    330s] [NR-eGR] metal3 has single uniform track structure
[08/13 17:01:23    330s] [NR-eGR] metal4 has single uniform track structure
[08/13 17:01:23    330s] [NR-eGR] metal5 has single uniform track structure
[08/13 17:01:23    330s] [NR-eGR] metal6 has single uniform track structure
[08/13 17:01:23    330s] [NR-eGR] metal7 has single uniform track structure
[08/13 17:01:23    330s] [NR-eGR] metal8 has single uniform track structure
[08/13 17:01:23    330s] [NR-eGR] metal9 has single uniform track structure
[08/13 17:01:23    330s] [NR-eGR] metal10 has single uniform track structure
[08/13 17:01:23    330s] (I)      ============== Default via ===============
[08/13 17:01:23    330s] (I)      +---+------------------+-----------------+
[08/13 17:01:23    330s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 17:01:23    330s] (I)      +---+------------------+-----------------+
[08/13 17:01:23    330s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 17:01:23    330s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 17:01:23    330s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 17:01:23    330s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 17:01:23    330s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 17:01:23    330s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 17:01:23    330s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 17:01:23    330s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 17:01:23    330s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 17:01:23    330s] (I)      +---+------------------+-----------------+
[08/13 17:01:23    330s] [NR-eGR] Read 23728 PG shapes
[08/13 17:01:23    330s] [NR-eGR] Read 0 clock shapes
[08/13 17:01:23    330s] [NR-eGR] Read 0 other shapes
[08/13 17:01:23    330s] [NR-eGR] #Routing Blockages  : 0
[08/13 17:01:23    330s] [NR-eGR] #Instance Blockages : 0
[08/13 17:01:23    330s] [NR-eGR] #PG Blockages       : 23728
[08/13 17:01:23    330s] [NR-eGR] #Halo Blockages     : 0
[08/13 17:01:23    330s] [NR-eGR] #Boundary Blockages : 0
[08/13 17:01:23    330s] [NR-eGR] #Clock Blockages    : 0
[08/13 17:01:23    330s] [NR-eGR] #Other Blockages    : 0
[08/13 17:01:23    330s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 17:01:23    330s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 17:01:23    330s] [NR-eGR] Read 42959 nets ( ignored 0 )
[08/13 17:01:23    330s] (I)      early_global_route_priority property id does not exist.
[08/13 17:01:23    330s] (I)      Read Num Blocks=23728  Num Prerouted Wires=0  Num CS=0
[08/13 17:01:23    330s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 17:01:23    330s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 0
[08/13 17:01:23    330s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 17:01:23    330s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 0
[08/13 17:01:23    330s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 17:01:23    330s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 17:01:23    330s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 17:01:23    330s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 17:01:23    330s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 17:01:23    330s] (I)      Number of ignored nets                =      0
[08/13 17:01:23    330s] (I)      Number of connected nets              =      0
[08/13 17:01:23    330s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 17:01:23    330s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/13 17:01:23    330s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 17:01:23    330s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 17:01:23    330s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 17:01:23    330s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 17:01:23    330s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 17:01:23    330s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 17:01:23    330s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 17:01:23    330s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/13 17:01:23    330s] (I)      Ndr track 0 does not exist
[08/13 17:01:23    330s] (I)      ---------------------Grid Graph Info--------------------
[08/13 17:01:23    330s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 17:01:23    330s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 17:01:23    330s] (I)      Site width          :   380  (dbu)
[08/13 17:01:23    330s] (I)      Row height          :  2800  (dbu)
[08/13 17:01:23    330s] (I)      GCell row height    :  2800  (dbu)
[08/13 17:01:23    330s] (I)      GCell width         :  2800  (dbu)
[08/13 17:01:23    330s] (I)      GCell height        :  2800  (dbu)
[08/13 17:01:23    330s] (I)      Grid                :   248   246    10
[08/13 17:01:23    330s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 17:01:23    330s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 17:01:23    330s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 17:01:23    330s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 17:01:23    330s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 17:01:23    330s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 17:01:23    330s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 17:01:23    330s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 17:01:23    330s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 17:01:23    330s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 17:01:23    330s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 17:01:23    330s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 17:01:23    330s] (I)      --------------------------------------------------------
[08/13 17:01:23    330s] 
[08/13 17:01:23    330s] [NR-eGR] ============ Routing rule table ============
[08/13 17:01:23    330s] [NR-eGR] Rule id: 0  Nets: 42959
[08/13 17:01:23    330s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 17:01:23    330s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 17:01:23    330s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 17:01:23    330s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:01:23    330s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:01:23    330s] [NR-eGR] ========================================
[08/13 17:01:23    330s] [NR-eGR] 
[08/13 17:01:23    330s] (I)      =============== Blocked Tracks ===============
[08/13 17:01:23    330s] (I)      +-------+---------+----------+---------------+
[08/13 17:01:23    330s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 17:01:23    330s] (I)      +-------+---------+----------+---------------+
[08/13 17:01:23    330s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 17:01:23    330s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 17:01:23    330s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 17:01:23    330s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 17:01:23    330s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 17:01:23    330s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 17:01:23    330s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 17:01:23    330s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 17:01:23    330s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 17:01:23    330s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 17:01:23    330s] (I)      +-------+---------+----------+---------------+
[08/13 17:01:23    330s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 3356.66 MB )
[08/13 17:01:23    330s] (I)      Reset routing kernel
[08/13 17:01:23    330s] (I)      Started Global Routing ( Curr Mem: 3356.66 MB )
[08/13 17:01:23    330s] (I)      totalPins=143926  totalGlobalPin=136813 (95.06%)
[08/13 17:01:23    331s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 17:01:23    331s] [NR-eGR] Layer group 1: route 42959 net(s) in layer range [2, 10]
[08/13 17:01:23    331s] (I)      
[08/13 17:01:23    331s] (I)      ============  Phase 1a Route ============
[08/13 17:01:23    331s] (I)      Usage: 282049 = (131931 H, 150118 V) = (12.70% H, 12.92% V) = (1.847e+05um H, 2.102e+05um V)
[08/13 17:01:23    331s] (I)      
[08/13 17:01:23    331s] (I)      ============  Phase 1b Route ============
[08/13 17:01:23    331s] (I)      Usage: 282049 = (131931 H, 150118 V) = (12.70% H, 12.92% V) = (1.847e+05um H, 2.102e+05um V)
[08/13 17:01:23    331s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.948686e+05um
[08/13 17:01:23    331s] (I)      Congestion metric : 0.00%H 0.01%V, 0.01%HV
[08/13 17:01:23    331s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 17:01:23    331s] (I)      
[08/13 17:01:23    331s] (I)      ============  Phase 1c Route ============
[08/13 17:01:23    331s] (I)      Usage: 282049 = (131931 H, 150118 V) = (12.70% H, 12.92% V) = (1.847e+05um H, 2.102e+05um V)
[08/13 17:01:23    331s] (I)      
[08/13 17:01:23    331s] (I)      ============  Phase 1d Route ============
[08/13 17:01:23    331s] (I)      Usage: 282049 = (131931 H, 150118 V) = (12.70% H, 12.92% V) = (1.847e+05um H, 2.102e+05um V)
[08/13 17:01:23    331s] (I)      
[08/13 17:01:23    331s] (I)      ============  Phase 1e Route ============
[08/13 17:01:23    331s] (I)      Usage: 282049 = (131931 H, 150118 V) = (12.70% H, 12.92% V) = (1.847e+05um H, 2.102e+05um V)
[08/13 17:01:23    331s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.948686e+05um
[08/13 17:01:23    331s] (I)      
[08/13 17:01:23    331s] (I)      ============  Phase 1l Route ============
[08/13 17:01:24    331s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 17:01:24    331s] (I)      Layer  2:     438322    131562        73           0      447705    ( 0.00%) 
[08/13 17:01:24    331s] (I)      Layer  3:     600760    139912         0           0      607620    ( 0.00%) 
[08/13 17:01:24    331s] (I)      Layer  4:     296037     68410        14           0      303800    ( 0.00%) 
[08/13 17:01:24    331s] (I)      Layer  5:     296957     17437         1           0      303810    ( 0.00%) 
[08/13 17:01:24    331s] (I)      Layer  6:     293438     24536         3           0      303800    ( 0.00%) 
[08/13 17:01:24    331s] (I)      Layer  7:      94158       343         0        3768       97502    ( 3.72%) 
[08/13 17:01:24    331s] (I)      Layer  8:      90268       686         0        9277       91990    ( 9.16%) 
[08/13 17:01:24    331s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 17:01:24    331s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 17:01:24    331s] (I)      Total:       2197310    382886        91       41726     2231342    ( 1.84%) 
[08/13 17:01:24    331s] (I)      
[08/13 17:01:24    331s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 17:01:24    331s] [NR-eGR]                        OverCon           OverCon            
[08/13 17:01:24    331s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 17:01:24    331s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/13 17:01:24    331s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:01:24    331s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:24    331s] [NR-eGR]  metal2 ( 2)        58( 0.10%)         2( 0.00%)   ( 0.10%) 
[08/13 17:01:24    331s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:24    331s] [NR-eGR]  metal4 ( 4)        11( 0.02%)         1( 0.00%)   ( 0.02%) 
[08/13 17:01:24    331s] [NR-eGR]  metal5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:24    331s] [NR-eGR]  metal6 ( 6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:24    331s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:24    331s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:24    331s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:24    331s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:24    331s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:01:24    331s] [NR-eGR]        Total        73( 0.01%)         3( 0.00%)   ( 0.02%) 
[08/13 17:01:24    331s] [NR-eGR] 
[08/13 17:01:24    331s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.26 sec, Curr Mem: 3364.66 MB )
[08/13 17:01:24    331s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 17:01:24    331s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 17:01:24    331s] Early Global Route congestion estimation runtime: 0.42 seconds, mem = 3364.7M
[08/13 17:01:24    331s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.399, REAL:0.422, MEM:3364.7M, EPOCH TIME: 1755129684.038860
[08/13 17:01:24    331s] OPERPROF: Starting HotSpotCal at level 1, MEM:3364.7M, EPOCH TIME: 1755129684.038885
[08/13 17:01:24    331s] [hotspot] +------------+---------------+---------------+
[08/13 17:01:24    331s] [hotspot] |            |   max hotspot | total hotspot |
[08/13 17:01:24    331s] [hotspot] +------------+---------------+---------------+
[08/13 17:01:24    331s] [hotspot] | normalized |          0.00 |          0.00 |
[08/13 17:01:24    331s] [hotspot] +------------+---------------+---------------+
[08/13 17:01:24    331s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 17:01:24    331s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/13 17:01:24    331s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:3380.7M, EPOCH TIME: 1755129684.043419
[08/13 17:01:24    331s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3380.7M, EPOCH TIME: 1755129684.045084
[08/13 17:01:24    331s] Starting Early Global Route wiring: mem = 3380.7M
[08/13 17:01:24    331s] (I)      ============= Track Assignment ============
[08/13 17:01:24    331s] (I)      Started Track Assignment (1T) ( Curr Mem: 3380.66 MB )
[08/13 17:01:24    331s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/13 17:01:24    331s] (I)      Run Multi-thread track assignment
[08/13 17:01:24    331s] (I)      Finished Track Assignment (1T) ( CPU: 0.27 sec, Real: 0.28 sec, Curr Mem: 3380.66 MB )
[08/13 17:01:24    331s] (I)      Started Export ( Curr Mem: 3380.66 MB )
[08/13 17:01:24    331s] [NR-eGR]                  Length (um)    Vias 
[08/13 17:01:24    331s] [NR-eGR] -------------------------------------
[08/13 17:01:24    331s] [NR-eGR]  metal1   (1H)             0  143926 
[08/13 17:01:24    331s] [NR-eGR]  metal2   (2V)        110892  177657 
[08/13 17:01:24    331s] [NR-eGR]  metal3   (3H)        170335   59054 
[08/13 17:01:24    331s] [NR-eGR]  metal4   (4V)         88741    6384 
[08/13 17:01:24    331s] [NR-eGR]  metal5   (5H)         21770    5233 
[08/13 17:01:24    331s] [NR-eGR]  metal6   (6V)         34418     121 
[08/13 17:01:24    331s] [NR-eGR]  metal7   (7H)           428      62 
[08/13 17:01:24    331s] [NR-eGR]  metal8   (8V)           967       0 
[08/13 17:01:24    331s] [NR-eGR]  metal9   (9H)             0       0 
[08/13 17:01:24    331s] [NR-eGR]  metal10  (10V)            0       0 
[08/13 17:01:24    331s] [NR-eGR] -------------------------------------
[08/13 17:01:24    331s] [NR-eGR]           Total       427552  392437 
[08/13 17:01:24    331s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:01:24    331s] [NR-eGR] Total half perimeter of net bounding box: 453377um
[08/13 17:01:24    331s] [NR-eGR] Total length: 427552um, number of vias: 392437
[08/13 17:01:24    331s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:01:24    331s] [NR-eGR] Total eGR-routed clock nets wire length: 13310um, number of vias: 13078
[08/13 17:01:24    331s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:01:24    331s] (I)      Finished Export ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 3380.66 MB )
[08/13 17:01:24    331s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.567, REAL:0.568, MEM:3380.7M, EPOCH TIME: 1755129684.613462
[08/13 17:01:24    331s] Early Global Route wiring runtime: 0.57 seconds, mem = 3380.7M
[08/13 17:01:24    331s] 0 delay mode for cte disabled.
[08/13 17:01:24    331s] SKP cleared!
[08/13 17:01:24    331s] 
[08/13 17:01:24    331s] *** Finished incrementalPlace (cpu=0:00:41.8, real=0:00:42.0)***
[08/13 17:01:24    331s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3380.7M, EPOCH TIME: 1755129684.634870
[08/13 17:01:24    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:24    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:24    331s] All LLGs are deleted
[08/13 17:01:24    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:24    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:24    331s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3380.7M, EPOCH TIME: 1755129684.634946
[08/13 17:01:24    331s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3380.7M, EPOCH TIME: 1755129684.634972
[08/13 17:01:24    331s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.006, REAL:0.006, MEM:3201.7M, EPOCH TIME: 1755129684.640703
[08/13 17:01:24    331s] Start to check current routing status for nets...
[08/13 17:01:24    331s] All nets are already routed correctly.
[08/13 17:01:24    331s] End to check current routing status for nets (mem=3201.7M)
[08/13 17:01:24    331s] Extraction called for design 'top' of instances=35099 and nets=43183 using extraction engine 'pre_route' .
[08/13 17:01:24    331s] pre_route RC Extraction called for design top.
[08/13 17:01:24    331s] RC Extraction called in multi-corner(1) mode.
[08/13 17:01:24    331s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/13 17:01:24    331s] Type 'man IMPEXT-6197' for more detail.
[08/13 17:01:24    331s] RCMode: PreRoute
[08/13 17:01:24    331s]       RC Corner Indexes            0   
[08/13 17:01:24    331s] Capacitance Scaling Factor   : 1.00000 
[08/13 17:01:24    331s] Resistance Scaling Factor    : 1.00000 
[08/13 17:01:24    331s] Clock Cap. Scaling Factor    : 1.00000 
[08/13 17:01:24    331s] Clock Res. Scaling Factor    : 1.00000 
[08/13 17:01:24    331s] Shrink Factor                : 1.00000
[08/13 17:01:24    331s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/13 17:01:24    331s] 
[08/13 17:01:24    331s] Trim Metal Layers:
[08/13 17:01:24    332s] LayerId::1 widthSet size::1
[08/13 17:01:24    332s] LayerId::2 widthSet size::1
[08/13 17:01:24    332s] LayerId::3 widthSet size::1
[08/13 17:01:24    332s] LayerId::4 widthSet size::1
[08/13 17:01:24    332s] LayerId::5 widthSet size::1
[08/13 17:01:24    332s] LayerId::6 widthSet size::1
[08/13 17:01:24    332s] LayerId::7 widthSet size::1
[08/13 17:01:24    332s] LayerId::8 widthSet size::1
[08/13 17:01:24    332s] LayerId::9 widthSet size::1
[08/13 17:01:24    332s] LayerId::10 widthSet size::1
[08/13 17:01:24    332s] eee: pegSigSF::1.070000
[08/13 17:01:24    332s] Updating RC grid for preRoute extraction ...
[08/13 17:01:24    332s] Initializing multi-corner resistance tables ...
[08/13 17:01:24    332s] eee: l::1 avDens::0.093625 usedTrk::5617.510070 availTrk::60000.000000 sigTrk::5617.510070
[08/13 17:01:24    332s] eee: l::2 avDens::0.186955 usedTrk::7920.991413 availTrk::42368.421053 sigTrk::7920.991413
[08/13 17:01:24    332s] eee: l::3 avDens::0.211967 usedTrk::12166.931685 availTrk::57400.000000 sigTrk::12166.931685
[08/13 17:01:24    332s] eee: l::4 avDens::0.224006 usedTrk::6339.365754 availTrk::28300.000000 sigTrk::6339.365754
[08/13 17:01:24    332s] eee: l::5 avDens::0.058348 usedTrk::1554.964644 availTrk::26650.000000 sigTrk::1554.964644
[08/13 17:01:24    332s] eee: l::6 avDens::0.096033 usedTrk::2458.452858 availTrk::25600.000000 sigTrk::2458.452858
[08/13 17:01:24    332s] eee: l::7 avDens::0.020611 usedTrk::30.572500 availTrk::1483.333333 sigTrk::30.572500
[08/13 17:01:24    332s] eee: l::8 avDens::0.049950 usedTrk::69.097500 availTrk::1383.333333 sigTrk::69.097500
[08/13 17:01:24    332s] eee: l::9 avDens::0.243053 usedTrk::159.503323 availTrk::656.250000 sigTrk::159.503323
[08/13 17:01:24    332s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 17:01:24    332s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:01:24    332s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.266577 uaWl=0.994184 uaWlH=0.336662 aWlH=0.005576 lMod=0 pMax=0.862200 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.354864 siPrev=0 viaL=0.000000 crit=0.010409 shortMod=0.052047 fMod=0.002602 
[08/13 17:01:24    332s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3201.656M)
[08/13 17:01:25    332s] Compute RC Scale Done ...
[08/13 17:01:25    332s] **opt_design ... cpu = 0:00:59, real = 0:01:00, mem = 2311.3M, totSessionCpu=0:05:33 **
[08/13 17:01:25    332s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 17:01:25    332s] #################################################################################
[08/13 17:01:25    332s] # Design Stage: PreRoute
[08/13 17:01:25    332s] # Design Name: top
[08/13 17:01:25    332s] # Design Mode: 45nm
[08/13 17:01:25    332s] # Analysis Mode: MMMC Non-OCV 
[08/13 17:01:25    332s] # Parasitics Mode: No SPEF/RCDB 
[08/13 17:01:25    332s] # Signoff Settings: SI Off 
[08/13 17:01:25    332s] #################################################################################
[08/13 17:01:26    333s] Calculate delays in BcWc mode...
[08/13 17:01:26    333s] Topological Sorting (REAL = 0:00:00.0, MEM = 3209.8M, InitMEM = 3209.8M)
[08/13 17:01:26    333s] Start delay calculation (fullDC) (1 T). (MEM=3209.77)
[08/13 17:01:26    333s] End AAE Lib Interpolated Model. (MEM=3221.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:01:30    337s] Total number of fetched objects 45063
[08/13 17:01:30    337s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 17:01:30    337s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 17:01:30    337s] End delay calculation. (MEM=3244.98 CPU=0:00:03.1 REAL=0:00:03.0)
[08/13 17:01:30    337s] End delay calculation (fullDC). (MEM=3244.98 CPU=0:00:03.8 REAL=0:00:04.0)
[08/13 17:01:30    337s] *** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 3245.0M) ***
[08/13 17:01:30    337s] *** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:47.9/0:00:48.5 (1.0), totSession cpu/real = 0:05:37.9/0:17:30.4 (0.3), mem = 3245.0M
[08/13 17:01:30    337s] 
[08/13 17:01:30    337s] =============================================================================================
[08/13 17:01:30    337s]  Step TAT Report : IncrReplace #1 / place_opt_design #2                         21.18-s099_1
[08/13 17:01:30    337s] =============================================================================================
[08/13 17:01:30    337s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:01:30    337s] ---------------------------------------------------------------------------------------------
[08/13 17:01:30    337s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:01:30    337s] [ ExtractRC              ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:01:30    337s] [ TimingUpdate           ]      4   0:00:01.4  (   2.9 % )     0:00:01.4 /  0:00:01.4    1.0
[08/13 17:01:30    337s] [ FullDelayCalc          ]      1   0:00:04.6  (   9.5 % )     0:00:04.6 /  0:00:04.6    1.0
[08/13 17:01:30    337s] [ MISC                   ]          0:00:42.3  (  87.2 % )     0:00:42.3 /  0:00:41.7    1.0
[08/13 17:01:30    337s] ---------------------------------------------------------------------------------------------
[08/13 17:01:30    337s]  IncrReplace #1 TOTAL               0:00:48.5  ( 100.0 % )     0:00:48.5 /  0:00:47.9    1.0
[08/13 17:01:30    337s] ---------------------------------------------------------------------------------------------
[08/13 17:01:30    337s] 
[08/13 17:01:31    338s] *** Timing NOT met, worst failing slack is -0.024
[08/13 17:01:31    338s] *** Check timing (0:00:00.0)
[08/13 17:01:31    338s] Deleting Lib Analyzer.
[08/13 17:01:31    338s] Begin: GigaOpt Optimization in WNS mode
[08/13 17:01:31    338s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/13 17:01:31    338s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/13 17:01:31    338s] Info: 1 clock net  excluded from IPO operation.
[08/13 17:01:31    338s] *** WnsOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:05:38.8/0:17:31.3 (0.3), mem = 3261.0M
[08/13 17:01:31    338s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.14
[08/13 17:01:31    338s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:01:31    338s] ### Creating PhyDesignMc. totSessionCpu=0:05:39 mem=3261.0M
[08/13 17:01:31    338s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 17:01:31    338s] OPERPROF: Starting DPlace-Init at level 1, MEM:3261.0M, EPOCH TIME: 1755129691.611719
[08/13 17:01:31    338s] Processing tracks to init pin-track alignment.
[08/13 17:01:31    338s] z: 2, totalTracks: 1
[08/13 17:01:31    338s] z: 4, totalTracks: 1
[08/13 17:01:31    338s] z: 6, totalTracks: 1
[08/13 17:01:31    338s] z: 8, totalTracks: 1
[08/13 17:01:31    338s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:01:31    338s] All LLGs are deleted
[08/13 17:01:31    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:31    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:31    338s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3261.0M, EPOCH TIME: 1755129691.620519
[08/13 17:01:31    338s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3261.0M, EPOCH TIME: 1755129691.620569
[08/13 17:01:31    338s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3261.0M, EPOCH TIME: 1755129691.626636
[08/13 17:01:31    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:31    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:31    338s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3261.0M, EPOCH TIME: 1755129691.627298
[08/13 17:01:31    338s] Max number of tech site patterns supported in site array is 256.
[08/13 17:01:31    338s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:01:31    338s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3261.0M, EPOCH TIME: 1755129691.630740
[08/13 17:01:31    338s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:01:31    338s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 17:01:31    338s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.006, MEM:3261.0M, EPOCH TIME: 1755129691.636404
[08/13 17:01:31    338s] Fast DP-INIT is on for default
[08/13 17:01:31    338s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 17:01:31    338s] Atter site array init, number of instance map data is 0.
[08/13 17:01:31    338s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:3261.0M, EPOCH TIME: 1755129691.640862
[08/13 17:01:31    338s] 
[08/13 17:01:31    338s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:31    338s] OPERPROF:     Starting CMU at level 3, MEM:3261.0M, EPOCH TIME: 1755129691.642872
[08/13 17:01:31    338s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3261.0M, EPOCH TIME: 1755129691.643689
[08/13 17:01:31    338s] 
[08/13 17:01:31    338s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:01:31    338s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3261.0M, EPOCH TIME: 1755129691.645384
[08/13 17:01:31    338s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3261.0M, EPOCH TIME: 1755129691.645414
[08/13 17:01:31    338s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3261.0M, EPOCH TIME: 1755129691.645774
[08/13 17:01:31    338s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3261.0MB).
[08/13 17:01:31    338s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.036, MEM:3261.0M, EPOCH TIME: 1755129691.648110
[08/13 17:01:31    338s] TotalInstCnt at PhyDesignMc Initialization: 35099
[08/13 17:01:31    338s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:39 mem=3261.0M
[08/13 17:01:31    338s] ### Creating RouteCongInterface, started
[08/13 17:01:31    338s] 
[08/13 17:01:31    338s] Creating Lib Analyzer ...
[08/13 17:01:31    338s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 17:01:31    338s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 17:01:31    338s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 17:01:31    338s] 
[08/13 17:01:31    338s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:01:31    339s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:39 mem=3261.0M
[08/13 17:01:31    339s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:39 mem=3261.0M
[08/13 17:01:31    339s] Creating Lib Analyzer, finished. 
[08/13 17:01:32    339s] 
[08/13 17:01:32    339s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/13 17:01:32    339s] 
[08/13 17:01:32    339s] #optDebug: {0, 1.000}
[08/13 17:01:32    339s] ### Creating RouteCongInterface, finished
[08/13 17:01:32    339s] {MG  {4 0 1 0.0684673}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 17:01:32    339s] ### Creating LA Mngr. totSessionCpu=0:05:39 mem=3261.0M
[08/13 17:01:32    339s] ### Creating LA Mngr, finished. totSessionCpu=0:05:39 mem=3261.0M
[08/13 17:01:32    339s] *info: 1 clock net excluded
[08/13 17:01:32    339s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3803398.2
[08/13 17:01:33    340s] PathGroup :  reg2reg  TargetSlack : 0.0085 
[08/13 17:01:33    340s] ** GigaOpt Optimizer WNS Slack -0.024 TNS Slack -0.567 Density 70.02
[08/13 17:01:33    340s] Optimizer WNS Pass 0
[08/13 17:01:33    340s] OptDebug: Start of Optimizer WNS Pass 0:
[08/13 17:01:33    340s] +----------+------+------+
[08/13 17:01:33    340s] |Path Group|   WNS|   TNS|
[08/13 17:01:33    340s] +----------+------+------+
[08/13 17:01:33    340s] |default   | 0.772| 0.000|
[08/13 17:01:33    340s] |reg2reg   |-0.024|-0.567|
[08/13 17:01:33    340s] |HEPG      |-0.024|-0.567|
[08/13 17:01:33    340s] |All Paths |-0.024|-0.567|
[08/13 17:01:33    340s] +----------+------+------+
[08/13 17:01:33    340s] 
[08/13 17:01:33    340s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3296.1M, EPOCH TIME: 1755129693.623519
[08/13 17:01:33    340s] Found 0 hard placement blockage before merging.
[08/13 17:01:33    340s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3296.1M, EPOCH TIME: 1755129693.623939
[08/13 17:01:33    340s] Active Path Group: reg2reg  
[08/13 17:01:33    340s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 17:01:33    340s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
[08/13 17:01:33    340s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 17:01:33    340s] |  -0.024|   -0.024|  -0.567|   -0.567|   70.02%|   0:00:00.0| 3296.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[7]42/D    |
[08/13 17:01:34    341s] |   0.004|    0.004|   0.000|    0.000|   70.03%|   0:00:01.0| 3437.6M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]25/D   |
[08/13 17:01:35    342s] |   0.005|    0.005|   0.000|    0.000|   70.05%|   0:00:01.0| 3437.6M|nangate_view_setup|  reg2reg| acc_reg_out_reg[7]42/D    |
[08/13 17:01:35    342s] |   0.010|    0.010|   0.000|    0.000|   70.06%|   0:00:00.0| 3437.6M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]25/D   |
[08/13 17:01:35    342s] |   0.010|    0.010|   0.000|    0.000|   70.06%|   0:00:00.0| 3437.6M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]25/D   |
[08/13 17:01:35    342s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 17:01:35    342s] 
[08/13 17:01:35    342s] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=3437.6M) ***
[08/13 17:01:35    342s] 
[08/13 17:01:35    342s] *** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:02.0 mem=3437.6M) ***
[08/13 17:01:35    342s] Deleting 0 temporary hard placement blockage(s).
[08/13 17:01:35    342s] OptDebug: End of Optimizer WNS Pass 0:
[08/13 17:01:35    342s] +----------+-----+-----+
[08/13 17:01:35    342s] |Path Group|  WNS|  TNS|
[08/13 17:01:35    342s] +----------+-----+-----+
[08/13 17:01:35    342s] |default   |0.772|0.000|
[08/13 17:01:35    342s] |reg2reg   |0.010|0.000|
[08/13 17:01:35    342s] |HEPG      |0.010|0.000|
[08/13 17:01:35    342s] |All Paths |0.010|0.000|
[08/13 17:01:35    342s] +----------+-----+-----+
[08/13 17:01:35    342s] 
[08/13 17:01:35    342s] ** GigaOpt Optimizer WNS Slack 0.010 TNS Slack 0.000 Density 70.06
[08/13 17:01:35    342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3803398.2
[08/13 17:01:35    342s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3437.6M, EPOCH TIME: 1755129695.385460
[08/13 17:01:35    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35126).
[08/13 17:01:35    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:35    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:35    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:35    342s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.070, MEM:3321.6M, EPOCH TIME: 1755129695.455787
[08/13 17:01:35    342s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3321.6M, EPOCH TIME: 1755129695.462222
[08/13 17:01:35    342s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3321.6M, EPOCH TIME: 1755129695.462265
[08/13 17:01:35    342s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3321.6M, EPOCH TIME: 1755129695.473980
[08/13 17:01:35    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:35    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:35    342s] 
[08/13 17:01:35    342s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:35    342s] OPERPROF:       Starting CMU at level 4, MEM:3321.6M, EPOCH TIME: 1755129695.480410
[08/13 17:01:35    342s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3321.6M, EPOCH TIME: 1755129695.481166
[08/13 17:01:35    342s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:3321.6M, EPOCH TIME: 1755129695.482807
[08/13 17:01:35    342s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3321.6M, EPOCH TIME: 1755129695.482838
[08/13 17:01:35    342s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3321.6M, EPOCH TIME: 1755129695.483258
[08/13 17:01:35    342s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.023, REAL:0.023, MEM:3321.6M, EPOCH TIME: 1755129695.485571
[08/13 17:01:35    342s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.023, REAL:0.023, MEM:3321.6M, EPOCH TIME: 1755129695.485590
[08/13 17:01:35    342s] TDRefine: refinePlace mode is spiral
[08/13 17:01:35    342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.7
[08/13 17:01:35    342s] OPERPROF: Starting RefinePlace at level 1, MEM:3321.6M, EPOCH TIME: 1755129695.485627
[08/13 17:01:35    342s] *** Starting place_detail (0:05:43 mem=3321.6M) ***
[08/13 17:01:35    342s] Total net bbox length = 4.534e+05 (2.038e+05 2.496e+05) (ext = 1.279e+05)
[08/13 17:01:35    342s] 
[08/13 17:01:35    342s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:35    342s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:01:35    342s] (I)      Default pattern map key = top_default.
[08/13 17:01:35    342s] (I)      Default pattern map key = top_default.
[08/13 17:01:35    342s] User Input Parameters:
[08/13 17:01:35    342s] - Congestion Driven    : Off
[08/13 17:01:35    342s] 
[08/13 17:01:35    342s] Starting Small incrNP...
[08/13 17:01:35    342s] - Timing Driven        : Off
[08/13 17:01:35    342s] - Area-Violation Based : Off
[08/13 17:01:35    342s] - Start Rollback Level : -5
[08/13 17:01:35    342s] - Legalized            : On
[08/13 17:01:35    342s] - Window Based         : Off
[08/13 17:01:35    342s] - eDen incr mode       : Off
[08/13 17:01:35    342s] - Small incr mode      : On
[08/13 17:01:35    342s] 
[08/13 17:01:35    342s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3321.6M, EPOCH TIME: 1755129695.510926
[08/13 17:01:35    342s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3321.6M, EPOCH TIME: 1755129695.513582
[08/13 17:01:35    342s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.004, REAL:0.004, MEM:3321.6M, EPOCH TIME: 1755129695.517839
[08/13 17:01:35    342s] default core: bins with density > 0.750 = 32.47 % ( 187 / 576 )
[08/13 17:01:35    342s] Density distribution unevenness ratio = 5.274%
[08/13 17:01:35    342s] Density distribution unevenness ratio (U70) = 5.274%
[08/13 17:01:35    342s] Density distribution unevenness ratio (U80) = 0.249%
[08/13 17:01:35    342s] Density distribution unevenness ratio (U90) = 0.000%
[08/13 17:01:35    342s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.007, REAL:0.007, MEM:3321.6M, EPOCH TIME: 1755129695.517907
[08/13 17:01:35    342s] cost 0.945946, thresh 1.000000
[08/13 17:01:35    342s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3321.6M)
[08/13 17:01:35    342s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/13 17:01:35    342s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3321.6M, EPOCH TIME: 1755129695.518432
[08/13 17:01:35    342s] Starting refinePlace ...
[08/13 17:01:35    342s] (I)      Default pattern map key = top_default.
[08/13 17:01:35    342s] One DDP V2 for no tweak run.
[08/13 17:01:35    342s] (I)      Default pattern map key = top_default.
[08/13 17:01:35    342s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3325.1M, EPOCH TIME: 1755129695.552721
[08/13 17:01:35    342s] DDP initSite1 nrRow 231 nrJob 231
[08/13 17:01:35    342s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3325.1M, EPOCH TIME: 1755129695.552770
[08/13 17:01:35    342s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3325.1M, EPOCH TIME: 1755129695.552966
[08/13 17:01:35    342s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3325.1M, EPOCH TIME: 1755129695.552981
[08/13 17:01:35    342s] DDP markSite nrRow 231 nrJob 231
[08/13 17:01:35    342s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3325.1M, EPOCH TIME: 1755129695.553544
[08/13 17:01:35    342s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3325.1M, EPOCH TIME: 1755129695.553559
[08/13 17:01:35    342s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/13 17:01:35    342s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3329.9M, EPOCH TIME: 1755129695.564964
[08/13 17:01:35    342s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3329.9M, EPOCH TIME: 1755129695.564996
[08/13 17:01:35    342s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.003, REAL:0.003, MEM:3329.9M, EPOCH TIME: 1755129695.568140
[08/13 17:01:35    342s] ** Cut row section cpu time 0:00:00.0.
[08/13 17:01:35    342s]  ** Cut row section real time 0:00:00.0.
[08/13 17:01:35    342s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.003, REAL:0.003, MEM:3329.9M, EPOCH TIME: 1755129695.568201
[08/13 17:01:35    343s]   Spread Effort: high, pre-route mode, useDDP on.
[08/13 17:01:35    343s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=3329.9MB) @(0:05:43 - 0:05:43).
[08/13 17:01:35    343s] Move report: preRPlace moves 109 insts, mean move: 0.68 um, max move: 2.73 um 
[08/13 17:01:35    343s] 	Max move on inst (FE_RC_173_0): (52.25, 25.48) --> (53.58, 26.88)
[08/13 17:01:35    343s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X2
[08/13 17:01:35    343s] wireLenOptFixPriorityInst 0 inst fixed
[08/13 17:01:35    343s] 
[08/13 17:01:35    343s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 17:01:36    343s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 17:01:36    343s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 17:01:36    343s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 17:01:36    343s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[08/13 17:01:36    343s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 17:01:36    343s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=3313.9MB) @(0:05:43 - 0:05:43).
[08/13 17:01:36    343s] Move report: Detail placement moves 109 insts, mean move: 0.68 um, max move: 2.73 um 
[08/13 17:01:36    343s] 	Max move on inst (FE_RC_173_0): (52.25, 25.48) --> (53.58, 26.88)
[08/13 17:01:36    343s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3313.9MB
[08/13 17:01:36    343s] Statistics of distance of Instance movement in refine placement:
[08/13 17:01:36    343s]   maximum (X+Y) =         2.73 um
[08/13 17:01:36    343s]   inst (FE_RC_173_0) with max move: (52.25, 25.48) -> (53.58, 26.88)
[08/13 17:01:36    343s]   mean    (X+Y) =         0.68 um
[08/13 17:01:36    343s] Summary Report:
[08/13 17:01:36    343s] Instances move: 109 (out of 35126 movable)
[08/13 17:01:36    343s] Instances flipped: 0
[08/13 17:01:36    343s] Mean displacement: 0.68 um
[08/13 17:01:36    343s] Max displacement: 2.73 um [08/13 17:01:36    343s] Total instances moved : 109
(Instance: FE_RC_173_0) (52.25, 25.48) -> (53.58, 26.88)
[08/13 17:01:36    343s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X2
[08/13 17:01:36    343s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.777, REAL:0.779, MEM:3313.9M, EPOCH TIME: 1755129696.297255
[08/13 17:01:36    343s] Total net bbox length = 4.535e+05 (2.039e+05 2.497e+05) (ext = 1.279e+05)
[08/13 17:01:36    343s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3313.9MB
[08/13 17:01:36    343s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=3313.9MB) @(0:05:43 - 0:05:43).
[08/13 17:01:36    343s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.7
[08/13 17:01:36    343s] *** Finished place_detail (0:05:43 mem=3313.9M) ***
[08/13 17:01:36    343s] OPERPROF: Finished RefinePlace at level 1, CPU:0.818, REAL:0.820, MEM:3313.9M, EPOCH TIME: 1755129696.305614
[08/13 17:01:36    343s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3313.9M, EPOCH TIME: 1755129696.436858
[08/13 17:01:36    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35126).
[08/13 17:01:36    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:36    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:36    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:36    343s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.079, REAL:0.079, MEM:3304.9M, EPOCH TIME: 1755129696.516116
[08/13 17:01:36    343s] *** maximum move = 2.73 um ***
[08/13 17:01:36    343s] *** Finished re-routing un-routed nets (3304.9M) ***
[08/13 17:01:36    343s] OPERPROF: Starting DPlace-Init at level 1, MEM:3304.9M, EPOCH TIME: 1755129696.558882
[08/13 17:01:36    343s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3304.9M, EPOCH TIME: 1755129696.573388
[08/13 17:01:36    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:36    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:36    343s] 
[08/13 17:01:36    343s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:36    343s] OPERPROF:     Starting CMU at level 3, MEM:3304.9M, EPOCH TIME: 1755129696.581481
[08/13 17:01:36    343s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3304.9M, EPOCH TIME: 1755129696.582487
[08/13 17:01:36    343s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3304.9M, EPOCH TIME: 1755129696.584440
[08/13 17:01:36    343s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3304.9M, EPOCH TIME: 1755129696.584477
[08/13 17:01:36    343s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3320.9M, EPOCH TIME: 1755129696.584851
[08/13 17:01:36    343s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.029, MEM:3320.9M, EPOCH TIME: 1755129696.587439
[08/13 17:01:36    343s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3803398.2
[08/13 17:01:36    343s] 
[08/13 17:01:36    343s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=3320.9M) ***
[08/13 17:01:36    344s] ** GigaOpt Optimizer WNS Slack 0.010 TNS Slack 0.000 Density 70.06
[08/13 17:01:36    344s] OptDebug: End of Setup Fixing:
[08/13 17:01:36    344s] +----------+-----+-----+
[08/13 17:01:36    344s] |Path Group|  WNS|  TNS|
[08/13 17:01:36    344s] +----------+-----+-----+
[08/13 17:01:36    344s] |default   |0.772|0.000|
[08/13 17:01:36    344s] |reg2reg   |0.010|0.000|
[08/13 17:01:36    344s] |HEPG      |0.010|0.000|
[08/13 17:01:36    344s] |All Paths |0.010|0.000|
[08/13 17:01:36    344s] +----------+-----+-----+
[08/13 17:01:36    344s] 
[08/13 17:01:36    344s] Bottom Preferred Layer:
[08/13 17:01:36    344s] +---------------+------------+----------+
[08/13 17:01:36    344s] |     Layer     |   OPT_LA   |   Rule   |
[08/13 17:01:36    344s] +---------------+------------+----------+
[08/13 17:01:36    344s] | metal4 (z=4)  |         17 | default  |
[08/13 17:01:36    344s] | metal7 (z=7)  |          1 | default  |
[08/13 17:01:36    344s] +---------------+------------+----------+
[08/13 17:01:36    344s] Via Pillar Rule:
[08/13 17:01:36    344s]     None
[08/13 17:01:36    344s] Finished writing unified metrics of routing constraints.
[08/13 17:01:36    344s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3803398.2
[08/13 17:01:36    344s] 
[08/13 17:01:36    344s] *** Finish pre-CTS Setup Fixing (cpu=0:00:04.6 real=0:00:04.0 mem=3320.9M) ***
[08/13 17:01:36    344s] 
[08/13 17:01:36    344s] Total-nets :: 43206, Stn-nets :: 312, ratio :: 0.722122 %, Total-len 427392, Stn-len 2685.51
[08/13 17:01:36    344s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3301.9M, EPOCH TIME: 1755129696.916919
[08/13 17:01:36    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:36    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:36    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:36    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:36    344s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.074, REAL:0.075, MEM:3237.9M, EPOCH TIME: 1755129696.991505
[08/13 17:01:36    344s] TotalInstCnt at PhyDesignMc Destruction: 35126
[08/13 17:01:36    344s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.14
[08/13 17:01:36    344s] 
[08/13 17:01:36    344s] =============================================================================================
[08/13 17:01:36    344s]  Step TAT Report : WnsOpt #1 / place_opt_design #2                              21.18-s099_1
[08/13 17:01:36    344s] =============================================================================================
[08/13 17:01:36    344s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:01:36    344s] ---------------------------------------------------------------------------------------------
[08/13 17:01:36    344s] [ SlackTraversorInit     ]      2   0:00:00.7  (  13.8 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 17:01:36    344s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:01:36    344s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:01:36    344s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:01:36    344s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.1
[08/13 17:01:36    344s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:01:36    344s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:01:36    344s] [ TransformInit          ]      1   0:00:00.3  (   4.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:01:36    344s] [ OptimizationStep       ]      1   0:00:00.1  (   1.5 % )     0:00:01.7 /  0:00:01.7    1.0
[08/13 17:01:36    344s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.1 % )     0:00:01.6 /  0:00:01.6    1.0
[08/13 17:01:36    344s] [ OptGetWeight           ]      7   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 17:01:36    344s] [ OptEval                ]      7   0:00:00.8  (  14.4 % )     0:00:00.8 /  0:00:00.8    1.0
[08/13 17:01:36    344s] [ OptCommit              ]      7   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.5
[08/13 17:01:36    344s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.1
[08/13 17:01:36    344s] [ IncrDelayCalc          ]     36   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:01:36    344s] [ SetupOptGetWorkingSet  ]     21   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[08/13 17:01:36    344s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:01:36    344s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.6
[08/13 17:01:36    344s] [ RefinePlace            ]      1   0:00:01.3  (  24.1 % )     0:00:01.3 /  0:00:01.3    1.0
[08/13 17:01:36    344s] [ TimingUpdate           ]      2   0:00:00.8  (  14.4 % )     0:00:00.8 /  0:00:00.8    1.0
[08/13 17:01:36    344s] [ IncrTimingUpdate       ]     11   0:00:00.4  (   8.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 17:01:36    344s] [ MISC                   ]          0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:01:36    344s] ---------------------------------------------------------------------------------------------
[08/13 17:01:36    344s]  WnsOpt #1 TOTAL                    0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:05.4    1.0
[08/13 17:01:36    344s] ---------------------------------------------------------------------------------------------
[08/13 17:01:36    344s] 
[08/13 17:01:36    344s] *** WnsOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:05:44.2/0:17:36.7 (0.3), mem = 3237.9M
[08/13 17:01:36    344s] End: GigaOpt Optimization in WNS mode
[08/13 17:01:37    344s] *** Timing Is met
[08/13 17:01:37    344s] *** Check timing (0:00:00.0)
[08/13 17:01:37    344s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/13 17:01:37    344s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/13 17:01:37    344s] Info: 1 clock net  excluded from IPO operation.
[08/13 17:01:37    344s] ### Creating LA Mngr. totSessionCpu=0:05:44 mem=3237.9M
[08/13 17:01:37    344s] ### Creating LA Mngr, finished. totSessionCpu=0:05:44 mem=3237.9M
[08/13 17:01:37    344s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/13 17:01:37    344s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:01:37    344s] ### Creating PhyDesignMc. totSessionCpu=0:05:44 mem=3295.1M
[08/13 17:01:37    344s] OPERPROF: Starting DPlace-Init at level 1, MEM:3295.1M, EPOCH TIME: 1755129697.232039
[08/13 17:01:37    344s] Processing tracks to init pin-track alignment.
[08/13 17:01:37    344s] z: 2, totalTracks: 1
[08/13 17:01:37    344s] z: 4, totalTracks: 1
[08/13 17:01:37    344s] z: 6, totalTracks: 1
[08/13 17:01:37    344s] z: 8, totalTracks: 1
[08/13 17:01:37    344s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:01:37    344s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3295.1M, EPOCH TIME: 1755129697.246532
[08/13 17:01:37    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:37    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:37    344s] 
[08/13 17:01:37    344s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:37    344s] OPERPROF:     Starting CMU at level 3, MEM:3295.1M, EPOCH TIME: 1755129697.253576
[08/13 17:01:37    344s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3295.1M, EPOCH TIME: 1755129697.254382
[08/13 17:01:37    344s] 
[08/13 17:01:37    344s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:01:37    344s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:3295.1M, EPOCH TIME: 1755129697.256020
[08/13 17:01:37    344s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3295.1M, EPOCH TIME: 1755129697.256053
[08/13 17:01:37    344s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3295.1M, EPOCH TIME: 1755129697.256403
[08/13 17:01:37    344s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3295.1MB).
[08/13 17:01:37    344s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.027, MEM:3295.1M, EPOCH TIME: 1755129697.258762
[08/13 17:01:37    344s] TotalInstCnt at PhyDesignMc Initialization: 35126
[08/13 17:01:37    344s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:45 mem=3295.1M
[08/13 17:01:37    344s] Begin: Area Reclaim Optimization
[08/13 17:01:37    344s] *** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:05:44.5/0:17:37.1 (0.3), mem = 3295.1M
[08/13 17:01:37    344s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.15
[08/13 17:01:37    344s] ### Creating RouteCongInterface, started
[08/13 17:01:37    344s] 
[08/13 17:01:37    344s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 17:01:37    344s] 
[08/13 17:01:37    344s] #optDebug: {0, 1.000}
[08/13 17:01:37    344s] ### Creating RouteCongInterface, finished
[08/13 17:01:37    344s] {MG  {4 0 1 0.0684673}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 17:01:37    344s] ### Creating LA Mngr. totSessionCpu=0:05:45 mem=3295.1M
[08/13 17:01:37    344s] ### Creating LA Mngr, finished. totSessionCpu=0:05:45 mem=3295.1M
[08/13 17:01:37    344s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3295.1M, EPOCH TIME: 1755129697.506016
[08/13 17:01:37    344s] Found 0 hard placement blockage before merging.
[08/13 17:01:37    344s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3295.1M, EPOCH TIME: 1755129697.506264
[08/13 17:01:37    344s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.06
[08/13 17:01:37    344s] +---------+---------+--------+--------+------------+--------+
[08/13 17:01:37    344s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/13 17:01:37    344s] +---------+---------+--------+--------+------------+--------+
[08/13 17:01:37    344s] |   70.06%|        -|   0.000|   0.000|   0:00:00.0| 3295.1M|
[08/13 17:01:37    344s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/13 17:01:37    345s] |   70.06%|        8|   0.000|   0.000|   0:00:00.0| 3318.7M|
[08/13 17:01:38    345s] |   70.05%|        9|   0.000|   0.000|   0:00:01.0| 3318.7M|
[08/13 17:01:39    347s] |   70.01%|       69|   0.000|   0.000|   0:00:01.0| 3318.7M|
[08/13 17:01:40    347s] |   70.01%|        0|   0.000|   0.000|   0:00:01.0| 3318.7M|
[08/13 17:01:40    347s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/13 17:01:40    347s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[08/13 17:01:40    347s] |   70.01%|        0|   0.000|   0.000|   0:00:00.0| 3318.7M|
[08/13 17:01:40    347s] +---------+---------+--------+--------+------------+--------+
[08/13 17:01:40    347s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.01
[08/13 17:01:40    347s] 
[08/13 17:01:40    347s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 5 Resize = 66 **
[08/13 17:01:40    347s] --------------------------------------------------------------
[08/13 17:01:40    347s] |                                   | Total     | Sequential |
[08/13 17:01:40    347s] --------------------------------------------------------------
[08/13 17:01:40    347s] | Num insts resized                 |      66  |       0    |
[08/13 17:01:40    347s] | Num insts undone                  |       3  |       0    |
[08/13 17:01:40    347s] | Num insts Downsized               |      66  |       0    |
[08/13 17:01:40    347s] | Num insts Samesized               |       0  |       0    |
[08/13 17:01:40    347s] | Num insts Upsized                 |       0  |       0    |
[08/13 17:01:40    347s] | Num multiple commits+uncommits    |       0  |       -    |
[08/13 17:01:40    347s] --------------------------------------------------------------
[08/13 17:01:40    347s] Bottom Preferred Layer:
[08/13 17:01:40    347s] +---------------+------------+----------+
[08/13 17:01:40    347s] |     Layer     |   OPT_LA   |   Rule   |
[08/13 17:01:40    347s] +---------------+------------+----------+
[08/13 17:01:40    347s] | metal4 (z=4)  |          9 | default  |
[08/13 17:01:40    347s] | metal7 (z=7)  |          1 | default  |
[08/13 17:01:40    347s] +---------------+------------+----------+
[08/13 17:01:40    347s] Via Pillar Rule:
[08/13 17:01:40    347s]     None
[08/13 17:01:40    347s] Finished writing unified metrics of routing constraints.
[08/13 17:01:40    347s] 
[08/13 17:01:40    347s] Number of times islegalLocAvaiable called = 198 skipped = 0, called in commitmove = 69, skipped in commitmove = 0
[08/13 17:01:40    347s] End: Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
[08/13 17:01:40    347s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3318.7M, EPOCH TIME: 1755129700.226694
[08/13 17:01:40    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35116).
[08/13 17:01:40    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:40    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:40    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:40    347s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.067, REAL:0.068, MEM:3318.7M, EPOCH TIME: 1755129700.294235
[08/13 17:01:40    347s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3318.7M, EPOCH TIME: 1755129700.300554
[08/13 17:01:40    347s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3318.7M, EPOCH TIME: 1755129700.300608
[08/13 17:01:40    347s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3318.7M, EPOCH TIME: 1755129700.313109
[08/13 17:01:40    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:40    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:40    347s] 
[08/13 17:01:40    347s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:40    347s] OPERPROF:       Starting CMU at level 4, MEM:3318.7M, EPOCH TIME: 1755129700.319833
[08/13 17:01:40    347s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3318.7M, EPOCH TIME: 1755129700.320557
[08/13 17:01:40    347s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:3318.7M, EPOCH TIME: 1755129700.322164
[08/13 17:01:40    347s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3318.7M, EPOCH TIME: 1755129700.322194
[08/13 17:01:40    347s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3318.7M, EPOCH TIME: 1755129700.322558
[08/13 17:01:40    347s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3318.7M, EPOCH TIME: 1755129700.324755
[08/13 17:01:40    347s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3318.7M, EPOCH TIME: 1755129700.325001
[08/13 17:01:40    347s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.024, REAL:0.024, MEM:3318.7M, EPOCH TIME: 1755129700.325045
[08/13 17:01:40    347s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.024, REAL:0.025, MEM:3318.7M, EPOCH TIME: 1755129700.325062
[08/13 17:01:40    347s] TDRefine: refinePlace mode is spiral
[08/13 17:01:40    347s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.8
[08/13 17:01:40    347s] OPERPROF: Starting RefinePlace at level 1, MEM:3318.7M, EPOCH TIME: 1755129700.325100
[08/13 17:01:40    347s] *** Starting place_detail (0:05:47 mem=3318.7M) ***
[08/13 17:01:40    347s] Total net bbox length = 4.535e+05 (2.039e+05 2.497e+05) (ext = 1.279e+05)
[08/13 17:01:40    347s] 
[08/13 17:01:40    347s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:40    347s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:01:40    347s] (I)      Default pattern map key = top_default.
[08/13 17:01:40    347s] (I)      Default pattern map key = top_default.
[08/13 17:01:40    347s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3318.7M, EPOCH TIME: 1755129700.351229
[08/13 17:01:40    347s] Starting refinePlace ...
[08/13 17:01:40    347s] (I)      Default pattern map key = top_default.
[08/13 17:01:40    347s] One DDP V2 for no tweak run.
[08/13 17:01:40    347s] 
[08/13 17:01:40    347s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 17:01:40    347s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 17:01:40    347s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 17:01:40    347s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 17:01:40    347s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 17:01:40    347s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 17:01:40    347s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3302.7MB) @(0:05:48 - 0:05:48).
[08/13 17:01:40    347s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:01:40    347s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3302.7MB
[08/13 17:01:40    347s] Statistics of distance of Instance movement in refine placement:
[08/13 17:01:40    347s]   maximum (X+Y) =         0.00 um
[08/13 17:01:40    347s]   mean    (X+Y) =         0.00 um
[08/13 17:01:40    347s] Total instances moved : 0
[08/13 17:01:40    347s] Summary Report:
[08/13 17:01:40    347s] Instances move: 0 (out of 35116 movable)
[08/13 17:01:40    347s] Instances flipped: 0
[08/13 17:01:40    347s] Mean displacement: 0.00 um
[08/13 17:01:40    347s] Max displacement: 0.00 um 
[08/13 17:01:40    347s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.386, REAL:0.386, MEM:3302.7M, EPOCH TIME: 1755129700.737216
[08/13 17:01:40    347s] Total net bbox length = 4.535e+05 (2.039e+05 2.497e+05) (ext = 1.279e+05)
[08/13 17:01:40    347s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3302.7MB
[08/13 17:01:40    347s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=3302.7MB) @(0:05:47 - 0:05:48).
[08/13 17:01:40    347s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.8
[08/13 17:01:40    347s] *** Finished place_detail (0:05:48 mem=3302.7M) ***
[08/13 17:01:40    347s] OPERPROF: Finished RefinePlace at level 1, CPU:0.421, REAL:0.421, MEM:3302.7M, EPOCH TIME: 1755129700.745647
[08/13 17:01:40    348s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3302.7M, EPOCH TIME: 1755129700.871747
[08/13 17:01:40    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35116).
[08/13 17:01:40    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:40    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:40    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:40    348s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.075, REAL:0.076, MEM:3302.7M, EPOCH TIME: 1755129700.947875
[08/13 17:01:40    348s] *** maximum move = 0.00 um ***
[08/13 17:01:40    348s] *** Finished re-routing un-routed nets (3302.7M) ***
[08/13 17:01:40    348s] OPERPROF: Starting DPlace-Init at level 1, MEM:3302.7M, EPOCH TIME: 1755129700.991577
[08/13 17:01:41    348s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3302.7M, EPOCH TIME: 1755129701.006003
[08/13 17:01:41    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:41    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:41    348s] 
[08/13 17:01:41    348s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:41    348s] OPERPROF:     Starting CMU at level 3, MEM:3302.7M, EPOCH TIME: 1755129701.014083
[08/13 17:01:41    348s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3302.7M, EPOCH TIME: 1755129701.015090
[08/13 17:01:41    348s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3302.7M, EPOCH TIME: 1755129701.016920
[08/13 17:01:41    348s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3302.7M, EPOCH TIME: 1755129701.016951
[08/13 17:01:41    348s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3318.7M, EPOCH TIME: 1755129701.017461
[08/13 17:01:41    348s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3318.7M, EPOCH TIME: 1755129701.020027
[08/13 17:01:41    348s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3318.7M, EPOCH TIME: 1755129701.020419
[08/13 17:01:41    348s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:3318.7M, EPOCH TIME: 1755129701.020461
[08/13 17:01:41    348s] Deleting 0 temporary hard placement blockage(s).
[08/13 17:01:41    348s] 
[08/13 17:01:41    348s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=3318.7M) ***
[08/13 17:01:41    348s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.15
[08/13 17:01:41    348s] 
[08/13 17:01:41    348s] =============================================================================================
[08/13 17:01:41    348s]  Step TAT Report : AreaOpt #2 / place_opt_design #2                             21.18-s099_1
[08/13 17:01:41    348s] =============================================================================================
[08/13 17:01:41    348s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:01:41    348s] ---------------------------------------------------------------------------------------------
[08/13 17:01:41    348s] [ SlackTraversorInit     ]      1   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:01:41    348s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:01:41    348s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[08/13 17:01:41    348s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:01:41    348s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:01:41    348s] [ OptimizationStep       ]      1   0:00:00.4  (  10.2 % )     0:00:02.5 /  0:00:02.5    1.0
[08/13 17:01:41    348s] [ OptSingleIteration     ]      5   0:00:00.1  (   1.9 % )     0:00:02.1 /  0:00:02.1    1.0
[08/13 17:01:41    348s] [ OptGetWeight           ]    127   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:01:41    348s] [ OptEval                ]    127   0:00:01.3  (  33.2 % )     0:00:01.3 /  0:00:01.2    1.0
[08/13 17:01:41    348s] [ OptCommit              ]    127   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    3.0
[08/13 17:01:41    348s] [ PostCommitDelayUpdate  ]    129   0:00:00.0  (   0.6 % )     0:00:00.5 /  0:00:00.4    1.0
[08/13 17:01:41    348s] [ IncrDelayCalc          ]    122   0:00:00.4  (  11.3 % )     0:00:00.4 /  0:00:00.4    0.9
[08/13 17:01:41    348s] [ RefinePlace            ]      1   0:00:00.9  (  23.6 % )     0:00:00.9 /  0:00:00.9    1.0
[08/13 17:01:41    348s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[08/13 17:01:41    348s] [ IncrTimingUpdate       ]     33   0:00:00.3  (   8.9 % )     0:00:00.3 /  0:00:00.4    1.1
[08/13 17:01:41    348s] [ MISC                   ]          0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:01:41    348s] ---------------------------------------------------------------------------------------------
[08/13 17:01:41    348s]  AreaOpt #2 TOTAL                   0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.7    1.0
[08/13 17:01:41    348s] ---------------------------------------------------------------------------------------------
[08/13 17:01:41    348s] 
[08/13 17:01:41    348s] *** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:03.7/0:00:03.8 (1.0), totSession cpu/real = 0:05:48.3/0:17:40.8 (0.3), mem = 3318.7M
[08/13 17:01:41    348s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3299.6M, EPOCH TIME: 1755129701.137003
[08/13 17:01:41    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:41    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:41    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:41    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:41    348s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.074, REAL:0.075, MEM:3237.6M, EPOCH TIME: 1755129701.211741
[08/13 17:01:41    348s] TotalInstCnt at PhyDesignMc Destruction: 35116
[08/13 17:01:41    348s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=3237.61M, totSessionCpu=0:05:48).
[08/13 17:01:41    348s] **INFO: Flow update: Design timing is met.
[08/13 17:01:41    348s] OPTC: user 20.0
[08/13 17:01:41    348s] Begin: GigaOpt postEco DRV Optimization
[08/13 17:01:41    348s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[08/13 17:01:41    348s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[08/13 17:01:41    348s] *** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:05:48.6/0:17:41.1 (0.3), mem = 3237.6M
[08/13 17:01:41    348s] Info: 1 clock net  excluded from IPO operation.
[08/13 17:01:41    348s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.16
[08/13 17:01:41    348s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:01:41    348s] ### Creating PhyDesignMc. totSessionCpu=0:05:49 mem=3237.6M
[08/13 17:01:41    348s] OPERPROF: Starting DPlace-Init at level 1, MEM:3237.6M, EPOCH TIME: 1755129701.471109
[08/13 17:01:41    348s] Processing tracks to init pin-track alignment.
[08/13 17:01:41    348s] z: 2, totalTracks: 1
[08/13 17:01:41    348s] z: 4, totalTracks: 1
[08/13 17:01:41    348s] z: 6, totalTracks: 1
[08/13 17:01:41    348s] z: 8, totalTracks: 1
[08/13 17:01:41    348s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:01:41    348s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3237.6M, EPOCH TIME: 1755129701.485639
[08/13 17:01:41    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:41    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:41    348s] 
[08/13 17:01:41    348s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:41    348s] OPERPROF:     Starting CMU at level 3, MEM:3237.6M, EPOCH TIME: 1755129701.493884
[08/13 17:01:41    348s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3237.6M, EPOCH TIME: 1755129701.494878
[08/13 17:01:41    348s] 
[08/13 17:01:41    348s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:01:41    348s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3237.6M, EPOCH TIME: 1755129701.496813
[08/13 17:01:41    348s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3237.6M, EPOCH TIME: 1755129701.496845
[08/13 17:01:41    348s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3237.6M, EPOCH TIME: 1755129701.497224
[08/13 17:01:41    348s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3237.6MB).
[08/13 17:01:41    348s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:3237.6M, EPOCH TIME: 1755129701.499864
[08/13 17:01:41    348s] TotalInstCnt at PhyDesignMc Initialization: 35116
[08/13 17:01:41    348s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:49 mem=3237.6M
[08/13 17:01:41    348s] ### Creating RouteCongInterface, started
[08/13 17:01:41    348s] 
[08/13 17:01:41    348s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/13 17:01:41    348s] 
[08/13 17:01:41    348s] #optDebug: {0, 1.000}
[08/13 17:01:41    348s] ### Creating RouteCongInterface, finished
[08/13 17:01:41    348s] {MG  {4 0 1 0.0684673}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 17:01:41    348s] ### Creating LA Mngr. totSessionCpu=0:05:49 mem=3237.6M
[08/13 17:01:41    348s] ### Creating LA Mngr, finished. totSessionCpu=0:05:49 mem=3237.6M
[08/13 17:01:42    349s] [GPS-DRV] Optimizer parameters ============================= 
[08/13 17:01:42    349s] [GPS-DRV] maxDensity (design): 0.95
[08/13 17:01:42    349s] [GPS-DRV] maxLocalDensity: 0.98
[08/13 17:01:42    349s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/13 17:01:42    349s] [GPS-DRV] All active and enabled setup views
[08/13 17:01:42    349s] [GPS-DRV]     nangate_view_setup
[08/13 17:01:42    349s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/13 17:01:42    349s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/13 17:01:42    349s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/13 17:01:42    349s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[08/13 17:01:42    349s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/13 17:01:42    349s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3294.8M, EPOCH TIME: 1755129702.231861
[08/13 17:01:42    349s] Found 0 hard placement blockage before merging.
[08/13 17:01:42    349s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3294.8M, EPOCH TIME: 1755129702.232108
[08/13 17:01:42    349s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 17:01:42    349s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/13 17:01:42    349s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 17:01:42    349s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/13 17:01:42    349s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 17:01:42    349s] Info: violation cost 55.320396 (cap = 0.320402, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 17:01:42    349s] |     0|     0|     0.00|    15|    15|    -0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.01%|          |         |
[08/13 17:01:42    349s] Info: violation cost 55.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 17:01:42    349s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|      11|       0|       4| 70.02%| 0:00:00.0|  3320.9M|
[08/13 17:01:42    349s] Info: violation cost 55.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 17:01:42    349s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.02%| 0:00:00.0|  3320.9M|
[08/13 17:01:42    349s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 17:01:42    349s] 
[08/13 17:01:42    349s] ###############################################################################
[08/13 17:01:42    349s] #
[08/13 17:01:42    349s] #  Large fanout net report:  
[08/13 17:01:42    349s] #     - there are 9 high fanout ( > 75) nets in the design. (excluding clock nets)
[08/13 17:01:42    349s] #     - current density: 70.02
[08/13 17:01:42    349s] #
[08/13 17:01:42    349s] #  List of high fanout nets:
[08/13 17:01:42    349s] #        Net(1):  rst_n: (fanouts = 4231)
[08/13 17:01:42    349s] #        Net(2):  preload_data[7]: (fanouts = 128)
[08/13 17:01:42    349s] #        Net(3):  preload_data[6]: (fanouts = 128)
[08/13 17:01:42    349s] #        Net(4):  preload_data[5]: (fanouts = 128)
[08/13 17:01:42    349s] #        Net(5):  preload_data[4]: (fanouts = 128)
[08/13 17:01:42    349s] #        Net(6):  preload_data[3]: (fanouts = 128)
[08/13 17:01:42    349s] #        Net(7):  preload_data[2]: (fanouts = 128)
[08/13 17:01:42    349s] #        Net(8):  preload_data[1]: (fanouts = 128)
[08/13 17:01:42    349s] #        Net(9):  preload_data[0]: (fanouts = 128)
[08/13 17:01:42    349s] #
[08/13 17:01:42    349s] ###############################################################################
[08/13 17:01:42    349s] Bottom Preferred Layer:
[08/13 17:01:42    349s] +---------------+------------+----------+
[08/13 17:01:42    349s] |     Layer     |   OPT_LA   |   Rule   |
[08/13 17:01:42    349s] +---------------+------------+----------+
[08/13 17:01:42    349s] | metal4 (z=4)  |          9 | default  |
[08/13 17:01:42    349s] | metal7 (z=7)  |          1 | default  |
[08/13 17:01:42    349s] +---------------+------------+----------+
[08/13 17:01:42    349s] Via Pillar Rule:
[08/13 17:01:42    349s]     None
[08/13 17:01:42    349s] Finished writing unified metrics of routing constraints.
[08/13 17:01:42    349s] 
[08/13 17:01:42    349s] 
[08/13 17:01:42    349s] =======================================================================
[08/13 17:01:42    349s]                 Reasons for remaining drv violations
[08/13 17:01:42    349s] =======================================================================
[08/13 17:01:42    349s] *info: Total 9 net(s) have violations which can't be fixed by DRV optimization.
[08/13 17:01:42    349s] 
[08/13 17:01:42    349s] MultiBuffering failure reasons
[08/13 17:01:42    349s] ------------------------------------------------
[08/13 17:01:42    349s] *info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/13 17:01:42    349s] 
[08/13 17:01:42    349s] 
[08/13 17:01:42    349s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=3320.9M) ***
[08/13 17:01:42    349s] 
[08/13 17:01:42    349s] Deleting 0 temporary hard placement blockage(s).
[08/13 17:01:42    349s] Total-nets :: 43207, Stn-nets :: 314, ratio :: 0.726734 %, Total-len 427390, Stn-len 3332.54
[08/13 17:01:42    349s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3301.9M, EPOCH TIME: 1755129702.843434
[08/13 17:01:42    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35127).
[08/13 17:01:42    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:42    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:42    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:42    350s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.082, REAL:0.082, MEM:3240.9M, EPOCH TIME: 1755129702.925614
[08/13 17:01:42    350s] TotalInstCnt at PhyDesignMc Destruction: 35127
[08/13 17:01:42    350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.16
[08/13 17:01:42    350s] *** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:05:50.1/0:17:42.6 (0.3), mem = 3240.9M
[08/13 17:01:42    350s] 
[08/13 17:01:42    350s] =============================================================================================
[08/13 17:01:42    350s]  Step TAT Report : DrvOpt #1 / place_opt_design #2                              21.18-s099_1
[08/13 17:01:42    350s] =============================================================================================
[08/13 17:01:42    350s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:01:42    350s] ---------------------------------------------------------------------------------------------
[08/13 17:01:42    350s] [ SlackTraversorInit     ]      1   0:00:00.2  (  10.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:01:42    350s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:01:42    350s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:01:42    350s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/13 17:01:42    350s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:01:42    350s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:01:42    350s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 17:01:42    350s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:01:42    350s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:01:42    350s] [ OptEval                ]      2   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 17:01:42    350s] [ OptCommit              ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:01:42    350s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:01:42    350s] [ IncrDelayCalc          ]      6   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    1.0
[08/13 17:01:42    350s] [ DrvFindVioNets         ]      3   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:01:42    350s] [ DrvComputeSummary      ]      3   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 17:01:42    350s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.8
[08/13 17:01:42    350s] [ MISC                   ]          0:00:00.7  (  46.4 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 17:01:42    350s] ---------------------------------------------------------------------------------------------
[08/13 17:01:42    350s]  DrvOpt #1 TOTAL                    0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[08/13 17:01:42    350s] ---------------------------------------------------------------------------------------------
[08/13 17:01:42    350s] 
[08/13 17:01:42    350s] End: GigaOpt postEco DRV Optimization
[08/13 17:01:42    350s] **INFO: Flow update: Design timing is met.
[08/13 17:01:42    350s] Running refinePlace -preserveRouting true -hardFence false
[08/13 17:01:42    350s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3240.9M, EPOCH TIME: 1755129702.931619
[08/13 17:01:42    350s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3240.9M, EPOCH TIME: 1755129702.931654
[08/13 17:01:42    350s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3240.9M, EPOCH TIME: 1755129702.931679
[08/13 17:01:42    350s] Processing tracks to init pin-track alignment.
[08/13 17:01:42    350s] z: 2, totalTracks: 1
[08/13 17:01:42    350s] z: 4, totalTracks: 1
[08/13 17:01:42    350s] z: 6, totalTracks: 1
[08/13 17:01:42    350s] z: 8, totalTracks: 1
[08/13 17:01:42    350s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:01:42    350s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3240.9M, EPOCH TIME: 1755129702.944835
[08/13 17:01:42    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:42    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:42    350s] 
[08/13 17:01:42    350s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:42    350s] OPERPROF:         Starting CMU at level 5, MEM:3240.9M, EPOCH TIME: 1755129702.953012
[08/13 17:01:42    350s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:3240.9M, EPOCH TIME: 1755129702.954017
[08/13 17:01:42    350s] 
[08/13 17:01:42    350s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:01:42    350s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.011, REAL:0.011, MEM:3240.9M, EPOCH TIME: 1755129702.955910
[08/13 17:01:42    350s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3240.9M, EPOCH TIME: 1755129702.955942
[08/13 17:01:42    350s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3240.9M, EPOCH TIME: 1755129702.956138
[08/13 17:01:42    350s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3240.9MB).
[08/13 17:01:42    350s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.027, REAL:0.027, MEM:3240.9M, EPOCH TIME: 1755129702.958817
[08/13 17:01:42    350s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.027, REAL:0.027, MEM:3240.9M, EPOCH TIME: 1755129702.958832
[08/13 17:01:42    350s] TDRefine: refinePlace mode is spiral
[08/13 17:01:42    350s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.9
[08/13 17:01:42    350s] OPERPROF:   Starting RefinePlace at level 2, MEM:3240.9M, EPOCH TIME: 1755129702.958867
[08/13 17:01:42    350s] *** Starting place_detail (0:05:50 mem=3240.9M) ***
[08/13 17:01:42    350s] Total net bbox length = 4.536e+05 (2.039e+05 2.497e+05) (ext = 1.279e+05)
[08/13 17:01:42    350s] 
[08/13 17:01:42    350s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:42    350s] (I)      Default pattern map key = top_default.
[08/13 17:01:42    350s] (I)      Default pattern map key = top_default.
[08/13 17:01:42    350s] User Input Parameters:
[08/13 17:01:42    350s] - Congestion Driven    : Off
[08/13 17:01:42    350s] - Timing Driven        : Off
[08/13 17:01:42    350s] 
[08/13 17:01:42    350s] Starting Small incrNP...
[08/13 17:01:42    350s] - Area-Violation Based : Off
[08/13 17:01:42    350s] - Start Rollback Level : -5
[08/13 17:01:42    350s] - Legalized            : On
[08/13 17:01:42    350s] - Window Based         : Off
[08/13 17:01:42    350s] - eDen incr mode       : Off
[08/13 17:01:42    350s] - Small incr mode      : On
[08/13 17:01:42    350s] 
[08/13 17:01:42    350s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3240.9M, EPOCH TIME: 1755129702.988247
[08/13 17:01:42    350s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3240.9M, EPOCH TIME: 1755129702.991287
[08/13 17:01:42    350s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.004, REAL:0.004, MEM:3240.9M, EPOCH TIME: 1755129702.995741
[08/13 17:01:42    350s] default core: bins with density > 0.750 = 32.64 % ( 188 / 576 )
[08/13 17:01:42    350s] Density distribution unevenness ratio = 5.292%
[08/13 17:01:42    350s] Density distribution unevenness ratio (U70) = 5.292%
[08/13 17:01:42    350s] Density distribution unevenness ratio (U80) = 0.245%
[08/13 17:01:42    350s] Density distribution unevenness ratio (U90) = 0.000%
[08/13 17:01:42    350s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.008, REAL:0.008, MEM:3240.9M, EPOCH TIME: 1755129702.995806
[08/13 17:01:42    350s] cost 0.945946, thresh 1.000000
[08/13 17:01:42    350s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3240.9M)
[08/13 17:01:42    350s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/13 17:01:42    350s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3240.9M, EPOCH TIME: 1755129702.996417
[08/13 17:01:42    350s] Starting refinePlace ...
[08/13 17:01:42    350s] (I)      Default pattern map key = top_default.
[08/13 17:01:42    350s] One DDP V2 for no tweak run.
[08/13 17:01:43    350s] (I)      Default pattern map key = top_default.
[08/13 17:01:43    350s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3243.3M, EPOCH TIME: 1755129703.035293
[08/13 17:01:43    350s] DDP initSite1 nrRow 231 nrJob 231
[08/13 17:01:43    350s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3243.3M, EPOCH TIME: 1755129703.035340
[08/13 17:01:43    350s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3243.3M, EPOCH TIME: 1755129703.035530
[08/13 17:01:43    350s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3243.3M, EPOCH TIME: 1755129703.035547
[08/13 17:01:43    350s] DDP markSite nrRow 231 nrJob 231
[08/13 17:01:43    350s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.001, MEM:3243.3M, EPOCH TIME: 1755129703.036185
[08/13 17:01:43    350s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3243.3M, EPOCH TIME: 1755129703.036255
[08/13 17:01:43    350s]   Spread Effort: high, pre-route mode, useDDP on.
[08/13 17:01:43    350s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=3248.1MB) @(0:05:50 - 0:05:50).
[08/13 17:01:43    350s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:01:43    350s] wireLenOptFixPriorityInst 0 inst fixed
[08/13 17:01:43    350s] 
[08/13 17:01:43    350s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 17:01:43    350s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 17:01:43    350s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 17:01:43    350s] Move report: legalization moves 16 insts, mean move: 1.41 um, max move: 4.18 um spiral
[08/13 17:01:43    350s] 	Max move on inst (FE_OFC527_n18082): (123.88, 102.48) --> (119.70, 102.48)
[08/13 17:01:43    350s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 17:01:43    350s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 17:01:43    350s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3216.1MB) @(0:05:50 - 0:05:51).
[08/13 17:01:43    350s] Move report: Detail placement moves 16 insts, mean move: 1.41 um, max move: 4.18 um 
[08/13 17:01:43    350s] 	Max move on inst (FE_OFC527_n18082): (123.88, 102.48) --> (119.70, 102.48)
[08/13 17:01:43    350s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3216.1MB
[08/13 17:01:43    350s] Statistics of distance of Instance movement in refine placement:
[08/13 17:01:43    350s]   maximum (X+Y) =         4.18 um
[08/13 17:01:43    350s]   inst (FE_OFC527_n18082) with max move: (123.88, 102.48) -> (119.7, 102.48)
[08/13 17:01:43    350s]   mean    (X+Y) =         1.41 um
[08/13 17:01:43    350s] Total instances moved : 16
[08/13 17:01:43    350s] Summary Report:
[08/13 17:01:43    350s] Instances move: 16 (out of 35127 movable)
[08/13 17:01:43    350s] Instances flipped: 0
[08/13 17:01:43    350s] Mean displacement: 1.41 um
[08/13 17:01:43    350s] Max displacement: 4.18 um (Instance: FE_OFC527_n18082) (123.88, 102.48) -> (119.7, 102.48)
[08/13 17:01:43    350s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[08/13 17:01:43    350s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.448, REAL:0.449, MEM:3216.1M, EPOCH TIME: 1755129703.445842
[08/13 17:01:43    350s] Total net bbox length = 4.536e+05 (2.039e+05 2.497e+05) (ext = 1.279e+05)
[08/13 17:01:43    350s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=3216.1MB) @(0:05:50 - 0:05:51).
[08/13 17:01:43    350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.9
[08/13 17:01:43    350s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.494, REAL:0.495, MEM:3216.1M, EPOCH TIME: 1755129703.454165
[08/13 17:01:43    350s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3216.1M, EPOCH TIME: 1755129703.454185
[08/13 17:01:43    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35127).
[08/13 17:01:43    350s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3216.1MB
[08/13 17:01:43    350s] *** Finished place_detail (0:05:51 mem=3216.1M) ***
[08/13 17:01:43    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:43    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:43    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:43    350s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.083, REAL:0.083, MEM:3209.1M, EPOCH TIME: 1755129703.537196
[08/13 17:01:43    350s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.604, REAL:0.606, MEM:3209.1M, EPOCH TIME: 1755129703.537249
[08/13 17:01:43    350s] **INFO: Flow update: Design timing is met.
[08/13 17:01:43    350s] **INFO: Flow update: Design timing is met.
[08/13 17:01:43    350s] **INFO: Flow update: Design timing is met.
[08/13 17:01:43    350s] Register exp ratio and priority group on 10 nets on 43207 nets : 
[08/13 17:01:43    350s] z=4 : 9 nets
[08/13 17:01:43    350s] z=7 : 1 nets
[08/13 17:01:43    350s] 
[08/13 17:01:43    350s] Active setup views:
[08/13 17:01:43    350s]  nangate_view_setup
[08/13 17:01:43    350s]   Dominating endpoints: 0
[08/13 17:01:43    350s]   Dominating TNS: -0.000
[08/13 17:01:43    350s] 
[08/13 17:01:43    351s] RC Grid backup saved.
[08/13 17:01:43    351s] Extraction called for design 'top' of instances=35127 and nets=43209 using extraction engine 'pre_route' .
[08/13 17:01:43    351s] pre_route RC Extraction called for design top.
[08/13 17:01:43    351s] RC Extraction called in multi-corner(1) mode.
[08/13 17:01:43    351s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/13 17:01:43    351s] Type 'man IMPEXT-6197' for more detail.
[08/13 17:01:43    351s] RCMode: PreRoute
[08/13 17:01:43    351s]       RC Corner Indexes            0   
[08/13 17:01:43    351s] Capacitance Scaling Factor   : 1.00000 
[08/13 17:01:43    351s] Resistance Scaling Factor    : 1.00000 
[08/13 17:01:43    351s] Clock Cap. Scaling Factor    : 1.00000 
[08/13 17:01:43    351s] Clock Res. Scaling Factor    : 1.00000 
[08/13 17:01:43    351s] Shrink Factor                : 1.00000
[08/13 17:01:43    351s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/13 17:01:43    351s] 
[08/13 17:01:43    351s] Trim Metal Layers:
[08/13 17:01:44    351s] LayerId::1 widthSet size::1
[08/13 17:01:44    351s] LayerId::2 widthSet size::1
[08/13 17:01:44    351s] LayerId::3 widthSet size::1
[08/13 17:01:44    351s] LayerId::4 widthSet size::1
[08/13 17:01:44    351s] LayerId::5 widthSet size::1
[08/13 17:01:44    351s] LayerId::6 widthSet size::1
[08/13 17:01:44    351s] LayerId::7 widthSet size::1
[08/13 17:01:44    351s] LayerId::8 widthSet size::1
[08/13 17:01:44    351s] LayerId::9 widthSet size::1
[08/13 17:01:44    351s] LayerId::10 widthSet size::1
[08/13 17:01:44    351s] eee: pegSigSF::1.070000
[08/13 17:01:44    351s] Skipped RC grid update for preRoute extraction.
[08/13 17:01:44    351s] Initializing multi-corner resistance tables ...
[08/13 17:01:44    351s] eee: l::1 avDens::0.093625 usedTrk::5617.510070 availTrk::60000.000000 sigTrk::5617.510070
[08/13 17:01:44    351s] eee: l::2 avDens::0.186955 usedTrk::7920.991413 availTrk::42368.421053 sigTrk::7920.991413
[08/13 17:01:44    351s] eee: l::3 avDens::0.211967 usedTrk::12166.931685 availTrk::57400.000000 sigTrk::12166.931685
[08/13 17:01:44    351s] eee: l::4 avDens::0.224006 usedTrk::6339.365754 availTrk::28300.000000 sigTrk::6339.365754
[08/13 17:01:44    351s] eee: l::5 avDens::0.058348 usedTrk::1554.964644 availTrk::26650.000000 sigTrk::1554.964644
[08/13 17:01:44    351s] eee: l::6 avDens::0.096033 usedTrk::2458.452858 availTrk::25600.000000 sigTrk::2458.452858
[08/13 17:01:44    351s] eee: l::7 avDens::0.020611 usedTrk::30.572500 availTrk::1483.333333 sigTrk::30.572500
[08/13 17:01:44    351s] eee: l::8 avDens::0.049950 usedTrk::69.097500 availTrk::1383.333333 sigTrk::69.097500
[08/13 17:01:44    351s] eee: l::9 avDens::0.243053 usedTrk::159.503323 availTrk::656.250000 sigTrk::159.503323
[08/13 17:01:44    351s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 17:01:44    351s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:01:44    351s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.266577 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.862200 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.354864 siPrev=0 viaL=0.000000 crit=0.010409 shortMod=0.052047 fMod=0.002602 
[08/13 17:01:44    351s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 3269.750M)
[08/13 17:01:44    351s] Skewing Data Summary (End_of_FINAL)
[08/13 17:01:44    351s] --------------------------------------------------
[08/13 17:01:44    351s]  Total skewed count:0
[08/13 17:01:44    351s] --------------------------------------------------
[08/13 17:01:44    351s] Starting delay calculation for Setup views
[08/13 17:01:44    352s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 17:01:44    352s] #################################################################################
[08/13 17:01:44    352s] # Design Stage: PreRoute
[08/13 17:01:44    352s] # Design Name: top
[08/13 17:01:44    352s] # Design Mode: 45nm
[08/13 17:01:44    352s] # Analysis Mode: MMMC Non-OCV 
[08/13 17:01:44    352s] # Parasitics Mode: No SPEF/RCDB 
[08/13 17:01:44    352s] # Signoff Settings: SI Off 
[08/13 17:01:44    352s] #################################################################################
[08/13 17:01:45    352s] Calculate delays in BcWc mode...
[08/13 17:01:45    352s] Topological Sorting (REAL = 0:00:00.0, MEM = 3259.8M, InitMEM = 3259.8M)
[08/13 17:01:45    352s] Start delay calculation (fullDC) (1 T). (MEM=3259.75)
[08/13 17:01:45    352s] End AAE Lib Interpolated Model. (MEM=3271.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:01:49    356s] Total number of fetched objects 45089
[08/13 17:01:49    356s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 17:01:49    356s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 17:01:49    356s] End delay calculation. (MEM=3243.79 CPU=0:00:03.1 REAL=0:00:03.0)
[08/13 17:01:49    356s] End delay calculation (fullDC). (MEM=3243.79 CPU=0:00:03.7 REAL=0:00:04.0)
[08/13 17:01:49    356s] *** CDM Built up (cpu=0:00:04.3  real=0:00:05.0  mem= 3243.8M) ***
[08/13 17:01:49    356s] *** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:05:57 mem=3243.8M)
[08/13 17:01:49    356s] OPTC: user 20.0
[08/13 17:01:49    356s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3243.79 MB )
[08/13 17:01:49    356s] (I)      ==================== Layers =====================
[08/13 17:01:49    356s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:01:49    356s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:01:49    356s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:01:49    356s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:01:49    356s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:01:49    356s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:01:49    356s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:01:49    356s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:01:49    356s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:01:49    356s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:01:49    356s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:01:49    356s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:01:49    356s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:01:49    356s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:01:49    356s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:01:49    356s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:01:49    356s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:01:49    356s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:01:49    356s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:01:49    356s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:01:49    356s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:01:49    356s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:01:49    356s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:01:49    356s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:01:49    356s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:01:49    356s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:01:49    356s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:01:49    356s] (I)      Started Import and model ( Curr Mem: 3243.79 MB )
[08/13 17:01:49    356s] (I)      Default pattern map key = top_default.
[08/13 17:01:49    356s] (I)      == Non-default Options ==
[08/13 17:01:49    356s] (I)      Build term to term wires                           : false
[08/13 17:01:49    356s] (I)      Maximum routing layer                              : 10
[08/13 17:01:49    356s] (I)      Number of threads                                  : 1
[08/13 17:01:49    356s] (I)      Method to set GCell size                           : row
[08/13 17:01:49    356s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 17:01:49    356s] (I)      Use row-based GCell size
[08/13 17:01:49    356s] (I)      Use row-based GCell align
[08/13 17:01:49    356s] (I)      layer 0 area = 0
[08/13 17:01:49    356s] (I)      layer 1 area = 0
[08/13 17:01:49    356s] (I)      layer 2 area = 0
[08/13 17:01:49    356s] (I)      layer 3 area = 0
[08/13 17:01:49    356s] (I)      layer 4 area = 0
[08/13 17:01:49    356s] (I)      layer 5 area = 0
[08/13 17:01:49    356s] (I)      layer 6 area = 0
[08/13 17:01:49    356s] (I)      layer 7 area = 0
[08/13 17:01:49    356s] (I)      layer 8 area = 0
[08/13 17:01:49    356s] (I)      layer 9 area = 0
[08/13 17:01:49    356s] (I)      GCell unit size   : 2800
[08/13 17:01:49    356s] (I)      GCell multiplier  : 1
[08/13 17:01:49    356s] (I)      GCell row height  : 2800
[08/13 17:01:49    356s] (I)      Actual row height : 2800
[08/13 17:01:49    356s] (I)      GCell align ref   : 20140 20160
[08/13 17:01:49    356s] [NR-eGR] Track table information for default rule: 
[08/13 17:01:49    356s] [NR-eGR] metal1 has single uniform track structure
[08/13 17:01:49    356s] [NR-eGR] metal2 has single uniform track structure
[08/13 17:01:49    356s] [NR-eGR] metal3 has single uniform track structure
[08/13 17:01:49    356s] [NR-eGR] metal4 has single uniform track structure
[08/13 17:01:49    356s] [NR-eGR] metal5 has single uniform track structure
[08/13 17:01:49    356s] [NR-eGR] metal6 has single uniform track structure
[08/13 17:01:49    356s] [NR-eGR] metal7 has single uniform track structure
[08/13 17:01:49    356s] [NR-eGR] metal8 has single uniform track structure
[08/13 17:01:49    357s] [NR-eGR] metal9 has single uniform track structure
[08/13 17:01:49    357s] [NR-eGR] metal10 has single uniform track structure
[08/13 17:01:49    357s] (I)      ============== Default via ===============
[08/13 17:01:49    357s] (I)      +---+------------------+-----------------+
[08/13 17:01:49    357s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 17:01:49    357s] (I)      +---+------------------+-----------------+
[08/13 17:01:49    357s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 17:01:49    357s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 17:01:49    357s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 17:01:49    357s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 17:01:49    357s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 17:01:49    357s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 17:01:49    357s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 17:01:49    357s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 17:01:49    357s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 17:01:49    357s] (I)      +---+------------------+-----------------+
[08/13 17:01:49    357s] [NR-eGR] Read 23728 PG shapes
[08/13 17:01:49    357s] [NR-eGR] Read 0 clock shapes
[08/13 17:01:49    357s] [NR-eGR] Read 0 other shapes
[08/13 17:01:49    357s] [NR-eGR] #Routing Blockages  : 0
[08/13 17:01:49    357s] [NR-eGR] #Instance Blockages : 0
[08/13 17:01:49    357s] [NR-eGR] #PG Blockages       : 23728
[08/13 17:01:49    357s] [NR-eGR] #Halo Blockages     : 0
[08/13 17:01:49    357s] [NR-eGR] #Boundary Blockages : 0
[08/13 17:01:49    357s] [NR-eGR] #Clock Blockages    : 0
[08/13 17:01:49    357s] [NR-eGR] #Other Blockages    : 0
[08/13 17:01:49    357s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 17:01:49    357s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 17:01:49    357s] [NR-eGR] Read 42985 nets ( ignored 0 )
[08/13 17:01:49    357s] (I)      early_global_route_priority property id does not exist.
[08/13 17:01:49    357s] (I)      Read Num Blocks=23728  Num Prerouted Wires=0  Num CS=0
[08/13 17:01:49    357s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 17:01:49    357s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 0
[08/13 17:01:49    357s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 17:01:49    357s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 0
[08/13 17:01:49    357s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 17:01:49    357s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 17:01:49    357s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 17:01:49    357s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 17:01:49    357s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 17:01:49    357s] (I)      Number of ignored nets                =      0
[08/13 17:01:49    357s] (I)      Number of connected nets              =      0
[08/13 17:01:49    357s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 17:01:49    357s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/13 17:01:49    357s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 17:01:49    357s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 17:01:49    357s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 17:01:49    357s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 17:01:49    357s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 17:01:49    357s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 17:01:49    357s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 17:01:49    357s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/13 17:01:49    357s] (I)      Ndr track 0 does not exist
[08/13 17:01:49    357s] (I)      ---------------------Grid Graph Info--------------------
[08/13 17:01:49    357s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 17:01:49    357s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 17:01:49    357s] (I)      Site width          :   380  (dbu)
[08/13 17:01:49    357s] (I)      Row height          :  2800  (dbu)
[08/13 17:01:49    357s] (I)      GCell row height    :  2800  (dbu)
[08/13 17:01:49    357s] (I)      GCell width         :  2800  (dbu)
[08/13 17:01:49    357s] (I)      GCell height        :  2800  (dbu)
[08/13 17:01:49    357s] (I)      Grid                :   248   246    10
[08/13 17:01:49    357s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 17:01:49    357s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 17:01:49    357s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 17:01:49    357s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 17:01:49    357s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 17:01:49    357s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 17:01:49    357s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 17:01:49    357s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 17:01:49    357s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 17:01:49    357s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 17:01:49    357s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 17:01:49    357s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 17:01:49    357s] (I)      --------------------------------------------------------
[08/13 17:01:49    357s] 
[08/13 17:01:49    357s] [NR-eGR] ============ Routing rule table ============
[08/13 17:01:49    357s] [NR-eGR] Rule id: 0  Nets: 42985
[08/13 17:01:49    357s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 17:01:49    357s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 17:01:49    357s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 17:01:49    357s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:01:49    357s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:01:49    357s] [NR-eGR] ========================================
[08/13 17:01:49    357s] [NR-eGR] 
[08/13 17:01:49    357s] (I)      =============== Blocked Tracks ===============
[08/13 17:01:49    357s] (I)      +-------+---------+----------+---------------+
[08/13 17:01:49    357s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 17:01:49    357s] (I)      +-------+---------+----------+---------------+
[08/13 17:01:49    357s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 17:01:49    357s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 17:01:49    357s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 17:01:49    357s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 17:01:49    357s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 17:01:49    357s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 17:01:49    357s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 17:01:49    357s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 17:01:49    357s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 17:01:49    357s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 17:01:49    357s] (I)      +-------+---------+----------+---------------+
[08/13 17:01:49    357s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 3243.79 MB )
[08/13 17:01:49    357s] (I)      Reset routing kernel
[08/13 17:01:49    357s] (I)      Started Global Routing ( Curr Mem: 3243.79 MB )
[08/13 17:01:49    357s] (I)      totalPins=143996  totalGlobalPin=136864 (95.05%)
[08/13 17:01:49    357s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 17:01:49    357s] (I)      
[08/13 17:01:49    357s] (I)      ============  Phase 1a Route ============
[08/13 17:01:49    357s] [NR-eGR] Layer group 1: route 42985 net(s) in layer range [2, 10]
[08/13 17:01:50    357s] (I)      Usage: 282177 = (132021 H, 150156 V) = (12.71% H, 12.92% V) = (1.848e+05um H, 2.102e+05um V)
[08/13 17:01:50    357s] (I)      
[08/13 17:01:50    357s] (I)      ============  Phase 1b Route ============
[08/13 17:01:50    357s] (I)      Usage: 282177 = (132021 H, 150156 V) = (12.71% H, 12.92% V) = (1.848e+05um H, 2.102e+05um V)
[08/13 17:01:50    357s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.950478e+05um
[08/13 17:01:50    357s] (I)      Congestion metric : 0.00%H 0.01%V, 0.01%HV
[08/13 17:01:50    357s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 17:01:50    357s] (I)      
[08/13 17:01:50    357s] (I)      ============  Phase 1c Route ============
[08/13 17:01:50    357s] (I)      Usage: 282177 = (132021 H, 150156 V) = (12.71% H, 12.92% V) = (1.848e+05um H, 2.102e+05um V)
[08/13 17:01:50    357s] (I)      
[08/13 17:01:50    357s] (I)      ============  Phase 1d Route ============
[08/13 17:01:50    357s] (I)      Usage: 282177 = (132021 H, 150156 V) = (12.71% H, 12.92% V) = (1.848e+05um H, 2.102e+05um V)
[08/13 17:01:50    357s] (I)      
[08/13 17:01:50    357s] (I)      ============  Phase 1e Route ============
[08/13 17:01:50    357s] (I)      Usage: 282177 = (132021 H, 150156 V) = (12.71% H, 12.92% V) = (1.848e+05um H, 2.102e+05um V)
[08/13 17:01:50    357s] (I)      
[08/13 17:01:50    357s] (I)      ============  Phase 1l Route ============
[08/13 17:01:50    357s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.950478e+05um
[08/13 17:01:50    357s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 17:01:50    357s] (I)      Layer  2:     438322    131777        74           0      447705    ( 0.00%) 
[08/13 17:01:50    357s] (I)      Layer  3:     600760    139686         0           0      607620    ( 0.00%) 
[08/13 17:01:50    357s] (I)      Layer  4:     296037     68495        12           0      303800    ( 0.00%) 
[08/13 17:01:50    357s] (I)      Layer  5:     296957     17824         1           0      303810    ( 0.00%) 
[08/13 17:01:50    357s] (I)      Layer  6:     293438     24484         0           0      303800    ( 0.00%) 
[08/13 17:01:50    357s] (I)      Layer  7:      94158       453         1        3768       97502    ( 3.72%) 
[08/13 17:01:50    357s] (I)      Layer  8:      90268       768         0        9277       91990    ( 9.16%) 
[08/13 17:01:50    357s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 17:01:50    357s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 17:01:50    357s] (I)      Total:       2197310    383487        88       41726     2231342    ( 1.84%) 
[08/13 17:01:50    357s] (I)      
[08/13 17:01:50    357s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 17:01:50    357s] [NR-eGR]                        OverCon           OverCon            
[08/13 17:01:50    357s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 17:01:50    357s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/13 17:01:50    357s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:01:50    357s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:50    357s] [NR-eGR]  metal2 ( 2)        58( 0.10%)         2( 0.00%)   ( 0.10%) 
[08/13 17:01:50    357s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:50    357s] [NR-eGR]  metal4 ( 4)         9( 0.01%)         1( 0.00%)   ( 0.02%) 
[08/13 17:01:50    357s] [NR-eGR]  metal5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:50    357s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:50    357s] [NR-eGR]  metal7 ( 7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:50    357s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:50    357s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:50    357s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:01:50    357s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:01:50    357s] [NR-eGR]        Total        69( 0.01%)         3( 0.00%)   ( 0.01%) 
[08/13 17:01:50    357s] [NR-eGR] 
[08/13 17:01:50    357s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.25 sec, Curr Mem: 3263.79 MB )
[08/13 17:01:50    357s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 17:01:50    357s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 17:01:50    357s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.39 sec, Real: 0.42 sec, Curr Mem: 3263.79 MB )
[08/13 17:01:50    357s] (I)      ===================================== Runtime Summary ======================================
[08/13 17:01:50    357s] (I)       Step                                         %       Start      Finish      Real       CPU 
[08/13 17:01:50    357s] (I)      --------------------------------------------------------------------------------------------
[08/13 17:01:50    357s] (I)       Early Global Route kernel              100.00%  457.04 sec  457.46 sec  0.42 sec  0.39 sec 
[08/13 17:01:50    357s] (I)       +-Import and model                      37.81%  457.04 sec  457.20 sec  0.16 sec  0.15 sec 
[08/13 17:01:50    357s] (I)       | +-Create place DB                     17.13%  457.04 sec  457.11 sec  0.07 sec  0.07 sec 
[08/13 17:01:50    357s] (I)       | | +-Import place data                 17.12%  457.04 sec  457.11 sec  0.07 sec  0.07 sec 
[08/13 17:01:50    357s] (I)       | | | +-Read instances and placement     4.06%  457.04 sec  457.06 sec  0.02 sec  0.02 sec 
[08/13 17:01:50    357s] (I)       | | | +-Read nets                       13.03%  457.06 sec  457.11 sec  0.05 sec  0.05 sec 
[08/13 17:01:50    357s] (I)       | +-Create route DB                     18.46%  457.11 sec  457.19 sec  0.08 sec  0.07 sec 
[08/13 17:01:50    357s] (I)       | | +-Import route data (1T)            18.41%  457.11 sec  457.19 sec  0.08 sec  0.07 sec 
[08/13 17:01:50    357s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.21%  457.13 sec  457.13 sec  0.01 sec  0.01 sec 
[08/13 17:01:50    357s] (I)       | | | | +-Read routing blockages         0.00%  457.13 sec  457.13 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | | | +-Read instance blockages        0.81%  457.13 sec  457.13 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | | | +-Read PG blockages              0.47%  457.13 sec  457.13 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | | | +-Read clock blockages           0.10%  457.13 sec  457.13 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | | | +-Read other blockages           0.11%  457.13 sec  457.13 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | | | +-Read halo blockages            0.08%  457.13 sec  457.13 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | | | +-Read boundary cut boxes        0.00%  457.13 sec  457.13 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | | +-Read blackboxes                  0.00%  457.13 sec  457.13 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | | +-Read prerouted                   5.29%  457.13 sec  457.16 sec  0.02 sec  0.02 sec 
[08/13 17:01:50    357s] (I)       | | | +-Read unlegalized nets            0.74%  457.16 sec  457.16 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | | +-Read nets                        1.79%  457.16 sec  457.17 sec  0.01 sec  0.01 sec 
[08/13 17:01:50    357s] (I)       | | | +-Set up via pillars               0.11%  457.17 sec  457.17 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | | +-Initialize 3D grid graph         0.30%  457.17 sec  457.18 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | | +-Model blockage capacity          2.84%  457.18 sec  457.19 sec  0.01 sec  0.01 sec 
[08/13 17:01:50    357s] (I)       | | | | +-Initialize 3D capacity         2.55%  457.18 sec  457.19 sec  0.01 sec  0.01 sec 
[08/13 17:01:50    357s] (I)       | +-Read aux data                        0.00%  457.19 sec  457.19 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | +-Others data preparation              0.35%  457.19 sec  457.19 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | +-Create route kernel                  1.41%  457.19 sec  457.20 sec  0.01 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       +-Global Routing                        59.16%  457.20 sec  457.44 sec  0.25 sec  0.23 sec 
[08/13 17:01:50    357s] (I)       | +-Initialization                       2.49%  457.20 sec  457.21 sec  0.01 sec  0.01 sec 
[08/13 17:01:50    357s] (I)       | +-Net group 1                         51.08%  457.21 sec  457.42 sec  0.21 sec  0.21 sec 
[08/13 17:01:50    357s] (I)       | | +-Generate topology                  6.48%  457.21 sec  457.24 sec  0.03 sec  0.03 sec 
[08/13 17:01:50    357s] (I)       | | +-Phase 1a                          13.09%  457.24 sec  457.30 sec  0.05 sec  0.05 sec 
[08/13 17:01:50    357s] (I)       | | | +-Pattern routing (1T)            10.60%  457.24 sec  457.29 sec  0.04 sec  0.04 sec 
[08/13 17:01:50    357s] (I)       | | | +-Add via demand to 2D             2.35%  457.29 sec  457.30 sec  0.01 sec  0.01 sec 
[08/13 17:01:50    357s] (I)       | | +-Phase 1b                           0.08%  457.30 sec  457.30 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | +-Phase 1c                           0.00%  457.30 sec  457.30 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | +-Phase 1d                           0.00%  457.30 sec  457.30 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | +-Phase 1e                           0.03%  457.30 sec  457.30 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | | +-Route legalization               0.00%  457.30 sec  457.30 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       | | +-Phase 1l                          30.08%  457.30 sec  457.42 sec  0.13 sec  0.12 sec 
[08/13 17:01:50    357s] (I)       | | | +-Layer assignment (1T)           29.47%  457.30 sec  457.42 sec  0.12 sec  0.12 sec 
[08/13 17:01:50    357s] (I)       | +-Clean cong LA                        0.00%  457.42 sec  457.42 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)       +-Export 3D cong map                     1.92%  457.44 sec  457.45 sec  0.01 sec  0.01 sec 
[08/13 17:01:50    357s] (I)       | +-Export 2D cong map                   0.17%  457.45 sec  457.45 sec  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)      ===================== Summary by functions =====================
[08/13 17:01:50    357s] (I)       Lv  Step                                 %      Real       CPU 
[08/13 17:01:50    357s] (I)      ----------------------------------------------------------------
[08/13 17:01:50    357s] (I)        0  Early Global Route kernel      100.00%  0.42 sec  0.39 sec 
[08/13 17:01:50    357s] (I)        1  Global Routing                  59.16%  0.25 sec  0.23 sec 
[08/13 17:01:50    357s] (I)        1  Import and model                37.81%  0.16 sec  0.15 sec 
[08/13 17:01:50    357s] (I)        1  Export 3D cong map               1.92%  0.01 sec  0.01 sec 
[08/13 17:01:50    357s] (I)        2  Net group 1                     51.08%  0.21 sec  0.21 sec 
[08/13 17:01:50    357s] (I)        2  Create route DB                 18.46%  0.08 sec  0.07 sec 
[08/13 17:01:50    357s] (I)        2  Create place DB                 17.13%  0.07 sec  0.07 sec 
[08/13 17:01:50    357s] (I)        2  Initialization                   2.49%  0.01 sec  0.01 sec 
[08/13 17:01:50    357s] (I)        2  Create route kernel              1.41%  0.01 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        2  Others data preparation          0.35%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        2  Export 2D cong map               0.17%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        3  Phase 1l                        30.08%  0.13 sec  0.12 sec 
[08/13 17:01:50    357s] (I)        3  Import route data (1T)          18.41%  0.08 sec  0.07 sec 
[08/13 17:01:50    357s] (I)        3  Import place data               17.12%  0.07 sec  0.07 sec 
[08/13 17:01:50    357s] (I)        3  Phase 1a                        13.09%  0.05 sec  0.05 sec 
[08/13 17:01:50    357s] (I)        3  Generate topology                6.48%  0.03 sec  0.03 sec 
[08/13 17:01:50    357s] (I)        3  Phase 1b                         0.08%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        4  Layer assignment (1T)           29.47%  0.12 sec  0.12 sec 
[08/13 17:01:50    357s] (I)        4  Read nets                       14.82%  0.06 sec  0.06 sec 
[08/13 17:01:50    357s] (I)        4  Pattern routing (1T)            10.60%  0.04 sec  0.04 sec 
[08/13 17:01:50    357s] (I)        4  Read prerouted                   5.29%  0.02 sec  0.02 sec 
[08/13 17:01:50    357s] (I)        4  Read instances and placement     4.06%  0.02 sec  0.02 sec 
[08/13 17:01:50    357s] (I)        4  Model blockage capacity          2.84%  0.01 sec  0.01 sec 
[08/13 17:01:50    357s] (I)        4  Add via demand to 2D             2.35%  0.01 sec  0.01 sec 
[08/13 17:01:50    357s] (I)        4  Read blockages ( Layer 2-10 )    2.21%  0.01 sec  0.01 sec 
[08/13 17:01:50    357s] (I)        4  Read unlegalized nets            0.74%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        4  Initialize 3D grid graph         0.30%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        4  Set up via pillars               0.11%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        5  Initialize 3D capacity           2.55%  0.01 sec  0.01 sec 
[08/13 17:01:50    357s] (I)        5  Read instance blockages          0.81%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        5  Read PG blockages                0.47%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        5  Read other blockages             0.11%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        5  Read clock blockages             0.10%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        5  Read halo blockages              0.08%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/13 17:01:50    357s] OPERPROF: Starting HotSpotCal at level 1, MEM:3263.8M, EPOCH TIME: 1755129710.195449
[08/13 17:01:50    357s] [hotspot] +------------+---------------+---------------+
[08/13 17:01:50    357s] [hotspot] |            |   max hotspot | total hotspot |
[08/13 17:01:50    357s] [hotspot] +------------+---------------+---------------+
[08/13 17:01:50    357s] [hotspot] | normalized |          0.00 |          0.00 |
[08/13 17:01:50    357s] [hotspot] +------------+---------------+---------------+
[08/13 17:01:50    357s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 17:01:50    357s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/13 17:01:50    357s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3279.8M, EPOCH TIME: 1755129710.199840
[08/13 17:01:50    357s] [hotspot] Hotspot report including placement blocked areas
[08/13 17:01:50    357s] OPERPROF: Starting HotSpotCal at level 1, MEM:3279.8M, EPOCH TIME: 1755129710.199950
[08/13 17:01:50    357s] [hotspot] +------------+---------------+---------------+
[08/13 17:01:50    357s] [hotspot] |            |   max hotspot | total hotspot |
[08/13 17:01:50    357s] [hotspot] +------------+---------------+---------------+
[08/13 17:01:50    357s] [hotspot] | normalized |          0.00 |          0.00 |
[08/13 17:01:50    357s] [hotspot] +------------+---------------+---------------+
[08/13 17:01:50    357s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 17:01:50    357s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/13 17:01:50    357s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3279.8M, EPOCH TIME: 1755129710.203987
[08/13 17:01:50    357s] Reported timing to dir ./timingReports
[08/13 17:01:50    357s] **opt_design ... cpu = 0:01:24, real = 0:01:25, mem = 2362.9M, totSessionCpu=0:05:57 **
[08/13 17:01:50    357s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3225.8M, EPOCH TIME: 1755129710.223780
[08/13 17:01:50    357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:50    357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:50    357s] 
[08/13 17:01:50    357s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:50    357s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3225.8M, EPOCH TIME: 1755129710.233358
[08/13 17:01:50    357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:50    357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:51    358s] 
[08/13 17:01:51    358s] ------------------------------------------------------------------
[08/13 17:01:51    358s]      opt_design Final Summary
[08/13 17:01:51    358s] ------------------------------------------------------------------
[08/13 17:01:51    358s] 
[08/13 17:01:51    358s] Setup views included:
[08/13 17:01:51    358s]  nangate_view_setup 
[08/13 17:01:51    358s] 
[08/13 17:01:51    358s] +--------------------+---------+---------+---------+
[08/13 17:01:51    358s] |     Setup mode     |   all   | reg2reg | default |
[08/13 17:01:51    358s] +--------------------+---------+---------+---------+
[08/13 17:01:51    358s] |           WNS (ns):|  0.000  |  0.000  |  0.788  |
[08/13 17:01:51    358s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/13 17:01:51    358s] |    Violating Paths:|    0    |    0    |    0    |
[08/13 17:01:51    358s] |          All Paths:|  8592   |  4233   |  5517   |
[08/13 17:01:51    358s] +--------------------+---------+---------+---------+
[08/13 17:01:51    358s] 
[08/13 17:01:51    358s] +----------------+-------------------------------+------------------+
[08/13 17:01:51    358s] |                |              Real             |       Total      |
[08/13 17:01:51    358s] |    DRVs        +------------------+------------+------------------|
[08/13 17:01:51    358s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/13 17:01:51    358s] +----------------+------------------+------------+------------------+
[08/13 17:01:51    358s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/13 17:01:51    358s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/13 17:01:51    358s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/13 17:01:51    358s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/13 17:01:51    358s] +----------------+------------------+------------+------------------+
[08/13 17:01:51    358s] 
[08/13 17:01:51    358s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3226.0M, EPOCH TIME: 1755129711.900706
[08/13 17:01:51    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:51    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:51    358s] 
[08/13 17:01:51    358s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:51    358s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:3226.0M, EPOCH TIME: 1755129711.911803
[08/13 17:01:51    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:51    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:51    358s] 
[08/13 17:01:51    358s] Density: 70.024%
[08/13 17:01:51    358s] Routing Overflow: 0.00% H and 0.00% V
[08/13 17:01:51    358s] ------------------------------------------------------------------
[08/13 17:01:51    358s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3226.0M, EPOCH TIME: 1755129711.934972
[08/13 17:01:51    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:51    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:51    358s] 
[08/13 17:01:51    358s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:01:51    358s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3226.0M, EPOCH TIME: 1755129711.944115
[08/13 17:01:51    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:51    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:51    358s] **opt_design ... cpu = 0:01:25, real = 0:01:26, mem = 2361.7M, totSessionCpu=0:05:58 **
[08/13 17:01:51    358s] *** Finished opt_design ***
[08/13 17:01:51    358s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:01:51    358s] UM:*                                       0.000 ns          0.000 ns  final
[08/13 17:01:51    358s] UM: Running design category ...
[08/13 17:01:52    358s] All LLGs are deleted
[08/13 17:01:52    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:52    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:52    358s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3226.0M, EPOCH TIME: 1755129712.007732
[08/13 17:01:52    358s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3226.0M, EPOCH TIME: 1755129712.007799
[08/13 17:01:52    358s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3226.0M, EPOCH TIME: 1755129712.008311
[08/13 17:01:52    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:52    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:52    358s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3226.0M, EPOCH TIME: 1755129712.008938
[08/13 17:01:52    358s] Max number of tech site patterns supported in site array is 256.
[08/13 17:01:52    358s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:01:52    358s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3226.0M, EPOCH TIME: 1755129712.012270
[08/13 17:01:52    358s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 17:01:52    358s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 17:01:52    358s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:3226.0M, EPOCH TIME: 1755129712.017959
[08/13 17:01:52    358s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 17:01:52    358s] SiteArray: use 2,072,576 bytes
[08/13 17:01:52    358s] SiteArray: current memory after site array memory allocation 3226.0M
[08/13 17:01:52    358s] SiteArray: FP blocked sites are writable
[08/13 17:01:52    358s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3226.0M, EPOCH TIME: 1755129712.022632
[08/13 17:01:52    358s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.007, REAL:0.007, MEM:3226.0M, EPOCH TIME: 1755129712.029299
[08/13 17:01:52    358s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 17:01:52    358s] Atter site array init, number of instance map data is 0.
[08/13 17:01:52    358s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.023, REAL:0.024, MEM:3226.0M, EPOCH TIME: 1755129712.032563
[08/13 17:01:52    358s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:3226.0M, EPOCH TIME: 1755129712.033784
[08/13 17:01:52    358s] All LLGs are deleted
[08/13 17:01:52    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:52    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:52    358s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3226.0M, EPOCH TIME: 1755129712.043710
[08/13 17:01:52    358s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3226.0M, EPOCH TIME: 1755129712.043751
[08/13 17:01:52    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:52    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:52    358s] ------------------------------------------------------------
[08/13 17:01:52    358s] 	Current design flip-flop statistics
[08/13 17:01:52    358s] 
[08/13 17:01:52    358s] Single-Bit FF Count          :         4231
[08/13 17:01:52    358s] Multi-Bit FF Count           :            0
[08/13 17:01:52    358s] Total Bit Count              :         4231
[08/13 17:01:52    358s] Total FF Count               :         4231
[08/13 17:01:52    358s] Bits Per Flop                :        1.000
[08/13 17:01:52    358s] Total Clock Pin Cap(FF)      :     3787.013
[08/13 17:01:52    358s] Multibit Conversion Ratio(%) :         0.00
[08/13 17:01:52    358s] ------------------------------------------------------------
[08/13 17:01:52    358s] ------------------------------------------------------------
[08/13 17:01:52    358s]             Multi-bit cell usage statistics
[08/13 17:01:52    358s] 
[08/13 17:01:52    358s] ------------------------------------------------------------
[08/13 17:01:52    358s] ============================================================
[08/13 17:01:52    358s] Sequential Multibit cells usage statistics
[08/13 17:01:52    358s] ------------------------------------------------------------
[08/13 17:01:52    358s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/13 17:01:52    358s] ------------------------------------------------------------
[08/13 17:01:52    358s] -FlipFlops             4231                    0        0.00                    1.00
[08/13 17:01:52    358s] ------------------------------------------------------------
[08/13 17:01:52    358s] 
[08/13 17:01:52    358s] ------------------------------------------------------------
[08/13 17:01:52    358s] Seq_Mbit libcell              Bitwidth        Count
[08/13 17:01:52    358s] ------------------------------------------------------------
[08/13 17:01:52    358s] Total 0
[08/13 17:01:52    358s] ============================================================
[08/13 17:01:52    358s] ------------------------------------------------------------
[08/13 17:01:52    358s] Category            Num of Insts Rejected     Reasons
[08/13 17:01:52    358s] ------------------------------------------------------------
[08/13 17:01:52    358s] ------------------------------------------------------------
[08/13 17:01:52    358s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:01:52    358s] UM:         110.58            297          0.000 ns          0.000 ns  opt_design_prects
[08/13 17:01:52    358s] 
[08/13 17:01:52    358s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:34 real=  0:01:36)
[08/13 17:01:52    358s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[08/13 17:01:52    358s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[08/13 17:01:52    358s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:08.0 real=0:00:08.1)
[08/13 17:01:52    358s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:42.7 real=0:00:43.4)
[08/13 17:01:52    358s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:05.4 real=0:00:05.4)
[08/13 17:01:52    358s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[08/13 17:01:52    358s] Deleting Lib Analyzer.
[08/13 17:01:52    358s] clean pInstBBox. size 0
[08/13 17:01:52    359s] All LLGs are deleted
[08/13 17:01:52    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:52    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:01:52    359s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3226.0M, EPOCH TIME: 1755129712.754749
[08/13 17:01:52    359s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3226.0M, EPOCH TIME: 1755129712.754798
[08/13 17:01:52    359s] Info: pop threads available for lower-level modules during optimization.
[08/13 17:01:52    359s] 
[08/13 17:01:52    359s] TimeStamp Deleting Cell Server Begin ...
[08/13 17:01:52    359s] 
[08/13 17:01:52    359s] TimeStamp Deleting Cell Server End ...
[08/13 17:01:52    359s] Disable CTE adjustment.
[08/13 17:01:52    359s] #optDebug: fT-D <X 1 0 0 0>
[08/13 17:01:52    359s] #optDebug: fT-D <X 1 0 0 0>
[08/13 17:01:52    359s] VSMManager cleared!
[08/13 17:01:52    359s] **place_opt_design ... cpu = 0:01:26, real = 0:01:27, mem = 3142.0M **
[08/13 17:01:52    359s] *** Finished GigaPlace ***
[08/13 17:01:52    359s] 
[08/13 17:01:52    359s] *** Summary of all messages that are not suppressed in this session:
[08/13 17:01:52    359s] Severity  ID               Count  Summary                                  
[08/13 17:01:52    359s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[08/13 17:01:52    359s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/13 17:01:52    359s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/13 17:01:52    359s] WARNING   IMPOPT-665         275  %s : Net has unplaced terms or is connec...
[08/13 17:01:52    359s] *** Message Summary: 280 warning(s), 0 error(s)
[08/13 17:01:52    359s] 
[08/13 17:01:52    359s] *** place_opt_design #2 [finish] : cpu/real = 0:01:25.8/0:01:27.4 (1.0), totSession cpu/real = 0:05:59.1/0:17:52.5 (0.3), mem = 3142.0M
[08/13 17:01:52    359s] 
[08/13 17:01:52    359s] =============================================================================================
[08/13 17:01:52    359s]  Final TAT Report : place_opt_design #2                                         21.18-s099_1
[08/13 17:01:52    359s] =============================================================================================
[08/13 17:01:52    359s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:01:52    359s] ---------------------------------------------------------------------------------------------
[08/13 17:01:52    359s] [ InitOpt                ]      1   0:00:00.8  (   0.9 % )     0:00:08.0 /  0:00:08.0    1.0
[08/13 17:01:52    359s] [ WnsOpt                 ]      1   0:00:03.3  (   3.8 % )     0:00:05.4 /  0:00:05.4    1.0
[08/13 17:01:52    359s] [ GlobalOpt              ]      1   0:00:01.5  (   1.8 % )     0:00:01.5 /  0:00:01.5    1.0
[08/13 17:01:52    359s] [ DrvOpt                 ]      1   0:00:01.5  (   1.7 % )     0:00:01.5 /  0:00:01.5    1.0
[08/13 17:01:52    359s] [ SimplifyNetlist        ]      1   0:00:00.7  (   0.9 % )     0:00:00.8 /  0:00:00.8    1.0
[08/13 17:01:52    359s] [ SkewPreCTSReport       ]      1   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[08/13 17:01:52    359s] [ AreaOpt                ]      2   0:00:06.6  (   7.6 % )     0:00:07.5 /  0:00:07.5    1.0
[08/13 17:01:52    359s] [ ViewPruning            ]      8   0:00:00.4  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[08/13 17:01:52    359s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.2 % )     0:00:07.6 /  0:00:06.8    0.9
[08/13 17:01:52    359s] [ DrvReport              ]      2   0:00:01.7  (   2.0 % )     0:00:01.7 /  0:00:00.9    0.5
[08/13 17:01:52    359s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:01:52    359s] [ SlackTraversorInit     ]      5   0:00:01.3  (   1.5 % )     0:00:01.3 /  0:00:01.3    1.0
[08/13 17:01:52    359s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:01:52    359s] [ PlacerInterfaceInit    ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:01:52    359s] [ ReportTranViolation    ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:01:52    359s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:01:52    359s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:01:52    359s] [ IncrReplace            ]      1   0:00:42.3  (  48.4 % )     0:00:48.5 /  0:00:47.9    1.0
[08/13 17:01:52    359s] [ RefinePlace            ]      3   0:00:02.8  (   3.2 % )     0:00:02.8 /  0:00:02.8    1.0
[08/13 17:01:52    359s] [ EarlyGlobalRoute       ]      2   0:00:01.5  (   1.7 % )     0:00:01.5 /  0:00:01.4    1.0
[08/13 17:01:52    359s] [ ExtractRC              ]      3   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 17:01:52    359s] [ TimingUpdate           ]     29   0:00:03.6  (   4.1 % )     0:00:12.7 /  0:00:12.7    1.0
[08/13 17:01:52    359s] [ FullDelayCalc          ]      3   0:00:13.7  (  15.7 % )     0:00:13.7 /  0:00:13.7    1.0
[08/13 17:01:52    359s] [ TimingReport           ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:01:52    359s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 17:01:52    359s] [ MISC                   ]          0:00:02.9  (   3.3 % )     0:00:02.9 /  0:00:02.8    1.0
[08/13 17:01:52    359s] ---------------------------------------------------------------------------------------------
[08/13 17:01:52    359s]  place_opt_design #2 TOTAL          0:01:27.4  ( 100.0 % )     0:01:27.4 /  0:01:25.8    1.0
[08/13 17:01:52    359s] ---------------------------------------------------------------------------------------------
[08/13 17:01:52    359s] 
[08/13 17:01:52    359s] @innovus 29> set_db check_drc_disable_rules {} ; set_db check_drc_ndr_spacing auto ; set_db check_drc_check_only default ; set_db check_drc_inside_via_def true ; set_db check_drc_exclude_pg_net false ; set_db check_drc_ignore_trial_route false ; set_db check_drc_ignore_cell_blockage false ; set_db check_drc_use_min_spacing_on_block_obs auto ; set_db check_drc_report top.drc.rpt ; set_db check_drc_limit 1000
[08/13 17:02:28    362s] @innovus 30> check_drc 
[08/13 17:02:28    362s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/13 17:02:28    362s] #-check_same_via_cell true               # bool, default=false, user setting
[08/13 17:02:28    362s] #-report top.drc.rpt                     # string, default="", user setting
[08/13 17:02:28    362s]  *** Starting Verify DRC (MEM: 3142.0) ***
[08/13 17:02:28    362s] 
[08/13 17:02:28    362s]   VERIFY DRC ...... Starting Verification
[08/13 17:02:28    362s]   VERIFY DRC ...... Initializing
[08/13 17:02:28    362s]   VERIFY DRC ...... Deleting Existing Violations
[08/13 17:02:28    362s]   VERIFY DRC ...... Creating Sub-Areas
[08/13 17:02:28    362s]   VERIFY DRC ...... Using new threading
[08/13 17:02:28    362s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 70.200 69.120} 1 of 25
[08/13 17:02:28    362s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[08/13 17:02:28    362s] 
[08/13 17:02:28    362s]   Verification Complete : 1000 Viols.
[08/13 17:02:28    362s] 
[08/13 17:02:28    362s] **WARN: (IMPTCM-70):	Option "-droute_vio_display_type_num" for command getNanoRouteMode is obsolete and has been replaced by "-drouteVioDisplayTypeNum". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-drouteVioDisplayTypeNum".
[08/13 17:02:28    362s]  Violation Summary By Layer and Type:
[08/13 17:02:28    362s] 
[08/13 17:02:28    362s] 	         CutSpc    Short   CShort   OffGrd   Totals
[08/13 17:02:28    362s] 	metal1        0      418        0        2      420
[08/13 17:02:28    362s] 	via1         42        0        8        0       50
[08/13 17:02:28    362s] 	metal2        0        0        0        2        2
[08/13 17:02:28    362s] 	via2        336        0      137        0      473
[08/13 17:02:28    362s] 	metal3        0        0        0        2        2
[08/13 17:02:28    362s] 	via3         37        0        3        0       40
[08/13 17:02:28    362s] 	via4          9        0        1        0       10
[08/13 17:02:28    362s] 	via5          3        0        0        0        3
[08/13 17:02:28    362s] 	Totals      427      418      149        6     1000
[08/13 17:02:28    362s] 
[08/13 17:02:28    362s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[08/13 17:02:28    362s] 
[08/13 17:02:28    362s] @innovus 31> set_db check_drc_area {0 0 0 0}
[08/13 17:02:28    362s] @innovus 32> source _5_CTS.tcl 

[08/13 17:02:58    372s] #@ Begin verbose source (pre): source _5_CTS.tcl 
[08/13 17:02:58    372s] @@file 1: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
[08/13 17:02:58    372s] @@file 2: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32} 
[08/13 17:02:58    372s] @@file 3: ccopt_design
[08/13 17:02:58    372s] #% Begin ccopt_design (date=08/13 17:02:58, mem=2266.5M)
[08/13 17:02:58    372s] Turning off fast DC mode.
[08/13 17:02:58    372s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:06:12.5/0:18:57.9 (0.3), mem = 3132.5M
[08/13 17:02:58    372s] Runtime...
[08/13 17:02:58    372s] **INFO: User's settings:
[08/13 17:03:03    378s] delaycal_enable_high_fanout                                    true
[08/13 17:03:03    378s] delaycal_ignore_net_load                                       false
[08/13 17:03:03    378s] delaycal_socv_accuracy_mode                                    low
[08/13 17:03:03    378s] setAnalysisMode -cts                                           postCTS
[08/13 17:03:03    378s] setDelayCalMode -engine                                        aae
[08/13 17:03:03    378s] design_process_node                                            45
[08/13 17:03:03    378s] extract_rc_coupling_cap_threshold                              0.1
[08/13 17:03:03    378s] extract_rc_engine                                              pre_route
[08/13 17:03:03    378s] extract_rc_relative_cap_threshold                              1.0
[08/13 17:03:03    378s] extract_rc_total_cap_threshold                                 0.0
[08/13 17:03:03    378s] opt_drv_margin                                                 0.0
[08/13 17:03:03    378s] opt_fix_drv                                                    true
[08/13 17:03:03    378s] opt_preserve_all_sequential                                    true
[08/13 17:03:03    378s] opt_resize_flip_flops                                          true
[08/13 17:03:03    378s] opt_setup_target_slack                                         0.0
[08/13 17:03:03    378s] opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
[08/13 17:03:03    378s] opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
[08/13 17:03:03    378s] opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
[08/13 17:03:03    378s] opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
[08/13 17:03:03    378s] route_design_detail_use_min_spacing_for_blockage               auto
[08/13 17:03:03    378s] route_design_extract_third_party_compatible                    false
[08/13 17:03:03    378s] route_design_global_exp_timing_driven_std_delay                8.5
[08/13 17:03:03    378s] route_design_strict_honor_route_rule                           false
[08/13 17:03:03    378s] route_early_global_bottom_routing_layer                        2
[08/13 17:03:03    378s] route_early_global_honor_partition_pin_guide                   true
[08/13 17:03:03    378s] route_early_global_honor_power_domain                          false
[08/13 17:03:03    378s] route_early_global_top_routing_layer                           10
[08/13 17:03:03    378s] getAnalysisMode -cts                                           postCTS
[08/13 17:03:03    378s] getDelayCalMode -engine                                        aae
[08/13 17:03:03    378s] get_power_analysis_mode -report_power_quiet                    false
[08/13 17:03:03    378s] getAnalysisMode -cts                                           postCTS
[08/13 17:03:03    378s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[08/13 17:03:03    378s] (ccopt_design): create_ccopt_clock_tree_spec
[08/13 17:03:03    378s] Creating clock tree spec for modes (timing configs): nangate_constraint_mode
[08/13 17:03:03    378s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[08/13 17:03:03    378s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/13 17:03:03    378s] 
[08/13 17:03:03    378s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 17:03:03    378s] Summary for sequential cells identification: 
[08/13 17:03:03    378s]   Identified SBFF number: 16
[08/13 17:03:03    378s]   Identified MBFF number: 0
[08/13 17:03:03    378s]   Identified SB Latch number: 0
[08/13 17:03:03    378s]   Identified MB Latch number: 0
[08/13 17:03:03    378s]   Not identified SBFF number: 0
[08/13 17:03:03    378s]   Not identified MBFF number: 0
[08/13 17:03:03    378s]   Not identified SB Latch number: 0
[08/13 17:03:03    378s]   Not identified MB Latch number: 0
[08/13 17:03:03    378s]   Number of sequential cells which are not FFs: 13
[08/13 17:03:03    378s]  Visiting view : nangate_view_setup
[08/13 17:03:03    378s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 17:03:03    378s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 17:03:03    378s]  Visiting view : nangate_view_hold
[08/13 17:03:03    378s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:03:03    378s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:03:03    378s] TLC MultiMap info (StdDelay):
[08/13 17:03:03    378s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 17:03:03    378s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 17:03:03    378s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 17:03:03    378s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 17:03:03    378s]  Setting StdDelay to: 8.5ps
[08/13 17:03:03    378s] 
[08/13 17:03:03    378s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 17:03:03    378s] Reset timing graph...
[08/13 17:03:03    378s] Ignoring AAE DB Resetting ...
[08/13 17:03:03    378s] Reset timing graph done.
[08/13 17:03:03    378s] Ignoring AAE DB Resetting ...
[08/13 17:03:04    379s] Analyzing clock structure...
[08/13 17:03:04    379s] Analyzing clock structure done.
[08/13 17:03:04    379s] Reset timing graph...
[08/13 17:03:05    379s] Ignoring AAE DB Resetting ...
[08/13 17:03:05    379s] Reset timing graph done.
[08/13 17:03:05    379s] Extracting original clock gating for clk...
[08/13 17:03:05    379s]   clock_tree clk contains 4231 sinks and 0 clock gates.
[08/13 17:03:05    379s] Extracting original clock gating for clk done.
[08/13 17:03:05    379s] The skew group clk/nangate_constraint_mode was created. It contains 4231 sinks and 1 sources.
[08/13 17:03:05    379s] Checking clock tree convergence...
[08/13 17:03:05    379s] Checking clock tree convergence done.
[08/13 17:03:05    379s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[08/13 17:03:05    379s] Set place::cacheFPlanSiteMark to 1
[08/13 17:03:05    379s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[08/13 17:03:05    379s] Using CCOpt effort standard.
[08/13 17:03:05    379s] CCOpt::Phase::Initialization...
[08/13 17:03:05    379s] Check Prerequisites...
[08/13 17:03:05    379s] Leaving CCOpt scope - CheckPlace...
[08/13 17:03:05    379s] OPERPROF: Starting checkPlace at level 1, MEM:3134.5M, EPOCH TIME: 1755129785.112294
[08/13 17:03:05    379s] Processing tracks to init pin-track alignment.
[08/13 17:03:05    379s] z: 2, totalTracks: 1
[08/13 17:03:05    379s] z: 4, totalTracks: 1
[08/13 17:03:05    379s] z: 6, totalTracks: 1
[08/13 17:03:05    379s] z: 8, totalTracks: 1
[08/13 17:03:05    379s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:03:05    379s] All LLGs are deleted
[08/13 17:03:05    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:05    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:05    379s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3134.5M, EPOCH TIME: 1755129785.119470
[08/13 17:03:05    379s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3134.5M, EPOCH TIME: 1755129785.119528
[08/13 17:03:05    379s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3134.5M, EPOCH TIME: 1755129785.120031
[08/13 17:03:05    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:05    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:05    379s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3134.5M, EPOCH TIME: 1755129785.120582
[08/13 17:03:05    379s] Max number of tech site patterns supported in site array is 256.
[08/13 17:03:05    379s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:03:05    379s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3134.5M, EPOCH TIME: 1755129785.121190
[08/13 17:03:05    379s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 17:03:05    379s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 17:03:05    379s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:3134.5M, EPOCH TIME: 1755129785.126617
[08/13 17:03:05    379s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 17:03:05    379s] SiteArray: use 2,072,576 bytes
[08/13 17:03:05    379s] SiteArray: current memory after site array memory allocation 3134.5M
[08/13 17:03:05    379s] SiteArray: FP blocked sites are writable
[08/13 17:03:05    379s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 17:03:05    379s] Atter site array init, number of instance map data is 0.
[08/13 17:03:05    379s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:3134.5M, EPOCH TIME: 1755129785.133532
[08/13 17:03:05    379s] 
[08/13 17:03:05    379s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:05    379s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:3134.5M, EPOCH TIME: 1755129785.134689
[08/13 17:03:05    379s] Begin checking placement ... (start mem=3134.5M, init mem=3134.5M)
[08/13 17:03:05    379s] Begin checking exclusive groups violation ...
[08/13 17:03:05    379s] There are 0 groups to check, max #box is 0, total #box is 0
[08/13 17:03:05    379s] Finished checking exclusive groups violations. Found 0 Vio.
[08/13 17:03:05    379s] 
[08/13 17:03:05    379s] Running CheckPlace using 1 thread in normal mode...
[08/13 17:03:05    379s] 
[08/13 17:03:05    379s] ...checkPlace normal is done!
[08/13 17:03:05    379s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3134.5M, EPOCH TIME: 1755129785.318829
[08/13 17:03:05    379s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.012, REAL:0.012, MEM:3134.5M, EPOCH TIME: 1755129785.330857
[08/13 17:03:05    379s] *info: Placed = 35127         
[08/13 17:03:05    379s] *info: Unplaced = 0           
[08/13 17:03:05    379s] Placement Density:70.02%(74006/105687)
[08/13 17:03:05    379s] Placement Density (including fixed std cells):70.02%(74006/105687)
[08/13 17:03:05    379s] All LLGs are deleted
[08/13 17:03:05    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35127).
[08/13 17:03:05    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:05    379s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3134.5M, EPOCH TIME: 1755129785.338598
[08/13 17:03:05    379s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3134.5M, EPOCH TIME: 1755129785.338666
[08/13 17:03:05    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:05    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:05    379s] Finished check_place (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3134.5M)
[08/13 17:03:05    379s] OPERPROF: Finished checkPlace at level 1, CPU:0.226, REAL:0.227, MEM:3134.5M, EPOCH TIME: 1755129785.339092
[08/13 17:03:05    379s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/13 17:03:05    379s] Innovus will update I/O latencies
[08/13 17:03:05    379s] 
[08/13 17:03:05    379s] 
[08/13 17:03:05    379s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[08/13 17:03:05    379s] 
[08/13 17:03:05    379s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/13 17:03:05    379s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:05    379s] UM:*                                                                   Check Prerequisites
[08/13 17:03:05    379s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/13 17:03:05    379s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:05    379s] UM:*                                                                   CCOpt::Phase::Initialization
[08/13 17:03:05    379s] Info: 1 threads available for lower-level modules during optimization.
[08/13 17:03:05    379s] Executing ccopt post-processing.
[08/13 17:03:05    379s] Synthesizing clock trees with CCOpt...
[08/13 17:03:05    379s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:19.6/0:19:05.1 (0.3), mem = 3134.5M
[08/13 17:03:05    379s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/13 17:03:05    379s] CCOpt::Phase::PreparingToBalance...
[08/13 17:03:05    379s] Leaving CCOpt scope - Initializing power interface...
[08/13 17:03:05    379s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:05    379s] 
[08/13 17:03:05    379s] Positive (advancing) pin insertion delays
[08/13 17:03:05    379s] =========================================
[08/13 17:03:05    379s] 
[08/13 17:03:05    379s] 
[08/13 17:03:05    379s] Negative (delaying) pin insertion delays
[08/13 17:03:05    379s] Found 0 advancing pin insertion delay (0.000% of 4231 clock tree sinks)
[08/13 17:03:05    379s] ========================================
[08/13 17:03:05    379s] 
[08/13 17:03:05    379s] Found 0 delaying pin insertion delay (0.000% of 4231 clock tree sinks)
[08/13 17:03:05    379s] Notify start of optimization...
[08/13 17:03:05    379s] Notify start of optimization done.
[08/13 17:03:05    379s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[08/13 17:03:05    379s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3134.5M, EPOCH TIME: 1755129785.415320
[08/13 17:03:05    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:05    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:05    379s] All LLGs are deleted
[08/13 17:03:05    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:05    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:05    379s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3134.5M, EPOCH TIME: 1755129785.415376
[08/13 17:03:05    379s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3134.5M, EPOCH TIME: 1755129785.415397
[08/13 17:03:05    379s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3120.5M, EPOCH TIME: 1755129785.417195
[08/13 17:03:05    379s] ### Creating LA Mngr. totSessionCpu=0:06:20 mem=3120.5M
[08/13 17:03:05    379s] ### Creating LA Mngr, finished. totSessionCpu=0:06:20 mem=3120.5M
[08/13 17:03:05    379s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3120.54 MB )
[08/13 17:03:05    379s] (I)      ==================== Layers =====================
[08/13 17:03:05    379s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:05    379s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:03:05    379s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:05    379s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:03:05    379s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:03:05    379s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:03:05    379s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:03:05    379s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:03:05    379s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:03:05    379s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:03:05    379s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:03:05    379s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:03:05    379s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:03:05    379s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:03:05    379s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:03:05    379s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:03:05    379s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:03:05    379s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:03:05    379s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:03:05    379s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:03:05    379s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:03:05    379s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:03:05    379s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:05    379s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:03:05    379s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:03:05    379s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:03:05    379s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:05    379s] (I)      Started Import and model ( Curr Mem: 3120.54 MB )
[08/13 17:03:05    379s] (I)      Default pattern map key = top_default.
[08/13 17:03:05    379s] (I)      == Non-default Options ==
[08/13 17:03:05    379s] (I)      Maximum routing layer                              : 10
[08/13 17:03:05    379s] (I)      Number of threads                                  : 1
[08/13 17:03:05    379s] (I)      Method to set GCell size                           : row
[08/13 17:03:05    379s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 17:03:05    379s] (I)      Use row-based GCell size
[08/13 17:03:05    379s] (I)      Use row-based GCell align
[08/13 17:03:05    379s] (I)      layer 0 area = 0
[08/13 17:03:05    379s] (I)      layer 1 area = 0
[08/13 17:03:05    379s] (I)      layer 2 area = 0
[08/13 17:03:05    379s] (I)      layer 3 area = 0
[08/13 17:03:05    379s] (I)      layer 4 area = 0
[08/13 17:03:05    379s] (I)      layer 5 area = 0
[08/13 17:03:05    379s] (I)      layer 6 area = 0
[08/13 17:03:05    379s] (I)      layer 7 area = 0
[08/13 17:03:05    379s] (I)      layer 8 area = 0
[08/13 17:03:05    379s] (I)      layer 9 area = 0
[08/13 17:03:05    379s] (I)      GCell unit size   : 2800
[08/13 17:03:05    379s] (I)      GCell multiplier  : 1
[08/13 17:03:05    379s] (I)      GCell row height  : 2800
[08/13 17:03:05    379s] (I)      Actual row height : 2800
[08/13 17:03:05    379s] (I)      GCell align ref   : 20140 20160
[08/13 17:03:05    379s] [NR-eGR] Track table information for default rule: 
[08/13 17:03:05    379s] [NR-eGR] metal1 has single uniform track structure
[08/13 17:03:05    379s] [NR-eGR] metal2 has single uniform track structure
[08/13 17:03:05    379s] [NR-eGR] metal3 has single uniform track structure
[08/13 17:03:05    379s] [NR-eGR] metal4 has single uniform track structure
[08/13 17:03:05    379s] [NR-eGR] metal5 has single uniform track structure
[08/13 17:03:05    379s] [NR-eGR] metal6 has single uniform track structure
[08/13 17:03:05    379s] [NR-eGR] metal7 has single uniform track structure
[08/13 17:03:05    379s] [NR-eGR] metal8 has single uniform track structure
[08/13 17:03:05    379s] [NR-eGR] metal9 has single uniform track structure
[08/13 17:03:05    379s] [NR-eGR] metal10 has single uniform track structure
[08/13 17:03:05    379s] (I)      ============== Default via ===============
[08/13 17:03:05    379s] (I)      +---+------------------+-----------------+
[08/13 17:03:05    379s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 17:03:05    379s] (I)      +---+------------------+-----------------+
[08/13 17:03:05    379s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 17:03:05    379s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 17:03:05    379s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 17:03:05    379s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 17:03:05    379s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 17:03:05    379s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 17:03:05    379s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 17:03:05    379s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 17:03:05    379s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 17:03:05    379s] (I)      +---+------------------+-----------------+
[08/13 17:03:05    379s] [NR-eGR] Read 23728 PG shapes
[08/13 17:03:05    379s] [NR-eGR] Read 0 clock shapes
[08/13 17:03:05    379s] [NR-eGR] Read 0 other shapes
[08/13 17:03:05    379s] [NR-eGR] #Routing Blockages  : 0
[08/13 17:03:05    379s] [NR-eGR] #Instance Blockages : 0
[08/13 17:03:05    379s] [NR-eGR] #PG Blockages       : 23728
[08/13 17:03:05    379s] [NR-eGR] #Halo Blockages     : 0
[08/13 17:03:05    379s] [NR-eGR] #Boundary Blockages : 0
[08/13 17:03:05    379s] [NR-eGR] #Clock Blockages    : 0
[08/13 17:03:05    379s] [NR-eGR] #Other Blockages    : 0
[08/13 17:03:05    379s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 17:03:05    379s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 17:03:05    379s] [NR-eGR] Read 42985 nets ( ignored 0 )
[08/13 17:03:05    379s] (I)      early_global_route_priority property id does not exist.
[08/13 17:03:05    379s] (I)      Read Num Blocks=23728  Num Prerouted Wires=0  Num CS=0
[08/13 17:03:05    379s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:05    379s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 0
[08/13 17:03:05    379s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:05    379s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 0
[08/13 17:03:05    379s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:05    379s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 17:03:05    379s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:05    379s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 17:03:05    379s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 17:03:05    379s] (I)      Number of ignored nets                =      0
[08/13 17:03:05    379s] (I)      Number of connected nets              =      0
[08/13 17:03:05    379s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 17:03:05    379s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/13 17:03:05    379s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 17:03:05    379s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 17:03:05    379s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 17:03:05    379s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 17:03:05    379s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 17:03:05    379s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 17:03:05    379s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 17:03:05    379s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/13 17:03:05    379s] (I)      Ndr track 0 does not exist
[08/13 17:03:05    379s] (I)      ---------------------Grid Graph Info--------------------
[08/13 17:03:05    379s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 17:03:05    379s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 17:03:05    379s] (I)      Site width          :   380  (dbu)
[08/13 17:03:05    379s] (I)      Row height          :  2800  (dbu)
[08/13 17:03:05    379s] (I)      GCell row height    :  2800  (dbu)
[08/13 17:03:05    379s] (I)      GCell width         :  2800  (dbu)
[08/13 17:03:05    379s] (I)      GCell height        :  2800  (dbu)
[08/13 17:03:05    379s] (I)      Grid                :   248   246    10
[08/13 17:03:05    379s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 17:03:05    379s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 17:03:05    379s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 17:03:05    379s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 17:03:05    379s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 17:03:05    379s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 17:03:05    379s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 17:03:05    379s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 17:03:05    379s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 17:03:05    379s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 17:03:05    379s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 17:03:05    379s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 17:03:05    379s] (I)      --------------------------------------------------------
[08/13 17:03:05    379s] 
[08/13 17:03:05    379s] [NR-eGR] ============ Routing rule table ============
[08/13 17:03:05    379s] [NR-eGR] Rule id: 0  Nets: 42985
[08/13 17:03:05    379s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 17:03:05    379s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 17:03:05    379s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 17:03:05    379s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:03:05    379s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:03:05    379s] [NR-eGR] ========================================
[08/13 17:03:05    379s] [NR-eGR] 
[08/13 17:03:05    379s] (I)      =============== Blocked Tracks ===============
[08/13 17:03:05    379s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:05    379s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 17:03:05    379s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:05    379s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 17:03:05    379s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 17:03:05    379s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 17:03:05    379s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 17:03:05    379s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 17:03:05    379s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 17:03:05    379s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 17:03:05    379s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 17:03:05    379s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 17:03:05    379s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 17:03:05    379s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:05    379s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 3161.41 MB )
[08/13 17:03:05    379s] (I)      Reset routing kernel
[08/13 17:03:05    379s] (I)      Started Global Routing ( Curr Mem: 3161.41 MB )
[08/13 17:03:05    379s] (I)      totalPins=143996  totalGlobalPin=136864 (95.05%)
[08/13 17:03:05    379s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 17:03:05    379s] [NR-eGR] Layer group 1: route 42985 net(s) in layer range [2, 10]
[08/13 17:03:05    379s] (I)      
[08/13 17:03:05    379s] (I)      ============  Phase 1a Route ============
[08/13 17:03:05    379s] (I)      Usage: 282177 = (132021 H, 150156 V) = (12.71% H, 12.92% V) = (1.848e+05um H, 2.102e+05um V)
[08/13 17:03:05    379s] (I)      
[08/13 17:03:05    379s] (I)      ============  Phase 1b Route ============
[08/13 17:03:05    379s] (I)      Usage: 282177 = (132021 H, 150156 V) = (12.71% H, 12.92% V) = (1.848e+05um H, 2.102e+05um V)
[08/13 17:03:05    379s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.950478e+05um
[08/13 17:03:05    379s] (I)      Congestion metric : 0.00%H 0.01%V, 0.01%HV
[08/13 17:03:05    379s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 17:03:05    379s] (I)      
[08/13 17:03:05    379s] (I)      ============  Phase 1c Route ============
[08/13 17:03:05    379s] (I)      Usage: 282177 = (132021 H, 150156 V) = (12.71% H, 12.92% V) = (1.848e+05um H, 2.102e+05um V)
[08/13 17:03:05    379s] (I)      
[08/13 17:03:05    379s] (I)      ============  Phase 1d Route ============
[08/13 17:03:05    379s] (I)      Usage: 282177 = (132021 H, 150156 V) = (12.71% H, 12.92% V) = (1.848e+05um H, 2.102e+05um V)
[08/13 17:03:05    379s] (I)      
[08/13 17:03:05    379s] (I)      ============  Phase 1e Route ============
[08/13 17:03:05    379s] (I)      Usage: 282177 = (132021 H, 150156 V) = (12.71% H, 12.92% V) = (1.848e+05um H, 2.102e+05um V)
[08/13 17:03:05    379s] (I)      
[08/13 17:03:05    379s] (I)      ============  Phase 1l Route ============
[08/13 17:03:05    379s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.950478e+05um
[08/13 17:03:05    380s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 17:03:05    380s] (I)      Layer  2:     438322    131777        74           0      447705    ( 0.00%) 
[08/13 17:03:05    380s] (I)      Layer  3:     600760    139686         0           0      607620    ( 0.00%) 
[08/13 17:03:05    380s] (I)      Layer  4:     296037     68495        12           0      303800    ( 0.00%) 
[08/13 17:03:05    380s] (I)      Layer  5:     296957     17824         1           0      303810    ( 0.00%) 
[08/13 17:03:05    380s] (I)      Layer  6:     293438     24484         0           0      303800    ( 0.00%) 
[08/13 17:03:05    380s] (I)      Layer  7:      94158       453         1        3768       97502    ( 3.72%) 
[08/13 17:03:05    380s] (I)      Layer  8:      90268       768         0        9277       91990    ( 9.16%) 
[08/13 17:03:05    380s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 17:03:05    380s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 17:03:05    380s] (I)      Total:       2197310    383487        88       41726     2231342    ( 1.84%) 
[08/13 17:03:05    380s] (I)      
[08/13 17:03:05    380s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 17:03:05    380s] [NR-eGR]                        OverCon           OverCon            
[08/13 17:03:05    380s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 17:03:05    380s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/13 17:03:05    380s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:03:05    380s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:05    380s] [NR-eGR]  metal2 ( 2)        58( 0.10%)         2( 0.00%)   ( 0.10%) 
[08/13 17:03:05    380s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:05    380s] [NR-eGR]  metal4 ( 4)         9( 0.01%)         1( 0.00%)   ( 0.02%) 
[08/13 17:03:05    380s] [NR-eGR]  metal5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:05    380s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:05    380s] [NR-eGR]  metal7 ( 7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:05    380s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:05    380s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:05    380s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:05    380s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:03:05    380s] [NR-eGR]        Total        69( 0.01%)         3( 0.00%)   ( 0.01%) 
[08/13 17:03:05    380s] [NR-eGR] 
[08/13 17:03:05    380s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 3173.41 MB )
[08/13 17:03:05    380s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 17:03:05    380s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 17:03:05    380s] (I)      ============= Track Assignment ============
[08/13 17:03:05    380s] (I)      Started Track Assignment (1T) ( Curr Mem: 3173.41 MB )
[08/13 17:03:05    380s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/13 17:03:05    380s] (I)      Run Multi-thread track assignment
[08/13 17:03:06    380s] (I)      Finished Track Assignment (1T) ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 3173.41 MB )
[08/13 17:03:06    380s] (I)      Started Export ( Curr Mem: 3173.41 MB )
[08/13 17:03:06    380s] [NR-eGR]                  Length (um)    Vias 
[08/13 17:03:06    380s] [NR-eGR] -------------------------------------
[08/13 17:03:06    380s] [NR-eGR]  metal1   (1H)             0  143996 
[08/13 17:03:06    380s] [NR-eGR]  metal2   (2V)        111100  177754 
[08/13 17:03:06    380s] [NR-eGR]  metal3   (3H)        169917   58933 
[08/13 17:03:06    380s] [NR-eGR]  metal4   (4V)         88728    6494 
[08/13 17:03:06    380s] [NR-eGR]  metal5   (5H)         22215    5334 
[08/13 17:03:06    380s] [NR-eGR]  metal6   (6V)         34225     185 
[08/13 17:03:06    380s] [NR-eGR]  metal7   (7H)           551     153 
[08/13 17:03:06    380s] [NR-eGR]  metal8   (8V)          1082       0 
[08/13 17:03:06    380s] [NR-eGR]  metal9   (9H)             0       0 
[08/13 17:03:06    380s] [NR-eGR]  metal10  (10V)            0       0 
[08/13 17:03:06    380s] [NR-eGR] -------------------------------------
[08/13 17:03:06    380s] [NR-eGR]           Total       427817  392849 
[08/13 17:03:06    380s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:06    380s] [NR-eGR] Total half perimeter of net bounding box: 453581um
[08/13 17:03:06    380s] [NR-eGR] Total length: 427817um, number of vias: 392849
[08/13 17:03:06    380s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:06    380s] [NR-eGR] Total eGR-routed clock nets wire length: 13311um, number of vias: 13034
[08/13 17:03:06    380s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:06    380s] (I)      Finished Export ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 3173.41 MB )
[08/13 17:03:06    380s] Saved RC grid cleaned up.
[08/13 17:03:06    380s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.90 sec, Real: 0.93 sec, Curr Mem: 3173.41 MB )
[08/13 17:03:06    380s] (I)      ===================================== Runtime Summary ======================================
[08/13 17:03:06    380s] (I)       Step                                         %       Start      Finish      Real       CPU 
[08/13 17:03:06    380s] (I)      --------------------------------------------------------------------------------------------
[08/13 17:03:06    380s] (I)       Early Global Route kernel              100.00%  532.74 sec  533.67 sec  0.93 sec  0.90 sec 
[08/13 17:03:06    380s] (I)       +-Import and model                      15.54%  532.75 sec  532.89 sec  0.14 sec  0.13 sec 
[08/13 17:03:06    380s] (I)       | +-Create place DB                      7.79%  532.75 sec  532.82 sec  0.07 sec  0.07 sec 
[08/13 17:03:06    380s] (I)       | | +-Import place data                  7.78%  532.75 sec  532.82 sec  0.07 sec  0.07 sec 
[08/13 17:03:06    380s] (I)       | | | +-Read instances and placement     1.98%  532.75 sec  532.76 sec  0.02 sec  0.02 sec 
[08/13 17:03:06    380s] (I)       | | | +-Read nets                        5.80%  532.76 sec  532.82 sec  0.05 sec  0.05 sec 
[08/13 17:03:06    380s] (I)       | +-Create route DB                      6.62%  532.82 sec  532.88 sec  0.06 sec  0.05 sec 
[08/13 17:03:06    380s] (I)       | | +-Import route data (1T)             6.59%  532.82 sec  532.88 sec  0.06 sec  0.05 sec 
[08/13 17:03:06    380s] (I)       | | | +-Read blockages ( Layer 2-10 )    1.08%  532.83 sec  532.84 sec  0.01 sec  0.01 sec 
[08/13 17:03:06    380s] (I)       | | | | +-Read routing blockages         0.00%  532.83 sec  532.83 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | | | +-Read instance blockages        0.37%  532.83 sec  532.83 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | | | +-Read PG blockages              0.22%  532.83 sec  532.84 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | | | +-Read clock blockages           0.05%  532.84 sec  532.84 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | | | +-Read other blockages           0.05%  532.84 sec  532.84 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | | | +-Read halo blockages            0.04%  532.84 sec  532.84 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | | | +-Read boundary cut boxes        0.00%  532.84 sec  532.84 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | | +-Read blackboxes                  0.00%  532.84 sec  532.84 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | | +-Read prerouted                   0.15%  532.84 sec  532.84 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | | +-Read unlegalized nets            0.39%  532.84 sec  532.85 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | | +-Read nets                        0.85%  532.85 sec  532.85 sec  0.01 sec  0.01 sec 
[08/13 17:03:06    380s] (I)       | | | +-Set up via pillars               0.05%  532.86 sec  532.86 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | | +-Initialize 3D grid graph         0.14%  532.86 sec  532.86 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | | +-Model blockage capacity          1.57%  532.86 sec  532.88 sec  0.01 sec  0.01 sec 
[08/13 17:03:06    380s] (I)       | | | | +-Initialize 3D capacity         1.43%  532.86 sec  532.88 sec  0.01 sec  0.01 sec 
[08/13 17:03:06    380s] (I)       | +-Read aux data                        0.00%  532.88 sec  532.88 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | +-Others data preparation              0.23%  532.88 sec  532.88 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | +-Create route kernel                  0.60%  532.88 sec  532.89 sec  0.01 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       +-Global Routing                        27.45%  532.89 sec  533.14 sec  0.25 sec  0.24 sec 
[08/13 17:03:06    380s] (I)       | +-Initialization                       1.18%  532.89 sec  532.90 sec  0.01 sec  0.01 sec 
[08/13 17:03:06    380s] (I)       | +-Net group 1                         24.04%  532.90 sec  533.12 sec  0.22 sec  0.22 sec 
[08/13 17:03:06    380s] (I)       | | +-Generate topology                  3.08%  532.90 sec  532.93 sec  0.03 sec  0.03 sec 
[08/13 17:03:06    380s] (I)       | | +-Phase 1a                           6.79%  532.93 sec  533.00 sec  0.06 sec  0.06 sec 
[08/13 17:03:06    380s] (I)       | | | +-Pattern routing (1T)             5.62%  532.93 sec  532.99 sec  0.05 sec  0.05 sec 
[08/13 17:03:06    380s] (I)       | | | +-Add via demand to 2D             1.11%  532.99 sec  533.00 sec  0.01 sec  0.01 sec 
[08/13 17:03:06    380s] (I)       | | +-Phase 1b                           0.04%  533.00 sec  533.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | +-Phase 1c                           0.00%  533.00 sec  533.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | +-Phase 1d                           0.00%  533.00 sec  533.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | +-Phase 1e                           0.02%  533.00 sec  533.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | | +-Route legalization               0.00%  533.00 sec  533.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | | +-Phase 1l                          13.49%  533.00 sec  533.12 sec  0.12 sec  0.12 sec 
[08/13 17:03:06    380s] (I)       | | | +-Layer assignment (1T)           13.22%  533.00 sec  533.12 sec  0.12 sec  0.12 sec 
[08/13 17:03:06    380s] (I)       | +-Clean cong LA                        0.00%  533.12 sec  533.12 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       +-Export 3D cong map                     0.83%  533.14 sec  533.15 sec  0.01 sec  0.01 sec 
[08/13 17:03:06    380s] (I)       | +-Export 2D cong map                   0.08%  533.15 sec  533.15 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       +-Extract Global 3D Wires                0.52%  533.15 sec  533.16 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       +-Track Assignment (1T)                 29.95%  533.16 sec  533.43 sec  0.28 sec  0.28 sec 
[08/13 17:03:06    380s] (I)       | +-Initialization                       0.16%  533.16 sec  533.16 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       | +-Track Assignment Kernel             29.32%  533.16 sec  533.43 sec  0.27 sec  0.27 sec 
[08/13 17:03:06    380s] (I)       | +-Free Memory                          0.01%  533.43 sec  533.43 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       +-Export                                24.72%  533.43 sec  533.66 sec  0.23 sec  0.23 sec 
[08/13 17:03:06    380s] (I)       | +-Export DB wires                     13.45%  533.43 sec  533.56 sec  0.12 sec  0.12 sec 
[08/13 17:03:06    380s] (I)       | | +-Export all nets                    9.84%  533.44 sec  533.53 sec  0.09 sec  0.09 sec 
[08/13 17:03:06    380s] (I)       | | +-Set wire vias                      2.99%  533.53 sec  533.56 sec  0.03 sec  0.03 sec 
[08/13 17:03:06    380s] (I)       | +-Report wirelength                    4.93%  533.56 sec  533.60 sec  0.05 sec  0.05 sec 
[08/13 17:03:06    380s] (I)       | +-Update net boxes                     6.32%  533.61 sec  533.66 sec  0.06 sec  0.06 sec 
[08/13 17:03:06    380s] (I)       | +-Update timing                        0.00%  533.66 sec  533.66 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)       +-Postprocess design                     0.01%  533.66 sec  533.66 sec  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)      ===================== Summary by functions =====================
[08/13 17:03:06    380s] (I)       Lv  Step                                 %      Real       CPU 
[08/13 17:03:06    380s] (I)      ----------------------------------------------------------------
[08/13 17:03:06    380s] (I)        0  Early Global Route kernel      100.00%  0.93 sec  0.90 sec 
[08/13 17:03:06    380s] (I)        1  Track Assignment (1T)           29.95%  0.28 sec  0.28 sec 
[08/13 17:03:06    380s] (I)        1  Global Routing                  27.45%  0.25 sec  0.24 sec 
[08/13 17:03:06    380s] (I)        1  Export                          24.72%  0.23 sec  0.23 sec 
[08/13 17:03:06    380s] (I)        1  Import and model                15.54%  0.14 sec  0.13 sec 
[08/13 17:03:06    380s] (I)        1  Export 3D cong map               0.83%  0.01 sec  0.01 sec 
[08/13 17:03:06    380s] (I)        1  Extract Global 3D Wires          0.52%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        1  Postprocess design               0.01%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        2  Track Assignment Kernel         29.32%  0.27 sec  0.27 sec 
[08/13 17:03:06    380s] (I)        2  Net group 1                     24.04%  0.22 sec  0.22 sec 
[08/13 17:03:06    380s] (I)        2  Export DB wires                 13.45%  0.12 sec  0.12 sec 
[08/13 17:03:06    380s] (I)        2  Create place DB                  7.79%  0.07 sec  0.07 sec 
[08/13 17:03:06    380s] (I)        2  Create route DB                  6.62%  0.06 sec  0.05 sec 
[08/13 17:03:06    380s] (I)        2  Update net boxes                 6.32%  0.06 sec  0.06 sec 
[08/13 17:03:06    380s] (I)        2  Report wirelength                4.93%  0.05 sec  0.05 sec 
[08/13 17:03:06    380s] (I)        2  Initialization                   1.35%  0.01 sec  0.01 sec 
[08/13 17:03:06    380s] (I)        2  Create route kernel              0.60%  0.01 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        2  Others data preparation          0.23%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        3  Phase 1l                        13.49%  0.12 sec  0.12 sec 
[08/13 17:03:06    380s] (I)        3  Export all nets                  9.84%  0.09 sec  0.09 sec 
[08/13 17:03:06    380s] (I)        3  Import place data                7.78%  0.07 sec  0.07 sec 
[08/13 17:03:06    380s] (I)        3  Phase 1a                         6.79%  0.06 sec  0.06 sec 
[08/13 17:03:06    380s] (I)        3  Import route data (1T)           6.59%  0.06 sec  0.05 sec 
[08/13 17:03:06    380s] (I)        3  Generate topology                3.08%  0.03 sec  0.03 sec 
[08/13 17:03:06    380s] (I)        3  Set wire vias                    2.99%  0.03 sec  0.03 sec 
[08/13 17:03:06    380s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        4  Layer assignment (1T)           13.22%  0.12 sec  0.12 sec 
[08/13 17:03:06    380s] (I)        4  Read nets                        6.64%  0.06 sec  0.06 sec 
[08/13 17:03:06    380s] (I)        4  Pattern routing (1T)             5.62%  0.05 sec  0.05 sec 
[08/13 17:03:06    380s] (I)        4  Read instances and placement     1.98%  0.02 sec  0.02 sec 
[08/13 17:03:06    380s] (I)        4  Model blockage capacity          1.57%  0.01 sec  0.01 sec 
[08/13 17:03:06    380s] (I)        4  Add via demand to 2D             1.11%  0.01 sec  0.01 sec 
[08/13 17:03:06    380s] (I)        4  Read blockages ( Layer 2-10 )    1.08%  0.01 sec  0.01 sec 
[08/13 17:03:06    380s] (I)        4  Read unlegalized nets            0.39%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        4  Read prerouted                   0.15%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        4  Initialize 3D grid graph         0.14%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        4  Set up via pillars               0.05%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        5  Initialize 3D capacity           1.43%  0.01 sec  0.01 sec 
[08/13 17:03:06    380s] (I)        5  Read instance blockages          0.37%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        5  Read PG blockages                0.22%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        5  Read clock blockages             0.05%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        5  Read other blockages             0.05%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/13 17:03:06    380s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.0 real=0:00:01.0)
[08/13 17:03:06    380s] Legalization setup...
[08/13 17:03:06    380s] Using cell based legalization.
[08/13 17:03:06    380s] Initializing placement interface...
[08/13 17:03:06    380s]   Use check_library -place or consult logv if problems occur.
[08/13 17:03:06    380s]   Leaving CCOpt scope - Initializing placement interface...
[08/13 17:03:06    380s] OPERPROF: Starting DPlace-Init at level 1, MEM:3173.4M, EPOCH TIME: 1755129786.412055
[08/13 17:03:06    380s] Processing tracks to init pin-track alignment.
[08/13 17:03:06    380s] z: 2, totalTracks: 1
[08/13 17:03:06    380s] z: 4, totalTracks: 1
[08/13 17:03:06    380s] z: 6, totalTracks: 1
[08/13 17:03:06    380s] z: 8, totalTracks: 1
[08/13 17:03:06    380s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:03:06    380s] All LLGs are deleted
[08/13 17:03:06    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:06    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:06    380s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3173.4M, EPOCH TIME: 1755129786.421423
[08/13 17:03:06    380s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3173.4M, EPOCH TIME: 1755129786.421475
[08/13 17:03:06    380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3173.4M, EPOCH TIME: 1755129786.427137
[08/13 17:03:06    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:06    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:06    380s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3173.4M, EPOCH TIME: 1755129786.427777
[08/13 17:03:06    380s] Max number of tech site patterns supported in site array is 256.
[08/13 17:03:06    380s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:03:06    380s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3173.4M, EPOCH TIME: 1755129786.431195
[08/13 17:03:06    380s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 17:03:06    380s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 17:03:06    380s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:3173.4M, EPOCH TIME: 1755129786.436372
[08/13 17:03:06    380s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 17:03:06    380s] SiteArray: use 2,072,576 bytes
[08/13 17:03:06    380s] SiteArray: current memory after site array memory allocation 3173.4M
[08/13 17:03:06    380s] SiteArray: FP blocked sites are writable
[08/13 17:03:06    380s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 17:03:06    380s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3173.4M, EPOCH TIME: 1755129786.441147
[08/13 17:03:06    380s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.007, REAL:0.007, MEM:3173.4M, EPOCH TIME: 1755129786.447807
[08/13 17:03:06    380s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 17:03:06    380s] Atter site array init, number of instance map data is 0.
[08/13 17:03:06    380s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.023, REAL:0.023, MEM:3173.4M, EPOCH TIME: 1755129786.451049
[08/13 17:03:06    380s] 
[08/13 17:03:06    380s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:06    380s] OPERPROF:     Starting CMU at level 3, MEM:3173.4M, EPOCH TIME: 1755129786.453430
[08/13 17:03:06    380s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3173.4M, EPOCH TIME: 1755129786.454454
[08/13 17:03:06    380s] 
[08/13 17:03:06    380s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:03:06    380s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.029, MEM:3173.4M, EPOCH TIME: 1755129786.456337
[08/13 17:03:06    380s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3173.4M, EPOCH TIME: 1755129786.456368
[08/13 17:03:06    380s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3173.4M, EPOCH TIME: 1755129786.456738
[08/13 17:03:06    380s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3173.4MB).
[08/13 17:03:06    380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.052, REAL:0.052, MEM:3173.4M, EPOCH TIME: 1755129786.464285
[08/13 17:03:06    380s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:06    380s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3173.4M, EPOCH TIME: 1755129786.464393
[08/13 17:03:06    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:06    380s] Initializing placement interface done.
[08/13 17:03:06    380s] Leaving CCOpt scope - Cleaning up placement interface...
[08/13 17:03:06    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:06    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:06    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:06    380s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.071, REAL:0.072, MEM:3120.4M, EPOCH TIME: 1755129786.535915
[08/13 17:03:06    380s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:06    380s] Leaving CCOpt scope - Initializing placement interface...
[08/13 17:03:06    380s] OPERPROF: Starting DPlace-Init at level 1, MEM:3120.4M, EPOCH TIME: 1755129786.540303
[08/13 17:03:06    380s] Processing tracks to init pin-track alignment.
[08/13 17:03:06    380s] z: 2, totalTracks: 1
[08/13 17:03:06    380s] z: 4, totalTracks: 1
[08/13 17:03:06    380s] z: 6, totalTracks: 1
[08/13 17:03:06    380s] z: 8, totalTracks: 1
[08/13 17:03:06    380s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:03:06    380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3120.4M, EPOCH TIME: 1755129786.554146
[08/13 17:03:06    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:06    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:06    380s] 
[08/13 17:03:06    380s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:06    380s] OPERPROF:     Starting CMU at level 3, MEM:3120.4M, EPOCH TIME: 1755129786.561567
[08/13 17:03:06    380s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3120.4M, EPOCH TIME: 1755129786.562561
[08/13 17:03:06    380s] 
[08/13 17:03:06    380s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:03:06    380s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3120.4M, EPOCH TIME: 1755129786.564447
[08/13 17:03:06    380s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3120.4M, EPOCH TIME: 1755129786.564482
[08/13 17:03:06    380s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3120.4M, EPOCH TIME: 1755129786.564991
[08/13 17:03:06    380s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3120.4MB).
[08/13 17:03:06    380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.027, MEM:3120.4M, EPOCH TIME: 1755129786.567619
[08/13 17:03:06    380s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:06    380s] (I)      Default pattern map key = top_default.
[08/13 17:03:06    380s] (I)      Load db... (mem=3120.4M)
[08/13 17:03:06    380s] (I)      Read data from FE... (mem=3120.4M)
[08/13 17:03:06    380s] (I)      Number of ignored instance 0
[08/13 17:03:06    380s] (I)      Number of inbound cells 0
[08/13 17:03:06    380s] (I)      Number of opened ILM blockages 0
[08/13 17:03:06    380s] (I)      Number of instances temporarily fixed by detailed placement 0
[08/13 17:03:06    380s] (I)      numMoveCells=35127, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[08/13 17:03:06    380s] (I)      cell height: 2800, count: 35127
[08/13 17:03:06    380s] (I)      Read rows... (mem=3135.3M)
[08/13 17:03:06    380s] (I)      Done Read rows (cpu=0.000s, mem=3135.3M)
[08/13 17:03:06    380s] (I)      Done Read data from FE (cpu=0.019s, mem=3135.3M)
[08/13 17:03:06    380s] (I)      Done Load db (cpu=0.019s, mem=3135.3M)
[08/13 17:03:06    380s] (I)      Constructing placeable region... (mem=3135.3M)
[08/13 17:03:06    380s] (I)      Constructing bin map
[08/13 17:03:06    380s] (I)      Initialize bin information with width=28000 height=28000
[08/13 17:03:06    380s] (I)      Done constructing bin map
[08/13 17:03:06    380s] (I)      Compute region effective width... (mem=3135.3M)
[08/13 17:03:06    380s] (I)      Done Compute region effective width (cpu=0.000s, mem=3135.3M)
[08/13 17:03:06    380s] (I)      Done Constructing placeable region (cpu=0.006s, mem=3135.3M)
[08/13 17:03:06    380s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/13 17:03:06    380s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:06    380s] UM:*                                                                   Legalization setup
[08/13 17:03:06    380s] Validating CTS configuration...
[08/13 17:03:06    380s] Checking module port directions...
[08/13 17:03:06    380s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:06    380s] Non-default attributes:
[08/13 17:03:06    380s]   Public non-default attributes:
[08/13 17:03:06    380s]     cts_buffer_cells is set for at least one object
[08/13 17:03:06    380s]     cts_inverter_cells is set for at least one object
[08/13 17:03:06    380s]     cts_merge_clock_gates is set for at least one object
[08/13 17:03:06    380s]     cts_merge_clock_logic is set for at least one object
[08/13 17:03:06    380s]     cts_route_type is set for at least one object
[08/13 17:03:06    380s]   No private non-default attributes
[08/13 17:03:06    380s] Route type trimming info:
[08/13 17:03:06    380s]   No route type modifications were made.
[08/13 17:03:06    380s] 
[08/13 17:03:06    380s] Trim Metal Layers:
[08/13 17:03:06    380s] LayerId::1 widthSet size::1
[08/13 17:03:06    380s] LayerId::2 widthSet size::1
[08/13 17:03:06    380s] LayerId::3 widthSet size::1
[08/13 17:03:06    380s] LayerId::4 widthSet size::1
[08/13 17:03:06    380s] LayerId::5 widthSet size::1
[08/13 17:03:06    380s] LayerId::6 widthSet size::1
[08/13 17:03:06    380s] LayerId::7 widthSet size::1
[08/13 17:03:06    380s] LayerId::8 widthSet size::1
[08/13 17:03:06    380s] LayerId::9 widthSet size::1
[08/13 17:03:06    380s] LayerId::10 widthSet size::1
[08/13 17:03:06    380s] eee: pegSigSF::1.070000
[08/13 17:03:06    380s] Updating RC grid for preRoute extraction ...
[08/13 17:03:06    380s] Initializing multi-corner resistance tables ...
[08/13 17:03:06    380s] eee: l::1 avDens::0.093625 usedTrk::5617.510070 availTrk::60000.000000 sigTrk::5617.510070
[08/13 17:03:06    380s] eee: l::2 avDens::0.187309 usedTrk::7936.004420 availTrk::42368.421053 sigTrk::7936.004420
[08/13 17:03:06    380s] eee: l::3 avDens::0.211815 usedTrk::12137.017833 availTrk::57300.000000 sigTrk::12137.017833
[08/13 17:03:06    380s] eee: l::4 avDens::0.224365 usedTrk::6338.308789 availTrk::28250.000000 sigTrk::6338.308789
[08/13 17:03:06    380s] eee: l::5 avDens::0.059767 usedTrk::1586.802498 availTrk::26550.000000 sigTrk::1586.802498
[08/13 17:03:06    380s] eee: l::6 avDens::0.095680 usedTrk::2444.613214 availTrk::25550.000000 sigTrk::2444.613214
[08/13 17:03:06    380s] eee: l::7 avDens::0.023841 usedTrk::39.337143 availTrk::1650.000000 sigTrk::39.337143
[08/13 17:03:06    380s] eee: l::8 avDens::0.046842 usedTrk::77.290000 availTrk::1650.000000 sigTrk::77.290000
[08/13 17:03:06    380s] eee: l::9 avDens::0.243053 usedTrk::159.503323 availTrk::656.250000 sigTrk::159.503323
[08/13 17:03:06    380s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 17:03:06    380s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:03:06    380s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.266041 uaWl=0.992536 uaWlH=0.335979 aWlH=0.007159 lMod=0 pMax=0.862000 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.359297 siPrev=0 viaL=0.000000 crit=0.013365 shortMod=0.066823 fMod=0.003341 
[08/13 17:03:06    381s] End AAE Lib Interpolated Model. (MEM=3135.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 5.3e-05
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 6.5e-05
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 7.1e-05
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 7.6e-05
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 8.1e-05
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 8.8e-05
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 9.3e-05
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 9.8e-05
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 0.000102
[08/13 17:03:06    381s] (I)      Initializing Steiner engine. 
[08/13 17:03:06    381s] (I)      ==================== Layers =====================
[08/13 17:03:06    381s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:06    381s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:03:06    381s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:06    381s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:03:06    381s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:03:06    381s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:03:06    381s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:03:06    381s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:03:06    381s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:03:06    381s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:03:06    381s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:03:06    381s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:03:06    381s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:03:06    381s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:03:06    381s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:03:06    381s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:03:06    381s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:03:06    381s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:03:06    381s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:03:06    381s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:03:06    381s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:03:06    381s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:03:06    381s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:06    381s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:03:06    381s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:03:06    381s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:03:06    381s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:06    381s] Library trimming buffers in power domain auto-default and half-corner nangate_delay_corner_worst:setup.late removed 1 of 9 cells
[08/13 17:03:06    381s] Original list had 9 cells:
[08/13 17:03:06    381s] BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 CLKBUF_X2 BUF_X1 CLKBUF_X1 
[08/13 17:03:06    381s] New trimmed list has 8 cells:
[08/13 17:03:06    381s] BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1 
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 0.000136
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 0.000142
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 0.000152
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 0.000157
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 0.000162
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 0.000166
[08/13 17:03:06    381s] Library trimming inverters in power domain auto-default and half-corner nangate_delay_corner_worst:setup.late removed 0 of 6 cells
[08/13 17:03:06    381s] Original list had 6 cells:
[08/13 17:03:06    381s] INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[08/13 17:03:06    381s] Library trimming was not able to trim any cells:
[08/13 17:03:06    381s] INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 0.000193
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 0.000201
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 0.000208
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 0.000214
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 0.000222
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 0.000227
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 0.000233
[08/13 17:03:06    381s] Accumulated time to calculate placeable region: 0.000239
[08/13 17:03:07    381s] Clock tree balancer configuration for clock_tree clk:
[08/13 17:03:07    381s] Non-default attributes:
[08/13 17:03:07    381s]   Public non-default attributes:
[08/13 17:03:07    381s]     cts_merge_clock_gates: true (default: false)
[08/13 17:03:07    381s]     cts_merge_clock_logic: true (default: false)
[08/13 17:03:07    381s]     cts_route_type (leaf): default_route_type_leaf (default: default)
[08/13 17:03:07    381s]     cts_route_type (top): default_route_type_nonleaf (default: default)
[08/13 17:03:07    381s]     cts_route_type (trunk): default_route_type_nonleaf (default: default)
[08/13 17:03:07    381s]   No private non-default attributes
[08/13 17:03:07    381s] For power domain auto-default:
[08/13 17:03:07    381s]   Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
[08/13 17:03:07    381s]   Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[08/13 17:03:07    381s]   Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[08/13 17:03:07    381s]   Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[08/13 17:03:07    381s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 105680.400um^2
[08/13 17:03:07    381s] Top Routing info:
[08/13 17:03:07    381s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/13 17:03:07    381s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[08/13 17:03:07    381s] Trunk Routing info:
[08/13 17:03:07    381s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/13 17:03:07    381s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/13 17:03:07    381s] Leaf Routing info:
[08/13 17:03:07    381s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[08/13 17:03:07    381s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/13 17:03:07    381s] For timing_corner nangate_delay_corner_worst:setup, late and power domain auto-default:
[08/13 17:03:07    381s]   Slew time target (leaf):    0.071ns
[08/13 17:03:07    381s]   Slew time target (trunk):   0.071ns
[08/13 17:03:07    381s]   Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
[08/13 17:03:07    381s]   Buffer unit delay: 0.040ns
[08/13 17:03:07    381s]   Buffer max distance: 518.605um
[08/13 17:03:07    381s] Fastest wire driving cells and distances:
[08/13 17:03:07    381s]   Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
[08/13 17:03:07    381s]   Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
[08/13 17:03:07    381s]   Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
[08/13 17:03:07    381s]   Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}
[08/13 17:03:07    381s] 
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] Logic Sizing Table:
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] ----------------------------------------------------------
[08/13 17:03:07    382s] Cell    Instance count    Source    Eligible library cells
[08/13 17:03:07    382s] ----------------------------------------------------------
[08/13 17:03:07    382s]   (empty table)
[08/13 17:03:07    382s] ----------------------------------------------------------
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] Clock tree balancer configuration for skew_group clk/nangate_constraint_mode:
[08/13 17:03:07    382s]   Sources:                     pin clk
[08/13 17:03:07    382s]   Total number of sinks:       4231
[08/13 17:03:07    382s]   Delay constrained sinks:     4231
[08/13 17:03:07    382s]   Constrains:                  default
[08/13 17:03:07    382s]   Non-leaf sinks:              0
[08/13 17:03:07    382s]   Ignore pins:                 0
[08/13 17:03:07    382s]  Timing corner nangate_delay_corner_worst:setup.late:
[08/13 17:03:07    382s]   Skew target:                 0.040ns
[08/13 17:03:07    382s] Primary reporting skew groups are:
[08/13 17:03:07    382s] skew_group clk/nangate_constraint_mode with 4231 clock sinks
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] Clock DAG stats initial state:
[08/13 17:03:07    382s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[08/13 17:03:07    382s]   sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:07    382s]   misc counts      : r=1, pp=0
[08/13 17:03:07    382s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/13 17:03:07    382s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/13 17:03:07    382s] Clock DAG hash initial state: 1813895448348378681 9021814384635132269
[08/13 17:03:07    382s] CTS services accumulated run-time stats initial state:
[08/13 17:03:07    382s]   delay calculator: calls=9309, total_wall_time=0.336s, mean_wall_time=0.036ms
[08/13 17:03:07    382s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[08/13 17:03:07    382s]   steiner router: calls=7490, total_wall_time=0.027s, mean_wall_time=0.004ms
[08/13 17:03:07    382s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:07    382s] UM:*                                                                   InitialState
[08/13 17:03:07    382s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[08/13 17:03:07    382s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] Layer information for route type default_route_type_leaf:
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] ----------------------------------------------------------------------
[08/13 17:03:07    382s] Layer      Preferred    Route    Res.          Cap.          RC
[08/13 17:03:07    382s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/13 17:03:07    382s] ----------------------------------------------------------------------
[08/13 17:03:07    382s] metal1     N            H          5.429         0.162         0.881
[08/13 17:03:07    382s] metal2     N            V          3.571         0.143         0.511
[08/13 17:03:07    382s] metal3     Y            H          3.571         0.165         0.588
[08/13 17:03:07    382s] metal4     Y            V          1.500         0.171         0.256
[08/13 17:03:07    382s] metal5     N            H          1.500         0.171         0.256
[08/13 17:03:07    382s] metal6     N            V          1.500         0.171         0.256
[08/13 17:03:07    382s] metal7     N            H          0.188         0.196         0.037
[08/13 17:03:07    382s] metal8     N            V          0.188         0.196         0.037
[08/13 17:03:07    382s] metal9     N            H          0.037         0.265         0.010
[08/13 17:03:07    382s] metal10    N            V          0.037         0.216         0.008
[08/13 17:03:07    382s] ----------------------------------------------------------------------
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/13 17:03:07    382s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] Layer information for route type default_route_type_nonleaf:
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] ----------------------------------------------------------------------
[08/13 17:03:07    382s] Layer      Preferred    Route    Res.          Cap.          RC
[08/13 17:03:07    382s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/13 17:03:07    382s] ----------------------------------------------------------------------
[08/13 17:03:07    382s] metal1     N            H          5.429         0.249         1.353
[08/13 17:03:07    382s] metal2     N            V          3.571         0.220         0.786
[08/13 17:03:07    382s] metal3     Y            H          3.571         0.251         0.896
[08/13 17:03:07    382s] metal4     Y            V          1.500         0.255         0.383
[08/13 17:03:07    382s] metal5     N            H          1.500         0.255         0.383
[08/13 17:03:07    382s] metal6     N            V          1.500         0.255         0.383
[08/13 17:03:07    382s] metal7     N            H          0.188         0.269         0.050
[08/13 17:03:07    382s] metal8     N            V          0.188         0.269         0.050
[08/13 17:03:07    382s] metal9     N            H          0.037         0.341         0.013
[08/13 17:03:07    382s] metal10    N            V          0.037         0.326         0.012
[08/13 17:03:07    382s] ----------------------------------------------------------------------
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/13 17:03:07    382s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] Layer information for route type default_route_type_nonleaf:
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] ----------------------------------------------------------------------
[08/13 17:03:07    382s] Layer      Preferred    Route    Res.          Cap.          RC
[08/13 17:03:07    382s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/13 17:03:07    382s] ----------------------------------------------------------------------
[08/13 17:03:07    382s] metal1     N            H          5.429         0.162         0.881
[08/13 17:03:07    382s] metal2     N            V          3.571         0.143         0.511
[08/13 17:03:07    382s] metal3     Y            H          3.571         0.165         0.588
[08/13 17:03:07    382s] metal4     Y            V          1.500         0.171         0.256
[08/13 17:03:07    382s] metal5     N            H          1.500         0.171         0.256
[08/13 17:03:07    382s] metal6     N            V          1.500         0.171         0.256
[08/13 17:03:07    382s] metal7     N            H          0.188         0.196         0.037
[08/13 17:03:07    382s] metal8     N            V          0.188         0.196         0.037
[08/13 17:03:07    382s] metal9     N            H          0.037         0.265         0.010
[08/13 17:03:07    382s] metal10    N            V          0.037         0.216         0.008
[08/13 17:03:07    382s] ----------------------------------------------------------------------
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] Via selection for estimated routes (rule default):
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] ---------------------------------------------------------------------
[08/13 17:03:07    382s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[08/13 17:03:07    382s] Range                         (Ohm)    (fF)     (fs)     Only
[08/13 17:03:07    382s] ---------------------------------------------------------------------
[08/13 17:03:07    382s] metal1-metal2     via1_7      4.000    0.000    0.000    false
[08/13 17:03:07    382s] metal2-metal3     via2_5      4.000    0.000    0.000    false
[08/13 17:03:07    382s] metal3-metal4     via3_2      4.000    0.000    0.000    false
[08/13 17:03:07    382s] metal4-metal5     via4_0      4.000    0.000    0.000    false
[08/13 17:03:07    382s] metal5-metal6     via5_0      4.000    0.000    0.000    false
[08/13 17:03:07    382s] metal6-metal7     via6_0      4.000    0.000    0.000    false
[08/13 17:03:07    382s] metal7-metal8     via7_0      4.000    0.000    0.000    false
[08/13 17:03:07    382s] metal8-metal9     via8_0      4.000    0.000    0.000    false
[08/13 17:03:07    382s] metal9-metal10    via9_0      4.000    0.000    0.000    false
[08/13 17:03:07    382s] ---------------------------------------------------------------------
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] No ideal or dont_touch nets found in the clock tree
[08/13 17:03:07    382s] No dont_touch hnets found in the clock tree
[08/13 17:03:07    382s] No dont_touch hpins found in the clock network.
[08/13 17:03:07    382s] Checking for illegal sizes of clock logic instances...
[08/13 17:03:07    382s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:07    382s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:07    382s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] Filtering reasons for cell type: buffer
[08/13 17:03:07    382s] =======================================
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] ----------------------------------------------------------------
[08/13 17:03:07    382s] Clock trees    Power domain    Reason              Library cells
[08/13 17:03:07    382s] ----------------------------------------------------------------
[08/13 17:03:07    382s] all            auto-default    Library trimming    { CLKBUF_X2 }
[08/13 17:03:07    382s] ----------------------------------------------------------------
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] 
[08/13 17:03:07    382s] Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.3)
[08/13 17:03:07    382s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:07    382s] UM:*                                                                   Validating CTS configuration
[08/13 17:03:07    382s] CCOpt configuration status: all checks passed.
[08/13 17:03:07    382s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[08/13 17:03:07    382s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[08/13 17:03:07    382s]   No exclusion drivers are needed.
[08/13 17:03:07    382s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[08/13 17:03:07    382s] Antenna diode management...
[08/13 17:03:07    382s]   Found 0 antenna diodes in the clock trees.
[08/13 17:03:07    382s]   
[08/13 17:03:07    382s] Antenna diode management done.
[08/13 17:03:07    382s] Adding driver cells for primary IOs...
[08/13 17:03:07    382s]   
[08/13 17:03:07    382s]   ----------------------------------------------------------------------------------------------
[08/13 17:03:07    382s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[08/13 17:03:07    382s]   ----------------------------------------------------------------------------------------------
[08/13 17:03:07    382s]     (empty table)
[08/13 17:03:07    382s]   ----------------------------------------------------------------------------------------------
[08/13 17:03:07    382s]   
[08/13 17:03:07    382s]   
[08/13 17:03:07    382s] Adding driver cells for primary IOs done.
[08/13 17:03:07    382s] Adding driver cell for primary IO roots...
[08/13 17:03:07    382s] Adding driver cell for primary IO roots done.
[08/13 17:03:07    382s] Maximizing clock DAG abstraction...
[08/13 17:03:07    382s]   Removing clock DAG drivers
[08/13 17:03:07    382s] Maximizing clock DAG abstraction done.
[08/13 17:03:07    382s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.5 real=0:00:02.5)
[08/13 17:03:07    382s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:07    382s] UM:*                                                                   CCOpt::Phase::PreparingToBalance
[08/13 17:03:07    382s] Synthesizing clock trees...
[08/13 17:03:07    382s]   Preparing To Balance...
[08/13 17:03:07    382s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/13 17:03:07    382s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3191.5M, EPOCH TIME: 1755129787.938527
[08/13 17:03:07    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:07    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:08    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:08    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:08    382s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.077, REAL:0.077, MEM:3185.5M, EPOCH TIME: 1755129788.015765
[08/13 17:03:08    382s] OPERPROF: Starting DPlace-Init at level 1, MEM:3176.0M, EPOCH TIME: 1755129788.015934
[08/13 17:03:08    382s] Processing tracks to init pin-track alignment.
[08/13 17:03:08    382s] z: 2, totalTracks: 1
[08/13 17:03:08    382s] z: 4, totalTracks: 1
[08/13 17:03:08    382s] z: 6, totalTracks: 1
[08/13 17:03:08    382s] z: 8, totalTracks: 1
[08/13 17:03:08    382s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:08    382s]   Leaving CCOpt scope - Initializing placement interface...
[08/13 17:03:08    382s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:03:08    382s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3176.0M, EPOCH TIME: 1755129788.030438
[08/13 17:03:08    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:08    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:08    382s] 
[08/13 17:03:08    382s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:08    382s] OPERPROF:     Starting CMU at level 3, MEM:3176.0M, EPOCH TIME: 1755129788.038490
[08/13 17:03:08    382s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3176.0M, EPOCH TIME: 1755129788.039542
[08/13 17:03:08    382s] 
[08/13 17:03:08    382s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:03:08    382s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3176.0M, EPOCH TIME: 1755129788.041440
[08/13 17:03:08    382s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3176.0M, EPOCH TIME: 1755129788.041473
[08/13 17:03:08    382s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3176.0M, EPOCH TIME: 1755129788.041838
[08/13 17:03:08    382s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3176.0MB).
[08/13 17:03:08    382s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.029, MEM:3176.0M, EPOCH TIME: 1755129788.044459
[08/13 17:03:08    382s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:08    382s]   Merging duplicate siblings in DAG...
[08/13 17:03:08    382s]     Clock DAG stats before merging:
[08/13 17:03:08    382s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[08/13 17:03:08    382s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:08    382s]       misc counts      : r=1, pp=0
[08/13 17:03:08    382s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/13 17:03:08    382s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/13 17:03:08    382s]     Clock DAG hash before merging: 1813895448348378681 9021814384635132269
[08/13 17:03:08    382s]     CTS services accumulated run-time stats before merging:
[08/13 17:03:08    382s]       delay calculator: calls=9309, total_wall_time=0.336s, mean_wall_time=0.036ms
[08/13 17:03:08    382s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[08/13 17:03:08    382s]       steiner router: calls=7490, total_wall_time=0.027s, mean_wall_time=0.004ms
[08/13 17:03:08    382s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:08    382s] UM:*                                                                   before merging
[08/13 17:03:08    382s]     Resynthesising clock tree into netlist...
[08/13 17:03:08    382s]       Reset timing graph...
[08/13 17:03:08    382s] Ignoring AAE DB Resetting ...
[08/13 17:03:08    382s]       Reset timing graph done.
[08/13 17:03:08    382s]     Resynthesising clock tree into netlist done.
[08/13 17:03:08    382s]     Merging duplicate clock dag driver clones in DAG...
[08/13 17:03:08    382s]     Merging duplicate clock dag driver clones in DAG done.
[08/13 17:03:08    382s]     
[08/13 17:03:08    382s]     Disconnecting clock tree from netlist...
[08/13 17:03:08    382s]     Disconnecting clock tree from netlist done.
[08/13 17:03:08    382s]   Merging duplicate siblings in DAG done.
[08/13 17:03:08    382s]   Applying movement limits...
[08/13 17:03:08    382s]   Applying movement limits done.
[08/13 17:03:08    382s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:08    382s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:08    382s] UM:*                                                                   Preparing To Balance
[08/13 17:03:08    382s]   CCOpt::Phase::Construction...
[08/13 17:03:08    382s]   Stage::Clustering...
[08/13 17:03:08    382s]   Clustering...
[08/13 17:03:08    382s]     Clock DAG hash before 'Clustering': 1813895448348378681 9021814384635132269
[08/13 17:03:08    382s]     CTS services accumulated run-time stats before 'Clustering':
[08/13 17:03:08    382s]       delay calculator: calls=9309, total_wall_time=0.336s, mean_wall_time=0.036ms
[08/13 17:03:08    382s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[08/13 17:03:08    382s]       steiner router: calls=7490, total_wall_time=0.027s, mean_wall_time=0.004ms
[08/13 17:03:08    382s]     Initialize for clustering...
[08/13 17:03:08    382s]     Clock DAG stats before clustering:
[08/13 17:03:08    382s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[08/13 17:03:08    382s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:08    382s]       misc counts      : r=1, pp=0
[08/13 17:03:08    382s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/13 17:03:08    382s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/13 17:03:08    382s]     Clock DAG hash before clustering: 1813895448348378681 9021814384635132269
[08/13 17:03:08    382s]     CTS services accumulated run-time stats before clustering:
[08/13 17:03:08    382s]       delay calculator: calls=9309, total_wall_time=0.336s, mean_wall_time=0.036ms
[08/13 17:03:08    382s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[08/13 17:03:08    382s]       steiner router: calls=7490, total_wall_time=0.027s, mean_wall_time=0.004ms
[08/13 17:03:08    382s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:08    382s] UM:*                                                                   before clustering
[08/13 17:03:08    382s]     Computing max distances from locked parents...
[08/13 17:03:08    382s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[08/13 17:03:08    382s]     Computing max distances from locked parents done.
[08/13 17:03:08    382s]     Computing optimal clock node locations...
[08/13 17:03:08    382s]     : ...20% ...40% ...60% ...80% ...100% [08/13 17:03:08    382s]     Optimal path computation stats:

[08/13 17:03:08    382s]       Successful          : 3
[08/13 17:03:08    382s]       Unsuccessful        : 0
[08/13 17:03:08    382s]       Immovable           : 140569984630785
[08/13 17:03:08    382s]       lockedParentLocation: 0
[08/13 17:03:08    382s]       Region hash         : e4d0d11cb7a6f7ec
[08/13 17:03:08    382s]     Unsuccessful details:
[08/13 17:03:08    382s]     
[08/13 17:03:08    382s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:08    382s] End AAE Lib Interpolated Model. (MEM=3175.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:03:08    382s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:08    382s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:08    382s] UM:*                                                                   Initialize for clustering
[08/13 17:03:08    382s]     Bottom-up phase...
[08/13 17:03:08    382s]     Clustering bottom-up starting from leaves...
[08/13 17:03:08    382s]       Clustering clock_tree clk...
[08/13 17:03:09    383s]           Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/13 17:03:09    383s]           Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:09    383s]       Clustering clock_tree clk done.
[08/13 17:03:09    383s]     Clustering bottom-up starting from leaves done.
[08/13 17:03:09    383s]     Rebuilding the clock tree after clustering...
[08/13 17:03:09    383s]     Rebuilding the clock tree after clustering done.
[08/13 17:03:09    383s]     Clock DAG stats after bottom-up phase:
[08/13 17:03:09    383s]       cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:09    383s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:09    383s]       misc counts      : r=1, pp=0
[08/13 17:03:09    383s]       cell areas       : b=664.734um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=664.734um^2
[08/13 17:03:09    383s]       hp wire lengths  : top=0.000um, trunk=1139.840um, leaf=4293.030um, total=5432.870um
[08/13 17:03:09    383s]     Clock DAG library cell distribution after bottom-up phase {count}:
[08/13 17:03:09    383s]        Bufs: BUF_X32: 51 
[08/13 17:03:09    383s]     Clock DAG hash after bottom-up phase: 17158812099234757117 12226103458999083723
[08/13 17:03:09    383s]     CTS services accumulated run-time stats after bottom-up phase:
[08/13 17:03:09    383s]       delay calculator: calls=9707, total_wall_time=0.472s, mean_wall_time=0.049ms
[08/13 17:03:09    383s]       legalizer: calls=712, total_wall_time=0.006s, mean_wall_time=0.009ms
[08/13 17:03:09    383s]       steiner router: calls=7866, total_wall_time=0.198s, mean_wall_time=0.025ms
[08/13 17:03:09    383s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:09    383s] UM:*                                                                   after bottom-up phase
[08/13 17:03:09    383s]     Bottom-up phase done. (took cpu=0:00:01.1 real=0:00:01.1)
[08/13 17:03:09    383s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:09    383s] UM:*                                                                   Bottom-up phase
[08/13 17:03:09    383s]     Legalizing clock trees...
[08/13 17:03:09    383s]     Resynthesising clock tree into netlist...
[08/13 17:03:09    383s]       Reset timing graph...
[08/13 17:03:09    383s] Ignoring AAE DB Resetting ...
[08/13 17:03:09    383s]       Reset timing graph done.
[08/13 17:03:09    383s]     Resynthesising clock tree into netlist done.
[08/13 17:03:09    383s]     Commiting net attributes....
[08/13 17:03:09    383s]     Commiting net attributes. done.
[08/13 17:03:09    383s]     Leaving CCOpt scope - ClockRefiner...
[08/13 17:03:09    383s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3176.0M, EPOCH TIME: 1755129789.325072
[08/13 17:03:09    383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:09    383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:09    383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:09    383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:09    383s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.081, MEM:3138.0M, EPOCH TIME: 1755129789.405793
[08/13 17:03:09    383s]     Assigned high priority to 4282 instances.
[08/13 17:03:09    383s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[08/13 17:03:09    383s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[08/13 17:03:09    383s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3138.0M, EPOCH TIME: 1755129789.408724
[08/13 17:03:09    383s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3138.0M, EPOCH TIME: 1755129789.408778
[08/13 17:03:09    383s] Processing tracks to init pin-track alignment.
[08/13 17:03:09    383s] z: 2, totalTracks: 1
[08/13 17:03:09    383s] z: 4, totalTracks: 1
[08/13 17:03:09    383s] z: 6, totalTracks: 1
[08/13 17:03:09    383s] z: 8, totalTracks: 1
[08/13 17:03:09    383s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:03:09    383s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3138.0M, EPOCH TIME: 1755129789.422961
[08/13 17:03:09    383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:09    383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:09    383s] 
[08/13 17:03:09    383s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:09    383s] OPERPROF:       Starting CMU at level 4, MEM:3138.0M, EPOCH TIME: 1755129789.430646
[08/13 17:03:09    383s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3138.0M, EPOCH TIME: 1755129789.431667
[08/13 17:03:09    383s] 
[08/13 17:03:09    383s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:03:09    383s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:3138.0M, EPOCH TIME: 1755129789.433532
[08/13 17:03:09    383s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3138.0M, EPOCH TIME: 1755129789.433565
[08/13 17:03:09    383s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3138.0M, EPOCH TIME: 1755129789.433927
[08/13 17:03:09    383s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3138.0MB).
[08/13 17:03:09    383s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.028, REAL:0.028, MEM:3138.0M, EPOCH TIME: 1755129789.436546
[08/13 17:03:09    383s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.028, REAL:0.028, MEM:3138.0M, EPOCH TIME: 1755129789.436562
[08/13 17:03:09    383s] TDRefine: refinePlace mode is spiral
[08/13 17:03:09    383s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.10
[08/13 17:03:09    383s] OPERPROF: Starting RefinePlace at level 1, MEM:3138.0M, EPOCH TIME: 1755129789.436601
[08/13 17:03:09    383s] *** Starting place_detail (0:06:24 mem=3138.0M) ***
[08/13 17:03:09    383s] Total net bbox length = 4.587e+05 (2.065e+05 2.522e+05) (ext = 1.281e+05)
[08/13 17:03:09    383s] 
[08/13 17:03:09    383s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:09    383s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:03:09    383s] (I)      Default pattern map key = top_default.
[08/13 17:03:09    383s] (I)      Default pattern map key = top_default.
[08/13 17:03:09    383s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3138.0M, EPOCH TIME: 1755129789.462421
[08/13 17:03:09    383s] Starting refinePlace ...
[08/13 17:03:09    383s] (I)      Default pattern map key = top_default.
[08/13 17:03:09    383s] One DDP V2 for no tweak run.
[08/13 17:03:09    383s] (I)      Default pattern map key = top_default.
[08/13 17:03:09    383s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3143.5M, EPOCH TIME: 1755129789.505801
[08/13 17:03:09    383s] DDP initSite1 nrRow 231 nrJob 231
[08/13 17:03:09    383s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3143.5M, EPOCH TIME: 1755129789.505850
[08/13 17:03:09    383s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3143.5M, EPOCH TIME: 1755129789.506049
[08/13 17:03:09    383s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3143.5M, EPOCH TIME: 1755129789.506066
[08/13 17:03:09    383s] DDP markSite nrRow 231 nrJob 231
[08/13 17:03:09    383s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3143.5M, EPOCH TIME: 1755129789.506634
[08/13 17:03:09    383s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3143.5M, EPOCH TIME: 1755129789.506648
[08/13 17:03:09    383s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3148.3M, EPOCH TIME: 1755129789.512563
[08/13 17:03:09    383s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3148.3M, EPOCH TIME: 1755129789.512597
[08/13 17:03:09    383s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.003, REAL:0.003, MEM:3148.3M, EPOCH TIME: 1755129789.515679
[08/13 17:03:09    383s] ** Cut row section cpu time 0:00:00.0.
[08/13 17:03:09    383s]  ** Cut row section real time 0:00:00.0.
[08/13 17:03:09    383s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.003, REAL:0.003, MEM:3148.3M, EPOCH TIME: 1755129789.515754
[08/13 17:03:09    384s]   Spread Effort: high, standalone mode, useDDP on.
[08/13 17:03:09    384s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=3148.3MB) @(0:06:24 - 0:06:24).
[08/13 17:03:09    384s] Move report: preRPlace moves 940 insts, mean move: 1.05 um, max move: 5.60 um 
[08/13 17:03:09    384s] 	Max move on inst (CTS_ccl_a_buf_00046): (125.02, 249.48) --> (125.02, 243.88)
[08/13 17:03:09    384s] 	Length: 49 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X32
[08/13 17:03:09    384s] wireLenOptFixPriorityInst 4231 inst fixed
[08/13 17:03:09    384s] 
[08/13 17:03:09    384s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 17:03:10    384s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 17:03:10    384s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 17:03:10    384s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 17:03:10    384s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 17:03:10    384s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 17:03:10    384s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=3132.3MB) @(0:06:24 - 0:06:24).
[08/13 17:03:10    384s] Move report: Detail placement moves 940 insts, mean move: 1.05 um, max move: 5.60 um 
[08/13 17:03:10    384s] 	Max move on inst (CTS_ccl_a_buf_00046): (125.02, 249.48) --> (125.02, 243.88)
[08/13 17:03:10    384s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3132.3MB
[08/13 17:03:10    384s] Statistics of distance of Instance movement in refine placement:
[08/13 17:03:10    384s]   maximum (X+Y) =         5.60 um
[08/13 17:03:10    384s]   inst (CTS_ccl_a_buf_00046) with max move: (125.02, 249.48) -> (125.02, 243.88)
[08/13 17:03:10    384s]   mean    (X+Y) =         1.05 um
[08/13 17:03:10    384s] Summary Report:
[08/13 17:03:10    384s] Instances move: 940 (out of 35178 movable)
[08/13 17:03:10    384s] Instances flipped: 0
[08/13 17:03:10    384s] Mean displacement: 1.05 um
[08/13 17:03:10    384s] Total instances moved : 940
[08/13 17:03:10    384s] Max displacement: 5.60 um (Instance: CTS_ccl_a_buf_00046) (125.02, 249.48) -> (125.02, 243.88)
[08/13 17:03:10    384s] 	Length: 49 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X32
[08/13 17:03:10    384s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.789, REAL:0.791, MEM:3132.3M, EPOCH TIME: 1755129790.253302
[08/13 17:03:10    384s] Total net bbox length = 4.592e+05 (2.068e+05 2.524e+05) (ext = 1.281e+05)
[08/13 17:03:10    384s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=3132.3MB) @(0:06:24 - 0:06:24).
[08/13 17:03:10    384s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3132.3MB
[08/13 17:03:10    384s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.10
[08/13 17:03:10    384s] *** Finished place_detail (0:06:24 mem=3132.3M) ***
[08/13 17:03:10    384s] OPERPROF: Finished RefinePlace at level 1, CPU:0.824, REAL:0.825, MEM:3132.3M, EPOCH TIME: 1755129790.262019
[08/13 17:03:10    384s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3132.3M, EPOCH TIME: 1755129790.262044
[08/13 17:03:10    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35178).
[08/13 17:03:10    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:10    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:10    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:10    384s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.084, REAL:0.084, MEM:3122.3M, EPOCH TIME: 1755129790.346216
[08/13 17:03:10    384s]     ClockRefiner summary
[08/13 17:03:10    384s]     Non-sink clock instances: Moved 10, flipped 0 and cell swapped 0 (out of a total of 51).
[08/13 17:03:10    384s]     All clock instances: Moved 155, flipped 63 and cell swapped 0 (out of a total of 4282).
[08/13 17:03:10    384s]     The largest move was 5.6 um for CTS_ccl_a_buf_00046.
[08/13 17:03:10    384s]     The largest move was 5.6 um for CTS_ccl_a_buf_00046.
[08/13 17:03:10    384s]     Clock sinks: Moved 145, flipped 63 and cell swapped 0 (out of a total of 4231).
[08/13 17:03:10    384s]     The largest move was 3.56 um for acc_reg_out_reg[12]5.
[08/13 17:03:10    384s]     Revert refine place priority changes on 0 instances.
[08/13 17:03:10    384s] OPERPROF: Starting DPlace-Init at level 1, MEM:3122.3M, EPOCH TIME: 1755129790.350831
[08/13 17:03:10    384s] Processing tracks to init pin-track alignment.
[08/13 17:03:10    384s] z: 2, totalTracks: 1
[08/13 17:03:10    384s] z: 4, totalTracks: 1
[08/13 17:03:10    384s] z: 6, totalTracks: 1
[08/13 17:03:10    384s] z: 8, totalTracks: 1
[08/13 17:03:10    384s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:03:10    384s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3122.3M, EPOCH TIME: 1755129790.364875
[08/13 17:03:10    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:10    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:10    384s] 
[08/13 17:03:10    384s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:10    384s] OPERPROF:     Starting CMU at level 3, MEM:3122.3M, EPOCH TIME: 1755129790.372752
[08/13 17:03:10    384s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3122.3M, EPOCH TIME: 1755129790.373778
[08/13 17:03:10    384s] 
[08/13 17:03:10    384s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:03:10    384s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3122.3M, EPOCH TIME: 1755129790.375638
[08/13 17:03:10    384s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3122.3M, EPOCH TIME: 1755129790.375670
[08/13 17:03:10    384s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3138.3M, EPOCH TIME: 1755129790.376137
[08/13 17:03:10    384s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3138.3MB).
[08/13 17:03:10    384s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3138.3M, EPOCH TIME: 1755129790.378788
[08/13 17:03:10    384s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.1 real=0:00:01.1)
[08/13 17:03:10    384s]     Disconnecting clock tree from netlist...
[08/13 17:03:10    384s]     Disconnecting clock tree from netlist done.
[08/13 17:03:10    384s]     Leaving CCOpt scope - Cleaning up placement interface...
[08/13 17:03:10    384s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3138.3M, EPOCH TIME: 1755129790.384188
[08/13 17:03:10    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:10    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:10    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:10    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:10    384s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.072, REAL:0.072, MEM:3138.3M, EPOCH TIME: 1755129790.456561
[08/13 17:03:10    384s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:10    384s]     Leaving CCOpt scope - Initializing placement interface...
[08/13 17:03:10    384s] OPERPROF: Starting DPlace-Init at level 1, MEM:3138.3M, EPOCH TIME: 1755129790.457503
[08/13 17:03:10    384s] Processing tracks to init pin-track alignment.
[08/13 17:03:10    384s] z: 2, totalTracks: 1
[08/13 17:03:10    384s] z: 4, totalTracks: 1
[08/13 17:03:10    384s] z: 6, totalTracks: 1
[08/13 17:03:10    384s] z: 8, totalTracks: 1
[08/13 17:03:10    384s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:03:10    384s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3138.3M, EPOCH TIME: 1755129790.471250
[08/13 17:03:10    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:10    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:10    384s] 
[08/13 17:03:10    384s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:10    384s] OPERPROF:     Starting CMU at level 3, MEM:3138.3M, EPOCH TIME: 1755129790.482587
[08/13 17:03:10    384s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3138.3M, EPOCH TIME: 1755129790.483636
[08/13 17:03:10    384s] 
[08/13 17:03:10    384s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:03:10    384s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:3138.3M, EPOCH TIME: 1755129790.485850
[08/13 17:03:10    384s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3138.3M, EPOCH TIME: 1755129790.485886
[08/13 17:03:10    384s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3138.3M, EPOCH TIME: 1755129790.486279
[08/13 17:03:10    384s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3138.3MB).
[08/13 17:03:10    384s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.031, MEM:3138.3M, EPOCH TIME: 1755129790.488708
[08/13 17:03:10    384s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:10    384s]     Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/13 17:03:10    384s] End AAE Lib Interpolated Model. (MEM=3138.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:03:10    384s]     Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:10    384s]     
[08/13 17:03:10    384s]     Clock tree legalization - Histogram:
[08/13 17:03:10    384s]     ====================================
[08/13 17:03:10    384s]     
[08/13 17:03:10    384s]     ------------------------------------
[08/13 17:03:10    384s]     Movement (um)        Number of cells
[08/13 17:03:10    384s]     ------------------------------------
[08/13 17:03:10    384s]     [2.8,3.73333)               8
[08/13 17:03:10    384s]     [3.73333,4.66667)           0
[08/13 17:03:10    384s]     [4.66667,5.6)               2
[08/13 17:03:10    384s]     ------------------------------------
[08/13 17:03:10    384s]     
[08/13 17:03:10    384s]     
[08/13 17:03:10    384s]     Clock tree legalization - Top 10 Movements:
[08/13 17:03:10    384s]     ===========================================
[08/13 17:03:10    384s]     
[08/13 17:03:10    384s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[08/13 17:03:10    384s]     Movement (um)    Desired              Achieved             Node
[08/13 17:03:10    384s]                      location             location             
[08/13 17:03:10    384s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[08/13 17:03:10    384s]         5.6          (125.020,249.480)    (125.020,243.880)    CTS_ccl_a_buf_00046 (a lib_cell BUF_X32) at (125.020,243.880), in power domain auto-default
[08/13 17:03:10    384s]         4.75         (224.580,252.280)    (229.330,252.280)    CTS_ccl_a_buf_00033 (a lib_cell BUF_X32) at (229.330,252.280), in power domain auto-default
[08/13 17:03:10    384s]         2.8          (153.140,73.080)     (153.140,75.880)     CTS_ccl_a_buf_00028 (a lib_cell BUF_X32) at (153.140,75.880), in power domain auto-default
[08/13 17:03:10    384s]         2.8          (125.020,249.480)    (125.020,246.680)    CTS_ccl_a_buf_00035 (a lib_cell BUF_X32) at (125.020,246.680), in power domain auto-default
[08/13 17:03:10    384s]         2.8          (108.300,70.280)     (108.300,67.480)     CTS_ccl_a_buf_00049 (a lib_cell BUF_X32) at (108.300,67.480), in power domain auto-default
[08/13 17:03:10    384s]         2.8          (229.710,101.080)    (229.710,98.280)     CTS_ccl_a_buf_00048 (a lib_cell BUF_X32) at (229.710,98.280), in power domain auto-default
[08/13 17:03:10    384s]         2.8          (125.020,190.680)    (125.020,187.880)    CTS_ccl_a_buf_00047 (a lib_cell BUF_X32) at (125.020,187.880), in power domain auto-default
[08/13 17:03:10    384s]         2.8          (216.790,252.280)    (216.790,249.480)    CTS_ccl_a_buf_00045 (a lib_cell BUF_X32) at (216.790,249.480), in power domain auto-default
[08/13 17:03:10    384s]         2.8          (108.300,70.280)     (108.300,73.080)     CTS_ccl_a_buf_00051 (a lib_cell BUF_X32) at (108.300,73.080), in power domain auto-default
[08/13 17:03:10    384s]         2.8          (125.020,190.680)    (125.020,193.480)    CTS_ccl_a_buf_00050 (a lib_cell BUF_X32) at (125.020,193.480), in power domain auto-default
[08/13 17:03:10    384s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[08/13 17:03:10    384s]     
[08/13 17:03:10    384s]     Legalizing clock trees done. (took cpu=0:00:01.3 real=0:00:01.3)
[08/13 17:03:10    384s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:10    384s] UM:*                                                                   Legalizing clock trees
[08/13 17:03:10    384s]     Clock DAG stats after 'Clustering':
[08/13 17:03:10    384s]       cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:10    384s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:10    384s]       misc counts      : r=1, pp=0
[08/13 17:03:10    384s]       cell areas       : b=664.734um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=664.734um^2
[08/13 17:03:10    384s]       cell capacitance : b=1230.441fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1230.441fF
[08/13 17:03:10    384s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:10    384s]       wire capacitance : top=0.000fF, trunk=177.614fF, leaf=1510.340fF, total=1687.954fF
[08/13 17:03:10    384s]       wire lengths     : top=0.000um, trunk=1617.679um, leaf=13900.835um, total=15518.514um
[08/13 17:03:10    384s]       hp wire lengths  : top=0.000um, trunk=1153.270um, leaf=4298.055um, total=5451.325um
[08/13 17:03:10    384s]     Clock DAG net violations after 'Clustering': none
[08/13 17:03:10    384s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[08/13 17:03:10    384s]       Trunk : target=0.071ns count=9 avg=0.027ns sd=0.011ns min=0.006ns max=0.042ns {9 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:10    384s]       Leaf  : target=0.071ns count=43 avg=0.018ns sd=0.003ns min=0.013ns max=0.026ns {43 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:10    384s]     Clock DAG library cell distribution after 'Clustering' {count}:
[08/13 17:03:10    384s]        Bufs: BUF_X32: 51 
[08/13 17:03:10    384s]     Clock DAG hash after 'Clustering': 11439833772586465934 1602432757649385672
[08/13 17:03:10    384s]     CTS services accumulated run-time stats after 'Clustering':
[08/13 17:03:10    384s]       delay calculator: calls=9759, total_wall_time=0.494s, mean_wall_time=0.051ms
[08/13 17:03:10    384s]       legalizer: calls=865, total_wall_time=0.007s, mean_wall_time=0.008ms
[08/13 17:03:10    384s]       steiner router: calls=7918, total_wall_time=0.230s, mean_wall_time=0.029ms
[08/13 17:03:10    384s]     Primary reporting skew groups after 'Clustering':
[08/13 17:03:10    384s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.077, max=0.150, avg=0.111, sd=0.017], skew [0.073 vs 0.040*], 72.7% {0.092, 0.132} (wid=0.064 ws=0.057) (gid=0.086 gs=0.019)
[08/13 17:03:10    384s]           min path sink: weight_reg_reg[0]124/CK
[08/13 17:03:10    384s]           max path sink: acc_reg_out_reg[15]11/CK
[08/13 17:03:10    384s]     Skew group summary after 'Clustering':
[08/13 17:03:10    384s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.077, max=0.150, avg=0.111, sd=0.017], skew [0.073 vs 0.040*], 72.7% {0.092, 0.132} (wid=0.064 ws=0.057) (gid=0.086 gs=0.019)
[08/13 17:03:10    384s]     Legalizer API calls during this step: 865 succeeded with high effort: 865 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:10    384s]   Clustering done. (took cpu=0:00:02.6 real=0:00:02.6)
[08/13 17:03:10    384s]   
[08/13 17:03:10    384s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:10    384s] UM:*                                                                   Clustering
[08/13 17:03:10    384s]   Post-Clustering Statistics Report
[08/13 17:03:10    384s]   =================================
[08/13 17:03:10    384s]   
[08/13 17:03:10    384s]   Fanout Statistics:
[08/13 17:03:10    384s]   
[08/13 17:03:10    384s]   ------------------------------------------------------------------------------------------------
[08/13 17:03:10    384s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[08/13 17:03:10    384s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[08/13 17:03:10    384s]   ------------------------------------------------------------------------------------------------
[08/13 17:03:10    384s]   Trunk        10       5.200       1         8        2.658      {2 <= 2, 2 <= 4, 1 <= 6, 5 <= 8}
[08/13 17:03:10    384s]   Leaf         43      98.395      95       100        1.678      {9 <= 96, 6 <= 98, 28 <= 100}
[08/13 17:03:10    384s]   ------------------------------------------------------------------------------------------------
[08/13 17:03:10    384s]   
[08/13 17:03:10    384s]   Clustering Failure Statistics:
[08/13 17:03:10    384s]   
[08/13 17:03:10    384s]   ----------------------------------------------------------
[08/13 17:03:10    384s]   Net Type    Clusters    Clusters    Net Skew    Transition
[08/13 17:03:10    384s]               Tried       Failed      Failures    Failures
[08/13 17:03:10    384s]   ----------------------------------------------------------
[08/13 17:03:10    384s]   Trunk          30          15          15           8
[08/13 17:03:10    384s]   Leaf           43           0           0           0
[08/13 17:03:10    384s]   ----------------------------------------------------------
[08/13 17:03:10    384s]   
[08/13 17:03:10    384s]   Clustering Partition Statistics:
[08/13 17:03:10    384s]   
[08/13 17:03:10    384s]   --------------------------------------------------------------------------------------
[08/13 17:03:10    384s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[08/13 17:03:10    384s]               Fraction    Fraction    Count        Size        Size    Size    Size
[08/13 17:03:10    384s]   --------------------------------------------------------------------------------------
[08/13 17:03:10    384s]   Trunk        0.000       1.000          2          24.500       6      43     26.163
[08/13 17:03:10    384s]   Leaf         0.000       1.000          1        4231.000    4231    4231      0.000
[08/13 17:03:10    384s]   --------------------------------------------------------------------------------------
[08/13 17:03:10    384s]   
[08/13 17:03:10    384s]   Longest 5 runtime clustering solutions:
[08/13 17:03:10    384s]   
[08/13 17:03:10    384s]   ----------------------------------------------------------------------------
[08/13 17:03:10    384s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[08/13 17:03:10    384s]   ----------------------------------------------------------------------------
[08/13 17:03:10    384s]     1.061       4231        0                  0          clk           clk
[08/13 17:03:10    384s]   ----------------------------------------------------------------------------
[08/13 17:03:10    384s]   
[08/13 17:03:10    384s]   Bottom-up runtime statistics:
[08/13 17:03:10    384s]   
[08/13 17:03:10    384s]   --------------------------------------------
[08/13 17:03:10    384s]   Mean     Min      Max      Std. Dev    Count
[08/13 17:03:10    384s]   --------------------------------------------
[08/13 17:03:10    384s]   1.061    1.061    1.061     0.000         1
[08/13 17:03:10    384s]   --------------------------------------------
[08/13 17:03:10    384s]   
[08/13 17:03:10    384s]   
[08/13 17:03:10    384s]   Looking for fanout violations...
[08/13 17:03:10    384s]   Looking for fanout violations done.
[08/13 17:03:10    384s]   CongRepair After Initial Clustering...
[08/13 17:03:10    384s]   Reset timing graph...
[08/13 17:03:10    384s] Ignoring AAE DB Resetting ...
[08/13 17:03:10    384s]   Reset timing graph done.
[08/13 17:03:10    384s]   Leaving CCOpt scope - Early Global Route...
[08/13 17:03:10    384s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3176.4M, EPOCH TIME: 1755129790.772384
[08/13 17:03:10    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4231).
[08/13 17:03:10    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:10    385s] All LLGs are deleted
[08/13 17:03:10    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:10    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:10    385s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3176.4M, EPOCH TIME: 1755129790.851394
[08/13 17:03:10    385s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3176.4M, EPOCH TIME: 1755129790.851476
[08/13 17:03:10    385s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.079, REAL:0.080, MEM:3138.4M, EPOCH TIME: 1755129790.852193
[08/13 17:03:10    385s]   Clock implementation routing...
[08/13 17:03:10    385s] Net route status summary:
[08/13 17:03:10    385s]   Clock:        52 (unrouted=52, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/13 17:03:10    385s]   Non-clock: 43208 (unrouted=224, trialRouted=42984, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/13 17:03:10    385s]     Routing using eGR only...
[08/13 17:03:10    385s]       Early Global Route - eGR only step...
[08/13 17:03:10    385s] (ccopt eGR): There are 52 nets to be routed. 0 nets have skip routing designation.
[08/13 17:03:10    385s] (ccopt eGR): There are 52 nets for routing of which 52 have one or more fixed wires.
[08/13 17:03:10    385s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/13 17:03:10    385s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/13 17:03:10    385s] (ccopt eGR): Start to route 52 all nets
[08/13 17:03:10    385s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3138.44 MB )
[08/13 17:03:10    385s] (I)      ==================== Layers =====================
[08/13 17:03:10    385s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:10    385s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:03:10    385s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:10    385s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:03:10    385s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:03:10    385s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:03:10    385s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:03:10    385s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:03:10    385s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:03:10    385s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:03:10    385s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:03:10    385s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:03:10    385s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:03:10    385s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:03:10    385s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:03:10    385s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:03:10    385s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:03:10    385s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:03:10    385s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:03:10    385s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:03:10    385s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:03:10    385s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:03:10    385s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:10    385s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:03:10    385s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:03:10    385s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:03:10    385s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:10    385s] (I)      Started Import and model ( Curr Mem: 3138.44 MB )
[08/13 17:03:10    385s] (I)      Default pattern map key = top_default.
[08/13 17:03:11    385s] (I)      == Non-default Options ==
[08/13 17:03:11    385s] (I)      Clean congestion better                            : true
[08/13 17:03:11    385s] (I)      Estimate vias on DPT layer                         : true
[08/13 17:03:11    385s] (I)      Clean congestion layer assignment rounds           : 3
[08/13 17:03:11    385s] (I)      Layer constraints as soft constraints              : true
[08/13 17:03:11    385s] (I)      Soft top layer                                     : true
[08/13 17:03:11    385s] (I)      Skip prospective layer relax nets                  : true
[08/13 17:03:11    385s] (I)      Better NDR handling                                : true
[08/13 17:03:11    385s] (I)      Improved NDR modeling in LA                        : true
[08/13 17:03:11    385s] (I)      Routing cost fix for NDR handling                  : true
[08/13 17:03:11    385s] (I)      Block tracks for preroutes                         : true
[08/13 17:03:11    385s] (I)      Assign IRoute by net group key                     : true
[08/13 17:03:11    385s] (I)      Block unroutable channels                          : true
[08/13 17:03:11    385s] (I)      Block unroutable channels 3D                       : true
[08/13 17:03:11    385s] (I)      Bound layer relaxed segment wl                     : true
[08/13 17:03:11    385s] (I)      Blocked pin reach length threshold                 : 2
[08/13 17:03:11    385s] (I)      Check blockage within NDR space in TA              : true
[08/13 17:03:11    385s] (I)      Skip must join for term with via pillar            : true
[08/13 17:03:11    385s] (I)      Model find APA for IO pin                          : true
[08/13 17:03:11    385s] (I)      On pin location for off pin term                   : true
[08/13 17:03:11    385s] (I)      Handle EOL spacing                                 : true
[08/13 17:03:11    385s] (I)      Merge PG vias by gap                               : true
[08/13 17:03:11    385s] (I)      Maximum routing layer                              : 10
[08/13 17:03:11    385s] (I)      Route selected nets only                           : true
[08/13 17:03:11    385s] (I)      Refine MST                                         : true
[08/13 17:03:11    385s] (I)      Honor PRL                                          : true
[08/13 17:03:11    385s] (I)      Strong congestion aware                            : true
[08/13 17:03:11    385s] (I)      Improved initial location for IRoutes              : true
[08/13 17:03:11    385s] (I)      Multi panel TA                                     : true
[08/13 17:03:11    385s] (I)      Penalize wire overlap                              : true
[08/13 17:03:11    385s] (I)      Expand small instance blockage                     : true
[08/13 17:03:11    385s] (I)      Reduce via in TA                                   : true
[08/13 17:03:11    385s] (I)      SS-aware routing                                   : true
[08/13 17:03:11    385s] (I)      Improve tree edge sharing                          : true
[08/13 17:03:11    385s] (I)      Improve 2D via estimation                          : true
[08/13 17:03:11    385s] (I)      Refine Steiner tree                                : true
[08/13 17:03:11    385s] (I)      Build spine tree                                   : true
[08/13 17:03:11    385s] (I)      Model pass through capacity                        : true
[08/13 17:03:11    385s] (I)      Extend blockages by a half GCell                   : true
[08/13 17:03:11    385s] (I)      Consider pin shapes                                : true
[08/13 17:03:11    385s] (I)      Consider pin shapes for all nodes                  : true
[08/13 17:03:11    385s] (I)      Consider NR APA                                    : true
[08/13 17:03:11    385s] (I)      Consider IO pin shape                              : true
[08/13 17:03:11    385s] (I)      Fix pin connection bug                             : true
[08/13 17:03:11    385s] (I)      Consider layer RC for local wires                  : true
[08/13 17:03:11    385s] (I)      Route to clock mesh pin                            : true
[08/13 17:03:11    385s] (I)      LA-aware pin escape length                         : 2
[08/13 17:03:11    385s] (I)      Connect multiple ports                             : true
[08/13 17:03:11    385s] (I)      Split for must join                                : true
[08/13 17:03:11    385s] (I)      Number of threads                                  : 1
[08/13 17:03:11    385s] (I)      Routing effort level                               : 10000
[08/13 17:03:11    385s] (I)      Prefer layer length threshold                      : 8
[08/13 17:03:11    385s] (I)      Overflow penalty cost                              : 10
[08/13 17:03:11    385s] (I)      A-star cost                                        : 0.300000
[08/13 17:03:11    385s] (I)      Misalignment cost                                  : 10.000000
[08/13 17:03:11    385s] (I)      Threshold for short IRoute                         : 6
[08/13 17:03:11    385s] (I)      Via cost during post routing                       : 1.000000
[08/13 17:03:11    385s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/13 17:03:11    385s] (I)      Source-to-sink ratio                               : 0.300000
[08/13 17:03:11    385s] (I)      Scenic ratio bound                                 : 3.000000
[08/13 17:03:11    385s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/13 17:03:11    385s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/13 17:03:11    385s] (I)      PG-aware similar topology routing                  : true
[08/13 17:03:11    385s] (I)      Maze routing via cost fix                          : true
[08/13 17:03:11    385s] (I)      Apply PRL on PG terms                              : true
[08/13 17:03:11    385s] (I)      Apply PRL on obs objects                           : true
[08/13 17:03:11    385s] (I)      Handle range-type spacing rules                    : true
[08/13 17:03:11    385s] (I)      PG gap threshold multiplier                        : 10.000000
[08/13 17:03:11    385s] (I)      Parallel spacing query fix                         : true
[08/13 17:03:11    385s] (I)      Force source to root IR                            : true
[08/13 17:03:11    385s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/13 17:03:11    385s] (I)      Do not relax to DPT layer                          : true
[08/13 17:03:11    385s] (I)      No DPT in post routing                             : true
[08/13 17:03:11    385s] (I)      Modeling PG via merging fix                        : true
[08/13 17:03:11    385s] (I)      Shield aware TA                                    : true
[08/13 17:03:11    385s] (I)      Strong shield aware TA                             : true
[08/13 17:03:11    385s] (I)      Overflow calculation fix in LA                     : true
[08/13 17:03:11    385s] (I)      Post routing fix                                   : true
[08/13 17:03:11    385s] (I)      Strong post routing                                : true
[08/13 17:03:11    385s] (I)      NDR via pillar fix                                 : true
[08/13 17:03:11    385s] (I)      Violation on path threshold                        : 1
[08/13 17:03:11    385s] (I)      Pass through capacity modeling                     : true
[08/13 17:03:11    385s] (I)      Select the non-relaxed segments in post routing stage : true
[08/13 17:03:11    385s] (I)      Select term pin box for io pin                     : true
[08/13 17:03:11    385s] (I)      Penalize NDR sharing                               : true
[08/13 17:03:11    385s] (I)      Enable special modeling                            : false
[08/13 17:03:11    385s] (I)      Keep fixed segments                                : true
[08/13 17:03:11    385s] (I)      Reorder net groups by key                          : true
[08/13 17:03:11    385s] (I)      Increase net scenic ratio                          : true
[08/13 17:03:11    385s] (I)      Method to set GCell size                           : row
[08/13 17:03:11    385s] (I)      Connect multiple ports and must join fix           : true
[08/13 17:03:11    385s] (I)      Avoid high resistance layers                       : true
[08/13 17:03:11    385s] (I)      Model find APA for IO pin fix                      : true
[08/13 17:03:11    385s] (I)      Avoid connecting non-metal layers                  : true
[08/13 17:03:11    385s] (I)      Use track pitch for NDR                            : true
[08/13 17:03:11    385s] (I)      Enable layer relax to lower layer                  : true
[08/13 17:03:11    385s] (I)      Enable layer relax to upper layer                  : true
[08/13 17:03:11    385s] (I)      Top layer relaxation fix                           : true
[08/13 17:03:11    385s] (I)      Handle non-default track width                     : false
[08/13 17:03:11    385s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 17:03:11    385s] (I)      Use row-based GCell size
[08/13 17:03:11    385s] (I)      Use row-based GCell align
[08/13 17:03:11    385s] (I)      layer 0 area = 0
[08/13 17:03:11    385s] (I)      layer 1 area = 0
[08/13 17:03:11    385s] (I)      layer 2 area = 0
[08/13 17:03:11    385s] (I)      layer 3 area = 0
[08/13 17:03:11    385s] (I)      layer 4 area = 0
[08/13 17:03:11    385s] (I)      layer 5 area = 0
[08/13 17:03:11    385s] (I)      layer 6 area = 0
[08/13 17:03:11    385s] (I)      layer 7 area = 0
[08/13 17:03:11    385s] (I)      layer 8 area = 0
[08/13 17:03:11    385s] (I)      layer 9 area = 0
[08/13 17:03:11    385s] (I)      GCell unit size   : 2800
[08/13 17:03:11    385s] (I)      GCell multiplier  : 1
[08/13 17:03:11    385s] (I)      GCell row height  : 2800
[08/13 17:03:11    385s] (I)      Actual row height : 2800
[08/13 17:03:11    385s] (I)      GCell align ref   : 20140 20160
[08/13 17:03:11    385s] [NR-eGR] Track table information for default rule: 
[08/13 17:03:11    385s] [NR-eGR] metal1 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal2 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal3 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal4 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal5 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal6 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal7 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal8 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal9 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal10 has single uniform track structure
[08/13 17:03:11    385s] (I)      ============== Default via ===============
[08/13 17:03:11    385s] (I)      +---+------------------+-----------------+
[08/13 17:03:11    385s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 17:03:11    385s] (I)      +---+------------------+-----------------+
[08/13 17:03:11    385s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 17:03:11    385s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 17:03:11    385s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 17:03:11    385s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 17:03:11    385s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 17:03:11    385s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 17:03:11    385s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 17:03:11    385s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 17:03:11    385s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 17:03:11    385s] (I)      +---+------------------+-----------------+
[08/13 17:03:11    385s] [NR-eGR] Read 52608 PG shapes
[08/13 17:03:11    385s] [NR-eGR] Read 0 clock shapes
[08/13 17:03:11    385s] [NR-eGR] Read 0 other shapes
[08/13 17:03:11    385s] [NR-eGR] #Routing Blockages  : 0
[08/13 17:03:11    385s] [NR-eGR] #Instance Blockages : 0
[08/13 17:03:11    385s] [NR-eGR] #PG Blockages       : 52608
[08/13 17:03:11    385s] [NR-eGR] #Halo Blockages     : 0
[08/13 17:03:11    385s] [NR-eGR] #Boundary Blockages : 0
[08/13 17:03:11    385s] [NR-eGR] #Clock Blockages    : 0
[08/13 17:03:11    385s] [NR-eGR] #Other Blockages    : 0
[08/13 17:03:11    385s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 17:03:11    385s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 17:03:11    385s] [NR-eGR] Read 43036 nets ( ignored 42984 )
[08/13 17:03:11    385s] [NR-eGR] Connected 0 must-join pins/ports
[08/13 17:03:11    385s] (I)      early_global_route_priority property id does not exist.
[08/13 17:03:11    385s] (I)      Read Num Blocks=52608  Num Prerouted Wires=0  Num CS=0
[08/13 17:03:11    385s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:11    385s] (I)      Layer 2 (H) : #blockages 8352 : #preroutes 0
[08/13 17:03:11    385s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:11    385s] (I)      Layer 4 (H) : #blockages 8352 : #preroutes 0
[08/13 17:03:11    385s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:11    385s] (I)      Layer 6 (H) : #blockages 8352 : #preroutes 0
[08/13 17:03:11    385s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:11    385s] (I)      Layer 8 (H) : #blockages 10104 : #preroutes 0
[08/13 17:03:11    385s] (I)      Layer 9 (V) : #blockages 6312 : #preroutes 0
[08/13 17:03:11    385s] (I)      Moved 0 terms for better access 
[08/13 17:03:11    385s] (I)      Number of ignored nets                =      0
[08/13 17:03:11    385s] (I)      Number of connected nets              =      0
[08/13 17:03:11    385s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 17:03:11    385s] (I)      Number of clock nets                  =     52.  Ignored: No
[08/13 17:03:11    385s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 17:03:11    385s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 17:03:11    385s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 17:03:11    385s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 17:03:11    385s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 17:03:11    385s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 17:03:11    385s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 17:03:11    385s] (I)      Ndr track 0 does not exist
[08/13 17:03:11    385s] [NR-eGR] There are 52 clock nets ( 52 with NDR ).
[08/13 17:03:11    385s] (I)      ---------------------Grid Graph Info--------------------
[08/13 17:03:11    385s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 17:03:11    385s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 17:03:11    385s] (I)      Site width          :   380  (dbu)
[08/13 17:03:11    385s] (I)      Row height          :  2800  (dbu)
[08/13 17:03:11    385s] (I)      GCell row height    :  2800  (dbu)
[08/13 17:03:11    385s] (I)      GCell width         :  2800  (dbu)
[08/13 17:03:11    385s] (I)      GCell height        :  2800  (dbu)
[08/13 17:03:11    385s] (I)      Grid                :   248   246    10
[08/13 17:03:11    385s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 17:03:11    385s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 17:03:11    385s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 17:03:11    385s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 17:03:11    385s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 17:03:11    385s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 17:03:11    385s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 17:03:11    385s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 17:03:11    385s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 17:03:11    385s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 17:03:11    385s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 17:03:11    385s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 17:03:11    385s] (I)      --------------------------------------------------------
[08/13 17:03:11    385s] 
[08/13 17:03:11    385s] [NR-eGR] ============ Routing rule table ============
[08/13 17:03:11    385s] [NR-eGR] Rule id: 0  Nets: 52
[08/13 17:03:11    385s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/13 17:03:11    385s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[08/13 17:03:11    385s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[08/13 17:03:11    385s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[08/13 17:03:11    385s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[08/13 17:03:11    385s] [NR-eGR] ========================================
[08/13 17:03:11    385s] [NR-eGR] 
[08/13 17:03:11    385s] (I)      =============== Blocked Tracks ===============
[08/13 17:03:11    385s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:11    385s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 17:03:11    385s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:11    385s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 17:03:11    385s] (I)      |     2 |  449196 |    29464 |         6.56% |
[08/13 17:03:11    385s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 17:03:11    385s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 17:03:11    385s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 17:03:11    385s] (I)      |     6 |  304548 |    22040 |         7.24% |
[08/13 17:03:11    385s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 17:03:11    385s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 17:03:11    385s] (I)      |     9 |   53072 |     9410 |        17.73% |
[08/13 17:03:11    385s] (I)      |    10 |   50676 |     7158 |        14.13% |
[08/13 17:03:11    385s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:11    385s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 3168.81 MB )
[08/13 17:03:11    385s] (I)      Reset routing kernel
[08/13 17:03:11    385s] (I)      Started Global Routing ( Curr Mem: 3168.81 MB )
[08/13 17:03:11    385s] (I)      totalPins=4333  totalGlobalPin=4273 (98.62%)
[08/13 17:03:11    385s] (I)      total 2D Cap : 893883 = (602327 H, 291556 V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1a Route ============
[08/13 17:03:11    385s] [NR-eGR] Layer group 1: route 52 net(s) in layer range [3, 4]
[08/13 17:03:11    385s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 37
[08/13 17:03:11    385s] (I)      Usage: 10756 = (5181 H, 5575 V) = (0.86% H, 1.91% V) = (7.253e+03um H, 7.805e+03um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1b Route ============
[08/13 17:03:11    385s] (I)      Usage: 10756 = (5181 H, 5575 V) = (0.86% H, 1.91% V) = (7.253e+03um H, 7.805e+03um V)
[08/13 17:03:11    385s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.505840e+04um
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1c Route ============
[08/13 17:03:11    385s] (I)      Level2 Grid: 50 x 50
[08/13 17:03:11    385s] (I)      Usage: 10756 = (5181 H, 5575 V) = (0.86% H, 1.91% V) = (7.253e+03um H, 7.805e+03um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1d Route ============
[08/13 17:03:11    385s] (I)      Usage: 10760 = (5183 H, 5577 V) = (0.86% H, 1.91% V) = (7.256e+03um H, 7.808e+03um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1e Route ============
[08/13 17:03:11    385s] (I)      Usage: 10760 = (5183 H, 5577 V) = (0.86% H, 1.91% V) = (7.256e+03um H, 7.808e+03um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1f Route ============
[08/13 17:03:11    385s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.506400e+04um
[08/13 17:03:11    385s] (I)      Usage: 10762 = (5187 H, 5575 V) = (0.86% H, 1.91% V) = (7.262e+03um H, 7.805e+03um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1g Route ============
[08/13 17:03:11    385s] (I)      Usage: 10448 = (5103 H, 5345 V) = (0.85% H, 1.83% V) = (7.144e+03um H, 7.483e+03um V)
[08/13 17:03:11    385s] (I)      #Nets         : 52
[08/13 17:03:11    385s] (I)      #Relaxed nets : 28
[08/13 17:03:11    385s] (I)      Wire length   : 4436
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1h Route ============
[08/13 17:03:11    385s] [NR-eGR] Create a new net group with 28 nets and layer range [3, 6]
[08/13 17:03:11    385s] (I)      Usage: 10242 = (5010 H, 5232 V) = (0.83% H, 1.79% V) = (7.014e+03um H, 7.325e+03um V)
[08/13 17:03:11    385s] (I)      total 2D Cap : 1482991 = (899879 H, 583112 V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1a Route ============
[08/13 17:03:11    385s] [NR-eGR] Layer group 2: route 28 net(s) in layer range [3, 6]
[08/13 17:03:11    385s] (I)      Usage: 16554 = (8051 H, 8503 V) = (0.89% H, 1.46% V) = (1.127e+04um H, 1.190e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1b Route ============
[08/13 17:03:11    385s] (I)      Usage: 16554 = (8051 H, 8503 V) = (0.89% H, 1.46% V) = (1.127e+04um H, 1.190e+04um V)
[08/13 17:03:11    385s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.317560e+04um
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1c Route ============
[08/13 17:03:11    385s] (I)      Usage: 16554 = (8051 H, 8503 V) = (0.89% H, 1.46% V) = (1.127e+04um H, 1.190e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1d Route ============
[08/13 17:03:11    385s] (I)      Usage: 16554 = (8051 H, 8503 V) = (0.89% H, 1.46% V) = (1.127e+04um H, 1.190e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1e Route ============
[08/13 17:03:11    385s] (I)      Usage: 16554 = (8051 H, 8503 V) = (0.89% H, 1.46% V) = (1.127e+04um H, 1.190e+04um V)
[08/13 17:03:11    385s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.317560e+04um
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1f Route ============
[08/13 17:03:11    385s] (I)      Usage: 16554 = (8051 H, 8503 V) = (0.89% H, 1.46% V) = (1.127e+04um H, 1.190e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1g Route ============
[08/13 17:03:11    385s] (I)      Usage: 16263 = (7965 H, 8298 V) = (0.89% H, 1.42% V) = (1.115e+04um H, 1.162e+04um V)
[08/13 17:03:11    385s] (I)      #Nets         : 28
[08/13 17:03:11    385s] (I)      #Relaxed nets : 23
[08/13 17:03:11    385s] (I)      Wire length   : 1108
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      [08/13 17:03:11    385s] [NR-eGR] Create a new net group with 23 nets and layer range [3, 8]
============  Phase 1h Route ============
[08/13 17:03:11    385s] (I)      Usage: 16058 = (7878 H, 8180 V) = (0.88% H, 1.40% V) = (1.103e+04um H, 1.145e+04um V)
[08/13 17:03:11    385s] (I)      total 2D Cap : 1668280 = (994488 H, 673792 V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1a Route ============
[08/13 17:03:11    385s] [NR-eGR] Layer group 3: route 23 net(s) in layer range [3, 8]
[08/13 17:03:11    385s] (I)      Usage: 21260 = (10387 H, 10873 V) = (1.04% H, 1.61% V) = (1.454e+04um H, 1.522e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1b Route ============
[08/13 17:03:11    385s] (I)      Usage: 21260 = (10387 H, 10873 V) = (1.04% H, 1.61% V) = (1.454e+04um H, 1.522e+04um V)
[08/13 17:03:11    385s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.976400e+04um
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1c Route ============
[08/13 17:03:11    385s] (I)      Usage: 21260 = (10387 H, 10873 V) = (1.04% H, 1.61% V) = (1.454e+04um H, 1.522e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1d Route ============
[08/13 17:03:11    385s] (I)      Usage: 21260 = (10387 H, 10873 V) = (1.04% H, 1.61% V) = (1.454e+04um H, 1.522e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1e Route ============
[08/13 17:03:11    385s] (I)      Usage: 21260 = (10387 H, 10873 V) = (1.04% H, 1.61% V) = (1.454e+04um H, 1.522e+04um V)
[08/13 17:03:11    385s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.976400e+04um
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1f Route ============
[08/13 17:03:11    385s] (I)      Usage: 21260 = (10387 H, 10873 V) = (1.04% H, 1.61% V) = (1.454e+04um H, 1.522e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1g Route ============
[08/13 17:03:11    385s] (I)      Usage: 20982 = (10303 H, 10679 V) = (1.04% H, 1.58% V) = (1.442e+04um H, 1.495e+04um V)
[08/13 17:03:11    385s] (I)      #Nets         : 23
[08/13 17:03:11    385s] (I)      #Relaxed nets : 22
[08/13 17:03:11    385s] (I)      Wire length   : 211
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      [08/13 17:03:11    385s] [NR-eGR] Create a new net group with 22 nets and layer range [3, 10]
============  Phase 1h Route ============
[08/13 17:03:11    385s] (I)      Usage: 20769 = (10207 H, 10562 V) = (1.03% H, 1.57% V) = (1.429e+04um H, 1.479e+04um V)
[08/13 17:03:11    385s] (I)      total 2D Cap : 1755635 = (1038325 H, 717310 V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1a Route ============
[08/13 17:03:11    385s] [NR-eGR] Layer group 4: route 22 net(s) in layer range [3, 10]
[08/13 17:03:11    385s] (I)      Usage: 25759 = (12609 H, 13150 V) = (1.21% H, 1.83% V) = (1.765e+04um H, 1.841e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1b Route ============
[08/13 17:03:11    385s] (I)      Usage: 25759 = (12609 H, 13150 V) = (1.21% H, 1.83% V) = (1.765e+04um H, 1.841e+04um V)
[08/13 17:03:11    385s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.606260e+04um
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1c Route ============
[08/13 17:03:11    385s] (I)      Usage: 25759 = (12609 H, 13150 V) = (1.21% H, 1.83% V) = (1.765e+04um H, 1.841e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1d Route ============
[08/13 17:03:11    385s] (I)      Usage: 25759 = (12609 H, 13150 V) = (1.21% H, 1.83% V) = (1.765e+04um H, 1.841e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1e Route ============
[08/13 17:03:11    385s] (I)      Usage: 25759 = (12609 H, 13150 V) = (1.21% H, 1.83% V) = (1.765e+04um H, 1.841e+04um V)
[08/13 17:03:11    385s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.606260e+04um
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1f Route ============
[08/13 17:03:11    385s] (I)      Usage: 25759 = (12609 H, 13150 V) = (1.21% H, 1.83% V) = (1.765e+04um H, 1.841e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1g Route ============
[08/13 17:03:11    385s] (I)      Usage: 25482 = (12526 H, 12956 V) = (1.21% H, 1.81% V) = (1.754e+04um H, 1.814e+04um V)
[08/13 17:03:11    385s] (I)      #Nets         : 22
[08/13 17:03:11    385s] (I)      #Relaxed nets : 21
[08/13 17:03:11    385s] (I)      Wire length   : 214
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] [NR-eGR] Create a new net group with 21 nets and layer range [2, 10]
[08/13 17:03:11    385s] (I)      ============  Phase 1h Route ============
[08/13 17:03:11    385s] (I)      Usage: 25482 = (12526 H, 12956 V) = (1.21% H, 1.81% V) = (1.754e+04um H, 1.814e+04um V)
[08/13 17:03:11    385s] (I)      total 2D Cap : 2191839 = (1038325 H, 1153514 V)
[08/13 17:03:11    385s] (I)      [08/13 17:03:11    385s] [NR-eGR] Layer group 5: route 21 net(s) in layer range [2, 10]

[08/13 17:03:11    385s] (I)      ============  Phase 1a Route ============
[08/13 17:03:11    385s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 56
[08/13 17:03:11    385s] (I)      Usage: 34830 = (17075 H, 17755 V) = (1.64% H, 1.54% V) = (2.390e+04um H, 2.486e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1b Route ============
[08/13 17:03:11    385s] (I)      Usage: 34830 = (17075 H, 17755 V) = (1.64% H, 1.54% V) = (2.390e+04um H, 2.486e+04um V)
[08/13 17:03:11    385s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.876200e+04um
[08/13 17:03:11    385s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/13 17:03:11    385s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1c Route ============
[08/13 17:03:11    385s] (I)      Level2 Grid: 50 x 50
[08/13 17:03:11    385s] (I)      Usage: 34830 = (17075 H, 17755 V) = (1.64% H, 1.54% V) = (2.390e+04um H, 2.486e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1d Route ============
[08/13 17:03:11    385s] (I)      Usage: 34845 = (17094 H, 17751 V) = (1.65% H, 1.54% V) = (2.393e+04um H, 2.485e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1e Route ============
[08/13 17:03:11    385s] (I)      Usage: 34845 = (17094 H, 17751 V) = (1.65% H, 1.54% V) = (2.393e+04um H, 2.485e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1f Route ============
[08/13 17:03:11    385s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.878300e+04um
[08/13 17:03:11    385s] (I)      Usage: 34852 = (17108 H, 17744 V) = (1.65% H, 1.54% V) = (2.395e+04um H, 2.484e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1g Route ============
[08/13 17:03:11    385s] (I)      Usage: 34843 = (17099 H, 17744 V) = (1.65% H, 1.54% V) = (2.394e+04um H, 2.484e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1h Route ============
[08/13 17:03:11    385s] (I)      Usage: 34841 = (17094 H, 17747 V) = (1.65% H, 1.54% V) = (2.393e+04um H, 2.485e+04um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 17:03:11    385s] [NR-eGR]                        OverCon            
[08/13 17:03:11    385s] [NR-eGR]                         #Gcell     %Gcell
[08/13 17:03:11    385s] [NR-eGR]        Layer             (1-0)    OverCon
[08/13 17:03:11    385s] [NR-eGR] ----------------------------------------------
[08/13 17:03:11    385s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    385s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    385s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    385s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    385s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    385s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    385s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    385s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    385s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    385s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    385s] [NR-eGR] ----------------------------------------------
[08/13 17:03:11    385s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    385s] [NR-eGR] 
[08/13 17:03:11    385s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 3168.81 MB )
[08/13 17:03:11    385s] (I)      total 2D Cap : 2206936 = (1039247 H, 1167689 V)
[08/13 17:03:11    385s] (I)      ============= Track Assignment ============
[08/13 17:03:11    385s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 17:03:11    385s] (I)      Started Track Assignment (1T) ( Curr Mem: 3168.81 MB )
[08/13 17:03:11    385s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/13 17:03:11    385s] (I)      Run Multi-thread track assignment
[08/13 17:03:11    385s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3168.81 MB )
[08/13 17:03:11    385s] (I)      Started Export ( Curr Mem: 3168.81 MB )
[08/13 17:03:11    385s] [NR-eGR]                  Length (um)    Vias 
[08/13 17:03:11    385s] [NR-eGR] -------------------------------------
[08/13 17:03:11    385s] [NR-eGR]  metal1   (1H)             0  144098 
[08/13 17:03:11    385s] [NR-eGR]  metal2   (2V)        108526  175685 
[08/13 17:03:11    385s] [NR-eGR]  metal3   (3H)        170929   60146 
[08/13 17:03:11    385s] [NR-eGR]  metal4   (4V)         92584    6629 
[08/13 17:03:11    385s] [NR-eGR]  metal5   (5H)         22669    5328 
[08/13 17:03:11    385s] [NR-eGR]  metal6   (6V)         34216     185 
[08/13 17:03:11    385s] [NR-eGR]  metal7   (7H)           551     153 
[08/13 17:03:11    385s] [NR-eGR]  metal8   (8V)          1082       0 
[08/13 17:03:11    385s] [NR-eGR]  metal9   (9H)             0       0 
[08/13 17:03:11    385s] [NR-eGR]  metal10  (10V)            0       0 
[08/13 17:03:11    385s] [NR-eGR] -------------------------------------
[08/13 17:03:11    385s] [NR-eGR]           Total       430558  392224 
[08/13 17:03:11    385s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:11    385s] [NR-eGR] Total half perimeter of net bounding box: 459201um
[08/13 17:03:11    385s] [NR-eGR] Total length: 430558um, number of vias: 392224
[08/13 17:03:11    385s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:11    385s] [NR-eGR] Total eGR-routed clock nets wire length: 16051um, number of vias: 12409
[08/13 17:03:11    385s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:11    385s] [NR-eGR] Report for selected net(s) only.
[08/13 17:03:11    385s] [NR-eGR]                  Length (um)   Vias 
[08/13 17:03:11    385s] [NR-eGR] ------------------------------------
[08/13 17:03:11    385s] [NR-eGR]  metal1   (1H)             0   4333 
[08/13 17:03:11    385s] [NR-eGR]  metal2   (2V)          2827   4763 
[08/13 17:03:11    385s] [NR-eGR]  metal3   (3H)          7165   3172 
[08/13 17:03:11    385s] [NR-eGR]  metal4   (4V)          5598    141 
[08/13 17:03:11    385s] [NR-eGR]  metal5   (5H)           461      0 
[08/13 17:03:11    385s] [NR-eGR]  metal6   (6V)             0      0 
[08/13 17:03:11    385s] [NR-eGR]  metal7   (7H)             0      0 
[08/13 17:03:11    385s] [NR-eGR]  metal8   (8V)             0      0 
[08/13 17:03:11    385s] [NR-eGR]  metal9   (9H)             0      0 
[08/13 17:03:11    385s] [NR-eGR]  metal10  (10V)            0      0 
[08/13 17:03:11    385s] [NR-eGR] ------------------------------------
[08/13 17:03:11    385s] [NR-eGR]           Total        16051  12409 
[08/13 17:03:11    385s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:11    385s] [NR-eGR] Total half perimeter of net bounding box: 5623um
[08/13 17:03:11    385s] [NR-eGR] Total length: 16051um, number of vias: 12409
[08/13 17:03:11    385s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:11    385s] [NR-eGR] Total routed clock nets wire length: 16051um, number of vias: 12409
[08/13 17:03:11    385s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:11    385s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3168.81 MB )
[08/13 17:03:11    385s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.48 sec, Real: 0.50 sec, Curr Mem: 3168.81 MB )
[08/13 17:03:11    385s] (I)      ======================================== Runtime Summary ========================================
[08/13 17:03:11    385s] (I)       Step                                              %       Start      Finish      Real       CPU 
[08/13 17:03:11    385s] (I)      -------------------------------------------------------------------------------------------------
[08/13 17:03:11    385s] (I)       Early Global Route kernel                   100.00%  538.24 sec  538.74 sec  0.50 sec  0.48 sec 
[08/13 17:03:11    385s] (I)       +-Import and model                           30.51%  538.24 sec  538.40 sec  0.15 sec  0.14 sec 
[08/13 17:03:11    385s] (I)       | +-Create place DB                          14.33%  538.24 sec  538.32 sec  0.07 sec  0.07 sec 
[08/13 17:03:11    385s] (I)       | | +-Import place data                      14.32%  538.24 sec  538.32 sec  0.07 sec  0.07 sec 
[08/13 17:03:11    385s] (I)       | | | +-Read instances and placement          3.39%  538.24 sec  538.26 sec  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)       | | | +-Read nets                            10.91%  538.26 sec  538.32 sec  0.05 sec  0.05 sec 
[08/13 17:03:11    385s] (I)       | +-Create route DB                          14.53%  538.32 sec  538.39 sec  0.07 sec  0.06 sec 
[08/13 17:03:11    385s] (I)       | | +-Import route data (1T)                 14.40%  538.32 sec  538.39 sec  0.07 sec  0.06 sec 
[08/13 17:03:11    385s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.17%  538.33 sec  538.34 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Read routing blockages              0.00%  538.33 sec  538.33 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Read instance blockages             0.67%  538.33 sec  538.33 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Read PG blockages                   0.64%  538.33 sec  538.34 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Read clock blockages                0.10%  538.34 sec  538.34 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Read other blockages                0.09%  538.34 sec  538.34 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Read halo blockages                 0.07%  538.34 sec  538.34 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Read boundary cut boxes             0.00%  538.34 sec  538.34 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Read blackboxes                       0.00%  538.34 sec  538.34 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Read prerouted                        4.23%  538.34 sec  538.36 sec  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)       | | | +-Read unlegalized nets                 0.62%  538.36 sec  538.37 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Read nets                             0.07%  538.37 sec  538.37 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Set up via pillars                    0.00%  538.37 sec  538.37 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Initialize 3D grid graph              0.47%  538.37 sec  538.37 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Model blockage capacity               3.94%  538.37 sec  538.39 sec  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Initialize 3D capacity              3.53%  538.37 sec  538.39 sec  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)       | | | +-Move terms for access (1T)            0.15%  538.39 sec  538.39 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | +-Read aux data                             0.00%  538.39 sec  538.39 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | +-Others data preparation                   0.03%  538.39 sec  538.39 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | +-Create route kernel                       1.09%  538.39 sec  538.39 sec  0.01 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       +-Global Routing                             37.57%  538.40 sec  538.59 sec  0.19 sec  0.18 sec 
[08/13 17:03:11    385s] (I)       | +-Initialization                            0.08%  538.40 sec  538.40 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | +-Net group 1                              13.33%  538.40 sec  538.46 sec  0.07 sec  0.07 sec 
[08/13 17:03:11    385s] (I)       | | +-Generate topology                       4.13%  538.40 sec  538.42 sec  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1a                                0.65%  538.42 sec  538.42 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Pattern routing (1T)                  0.21%  538.42 sec  538.42 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  538.42 sec  538.42 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1b                                0.41%  538.42 sec  538.43 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Monotonic routing (1T)                0.21%  538.42 sec  538.43 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1c                                0.21%  538.43 sec  538.43 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Two level Routing                     0.20%  538.43 sec  538.43 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Two Level Routing (Regular)         0.08%  538.43 sec  538.43 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Two Level Routing (Strong)          0.05%  538.43 sec  538.43 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1d                                2.19%  538.43 sec  538.44 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | | | +-Detoured routing (1T)                 2.18%  538.43 sec  538.44 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1e                                0.08%  538.44 sec  538.44 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Route legalization                    0.05%  538.44 sec  538.44 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Legalize Blockage Violations        0.04%  538.44 sec  538.44 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1f                                0.22%  538.44 sec  538.44 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Congestion clean                      0.21%  538.44 sec  538.44 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1g                                2.59%  538.44 sec  538.45 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | | | +-Post Routing                          2.58%  538.44 sec  538.45 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1h                                0.74%  538.45 sec  538.46 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Post Routing                          0.72%  538.45 sec  538.46 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Layer assignment (1T)                   1.36%  538.46 sec  538.46 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | +-Net group 2                               5.45%  538.46 sec  538.49 sec  0.03 sec  0.03 sec 
[08/13 17:03:11    385s] (I)       | | +-Generate topology                       2.63%  538.46 sec  538.48 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1a                                0.25%  538.48 sec  538.48 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Pattern routing (1T)                  0.13%  538.48 sec  538.48 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1b                                0.12%  538.48 sec  538.48 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1c                                0.00%  538.48 sec  538.48 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1d                                0.00%  538.48 sec  538.48 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1e                                0.06%  538.48 sec  538.48 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Route legalization                    0.03%  538.48 sec  538.48 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Legalize Blockage Violations        0.02%  538.48 sec  538.48 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1f                                0.00%  538.48 sec  538.48 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1g                                1.25%  538.48 sec  538.49 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | | | +-Post Routing                          1.24%  538.48 sec  538.49 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1h                                0.16%  538.49 sec  538.49 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Post Routing                          0.15%  538.49 sec  538.49 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Layer assignment (1T)                   0.25%  538.49 sec  538.49 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | +-Net group 3                               4.58%  538.49 sec  538.52 sec  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)       | | +-Generate topology                       2.15%  538.49 sec  538.50 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1a                                0.22%  538.51 sec  538.51 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Pattern routing (1T)                  0.12%  538.51 sec  538.51 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1b                                0.10%  538.51 sec  538.51 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1c                                0.00%  538.51 sec  538.51 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1d                                0.00%  538.51 sec  538.51 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1e                                0.06%  538.51 sec  538.51 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Route legalization                    0.02%  538.51 sec  538.51 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Legalize Blockage Violations        0.02%  538.51 sec  538.51 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1f                                0.00%  538.51 sec  538.51 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1g                                1.04%  538.51 sec  538.51 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | | | +-Post Routing                          1.02%  538.51 sec  538.51 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1h                                0.07%  538.51 sec  538.51 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Post Routing                          0.06%  538.51 sec  538.51 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Layer assignment (1T)                   0.10%  538.51 sec  538.52 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | +-Net group 4                               4.58%  538.52 sec  538.54 sec  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)       | | +-Generate topology                       2.05%  538.52 sec  538.53 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1a                                0.22%  538.53 sec  538.53 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Pattern routing (1T)                  0.11%  538.53 sec  538.53 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1b                                0.10%  538.53 sec  538.53 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1c                                0.00%  538.53 sec  538.53 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1d                                0.00%  538.53 sec  538.53 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1e                                0.06%  538.53 sec  538.53 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Route legalization                    0.02%  538.53 sec  538.53 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Legalize Blockage Violations        0.02%  538.53 sec  538.53 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1f                                0.00%  538.53 sec  538.53 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1g                                1.00%  538.53 sec  538.54 sec  0.01 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Post Routing                          0.99%  538.53 sec  538.54 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1h                                0.07%  538.54 sec  538.54 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Post Routing                          0.06%  538.54 sec  538.54 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Layer assignment (1T)                   0.09%  538.54 sec  538.54 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | +-Net group 5                               6.15%  538.54 sec  538.57 sec  0.03 sec  0.03 sec 
[08/13 17:03:11    385s] (I)       | | +-Generate topology                       0.00%  538.54 sec  538.54 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1a                                0.32%  538.54 sec  538.55 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Pattern routing (1T)                  0.08%  538.54 sec  538.55 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.09%  538.55 sec  538.55 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Add via demand to 2D                  0.11%  538.55 sec  538.55 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1b                                0.18%  538.55 sec  538.55 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Monotonic routing (1T)                0.08%  538.55 sec  538.55 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1c                                0.16%  538.55 sec  538.55 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Two level Routing                     0.15%  538.55 sec  538.55 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  538.55 sec  538.55 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  538.55 sec  538.55 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1d                                1.55%  538.55 sec  538.56 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | | | +-Detoured routing (1T)                 1.54%  538.55 sec  538.56 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1e                                0.04%  538.56 sec  538.56 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Route legalization                    0.01%  538.56 sec  538.56 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | | +-Legalize Blockage Violations        0.00%  538.56 sec  538.56 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1f                                0.22%  538.56 sec  538.56 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Congestion clean                      0.21%  538.56 sec  538.56 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1g                                0.16%  538.56 sec  538.56 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Post Routing                          0.15%  538.56 sec  538.56 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Phase 1h                                0.16%  538.56 sec  538.56 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | | +-Post Routing                          0.15%  538.56 sec  538.56 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Layer assignment (1T)                   1.42%  538.56 sec  538.57 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       +-Export 3D cong map                          1.50%  538.59 sec  538.59 sec  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)       | +-Export 2D cong map                        0.15%  538.59 sec  538.59 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       +-Extract Global 3D Wires                     0.03%  538.59 sec  538.59 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       +-Track Assignment (1T)                       6.17%  538.59 sec  538.62 sec  0.03 sec  0.03 sec 
[08/13 17:03:11    385s] (I)       | +-Initialization                            0.00%  538.59 sec  538.59 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | +-Track Assignment Kernel                   6.13%  538.59 sec  538.62 sec  0.03 sec  0.03 sec 
[08/13 17:03:11    385s] (I)       | +-Free Memory                               0.00%  538.62 sec  538.62 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       +-Export                                     23.67%  538.62 sec  538.74 sec  0.12 sec  0.12 sec 
[08/13 17:03:11    385s] (I)       | +-Export DB wires                           0.80%  538.62 sec  538.63 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Export all nets                         0.63%  538.62 sec  538.63 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | | +-Set wire vias                           0.12%  538.63 sec  538.63 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       | +-Report wirelength                        11.05%  538.63 sec  538.68 sec  0.06 sec  0.06 sec 
[08/13 17:03:11    385s] (I)       | +-Update net boxes                         11.78%  538.68 sec  538.74 sec  0.06 sec  0.06 sec 
[08/13 17:03:11    385s] (I)       | +-Update timing                             0.00%  538.74 sec  538.74 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)       +-Postprocess design                          0.02%  538.74 sec  538.74 sec  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)      ======================= Summary by functions ========================
[08/13 17:03:11    385s] (I)       Lv  Step                                      %      Real       CPU 
[08/13 17:03:11    385s] (I)      ---------------------------------------------------------------------
[08/13 17:03:11    385s] (I)        0  Early Global Route kernel           100.00%  0.50 sec  0.48 sec 
[08/13 17:03:11    385s] (I)        1  Global Routing                       37.57%  0.19 sec  0.18 sec 
[08/13 17:03:11    385s] (I)        1  Import and model                     30.51%  0.15 sec  0.14 sec 
[08/13 17:03:11    385s] (I)        1  Export                               23.67%  0.12 sec  0.12 sec 
[08/13 17:03:11    385s] (I)        1  Track Assignment (1T)                 6.17%  0.03 sec  0.03 sec 
[08/13 17:03:11    385s] (I)        1  Export 3D cong map                    1.50%  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)        1  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        1  Postprocess design                    0.02%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        2  Create route DB                      14.53%  0.07 sec  0.06 sec 
[08/13 17:03:11    385s] (I)        2  Create place DB                      14.33%  0.07 sec  0.07 sec 
[08/13 17:03:11    385s] (I)        2  Net group 1                          13.33%  0.07 sec  0.07 sec 
[08/13 17:03:11    385s] (I)        2  Update net boxes                     11.78%  0.06 sec  0.06 sec 
[08/13 17:03:11    385s] (I)        2  Report wirelength                    11.05%  0.06 sec  0.06 sec 
[08/13 17:03:11    385s] (I)        2  Net group 5                           6.15%  0.03 sec  0.03 sec 
[08/13 17:03:11    385s] (I)        2  Track Assignment Kernel               6.13%  0.03 sec  0.03 sec 
[08/13 17:03:11    385s] (I)        2  Net group 2                           5.45%  0.03 sec  0.03 sec 
[08/13 17:03:11    385s] (I)        2  Net group 4                           4.58%  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)        2  Net group 3                           4.58%  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)        2  Create route kernel                   1.09%  0.01 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        2  Export DB wires                       0.80%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        2  Export 2D cong map                    0.15%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        2  Initialization                        0.09%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        2  Others data preparation               0.03%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        3  Import route data (1T)               14.40%  0.07 sec  0.06 sec 
[08/13 17:03:11    385s] (I)        3  Import place data                    14.32%  0.07 sec  0.07 sec 
[08/13 17:03:11    385s] (I)        3  Generate topology                    10.96%  0.05 sec  0.05 sec 
[08/13 17:03:11    385s] (I)        3  Phase 1g                              6.05%  0.03 sec  0.03 sec 
[08/13 17:03:11    385s] (I)        3  Phase 1d                              3.75%  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)        3  Layer assignment (1T)                 3.23%  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)        3  Phase 1a                              1.65%  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)        3  Phase 1h                              1.19%  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)        3  Phase 1b                              0.92%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        3  Export all nets                       0.63%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        3  Phase 1f                              0.44%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        3  Phase 1c                              0.38%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        3  Phase 1e                              0.29%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        3  Set wire vias                         0.12%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        4  Read nets                            10.98%  0.06 sec  0.05 sec 
[08/13 17:03:11    385s] (I)        4  Post Routing                          7.12%  0.04 sec  0.04 sec 
[08/13 17:03:11    385s] (I)        4  Read prerouted                        4.23%  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)        4  Model blockage capacity               3.94%  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)        4  Detoured routing (1T)                 3.71%  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)        4  Read instances and placement          3.39%  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)        4  Read blockages ( Layer 2-10 )         2.17%  0.01 sec  0.01 sec 
[08/13 17:03:11    385s] (I)        4  Pattern routing (1T)                  0.65%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        4  Read unlegalized nets                 0.62%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        4  Initialize 3D grid graph              0.47%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        4  Congestion clean                      0.42%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        4  Two level Routing                     0.36%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        4  Monotonic routing (1T)                0.29%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        4  Pattern Routing Avoiding Blockages    0.25%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        4  Move terms for access (1T)            0.15%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        4  Route legalization                    0.13%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        4  Add via demand to 2D                  0.11%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        5  Initialize 3D capacity                3.53%  0.02 sec  0.02 sec 
[08/13 17:03:11    385s] (I)        5  Read instance blockages               0.67%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        5  Read PG blockages                     0.64%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        5  Two Level Routing (Regular)           0.12%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        5  Legalize Blockage Violations          0.10%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        5  Read clock blockages                  0.10%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        5  Two Level Routing (Strong)            0.09%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        5  Read other blockages                  0.09%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        5  Read halo blockages                   0.07%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[08/13 17:03:11    385s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/13 17:03:11    385s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/13 17:03:11    385s]       Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.6)
[08/13 17:03:11    385s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:11    385s] UM:*                                                                   Early Global Route - eGR only step
[08/13 17:03:11    385s]     Routing using eGR only done.
[08/13 17:03:11    385s] Net route status summary:
[08/13 17:03:11    385s]   Clock:        52 (unrouted=0, trialRouted=0, noStatus=0, routed=52, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/13 17:03:11    385s]   Non-clock: 43208 (unrouted=224, trialRouted=42984, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/13 17:03:11    385s] 
[08/13 17:03:11    385s] CCOPT: Done with clock implementation routing.
[08/13 17:03:11    385s] 
[08/13 17:03:11    385s]   Clock implementation routing done.
[08/13 17:03:11    385s]   Fixed 52 wires.
[08/13 17:03:11    385s]   CCOpt: Starting congestion repair using flow wrapper...
[08/13 17:03:11    385s]     Congestion Repair...
[08/13 17:03:11    385s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:06:25.7/0:19:11.3 (0.3), mem = 3168.8M
[08/13 17:03:11    385s] Info: Disable timing driven in postCTS congRepair.
[08/13 17:03:11    385s] User Input Parameters:
[08/13 17:03:11    385s] 
[08/13 17:03:11    385s] Starting congRepair ...
[08/13 17:03:11    385s] - Congestion Driven    : On
[08/13 17:03:11    385s] - Timing Driven        : Off
[08/13 17:03:11    385s] - Area-Violation Based : On
[08/13 17:03:11    385s] - Start Rollback Level : -5
[08/13 17:03:11    385s] - Legalized            : On
[08/13 17:03:11    385s] - Window Based         : Off
[08/13 17:03:11    385s] - eDen incr mode       : Off
[08/13 17:03:11    385s] - Small incr mode      : Off
[08/13 17:03:11    385s] 
[08/13 17:03:11    385s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3168.8M, EPOCH TIME: 1755129791.581095
[08/13 17:03:11    385s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:3168.8M, EPOCH TIME: 1755129791.586476
[08/13 17:03:11    385s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3168.8M, EPOCH TIME: 1755129791.586526
[08/13 17:03:11    385s] Starting Early Global Route congestion estimation: mem = 3168.8M
[08/13 17:03:11    385s] (I)      ==================== Layers =====================
[08/13 17:03:11    385s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:11    385s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:03:11    385s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:11    385s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:03:11    385s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:03:11    385s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:03:11    385s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:03:11    385s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:03:11    385s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:03:11    385s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:03:11    385s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:03:11    385s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:03:11    385s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:03:11    385s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:03:11    385s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:03:11    385s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:03:11    385s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:03:11    385s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:03:11    385s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:03:11    385s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:03:11    385s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:03:11    385s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:03:11    385s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:11    385s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:03:11    385s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:03:11    385s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:03:11    385s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:11    385s] (I)      Started Import and model ( Curr Mem: 3168.81 MB )
[08/13 17:03:11    385s] (I)      Default pattern map key = top_default.
[08/13 17:03:11    385s] (I)      == Non-default Options ==
[08/13 17:03:11    385s] (I)      Maximum routing layer                              : 10
[08/13 17:03:11    385s] (I)      Number of threads                                  : 1
[08/13 17:03:11    385s] (I)      Use non-blocking free Dbs wires                    : false
[08/13 17:03:11    385s] (I)      Method to set GCell size                           : row
[08/13 17:03:11    385s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 17:03:11    385s] (I)      Use row-based GCell size
[08/13 17:03:11    385s] (I)      Use row-based GCell align
[08/13 17:03:11    385s] (I)      layer 0 area = 0
[08/13 17:03:11    385s] (I)      layer 1 area = 0
[08/13 17:03:11    385s] (I)      layer 2 area = 0
[08/13 17:03:11    385s] (I)      layer 3 area = 0
[08/13 17:03:11    385s] (I)      layer 4 area = 0
[08/13 17:03:11    385s] (I)      layer 5 area = 0
[08/13 17:03:11    385s] (I)      layer 6 area = 0
[08/13 17:03:11    385s] (I)      layer 7 area = 0
[08/13 17:03:11    385s] (I)      layer 8 area = 0
[08/13 17:03:11    385s] (I)      layer 9 area = 0
[08/13 17:03:11    385s] (I)      GCell unit size   : 2800
[08/13 17:03:11    385s] (I)      GCell multiplier  : 1
[08/13 17:03:11    385s] (I)      GCell row height  : 2800
[08/13 17:03:11    385s] (I)      Actual row height : 2800
[08/13 17:03:11    385s] (I)      GCell align ref   : 20140 20160
[08/13 17:03:11    385s] [NR-eGR] Track table information for default rule: 
[08/13 17:03:11    385s] [NR-eGR] metal1 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal2 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal3 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal4 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal5 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal6 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal7 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal8 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal9 has single uniform track structure
[08/13 17:03:11    385s] [NR-eGR] metal10 has single uniform track structure
[08/13 17:03:11    385s] (I)      ============== Default via ===============
[08/13 17:03:11    385s] (I)      +---+------------------+-----------------+
[08/13 17:03:11    385s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 17:03:11    385s] (I)      +---+------------------+-----------------+
[08/13 17:03:11    385s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 17:03:11    385s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 17:03:11    385s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 17:03:11    385s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 17:03:11    385s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 17:03:11    385s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 17:03:11    385s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 17:03:11    385s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 17:03:11    385s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 17:03:11    385s] (I)      +---+------------------+-----------------+
[08/13 17:03:11    385s] [NR-eGR] Read 23728 PG shapes
[08/13 17:03:11    385s] [NR-eGR] Read 0 clock shapes
[08/13 17:03:11    385s] [NR-eGR] Read 0 other shapes
[08/13 17:03:11    385s] [NR-eGR] #Routing Blockages  : 0
[08/13 17:03:11    385s] [NR-eGR] #Instance Blockages : 0
[08/13 17:03:11    385s] [NR-eGR] #PG Blockages       : 23728
[08/13 17:03:11    385s] [NR-eGR] #Halo Blockages     : 0
[08/13 17:03:11    385s] [NR-eGR] #Boundary Blockages : 0
[08/13 17:03:11    385s] [NR-eGR] #Clock Blockages    : 0
[08/13 17:03:11    385s] [NR-eGR] #Other Blockages    : 0
[08/13 17:03:11    385s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 17:03:11    385s] [NR-eGR] Num Prerouted Nets = 52  Num Prerouted Wires = 17946
[08/13 17:03:11    385s] [NR-eGR] Read 43036 nets ( ignored 52 )
[08/13 17:03:11    385s] (I)      early_global_route_priority property id does not exist.
[08/13 17:03:11    385s] (I)      Read Num Blocks=23728  Num Prerouted Wires=17946  Num CS=0
[08/13 17:03:11    385s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 10607
[08/13 17:03:11    385s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 6161
[08/13 17:03:11    385s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 1131
[08/13 17:03:11    385s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 47
[08/13 17:03:11    385s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:11    385s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 17:03:11    385s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:11    385s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 17:03:11    385s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 17:03:11    385s] (I)      Number of ignored nets                =     52
[08/13 17:03:11    385s] (I)      Number of connected nets              =      0
[08/13 17:03:11    385s] (I)      Number of fixed nets                  =     52.  Ignored: Yes
[08/13 17:03:11    385s] (I)      Number of clock nets                  =     52.  Ignored: No
[08/13 17:03:11    385s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 17:03:11    385s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 17:03:11    385s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 17:03:11    385s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 17:03:11    385s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 17:03:11    385s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 17:03:11    385s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 17:03:11    385s] (I)      Ndr track 0 does not exist
[08/13 17:03:11    385s] (I)      ---------------------Grid Graph Info--------------------
[08/13 17:03:11    385s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 17:03:11    385s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 17:03:11    385s] (I)      Site width          :   380  (dbu)
[08/13 17:03:11    385s] (I)      Row height          :  2800  (dbu)
[08/13 17:03:11    385s] (I)      GCell row height    :  2800  (dbu)
[08/13 17:03:11    385s] (I)      GCell width         :  2800  (dbu)
[08/13 17:03:11    385s] (I)      GCell height        :  2800  (dbu)
[08/13 17:03:11    385s] (I)      Grid                :   248   246    10
[08/13 17:03:11    385s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 17:03:11    385s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 17:03:11    385s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 17:03:11    385s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 17:03:11    385s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 17:03:11    385s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 17:03:11    385s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 17:03:11    385s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 17:03:11    385s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 17:03:11    385s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 17:03:11    385s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 17:03:11    385s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 17:03:11    385s] (I)      --------------------------------------------------------
[08/13 17:03:11    385s] 
[08/13 17:03:11    385s] [NR-eGR] ============ Routing rule table ============
[08/13 17:03:11    385s] [NR-eGR] Rule id: 1  Nets: 42984
[08/13 17:03:11    385s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 17:03:11    385s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 17:03:11    385s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 17:03:11    385s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:03:11    385s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:03:11    385s] [NR-eGR] ========================================
[08/13 17:03:11    385s] [NR-eGR] 
[08/13 17:03:11    385s] (I)      =============== Blocked Tracks ===============
[08/13 17:03:11    385s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:11    385s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 17:03:11    385s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:11    385s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 17:03:11    385s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 17:03:11    385s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 17:03:11    385s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 17:03:11    385s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 17:03:11    385s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 17:03:11    385s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 17:03:11    385s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 17:03:11    385s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 17:03:11    385s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 17:03:11    385s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:11    385s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.16 sec, Curr Mem: 3179.31 MB )
[08/13 17:03:11    385s] (I)      Reset routing kernel
[08/13 17:03:11    385s] (I)      Started Global Routing ( Curr Mem: 3179.31 MB )
[08/13 17:03:11    385s] (I)      totalPins=139765  totalGlobalPin=132589 (94.87%)
[08/13 17:03:11    385s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 17:03:11    385s] [NR-eGR] Layer group 1: route 42984 net(s) in layer range [2, 10]
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1a Route ============
[08/13 17:03:11    385s] (I)      Usage: 273903 = (128035 H, 145868 V) = (12.33% H, 12.55% V) = (1.792e+05um H, 2.042e+05um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1b Route ============
[08/13 17:03:11    385s] (I)      Usage: 273903 = (128035 H, 145868 V) = (12.33% H, 12.55% V) = (1.792e+05um H, 2.042e+05um V)
[08/13 17:03:11    385s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.834642e+05um
[08/13 17:03:11    385s] (I)      Congestion metric : 0.00%H 0.02%V, 0.02%HV
[08/13 17:03:11    385s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1c Route ============
[08/13 17:03:11    385s] (I)      Usage: 273903 = (128035 H, 145868 V) = (12.33% H, 12.55% V) = (1.792e+05um H, 2.042e+05um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1d Route ============
[08/13 17:03:11    385s] (I)      Usage: 273903 = (128035 H, 145868 V) = (12.33% H, 12.55% V) = (1.792e+05um H, 2.042e+05um V)
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1e Route ============
[08/13 17:03:11    385s] (I)      Usage: 273903 = (128035 H, 145868 V) = (12.33% H, 12.55% V) = (1.792e+05um H, 2.042e+05um V)
[08/13 17:03:11    385s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.834642e+05um
[08/13 17:03:11    385s] (I)      
[08/13 17:03:11    385s] (I)      ============  Phase 1l Route ============
[08/13 17:03:11    386s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 17:03:11    386s] (I)      Layer  2:     438322    134652       105           0      447705    ( 0.00%) 
[08/13 17:03:11    386s] (I)      Layer  3:     600760    148985         0           0      607620    ( 0.00%) 
[08/13 17:03:11    386s] (I)      Layer  4:     296037     75907        40           0      303800    ( 0.00%) 
[08/13 17:03:11    386s] (I)      Layer  5:     296957     22745         2           0      303810    ( 0.00%) 
[08/13 17:03:11    386s] (I)      Layer  6:     293438     29568         0           0      303800    ( 0.00%) 
[08/13 17:03:11    386s] (I)      Layer  7:      94158       751         0        3768       97502    ( 3.72%) 
[08/13 17:03:11    386s] (I)      Layer  8:      90268      1292         0        9277       91990    ( 9.16%) 
[08/13 17:03:11    386s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 17:03:11    386s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 17:03:11    386s] (I)      Total:       2197310    413900       147       41726     2231342    ( 1.84%) 
[08/13 17:03:11    386s] (I)      
[08/13 17:03:11    386s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 17:03:11    386s] [NR-eGR]                        OverCon           OverCon            
[08/13 17:03:11    386s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 17:03:11    386s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/13 17:03:11    386s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:03:11    386s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    386s] [NR-eGR]  metal2 ( 2)        84( 0.14%)         2( 0.00%)   ( 0.14%) 
[08/13 17:03:11    386s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    386s] [NR-eGR]  metal4 ( 4)        34( 0.06%)         1( 0.00%)   ( 0.06%) 
[08/13 17:03:11    386s] [NR-eGR]  metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    386s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    386s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    386s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    386s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    386s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:11    386s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:03:11    386s] [NR-eGR]        Total       120( 0.02%)         3( 0.00%)   ( 0.02%) 
[08/13 17:03:11    386s] [NR-eGR] 
[08/13 17:03:11    386s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 3191.31 MB )
[08/13 17:03:11    386s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 17:03:12    386s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 17:03:12    386s] Early Global Route congestion estimation runtime: 0.42 seconds, mem = 3191.3M
[08/13 17:03:12    386s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.391, REAL:0.415, MEM:3191.3M, EPOCH TIME: 1755129792.001688
[08/13 17:03:12    386s] OPERPROF: Starting HotSpotCal at level 1, MEM:3191.3M, EPOCH TIME: 1755129792.001715
[08/13 17:03:12    386s] [hotspot] +------------+---------------+---------------+
[08/13 17:03:12    386s] [hotspot] |            |   max hotspot | total hotspot |
[08/13 17:03:12    386s] [hotspot] +------------+---------------+---------------+
[08/13 17:03:12    386s] [hotspot] | normalized |          0.00 |          0.00 |
[08/13 17:03:12    386s] [hotspot] +------------+---------------+---------------+
[08/13 17:03:12    386s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 17:03:12    386s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/13 17:03:12    386s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3191.3M, EPOCH TIME: 1755129792.005819
[08/13 17:03:12    386s] Skipped repairing congestion.
[08/13 17:03:12    386s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3191.3M, EPOCH TIME: 1755129792.005863
[08/13 17:03:12    386s] Starting Early Global Route wiring: mem = 3191.3M
[08/13 17:03:12    386s] (I)      ============= Track Assignment ============
[08/13 17:03:12    386s] (I)      Started Track Assignment (1T) ( Curr Mem: 3191.31 MB )
[08/13 17:03:12    386s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/13 17:03:12    386s] (I)      Run Multi-thread track assignment
[08/13 17:03:12    386s] (I)      Finished Track Assignment (1T) ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 3191.31 MB )
[08/13 17:03:12    386s] (I)      Started Export ( Curr Mem: 3191.31 MB )
[08/13 17:03:12    386s] [NR-eGR]                  Length (um)    Vias 
[08/13 17:03:12    386s] [NR-eGR] -------------------------------------
[08/13 17:03:12    386s] [NR-eGR]  metal1   (1H)             0  144098 
[08/13 17:03:12    386s] [NR-eGR]  metal2   (2V)        107819  175690 
[08/13 17:03:12    386s] [NR-eGR]  metal3   (3H)        166243   60388 
[08/13 17:03:12    386s] [NR-eGR]  metal4   (4V)         85834    8553 
[08/13 17:03:12    386s] [NR-eGR]  metal5   (5H)         27275    7141 
[08/13 17:03:12    386s] [NR-eGR]  metal6   (6V)         41241     268 
[08/13 17:03:12    386s] [NR-eGR]  metal7   (7H)           954     182 
[08/13 17:03:12    386s] [NR-eGR]  metal8   (8V)          1815       2 
[08/13 17:03:12    386s] [NR-eGR]  metal9   (9H)             1       0 
[08/13 17:03:12    386s] [NR-eGR]  metal10  (10V)            0       0 
[08/13 17:03:12    386s] [NR-eGR] -------------------------------------
[08/13 17:03:12    386s] [NR-eGR]           Total       431182  396322 
[08/13 17:03:12    386s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:12    386s] [NR-eGR] Total half perimeter of net bounding box: 459201um
[08/13 17:03:12    386s] [NR-eGR] Total length: 431182um, number of vias: 396322
[08/13 17:03:12    386s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:12    386s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/13 17:03:12    386s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:12    386s] (I)      Finished Export ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 3191.31 MB )
[08/13 17:03:12    386s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.557, REAL:0.559, MEM:3191.3M, EPOCH TIME: 1755129792.564675
[08/13 17:03:12    386s] Early Global Route wiring runtime: 0.56 seconds, mem = 3191.3M
[08/13 17:03:12    386s] Tdgp not successfully inited but do clear! skip clearing
[08/13 17:03:12    386s] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[08/13 17:03:12    386s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:06:26.7/0:19:12.3 (0.3), mem = 3191.3M
[08/13 17:03:12    386s] 
[08/13 17:03:12    386s] =============================================================================================
[08/13 17:03:12    386s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.18-s099_1
[08/13 17:03:12    386s] =============================================================================================
[08/13 17:03:12    386s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:03:12    386s] ---------------------------------------------------------------------------------------------
[08/13 17:03:12    386s] [ MISC                   ]          0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[08/13 17:03:12    386s] ---------------------------------------------------------------------------------------------
[08/13 17:03:12    386s]  IncrReplace #1 TOTAL               0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[08/13 17:03:12    386s] ---------------------------------------------------------------------------------------------
[08/13 17:03:12    386s] 
[08/13 17:03:12    386s]     Congestion Repair done. (took cpu=0:00:01.0 real=0:00:01.0)
[08/13 17:03:12    386s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:12    386s] UM:*                                                                   Congestion Repair
[08/13 17:03:12    386s]   CCOpt: Starting congestion repair using flow wrapper done.
[08/13 17:03:12    386s] OPERPROF: Starting DPlace-Init at level 1, MEM:3191.3M, EPOCH TIME: 1755129792.622222
[08/13 17:03:12    386s] Processing tracks to init pin-track alignment.
[08/13 17:03:12    386s] z: 2, totalTracks: 1
[08/13 17:03:12    386s] z: 4, totalTracks: 1
[08/13 17:03:12    386s] z: 6, totalTracks: 1
[08/13 17:03:12    386s] z: 8, totalTracks: 1
[08/13 17:03:12    386s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:03:12    386s] All LLGs are deleted
[08/13 17:03:12    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:12    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:12    386s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3191.3M, EPOCH TIME: 1755129792.631586
[08/13 17:03:12    386s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3191.3M, EPOCH TIME: 1755129792.631641
[08/13 17:03:12    386s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3191.3M, EPOCH TIME: 1755129792.637449
[08/13 17:03:12    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:12    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:12    386s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3191.3M, EPOCH TIME: 1755129792.638079
[08/13 17:03:12    386s] Max number of tech site patterns supported in site array is 256.
[08/13 17:03:12    386s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:03:12    386s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3191.3M, EPOCH TIME: 1755129792.641373
[08/13 17:03:12    386s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:03:12    386s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 17:03:12    386s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:3191.3M, EPOCH TIME: 1755129792.646781
[08/13 17:03:12    386s] Fast DP-INIT is on for default
[08/13 17:03:12    386s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 17:03:12    386s] Atter site array init, number of instance map data is 0.
[08/13 17:03:12    386s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:3191.3M, EPOCH TIME: 1755129792.651979
[08/13 17:03:12    386s] 
[08/13 17:03:12    386s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:12    386s] OPERPROF:     Starting CMU at level 3, MEM:3191.3M, EPOCH TIME: 1755129792.658546
[08/13 17:03:12    386s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3191.3M, EPOCH TIME: 1755129792.659632
[08/13 17:03:12    386s] 
[08/13 17:03:12    386s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:03:12    386s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:3191.3M, EPOCH TIME: 1755129792.661611
[08/13 17:03:12    386s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3191.3M, EPOCH TIME: 1755129792.661647
[08/13 17:03:12    386s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3191.3M, EPOCH TIME: 1755129792.661879
[08/13 17:03:12    386s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3191.3MB).
[08/13 17:03:12    386s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:3191.3M, EPOCH TIME: 1755129792.664274
[08/13 17:03:12    386s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.8 real=0:00:01.9)
[08/13 17:03:12    386s]   Leaving CCOpt scope - extractRC...
[08/13 17:03:12    386s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[08/13 17:03:12    386s] Extraction called for design 'top' of instances=35178 and nets=43260 using extraction engine 'pre_route' .
[08/13 17:03:12    386s] pre_route RC Extraction called for design top.
[08/13 17:03:12    386s] RC Extraction called in multi-corner(1) mode.
[08/13 17:03:12    386s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/13 17:03:12    386s] Type 'man IMPEXT-6197' for more detail.
[08/13 17:03:12    386s] RCMode: PreRoute
[08/13 17:03:12    386s]       RC Corner Indexes            0   
[08/13 17:03:12    386s] Capacitance Scaling Factor   : 1.00000 
[08/13 17:03:12    386s] Resistance Scaling Factor    : 1.00000 
[08/13 17:03:12    386s] Clock Cap. Scaling Factor    : 1.00000 
[08/13 17:03:12    386s] Clock Res. Scaling Factor    : 1.00000 
[08/13 17:03:12    386s] Shrink Factor                : 1.00000
[08/13 17:03:12    386s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/13 17:03:12    386s] 
[08/13 17:03:12    386s] Trim Metal Layers:
[08/13 17:03:12    386s] LayerId::1 widthSet size::1
[08/13 17:03:12    386s] LayerId::2 widthSet size::1
[08/13 17:03:12    386s] LayerId::3 widthSet size::1
[08/13 17:03:12    386s] LayerId::4 widthSet size::1
[08/13 17:03:12    386s] LayerId::5 widthSet size::1
[08/13 17:03:12    386s] LayerId::6 widthSet size::1
[08/13 17:03:12    386s] LayerId::7 widthSet size::1
[08/13 17:03:12    386s] LayerId::8 widthSet size::1
[08/13 17:03:12    386s] LayerId::9 widthSet size::1
[08/13 17:03:12    386s] LayerId::10 widthSet size::1
[08/13 17:03:12    386s] eee: pegSigSF::1.070000
[08/13 17:03:12    386s] Updating RC grid for preRoute extraction ...
[08/13 17:03:12    386s] Initializing multi-corner resistance tables ...
[08/13 17:03:12    386s] eee: l::1 avDens::0.093625 usedTrk::5617.510070 availTrk::60000.000000 sigTrk::5617.510070
[08/13 17:03:12    386s] eee: l::2 avDens::0.182097 usedTrk::7701.741417 availTrk::42294.736842 sigTrk::7701.741417
[08/13 17:03:12    386s] eee: l::3 avDens::0.206875 usedTrk::11874.601678 availTrk::57400.000000 sigTrk::11874.601678
[08/13 17:03:12    386s] eee: l::4 avDens::0.216289 usedTrk::6131.795536 availTrk::28350.000000 sigTrk::6131.795536
[08/13 17:03:12    386s] eee: l::5 avDens::0.071757 usedTrk::1948.215610 availTrk::27150.000000 sigTrk::1948.215610
[08/13 17:03:12    386s] eee: l::6 avDens::0.111378 usedTrk::2945.944711 availTrk::26450.000000 sigTrk::2945.944711
[08/13 17:03:12    386s] eee: l::7 avDens::0.026206 usedTrk::68.136429 availTrk::2600.000000 sigTrk::68.136429
[08/13 17:03:12    386s] eee: l::8 avDens::0.055562 usedTrk::129.645000 availTrk::2333.333333 sigTrk::129.645000
[08/13 17:03:12    386s] eee: l::9 avDens::0.239945 usedTrk::159.563323 availTrk::665.000000 sigTrk::159.563323
[08/13 17:03:12    386s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 17:03:12    386s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:03:12    386s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256953 uaWl=0.992287 uaWlH=0.356474 aWlH=0.007413 lMod=0 pMax=0.867300 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.360006 siPrev=0 viaL=0.000000 crit=0.013837 shortMod=0.069186 fMod=0.003459 
[08/13 17:03:12    387s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3191.312M)
[08/13 17:03:12    387s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[08/13 17:03:12    387s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/13 17:03:12    387s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/13 17:03:12    387s] End AAE Lib Interpolated Model. (MEM=3191.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:03:13    387s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:13    387s]   Clock DAG stats after clustering cong repair call:
[08/13 17:03:13    387s]     cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:13    387s]     sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:13    387s]     misc counts      : r=1, pp=0
[08/13 17:03:13    387s]     cell areas       : b=664.734um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=664.734um^2
[08/13 17:03:13    387s]     cell capacitance : b=1230.441fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1230.441fF
[08/13 17:03:13    387s]     sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:13    387s]     wire capacitance : top=0.000fF, trunk=176.710fF, leaf=1504.603fF, total=1681.313fF
[08/13 17:03:13    387s]     wire lengths     : top=0.000um, trunk=1617.679um, leaf=13900.835um, total=15518.514um
[08/13 17:03:13    387s]     hp wire lengths  : top=0.000um, trunk=1153.270um, leaf=4298.055um, total=5451.325um
[08/13 17:03:13    387s]   Clock DAG net violations after clustering cong repair call: none
[08/13 17:03:13    387s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[08/13 17:03:13    387s]     Trunk : target=0.071ns count=9 avg=0.027ns sd=0.011ns min=0.006ns max=0.042ns {9 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:13    387s]     Leaf  : target=0.071ns count=43 avg=0.018ns sd=0.003ns min=0.013ns max=0.026ns {43 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:13    387s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[08/13 17:03:13    387s]      Bufs: BUF_X32: 51 
[08/13 17:03:13    387s]   Clock DAG hash after clustering cong repair call: 11439833772586465934 1602432757649385672
[08/13 17:03:13    387s]   CTS services accumulated run-time stats after clustering cong repair call:
[08/13 17:03:13    387s]     delay calculator: calls=9811, total_wall_time=0.516s, mean_wall_time=0.053ms
[08/13 17:03:13    387s]     legalizer: calls=865, total_wall_time=0.007s, mean_wall_time=0.008ms
[08/13 17:03:13    387s]     steiner router: calls=8022, total_wall_time=0.294s, mean_wall_time=0.037ms
[08/13 17:03:13    387s]   Primary reporting skew groups after clustering cong repair call:
[08/13 17:03:13    387s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.148, avg=0.111, sd=0.017], skew [0.070 vs 0.040*], 74.6% {0.090, 0.129} (wid=0.064 ws=0.057) (gid=0.084 gs=0.019)
[08/13 17:03:13    387s]         min path sink: weight_reg_reg[0]124/CK
[08/13 17:03:13    387s]         max path sink: acc_reg_out_reg[15]11/CK
[08/13 17:03:13    387s]   Skew group summary after clustering cong repair call:
[08/13 17:03:13    387s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.148, avg=0.111, sd=0.017], skew [0.070 vs 0.040*], 74.6% {0.090, 0.129} (wid=0.064 ws=0.057) (gid=0.084 gs=0.019)
[08/13 17:03:13    387s]   CongRepair After Initial Clustering done. (took cpu=0:00:02.3 real=0:00:02.3)
[08/13 17:03:13    387s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:13    387s] UM:*                                                                   CongRepair After Initial Clustering
[08/13 17:03:13    387s]   Stage::Clustering done. (took cpu=0:00:05.0 real=0:00:05.0)
[08/13 17:03:13    387s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:13    387s] UM:*                                                                   Stage::Clustering
[08/13 17:03:13    387s]   Stage::DRV Fixing...
[08/13 17:03:13    387s]   Fixing clock tree slew time and max cap violations...
[08/13 17:03:13    387s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 11439833772586465934 1602432757649385672
[08/13 17:03:13    387s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[08/13 17:03:13    387s]       delay calculator: calls=9811, total_wall_time=0.516s, mean_wall_time=0.053ms
[08/13 17:03:13    387s]       legalizer: calls=865, total_wall_time=0.007s, mean_wall_time=0.008ms
[08/13 17:03:13    387s]       steiner router: calls=8022, total_wall_time=0.294s, mean_wall_time=0.037ms
[08/13 17:03:13    387s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/13 17:03:13    387s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[08/13 17:03:13    387s]       cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:13    387s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:13    387s]       misc counts      : r=1, pp=0
[08/13 17:03:13    387s]       cell areas       : b=664.734um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=664.734um^2
[08/13 17:03:13    387s]       cell capacitance : b=1230.441fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1230.441fF
[08/13 17:03:13    387s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:13    387s]       wire capacitance : top=0.000fF, trunk=176.710fF, leaf=1504.603fF, total=1681.313fF
[08/13 17:03:13    387s]       wire lengths     : top=0.000um, trunk=1617.679um, leaf=13900.835um, total=15518.514um
[08/13 17:03:13    387s]       hp wire lengths  : top=0.000um, trunk=1153.270um, leaf=4298.055um, total=5451.325um
[08/13 17:03:13    387s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[08/13 17:03:13    387s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[08/13 17:03:13    387s]       Trunk : target=0.071ns count=9 avg=0.027ns sd=0.011ns min=0.006ns max=0.042ns {9 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:13    387s]       Leaf  : target=0.071ns count=43 avg=0.018ns sd=0.003ns min=0.013ns max=0.026ns {43 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:13    387s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[08/13 17:03:13    387s]        Bufs: BUF_X32: 51 
[08/13 17:03:13    387s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 11439833772586465934 1602432757649385672
[08/13 17:03:13    387s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[08/13 17:03:13    387s]       delay calculator: calls=9811, total_wall_time=0.516s, mean_wall_time=0.053ms
[08/13 17:03:13    387s]       legalizer: calls=865, total_wall_time=0.007s, mean_wall_time=0.008ms
[08/13 17:03:13    387s]       steiner router: calls=8022, total_wall_time=0.294s, mean_wall_time=0.037ms
[08/13 17:03:13    387s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[08/13 17:03:13    387s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.148], skew [0.070 vs 0.040*]
[08/13 17:03:13    387s]           min path sink: weight_reg_reg[0]124/CK
[08/13 17:03:13    387s]           max path sink: acc_reg_out_reg[15]11/CK
[08/13 17:03:13    387s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[08/13 17:03:13    387s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.148], skew [0.070 vs 0.040*]
[08/13 17:03:13    387s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:13    387s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:13    387s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:13    387s] UM:*                                                                   Fixing clock tree slew time and max cap violations
[08/13 17:03:13    387s]   Fixing clock tree slew time and max cap violations - detailed pass...
[08/13 17:03:13    387s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 11439833772586465934 1602432757649385672
[08/13 17:03:13    387s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/13 17:03:13    387s]       delay calculator: calls=9811, total_wall_time=0.516s, mean_wall_time=0.053ms
[08/13 17:03:13    387s]       legalizer: calls=865, total_wall_time=0.007s, mean_wall_time=0.008ms
[08/13 17:03:13    387s]       steiner router: calls=8022, total_wall_time=0.294s, mean_wall_time=0.037ms
[08/13 17:03:13    387s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/13 17:03:13    387s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/13 17:03:13    387s]       cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:13    387s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:13    387s]       misc counts      : r=1, pp=0
[08/13 17:03:13    387s]       cell areas       : b=664.734um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=664.734um^2
[08/13 17:03:13    387s]       cell capacitance : b=1230.441fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1230.441fF
[08/13 17:03:13    387s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:13    387s]       wire capacitance : top=0.000fF, trunk=176.710fF, leaf=1504.603fF, total=1681.313fF
[08/13 17:03:13    387s]       wire lengths     : top=0.000um, trunk=1617.679um, leaf=13900.835um, total=15518.514um
[08/13 17:03:13    387s]       hp wire lengths  : top=0.000um, trunk=1153.270um, leaf=4298.055um, total=5451.325um
[08/13 17:03:13    387s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[08/13 17:03:13    387s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/13 17:03:13    387s]       Trunk : target=0.071ns count=9 avg=0.027ns sd=0.011ns min=0.006ns max=0.042ns {9 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:13    387s]       Leaf  : target=0.071ns count=43 avg=0.018ns sd=0.003ns min=0.013ns max=0.026ns {43 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:13    387s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[08/13 17:03:13    387s]        Bufs: BUF_X32: 51 
[08/13 17:03:13    387s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 11439833772586465934 1602432757649385672
[08/13 17:03:13    387s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/13 17:03:13    387s]       delay calculator: calls=9811, total_wall_time=0.516s, mean_wall_time=0.053ms
[08/13 17:03:13    387s]       legalizer: calls=865, total_wall_time=0.007s, mean_wall_time=0.008ms
[08/13 17:03:13    387s]       steiner router: calls=8022, total_wall_time=0.294s, mean_wall_time=0.037ms
[08/13 17:03:13    387s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/13 17:03:13    387s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.148, avg=0.111, sd=0.017], skew [0.070 vs 0.040*], 74.6% {0.090, 0.129} (wid=0.064 ws=0.057) (gid=0.084 gs=0.019)
[08/13 17:03:13    387s]           min path sink: weight_reg_reg[0]124/CK
[08/13 17:03:13    387s]           max path sink: acc_reg_out_reg[15]11/CK
[08/13 17:03:13    387s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/13 17:03:13    387s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.148, avg=0.111, sd=0.017], skew [0.070 vs 0.040*], 74.6% {0.090, 0.129} (wid=0.064 ws=0.057) (gid=0.084 gs=0.019)
[08/13 17:03:13    387s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:13    387s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:13    387s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:13    387s] UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[08/13 17:03:13    387s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:13    387s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:13    387s] UM:*                                                                   Stage::DRV Fixing
[08/13 17:03:13    387s]   Stage::Insertion Delay Reduction...
[08/13 17:03:13    387s]   Removing unnecessary root buffering...
[08/13 17:03:13    387s]     Clock DAG hash before 'Removing unnecessary root buffering': 11439833772586465934 1602432757649385672
[08/13 17:03:13    387s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[08/13 17:03:13    387s]       delay calculator: calls=9811, total_wall_time=0.516s, mean_wall_time=0.053ms
[08/13 17:03:13    387s]       legalizer: calls=865, total_wall_time=0.007s, mean_wall_time=0.008ms
[08/13 17:03:13    387s]       steiner router: calls=8022, total_wall_time=0.294s, mean_wall_time=0.037ms
[08/13 17:03:13    387s]     Clock DAG stats after 'Removing unnecessary root buffering':
[08/13 17:03:13    387s]       cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:13    387s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:13    387s]       misc counts      : r=1, pp=0
[08/13 17:03:13    387s]       cell areas       : b=664.734um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=664.734um^2
[08/13 17:03:13    387s]       cell capacitance : b=1230.441fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1230.441fF
[08/13 17:03:13    387s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:13    387s]       wire capacitance : top=0.000fF, trunk=176.710fF, leaf=1504.603fF, total=1681.313fF
[08/13 17:03:13    387s]       wire lengths     : top=0.000um, trunk=1617.679um, leaf=13900.835um, total=15518.514um
[08/13 17:03:13    387s]       hp wire lengths  : top=0.000um, trunk=1153.270um, leaf=4298.055um, total=5451.325um
[08/13 17:03:13    387s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[08/13 17:03:13    387s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[08/13 17:03:13    387s]       Trunk : target=0.071ns count=9 avg=0.027ns sd=0.011ns min=0.006ns max=0.042ns {9 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:13    387s]       Leaf  : target=0.071ns count=43 avg=0.018ns sd=0.003ns min=0.013ns max=0.026ns {43 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:13    387s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[08/13 17:03:13    387s]        Bufs: BUF_X32: 51 
[08/13 17:03:13    387s]     Clock DAG hash after 'Removing unnecessary root buffering': 11439833772586465934 1602432757649385672
[08/13 17:03:13    387s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[08/13 17:03:13    387s]       delay calculator: calls=9811, total_wall_time=0.516s, mean_wall_time=0.053ms
[08/13 17:03:13    387s]       legalizer: calls=865, total_wall_time=0.007s, mean_wall_time=0.008ms
[08/13 17:03:13    387s]       steiner router: calls=8022, total_wall_time=0.294s, mean_wall_time=0.037ms
[08/13 17:03:13    387s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[08/13 17:03:13    387s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.148], skew [0.070 vs 0.040*]
[08/13 17:03:13    387s]           min path sink: weight_reg_reg[0]124/CK
[08/13 17:03:13    387s]           max path sink: acc_reg_out_reg[15]11/CK
[08/13 17:03:13    387s]     Skew group summary after 'Removing unnecessary root buffering':
[08/13 17:03:13    387s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.148], skew [0.070 vs 0.040*]
[08/13 17:03:13    387s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:13    387s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:13    387s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:13    387s] UM:*                                                                   Removing unnecessary root buffering
[08/13 17:03:13    387s]   Removing unconstrained drivers...
[08/13 17:03:13    387s]     Clock DAG hash before 'Removing unconstrained drivers': 11439833772586465934 1602432757649385672
[08/13 17:03:13    387s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[08/13 17:03:13    387s]       delay calculator: calls=9811, total_wall_time=0.516s, mean_wall_time=0.053ms
[08/13 17:03:13    387s]       legalizer: calls=865, total_wall_time=0.007s, mean_wall_time=0.008ms
[08/13 17:03:13    387s]       steiner router: calls=8022, total_wall_time=0.294s, mean_wall_time=0.037ms
[08/13 17:03:13    387s]     Clock DAG stats after 'Removing unconstrained drivers':
[08/13 17:03:13    387s]       cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:13    387s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:13    387s]       misc counts      : r=1, pp=0
[08/13 17:03:13    387s]       cell areas       : b=664.734um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=664.734um^2
[08/13 17:03:13    387s]       cell capacitance : b=1230.441fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1230.441fF
[08/13 17:03:13    387s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:13    387s]       wire capacitance : top=0.000fF, trunk=176.710fF, leaf=1504.603fF, total=1681.313fF
[08/13 17:03:13    387s]       wire lengths     : top=0.000um, trunk=1617.679um, leaf=13900.835um, total=15518.514um
[08/13 17:03:13    387s]       hp wire lengths  : top=0.000um, trunk=1153.270um, leaf=4298.055um, total=5451.325um
[08/13 17:03:13    387s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[08/13 17:03:13    387s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[08/13 17:03:13    387s]       Trunk : target=0.071ns count=9 avg=0.027ns sd=0.011ns min=0.006ns max=0.042ns {9 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:13    387s]       Leaf  : target=0.071ns count=43 avg=0.018ns sd=0.003ns min=0.013ns max=0.026ns {43 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:13    387s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[08/13 17:03:13    387s]        Bufs: BUF_X32: 51 
[08/13 17:03:13    387s]     Clock DAG hash after 'Removing unconstrained drivers': 11439833772586465934 1602432757649385672
[08/13 17:03:13    387s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[08/13 17:03:13    387s]       delay calculator: calls=9811, total_wall_time=0.516s, mean_wall_time=0.053ms
[08/13 17:03:13    387s]       legalizer: calls=865, total_wall_time=0.007s, mean_wall_time=0.008ms
[08/13 17:03:13    387s]       steiner router: calls=8022, total_wall_time=0.294s, mean_wall_time=0.037ms
[08/13 17:03:13    387s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[08/13 17:03:13    387s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.148], skew [0.070 vs 0.040*]
[08/13 17:03:13    387s]           min path sink: weight_reg_reg[0]124/CK
[08/13 17:03:13    387s]           max path sink: acc_reg_out_reg[15]11/CK
[08/13 17:03:13    387s]     Skew group summary after 'Removing unconstrained drivers':
[08/13 17:03:13    387s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.148], skew [0.070 vs 0.040*]
[08/13 17:03:13    387s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:13    387s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:13    387s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:13    387s] UM:*                                                                   Removing unconstrained drivers
[08/13 17:03:13    387s]   Reducing insertion delay 1...
[08/13 17:03:13    387s]     Clock DAG hash before 'Reducing insertion delay 1': 11439833772586465934 1602432757649385672
[08/13 17:03:13    387s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[08/13 17:03:13    387s]       delay calculator: calls=9811, total_wall_time=0.516s, mean_wall_time=0.053ms
[08/13 17:03:13    387s]       legalizer: calls=865, total_wall_time=0.007s, mean_wall_time=0.008ms
[08/13 17:03:13    387s]       steiner router: calls=8022, total_wall_time=0.294s, mean_wall_time=0.037ms
[08/13 17:03:13    387s]     Clock DAG stats after 'Reducing insertion delay 1':
[08/13 17:03:13    387s]       cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:13    387s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:13    387s]       misc counts      : r=1, pp=0
[08/13 17:03:13    387s]       cell areas       : b=664.734um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=664.734um^2
[08/13 17:03:13    387s]       cell capacitance : b=1230.441fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1230.441fF
[08/13 17:03:13    387s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:13    387s]       wire capacitance : top=0.000fF, trunk=176.710fF, leaf=1504.603fF, total=1681.313fF
[08/13 17:03:13    387s]       wire lengths     : top=0.000um, trunk=1617.679um, leaf=13900.835um, total=15518.514um
[08/13 17:03:13    387s]       hp wire lengths  : top=0.000um, trunk=1153.270um, leaf=4298.055um, total=5451.325um
[08/13 17:03:13    387s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[08/13 17:03:13    387s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[08/13 17:03:13    387s]       Trunk : target=0.071ns count=9 avg=0.027ns sd=0.011ns min=0.006ns max=0.042ns {9 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:13    387s]       Leaf  : target=0.071ns count=43 avg=0.018ns sd=0.003ns min=0.013ns max=0.026ns {43 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:13    387s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[08/13 17:03:13    387s]        Bufs: BUF_X32: 51 
[08/13 17:03:13    387s]     Clock DAG hash after 'Reducing insertion delay 1': 11439833772586465934 1602432757649385672
[08/13 17:03:13    387s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[08/13 17:03:13    387s]       delay calculator: calls=9868, total_wall_time=0.520s, mean_wall_time=0.053ms
[08/13 17:03:13    387s]       legalizer: calls=873, total_wall_time=0.007s, mean_wall_time=0.008ms
[08/13 17:03:13    387s]       steiner router: calls=8039, total_wall_time=0.295s, mean_wall_time=0.037ms
[08/13 17:03:13    387s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[08/13 17:03:13    387s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.148], skew [0.070 vs 0.040*]
[08/13 17:03:13    387s]           min path sink: weight_reg_reg[0]124/CK
[08/13 17:03:13    387s]           max path sink: acc_reg_out_reg[15]11/CK
[08/13 17:03:13    387s]     Skew group summary after 'Reducing insertion delay 1':
[08/13 17:03:13    387s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.148], skew [0.070 vs 0.040*]
[08/13 17:03:13    387s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:13    387s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:13    387s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:13    387s] UM:*                                                                   Reducing insertion delay 1
[08/13 17:03:13    387s]   Removing longest path buffering...
[08/13 17:03:13    387s]     Clock DAG hash before 'Removing longest path buffering': 11439833772586465934 1602432757649385672
[08/13 17:03:13    387s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[08/13 17:03:13    387s]       delay calculator: calls=9868, total_wall_time=0.520s, mean_wall_time=0.053ms
[08/13 17:03:13    387s]       legalizer: calls=873, total_wall_time=0.007s, mean_wall_time=0.008ms
[08/13 17:03:13    387s]       steiner router: calls=8039, total_wall_time=0.295s, mean_wall_time=0.037ms
[08/13 17:03:13    387s]     Clock DAG stats after 'Removing longest path buffering':
[08/13 17:03:13    387s]       cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:13    387s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:13    387s]       misc counts      : r=1, pp=0
[08/13 17:03:13    387s]       cell areas       : b=664.734um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=664.734um^2
[08/13 17:03:13    387s]       cell capacitance : b=1230.441fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1230.441fF
[08/13 17:03:13    387s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:13    387s]       wire capacitance : top=0.000fF, trunk=176.710fF, leaf=1504.603fF, total=1681.313fF
[08/13 17:03:13    387s]       wire lengths     : top=0.000um, trunk=1617.679um, leaf=13900.835um, total=15518.514um
[08/13 17:03:13    387s]       hp wire lengths  : top=0.000um, trunk=1153.270um, leaf=4298.055um, total=5451.325um
[08/13 17:03:13    387s]     Clock DAG net violations after 'Removing longest path buffering': none
[08/13 17:03:13    387s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[08/13 17:03:13    387s]       Trunk : target=0.071ns count=9 avg=0.027ns sd=0.011ns min=0.006ns max=0.042ns {9 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:13    387s]       Leaf  : target=0.071ns count=43 avg=0.018ns sd=0.003ns min=0.013ns max=0.026ns {43 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:13    387s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[08/13 17:03:13    387s]        Bufs: BUF_X32: 51 
[08/13 17:03:13    387s]     Clock DAG hash after 'Removing longest path buffering': 11439833772586465934 1602432757649385672
[08/13 17:03:13    387s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[08/13 17:03:13    387s]       delay calculator: calls=10133, total_wall_time=0.595s, mean_wall_time=0.059ms
[08/13 17:03:13    387s]       legalizer: calls=899, total_wall_time=0.008s, mean_wall_time=0.009ms
[08/13 17:03:13    387s]       steiner router: calls=8100, total_wall_time=0.305s, mean_wall_time=0.038ms
[08/13 17:03:13    387s]     Primary reporting skew groups after 'Removing longest path buffering':
[08/13 17:03:13    387s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.148], skew [0.070 vs 0.040*]
[08/13 17:03:13    387s]           min path sink: weight_reg_reg[0]124/CK
[08/13 17:03:13    387s]           max path sink: acc_reg_out_reg[15]11/CK
[08/13 17:03:13    387s]     Skew group summary after 'Removing longest path buffering':
[08/13 17:03:13    387s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.148], skew [0.070 vs 0.040*]
[08/13 17:03:13    387s]     Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:13    387s]   Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/13 17:03:13    387s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:13    387s] UM:*                                                                   Removing longest path buffering
[08/13 17:03:13    387s]   Reducing insertion delay 2...
[08/13 17:03:13    387s]     Clock DAG hash before 'Reducing insertion delay 2': 11439833772586465934 1602432757649385672
[08/13 17:03:13    387s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[08/13 17:03:13    387s]       delay calculator: calls=10133, total_wall_time=0.595s, mean_wall_time=0.059ms
[08/13 17:03:13    387s]       legalizer: calls=899, total_wall_time=0.008s, mean_wall_time=0.009ms
[08/13 17:03:13    387s]       steiner router: calls=8100, total_wall_time=0.305s, mean_wall_time=0.038ms
[08/13 17:03:15    389s]     Path optimization required 474 stage delay updates 
[08/13 17:03:15    389s]     Clock DAG stats after 'Reducing insertion delay 2':
[08/13 17:03:15    389s]       cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:15    389s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:15    389s]       misc counts      : r=1, pp=0
[08/13 17:03:15    389s]       cell areas       : b=664.734um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=664.734um^2
[08/13 17:03:15    389s]       cell capacitance : b=1230.441fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1230.441fF
[08/13 17:03:15    389s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:15    389s]       wire capacitance : top=0.000fF, trunk=183.832fF, leaf=1505.276fF, total=1689.108fF
[08/13 17:03:15    389s]       wire lengths     : top=0.000um, trunk=1682.915um, leaf=13906.180um, total=15589.094um
[08/13 17:03:15    389s]       hp wire lengths  : top=0.000um, trunk=1226.850um, leaf=4298.055um, total=5524.905um
[08/13 17:03:15    389s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[08/13 17:03:15    389s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[08/13 17:03:15    389s]       Trunk : target=0.071ns count=9 avg=0.026ns sd=0.010ns min=0.006ns max=0.042ns {9 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:15    389s]       Leaf  : target=0.071ns count=43 avg=0.017ns sd=0.003ns min=0.013ns max=0.026ns {43 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:15    389s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[08/13 17:03:15    389s]        Bufs: BUF_X32: 51 
[08/13 17:03:15    389s]     Clock DAG hash after 'Reducing insertion delay 2': 15832818049888690914 18388409713867291396
[08/13 17:03:15    389s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[08/13 17:03:15    389s]       delay calculator: calls=11346, total_wall_time=0.953s, mean_wall_time=0.084ms
[08/13 17:03:15    389s]       legalizer: calls=1132, total_wall_time=0.013s, mean_wall_time=0.012ms
[08/13 17:03:15    389s]       steiner router: calls=8574, total_wall_time=0.415s, mean_wall_time=0.048ms
[08/13 17:03:15    389s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[08/13 17:03:15    389s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.139, avg=0.110, sd=0.016], skew [0.061 vs 0.040*], 75.6% {0.092, 0.132} (wid=0.056 ws=0.049) (gid=0.086 gs=0.021)
[08/13 17:03:15    389s]           min path sink: weight_reg_reg[0]124/CK
[08/13 17:03:15    389s]           max path sink: result_reg_reg[0><9]/CK
[08/13 17:03:15    389s]     Skew group summary after 'Reducing insertion delay 2':
[08/13 17:03:15    389s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.139, avg=0.110, sd=0.016], skew [0.061 vs 0.040*], 75.6% {0.092, 0.132} (wid=0.056 ws=0.049) (gid=0.086 gs=0.021)
[08/13 17:03:15    389s]     Legalizer API calls during this step: 233 succeeded with high effort: 233 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:15    389s]   Reducing insertion delay 2 done. (took cpu=0:00:01.3 real=0:00:01.3)
[08/13 17:03:15    389s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:15    389s] UM:*                                                                   Reducing insertion delay 2
[08/13 17:03:15    389s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.7 real=0:00:01.8)
[08/13 17:03:15    389s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:15    389s] UM:*                                                                   Stage::Insertion Delay Reduction
[08/13 17:03:15    389s]   CCOpt::Phase::Construction done. (took cpu=0:00:06.9 real=0:00:07.0)
[08/13 17:03:15    389s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:15    389s] UM:*                                                                   CCOpt::Phase::Construction
[08/13 17:03:15    389s]   CCOpt::Phase::Implementation...
[08/13 17:03:15    389s]   Stage::Reducing Power...
[08/13 17:03:15    389s]   Improving clock tree routing...
[08/13 17:03:15    389s]     Clock DAG hash before 'Improving clock tree routing': 15832818049888690914 18388409713867291396
[08/13 17:03:15    389s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[08/13 17:03:15    389s]       delay calculator: calls=11346, total_wall_time=0.953s, mean_wall_time=0.084ms
[08/13 17:03:15    389s]       legalizer: calls=1132, total_wall_time=0.013s, mean_wall_time=0.012ms
[08/13 17:03:15    389s]       steiner router: calls=8574, total_wall_time=0.415s, mean_wall_time=0.048ms
[08/13 17:03:15    389s]     Iteration 1...
[08/13 17:03:15    389s]     Iteration 1 done.
[08/13 17:03:15    389s]     Clock DAG stats after 'Improving clock tree routing':
[08/13 17:03:15    389s]       cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:15    389s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:15    389s]       misc counts      : r=1, pp=0
[08/13 17:03:15    389s]       cell areas       : b=664.734um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=664.734um^2
[08/13 17:03:15    389s]       cell capacitance : b=1230.441fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1230.441fF
[08/13 17:03:15    389s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:15    389s]       wire capacitance : top=0.000fF, trunk=183.832fF, leaf=1505.276fF, total=1689.108fF
[08/13 17:03:15    389s]       wire lengths     : top=0.000um, trunk=1682.915um, leaf=13906.180um, total=15589.094um
[08/13 17:03:15    389s]       hp wire lengths  : top=0.000um, trunk=1226.850um, leaf=4298.055um, total=5524.905um
[08/13 17:03:15    389s]     Clock DAG net violations after 'Improving clock tree routing': none
[08/13 17:03:15    389s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[08/13 17:03:15    389s]       Trunk : target=0.071ns count=9 avg=0.026ns sd=0.010ns min=0.006ns max=0.042ns {9 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:15    389s]       Leaf  : target=0.071ns count=43 avg=0.017ns sd=0.003ns min=0.013ns max=0.026ns {43 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:15    389s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[08/13 17:03:15    389s]        Bufs: BUF_X32: 51 
[08/13 17:03:15    389s]     Clock DAG hash after 'Improving clock tree routing': 15832818049888690914 18388409713867291396
[08/13 17:03:15    389s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[08/13 17:03:15    389s]       delay calculator: calls=11404, total_wall_time=0.969s, mean_wall_time=0.085ms
[08/13 17:03:15    389s]       legalizer: calls=1163, total_wall_time=0.014s, mean_wall_time=0.012ms
[08/13 17:03:15    389s]       steiner router: calls=8608, total_wall_time=0.420s, mean_wall_time=0.049ms
[08/13 17:03:15    389s]     Primary reporting skew groups after 'Improving clock tree routing':
[08/13 17:03:15    389s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.139], skew [0.061 vs 0.040*]
[08/13 17:03:15    389s]           min path sink: weight_reg_reg[0]124/CK
[08/13 17:03:15    389s]           max path sink: result_reg_reg[0><9]/CK
[08/13 17:03:15    389s]     Skew group summary after 'Improving clock tree routing':
[08/13 17:03:15    389s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.139], skew [0.061 vs 0.040*]
[08/13 17:03:15    389s]     Legalizer API calls during this step: 31 succeeded with high effort: 31 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:15    389s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:15    389s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:15    389s] UM:*                                                                   Improving clock tree routing
[08/13 17:03:15    389s]   Reducing clock tree power 1...
[08/13 17:03:15    389s]     Clock DAG hash before 'Reducing clock tree power 1': 15832818049888690914 18388409713867291396
[08/13 17:03:15    389s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[08/13 17:03:15    389s]       delay calculator: calls=11404, total_wall_time=0.969s, mean_wall_time=0.085ms
[08/13 17:03:15    389s]       legalizer: calls=1163, total_wall_time=0.014s, mean_wall_time=0.012ms
[08/13 17:03:15    389s]       steiner router: calls=8608, total_wall_time=0.420s, mean_wall_time=0.049ms
[08/13 17:03:15    389s]     Resizing gates: [08/13 17:03:15    389s] 
[08/13 17:03:15    389s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/13 17:03:16    390s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:16    390s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:16    390s] UM:*                                                                   Legalizing clock trees
[08/13 17:03:16    390s]     100% 
[08/13 17:03:16    390s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[08/13 17:03:16    390s]       cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:16    390s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:16    390s]       misc counts      : r=1, pp=0
[08/13 17:03:16    390s]       cell areas       : b=449.274um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=449.274um^2
[08/13 17:03:16    390s]       cell capacitance : b=813.444fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=813.444fF
[08/13 17:03:16    390s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:16    390s]       wire capacitance : top=0.000fF, trunk=183.819fF, leaf=1506.174fF, total=1689.993fF
[08/13 17:03:16    390s]       wire lengths     : top=0.000um, trunk=1682.794um, leaf=13917.770um, total=15600.564um
[08/13 17:03:16    390s]       hp wire lengths  : top=0.000um, trunk=1226.850um, leaf=4298.055um, total=5524.905um
[08/13 17:03:16    390s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[08/13 17:03:16    390s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[08/13 17:03:16    390s]       Trunk : target=0.071ns count=9 avg=0.018ns sd=0.008ns min=0.006ns max=0.032ns {9 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:16    390s]       Leaf  : target=0.071ns count=43 avg=0.026ns sd=0.011ns min=0.013ns max=0.067ns {42 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 1 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:16    390s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[08/13 17:03:16    390s]        Bufs: BUF_X32: 25 BUF_X16: 11 BUF_X8: 14 BUF_X4: 1 
[08/13 17:03:16    390s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 15184124512016240357 16065193217231613947
[08/13 17:03:16    390s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[08/13 17:03:16    390s]       delay calculator: calls=12290, total_wall_time=1.285s, mean_wall_time=0.105ms
[08/13 17:03:16    390s]       legalizer: calls=1369, total_wall_time=0.017s, mean_wall_time=0.013ms
[08/13 17:03:16    390s]       steiner router: calls=8919, total_wall_time=0.548s, mean_wall_time=0.061ms
[08/13 17:03:16    390s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[08/13 17:03:16    390s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.138], skew [0.059 vs 0.040*]
[08/13 17:03:16    390s]           min path sink: acc_reg_out_reg[1]123/CK
[08/13 17:03:16    390s]           max path sink: acc_reg_out_reg[12]105/CK
[08/13 17:03:16    390s]     Skew group summary after reducing clock tree power 1 iteration 1:
[08/13 17:03:16    390s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.078, max=0.138], skew [0.059 vs 0.040*]
[08/13 17:03:16    390s]     Resizing gates: [08/13 17:03:16    390s] 
[08/13 17:03:16    390s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/13 17:03:17    391s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:17    391s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:17    391s] UM:*                                                                   Legalizing clock trees
[08/13 17:03:17    391s]     100% 
[08/13 17:03:17    391s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[08/13 17:03:17    391s]       cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:17    391s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:17    391s]       misc counts      : r=1, pp=0
[08/13 17:03:17    391s]       cell areas       : b=235.410um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=235.410um^2
[08/13 17:03:17    391s]       cell capacitance : b=409.619fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=409.619fF
[08/13 17:03:17    391s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:17    391s]       wire capacitance : top=0.000fF, trunk=183.291fF, leaf=1502.311fF, total=1685.601fF
[08/13 17:03:17    391s]       wire lengths     : top=0.000um, trunk=1677.817um, leaf=13877.187um, total=15555.004um
[08/13 17:03:17    391s]       hp wire lengths  : top=0.000um, trunk=1226.850um, leaf=4298.055um, total=5524.905um
[08/13 17:03:17    391s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[08/13 17:03:17    391s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[08/13 17:03:17    391s]       Trunk : target=0.071ns count=9 avg=0.014ns sd=0.008ns min=0.006ns max=0.033ns {9 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:17    391s]       Leaf  : target=0.071ns count=43 avg=0.039ns sd=0.014ns min=0.013ns max=0.070ns {36 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 4 <= 0.068ns, 3 <= 0.071ns}
[08/13 17:03:17    391s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[08/13 17:03:17    391s]        Bufs: BUF_X32: 4 BUF_X16: 10 BUF_X8: 30 BUF_X4: 7 
[08/13 17:03:17    391s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 16252375696150065601 17624111952593458823
[08/13 17:03:17    391s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[08/13 17:03:17    391s]       delay calculator: calls=12973, total_wall_time=1.512s, mean_wall_time=0.117ms
[08/13 17:03:17    391s]       legalizer: calls=1542, total_wall_time=0.020s, mean_wall_time=0.013ms
[08/13 17:03:17    391s]       steiner router: calls=9115, total_wall_time=0.619s, mean_wall_time=0.068ms
[08/13 17:03:17    391s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[08/13 17:03:17    391s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.082, max=0.136], skew [0.054 vs 0.040*]
[08/13 17:03:17    391s]           min path sink: weight_reg_reg[5]51/CK
[08/13 17:03:17    391s]           max path sink: weight_reg_reg[6]103/CK
[08/13 17:03:17    391s]     Skew group summary after reducing clock tree power 1 iteration 2:
[08/13 17:03:17    391s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.082, max=0.136], skew [0.054 vs 0.040*]
[08/13 17:03:17    391s]     Resizing gates: [08/13 17:03:17    391s] 
[08/13 17:03:17    391s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/13 17:03:18    392s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:18    392s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:18    392s] UM:*                                                                   Legalizing clock trees
[08/13 17:03:18    392s]     100% 
[08/13 17:03:18    392s]     Clock DAG stats after 'Reducing clock tree power 1':
[08/13 17:03:18    392s]       cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:18    392s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:18    392s]       misc counts      : r=1, pp=0
[08/13 17:03:18    392s]       cell areas       : b=193.914um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=193.914um^2
[08/13 17:03:18    392s]       cell capacitance : b=332.515fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=332.515fF
[08/13 17:03:18    392s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:18    392s]       wire capacitance : top=0.000fF, trunk=183.291fF, leaf=1500.987fF, total=1684.278fF
[08/13 17:03:18    392s]       wire lengths     : top=0.000um, trunk=1677.817um, leaf=13863.457um, total=15541.274um
[08/13 17:03:18    392s]       hp wire lengths  : top=0.000um, trunk=1226.850um, leaf=4298.055um, total=5524.905um
[08/13 17:03:18    392s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[08/13 17:03:18    392s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[08/13 17:03:18    392s]       Trunk : target=0.071ns count=9 avg=0.012ns sd=0.003ns min=0.006ns max=0.018ns {9 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:18    392s]       Leaf  : target=0.071ns count=43 avg=0.045ns sd=0.015ns min=0.022ns max=0.070ns {30 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 8 <= 0.068ns, 3 <= 0.071ns}
[08/13 17:03:18    392s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[08/13 17:03:18    392s]        Bufs: BUF_X32: 1 BUF_X16: 9 BUF_X8: 28 BUF_X4: 13 
[08/13 17:03:18    392s]     Clock DAG hash after 'Reducing clock tree power 1': 12168740765316337834 12893243245532733508
[08/13 17:03:18    392s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[08/13 17:03:18    392s]       delay calculator: calls=13527, total_wall_time=1.687s, mean_wall_time=0.125ms
[08/13 17:03:18    392s]       legalizer: calls=1689, total_wall_time=0.021s, mean_wall_time=0.012ms
[08/13 17:03:18    392s]       steiner router: calls=9272, total_wall_time=0.672s, mean_wall_time=0.072ms
[08/13 17:03:18    392s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[08/13 17:03:18    392s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.136], skew [0.054 vs 0.040*]
[08/13 17:03:18    392s]           min path sink: acc_reg_out_reg[6]98/CK
[08/13 17:03:18    392s]           max path sink: weight_reg_reg[6]103/CK
[08/13 17:03:18    392s]     Skew group summary after 'Reducing clock tree power 1':
[08/13 17:03:18    392s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.136], skew [0.054 vs 0.040*]
[08/13 17:03:18    392s]     Legalizer API calls during this step: 526 succeeded with high effort: 526 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:18    392s]   Reducing clock tree power 1 done. (took cpu=0:00:02.9 real=0:00:03.0)
[08/13 17:03:18    392s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:18    392s] UM:*                                                                   Reducing clock tree power 1
[08/13 17:03:18    392s]   Reducing clock tree power 2...
[08/13 17:03:18    392s]     Clock DAG hash before 'Reducing clock tree power 2': 12168740765316337834 12893243245532733508
[08/13 17:03:18    392s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[08/13 17:03:18    392s]       delay calculator: calls=13527, total_wall_time=1.687s, mean_wall_time=0.125ms
[08/13 17:03:18    392s]       legalizer: calls=1689, total_wall_time=0.021s, mean_wall_time=0.012ms
[08/13 17:03:18    392s]       steiner router: calls=9272, total_wall_time=0.672s, mean_wall_time=0.072ms
[08/13 17:03:19    393s]     Path optimization required 401 stage delay updates 
[08/13 17:03:19    393s]     Clock DAG stats after 'Reducing clock tree power 2':
[08/13 17:03:19    393s]       cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:19    393s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:19    393s]       misc counts      : r=1, pp=0
[08/13 17:03:19    393s]       cell areas       : b=192.318um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=192.318um^2
[08/13 17:03:19    393s]       cell capacitance : b=329.616fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=329.616fF
[08/13 17:03:19    393s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:19    393s]       wire capacitance : top=0.000fF, trunk=194.513fF, leaf=1505.764fF, total=1700.277fF
[08/13 17:03:19    393s]       wire lengths     : top=0.000um, trunk=1767.157um, leaf=13911.074um, total=15678.231um
[08/13 17:03:19    393s]       hp wire lengths  : top=0.000um, trunk=1331.100um, leaf=4319.665um, total=5650.765um
[08/13 17:03:19    393s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[08/13 17:03:19    393s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[08/13 17:03:19    393s]       Trunk : target=0.071ns count=9 avg=0.012ns sd=0.004ns min=0.006ns max=0.021ns {9 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:19    393s]       Leaf  : target=0.071ns count=43 avg=0.046ns sd=0.015ns min=0.022ns max=0.070ns {28 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 8 <= 0.068ns, 4 <= 0.071ns}
[08/13 17:03:19    393s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[08/13 17:03:19    393s]        Bufs: BUF_X32: 1 BUF_X16: 9 BUF_X8: 27 BUF_X4: 14 
[08/13 17:03:19    393s]     Clock DAG hash after 'Reducing clock tree power 2': 3616718531926337520 10719397661483800742
[08/13 17:03:19    393s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[08/13 17:03:19    393s]       delay calculator: calls=14361, total_wall_time=1.904s, mean_wall_time=0.133ms
[08/13 17:03:19    393s]       legalizer: calls=1862, total_wall_time=0.025s, mean_wall_time=0.014ms
[08/13 17:03:19    393s]       steiner router: calls=9680, total_wall_time=0.777s, mean_wall_time=0.080ms
[08/13 17:03:19    393s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[08/13 17:03:19    393s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.088, max=0.136, avg=0.118, sd=0.011], skew [0.048 vs 0.040*], 97.2% {0.097, 0.136} (wid=0.043 ws=0.038) (gid=0.114 gs=0.047)
[08/13 17:03:19    393s]           min path sink: acc_reg_out_reg[6]98/CK
[08/13 17:03:19    393s]           max path sink: x_reg_out_reg[6]94/CK
[08/13 17:03:19    393s]     Skew group summary after 'Reducing clock tree power 2':
[08/13 17:03:19    393s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.088, max=0.136, avg=0.118, sd=0.011], skew [0.048 vs 0.040*], 97.2% {0.097, 0.136} (wid=0.043 ws=0.038) (gid=0.114 gs=0.047)
[08/13 17:03:19    393s]     Legalizer API calls during this step: 173 succeeded with high effort: 173 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:19    393s]   Reducing clock tree power 2 done. (took cpu=0:00:00.9 real=0:00:00.9)
[08/13 17:03:19    393s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:19    393s] UM:*                                                                   Reducing clock tree power 2
[08/13 17:03:19    393s]   Stage::Reducing Power done. (took cpu=0:00:04.0 real=0:00:04.0)
[08/13 17:03:19    393s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:19    393s] UM:*                                                                   Stage::Reducing Power
[08/13 17:03:19    393s]   Stage::Balancing...
[08/13 17:03:19    393s]   Approximately balancing fragments step...
[08/13 17:03:19    393s]     Clock DAG hash before 'Approximately balancing fragments step': 3616718531926337520 10719397661483800742
[08/13 17:03:19    393s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[08/13 17:03:19    393s]       delay calculator: calls=14361, total_wall_time=1.904s, mean_wall_time=0.133ms
[08/13 17:03:19    393s]       legalizer: calls=1862, total_wall_time=0.025s, mean_wall_time=0.014ms
[08/13 17:03:19    393s]       steiner router: calls=9680, total_wall_time=0.777s, mean_wall_time=0.080ms
[08/13 17:03:19    393s]     Resolve constraints - Approximately balancing fragments...
[08/13 17:03:19    393s]     Resolving skew group constraints...
[08/13 17:03:19    393s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/13 17:03:19    393s]     Resolving skew group constraints done.
[08/13 17:03:19    393s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:19    393s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:19    393s] UM:*                                                                   Resolve constraints - Approximately balancing fragments
[08/13 17:03:19    393s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[08/13 17:03:19    393s]     Trial balancer estimated the amount of delay to be added in balancing: 0.038ns
[08/13 17:03:19    393s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:19    393s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:19    393s] UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[08/13 17:03:19    393s]     Approximately balancing fragments...
[08/13 17:03:19    393s]       Moving gates to improve sub-tree skew...
[08/13 17:03:19    393s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 3616718531926337520 10719397661483800742
[08/13 17:03:19    393s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[08/13 17:03:19    393s]           delay calculator: calls=14393, total_wall_time=1.906s, mean_wall_time=0.132ms
[08/13 17:03:19    393s]           legalizer: calls=1862, total_wall_time=0.025s, mean_wall_time=0.014ms
[08/13 17:03:19    393s]           steiner router: calls=9712, total_wall_time=0.777s, mean_wall_time=0.080ms
[08/13 17:03:19    393s]         Tried: 53 Succeeded: 0
[08/13 17:03:19    393s]         Topology Tried: 0 Succeeded: 0
[08/13 17:03:19    393s]         0 Succeeded with SS ratio
[08/13 17:03:19    393s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[08/13 17:03:19    393s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[08/13 17:03:19    393s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[08/13 17:03:19    393s]           cell counts      : b=51, i=0, icg=0, dcg=0, l=0, total=51
[08/13 17:03:19    393s]           sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:19    393s]           misc counts      : r=1, pp=0
[08/13 17:03:19    393s]           cell areas       : b=192.318um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=192.318um^2
[08/13 17:03:19    393s]           cell capacitance : b=329.616fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=329.616fF
[08/13 17:03:19    393s]           sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:19    393s]           wire capacitance : top=0.000fF, trunk=194.513fF, leaf=1505.764fF, total=1700.277fF
[08/13 17:03:19    393s]           wire lengths     : top=0.000um, trunk=1767.157um, leaf=13911.074um, total=15678.231um
[08/13 17:03:19    393s]           hp wire lengths  : top=0.000um, trunk=1331.100um, leaf=4319.665um, total=5650.765um
[08/13 17:03:19    393s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[08/13 17:03:19    393s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[08/13 17:03:19    393s]           Trunk : target=0.071ns count=9 avg=0.012ns sd=0.004ns min=0.006ns max=0.021ns {9 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:19    393s]           Leaf  : target=0.071ns count=43 avg=0.046ns sd=0.015ns min=0.022ns max=0.070ns {28 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 8 <= 0.068ns, 4 <= 0.071ns}
[08/13 17:03:19    393s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[08/13 17:03:19    393s]            Bufs: BUF_X32: 1 BUF_X16: 9 BUF_X8: 27 BUF_X4: 14 
[08/13 17:03:19    393s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 3616718531926337520 10719397661483800742
[08/13 17:03:19    393s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[08/13 17:03:19    393s]           delay calculator: calls=14393, total_wall_time=1.906s, mean_wall_time=0.132ms
[08/13 17:03:19    393s]           legalizer: calls=1862, total_wall_time=0.025s, mean_wall_time=0.014ms
[08/13 17:03:19    393s]           steiner router: calls=9712, total_wall_time=0.777s, mean_wall_time=0.080ms
[08/13 17:03:19    393s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:19    393s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:19    393s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:19    393s] UM:*                                                                   Moving gates to improve sub-tree skew
[08/13 17:03:19    393s]       Approximately balancing fragments bottom up...
[08/13 17:03:19    393s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 3616718531926337520 10719397661483800742
[08/13 17:03:19    393s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[08/13 17:03:19    393s]           delay calculator: calls=14393, total_wall_time=1.906s, mean_wall_time=0.132ms
[08/13 17:03:19    393s]           legalizer: calls=1862, total_wall_time=0.025s, mean_wall_time=0.014ms
[08/13 17:03:19    393s]           steiner router: calls=9712, total_wall_time=0.777s, mean_wall_time=0.080ms
[08/13 17:03:19    393s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[08/13 17:03:19    394s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[08/13 17:03:19    394s]           cell counts      : b=53, i=0, icg=0, dcg=0, l=0, total=53
[08/13 17:03:19    394s]           sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:19    394s]           misc counts      : r=1, pp=0
[08/13 17:03:19    394s]           cell areas       : b=183.274um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=183.274um^2
[08/13 17:03:19    394s]           cell capacitance : b=314.198fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=314.198fF
[08/13 17:03:19    394s]           sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:19    394s]           wire capacitance : top=0.000fF, trunk=204.307fF, leaf=1506.311fF, total=1710.619fF
[08/13 17:03:19    394s]           wire lengths     : top=0.000um, trunk=1856.082um, leaf=13915.046um, total=15771.127um
[08/13 17:03:19    394s]           hp wire lengths  : top=0.000um, trunk=1440.290um, leaf=4319.665um, total=5759.955um
[08/13 17:03:19    394s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[08/13 17:03:19    394s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[08/13 17:03:19    394s]           Trunk : target=0.071ns count=11 avg=0.012ns sd=0.005ns min=0.005ns max=0.021ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:19    394s]           Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.034ns max=0.070ns {25 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 11 <= 0.068ns, 4 <= 0.071ns}
[08/13 17:03:19    394s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[08/13 17:03:19    394s]            Bufs: BUF_X32: 1 BUF_X16: 6 BUF_X8: 28 BUF_X4: 18 
[08/13 17:03:19    394s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 14979251500161187078 16603546506191851784
[08/13 17:03:19    394s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[08/13 17:03:19    394s]           delay calculator: calls=15016, total_wall_time=2.077s, mean_wall_time=0.138ms
[08/13 17:03:19    394s]           legalizer: calls=1891, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:19    394s]           steiner router: calls=9845, total_wall_time=0.799s, mean_wall_time=0.081ms
[08/13 17:03:19    394s]         Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:19    394s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.5 real=0:00:00.5)
[08/13 17:03:20    394s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:20    394s] UM:*                                                                   Approximately balancing fragments bottom up
[08/13 17:03:20    394s]       Approximately balancing fragments, wire and cell delays...
[08/13 17:03:20    394s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[08/13 17:03:20    394s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/13 17:03:20    394s]           cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
[08/13 17:03:20    394s]           sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:20    394s]           misc counts      : r=1, pp=0
[08/13 17:03:20    394s]           cell areas       : b=185.402um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=185.402um^2
[08/13 17:03:20    394s]           cell capacitance : b=317.452fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=317.452fF
[08/13 17:03:20    394s]           sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:20    394s]           wire capacitance : top=0.000fF, trunk=204.525fF, leaf=1506.311fF, total=1710.837fF
[08/13 17:03:20    394s]           wire lengths     : top=0.000um, trunk=1859.441um, leaf=13915.046um, total=15774.487um
[08/13 17:03:20    394s]           hp wire lengths  : top=0.000um, trunk=1443.710um, leaf=4319.665um, total=5763.375um
[08/13 17:03:20    394s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[08/13 17:03:20    394s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/13 17:03:20    394s]           Trunk : target=0.071ns count=13 avg=0.011ns sd=0.005ns min=0.005ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:20    394s]           Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.034ns max=0.070ns {25 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 11 <= 0.068ns, 4 <= 0.071ns}
[08/13 17:03:20    394s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[08/13 17:03:20    394s]            Bufs: BUF_X32: 1 BUF_X16: 6 BUF_X8: 28 BUF_X4: 18 BUF_X2: 2 
[08/13 17:03:20    394s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 3953422663746282652 13612859865242412098
[08/13 17:03:20    394s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/13 17:03:20    394s]           delay calculator: calls=15065, total_wall_time=2.087s, mean_wall_time=0.139ms
[08/13 17:03:20    394s]           legalizer: calls=1897, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:20    394s]           steiner router: calls=9868, total_wall_time=0.801s, mean_wall_time=0.081ms
[08/13 17:03:20    394s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[08/13 17:03:20    394s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[08/13 17:03:20    394s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[08/13 17:03:20    394s]           cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
[08/13 17:03:20    394s]           sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:20    394s]           misc counts      : r=1, pp=0
[08/13 17:03:20    394s]           cell areas       : b=185.402um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=185.402um^2
[08/13 17:03:20    394s]           cell capacitance : b=317.452fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=317.452fF
[08/13 17:03:20    394s]           sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:20    394s]           wire capacitance : top=0.000fF, trunk=204.525fF, leaf=1506.311fF, total=1710.837fF
[08/13 17:03:20    394s]           wire lengths     : top=0.000um, trunk=1859.441um, leaf=13915.046um, total=15774.487um
[08/13 17:03:20    394s]           hp wire lengths  : top=0.000um, trunk=1443.710um, leaf=4319.665um, total=5763.375um
[08/13 17:03:20    394s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[08/13 17:03:20    394s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[08/13 17:03:20    394s]           Trunk : target=0.071ns count=13 avg=0.011ns sd=0.005ns min=0.005ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:20    394s]           Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.034ns max=0.070ns {25 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 11 <= 0.068ns, 4 <= 0.071ns}
[08/13 17:03:20    394s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[08/13 17:03:20    394s]            Bufs: BUF_X32: 1 BUF_X16: 6 BUF_X8: 28 BUF_X4: 18 BUF_X2: 2 
[08/13 17:03:20    394s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 3953422663746282652 13612859865242412098
[08/13 17:03:20    394s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[08/13 17:03:20    394s]           delay calculator: calls=15065, total_wall_time=2.087s, mean_wall_time=0.139ms
[08/13 17:03:20    394s]           legalizer: calls=1897, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:20    394s]           steiner router: calls=9868, total_wall_time=0.801s, mean_wall_time=0.081ms
[08/13 17:03:20    394s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[08/13 17:03:20    394s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:20    394s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:20    394s] UM:*                                                                   Approximately balancing fragments, wire and cell delays
[08/13 17:03:20    394s]     Approximately balancing fragments done.
[08/13 17:03:20    394s]     Clock DAG stats after 'Approximately balancing fragments step':
[08/13 17:03:20    394s]       cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
[08/13 17:03:20    394s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:20    394s]       misc counts      : r=1, pp=0
[08/13 17:03:20    394s]       cell areas       : b=185.402um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=185.402um^2
[08/13 17:03:20    394s]       cell capacitance : b=317.452fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=317.452fF
[08/13 17:03:20    394s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:20    394s]       wire capacitance : top=0.000fF, trunk=204.525fF, leaf=1506.311fF, total=1710.837fF
[08/13 17:03:20    394s]       wire lengths     : top=0.000um, trunk=1859.441um, leaf=13915.046um, total=15774.487um
[08/13 17:03:20    394s]       hp wire lengths  : top=0.000um, trunk=1443.710um, leaf=4319.665um, total=5763.375um
[08/13 17:03:20    394s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[08/13 17:03:20    394s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[08/13 17:03:20    394s]       Trunk : target=0.071ns count=13 avg=0.011ns sd=0.005ns min=0.005ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:20    394s]       Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.034ns max=0.070ns {25 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 11 <= 0.068ns, 4 <= 0.071ns}
[08/13 17:03:20    394s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[08/13 17:03:20    394s]        Bufs: BUF_X32: 1 BUF_X16: 6 BUF_X8: 28 BUF_X4: 18 BUF_X2: 2 
[08/13 17:03:20    394s]     Clock DAG hash after 'Approximately balancing fragments step': 3953422663746282652 13612859865242412098
[08/13 17:03:20    394s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[08/13 17:03:20    394s]       delay calculator: calls=15065, total_wall_time=2.087s, mean_wall_time=0.139ms
[08/13 17:03:20    394s]       legalizer: calls=1897, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:20    394s]       steiner router: calls=9868, total_wall_time=0.801s, mean_wall_time=0.081ms
[08/13 17:03:20    394s]     Legalizer API calls during this step: 35 succeeded with high effort: 35 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:20    394s]   Approximately balancing fragments step done. (took cpu=0:00:01.0 real=0:00:01.0)
[08/13 17:03:20    394s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:20    394s] UM:*                                                                   Approximately balancing fragments step
[08/13 17:03:20    394s]   Clock DAG stats after Approximately balancing fragments:
[08/13 17:03:20    394s]     cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
[08/13 17:03:20    394s]     sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:20    394s]     misc counts      : r=1, pp=0
[08/13 17:03:20    394s]     cell areas       : b=185.402um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=185.402um^2
[08/13 17:03:20    394s]     cell capacitance : b=317.452fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=317.452fF
[08/13 17:03:20    394s]     sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:20    394s]     wire capacitance : top=0.000fF, trunk=204.525fF, leaf=1506.311fF, total=1710.837fF
[08/13 17:03:20    394s]     wire lengths     : top=0.000um, trunk=1859.441um, leaf=13915.046um, total=15774.487um
[08/13 17:03:20    394s]     hp wire lengths  : top=0.000um, trunk=1443.710um, leaf=4319.665um, total=5763.375um
[08/13 17:03:20    394s]   Clock DAG net violations after Approximately balancing fragments: none
[08/13 17:03:20    394s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[08/13 17:03:20    394s]     Trunk : target=0.071ns count=13 avg=0.011ns sd=0.005ns min=0.005ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:20    394s]     Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.034ns max=0.070ns {25 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 11 <= 0.068ns, 4 <= 0.071ns}
[08/13 17:03:20    394s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[08/13 17:03:20    394s]      Bufs: BUF_X32: 1 BUF_X16: 6 BUF_X8: 28 BUF_X4: 18 BUF_X2: 2 
[08/13 17:03:20    394s]   Clock DAG hash after Approximately balancing fragments: 3953422663746282652 13612859865242412098
[08/13 17:03:20    394s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[08/13 17:03:20    394s]     delay calculator: calls=15065, total_wall_time=2.087s, mean_wall_time=0.139ms
[08/13 17:03:20    394s]     legalizer: calls=1897, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:20    394s]     steiner router: calls=9868, total_wall_time=0.801s, mean_wall_time=0.081ms
[08/13 17:03:20    394s]   Primary reporting skew groups after Approximately balancing fragments:
[08/13 17:03:20    394s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.135], skew [0.037 vs 0.040]
[08/13 17:03:20    394s]         min path sink: acc_reg_out_reg[6]98/CK
[08/13 17:03:20    394s]         max path sink: x_reg_out_reg[3]58/CK
[08/13 17:03:20    394s]   Skew group summary after Approximately balancing fragments:
[08/13 17:03:20    394s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.135], skew [0.037 vs 0.040]
[08/13 17:03:20    394s]   Improving fragments clock skew...
[08/13 17:03:20    394s]     Clock DAG hash before 'Improving fragments clock skew': 3953422663746282652 13612859865242412098
[08/13 17:03:20    394s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[08/13 17:03:20    394s]       delay calculator: calls=15065, total_wall_time=2.087s, mean_wall_time=0.139ms
[08/13 17:03:20    394s]       legalizer: calls=1897, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:20    394s]       steiner router: calls=9868, total_wall_time=0.801s, mean_wall_time=0.081ms
[08/13 17:03:20    394s]     Clock DAG stats after 'Improving fragments clock skew':
[08/13 17:03:20    394s]       cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
[08/13 17:03:20    394s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:20    394s]       misc counts      : r=1, pp=0
[08/13 17:03:20    394s]       cell areas       : b=185.402um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=185.402um^2
[08/13 17:03:20    394s]       cell capacitance : b=317.452fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=317.452fF
[08/13 17:03:20    394s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:20    394s]       wire capacitance : top=0.000fF, trunk=204.525fF, leaf=1506.311fF, total=1710.837fF
[08/13 17:03:20    394s]       wire lengths     : top=0.000um, trunk=1859.441um, leaf=13915.046um, total=15774.487um
[08/13 17:03:20    394s]       hp wire lengths  : top=0.000um, trunk=1443.710um, leaf=4319.665um, total=5763.375um
[08/13 17:03:20    394s]     Clock DAG net violations after 'Improving fragments clock skew': none
[08/13 17:03:20    394s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[08/13 17:03:20    394s]       Trunk : target=0.071ns count=13 avg=0.011ns sd=0.005ns min=0.005ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:20    394s]       Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.034ns max=0.070ns {25 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 11 <= 0.068ns, 4 <= 0.071ns}
[08/13 17:03:20    394s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[08/13 17:03:20    394s]        Bufs: BUF_X32: 1 BUF_X16: 6 BUF_X8: 28 BUF_X4: 18 BUF_X2: 2 
[08/13 17:03:20    394s]     Clock DAG hash after 'Improving fragments clock skew': 3953422663746282652 13612859865242412098
[08/13 17:03:20    394s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[08/13 17:03:20    394s]       delay calculator: calls=15065, total_wall_time=2.087s, mean_wall_time=0.139ms
[08/13 17:03:20    394s]       legalizer: calls=1897, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:20    394s]       steiner router: calls=9868, total_wall_time=0.801s, mean_wall_time=0.081ms
[08/13 17:03:20    394s]     Primary reporting skew groups after 'Improving fragments clock skew':
[08/13 17:03:20    394s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.135], skew [0.037 vs 0.040]
[08/13 17:03:20    394s]           min path sink: acc_reg_out_reg[6]98/CK
[08/13 17:03:20    394s]           max path sink: x_reg_out_reg[3]58/CK
[08/13 17:03:20    394s]     Skew group summary after 'Improving fragments clock skew':
[08/13 17:03:20    394s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.135], skew [0.037 vs 0.040]
[08/13 17:03:20    394s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:20    394s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:20    394s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:20    394s] UM:*                                                                   Improving fragments clock skew
[08/13 17:03:20    394s]   Approximately balancing step...
[08/13 17:03:20    394s]     Clock DAG hash before 'Approximately balancing step': 3953422663746282652 13612859865242412098
[08/13 17:03:20    394s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[08/13 17:03:20    394s]       delay calculator: calls=15065, total_wall_time=2.087s, mean_wall_time=0.139ms
[08/13 17:03:20    394s]       legalizer: calls=1897, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:20    394s]       steiner router: calls=9868, total_wall_time=0.801s, mean_wall_time=0.081ms
[08/13 17:03:20    394s]     Resolve constraints - Approximately balancing...
[08/13 17:03:20    394s]     Resolving skew group constraints...
[08/13 17:03:20    394s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/13 17:03:20    394s]     Resolving skew group constraints done.
[08/13 17:03:20    394s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:20    394s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:20    394s] UM:*                                                                   Resolve constraints - Approximately balancing
[08/13 17:03:20    394s]     Approximately balancing...
[08/13 17:03:20    394s]       Approximately balancing, wire and cell delays...
[08/13 17:03:20    394s]       Approximately balancing, wire and cell delays, iteration 1...
[08/13 17:03:20    394s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[08/13 17:03:20    394s]           cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
[08/13 17:03:20    394s]           sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:20    394s]           misc counts      : r=1, pp=0
[08/13 17:03:20    394s]           cell areas       : b=185.402um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=185.402um^2
[08/13 17:03:20    394s]           cell capacitance : b=317.452fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=317.452fF
[08/13 17:03:20    394s]           sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:20    394s]           wire capacitance : top=0.000fF, trunk=204.525fF, leaf=1506.311fF, total=1710.837fF
[08/13 17:03:20    394s]           wire lengths     : top=0.000um, trunk=1859.441um, leaf=13915.046um, total=15774.487um
[08/13 17:03:20    394s]           hp wire lengths  : top=0.000um, trunk=1443.710um, leaf=4319.665um, total=5763.375um
[08/13 17:03:20    394s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[08/13 17:03:20    394s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[08/13 17:03:20    394s]           Trunk : target=0.071ns count=13 avg=0.011ns sd=0.005ns min=0.005ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:20    394s]           Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.034ns max=0.070ns {25 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 11 <= 0.068ns, 4 <= 0.071ns}
[08/13 17:03:20    394s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[08/13 17:03:20    394s]            Bufs: BUF_X32: 1 BUF_X16: 6 BUF_X8: 28 BUF_X4: 18 BUF_X2: 2 
[08/13 17:03:20    394s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 3953422663746282652 13612859865242412098
[08/13 17:03:20    394s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[08/13 17:03:20    394s]           delay calculator: calls=15065, total_wall_time=2.087s, mean_wall_time=0.139ms
[08/13 17:03:20    394s]           legalizer: calls=1897, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:20    394s]           steiner router: calls=9868, total_wall_time=0.801s, mean_wall_time=0.081ms
[08/13 17:03:20    394s]       Approximately balancing, wire and cell delays, iteration 1 done.
[08/13 17:03:20    394s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:20    394s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:20    394s] UM:*                                                                   Approximately balancing, wire and cell delays
[08/13 17:03:20    394s]     Approximately balancing done.
[08/13 17:03:20    394s]     Clock DAG stats after 'Approximately balancing step':
[08/13 17:03:20    394s]       cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
[08/13 17:03:20    394s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:20    394s]       misc counts      : r=1, pp=0
[08/13 17:03:20    394s]       cell areas       : b=185.402um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=185.402um^2
[08/13 17:03:20    394s]       cell capacitance : b=317.452fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=317.452fF
[08/13 17:03:20    394s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:20    394s]       wire capacitance : top=0.000fF, trunk=204.525fF, leaf=1506.311fF, total=1710.837fF
[08/13 17:03:20    394s]       wire lengths     : top=0.000um, trunk=1859.441um, leaf=13915.046um, total=15774.487um
[08/13 17:03:20    394s]       hp wire lengths  : top=0.000um, trunk=1443.710um, leaf=4319.665um, total=5763.375um
[08/13 17:03:20    394s]     Clock DAG net violations after 'Approximately balancing step': none
[08/13 17:03:20    394s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[08/13 17:03:20    394s]       Trunk : target=0.071ns count=13 avg=0.011ns sd=0.005ns min=0.005ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:20    394s]       Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.034ns max=0.070ns {25 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 11 <= 0.068ns, 4 <= 0.071ns}
[08/13 17:03:20    394s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[08/13 17:03:20    394s]        Bufs: BUF_X32: 1 BUF_X16: 6 BUF_X8: 28 BUF_X4: 18 BUF_X2: 2 
[08/13 17:03:20    394s]     Clock DAG hash after 'Approximately balancing step': 3953422663746282652 13612859865242412098
[08/13 17:03:20    394s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[08/13 17:03:20    394s]       delay calculator: calls=15065, total_wall_time=2.087s, mean_wall_time=0.139ms
[08/13 17:03:20    394s]       legalizer: calls=1897, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:20    394s]       steiner router: calls=9868, total_wall_time=0.801s, mean_wall_time=0.081ms
[08/13 17:03:20    394s]     Primary reporting skew groups after 'Approximately balancing step':
[08/13 17:03:20    394s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.135], skew [0.037 vs 0.040]
[08/13 17:03:20    394s]           min path sink: acc_reg_out_reg[6]98/CK
[08/13 17:03:20    394s]           max path sink: x_reg_out_reg[3]58/CK
[08/13 17:03:20    394s]     Skew group summary after 'Approximately balancing step':
[08/13 17:03:20    394s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.135], skew [0.037 vs 0.040]
[08/13 17:03:20    394s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:20    394s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/13 17:03:20    394s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:20    394s] UM:*                                                                   Approximately balancing step
[08/13 17:03:20    394s]   Fixing clock tree overload...
[08/13 17:03:20    394s]     Clock DAG hash before 'Fixing clock tree overload': 3953422663746282652 13612859865242412098
[08/13 17:03:20    394s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[08/13 17:03:20    394s]       delay calculator: calls=15065, total_wall_time=2.087s, mean_wall_time=0.139ms
[08/13 17:03:20    394s]       legalizer: calls=1897, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:20    394s]       steiner router: calls=9868, total_wall_time=0.801s, mean_wall_time=0.081ms
[08/13 17:03:20    394s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/13 17:03:20    394s]     Clock DAG stats after 'Fixing clock tree overload':
[08/13 17:03:20    394s]       cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
[08/13 17:03:20    394s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:20    394s]       misc counts      : r=1, pp=0
[08/13 17:03:20    394s]       cell areas       : b=185.402um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=185.402um^2
[08/13 17:03:20    394s]       cell capacitance : b=317.452fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=317.452fF
[08/13 17:03:20    394s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:20    394s]       wire capacitance : top=0.000fF, trunk=204.525fF, leaf=1506.311fF, total=1710.837fF
[08/13 17:03:20    394s]       wire lengths     : top=0.000um, trunk=1859.441um, leaf=13915.046um, total=15774.487um
[08/13 17:03:20    394s]       hp wire lengths  : top=0.000um, trunk=1443.710um, leaf=4319.665um, total=5763.375um
[08/13 17:03:20    394s]     Clock DAG net violations after 'Fixing clock tree overload': none
[08/13 17:03:20    394s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[08/13 17:03:20    394s]       Trunk : target=0.071ns count=13 avg=0.011ns sd=0.005ns min=0.005ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:20    394s]       Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.034ns max=0.070ns {25 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 11 <= 0.068ns, 4 <= 0.071ns}
[08/13 17:03:20    394s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[08/13 17:03:20    394s]        Bufs: BUF_X32: 1 BUF_X16: 6 BUF_X8: 28 BUF_X4: 18 BUF_X2: 2 
[08/13 17:03:20    394s]     Clock DAG hash after 'Fixing clock tree overload': 3953422663746282652 13612859865242412098
[08/13 17:03:20    394s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[08/13 17:03:20    394s]       delay calculator: calls=15065, total_wall_time=2.087s, mean_wall_time=0.139ms
[08/13 17:03:20    394s]       legalizer: calls=1897, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:20    394s]       steiner router: calls=9868, total_wall_time=0.801s, mean_wall_time=0.081ms
[08/13 17:03:20    394s]     Primary reporting skew groups after 'Fixing clock tree overload':
[08/13 17:03:20    394s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.135], skew [0.037 vs 0.040]
[08/13 17:03:20    394s]           min path sink: acc_reg_out_reg[6]98/CK
[08/13 17:03:20    394s]           max path sink: x_reg_out_reg[3]58/CK
[08/13 17:03:20    394s]     Skew group summary after 'Fixing clock tree overload':
[08/13 17:03:20    394s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.135], skew [0.037 vs 0.040]
[08/13 17:03:20    394s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:20    394s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:20    394s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:20    394s] UM:*                                                                   Fixing clock tree overload
[08/13 17:03:20    394s]   Approximately balancing paths...
[08/13 17:03:20    394s]     Clock DAG hash before 'Approximately balancing paths': 3953422663746282652 13612859865242412098
[08/13 17:03:20    394s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[08/13 17:03:20    394s]       delay calculator: calls=15065, total_wall_time=2.087s, mean_wall_time=0.139ms
[08/13 17:03:20    394s]       legalizer: calls=1897, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:20    394s]       steiner router: calls=9868, total_wall_time=0.801s, mean_wall_time=0.081ms
[08/13 17:03:20    394s]     Added 0 buffers.
[08/13 17:03:20    394s]     Clock DAG stats after 'Approximately balancing paths':
[08/13 17:03:20    394s]       cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
[08/13 17:03:20    394s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:20    394s]       misc counts      : r=1, pp=0
[08/13 17:03:20    394s]       cell areas       : b=185.402um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=185.402um^2
[08/13 17:03:20    394s]       cell capacitance : b=317.452fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=317.452fF
[08/13 17:03:20    394s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:20    394s]       wire capacitance : top=0.000fF, trunk=204.525fF, leaf=1506.311fF, total=1710.837fF
[08/13 17:03:20    394s]       wire lengths     : top=0.000um, trunk=1859.441um, leaf=13915.046um, total=15774.487um
[08/13 17:03:20    394s]       hp wire lengths  : top=0.000um, trunk=1443.710um, leaf=4319.665um, total=5763.375um
[08/13 17:03:20    394s]     Clock DAG net violations after 'Approximately balancing paths': none
[08/13 17:03:20    394s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[08/13 17:03:20    394s]       Trunk : target=0.071ns count=13 avg=0.011ns sd=0.005ns min=0.005ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:20    394s]       Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.034ns max=0.070ns {25 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 11 <= 0.068ns, 4 <= 0.071ns}
[08/13 17:03:20    394s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[08/13 17:03:20    394s]        Bufs: BUF_X32: 1 BUF_X16: 6 BUF_X8: 28 BUF_X4: 18 BUF_X2: 2 
[08/13 17:03:20    394s]     Clock DAG hash after 'Approximately balancing paths': 3953422663746282652 13612859865242412098
[08/13 17:03:20    394s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[08/13 17:03:20    394s]       delay calculator: calls=15065, total_wall_time=2.087s, mean_wall_time=0.139ms
[08/13 17:03:20    394s]       legalizer: calls=1897, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:20    394s]       steiner router: calls=9868, total_wall_time=0.801s, mean_wall_time=0.081ms
[08/13 17:03:20    394s]     Primary reporting skew groups after 'Approximately balancing paths':
[08/13 17:03:20    394s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.135, avg=0.123, sd=0.007], skew [0.037 vs 0.040], 100% {0.098, 0.135} (wid=0.043 ws=0.039) (gid=0.114 gs=0.037)
[08/13 17:03:20    394s]           min path sink: acc_reg_out_reg[6]98/CK
[08/13 17:03:20    394s]           max path sink: x_reg_out_reg[3]58/CK
[08/13 17:03:20    394s]     Skew group summary after 'Approximately balancing paths':
[08/13 17:03:20    394s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.135, avg=0.123, sd=0.007], skew [0.037 vs 0.040], 100% {0.098, 0.135} (wid=0.043 ws=0.039) (gid=0.114 gs=0.037)
[08/13 17:03:20    394s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:20    394s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:20    394s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:20    394s] UM:*                                                                   Approximately balancing paths
[08/13 17:03:20    394s]   Stage::Balancing done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/13 17:03:20    394s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:20    394s] UM:*                                                                   Stage::Balancing
[08/13 17:03:20    394s]   Stage::Polishing...
[08/13 17:03:20    394s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/13 17:03:20    394s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:20    394s]   Clock DAG stats before polishing:
[08/13 17:03:20    394s]     cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
[08/13 17:03:20    394s]     sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:20    394s]     misc counts      : r=1, pp=0
[08/13 17:03:20    394s]     cell areas       : b=185.402um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=185.402um^2
[08/13 17:03:20    394s]     cell capacitance : b=317.452fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=317.452fF
[08/13 17:03:20    394s]     sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:20    394s]     wire capacitance : top=0.000fF, trunk=204.525fF, leaf=1506.311fF, total=1710.837fF
[08/13 17:03:20    394s]     wire lengths     : top=0.000um, trunk=1859.441um, leaf=13915.046um, total=15774.487um
[08/13 17:03:20    394s]     hp wire lengths  : top=0.000um, trunk=1443.710um, leaf=4319.665um, total=5763.375um
[08/13 17:03:20    394s]   Clock DAG net violations before polishing: none
[08/13 17:03:20    394s]   Clock DAG primary half-corner transition distribution before polishing:
[08/13 17:03:20    394s]     Trunk : target=0.071ns count=13 avg=0.011ns sd=0.005ns min=0.005ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:20    394s]     Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.034ns max=0.070ns {25 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 11 <= 0.068ns, 4 <= 0.071ns}
[08/13 17:03:20    394s]   Clock DAG library cell distribution before polishing {count}:
[08/13 17:03:20    394s]      Bufs: BUF_X32: 1 BUF_X16: 6 BUF_X8: 28 BUF_X4: 18 BUF_X2: 2 
[08/13 17:03:20    394s]   Clock DAG hash before polishing: 3953422663746282652 13612859865242412098
[08/13 17:03:20    394s]   CTS services accumulated run-time stats before polishing:
[08/13 17:03:20    394s]     delay calculator: calls=15121, total_wall_time=2.106s, mean_wall_time=0.139ms
[08/13 17:03:20    394s]     legalizer: calls=1897, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:20    394s]     steiner router: calls=9924, total_wall_time=0.832s, mean_wall_time=0.084ms
[08/13 17:03:20    394s]   Primary reporting skew groups before polishing:
[08/13 17:03:20    394s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.138], skew [0.038 vs 0.040]
[08/13 17:03:20    394s]         min path sink: acc_reg_out_reg[6]98/CK
[08/13 17:03:20    394s]         max path sink: weight_reg_reg[4]75/CK
[08/13 17:03:20    394s]   Skew group summary before polishing:
[08/13 17:03:20    394s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.138], skew [0.038 vs 0.040]
[08/13 17:03:20    394s]   Merging balancing drivers for power...
[08/13 17:03:20    394s]     Clock DAG hash before 'Merging balancing drivers for power': 3953422663746282652 13612859865242412098
[08/13 17:03:20    394s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[08/13 17:03:20    394s]       delay calculator: calls=15121, total_wall_time=2.106s, mean_wall_time=0.139ms
[08/13 17:03:20    394s]       legalizer: calls=1897, total_wall_time=0.026s, mean_wall_time=0.014ms
[08/13 17:03:20    394s]       steiner router: calls=9924, total_wall_time=0.832s, mean_wall_time=0.084ms
[08/13 17:03:20    394s]     Tried: 56 Succeeded: 1
[08/13 17:03:20    395s]     Clock DAG stats after 'Merging balancing drivers for power':
[08/13 17:03:20    395s]       cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:20    395s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:20    395s]       misc counts      : r=1, pp=0
[08/13 17:03:20    395s]       cell areas       : b=183.540um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=183.540um^2
[08/13 17:03:20    395s]       cell capacitance : b=314.376fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=314.376fF
[08/13 17:03:20    395s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:20    395s]       wire capacitance : top=0.000fF, trunk=201.862fF, leaf=1506.311fF, total=1708.174fF
[08/13 17:03:20    395s]       wire lengths     : top=0.000um, trunk=1838.211um, leaf=13915.046um, total=15753.257um
[08/13 17:03:20    395s]       hp wire lengths  : top=0.000um, trunk=1395.520um, leaf=4319.665um, total=5715.185um
[08/13 17:03:20    395s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[08/13 17:03:20    395s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[08/13 17:03:20    395s]       Trunk : target=0.071ns count=12 avg=0.011ns sd=0.005ns min=0.006ns max=0.021ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:20    395s]       Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.034ns max=0.070ns {25 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 11 <= 0.068ns, 4 <= 0.071ns}
[08/13 17:03:20    395s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[08/13 17:03:20    395s]        Bufs: BUF_X32: 1 BUF_X16: 6 BUF_X8: 28 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:20    395s]     Clock DAG hash after 'Merging balancing drivers for power': 13603315143755840478 14510770159246263358
[08/13 17:03:20    395s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[08/13 17:03:20    395s]       delay calculator: calls=15234, total_wall_time=2.135s, mean_wall_time=0.140ms
[08/13 17:03:20    395s]       legalizer: calls=1909, total_wall_time=0.027s, mean_wall_time=0.014ms
[08/13 17:03:20    395s]       steiner router: calls=9954, total_wall_time=0.835s, mean_wall_time=0.084ms
[08/13 17:03:20    395s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[08/13 17:03:20    395s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.138], skew [0.038 vs 0.040]
[08/13 17:03:20    395s]           min path sink: acc_reg_out_reg[6]98/CK
[08/13 17:03:20    395s]           max path sink: weight_reg_reg[4]75/CK
[08/13 17:03:20    395s]     Skew group summary after 'Merging balancing drivers for power':
[08/13 17:03:20    395s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.138], skew [0.038 vs 0.040]
[08/13 17:03:20    395s]     Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:20    395s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:20    395s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:20    395s] UM:*                                                                   Merging balancing drivers for power
[08/13 17:03:20    395s]   Improving clock skew...
[08/13 17:03:20    395s]     Clock DAG hash before 'Improving clock skew': 13603315143755840478 14510770159246263358
[08/13 17:03:20    395s]     CTS services accumulated run-time stats before 'Improving clock skew':
[08/13 17:03:20    395s]       delay calculator: calls=15234, total_wall_time=2.135s, mean_wall_time=0.140ms
[08/13 17:03:20    395s]       legalizer: calls=1909, total_wall_time=0.027s, mean_wall_time=0.014ms
[08/13 17:03:20    395s]       steiner router: calls=9954, total_wall_time=0.835s, mean_wall_time=0.084ms
[08/13 17:03:20    395s]     Clock DAG stats after 'Improving clock skew':
[08/13 17:03:20    395s]       cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:20    395s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:20    395s]       misc counts      : r=1, pp=0
[08/13 17:03:20    395s]       cell areas       : b=183.540um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=183.540um^2
[08/13 17:03:20    395s]       cell capacitance : b=314.376fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=314.376fF
[08/13 17:03:20    395s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:20    395s]       wire capacitance : top=0.000fF, trunk=201.862fF, leaf=1506.311fF, total=1708.174fF
[08/13 17:03:20    395s]       wire lengths     : top=0.000um, trunk=1838.211um, leaf=13915.046um, total=15753.257um
[08/13 17:03:20    395s]       hp wire lengths  : top=0.000um, trunk=1395.520um, leaf=4319.665um, total=5715.185um
[08/13 17:03:20    395s]     Clock DAG net violations after 'Improving clock skew': none
[08/13 17:03:20    395s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[08/13 17:03:20    395s]       Trunk : target=0.071ns count=12 avg=0.011ns sd=0.005ns min=0.006ns max=0.021ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:20    395s]       Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.034ns max=0.070ns {25 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 11 <= 0.068ns, 4 <= 0.071ns}
[08/13 17:03:20    395s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[08/13 17:03:20    395s]        Bufs: BUF_X32: 1 BUF_X16: 6 BUF_X8: 28 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:20    395s]     Clock DAG hash after 'Improving clock skew': 13603315143755840478 14510770159246263358
[08/13 17:03:20    395s]     CTS services accumulated run-time stats after 'Improving clock skew':
[08/13 17:03:20    395s]       delay calculator: calls=15234, total_wall_time=2.135s, mean_wall_time=0.140ms
[08/13 17:03:20    395s]       legalizer: calls=1909, total_wall_time=0.027s, mean_wall_time=0.014ms
[08/13 17:03:20    395s]       steiner router: calls=9954, total_wall_time=0.835s, mean_wall_time=0.084ms
[08/13 17:03:20    395s]     Primary reporting skew groups after 'Improving clock skew':
[08/13 17:03:20    395s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.138, avg=0.125, sd=0.007], skew [0.038 vs 0.040], 100% {0.100, 0.138} (wid=0.043 ws=0.039) (gid=0.116 gs=0.037)
[08/13 17:03:20    395s]           min path sink: acc_reg_out_reg[6]98/CK
[08/13 17:03:20    395s]           max path sink: weight_reg_reg[4]75/CK
[08/13 17:03:20    395s]     Skew group summary after 'Improving clock skew':
[08/13 17:03:20    395s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.138, avg=0.125, sd=0.007], skew [0.038 vs 0.040], 100% {0.100, 0.138} (wid=0.043 ws=0.039) (gid=0.116 gs=0.037)
[08/13 17:03:20    395s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:20    395s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:20    395s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:20    395s] UM:*                                                                   Improving clock skew
[08/13 17:03:20    395s]   Moving gates to reduce wire capacitance...
[08/13 17:03:20    395s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 13603315143755840478 14510770159246263358
[08/13 17:03:20    395s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[08/13 17:03:20    395s]       delay calculator: calls=15234, total_wall_time=2.135s, mean_wall_time=0.140ms
[08/13 17:03:20    395s]       legalizer: calls=1909, total_wall_time=0.027s, mean_wall_time=0.014ms
[08/13 17:03:20    395s]       steiner router: calls=9954, total_wall_time=0.835s, mean_wall_time=0.084ms
[08/13 17:03:20    395s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[08/13 17:03:20    395s]     Iteration 1...
[08/13 17:03:20    395s]       Artificially removing short and long paths...
[08/13 17:03:21    395s]         Clock DAG hash before 'Artificially removing short and long paths': 13603315143755840478 14510770159246263358
[08/13 17:03:21    395s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/13 17:03:21    395s]           delay calculator: calls=15234, total_wall_time=2.135s, mean_wall_time=0.140ms
[08/13 17:03:21    395s]           legalizer: calls=1909, total_wall_time=0.027s, mean_wall_time=0.014ms
[08/13 17:03:21    395s]           steiner router: calls=9954, total_wall_time=0.835s, mean_wall_time=0.084ms
[08/13 17:03:21    395s]         For skew_group clk/nangate_constraint_mode target band (0.100, 0.138)
[08/13 17:03:21    395s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:21    395s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:21    395s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[08/13 17:03:21    395s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 13603315143755840478 14510770159246263358
[08/13 17:03:21    395s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[08/13 17:03:21    395s]           delay calculator: calls=15234, total_wall_time=2.135s, mean_wall_time=0.140ms
[08/13 17:03:21    395s]           legalizer: calls=1909, total_wall_time=0.027s, mean_wall_time=0.014ms
[08/13 17:03:21    395s]           steiner router: calls=9954, total_wall_time=0.835s, mean_wall_time=0.084ms
[08/13 17:03:21    395s]         Legalizer releasing space for clock trees
[08/13 17:03:21    395s]         Legalizing clock trees...
[08/13 17:03:21    395s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:21    395s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:21    395s] UM:*                                                                   Legalizing clock trees
[08/13 17:03:21    395s]         Legalizer API calls during this step: 342 succeeded with high effort: 342 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:21    395s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
[08/13 17:03:21    395s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[08/13 17:03:21    395s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 14759063830077124007 9885644221143259807
[08/13 17:03:21    395s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[08/13 17:03:21    395s]           delay calculator: calls=15537, total_wall_time=2.210s, mean_wall_time=0.142ms
[08/13 17:03:21    395s]           legalizer: calls=2251, total_wall_time=0.030s, mean_wall_time=0.013ms
[08/13 17:03:21    395s]           steiner router: calls=10224, total_wall_time=0.921s, mean_wall_time=0.090ms
[08/13 17:03:21    395s] 
[08/13 17:03:21    395s]         Legalizer releasing space for clock trees
[08/13 17:03:21    395s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/13 17:03:23    397s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:23    397s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:23    397s] UM:*                                                                   Legalizing clock trees
[08/13 17:03:23    397s]         100% 
[08/13 17:03:23    397s]         Legalizer API calls during this step: 756 succeeded with high effort: 756 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:23    397s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.7 real=0:00:01.7)
[08/13 17:03:23    397s]     Iteration 1 done.
[08/13 17:03:23    397s]     Iteration 2...
[08/13 17:03:23    397s]       Artificially removing short and long paths...
[08/13 17:03:23    397s]         Clock DAG hash before 'Artificially removing short and long paths': 2632380110925683009 2652912299748602465
[08/13 17:03:23    397s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/13 17:03:23    397s]           delay calculator: calls=16440, total_wall_time=2.443s, mean_wall_time=0.149ms
[08/13 17:03:23    397s]           legalizer: calls=3007, total_wall_time=0.043s, mean_wall_time=0.014ms
[08/13 17:03:23    397s]           steiner router: calls=11310, total_wall_time=1.275s, mean_wall_time=0.113ms
[08/13 17:03:23    397s]         For skew_group clk/nangate_constraint_mode target band (0.099, 0.135)
[08/13 17:03:23    397s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:23    397s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:23    397s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[08/13 17:03:23    397s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 2632380110925683009 2652912299748602465
[08/13 17:03:23    397s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[08/13 17:03:23    397s]           delay calculator: calls=16462, total_wall_time=2.448s, mean_wall_time=0.149ms
[08/13 17:03:23    397s]           legalizer: calls=3007, total_wall_time=0.043s, mean_wall_time=0.014ms
[08/13 17:03:23    397s]           steiner router: calls=11323, total_wall_time=1.278s, mean_wall_time=0.113ms
[08/13 17:03:23    397s]         Legalizer releasing space for clock trees
[08/13 17:03:23    397s]         Legalizing clock trees...
[08/13 17:03:23    397s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:23    397s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:23    397s] UM:*                                                                   Legalizing clock trees
[08/13 17:03:23    397s]         Legalizer API calls during this step: 299 succeeded with high effort: 299 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:23    397s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
[08/13 17:03:23    397s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[08/13 17:03:23    397s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 2039764126757745142 14931443520901896566
[08/13 17:03:23    397s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[08/13 17:03:23    397s]           delay calculator: calls=16701, total_wall_time=2.505s, mean_wall_time=0.150ms
[08/13 17:03:23    397s]           legalizer: calls=3306, total_wall_time=0.047s, mean_wall_time=0.014ms
[08/13 17:03:23    397s]           steiner router: calls=11645, total_wall_time=1.379s, mean_wall_time=0.118ms
[08/13 17:03:23    397s] 
[08/13 17:03:23    397s]         Legalizer releasing space for clock trees
[08/13 17:03:23    397s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/13 17:03:25    399s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:25    399s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:25    399s] UM:*                                                                   Legalizing clock trees
[08/13 17:03:25    399s]         100% 
[08/13 17:03:25    399s]         Legalizer API calls during this step: 756 succeeded with high effort: 756 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:25    399s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.3 real=0:00:01.3)
[08/13 17:03:25    399s]     Iteration 2 done.
[08/13 17:03:25    399s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[08/13 17:03:25    399s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[08/13 17:03:25    399s]       cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:25    399s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:25    399s]       misc counts      : r=1, pp=0
[08/13 17:03:25    399s]       cell areas       : b=183.540um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=183.540um^2
[08/13 17:03:25    399s]       cell capacitance : b=314.376fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=314.376fF
[08/13 17:03:25    399s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:25    399s]       wire capacitance : top=0.000fF, trunk=167.285fF, leaf=1490.366fF, total=1657.651fF
[08/13 17:03:25    399s]       wire lengths     : top=0.000um, trunk=1524.980um, leaf=13778.174um, total=15303.155um
[08/13 17:03:25    399s]       hp wire lengths  : top=0.000um, trunk=1165.160um, leaf=4345.780um, total=5510.940um
[08/13 17:03:25    399s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[08/13 17:03:25    399s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[08/13 17:03:25    399s]       Trunk : target=0.071ns count=12 avg=0.011ns sd=0.006ns min=0.005ns max=0.022ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:25    399s]       Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.033ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 9 <= 0.068ns, 6 <= 0.071ns}
[08/13 17:03:25    399s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[08/13 17:03:25    399s]        Bufs: BUF_X32: 1 BUF_X16: 6 BUF_X8: 28 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:25    399s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 12473221149050638163 8685672709264674819
[08/13 17:03:25    399s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[08/13 17:03:25    399s]       delay calculator: calls=17310, total_wall_time=2.645s, mean_wall_time=0.153ms
[08/13 17:03:25    399s]       legalizer: calls=4062, total_wall_time=0.059s, mean_wall_time=0.014ms
[08/13 17:03:25    399s]       steiner router: calls=12759, total_wall_time=1.731s, mean_wall_time=0.136ms
[08/13 17:03:25    399s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[08/13 17:03:25    399s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.097, max=0.135, avg=0.122, sd=0.007], skew [0.038 vs 0.040], 100% {0.097, 0.135} (wid=0.044 ws=0.041) (gid=0.114 gs=0.035)
[08/13 17:03:25    399s]           min path sink: acc_reg_out_reg[8]98/CK
[08/13 17:03:25    399s]           max path sink: acc_reg_out_reg[7]121/CK
[08/13 17:03:25    399s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[08/13 17:03:25    399s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.097, max=0.135, avg=0.122, sd=0.007], skew [0.038 vs 0.040], 100% {0.097, 0.135} (wid=0.044 ws=0.041) (gid=0.114 gs=0.035)
[08/13 17:03:25    399s]     Legalizer API calls during this step: 2153 succeeded with high effort: 2153 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:25    399s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:04.1 real=0:00:04.1)
[08/13 17:03:25    399s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:25    399s] UM:*                                                                   Moving gates to reduce wire capacitance
[08/13 17:03:25    399s]   Reducing clock tree power 3...
[08/13 17:03:25    399s]     Clock DAG hash before 'Reducing clock tree power 3': 12473221149050638163 8685672709264674819
[08/13 17:03:25    399s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[08/13 17:03:25    399s]       delay calculator: calls=17310, total_wall_time=2.645s, mean_wall_time=0.153ms
[08/13 17:03:25    399s]       legalizer: calls=4062, total_wall_time=0.059s, mean_wall_time=0.014ms
[08/13 17:03:25    399s]       steiner router: calls=12759, total_wall_time=1.731s, mean_wall_time=0.136ms
[08/13 17:03:25    399s]     Artificially removing short and long paths...
[08/13 17:03:25    399s]       Clock DAG hash before 'Artificially removing short and long paths': 12473221149050638163 8685672709264674819
[08/13 17:03:25    399s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/13 17:03:25    399s]         delay calculator: calls=17310, total_wall_time=2.645s, mean_wall_time=0.153ms
[08/13 17:03:25    399s]         legalizer: calls=4062, total_wall_time=0.059s, mean_wall_time=0.014ms
[08/13 17:03:25    399s]         steiner router: calls=12759, total_wall_time=1.731s, mean_wall_time=0.136ms
[08/13 17:03:25    399s]       For skew_group clk/nangate_constraint_mode target band (0.097, 0.135)
[08/13 17:03:25    399s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:25    399s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:25    399s]     Initial gate capacitance is (rise=4101.269fF fall=3804.629fF).
[08/13 17:03:25    399s]     Resizing gates: [08/13 17:03:25    399s] 
[08/13 17:03:25    399s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/13 17:03:25    399s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:25    399s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:25    399s] UM:*                                                                   Legalizing clock trees
[08/13 17:03:25    399s]     100% 
[08/13 17:03:25    399s]     Stopping in iteration 1: unable to make further power recovery in this step.
[08/13 17:03:25    399s]     Iteration 1: gate capacitance is (rise=4083.118fF fall=3788.070fF).
[08/13 17:03:25    400s]     Clock DAG stats after 'Reducing clock tree power 3':
[08/13 17:03:25    400s]       cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:25    400s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:25    400s]       misc counts      : r=1, pp=0
[08/13 17:03:25    400s]       cell areas       : b=173.964um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=173.964um^2
[08/13 17:03:25    400s]       cell capacitance : b=296.224fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=296.224fF
[08/13 17:03:25    400s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:25    400s]       wire capacitance : top=0.000fF, trunk=167.461fF, leaf=1490.366fF, total=1657.828fF
[08/13 17:03:25    400s]       wire lengths     : top=0.000um, trunk=1526.315um, leaf=13778.174um, total=15304.490um
[08/13 17:03:25    400s]       hp wire lengths  : top=0.000um, trunk=1165.160um, leaf=4345.780um, total=5510.940um
[08/13 17:03:25    400s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[08/13 17:03:25    400s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[08/13 17:03:25    400s]       Trunk : target=0.071ns count=12 avg=0.011ns sd=0.006ns min=0.004ns max=0.022ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:25    400s]       Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.033ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 9 <= 0.068ns, 6 <= 0.071ns}
[08/13 17:03:25    400s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[08/13 17:03:25    400s]        Bufs: BUF_X16: 6 BUF_X8: 29 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:25    400s]     Clock DAG hash after 'Reducing clock tree power 3': 13786331713908809102 4450883729124614310
[08/13 17:03:25    400s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[08/13 17:03:25    400s]       delay calculator: calls=17913, total_wall_time=2.828s, mean_wall_time=0.158ms
[08/13 17:03:25    400s]       legalizer: calls=4206, total_wall_time=0.060s, mean_wall_time=0.014ms
[08/13 17:03:25    400s]       steiner router: calls=12891, total_wall_time=1.766s, mean_wall_time=0.137ms
[08/13 17:03:25    400s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[08/13 17:03:25    400s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.097, max=0.136, avg=0.123, sd=0.008], skew [0.038 vs 0.040], 100% {0.097, 0.136} (wid=0.044 ws=0.041) (gid=0.115 gs=0.035)
[08/13 17:03:25    400s]           min path sink: acc_reg_out_reg[8]98/CK
[08/13 17:03:25    400s]           max path sink: acc_reg_out_reg[7]121/CK
[08/13 17:03:25    400s]     Skew group summary after 'Reducing clock tree power 3':
[08/13 17:03:25    400s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.097, max=0.136, avg=0.123, sd=0.008], skew [0.038 vs 0.040], 100% {0.097, 0.136} (wid=0.044 ws=0.041) (gid=0.115 gs=0.035)
[08/13 17:03:25    400s]     Legalizer API calls during this step: 144 succeeded with high effort: 144 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:25    400s]   Reducing clock tree power 3 done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/13 17:03:25    400s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:25    400s] UM:*                                                                   Reducing clock tree power 3
[08/13 17:03:25    400s]   Improving insertion delay...
[08/13 17:03:25    400s]     Clock DAG hash before 'Improving insertion delay': 13786331713908809102 4450883729124614310
[08/13 17:03:25    400s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[08/13 17:03:25    400s]       delay calculator: calls=17913, total_wall_time=2.828s, mean_wall_time=0.158ms
[08/13 17:03:25    400s]       legalizer: calls=4206, total_wall_time=0.060s, mean_wall_time=0.014ms
[08/13 17:03:25    400s]       steiner router: calls=12891, total_wall_time=1.766s, mean_wall_time=0.137ms
[08/13 17:03:25    400s]     Clock DAG stats after 'Improving insertion delay':
[08/13 17:03:25    400s]       cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:25    400s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:25    400s]       misc counts      : r=1, pp=0
[08/13 17:03:25    400s]       cell areas       : b=173.964um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=173.964um^2
[08/13 17:03:25    400s]       cell capacitance : b=296.224fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=296.224fF
[08/13 17:03:25    400s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:25    400s]       wire capacitance : top=0.000fF, trunk=167.461fF, leaf=1490.366fF, total=1657.828fF
[08/13 17:03:25    400s]       wire lengths     : top=0.000um, trunk=1526.315um, leaf=13778.174um, total=15304.490um
[08/13 17:03:25    400s]       hp wire lengths  : top=0.000um, trunk=1165.160um, leaf=4345.780um, total=5510.940um
[08/13 17:03:25    400s]     Clock DAG net violations after 'Improving insertion delay': none
[08/13 17:03:25    400s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[08/13 17:03:25    400s]       Trunk : target=0.071ns count=12 avg=0.011ns sd=0.006ns min=0.004ns max=0.022ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:25    400s]       Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.033ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 9 <= 0.068ns, 6 <= 0.071ns}
[08/13 17:03:25    400s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[08/13 17:03:25    400s]        Bufs: BUF_X16: 6 BUF_X8: 29 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:26    400s]     Clock DAG hash after 'Improving insertion delay': 13786331713908809102 4450883729124614310
[08/13 17:03:26    400s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[08/13 17:03:26    400s]       delay calculator: calls=17913, total_wall_time=2.828s, mean_wall_time=0.158ms
[08/13 17:03:26    400s]       legalizer: calls=4206, total_wall_time=0.060s, mean_wall_time=0.014ms
[08/13 17:03:26    400s]       steiner router: calls=12891, total_wall_time=1.766s, mean_wall_time=0.137ms
[08/13 17:03:26    400s]     Primary reporting skew groups after 'Improving insertion delay':
[08/13 17:03:26    400s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.097, max=0.136, avg=0.123, sd=0.008], skew [0.038 vs 0.040], 100% {0.097, 0.136} (wid=0.044 ws=0.041) (gid=0.115 gs=0.035)
[08/13 17:03:26    400s]           min path sink: acc_reg_out_reg[8]98/CK
[08/13 17:03:26    400s]           max path sink: acc_reg_out_reg[7]121/CK
[08/13 17:03:26    400s]     Skew group summary after 'Improving insertion delay':
[08/13 17:03:26    400s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.097, max=0.136, avg=0.123, sd=0.008], skew [0.038 vs 0.040], 100% {0.097, 0.136} (wid=0.044 ws=0.041) (gid=0.115 gs=0.035)
[08/13 17:03:26    400s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:26    400s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:26    400s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:26    400s] UM:*                                                                   Improving insertion delay
[08/13 17:03:26    400s]   Wire Opt OverFix...
[08/13 17:03:26    400s]     Clock DAG hash before 'Wire Opt OverFix': 13786331713908809102 4450883729124614310
[08/13 17:03:26    400s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[08/13 17:03:26    400s]       delay calculator: calls=17913, total_wall_time=2.828s, mean_wall_time=0.158ms
[08/13 17:03:26    400s]       legalizer: calls=4206, total_wall_time=0.060s, mean_wall_time=0.014ms
[08/13 17:03:26    400s]       steiner router: calls=12891, total_wall_time=1.766s, mean_wall_time=0.137ms
[08/13 17:03:26    400s]     Wire Reduction extra effort...
[08/13 17:03:26    400s]       Clock DAG hash before 'Wire Reduction extra effort': 13786331713908809102 4450883729124614310
[08/13 17:03:26    400s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[08/13 17:03:26    400s]         delay calculator: calls=17913, total_wall_time=2.828s, mean_wall_time=0.158ms
[08/13 17:03:26    400s]         legalizer: calls=4206, total_wall_time=0.060s, mean_wall_time=0.014ms
[08/13 17:03:26    400s]         steiner router: calls=12891, total_wall_time=1.766s, mean_wall_time=0.137ms
[08/13 17:03:26    400s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[08/13 17:03:26    400s]       Artificially removing short and long paths...
[08/13 17:03:26    400s]         Clock DAG hash before 'Artificially removing short and long paths': 13786331713908809102 4450883729124614310
[08/13 17:03:26    400s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/13 17:03:26    400s]           delay calculator: calls=17913, total_wall_time=2.828s, mean_wall_time=0.158ms
[08/13 17:03:26    400s]           legalizer: calls=4206, total_wall_time=0.060s, mean_wall_time=0.014ms
[08/13 17:03:26    400s]           steiner router: calls=12891, total_wall_time=1.766s, mean_wall_time=0.137ms
[08/13 17:03:26    400s]         For skew_group clk/nangate_constraint_mode target band (0.097, 0.136)
[08/13 17:03:26    400s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:26    400s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:26    400s]       Global shorten wires A0...
[08/13 17:03:26    400s]         Clock DAG hash before 'Global shorten wires A0': 13786331713908809102 4450883729124614310
[08/13 17:03:26    400s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[08/13 17:03:26    400s]           delay calculator: calls=17913, total_wall_time=2.828s, mean_wall_time=0.158ms
[08/13 17:03:26    400s]           legalizer: calls=4206, total_wall_time=0.060s, mean_wall_time=0.014ms
[08/13 17:03:26    400s]           steiner router: calls=12891, total_wall_time=1.766s, mean_wall_time=0.137ms
[08/13 17:03:26    400s]         Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:26    400s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:26    400s]       Move For Wirelength - core...
[08/13 17:03:26    400s]         Clock DAG hash before 'Move For Wirelength - core': 13786331713908809102 4450883729124614310
[08/13 17:03:26    400s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[08/13 17:03:26    400s]           delay calculator: calls=17938, total_wall_time=2.835s, mean_wall_time=0.158ms
[08/13 17:03:26    400s]           legalizer: calls=4239, total_wall_time=0.061s, mean_wall_time=0.014ms
[08/13 17:03:26    400s]           steiner router: calls=12897, total_wall_time=1.767s, mean_wall_time=0.137ms
[08/13 17:03:26    400s]         Move for wirelength. considered=55, filtered=55, permitted=54, cannotCompute=3, computed=51, moveTooSmall=46, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=15, ignoredLeafDriver=0, worse=177, accepted=11
[08/13 17:03:26    400s]         Max accepted move=45.070um, total accepted move=168.560um, average move=15.324um
[08/13 17:03:26    400s]         Move for wirelength. considered=55, filtered=55, permitted=54, cannotCompute=3, computed=51, moveTooSmall=44, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=197, accepted=6
[08/13 17:03:26    400s]         Max accepted move=23.990um, total accepted move=78.780um, average move=13.130um
[08/13 17:03:27    401s]         Move for wirelength. considered=55, filtered=55, permitted=54, cannotCompute=3, computed=51, moveTooSmall=47, resolved=0, predictFail=9, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=14, ignoredLeafDriver=0, worse=198, accepted=5
[08/13 17:03:27    401s]         Max accepted move=20.210um, total accepted move=36.020um, average move=7.204um
[08/13 17:03:27    401s]         Legalizer API calls during this step: 654 succeeded with high effort: 654 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:27    401s]       Move For Wirelength - core done. (took cpu=0:00:01.2 real=0:00:01.2)
[08/13 17:03:27    401s]       Global shorten wires A1...
[08/13 17:03:27    401s]         Clock DAG hash before 'Global shorten wires A1': 825987476134132501 11656419753616798389
[08/13 17:03:27    401s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[08/13 17:03:27    401s]           delay calculator: calls=18415, total_wall_time=2.956s, mean_wall_time=0.161ms
[08/13 17:03:27    401s]           legalizer: calls=4893, total_wall_time=0.074s, mean_wall_time=0.015ms
[08/13 17:03:27    401s]           steiner router: calls=14335, total_wall_time=2.213s, mean_wall_time=0.154ms
[08/13 17:03:27    401s]         Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:27    401s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:27    401s]       Move For Wirelength - core...
[08/13 17:03:27    401s]         Clock DAG hash before 'Move For Wirelength - core': 825987476134132501 11656419753616798389
[08/13 17:03:27    401s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[08/13 17:03:27    401s]           delay calculator: calls=18437, total_wall_time=2.962s, mean_wall_time=0.161ms
[08/13 17:03:27    401s]           legalizer: calls=4935, total_wall_time=0.075s, mean_wall_time=0.015ms
[08/13 17:03:27    401s]           steiner router: calls=14349, total_wall_time=2.214s, mean_wall_time=0.154ms
[08/13 17:03:27    401s]         Move for wirelength. considered=55, filtered=55, permitted=54, cannotCompute=50, computed=4, moveTooSmall=92, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=3, accepted=1
[08/13 17:03:27    401s]         Max accepted move=1.520um, total accepted move=1.520um, average move=1.520um
[08/13 17:03:27    401s]         Move for wirelength. considered=55, filtered=55, permitted=54, cannotCompute=51, computed=3, moveTooSmall=93, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=3, accepted=0
[08/13 17:03:27    401s]         Max accepted move=0.000um, total accepted move=0.000um
[08/13 17:03:27    401s]         Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:27    401s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:27    401s]       Global shorten wires B...
[08/13 17:03:27    401s]         Clock DAG hash before 'Global shorten wires B': 11984068303276022936 13069090145801969216
[08/13 17:03:27    401s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[08/13 17:03:27    401s]           delay calculator: calls=18447, total_wall_time=2.964s, mean_wall_time=0.161ms
[08/13 17:03:27    401s]           legalizer: calls=4944, total_wall_time=0.075s, mean_wall_time=0.015ms
[08/13 17:03:27    401s]           steiner router: calls=14371, total_wall_time=2.222s, mean_wall_time=0.155ms
[08/13 17:03:27    401s]         Legalizer API calls during this step: 217 succeeded with high effort: 217 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:27    401s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/13 17:03:27    401s]       Move For Wirelength - branch...
[08/13 17:03:27    401s]         Clock DAG hash before 'Move For Wirelength - branch': 11174197638216144344 6138005027780611840
[08/13 17:03:27    401s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[08/13 17:03:27    401s]           delay calculator: calls=18527, total_wall_time=2.983s, mean_wall_time=0.161ms
[08/13 17:03:27    401s]           legalizer: calls=5161, total_wall_time=0.079s, mean_wall_time=0.015ms
[08/13 17:03:27    401s]           steiner router: calls=14591, total_wall_time=2.295s, mean_wall_time=0.157ms
[08/13 17:03:27    401s]         Move for wirelength. considered=55, filtered=55, permitted=54, cannotCompute=0, computed=54, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=56, accepted=1
[08/13 17:03:27    401s]         Max accepted move=0.570um, total accepted move=0.570um, average move=0.570um
[08/13 17:03:27    401s]         Move for wirelength. considered=55, filtered=55, permitted=54, cannotCompute=53, computed=1, moveTooSmall=0, resolved=0, predictFail=97, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[08/13 17:03:27    401s]         Max accepted move=0.000um, total accepted move=0.000um
[08/13 17:03:27    401s]         Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:27    401s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:27    401s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[08/13 17:03:27    401s]       Clock DAG stats after 'Wire Reduction extra effort':
[08/13 17:03:27    401s]         cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:27    401s]         sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:27    401s]         misc counts      : r=1, pp=0
[08/13 17:03:27    401s]         cell areas       : b=173.964um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=173.964um^2
[08/13 17:03:27    401s]         cell capacitance : b=296.224fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=296.224fF
[08/13 17:03:27    401s]         sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:27    401s]         wire capacitance : top=0.000fF, trunk=156.485fF, leaf=1491.777fF, total=1648.262fF
[08/13 17:03:27    401s]         wire lengths     : top=0.000um, trunk=1431.849um, leaf=13788.414um, total=15220.263um
[08/13 17:03:27    401s]         hp wire lengths  : top=0.000um, trunk=1111.370um, leaf=4356.330um, total=5467.700um
[08/13 17:03:27    401s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[08/13 17:03:27    401s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[08/13 17:03:27    401s]         Trunk : target=0.071ns count=12 avg=0.011ns sd=0.007ns min=0.003ns max=0.028ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:27    401s]         Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.033ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 10 <= 0.068ns, 5 <= 0.071ns}
[08/13 17:03:27    401s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[08/13 17:03:27    401s]          Bufs: BUF_X16: 6 BUF_X8: 29 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:27    401s]       Clock DAG hash after 'Wire Reduction extra effort': 18100653218693962008 7192114402643962688
[08/13 17:03:27    401s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[08/13 17:03:27    401s]         delay calculator: calls=18541, total_wall_time=2.986s, mean_wall_time=0.161ms
[08/13 17:03:27    401s]         legalizer: calls=5219, total_wall_time=0.079s, mean_wall_time=0.015ms
[08/13 17:03:27    401s]         steiner router: calls=14617, total_wall_time=2.305s, mean_wall_time=0.158ms
[08/13 17:03:27    401s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[08/13 17:03:27    401s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.097, max=0.134, avg=0.123, sd=0.007], skew [0.037 vs 0.040], 100% {0.097, 0.134} (wid=0.044 ws=0.041) (gid=0.114 gs=0.034)
[08/13 17:03:27    401s]             min path sink: acc_reg_out_reg[8]98/CK
[08/13 17:03:27    401s]             max path sink: acc_reg_out_reg[14]115/CK
[08/13 17:03:27    401s]       Skew group summary after 'Wire Reduction extra effort':
[08/13 17:03:27    401s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.097, max=0.134, avg=0.123, sd=0.007], skew [0.037 vs 0.040], 100% {0.097, 0.134} (wid=0.044 ws=0.041) (gid=0.114 gs=0.034)
[08/13 17:03:27    401s]       Legalizer API calls during this step: 1013 succeeded with high effort: 1013 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:27    401s]     Wire Reduction extra effort done. (took cpu=0:00:01.7 real=0:00:01.7)
[08/13 17:03:27    401s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:27    401s] UM:*                                                                   Wire Reduction extra effort
[08/13 17:03:27    401s]     Optimizing orientation...
[08/13 17:03:27    401s]     FlipOpt...
[08/13 17:03:27    401s]     Disconnecting clock tree from netlist...
[08/13 17:03:27    401s]     Disconnecting clock tree from netlist done.
[08/13 17:03:27    401s]     Performing Single Threaded FlipOpt
[08/13 17:03:27    401s]     Optimizing orientation on clock cells...
[08/13 17:03:27    401s]       Orientation Wirelength Optimization: Attempted = 56 , Succeeded = 2 , Constraints Broken = 52 , CannotMove = 2 , Illegal = 0 , Other = 0
[08/13 17:03:27    401s]     Optimizing orientation on clock cells done.
[08/13 17:03:27    401s]     Resynthesising clock tree into netlist...
[08/13 17:03:27    401s]       Reset timing graph...
[08/13 17:03:27    401s] Ignoring AAE DB Resetting ...
[08/13 17:03:27    401s]       Reset timing graph done.
[08/13 17:03:27    401s]     Resynthesising clock tree into netlist done.
[08/13 17:03:27    401s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:27    401s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:27    401s] UM:*                                                                   FlipOpt
[08/13 17:03:27    401s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:27    401s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:27    401s] UM:*                                                                   Optimizing orientation
[08/13 17:03:27    401s] End AAE Lib Interpolated Model. (MEM=3229.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:03:28    402s]     Clock DAG stats after 'Wire Opt OverFix':
[08/13 17:03:28    402s]       cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:28    402s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:28    402s]       misc counts      : r=1, pp=0
[08/13 17:03:28    402s]       cell areas       : b=173.964um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=173.964um^2
[08/13 17:03:28    402s]       cell capacitance : b=296.224fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=296.224fF
[08/13 17:03:28    402s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:28    402s]       wire capacitance : top=0.000fF, trunk=156.395fF, leaf=1491.766fF, total=1648.161fF
[08/13 17:03:28    402s]       wire lengths     : top=0.000um, trunk=1430.518um, leaf=13788.315um, total=15218.833um
[08/13 17:03:28    402s]       hp wire lengths  : top=0.000um, trunk=1111.370um, leaf=4356.330um, total=5467.700um
[08/13 17:03:28    402s]     Clock DAG net violations after 'Wire Opt OverFix': none
[08/13 17:03:28    402s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[08/13 17:03:28    402s]       Trunk : target=0.071ns count=12 avg=0.011ns sd=0.007ns min=0.003ns max=0.028ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:28    402s]       Leaf  : target=0.071ns count=43 avg=0.048ns sd=0.015ns min=0.033ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 10 <= 0.068ns, 5 <= 0.071ns}
[08/13 17:03:28    402s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[08/13 17:03:28    402s]        Bufs: BUF_X16: 6 BUF_X8: 29 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:28    402s]     Clock DAG hash after 'Wire Opt OverFix': 10928577840854363394 14661551847341309050
[08/13 17:03:28    402s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[08/13 17:03:28    402s]       delay calculator: calls=18596, total_wall_time=3.006s, mean_wall_time=0.162ms
[08/13 17:03:28    402s]       legalizer: calls=5219, total_wall_time=0.079s, mean_wall_time=0.015ms
[08/13 17:03:28    402s]       steiner router: calls=14831, total_wall_time=2.375s, mean_wall_time=0.160ms
[08/13 17:03:28    402s]     Primary reporting skew groups after 'Wire Opt OverFix':
[08/13 17:03:28    402s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.097, max=0.134, avg=0.123, sd=0.007], skew [0.037 vs 0.040], 100% {0.097, 0.134} (wid=0.044 ws=0.041) (gid=0.114 gs=0.034)
[08/13 17:03:28    402s]           min path sink: acc_reg_out_reg[8]98/CK
[08/13 17:03:28    402s]           max path sink: acc_reg_out_reg[14]115/CK
[08/13 17:03:28    402s]     Skew group summary after 'Wire Opt OverFix':
[08/13 17:03:28    402s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.097, max=0.134, avg=0.123, sd=0.007], skew [0.037 vs 0.040], 100% {0.097, 0.134} (wid=0.044 ws=0.041) (gid=0.114 gs=0.034)
[08/13 17:03:28    402s]     Legalizer API calls during this step: 1013 succeeded with high effort: 1013 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:28    402s]   Wire Opt OverFix done. (took cpu=0:00:02.0 real=0:00:02.0)
[08/13 17:03:28    402s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:28    402s] UM:*                                                                   Wire Opt OverFix
[08/13 17:03:28    402s]   Total capacitance is (rise=5731.279fF fall=5436.231fF), of which (rise=1648.161fF fall=1648.161fF) is wire, and (rise=4083.118fF fall=3788.070fF) is gate.
[08/13 17:03:28    402s]   Stage::Polishing done. (took cpu=0:00:07.5 real=0:00:07.5)
[08/13 17:03:28    402s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:28    402s] UM:*                                                                   Stage::Polishing
[08/13 17:03:28    402s]   Stage::Updating netlist...
[08/13 17:03:28    402s]   Reset timing graph...
[08/13 17:03:28    402s] Ignoring AAE DB Resetting ...
[08/13 17:03:28    402s]   Reset timing graph done.
[08/13 17:03:28    402s]   Setting non-default rules before calling refine place.
[08/13 17:03:28    402s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/13 17:03:28    402s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3229.5M, EPOCH TIME: 1755129808.134991
[08/13 17:03:28    402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4231).
[08/13 17:03:28    402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:28    402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:28    402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:28    402s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.067, REAL:0.067, MEM:3141.5M, EPOCH TIME: 1755129808.202487
[08/13 17:03:28    402s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:28    402s]   Leaving CCOpt scope - ClockRefiner...
[08/13 17:03:28    402s]   Assigned high priority to 54 instances.
[08/13 17:03:28    402s]   Soft fixed 54 clock instances.
[08/13 17:03:28    402s]   Performing Clock Only Refine Place.
[08/13 17:03:28    402s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[08/13 17:03:28    402s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3141.5M, EPOCH TIME: 1755129808.205852
[08/13 17:03:28    402s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3141.5M, EPOCH TIME: 1755129808.205903
[08/13 17:03:28    402s] Processing tracks to init pin-track alignment.
[08/13 17:03:28    402s] z: 2, totalTracks: 1
[08/13 17:03:28    402s] z: 4, totalTracks: 1
[08/13 17:03:28    402s] z: 6, totalTracks: 1
[08/13 17:03:28    402s] z: 8, totalTracks: 1
[08/13 17:03:28    402s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:03:28    402s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3141.5M, EPOCH TIME: 1755129808.218595
[08/13 17:03:28    402s] Info: 54 insts are soft-fixed.
[08/13 17:03:28    402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:28    402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:28    402s] 
[08/13 17:03:28    402s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:28    402s] OPERPROF:       Starting CMU at level 4, MEM:3141.5M, EPOCH TIME: 1755129808.225979
[08/13 17:03:28    402s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3141.5M, EPOCH TIME: 1755129808.226823
[08/13 17:03:28    402s] 
[08/13 17:03:28    402s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:03:28    402s] Info: 54 insts are soft-fixed.
[08/13 17:03:28    402s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:3141.5M, EPOCH TIME: 1755129808.228873
[08/13 17:03:28    402s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3141.5M, EPOCH TIME: 1755129808.228900
[08/13 17:03:28    402s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3141.5M, EPOCH TIME: 1755129808.229298
[08/13 17:03:28    402s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3141.5MB).
[08/13 17:03:28    402s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.025, REAL:0.026, MEM:3141.5M, EPOCH TIME: 1755129808.231535
[08/13 17:03:28    402s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.025, REAL:0.026, MEM:3141.5M, EPOCH TIME: 1755129808.231550
[08/13 17:03:28    402s] TDRefine: refinePlace mode is spiral
[08/13 17:03:28    402s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.11
[08/13 17:03:28    402s] OPERPROF: Starting RefinePlace at level 1, MEM:3141.5M, EPOCH TIME: 1755129808.231587
[08/13 17:03:28    402s] *** Starting place_detail (0:06:42 mem=3141.5M) ***
[08/13 17:03:28    402s] Total net bbox length = 4.592e+05 (2.068e+05 2.524e+05) (ext = 1.281e+05)
[08/13 17:03:28    402s] 
[08/13 17:03:28    402s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:28    402s] Info: 54 insts are soft-fixed.
[08/13 17:03:28    402s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:03:28    402s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:03:28    402s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:03:28    402s] (I)      Default pattern map key = top_default.
[08/13 17:03:28    402s] (I)      Default pattern map key = top_default.
[08/13 17:03:28    402s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3141.5M, EPOCH TIME: 1755129808.258394
[08/13 17:03:28    402s] Starting refinePlace ...
[08/13 17:03:28    402s] (I)      Default pattern map key = top_default.
[08/13 17:03:28    402s] One DDP V2 for no tweak run.
[08/13 17:03:28    402s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:03:28    402s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3141.5MB
[08/13 17:03:28    402s] Statistics of distance of Instance movement in refine placement:
[08/13 17:03:28    402s]   maximum (X+Y) =         0.00 um
[08/13 17:03:28    402s]   mean    (X+Y) =         0.00 um
[08/13 17:03:28    402s] Total instances moved : 0
[08/13 17:03:28    402s] Summary Report:
[08/13 17:03:28    402s] Instances move: 0 (out of 35181 movable)
[08/13 17:03:28    402s] Instances flipped: 0
[08/13 17:03:28    402s] Mean displacement: 0.00 um
[08/13 17:03:28    402s] Max displacement: 0.00 um 
[08/13 17:03:28    402s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.008, REAL:0.008, MEM:3141.5M, EPOCH TIME: 1755129808.266243
[08/13 17:03:28    402s] Total net bbox length = 4.592e+05 (2.068e+05 2.524e+05) (ext = 1.281e+05)
[08/13 17:03:28    402s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3141.5MB) @(0:06:42 - 0:06:42).
[08/13 17:03:28    402s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.11
[08/13 17:03:28    402s] OPERPROF: Finished RefinePlace at level 1, CPU:0.042, REAL:0.043, MEM:3141.5M, EPOCH TIME: 1755129808.274103
[08/13 17:03:28    402s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3141.5M, EPOCH TIME: 1755129808.274121
[08/13 17:03:28    402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:03:28    402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:28    402s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3141.5MB
[08/13 17:03:28    402s] *** Finished place_detail (0:06:42 mem=3141.5M) ***
[08/13 17:03:28    402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:28    402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:28    402s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.057, REAL:0.057, MEM:3141.5M, EPOCH TIME: 1755129808.331074
[08/13 17:03:28    402s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 54).
[08/13 17:03:28    402s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4231).
[08/13 17:03:28    402s]   Revert refine place priority changes on 0 instances.
[08/13 17:03:28    402s]   ClockRefiner summary
[08/13 17:03:28    402s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4285).
[08/13 17:03:28    402s]   Restoring place_status_cts on 54 clock instances.
[08/13 17:03:28    402s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:28    402s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/13 17:03:28    402s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:28    402s] UM:*                                                                   Stage::Updating netlist
[08/13 17:03:28    402s]   CCOpt::Phase::Implementation done. (took cpu=0:00:13.2 real=0:00:13.3)
[08/13 17:03:28    402s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:28    402s] UM:*                                                                   CCOpt::Phase::Implementation
[08/13 17:03:28    402s]   CCOpt::Phase::eGRPC...
[08/13 17:03:28    402s]   eGR Post Conditioning loop iteration 0...
[08/13 17:03:28    402s]     Clock implementation routing...
[08/13 17:03:28    402s]       Leaving CCOpt scope - Routing Tools...
[08/13 17:03:28    402s] Net route status summary:
[08/13 17:03:28    402s]   Clock:        55 (unrouted=55, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/13 17:03:28    402s]   Non-clock: 43208 (unrouted=224, trialRouted=42984, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/13 17:03:28    402s]       Routing using eGR only...
[08/13 17:03:28    402s]         Early Global Route - eGR only step...
[08/13 17:03:28    402s] (ccopt eGR): There are 55 nets to be routed. 0 nets have skip routing designation.
[08/13 17:03:28    402s] (ccopt eGR): There are 55 nets for routing of which 55 have one or more fixed wires.
[08/13 17:03:28    402s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/13 17:03:28    402s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/13 17:03:28    402s] (ccopt eGR): Start to route 55 all nets
[08/13 17:03:28    402s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3141.47 MB )
[08/13 17:03:28    402s] (I)      ==================== Layers =====================
[08/13 17:03:28    402s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:28    402s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:03:28    402s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:28    402s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:03:28    402s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:03:28    402s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:03:28    402s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:03:28    402s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:03:28    402s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:03:28    402s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:03:28    402s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:03:28    402s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:03:28    402s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:03:28    402s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:03:28    402s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:03:28    402s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:03:28    402s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:03:28    402s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:03:28    402s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:03:28    402s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:03:28    402s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:03:28    402s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:03:28    402s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:28    402s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:03:28    402s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:03:28    402s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:03:28    402s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:28    402s] (I)      Started Import and model ( Curr Mem: 3141.47 MB )
[08/13 17:03:28    402s] (I)      Default pattern map key = top_default.
[08/13 17:03:28    402s] (I)      == Non-default Options ==
[08/13 17:03:28    402s] (I)      Clean congestion better                            : true
[08/13 17:03:28    402s] (I)      Estimate vias on DPT layer                         : true
[08/13 17:03:28    402s] (I)      Clean congestion layer assignment rounds           : 3
[08/13 17:03:28    402s] (I)      Layer constraints as soft constraints              : true
[08/13 17:03:28    402s] (I)      Soft top layer                                     : true
[08/13 17:03:28    402s] (I)      Skip prospective layer relax nets                  : true
[08/13 17:03:28    402s] (I)      Better NDR handling                                : true
[08/13 17:03:28    402s] (I)      Improved NDR modeling in LA                        : true
[08/13 17:03:28    402s] (I)      Routing cost fix for NDR handling                  : true
[08/13 17:03:28    402s] (I)      Block tracks for preroutes                         : true
[08/13 17:03:28    402s] (I)      Assign IRoute by net group key                     : true
[08/13 17:03:28    402s] (I)      Block unroutable channels                          : true
[08/13 17:03:28    402s] (I)      Block unroutable channels 3D                       : true
[08/13 17:03:28    402s] (I)      Bound layer relaxed segment wl                     : true
[08/13 17:03:28    402s] (I)      Blocked pin reach length threshold                 : 2
[08/13 17:03:28    402s] (I)      Check blockage within NDR space in TA              : true
[08/13 17:03:28    402s] (I)      Skip must join for term with via pillar            : true
[08/13 17:03:28    402s] (I)      Model find APA for IO pin                          : true
[08/13 17:03:28    402s] (I)      On pin location for off pin term                   : true
[08/13 17:03:28    402s] (I)      Handle EOL spacing                                 : true
[08/13 17:03:28    402s] (I)      Merge PG vias by gap                               : true
[08/13 17:03:28    402s] (I)      Maximum routing layer                              : 10
[08/13 17:03:28    402s] (I)      Route selected nets only                           : true
[08/13 17:03:28    402s] (I)      Refine MST                                         : true
[08/13 17:03:28    402s] (I)      Honor PRL                                          : true
[08/13 17:03:28    402s] (I)      Strong congestion aware                            : true
[08/13 17:03:28    402s] (I)      Improved initial location for IRoutes              : true
[08/13 17:03:28    402s] (I)      Multi panel TA                                     : true
[08/13 17:03:28    402s] (I)      Penalize wire overlap                              : true
[08/13 17:03:28    402s] (I)      Expand small instance blockage                     : true
[08/13 17:03:28    402s] (I)      Reduce via in TA                                   : true
[08/13 17:03:28    402s] (I)      SS-aware routing                                   : true
[08/13 17:03:28    402s] (I)      Improve tree edge sharing                          : true
[08/13 17:03:28    402s] (I)      Improve 2D via estimation                          : true
[08/13 17:03:28    402s] (I)      Refine Steiner tree                                : true
[08/13 17:03:28    402s] (I)      Build spine tree                                   : true
[08/13 17:03:28    402s] (I)      Model pass through capacity                        : true
[08/13 17:03:28    402s] (I)      Extend blockages by a half GCell                   : true
[08/13 17:03:28    402s] (I)      Consider pin shapes                                : true
[08/13 17:03:28    402s] (I)      Consider pin shapes for all nodes                  : true
[08/13 17:03:28    402s] (I)      Consider NR APA                                    : true
[08/13 17:03:28    402s] (I)      Consider IO pin shape                              : true
[08/13 17:03:28    402s] (I)      Fix pin connection bug                             : true
[08/13 17:03:28    402s] (I)      Consider layer RC for local wires                  : true
[08/13 17:03:28    402s] (I)      Route to clock mesh pin                            : true
[08/13 17:03:28    402s] (I)      LA-aware pin escape length                         : 2
[08/13 17:03:28    402s] (I)      Connect multiple ports                             : true
[08/13 17:03:28    402s] (I)      Split for must join                                : true
[08/13 17:03:28    402s] (I)      Number of threads                                  : 1
[08/13 17:03:28    402s] (I)      Routing effort level                               : 10000
[08/13 17:03:28    402s] (I)      Prefer layer length threshold                      : 8
[08/13 17:03:28    402s] (I)      Overflow penalty cost                              : 10
[08/13 17:03:28    402s] (I)      A-star cost                                        : 0.300000
[08/13 17:03:28    402s] (I)      Misalignment cost                                  : 10.000000
[08/13 17:03:28    402s] (I)      Threshold for short IRoute                         : 6
[08/13 17:03:28    402s] (I)      Via cost during post routing                       : 1.000000
[08/13 17:03:28    402s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/13 17:03:28    402s] (I)      Source-to-sink ratio                               : 0.300000
[08/13 17:03:28    402s] (I)      Scenic ratio bound                                 : 3.000000
[08/13 17:03:28    402s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/13 17:03:28    402s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/13 17:03:28    402s] (I)      PG-aware similar topology routing                  : true
[08/13 17:03:28    402s] (I)      Maze routing via cost fix                          : true
[08/13 17:03:28    402s] (I)      Apply PRL on PG terms                              : true
[08/13 17:03:28    402s] (I)      Apply PRL on obs objects                           : true
[08/13 17:03:28    402s] (I)      Handle range-type spacing rules                    : true
[08/13 17:03:28    402s] (I)      PG gap threshold multiplier                        : 10.000000
[08/13 17:03:28    402s] (I)      Parallel spacing query fix                         : true
[08/13 17:03:28    402s] (I)      Force source to root IR                            : true
[08/13 17:03:28    402s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/13 17:03:28    402s] (I)      Do not relax to DPT layer                          : true
[08/13 17:03:28    402s] (I)      No DPT in post routing                             : true
[08/13 17:03:28    402s] (I)      Modeling PG via merging fix                        : true
[08/13 17:03:28    402s] (I)      Shield aware TA                                    : true
[08/13 17:03:28    402s] (I)      Strong shield aware TA                             : true
[08/13 17:03:28    402s] (I)      Overflow calculation fix in LA                     : true
[08/13 17:03:28    402s] (I)      Post routing fix                                   : true
[08/13 17:03:28    402s] (I)      Strong post routing                                : true
[08/13 17:03:28    402s] (I)      NDR via pillar fix                                 : true
[08/13 17:03:28    402s] (I)      Violation on path threshold                        : 1
[08/13 17:03:28    402s] (I)      Pass through capacity modeling                     : true
[08/13 17:03:28    402s] (I)      Select the non-relaxed segments in post routing stage : true
[08/13 17:03:28    402s] (I)      Select term pin box for io pin                     : true
[08/13 17:03:28    402s] (I)      Penalize NDR sharing                               : true
[08/13 17:03:28    402s] (I)      Enable special modeling                            : false
[08/13 17:03:28    402s] (I)      Keep fixed segments                                : true
[08/13 17:03:28    402s] (I)      Reorder net groups by key                          : true
[08/13 17:03:28    402s] (I)      Increase net scenic ratio                          : true
[08/13 17:03:28    402s] (I)      Method to set GCell size                           : row
[08/13 17:03:28    402s] (I)      Connect multiple ports and must join fix           : true
[08/13 17:03:28    402s] (I)      Avoid high resistance layers                       : true
[08/13 17:03:28    402s] (I)      Model find APA for IO pin fix                      : true
[08/13 17:03:28    402s] (I)      Avoid connecting non-metal layers                  : true
[08/13 17:03:28    402s] (I)      Use track pitch for NDR                            : true
[08/13 17:03:28    402s] (I)      Enable layer relax to lower layer                  : true
[08/13 17:03:28    402s] (I)      Enable layer relax to upper layer                  : true
[08/13 17:03:28    402s] (I)      Top layer relaxation fix                           : true
[08/13 17:03:28    402s] (I)      Handle non-default track width                     : false
[08/13 17:03:28    402s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 17:03:28    402s] (I)      Use row-based GCell size
[08/13 17:03:28    402s] (I)      Use row-based GCell align
[08/13 17:03:28    402s] (I)      layer 0 area = 0
[08/13 17:03:28    402s] (I)      layer 1 area = 0
[08/13 17:03:28    402s] (I)      layer 2 area = 0
[08/13 17:03:28    402s] (I)      layer 3 area = 0
[08/13 17:03:28    402s] (I)      layer 4 area = 0
[08/13 17:03:28    402s] (I)      layer 5 area = 0
[08/13 17:03:28    402s] (I)      layer 6 area = 0
[08/13 17:03:28    402s] (I)      layer 7 area = 0
[08/13 17:03:28    402s] (I)      layer 8 area = 0
[08/13 17:03:28    402s] (I)      layer 9 area = 0
[08/13 17:03:28    402s] (I)      GCell unit size   : 2800
[08/13 17:03:28    402s] (I)      GCell multiplier  : 1
[08/13 17:03:28    402s] (I)      GCell row height  : 2800
[08/13 17:03:28    402s] (I)      Actual row height : 2800
[08/13 17:03:28    402s] (I)      GCell align ref   : 20140 20160
[08/13 17:03:28    402s] [NR-eGR] Track table information for default rule: 
[08/13 17:03:28    402s] [NR-eGR] metal1 has single uniform track structure
[08/13 17:03:28    402s] [NR-eGR] metal2 has single uniform track structure
[08/13 17:03:28    402s] [NR-eGR] metal3 has single uniform track structure
[08/13 17:03:28    402s] [NR-eGR] metal4 has single uniform track structure
[08/13 17:03:28    402s] [NR-eGR] metal5 has single uniform track structure
[08/13 17:03:28    402s] [NR-eGR] metal6 has single uniform track structure
[08/13 17:03:28    402s] [NR-eGR] metal7 has single uniform track structure
[08/13 17:03:28    402s] [NR-eGR] metal8 has single uniform track structure
[08/13 17:03:28    402s] [NR-eGR] metal9 has single uniform track structure
[08/13 17:03:28    402s] [NR-eGR] metal10 has single uniform track structure
[08/13 17:03:28    402s] (I)      ============== Default via ===============
[08/13 17:03:28    402s] (I)      +---+------------------+-----------------+
[08/13 17:03:28    402s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 17:03:28    402s] (I)      +---+------------------+-----------------+
[08/13 17:03:28    402s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 17:03:28    402s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 17:03:28    402s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 17:03:28    402s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 17:03:28    402s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 17:03:28    402s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 17:03:28    402s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 17:03:28    402s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 17:03:28    402s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 17:03:28    402s] (I)      +---+------------------+-----------------+
[08/13 17:03:28    402s] [NR-eGR] Read 52608 PG shapes
[08/13 17:03:28    402s] [NR-eGR] Read 0 clock shapes
[08/13 17:03:28    402s] [NR-eGR] Read 0 other shapes
[08/13 17:03:28    402s] [NR-eGR] #Routing Blockages  : 0
[08/13 17:03:28    402s] [NR-eGR] #Instance Blockages : 0
[08/13 17:03:28    402s] [NR-eGR] #PG Blockages       : 52608
[08/13 17:03:28    402s] [NR-eGR] #Halo Blockages     : 0
[08/13 17:03:28    402s] [NR-eGR] #Boundary Blockages : 0
[08/13 17:03:28    402s] [NR-eGR] #Clock Blockages    : 0
[08/13 17:03:28    402s] [NR-eGR] #Other Blockages    : 0
[08/13 17:03:28    402s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 17:03:28    402s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 17:03:28    402s] [NR-eGR] Read 43039 nets ( ignored 42984 )
[08/13 17:03:28    402s] [NR-eGR] Connected 0 must-join pins/ports
[08/13 17:03:28    402s] (I)      early_global_route_priority property id does not exist.
[08/13 17:03:28    402s] (I)      Read Num Blocks=52608  Num Prerouted Wires=0  Num CS=0
[08/13 17:03:28    402s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:28    402s] (I)      Layer 2 (H) : #blockages 8352 : #preroutes 0
[08/13 17:03:28    402s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:28    402s] (I)      Layer 4 (H) : #blockages 8352 : #preroutes 0
[08/13 17:03:28    402s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:28    402s] (I)      Layer 6 (H) : #blockages 8352 : #preroutes 0
[08/13 17:03:28    402s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:28    402s] (I)      Layer 8 (H) : #blockages 10104 : #preroutes 0
[08/13 17:03:28    402s] (I)      Layer 9 (V) : #blockages 6312 : #preroutes 0
[08/13 17:03:28    402s] (I)      Moved 0 terms for better access 
[08/13 17:03:28    402s] (I)      Number of ignored nets                =      0
[08/13 17:03:28    402s] (I)      Number of connected nets              =      0
[08/13 17:03:28    402s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 17:03:28    402s] (I)      Number of clock nets                  =     55.  Ignored: No
[08/13 17:03:28    402s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 17:03:28    402s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 17:03:28    402s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 17:03:28    402s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 17:03:28    402s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 17:03:28    402s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 17:03:28    402s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 17:03:28    402s] [NR-eGR] There are 55 clock nets ( 55 with NDR ).
[08/13 17:03:28    402s] (I)      Ndr track 0 does not exist
[08/13 17:03:28    402s] (I)      ---------------------Grid Graph Info--------------------
[08/13 17:03:28    402s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 17:03:28    402s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 17:03:28    402s] (I)      Site width          :   380  (dbu)
[08/13 17:03:28    402s] (I)      Row height          :  2800  (dbu)
[08/13 17:03:28    402s] (I)      GCell row height    :  2800  (dbu)
[08/13 17:03:28    402s] (I)      GCell width         :  2800  (dbu)
[08/13 17:03:28    402s] (I)      GCell height        :  2800  (dbu)
[08/13 17:03:28    402s] (I)      Grid                :   248   246    10
[08/13 17:03:28    402s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 17:03:28    402s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 17:03:28    402s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 17:03:28    402s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 17:03:28    402s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 17:03:28    402s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 17:03:28    402s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 17:03:28    402s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 17:03:28    402s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 17:03:28    402s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 17:03:28    402s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 17:03:28    402s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 17:03:28    402s] (I)      --------------------------------------------------------
[08/13 17:03:28    402s] 
[08/13 17:03:28    402s] [NR-eGR] ============ Routing rule table ============
[08/13 17:03:28    402s] [NR-eGR] Rule id: 0  Nets: 55
[08/13 17:03:28    402s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/13 17:03:28    402s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[08/13 17:03:28    402s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[08/13 17:03:28    402s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[08/13 17:03:28    402s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[08/13 17:03:28    402s] [NR-eGR] ========================================
[08/13 17:03:28    402s] [NR-eGR] 
[08/13 17:03:28    402s] (I)      =============== Blocked Tracks ===============
[08/13 17:03:28    402s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:28    402s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 17:03:28    402s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:28    402s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 17:03:28    402s] (I)      |     2 |  449196 |    29464 |         6.56% |
[08/13 17:03:28    402s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 17:03:28    402s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 17:03:28    402s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 17:03:28    402s] (I)      |     6 |  304548 |    22040 |         7.24% |
[08/13 17:03:28    402s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 17:03:28    402s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 17:03:28    402s] (I)      |     9 |   53072 |     9410 |        17.73% |
[08/13 17:03:28    402s] (I)      |    10 |   50676 |     7158 |        14.13% |
[08/13 17:03:28    402s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:28    402s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 3171.84 MB )
[08/13 17:03:28    402s] (I)      Reset routing kernel
[08/13 17:03:28    402s] (I)      Started Global Routing ( Curr Mem: 3171.84 MB )
[08/13 17:03:28    402s] (I)      totalPins=4339  totalGlobalPin=4279 (98.62%)
[08/13 17:03:28    402s] (I)      total 2D Cap : 893883 = (602327 H, 291556 V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1a Route ============
[08/13 17:03:28    402s] [NR-eGR] Layer group 1: route 55 net(s) in layer range [3, 4]
[08/13 17:03:28    402s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 36
[08/13 17:03:28    402s] (I)      Usage: 10638 = (5153 H, 5485 V) = (0.86% H, 1.88% V) = (7.214e+03um H, 7.679e+03um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1b Route ============
[08/13 17:03:28    402s] (I)      Usage: 10638 = (5153 H, 5485 V) = (0.86% H, 1.88% V) = (7.214e+03um H, 7.679e+03um V)
[08/13 17:03:28    402s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.489320e+04um
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1c Route ============
[08/13 17:03:28    402s] (I)      Level2 Grid: 50 x 50
[08/13 17:03:28    402s] (I)      Usage: 10638 = (5153 H, 5485 V) = (0.86% H, 1.88% V) = (7.214e+03um H, 7.679e+03um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1d Route ============
[08/13 17:03:28    402s] (I)      Usage: 10644 = (5157 H, 5487 V) = (0.86% H, 1.88% V) = (7.220e+03um H, 7.682e+03um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1e Route ============
[08/13 17:03:28    402s] (I)      Usage: 10644 = (5157 H, 5487 V) = (0.86% H, 1.88% V) = (7.220e+03um H, 7.682e+03um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1f Route ============
[08/13 17:03:28    402s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.490160e+04um
[08/13 17:03:28    402s] (I)      Usage: 10646 = (5161 H, 5485 V) = (0.86% H, 1.88% V) = (7.225e+03um H, 7.679e+03um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1g Route ============
[08/13 17:03:28    402s] (I)      Usage: 10383 = (5078 H, 5305 V) = (0.84% H, 1.82% V) = (7.109e+03um H, 7.427e+03um V)
[08/13 17:03:28    402s] (I)      #Nets         : 55
[08/13 17:03:28    402s] (I)      #Relaxed nets : 27
[08/13 17:03:28    402s] (I)      Wire length   : 4573
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1h Route ============
[08/13 17:03:28    402s] [NR-eGR] Create a new net group with 27 nets and layer range [3, 6]
[08/13 17:03:28    402s] (I)      Usage: 10385 = (5089 H, 5296 V) = (0.84% H, 1.82% V) = (7.125e+03um H, 7.414e+03um V)
[08/13 17:03:28    402s] (I)      total 2D Cap : 1482991 = (899879 H, 583112 V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1a Route ============
[08/13 17:03:28    402s] [NR-eGR] Layer group 2: route 27 net(s) in layer range [3, 6]
[08/13 17:03:28    402s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 33
[08/13 17:03:28    402s] (I)      Usage: 16445 = (7983 H, 8462 V) = (0.89% H, 1.45% V) = (1.118e+04um H, 1.185e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1b Route ============
[08/13 17:03:28    402s] (I)      Usage: 16445 = (7983 H, 8462 V) = (0.89% H, 1.45% V) = (1.118e+04um H, 1.185e+04um V)
[08/13 17:03:28    402s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.302300e+04um
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1c Route ============
[08/13 17:03:28    402s] (I)      Usage: 16445 = (7983 H, 8462 V) = (0.89% H, 1.45% V) = (1.118e+04um H, 1.185e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1d Route ============
[08/13 17:03:28    402s] (I)      Usage: 16445 = (7983 H, 8462 V) = (0.89% H, 1.45% V) = (1.118e+04um H, 1.185e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1e Route ============
[08/13 17:03:28    402s] (I)      Usage: 16445 = (7983 H, 8462 V) = (0.89% H, 1.45% V) = (1.118e+04um H, 1.185e+04um V)
[08/13 17:03:28    402s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.302300e+04um
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1f Route ============
[08/13 17:03:28    402s] (I)      Usage: 16445 = (7983 H, 8462 V) = (0.89% H, 1.45% V) = (1.118e+04um H, 1.185e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1g Route ============
[08/13 17:03:28    402s] (I)      Usage: 16225 = (7902 H, 8323 V) = (0.88% H, 1.43% V) = (1.106e+04um H, 1.165e+04um V)
[08/13 17:03:28    402s] (I)      #Nets         : 27
[08/13 17:03:28    402s] (I)      #Relaxed nets : 23
[08/13 17:03:28    402s] (I)      Wire length   : 900
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] [NR-eGR] Create a new net group with 23 nets and layer range [3, 8]
[08/13 17:03:28    402s] (I)      ============  Phase 1h Route ============
[08/13 17:03:28    402s] (I)      Usage: 16234 = (7910 H, 8324 V) = (0.88% H, 1.43% V) = (1.107e+04um H, 1.165e+04um V)
[08/13 17:03:28    402s] (I)      total 2D Cap : 1668280 = (994488 H, 673792 V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1a Route ============
[08/13 17:03:28    402s] [NR-eGR] Layer group 3: route 23 net(s) in layer range [3, 8]
[08/13 17:03:28    402s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 33
[08/13 17:03:28    402s] (I)      Usage: 21393 = (10381 H, 11012 V) = (1.04% H, 1.63% V) = (1.453e+04um H, 1.542e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1b Route ============
[08/13 17:03:28    402s] (I)      Usage: 21393 = (10381 H, 11012 V) = (1.04% H, 1.63% V) = (1.453e+04um H, 1.542e+04um V)
[08/13 17:03:28    402s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.995020e+04um
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1c Route ============
[08/13 17:03:28    402s] (I)      Usage: 21393 = (10381 H, 11012 V) = (1.04% H, 1.63% V) = (1.453e+04um H, 1.542e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1d Route ============
[08/13 17:03:28    402s] (I)      Usage: 21393 = (10381 H, 11012 V) = (1.04% H, 1.63% V) = (1.453e+04um H, 1.542e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1e Route ============
[08/13 17:03:28    402s] (I)      Usage: 21393 = (10381 H, 11012 V) = (1.04% H, 1.63% V) = (1.453e+04um H, 1.542e+04um V)
[08/13 17:03:28    402s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.995020e+04um
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1f Route ============
[08/13 17:03:28    402s] (I)      Usage: 21393 = (10381 H, 11012 V) = (1.04% H, 1.63% V) = (1.453e+04um H, 1.542e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1g Route ============
[08/13 17:03:28    402s] (I)      Usage: 21169 = (10299 H, 10870 V) = (1.04% H, 1.61% V) = (1.442e+04um H, 1.522e+04um V)
[08/13 17:03:28    402s] (I)      #Nets         : 23
[08/13 17:03:28    402s] (I)      #Relaxed nets : 22
[08/13 17:03:28    402s] (I)      Wire length   : 208
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      [08/13 17:03:28    402s] [NR-eGR] Create a new net group with 22 nets and layer range [3, 10]
============  Phase 1h Route ============
[08/13 17:03:28    402s] (I)      Usage: 21170 = (10303 H, 10867 V) = (1.04% H, 1.61% V) = (1.442e+04um H, 1.521e+04um V)
[08/13 17:03:28    402s] (I)      total 2D Cap : 1755635 = (1038325 H, 717310 V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1a Route ============
[08/13 17:03:28    402s] [NR-eGR] Layer group 4: route 22 net(s) in layer range [3, 10]
[08/13 17:03:28    402s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 33
[08/13 17:03:28    402s] (I)      Usage: 26120 = (12670 H, 13450 V) = (1.22% H, 1.88% V) = (1.774e+04um H, 1.883e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1b Route ============
[08/13 17:03:28    402s] (I)      Usage: 26120 = (12670 H, 13450 V) = (1.22% H, 1.88% V) = (1.774e+04um H, 1.883e+04um V)
[08/13 17:03:28    402s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.656800e+04um
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1c Route ============
[08/13 17:03:28    402s] (I)      Usage: 26120 = (12670 H, 13450 V) = (1.22% H, 1.88% V) = (1.774e+04um H, 1.883e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1d Route ============
[08/13 17:03:28    402s] (I)      Usage: 26120 = (12670 H, 13450 V) = (1.22% H, 1.88% V) = (1.774e+04um H, 1.883e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1e Route ============
[08/13 17:03:28    402s] (I)      Usage: 26120 = (12670 H, 13450 V) = (1.22% H, 1.88% V) = (1.774e+04um H, 1.883e+04um V)
[08/13 17:03:28    402s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.656800e+04um
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1f Route ============
[08/13 17:03:28    402s] (I)      Usage: 26120 = (12670 H, 13450 V) = (1.22% H, 1.88% V) = (1.774e+04um H, 1.883e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1g Route ============
[08/13 17:03:28    402s] (I)      Usage: 25895 = (12587 H, 13308 V) = (1.21% H, 1.86% V) = (1.762e+04um H, 1.863e+04um V)
[08/13 17:03:28    402s] (I)      #Nets         : 22
[08/13 17:03:28    402s] (I)      #Relaxed nets : 22
[08/13 17:03:28    402s] (I)      Wire length   : 0
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] [NR-eGR] Create a new net group with 22 nets and layer range [2, 10]
[08/13 17:03:28    402s] (I)      ============  Phase 1h Route ============
[08/13 17:03:28    402s] (I)      Usage: 25895 = (12587 H, 13308 V) = (1.21% H, 1.86% V) = (1.762e+04um H, 1.863e+04um V)
[08/13 17:03:28    402s] (I)      total 2D Cap : 2191839 = (1038325 H, 1153514 V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] [NR-eGR] Layer group 5: route 22 net(s) in layer range [2, 10]
[08/13 17:03:28    402s] (I)      ============  Phase 1a Route ============
[08/13 17:03:28    402s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 51
[08/13 17:03:28    402s] (I)      Usage: 35603 = (17249 H, 18354 V) = (1.66% H, 1.59% V) = (2.415e+04um H, 2.570e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1b Route ============
[08/13 17:03:28    402s] (I)      Usage: 35603 = (17249 H, 18354 V) = (1.66% H, 1.59% V) = (2.415e+04um H, 2.570e+04um V)
[08/13 17:03:28    402s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.984420e+04um
[08/13 17:03:28    402s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/13 17:03:28    402s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1c Route ============
[08/13 17:03:28    402s] (I)      Level2 Grid: 50 x 50
[08/13 17:03:28    402s] (I)      Usage: 35603 = (17249 H, 18354 V) = (1.66% H, 1.59% V) = (2.415e+04um H, 2.570e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1d Route ============
[08/13 17:03:28    402s] (I)      Usage: 35622 = (17270 H, 18352 V) = (1.66% H, 1.59% V) = (2.418e+04um H, 2.569e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1e Route ============
[08/13 17:03:28    402s] (I)      Usage: 35622 = (17270 H, 18352 V) = (1.66% H, 1.59% V) = (2.418e+04um H, 2.569e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1f Route ============
[08/13 17:03:28    402s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.987080e+04um
[08/13 17:03:28    402s] (I)      Usage: 35632 = (17291 H, 18341 V) = (1.67% H, 1.59% V) = (2.421e+04um H, 2.568e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1g Route ============
[08/13 17:03:28    402s] (I)      Usage: 35619 = (17274 H, 18345 V) = (1.66% H, 1.59% V) = (2.418e+04um H, 2.568e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] (I)      ============  Phase 1h Route ============
[08/13 17:03:28    402s] (I)      Usage: 35621 = (17271 H, 18350 V) = (1.66% H, 1.59% V) = (2.418e+04um H, 2.569e+04um V)
[08/13 17:03:28    402s] (I)      
[08/13 17:03:28    402s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 17:03:28    402s] [NR-eGR]                        OverCon            
[08/13 17:03:28    402s] [NR-eGR]                         #Gcell     %Gcell
[08/13 17:03:28    402s] [NR-eGR]        Layer             (1-0)    OverCon
[08/13 17:03:28    402s] [NR-eGR] ----------------------------------------------
[08/13 17:03:28    402s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:28    402s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:28    402s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:28    402s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:28    402s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:28    402s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:28    402s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:28    402s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:28    402s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:28    402s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:28    402s] [NR-eGR] ----------------------------------------------
[08/13 17:03:28    402s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/13 17:03:28    402s] [NR-eGR] 
[08/13 17:03:28    402s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 3171.84 MB )
[08/13 17:03:28    402s] (I)      total 2D Cap : 2206936 = (1039247 H, 1167689 V)
[08/13 17:03:28    402s] (I)      ============= Track Assignment ============
[08/13 17:03:28    402s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 17:03:28    402s] (I)      Started Track Assignment (1T) ( Curr Mem: 3171.84 MB )
[08/13 17:03:28    402s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/13 17:03:28    402s] (I)      Run Multi-thread track assignment
[08/13 17:03:28    402s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3171.84 MB )
[08/13 17:03:28    402s] (I)      Started Export ( Curr Mem: 3171.84 MB )
[08/13 17:03:28    402s] [NR-eGR]                  Length (um)    Vias 
[08/13 17:03:28    402s] [NR-eGR] -------------------------------------
[08/13 17:03:28    402s] [NR-eGR]  metal1   (1H)             0  144104 
[08/13 17:03:28    402s] [NR-eGR]  metal2   (2V)        107791  175695 
[08/13 17:03:28    402s] [NR-eGR]  metal3   (3H)        166249   60378 
[08/13 17:03:28    402s] [NR-eGR]  metal4   (4V)         85747    8541 
[08/13 17:03:28    402s] [NR-eGR]  metal5   (5H)         27218    7141 
[08/13 17:03:28    402s] [NR-eGR]  metal6   (6V)         41241     268 
[08/13 17:03:28    402s] [NR-eGR]  metal7   (7H)           954     182 
[08/13 17:03:28    402s] [NR-eGR]  metal8   (8V)          1815       2 
[08/13 17:03:28    402s] [NR-eGR]  metal9   (9H)             1       0 
[08/13 17:03:28    402s] [NR-eGR]  metal10  (10V)            0       0 
[08/13 17:03:28    402s] [NR-eGR] -------------------------------------
[08/13 17:03:28    402s] [NR-eGR]           Total       431016  396311 
[08/13 17:03:28    402s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:28    402s] [NR-eGR] Total half perimeter of net bounding box: 459175um
[08/13 17:03:28    402s] [NR-eGR] Total length: 431016um, number of vias: 396311
[08/13 17:03:28    402s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:28    402s] [NR-eGR] Total eGR-routed clock nets wire length: 15885um, number of vias: 12398
[08/13 17:03:28    402s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:28    403s] [NR-eGR] Report for selected net(s) only.
[08/13 17:03:28    403s] [NR-eGR]                  Length (um)   Vias 
[08/13 17:03:28    403s] [NR-eGR] ------------------------------------
[08/13 17:03:28    403s] [NR-eGR]  metal1   (1H)             0   4339 
[08/13 17:03:28    403s] [NR-eGR]  metal2   (2V)          2799   4768 
[08/13 17:03:28    403s] [NR-eGR]  metal3   (3H)          7171   3162 
[08/13 17:03:28    403s] [NR-eGR]  metal4   (4V)          5511    129 
[08/13 17:03:28    403s] [NR-eGR]  metal5   (5H)           404      0 
[08/13 17:03:28    403s] [NR-eGR]  metal6   (6V)             0      0 
[08/13 17:03:28    403s] [NR-eGR]  metal7   (7H)             0      0 
[08/13 17:03:28    403s] [NR-eGR]  metal8   (8V)             0      0 
[08/13 17:03:28    403s] [NR-eGR]  metal9   (9H)             0      0 
[08/13 17:03:28    403s] [NR-eGR]  metal10  (10V)            0      0 
[08/13 17:03:28    403s] [NR-eGR] ------------------------------------
[08/13 17:03:28    403s] [NR-eGR]           Total        15885  12398 
[08/13 17:03:28    403s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:28    403s] [NR-eGR] Total half perimeter of net bounding box: 5561um
[08/13 17:03:28    403s] [NR-eGR] Total length: 15885um, number of vias: 12398
[08/13 17:03:28    403s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:28    403s] [NR-eGR] Total routed clock nets wire length: 15885um, number of vias: 12398
[08/13 17:03:28    403s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:29    403s] (I)      Finished Export ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3171.84 MB )
[08/13 17:03:29    403s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.50 sec, Real: 0.51 sec, Curr Mem: 3171.84 MB )
[08/13 17:03:29    403s] (I)      ======================================== Runtime Summary ========================================
[08/13 17:03:29    403s] (I)       Step                                              %       Start      Finish      Real       CPU 
[08/13 17:03:29    403s] (I)      -------------------------------------------------------------------------------------------------
[08/13 17:03:29    403s] (I)       Early Global Route kernel                   100.00%  555.77 sec  556.28 sec  0.51 sec  0.50 sec 
[08/13 17:03:29    403s] (I)       +-Import and model                           29.18%  555.77 sec  555.92 sec  0.15 sec  0.14 sec 
[08/13 17:03:29    403s] (I)       | +-Create place DB                          13.35%  555.77 sec  555.84 sec  0.07 sec  0.07 sec 
[08/13 17:03:29    403s] (I)       | | +-Import place data                      13.34%  555.77 sec  555.84 sec  0.07 sec  0.07 sec 
[08/13 17:03:29    403s] (I)       | | | +-Read instances and placement          3.29%  555.77 sec  555.78 sec  0.02 sec  0.02 sec 
[08/13 17:03:29    403s] (I)       | | | +-Read nets                            10.04%  555.78 sec  555.84 sec  0.05 sec  0.05 sec 
[08/13 17:03:29    403s] (I)       | +-Create route DB                          14.03%  555.84 sec  555.91 sec  0.07 sec  0.06 sec 
[08/13 17:03:29    403s] (I)       | | +-Import route data (1T)                 13.91%  555.84 sec  555.91 sec  0.07 sec  0.06 sec 
[08/13 17:03:29    403s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.05%  555.85 sec  555.86 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Read routing blockages              0.00%  555.85 sec  555.85 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Read instance blockages             0.66%  555.85 sec  555.85 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Read PG blockages                   0.59%  555.85 sec  555.86 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Read clock blockages                0.09%  555.86 sec  555.86 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Read other blockages                0.08%  555.86 sec  555.86 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Read halo blockages                 0.07%  555.86 sec  555.86 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Read boundary cut boxes             0.00%  555.86 sec  555.86 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Read blackboxes                       0.00%  555.86 sec  555.86 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Read prerouted                        3.95%  555.86 sec  555.88 sec  0.02 sec  0.02 sec 
[08/13 17:03:29    403s] (I)       | | | +-Read unlegalized nets                 0.62%  555.88 sec  555.88 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Read nets                             0.07%  555.88 sec  555.88 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Set up via pillars                    0.00%  555.89 sec  555.89 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Initialize 3D grid graph              0.43%  555.89 sec  555.89 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Model blockage capacity               3.86%  555.89 sec  555.91 sec  0.02 sec  0.02 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Initialize 3D capacity              3.46%  555.89 sec  555.91 sec  0.02 sec  0.02 sec 
[08/13 17:03:29    403s] (I)       | | | +-Move terms for access (1T)            0.13%  555.91 sec  555.91 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | +-Read aux data                             0.00%  555.91 sec  555.91 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | +-Others data preparation                   0.03%  555.91 sec  555.91 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | +-Create route kernel                       1.22%  555.91 sec  555.91 sec  0.01 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       +-Global Routing                             36.31%  555.92 sec  556.10 sec  0.19 sec  0.18 sec 
[08/13 17:03:29    403s] (I)       | +-Initialization                            0.09%  555.92 sec  555.92 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | +-Net group 1                              13.25%  555.92 sec  555.99 sec  0.07 sec  0.07 sec 
[08/13 17:03:29    403s] (I)       | | +-Generate topology                       3.85%  555.92 sec  555.94 sec  0.02 sec  0.02 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1a                                0.65%  555.94 sec  555.94 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Pattern routing (1T)                  0.22%  555.94 sec  555.94 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.17%  555.94 sec  555.94 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1b                                0.45%  555.94 sec  555.95 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Monotonic routing (1T)                0.22%  555.94 sec  555.94 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1c                                0.23%  555.95 sec  555.95 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Two level Routing                     0.22%  555.95 sec  555.95 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Two Level Routing (Regular)         0.09%  555.95 sec  555.95 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Two Level Routing (Strong)          0.05%  555.95 sec  555.95 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1d                                2.25%  555.95 sec  555.96 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | | | +-Detoured routing (1T)                 2.23%  555.95 sec  555.96 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1e                                0.07%  555.96 sec  555.96 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Route legalization                    0.04%  555.96 sec  555.96 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Legalize Blockage Violations        0.04%  555.96 sec  555.96 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1f                                0.23%  555.96 sec  555.96 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Congestion clean                      0.22%  555.96 sec  555.96 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1g                                2.68%  555.96 sec  555.97 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | | | +-Post Routing                          2.66%  555.96 sec  555.97 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1h                                0.80%  555.98 sec  555.98 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Post Routing                          0.78%  555.98 sec  555.98 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Layer assignment (1T)                   1.30%  555.98 sec  555.99 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | +-Net group 2                               5.24%  555.99 sec  556.01 sec  0.03 sec  0.03 sec 
[08/13 17:03:29    403s] (I)       | | +-Generate topology                       2.41%  555.99 sec  556.00 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1a                                0.35%  556.00 sec  556.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Pattern routing (1T)                  0.12%  556.00 sec  556.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  556.00 sec  556.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1b                                0.25%  556.00 sec  556.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Monotonic routing (1T)                0.12%  556.00 sec  556.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1c                                0.00%  556.00 sec  556.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1d                                0.00%  556.00 sec  556.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1e                                0.06%  556.00 sec  556.01 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Route legalization                    0.03%  556.00 sec  556.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Legalize Blockage Violations        0.02%  556.00 sec  556.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1f                                0.00%  556.01 sec  556.01 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1g                                1.16%  556.01 sec  556.01 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | | | +-Post Routing                          1.15%  556.01 sec  556.01 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1h                                0.13%  556.01 sec  556.01 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Post Routing                          0.12%  556.01 sec  556.01 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Layer assignment (1T)                   0.17%  556.01 sec  556.01 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | +-Net group 3                               4.69%  556.01 sec  556.04 sec  0.02 sec  0.02 sec 
[08/13 17:03:29    403s] (I)       | | +-Generate topology                       2.07%  556.01 sec  556.02 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1a                                0.34%  556.03 sec  556.03 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Pattern routing (1T)                  0.12%  556.03 sec  556.03 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  556.03 sec  556.03 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1b                                0.23%  556.03 sec  556.03 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Monotonic routing (1T)                0.11%  556.03 sec  556.03 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1c                                0.00%  556.03 sec  556.03 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1d                                0.00%  556.03 sec  556.03 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1e                                0.06%  556.03 sec  556.03 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Route legalization                    0.03%  556.03 sec  556.03 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Legalize Blockage Violations        0.02%  556.03 sec  556.03 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1f                                0.00%  556.03 sec  556.03 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1g                                0.99%  556.03 sec  556.04 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | | | +-Post Routing                          0.98%  556.03 sec  556.04 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1h                                0.07%  556.04 sec  556.04 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Post Routing                          0.06%  556.04 sec  556.04 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Layer assignment (1T)                   0.11%  556.04 sec  556.04 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | +-Net group 4                               4.49%  556.04 sec  556.06 sec  0.02 sec  0.02 sec 
[08/13 17:03:29    403s] (I)       | | +-Generate topology                       1.95%  556.04 sec  556.05 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1a                                0.32%  556.05 sec  556.05 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Pattern routing (1T)                  0.11%  556.05 sec  556.05 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  556.05 sec  556.05 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1b                                0.21%  556.05 sec  556.05 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Monotonic routing (1T)                0.11%  556.05 sec  556.05 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1c                                0.00%  556.05 sec  556.05 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1d                                0.00%  556.05 sec  556.05 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1e                                0.06%  556.05 sec  556.05 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Route legalization                    0.02%  556.05 sec  556.05 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Legalize Blockage Violations        0.02%  556.05 sec  556.05 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1f                                0.00%  556.06 sec  556.06 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1g                                0.94%  556.06 sec  556.06 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Post Routing                          0.93%  556.06 sec  556.06 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1h                                0.05%  556.06 sec  556.06 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Post Routing                          0.04%  556.06 sec  556.06 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | +-Net group 5                               5.99%  556.06 sec  556.09 sec  0.03 sec  0.03 sec 
[08/13 17:03:29    403s] (I)       | | +-Generate topology                       0.00%  556.06 sec  556.06 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1a                                0.32%  556.07 sec  556.07 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Pattern routing (1T)                  0.08%  556.07 sec  556.07 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.09%  556.07 sec  556.07 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Add via demand to 2D                  0.11%  556.07 sec  556.07 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1b                                0.19%  556.07 sec  556.07 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Monotonic routing (1T)                0.08%  556.07 sec  556.07 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1c                                0.16%  556.07 sec  556.07 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Two level Routing                     0.15%  556.07 sec  556.07 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  556.07 sec  556.07 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  556.07 sec  556.07 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1d                                1.53%  556.07 sec  556.08 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | | | +-Detoured routing (1T)                 1.52%  556.07 sec  556.08 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1e                                0.04%  556.08 sec  556.08 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Route legalization                    0.01%  556.08 sec  556.08 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | | +-Legalize Blockage Violations        0.00%  556.08 sec  556.08 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1f                                0.28%  556.08 sec  556.08 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Congestion clean                      0.27%  556.08 sec  556.08 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1g                                0.14%  556.08 sec  556.08 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Post Routing                          0.13%  556.08 sec  556.08 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Phase 1h                                0.14%  556.08 sec  556.08 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | | +-Post Routing                          0.13%  556.08 sec  556.08 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Layer assignment (1T)                   1.34%  556.08 sec  556.09 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       +-Export 3D cong map                          1.42%  556.10 sec  556.11 sec  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)       | +-Export 2D cong map                        0.14%  556.11 sec  556.11 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       +-Extract Global 3D Wires                     0.03%  556.11 sec  556.11 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       +-Track Assignment (1T)                       5.55%  556.11 sec  556.14 sec  0.03 sec  0.03 sec 
[08/13 17:03:29    403s] (I)       | +-Initialization                            0.00%  556.11 sec  556.11 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | +-Track Assignment Kernel                   5.51%  556.11 sec  556.14 sec  0.03 sec  0.03 sec 
[08/13 17:03:29    403s] (I)       | +-Free Memory                               0.00%  556.14 sec  556.14 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       +-Export                                     26.93%  556.14 sec  556.28 sec  0.14 sec  0.14 sec 
[08/13 17:03:29    403s] (I)       | +-Export DB wires                           0.74%  556.14 sec  556.14 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Export all nets                         0.57%  556.14 sec  556.14 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | | +-Set wire vias                           0.12%  556.14 sec  556.14 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       | +-Report wirelength                        12.48%  556.14 sec  556.21 sec  0.06 sec  0.06 sec 
[08/13 17:03:29    403s] (I)       | +-Update net boxes                         13.67%  556.21 sec  556.28 sec  0.07 sec  0.07 sec 
[08/13 17:03:29    403s] (I)       | +-Update timing                             0.00%  556.28 sec  556.28 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)       +-Postprocess design                          0.03%  556.28 sec  556.28 sec  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)      ======================= Summary by functions ========================
[08/13 17:03:29    403s] (I)       Lv  Step                                      %      Real       CPU 
[08/13 17:03:29    403s] (I)      ---------------------------------------------------------------------
[08/13 17:03:29    403s] (I)        0  Early Global Route kernel           100.00%  0.51 sec  0.50 sec 
[08/13 17:03:29    403s] (I)        1  Global Routing                       36.31%  0.19 sec  0.18 sec 
[08/13 17:03:29    403s] (I)        1  Import and model                     29.18%  0.15 sec  0.14 sec 
[08/13 17:03:29    403s] (I)        1  Export                               26.93%  0.14 sec  0.14 sec 
[08/13 17:03:29    403s] (I)        1  Track Assignment (1T)                 5.55%  0.03 sec  0.03 sec 
[08/13 17:03:29    403s] (I)        1  Export 3D cong map                    1.42%  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)        1  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        1  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        2  Create route DB                      14.03%  0.07 sec  0.06 sec 
[08/13 17:03:29    403s] (I)        2  Update net boxes                     13.67%  0.07 sec  0.07 sec 
[08/13 17:03:29    403s] (I)        2  Create place DB                      13.35%  0.07 sec  0.07 sec 
[08/13 17:03:29    403s] (I)        2  Net group 1                          13.25%  0.07 sec  0.07 sec 
[08/13 17:03:29    403s] (I)        2  Report wirelength                    12.48%  0.06 sec  0.06 sec 
[08/13 17:03:29    403s] (I)        2  Net group 5                           5.99%  0.03 sec  0.03 sec 
[08/13 17:03:29    403s] (I)        2  Track Assignment Kernel               5.51%  0.03 sec  0.03 sec 
[08/13 17:03:29    403s] (I)        2  Net group 2                           5.24%  0.03 sec  0.03 sec 
[08/13 17:03:29    403s] (I)        2  Net group 3                           4.69%  0.02 sec  0.02 sec 
[08/13 17:03:29    403s] (I)        2  Net group 4                           4.49%  0.02 sec  0.02 sec 
[08/13 17:03:29    403s] (I)        2  Create route kernel                   1.22%  0.01 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        2  Export DB wires                       0.74%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        2  Export 2D cong map                    0.14%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        2  Initialization                        0.09%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        2  Others data preparation               0.03%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        3  Import route data (1T)               13.91%  0.07 sec  0.06 sec 
[08/13 17:03:29    403s] (I)        3  Import place data                    13.34%  0.07 sec  0.07 sec 
[08/13 17:03:29    403s] (I)        3  Generate topology                    10.28%  0.05 sec  0.05 sec 
[08/13 17:03:29    403s] (I)        3  Phase 1g                              5.92%  0.03 sec  0.03 sec 
[08/13 17:03:29    403s] (I)        3  Phase 1d                              3.78%  0.02 sec  0.02 sec 
[08/13 17:03:29    403s] (I)        3  Layer assignment (1T)                 2.91%  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)        3  Phase 1a                              1.98%  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)        3  Phase 1b                              1.33%  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)        3  Phase 1h                              1.18%  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)        3  Export all nets                       0.57%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        3  Phase 1f                              0.51%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        3  Phase 1c                              0.39%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        3  Phase 1e                              0.29%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        3  Set wire vias                         0.12%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        4  Read nets                            10.11%  0.05 sec  0.05 sec 
[08/13 17:03:29    403s] (I)        4  Post Routing                          6.99%  0.04 sec  0.04 sec 
[08/13 17:03:29    403s] (I)        4  Read prerouted                        3.95%  0.02 sec  0.02 sec 
[08/13 17:03:29    403s] (I)        4  Model blockage capacity               3.86%  0.02 sec  0.02 sec 
[08/13 17:03:29    403s] (I)        4  Detoured routing (1T)                 3.75%  0.02 sec  0.02 sec 
[08/13 17:03:29    403s] (I)        4  Read instances and placement          3.29%  0.02 sec  0.02 sec 
[08/13 17:03:29    403s] (I)        4  Read blockages ( Layer 2-10 )         2.05%  0.01 sec  0.01 sec 
[08/13 17:03:29    403s] (I)        4  Pattern routing (1T)                  0.65%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        4  Monotonic routing (1T)                0.64%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        4  Read unlegalized nets                 0.62%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        4  Pattern Routing Avoiding Blockages    0.59%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        4  Congestion clean                      0.48%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        4  Initialize 3D grid graph              0.43%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        4  Two level Routing                     0.37%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        4  Move terms for access (1T)            0.13%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        4  Route legalization                    0.13%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        4  Add via demand to 2D                  0.11%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        5  Initialize 3D capacity                3.46%  0.02 sec  0.02 sec 
[08/13 17:03:29    403s] (I)        5  Read instance blockages               0.66%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        5  Read PG blockages                     0.59%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        5  Two Level Routing (Regular)           0.13%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        5  Legalize Blockage Violations          0.10%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        5  Two Level Routing (Strong)            0.09%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        5  Read clock blockages                  0.09%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        5  Read other blockages                  0.08%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        5  Read halo blockages                   0.07%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[08/13 17:03:29    403s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/13 17:03:29    403s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/13 17:03:29    403s]         Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:00.6)
[08/13 17:03:29    403s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:29    403s] UM:*                                                                   Early Global Route - eGR only step
[08/13 17:03:29    403s]       Routing using eGR only done.
[08/13 17:03:29    403s] Net route status summary:
[08/13 17:03:29    403s]   Clock:        55 (unrouted=0, trialRouted=0, noStatus=0, routed=55, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/13 17:03:29    403s]   Non-clock: 43208 (unrouted=224, trialRouted=42984, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/13 17:03:29    403s] 
[08/13 17:03:29    403s] CCOPT: Done with clock implementation routing.
[08/13 17:03:29    403s] 
[08/13 17:03:29    403s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.7 real=0:00:00.7)
[08/13 17:03:29    403s]     Clock implementation routing done.
[08/13 17:03:29    403s]     Leaving CCOpt scope - extractRC...
[08/13 17:03:29    403s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[08/13 17:03:29    403s] Extraction called for design 'top' of instances=35181 and nets=43263 using extraction engine 'pre_route' .
[08/13 17:03:29    403s] pre_route RC Extraction called for design top.
[08/13 17:03:29    403s] RC Extraction called in multi-corner(1) mode.
[08/13 17:03:29    403s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/13 17:03:29    403s] Type 'man IMPEXT-6197' for more detail.
[08/13 17:03:29    403s] RCMode: PreRoute
[08/13 17:03:29    403s]       RC Corner Indexes            0   
[08/13 17:03:29    403s] Capacitance Scaling Factor   : 1.00000 
[08/13 17:03:29    403s] Resistance Scaling Factor    : 1.00000 
[08/13 17:03:29    403s] Clock Cap. Scaling Factor    : 1.00000 
[08/13 17:03:29    403s] Clock Res. Scaling Factor    : 1.00000 
[08/13 17:03:29    403s] Shrink Factor                : 1.00000
[08/13 17:03:29    403s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/13 17:03:29    403s] 
[08/13 17:03:29    403s] Trim Metal Layers:
[08/13 17:03:29    403s] LayerId::1 widthSet size::1
[08/13 17:03:29    403s] LayerId::2 widthSet size::1
[08/13 17:03:29    403s] LayerId::3 widthSet size::1
[08/13 17:03:29    403s] LayerId::4 widthSet size::1
[08/13 17:03:29    403s] LayerId::5 widthSet size::1
[08/13 17:03:29    403s] LayerId::6 widthSet size::1
[08/13 17:03:29    403s] LayerId::7 widthSet size::1
[08/13 17:03:29    403s] LayerId::8 widthSet size::1
[08/13 17:03:29    403s] LayerId::9 widthSet size::1
[08/13 17:03:29    403s] LayerId::10 widthSet size::1
[08/13 17:03:29    403s] eee: pegSigSF::1.070000
[08/13 17:03:29    403s] Updating RC grid for preRoute extraction ...
[08/13 17:03:29    403s] Initializing multi-corner resistance tables ...
[08/13 17:03:29    403s] eee: l::1 avDens::0.093625 usedTrk::5617.510070 availTrk::60000.000000 sigTrk::5617.510070
[08/13 17:03:29    403s] eee: l::2 avDens::0.182047 usedTrk::7699.615245 availTrk::42294.736842 sigTrk::7699.615245
[08/13 17:03:29    403s] eee: l::3 avDens::0.206882 usedTrk::11875.040041 availTrk::57400.000000 sigTrk::11875.040041
[08/13 17:03:29    403s] eee: l::4 avDens::0.216071 usedTrk::6125.606115 availTrk::28350.000000 sigTrk::6125.606115
[08/13 17:03:29    403s] eee: l::5 avDens::0.071608 usedTrk::1944.145253 availTrk::27150.000000 sigTrk::1944.145253
[08/13 17:03:29    403s] eee: l::6 avDens::0.111378 usedTrk::2945.944711 availTrk::26450.000000 sigTrk::2945.944711
[08/13 17:03:29    403s] eee: l::7 avDens::0.026206 usedTrk::68.136429 availTrk::2600.000000 sigTrk::68.136429
[08/13 17:03:29    403s] eee: l::8 avDens::0.055562 usedTrk::129.645000 availTrk::2333.333333 sigTrk::129.645000
[08/13 17:03:29    403s] eee: l::9 avDens::0.239945 usedTrk::159.563323 availTrk::665.000000 sigTrk::159.563323
[08/13 17:03:29    403s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 17:03:29    403s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:03:29    403s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256903 uaWl=0.992287 uaWlH=0.356474 aWlH=0.007413 lMod=0 pMax=0.867300 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.360006 siPrev=0 viaL=0.000000 crit=0.013837 shortMod=0.069186 fMod=0.003459 
[08/13 17:03:29    403s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3171.844M)
[08/13 17:03:29    403s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[08/13 17:03:29    403s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/13 17:03:29    403s]     Leaving CCOpt scope - Initializing placement interface...
[08/13 17:03:29    403s] OPERPROF: Starting DPlace-Init at level 1, MEM:3171.8M, EPOCH TIME: 1755129809.372722
[08/13 17:03:29    403s] Processing tracks to init pin-track alignment.
[08/13 17:03:29    403s] z: 2, totalTracks: 1
[08/13 17:03:29    403s] z: 4, totalTracks: 1
[08/13 17:03:29    403s] z: 6, totalTracks: 1
[08/13 17:03:29    403s] z: 8, totalTracks: 1
[08/13 17:03:29    403s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:03:29    403s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3171.8M, EPOCH TIME: 1755129809.388254
[08/13 17:03:29    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:29    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:29    403s] 
[08/13 17:03:29    403s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:29    403s] OPERPROF:     Starting CMU at level 3, MEM:3171.8M, EPOCH TIME: 1755129809.396483
[08/13 17:03:29    403s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3171.8M, EPOCH TIME: 1755129809.397568
[08/13 17:03:29    403s] 
[08/13 17:03:29    403s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:03:29    403s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3171.8M, EPOCH TIME: 1755129809.399489
[08/13 17:03:29    403s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3171.8M, EPOCH TIME: 1755129809.399523
[08/13 17:03:29    403s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3171.8M, EPOCH TIME: 1755129809.399758
[08/13 17:03:29    403s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3171.8MB).
[08/13 17:03:29    403s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:3171.8M, EPOCH TIME: 1755129809.402518
[08/13 17:03:29    403s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:29    403s]     Legalizer reserving space for clock trees
[08/13 17:03:29    403s]     Calling post conditioning for eGRPC...
[08/13 17:03:29    403s]       eGRPC...
[08/13 17:03:29    403s]         eGRPC active optimizations:
[08/13 17:03:29    403s]          - Move Down
[08/13 17:03:29    403s]          - Downsizing before DRV sizing
[08/13 17:03:29    403s]          - DRV fixing with sizing
[08/13 17:03:29    403s]          - Move to fanout
[08/13 17:03:29    403s]          - Cloning
[08/13 17:03:29    403s]         
[08/13 17:03:29    403s]         Currently running CTS, using active skew data
[08/13 17:03:29    403s]         Reset bufferability constraints...
[08/13 17:03:29    403s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[08/13 17:03:29    403s]         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/13 17:03:29    403s] End AAE Lib Interpolated Model. (MEM=3171.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:03:29    403s]         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:29    403s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:29    403s]         Clock DAG stats eGRPC initial state:
[08/13 17:03:29    403s]           cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:29    403s]           sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:29    403s]           misc counts      : r=1, pp=0
[08/13 17:03:29    403s]           cell areas       : b=173.964um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=173.964um^2
[08/13 17:03:29    403s]           cell capacitance : b=296.224fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=296.224fF
[08/13 17:03:29    403s]           sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:29    403s]           wire capacitance : top=0.000fF, trunk=159.463fF, leaf=1507.749fF, total=1667.212fF
[08/13 17:03:29    403s]           wire lengths     : top=0.000um, trunk=1460.145um, leaf=14422.725um, total=15882.870um
[08/13 17:03:29    403s]           hp wire lengths  : top=0.000um, trunk=1111.370um, leaf=4356.330um, total=5467.700um
[08/13 17:03:29    403s]         Clock DAG net violations eGRPC initial state: none
[08/13 17:03:29    403s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[08/13 17:03:29    403s]           Trunk : target=0.071ns count=12 avg=0.011ns sd=0.007ns min=0.003ns max=0.028ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:29    403s]           Leaf  : target=0.071ns count=43 avg=0.047ns sd=0.016ns min=0.033ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 10 <= 0.068ns, 5 <= 0.071ns}
[08/13 17:03:29    403s]         Clock DAG library cell distribution eGRPC initial state {count}:
[08/13 17:03:29    403s]            Bufs: BUF_X16: 6 BUF_X8: 29 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:29    403s]         Clock DAG hash eGRPC initial state: 10928577840854363394 14661551847341309050
[08/13 17:03:29    403s]         CTS services accumulated run-time stats eGRPC initial state:
[08/13 17:03:29    403s]           delay calculator: calls=18651, total_wall_time=3.025s, mean_wall_time=0.162ms
[08/13 17:03:29    403s]           legalizer: calls=5273, total_wall_time=0.079s, mean_wall_time=0.015ms
[08/13 17:03:29    403s]           steiner router: calls=14887, total_wall_time=2.405s, mean_wall_time=0.162ms
[08/13 17:03:29    403s]         Primary reporting skew groups eGRPC initial state:
[08/13 17:03:29    403s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.096, max=0.135, avg=0.121, sd=0.007], skew [0.039 vs 0.040], 100% {0.096, 0.135} (wid=0.036 ws=0.034) (gid=0.117 gs=0.036)
[08/13 17:03:29    403s]               min path sink: acc_reg_out_reg[9]98/CK
[08/13 17:03:29    403s]               max path sink: acc_reg_out_reg[14]115/CK
[08/13 17:03:29    403s]         Skew group summary eGRPC initial state:
[08/13 17:03:29    403s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.096, max=0.135, avg=0.121, sd=0.007], skew [0.039 vs 0.040], 100% {0.096, 0.135} (wid=0.036 ws=0.034) (gid=0.117 gs=0.036)
[08/13 17:03:29    403s]         eGRPC Moving buffers...
[08/13 17:03:29    403s]           Clock DAG hash before 'eGRPC Moving buffers': 10928577840854363394 14661551847341309050
[08/13 17:03:29    403s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[08/13 17:03:29    403s]             delay calculator: calls=18651, total_wall_time=3.025s, mean_wall_time=0.162ms
[08/13 17:03:29    403s]             legalizer: calls=5273, total_wall_time=0.079s, mean_wall_time=0.015ms
[08/13 17:03:29    403s]             steiner router: calls=14887, total_wall_time=2.405s, mean_wall_time=0.162ms
[08/13 17:03:29    403s]           Violation analysis...
[08/13 17:03:29    403s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:29    403s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:29    403s] UM:*                                                                   Violation analysis
[08/13 17:03:29    403s]           Clock DAG stats after 'eGRPC Moving buffers':
[08/13 17:03:29    403s]             cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:29    403s]             sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:29    403s]             misc counts      : r=1, pp=0
[08/13 17:03:29    403s]             cell areas       : b=173.964um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=173.964um^2
[08/13 17:03:29    403s]             cell capacitance : b=296.224fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=296.224fF
[08/13 17:03:29    403s]             sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:29    403s]             wire capacitance : top=0.000fF, trunk=159.463fF, leaf=1507.749fF, total=1667.212fF
[08/13 17:03:29    403s]             wire lengths     : top=0.000um, trunk=1460.145um, leaf=14422.725um, total=15882.870um
[08/13 17:03:29    403s]             hp wire lengths  : top=0.000um, trunk=1111.370um, leaf=4356.330um, total=5467.700um
[08/13 17:03:29    403s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[08/13 17:03:29    403s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[08/13 17:03:29    403s]             Trunk : target=0.071ns count=12 avg=0.011ns sd=0.007ns min=0.003ns max=0.028ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:29    403s]             Leaf  : target=0.071ns count=43 avg=0.047ns sd=0.016ns min=0.033ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 10 <= 0.068ns, 5 <= 0.071ns}
[08/13 17:03:29    403s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[08/13 17:03:29    403s]              Bufs: BUF_X16: 6 BUF_X8: 29 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:29    403s]           Clock DAG hash after 'eGRPC Moving buffers': 10928577840854363394 14661551847341309050
[08/13 17:03:29    403s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[08/13 17:03:29    403s]             delay calculator: calls=18651, total_wall_time=3.025s, mean_wall_time=0.162ms
[08/13 17:03:29    403s]             legalizer: calls=5273, total_wall_time=0.079s, mean_wall_time=0.015ms
[08/13 17:03:29    403s]             steiner router: calls=14887, total_wall_time=2.405s, mean_wall_time=0.162ms
[08/13 17:03:29    403s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[08/13 17:03:29    403s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.096, max=0.135], skew [0.039 vs 0.040]
[08/13 17:03:29    403s]                 min path sink: acc_reg_out_reg[9]98/CK
[08/13 17:03:29    403s]                 max path sink: acc_reg_out_reg[14]115/CK
[08/13 17:03:29    403s]           Skew group summary after 'eGRPC Moving buffers':
[08/13 17:03:29    403s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.096, max=0.135], skew [0.039 vs 0.040]
[08/13 17:03:29    403s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:29    403s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:29    403s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:29    403s] UM:*                                                                   eGRPC Moving buffers
[08/13 17:03:29    403s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[08/13 17:03:29    403s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 10928577840854363394 14661551847341309050
[08/13 17:03:29    403s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/13 17:03:29    403s]             delay calculator: calls=18651, total_wall_time=3.025s, mean_wall_time=0.162ms
[08/13 17:03:29    403s]             legalizer: calls=5273, total_wall_time=0.079s, mean_wall_time=0.015ms
[08/13 17:03:29    403s]             steiner router: calls=14887, total_wall_time=2.405s, mean_wall_time=0.162ms
[08/13 17:03:29    403s]           Artificially removing long paths...
[08/13 17:03:29    403s]             Clock DAG hash before 'Artificially removing long paths': 10928577840854363394 14661551847341309050
[08/13 17:03:29    403s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[08/13 17:03:29    403s]               delay calculator: calls=18651, total_wall_time=3.025s, mean_wall_time=0.162ms
[08/13 17:03:29    403s]               legalizer: calls=5273, total_wall_time=0.079s, mean_wall_time=0.015ms
[08/13 17:03:29    403s]               steiner router: calls=14887, total_wall_time=2.405s, mean_wall_time=0.162ms
[08/13 17:03:29    403s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:29    403s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:29    403s]           Modifying slew-target multiplier from 1 to 0.9
[08/13 17:03:29    403s]           Downsizing prefiltering...
[08/13 17:03:29    403s]           Downsizing prefiltering done.
[08/13 17:03:29    403s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[08/13 17:03:29    404s]           DoDownSizing Summary : numSized = 1, numUnchanged = 26, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 17, numSkippedDueToCloseToSkewTarget = 11
[08/13 17:03:29    404s]           CCOpt-eGRPC Downsizing: considered: 27, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 27, unsuccessful: 0, sized: 1
[08/13 17:03:29    404s]           Downsizing prefiltering...
[08/13 17:03:29    404s]           Downsizing prefiltering done.
[08/13 17:03:29    404s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[08/13 17:03:29    404s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[08/13 17:03:29    404s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/13 17:03:29    404s]           Reverting slew-target multiplier from 0.9 to 1
[08/13 17:03:29    404s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/13 17:03:29    404s]             cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:29    404s]             sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:29    404s]             misc counts      : r=1, pp=0
[08/13 17:03:29    404s]             cell areas       : b=170.772um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=170.772um^2
[08/13 17:03:29    404s]             cell capacitance : b=290.967fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=290.967fF
[08/13 17:03:29    404s]             sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:29    404s]             wire capacitance : top=0.000fF, trunk=159.463fF, leaf=1507.749fF, total=1667.212fF
[08/13 17:03:29    404s]             wire lengths     : top=0.000um, trunk=1460.145um, leaf=14422.725um, total=15882.870um
[08/13 17:03:29    404s]             hp wire lengths  : top=0.000um, trunk=1111.370um, leaf=4356.330um, total=5467.700um
[08/13 17:03:29    404s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[08/13 17:03:29    404s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/13 17:03:29    404s]             Trunk : target=0.071ns count=12 avg=0.012ns sd=0.008ns min=0.003ns max=0.028ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:29    404s]             Leaf  : target=0.071ns count=43 avg=0.047ns sd=0.016ns min=0.033ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 10 <= 0.068ns, 5 <= 0.071ns}
[08/13 17:03:29    404s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[08/13 17:03:29    404s]              Bufs: BUF_X16: 5 BUF_X8: 30 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:29    404s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 8950975872229876633 8309159026751415761
[08/13 17:03:29    404s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/13 17:03:29    404s]             delay calculator: calls=19231, total_wall_time=3.082s, mean_wall_time=0.160ms
[08/13 17:03:29    404s]             legalizer: calls=5306, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:03:29    404s]             steiner router: calls=15321, total_wall_time=2.406s, mean_wall_time=0.157ms
[08/13 17:03:29    404s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/13 17:03:29    404s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.096, max=0.135], skew [0.039 vs 0.040]
[08/13 17:03:29    404s]                 min path sink: acc_reg_out_reg[9]98/CK
[08/13 17:03:29    404s]                 max path sink: acc_reg_out_reg[14]115/CK
[08/13 17:03:29    404s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/13 17:03:29    404s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.096, max=0.135], skew [0.039 vs 0.040]
[08/13 17:03:29    404s]           Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:29    404s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/13 17:03:30    404s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:30    404s] UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
[08/13 17:03:30    404s]         eGRPC Fixing DRVs...
[08/13 17:03:30    404s]           Clock DAG hash before 'eGRPC Fixing DRVs': 8950975872229876633 8309159026751415761
[08/13 17:03:30    404s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[08/13 17:03:30    404s]             delay calculator: calls=19231, total_wall_time=3.082s, mean_wall_time=0.160ms
[08/13 17:03:30    404s]             legalizer: calls=5306, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:03:30    404s]             steiner router: calls=15321, total_wall_time=2.406s, mean_wall_time=0.157ms
[08/13 17:03:30    404s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/13 17:03:30    404s]           CCOpt-eGRPC: considered: 55, tested: 55, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/13 17:03:30    404s]           
[08/13 17:03:30    404s]           Statistics: Fix DRVs (cell sizing):
[08/13 17:03:30    404s]           ===================================
[08/13 17:03:30    404s]           
[08/13 17:03:30    404s]           Cell changes by Net Type:
[08/13 17:03:30    404s]           
[08/13 17:03:30    404s]           -------------------------------------------------------------------------------------------------
[08/13 17:03:30    404s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/13 17:03:30    404s]           -------------------------------------------------------------------------------------------------
[08/13 17:03:30    404s]           top                0            0           0            0                    0                0
[08/13 17:03:30    404s]           trunk              0            0           0            0                    0                0
[08/13 17:03:30    404s]           leaf               0            0           0            0                    0                0
[08/13 17:03:30    404s]           -------------------------------------------------------------------------------------------------
[08/13 17:03:30    404s]           Total              0            0           0            0                    0                0
[08/13 17:03:30    404s]           -------------------------------------------------------------------------------------------------
[08/13 17:03:30    404s]           
[08/13 17:03:30    404s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/13 17:03:30    404s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/13 17:03:30    404s]           
[08/13 17:03:30    404s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[08/13 17:03:30    404s]             cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:30    404s]             sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:30    404s]             misc counts      : r=1, pp=0
[08/13 17:03:30    404s]             cell areas       : b=170.772um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=170.772um^2
[08/13 17:03:30    404s]             cell capacitance : b=290.967fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=290.967fF
[08/13 17:03:30    404s]             sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:30    404s]             wire capacitance : top=0.000fF, trunk=159.463fF, leaf=1507.749fF, total=1667.212fF
[08/13 17:03:30    404s]             wire lengths     : top=0.000um, trunk=1460.145um, leaf=14422.725um, total=15882.870um
[08/13 17:03:30    404s]             hp wire lengths  : top=0.000um, trunk=1111.370um, leaf=4356.330um, total=5467.700um
[08/13 17:03:30    404s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[08/13 17:03:30    404s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[08/13 17:03:30    404s]             Trunk : target=0.071ns count=12 avg=0.012ns sd=0.008ns min=0.003ns max=0.028ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:30    404s]             Leaf  : target=0.071ns count=43 avg=0.047ns sd=0.016ns min=0.033ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 10 <= 0.068ns, 5 <= 0.071ns}
[08/13 17:03:30    404s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[08/13 17:03:30    404s]              Bufs: BUF_X16: 5 BUF_X8: 30 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:30    404s]           Clock DAG hash after 'eGRPC Fixing DRVs': 8950975872229876633 8309159026751415761
[08/13 17:03:30    404s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[08/13 17:03:30    404s]             delay calculator: calls=19231, total_wall_time=3.082s, mean_wall_time=0.160ms
[08/13 17:03:30    404s]             legalizer: calls=5306, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:03:30    404s]             steiner router: calls=15321, total_wall_time=2.406s, mean_wall_time=0.157ms
[08/13 17:03:30    404s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[08/13 17:03:30    404s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.096, max=0.135], skew [0.039 vs 0.040]
[08/13 17:03:30    404s]                 min path sink: acc_reg_out_reg[9]98/CK
[08/13 17:03:30    404s]                 max path sink: acc_reg_out_reg[14]115/CK
[08/13 17:03:30    404s]           Skew group summary after 'eGRPC Fixing DRVs':
[08/13 17:03:30    404s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.096, max=0.135], skew [0.039 vs 0.040]
[08/13 17:03:30    404s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:30    404s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:30    404s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:30    404s] UM:*                                                                   eGRPC Fixing DRVs
[08/13 17:03:30    404s]         
[08/13 17:03:30    404s]         Slew Diagnostics: After DRV fixing
[08/13 17:03:30    404s]         ==================================
[08/13 17:03:30    404s]         
[08/13 17:03:30    404s]         Global Causes:
[08/13 17:03:30    404s]         
[08/13 17:03:30    404s]         -------------------------------------
[08/13 17:03:30    404s]         Cause
[08/13 17:03:30    404s]         -------------------------------------
[08/13 17:03:30    404s]         DRV fixing with buffering is disabled
[08/13 17:03:30    404s]         -------------------------------------
[08/13 17:03:30    404s]         
[08/13 17:03:30    404s]         Top 5 overslews:
[08/13 17:03:30    404s]         
[08/13 17:03:30    404s]         ---------------------------------
[08/13 17:03:30    404s]         Overslew    Causes    Driving Pin
[08/13 17:03:30    404s]         ---------------------------------
[08/13 17:03:30    404s]           (empty table)
[08/13 17:03:30    404s]         ---------------------------------
[08/13 17:03:30    404s]         
[08/13 17:03:30    404s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[08/13 17:03:30    404s]         
[08/13 17:03:30    404s]         -------------------
[08/13 17:03:30    404s]         Cause    Occurences
[08/13 17:03:30    404s]         -------------------
[08/13 17:03:30    404s]           (empty table)
[08/13 17:03:30    404s]         -------------------
[08/13 17:03:30    404s]         
[08/13 17:03:30    404s]         Violation diagnostics counts from the 0 nodes that have violations:
[08/13 17:03:30    404s]         
[08/13 17:03:30    404s]         -------------------
[08/13 17:03:30    404s]         Cause    Occurences
[08/13 17:03:30    404s]         -------------------
[08/13 17:03:30    404s]           (empty table)
[08/13 17:03:30    404s]         -------------------
[08/13 17:03:30    404s]         
[08/13 17:03:30    404s]         Reconnecting optimized routes...
[08/13 17:03:30    404s]         Reset timing graph...
[08/13 17:03:30    404s] Ignoring AAE DB Resetting ...
[08/13 17:03:30    404s]         Reset timing graph done.
[08/13 17:03:30    404s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:30    404s]         Violation analysis...
[08/13 17:03:30    404s] End AAE Lib Interpolated Model. (MEM=3210 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:03:30    404s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:30    404s]         Clock instances to consider for cloning: 0
[08/13 17:03:30    404s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:30    404s] UM:*                                                                   Violation analysis
[08/13 17:03:30    404s]         Reset timing graph...
[08/13 17:03:30    404s] Ignoring AAE DB Resetting ...
[08/13 17:03:30    404s]         Reset timing graph done.
[08/13 17:03:30    404s]         Set dirty flag on 1 instances, 2 nets
[08/13 17:03:30    404s]         Clock DAG stats before routing clock trees:
[08/13 17:03:30    404s]           cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:30    404s]           sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:30    404s]           misc counts      : r=1, pp=0
[08/13 17:03:30    404s]           cell areas       : b=170.772um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=170.772um^2
[08/13 17:03:30    404s]           cell capacitance : b=290.967fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=290.967fF
[08/13 17:03:30    404s]           sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:30    404s]           wire capacitance : top=0.000fF, trunk=159.463fF, leaf=1507.749fF, total=1667.212fF
[08/13 17:03:30    404s]           wire lengths     : top=0.000um, trunk=1460.145um, leaf=14422.725um, total=15882.870um
[08/13 17:03:30    404s]           hp wire lengths  : top=0.000um, trunk=1111.370um, leaf=4356.330um, total=5467.700um
[08/13 17:03:30    404s]         Clock DAG net violations before routing clock trees: none
[08/13 17:03:30    404s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[08/13 17:03:30    404s]           Trunk : target=0.071ns count=12 avg=0.012ns sd=0.008ns min=0.003ns max=0.028ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:30    404s]           Leaf  : target=0.071ns count=43 avg=0.047ns sd=0.016ns min=0.033ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 10 <= 0.068ns, 5 <= 0.071ns}
[08/13 17:03:30    404s]         Clock DAG library cell distribution before routing clock trees {count}:
[08/13 17:03:30    404s]            Bufs: BUF_X16: 5 BUF_X8: 30 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:30    404s]         Clock DAG hash before routing clock trees: 8950975872229876633 8309159026751415761
[08/13 17:03:30    404s]         CTS services accumulated run-time stats before routing clock trees:
[08/13 17:03:30    404s]           delay calculator: calls=19242, total_wall_time=3.084s, mean_wall_time=0.160ms
[08/13 17:03:30    404s]           legalizer: calls=5306, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:03:30    404s]           steiner router: calls=15322, total_wall_time=2.406s, mean_wall_time=0.157ms
[08/13 17:03:30    404s]         Primary reporting skew groups before routing clock trees:
[08/13 17:03:30    404s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.096, max=0.135, avg=0.123, sd=0.007], skew [0.039 vs 0.040], 100% {0.096, 0.135} (wid=0.035 ws=0.033) (gid=0.117 gs=0.036)
[08/13 17:03:30    404s]               min path sink: acc_reg_out_reg[9]98/CK
[08/13 17:03:30    404s]               max path sink: acc_reg_out_reg[14]115/CK
[08/13 17:03:30    404s]         Skew group summary before routing clock trees:
[08/13 17:03:30    404s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.096, max=0.135, avg=0.123, sd=0.007], skew [0.039 vs 0.040], 100% {0.096, 0.135} (wid=0.035 ws=0.033) (gid=0.117 gs=0.036)
[08/13 17:03:30    404s]       eGRPC done.
[08/13 17:03:30    404s]     Calling post conditioning for eGRPC done.
[08/13 17:03:30    404s]   eGR Post Conditioning loop iteration 0 done.
[08/13 17:03:30    404s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[08/13 17:03:30    404s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/13 17:03:30    404s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3210.0M, EPOCH TIME: 1755129810.198869
[08/13 17:03:30    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:30    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:30    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:30    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:30    404s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.067, REAL:0.068, MEM:3142.0M, EPOCH TIME: 1755129810.266547
[08/13 17:03:30    404s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:30    404s]   Leaving CCOpt scope - ClockRefiner...
[08/13 17:03:30    404s]   Assigned high priority to 0 instances.
[08/13 17:03:30    404s]   Soft fixed 54 clock instances.
[08/13 17:03:30    404s]   Performing Single Pass Refine Place.
[08/13 17:03:30    404s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[08/13 17:03:30    404s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3142.0M, EPOCH TIME: 1755129810.269864
[08/13 17:03:30    404s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3142.0M, EPOCH TIME: 1755129810.269916
[08/13 17:03:30    404s] Processing tracks to init pin-track alignment.
[08/13 17:03:30    404s] z: 2, totalTracks: 1
[08/13 17:03:30    404s] z: 4, totalTracks: 1
[08/13 17:03:30    404s] z: 6, totalTracks: 1
[08/13 17:03:30    404s] z: 8, totalTracks: 1
[08/13 17:03:30    404s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:03:30    404s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3142.0M, EPOCH TIME: 1755129810.282597
[08/13 17:03:30    404s] Info: 54 insts are soft-fixed.
[08/13 17:03:30    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:30    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:30    404s] 
[08/13 17:03:30    404s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:30    404s] OPERPROF:       Starting CMU at level 4, MEM:3142.0M, EPOCH TIME: 1755129810.289942
[08/13 17:03:30    404s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3142.0M, EPOCH TIME: 1755129810.290790
[08/13 17:03:30    404s] 
[08/13 17:03:30    404s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:03:30    404s] Info: 54 insts are soft-fixed.
[08/13 17:03:30    404s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:3142.0M, EPOCH TIME: 1755129810.292924
[08/13 17:03:30    404s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3142.0M, EPOCH TIME: 1755129810.292952
[08/13 17:03:30    404s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3142.0M, EPOCH TIME: 1755129810.293356
[08/13 17:03:30    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3142.0MB).
[08/13 17:03:30    404s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.026, REAL:0.026, MEM:3142.0M, EPOCH TIME: 1755129810.295659
[08/13 17:03:30    404s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.026, REAL:0.026, MEM:3142.0M, EPOCH TIME: 1755129810.295675
[08/13 17:03:30    404s] TDRefine: refinePlace mode is spiral
[08/13 17:03:30    404s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.12
[08/13 17:03:30    404s] OPERPROF: Starting RefinePlace at level 1, MEM:3142.0M, EPOCH TIME: 1755129810.295716
[08/13 17:03:30    404s] *** Starting place_detail (0:06:44 mem=3142.0M) ***
[08/13 17:03:30    404s] Total net bbox length = 4.592e+05 (2.068e+05 2.524e+05) (ext = 1.281e+05)
[08/13 17:03:30    404s] 
[08/13 17:03:30    404s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:30    404s] Info: 54 insts are soft-fixed.
[08/13 17:03:30    404s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:03:30    404s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:03:30    404s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:03:30    404s] (I)      Default pattern map key = top_default.
[08/13 17:03:30    404s] (I)      Default pattern map key = top_default.
[08/13 17:03:30    404s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3142.0M, EPOCH TIME: 1755129810.322618
[08/13 17:03:30    404s] Starting refinePlace ...
[08/13 17:03:30    404s] (I)      Default pattern map key = top_default.
[08/13 17:03:30    404s] One DDP V2 for no tweak run.
[08/13 17:03:30    404s] (I)      Default pattern map key = top_default.
[08/13 17:03:30    404s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3144.4M, EPOCH TIME: 1755129810.359262
[08/13 17:03:30    404s] DDP initSite1 nrRow 231 nrJob 231
[08/13 17:03:30    404s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3144.4M, EPOCH TIME: 1755129810.359309
[08/13 17:03:30    404s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3144.4M, EPOCH TIME: 1755129810.359506
[08/13 17:03:30    404s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3144.4M, EPOCH TIME: 1755129810.359522
[08/13 17:03:30    404s] DDP markSite nrRow 231 nrJob 231
[08/13 17:03:30    404s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3144.4M, EPOCH TIME: 1755129810.360103
[08/13 17:03:30    404s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3144.4M, EPOCH TIME: 1755129810.360120
[08/13 17:03:30    404s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3149.2M, EPOCH TIME: 1755129810.366413
[08/13 17:03:30    404s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3149.2M, EPOCH TIME: 1755129810.366444
[08/13 17:03:30    404s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.003, REAL:0.003, MEM:3149.2M, EPOCH TIME: 1755129810.369310
[08/13 17:03:30    404s] ** Cut row section cpu time 0:00:00.0.
[08/13 17:03:30    404s]  ** Cut row section real time 0:00:00.0.
[08/13 17:03:30    404s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.003, REAL:0.003, MEM:3149.2M, EPOCH TIME: 1755129810.369375
[08/13 17:03:30    404s]   Spread Effort: high, standalone mode, useDDP on.
[08/13 17:03:30    404s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=3149.2MB) @(0:06:44 - 0:06:45).
[08/13 17:03:30    404s] Move report: preRPlace moves 261 insts, mean move: 0.61 um, max move: 2.73 um 
[08/13 17:03:30    404s] 	Max move on inst (U33420): (164.35, 187.88) --> (165.68, 186.48)
[08/13 17:03:30    404s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[08/13 17:03:30    404s] 	Violation at original loc: Placement Blockage Violation
[08/13 17:03:30    404s] wireLenOptFixPriorityInst 4231 inst fixed
[08/13 17:03:30    404s] 
[08/13 17:03:30    404s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 17:03:31    405s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 17:03:31    405s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 17:03:31    405s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 17:03:31    405s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 17:03:31    405s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 17:03:31    405s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=3133.2MB) @(0:06:45 - 0:06:45).
[08/13 17:03:31    405s] Move report: Detail placement moves 261 insts, mean move: 0.61 um, max move: 2.73 um 
[08/13 17:03:31    405s] 	Max move on inst (U33420): (164.35, 187.88) --> (165.68, 186.48)
[08/13 17:03:31    405s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3133.2MB
[08/13 17:03:31    405s] Statistics of distance of Instance movement in refine placement:
[08/13 17:03:31    405s]   maximum (X+Y) =         2.73 um
[08/13 17:03:31    405s]   inst (U33420) with max move: (164.35, 187.88) -> (165.68, 186.48)
[08/13 17:03:31    405s]   mean    (X+Y) =         0.61 um
[08/13 17:03:31    405s] Summary Report:
[08/13 17:03:31    405s] Instances move: 261 (out of 35181 movable)
[08/13 17:03:31    405s] Instances flipped: 0
[08/13 17:03:31    405s] Mean displacement: 0.61 um
[08/13 17:03:31    405s] Max displacement: 2.73 um [08/13 17:03:31    405s] 	Violation at original loc: Placement Blockage Violation
[08/13 17:03:31    405s] Total instances moved : 261
(Instance: U33420) (164.35, 187.88) -> (165.68, 186.48)
[08/13 17:03:31    405s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[08/13 17:03:31    405s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.788, REAL:0.790, MEM:3133.2M, EPOCH TIME: 1755129811.112546
[08/13 17:03:31    405s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=3133.2MB) @(0:06:44 - 0:06:45).
[08/13 17:03:31    405s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.12
[08/13 17:03:31    405s] OPERPROF: Finished RefinePlace at level 1, CPU:0.823, REAL:0.825, MEM:3133.2M, EPOCH TIME: 1755129811.121178
[08/13 17:03:31    405s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3133.2M, EPOCH TIME: 1755129811.121198
[08/13 17:03:31    405s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35181).
[08/13 17:03:31    405s] Total net bbox length = 4.593e+05 (2.069e+05 2.524e+05) (ext = 1.281e+05)
[08/13 17:03:31    405s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3133.2MB
[08/13 17:03:31    405s] *** Finished place_detail (0:06:45 mem=3133.2M) ***
[08/13 17:03:31    405s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:31    405s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:31    405s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:31    405s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.084, REAL:0.085, MEM:3126.2M, EPOCH TIME: 1755129811.205757
[08/13 17:03:31    405s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 54).
[08/13 17:03:31    405s]   Clock sinks: Moved 36, flipped 2 and cell swapped 0 (out of a total of 4231).
[08/13 17:03:31    405s]   The largest move was 1.4 um for x_reg_out_reg[6]40.
[08/13 17:03:31    405s]   Revert refine place priority changes on 0 instances.
[08/13 17:03:31    405s]   ClockRefiner summary
[08/13 17:03:31    405s]   All clock instances: Moved 36, flipped 2 and cell swapped 0 (out of a total of 4285).
[08/13 17:03:31    405s]   The largest move was 1.4 um for x_reg_out_reg[6]40.
[08/13 17:03:31    405s]   Restoring place_status_cts on 54 clock instances.
[08/13 17:03:31    405s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
[08/13 17:03:31    405s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.8 real=0:00:02.8)
[08/13 17:03:31    405s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:31    405s] UM:*                                                                   CCOpt::Phase::eGRPC
[08/13 17:03:31    405s]   CCOpt::Phase::Routing...
[08/13 17:03:31    405s]   Clock implementation routing...
[08/13 17:03:31    405s]     Leaving CCOpt scope - Routing Tools...
[08/13 17:03:31    405s] Net route status summary:
[08/13 17:03:31    405s]   Clock:        55 (unrouted=0, trialRouted=0, noStatus=0, routed=55, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/13 17:03:31    405s]   Non-clock: 43208 (unrouted=224, trialRouted=42984, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/13 17:03:31    405s]     Routing using eGR in eGR->NR Step...
[08/13 17:03:31    405s]       Early Global Route - eGR->Nr High Frequency step...
[08/13 17:03:31    405s] (ccopt eGR): There are 55 nets to be routed. 0 nets have skip routing designation.
[08/13 17:03:31    405s] (ccopt eGR): There are 55 nets for routing of which 55 have one or more fixed wires.
[08/13 17:03:31    405s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/13 17:03:31    405s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/13 17:03:31    405s] (ccopt eGR): Start to route 55 all nets
[08/13 17:03:31    405s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3126.24 MB )
[08/13 17:03:31    405s] (I)      ==================== Layers =====================
[08/13 17:03:31    405s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:31    405s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:03:31    405s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:31    405s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:03:31    405s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:03:31    405s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:03:31    405s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:03:31    405s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:03:31    405s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:03:31    405s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:03:31    405s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:03:31    405s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:03:31    405s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:03:31    405s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:03:31    405s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:03:31    405s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:03:31    405s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:03:31    405s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:03:31    405s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:03:31    405s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:03:31    405s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:03:31    405s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:03:31    405s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:31    405s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:03:31    405s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:03:31    405s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:03:31    405s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:31    405s] (I)      Started Import and model ( Curr Mem: 3126.24 MB )
[08/13 17:03:31    405s] (I)      Default pattern map key = top_default.
[08/13 17:03:31    405s] (I)      == Non-default Options ==
[08/13 17:03:31    405s] (I)      Clean congestion better                            : true
[08/13 17:03:31    405s] (I)      Estimate vias on DPT layer                         : true
[08/13 17:03:31    405s] (I)      Clean congestion layer assignment rounds           : 3
[08/13 17:03:31    405s] (I)      Layer constraints as soft constraints              : true
[08/13 17:03:31    405s] (I)      Soft top layer                                     : true
[08/13 17:03:31    405s] (I)      Skip prospective layer relax nets                  : true
[08/13 17:03:31    405s] (I)      Better NDR handling                                : true
[08/13 17:03:31    405s] (I)      Improved NDR modeling in LA                        : true
[08/13 17:03:31    405s] (I)      Routing cost fix for NDR handling                  : true
[08/13 17:03:31    405s] (I)      Block tracks for preroutes                         : true
[08/13 17:03:31    405s] (I)      Assign IRoute by net group key                     : true
[08/13 17:03:31    405s] (I)      Block unroutable channels                          : true
[08/13 17:03:31    405s] (I)      Block unroutable channels 3D                       : true
[08/13 17:03:31    405s] (I)      Bound layer relaxed segment wl                     : true
[08/13 17:03:31    405s] (I)      Blocked pin reach length threshold                 : 2
[08/13 17:03:31    405s] (I)      Check blockage within NDR space in TA              : true
[08/13 17:03:31    405s] (I)      Skip must join for term with via pillar            : true
[08/13 17:03:31    405s] (I)      Model find APA for IO pin                          : true
[08/13 17:03:31    405s] (I)      On pin location for off pin term                   : true
[08/13 17:03:31    405s] (I)      Handle EOL spacing                                 : true
[08/13 17:03:31    405s] (I)      Merge PG vias by gap                               : true
[08/13 17:03:31    405s] (I)      Maximum routing layer                              : 10
[08/13 17:03:31    405s] (I)      Route selected nets only                           : true
[08/13 17:03:31    405s] (I)      Refine MST                                         : true
[08/13 17:03:31    405s] (I)      Honor PRL                                          : true
[08/13 17:03:31    405s] (I)      Strong congestion aware                            : true
[08/13 17:03:31    405s] (I)      Improved initial location for IRoutes              : true
[08/13 17:03:31    405s] (I)      Multi panel TA                                     : true
[08/13 17:03:31    405s] (I)      Penalize wire overlap                              : true
[08/13 17:03:31    405s] (I)      Expand small instance blockage                     : true
[08/13 17:03:31    405s] (I)      Reduce via in TA                                   : true
[08/13 17:03:31    405s] (I)      SS-aware routing                                   : true
[08/13 17:03:31    405s] (I)      Improve tree edge sharing                          : true
[08/13 17:03:31    405s] (I)      Improve 2D via estimation                          : true
[08/13 17:03:31    405s] (I)      Refine Steiner tree                                : true
[08/13 17:03:31    405s] (I)      Build spine tree                                   : true
[08/13 17:03:31    405s] (I)      Model pass through capacity                        : true
[08/13 17:03:31    405s] (I)      Extend blockages by a half GCell                   : true
[08/13 17:03:31    405s] (I)      Consider pin shapes                                : true
[08/13 17:03:31    405s] (I)      Consider pin shapes for all nodes                  : true
[08/13 17:03:31    405s] (I)      Consider NR APA                                    : true
[08/13 17:03:31    405s] (I)      Consider IO pin shape                              : true
[08/13 17:03:31    405s] (I)      Fix pin connection bug                             : true
[08/13 17:03:31    405s] (I)      Consider layer RC for local wires                  : true
[08/13 17:03:31    405s] (I)      Route to clock mesh pin                            : true
[08/13 17:03:31    405s] (I)      LA-aware pin escape length                         : 2
[08/13 17:03:31    405s] (I)      Connect multiple ports                             : true
[08/13 17:03:31    405s] (I)      Split for must join                                : true
[08/13 17:03:31    405s] (I)      Number of threads                                  : 1
[08/13 17:03:31    405s] (I)      Routing effort level                               : 10000
[08/13 17:03:31    405s] (I)      Prefer layer length threshold                      : 8
[08/13 17:03:31    405s] (I)      Overflow penalty cost                              : 10
[08/13 17:03:31    405s] (I)      A-star cost                                        : 0.300000
[08/13 17:03:31    405s] (I)      Misalignment cost                                  : 10.000000
[08/13 17:03:31    405s] (I)      Threshold for short IRoute                         : 6
[08/13 17:03:31    405s] (I)      Via cost during post routing                       : 1.000000
[08/13 17:03:31    405s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/13 17:03:31    405s] (I)      Source-to-sink ratio                               : 0.300000
[08/13 17:03:31    405s] (I)      Scenic ratio bound                                 : 3.000000
[08/13 17:03:31    405s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/13 17:03:31    405s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/13 17:03:31    405s] (I)      PG-aware similar topology routing                  : true
[08/13 17:03:31    405s] (I)      Maze routing via cost fix                          : true
[08/13 17:03:31    405s] (I)      Apply PRL on PG terms                              : true
[08/13 17:03:31    405s] (I)      Apply PRL on obs objects                           : true
[08/13 17:03:31    405s] (I)      Handle range-type spacing rules                    : true
[08/13 17:03:31    405s] (I)      PG gap threshold multiplier                        : 10.000000
[08/13 17:03:31    405s] (I)      Parallel spacing query fix                         : true
[08/13 17:03:31    405s] (I)      Force source to root IR                            : true
[08/13 17:03:31    405s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/13 17:03:31    405s] (I)      Do not relax to DPT layer                          : true
[08/13 17:03:31    405s] (I)      No DPT in post routing                             : true
[08/13 17:03:31    405s] (I)      Modeling PG via merging fix                        : true
[08/13 17:03:31    405s] (I)      Shield aware TA                                    : true
[08/13 17:03:31    405s] (I)      Strong shield aware TA                             : true
[08/13 17:03:31    405s] (I)      Overflow calculation fix in LA                     : true
[08/13 17:03:31    405s] (I)      Post routing fix                                   : true
[08/13 17:03:31    405s] (I)      Strong post routing                                : true
[08/13 17:03:31    405s] (I)      NDR via pillar fix                                 : true
[08/13 17:03:31    405s] (I)      Violation on path threshold                        : 1
[08/13 17:03:31    405s] (I)      Pass through capacity modeling                     : true
[08/13 17:03:31    405s] (I)      Select the non-relaxed segments in post routing stage : true
[08/13 17:03:31    405s] (I)      Select term pin box for io pin                     : true
[08/13 17:03:31    405s] (I)      Penalize NDR sharing                               : true
[08/13 17:03:31    405s] (I)      Enable special modeling                            : false
[08/13 17:03:31    405s] (I)      Keep fixed segments                                : true
[08/13 17:03:31    405s] (I)      Reorder net groups by key                          : true
[08/13 17:03:31    405s] (I)      Increase net scenic ratio                          : true
[08/13 17:03:31    405s] (I)      Method to set GCell size                           : row
[08/13 17:03:31    405s] (I)      Connect multiple ports and must join fix           : true
[08/13 17:03:31    405s] (I)      Avoid high resistance layers                       : true
[08/13 17:03:31    405s] (I)      Model find APA for IO pin fix                      : true
[08/13 17:03:31    405s] (I)      Avoid connecting non-metal layers                  : true
[08/13 17:03:31    405s] (I)      Use track pitch for NDR                            : true
[08/13 17:03:31    405s] (I)      Enable layer relax to lower layer                  : true
[08/13 17:03:31    405s] (I)      Enable layer relax to upper layer                  : true
[08/13 17:03:31    405s] (I)      Top layer relaxation fix                           : true
[08/13 17:03:31    405s] (I)      Handle non-default track width                     : false
[08/13 17:03:31    405s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 17:03:31    405s] (I)      Use row-based GCell size
[08/13 17:03:31    405s] (I)      Use row-based GCell align
[08/13 17:03:31    405s] (I)      layer 0 area = 0
[08/13 17:03:31    405s] (I)      layer 1 area = 0
[08/13 17:03:31    405s] (I)      layer 2 area = 0
[08/13 17:03:31    405s] (I)      layer 3 area = 0
[08/13 17:03:31    405s] (I)      layer 4 area = 0
[08/13 17:03:31    405s] (I)      layer 5 area = 0
[08/13 17:03:31    405s] (I)      layer 6 area = 0
[08/13 17:03:31    405s] (I)      layer 7 area = 0
[08/13 17:03:31    405s] (I)      layer 8 area = 0
[08/13 17:03:31    405s] (I)      layer 9 area = 0
[08/13 17:03:31    405s] (I)      GCell unit size   : 2800
[08/13 17:03:31    405s] (I)      GCell multiplier  : 1
[08/13 17:03:31    405s] (I)      GCell row height  : 2800
[08/13 17:03:31    405s] (I)      Actual row height : 2800
[08/13 17:03:31    405s] (I)      GCell align ref   : 20140 20160
[08/13 17:03:31    405s] [NR-eGR] Track table information for default rule: 
[08/13 17:03:31    405s] [NR-eGR] metal1 has single uniform track structure
[08/13 17:03:31    405s] [NR-eGR] metal2 has single uniform track structure
[08/13 17:03:31    405s] [NR-eGR] metal3 has single uniform track structure
[08/13 17:03:31    405s] [NR-eGR] metal4 has single uniform track structure
[08/13 17:03:31    405s] [NR-eGR] metal5 has single uniform track structure
[08/13 17:03:31    405s] [NR-eGR] metal6 has single uniform track structure
[08/13 17:03:31    405s] [NR-eGR] metal7 has single uniform track structure
[08/13 17:03:31    405s] [NR-eGR] metal8 has single uniform track structure
[08/13 17:03:31    405s] [NR-eGR] metal9 has single uniform track structure
[08/13 17:03:31    405s] [NR-eGR] metal10 has single uniform track structure
[08/13 17:03:31    405s] (I)      ============== Default via ===============
[08/13 17:03:31    405s] (I)      +---+------------------+-----------------+
[08/13 17:03:31    405s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 17:03:31    405s] (I)      +---+------------------+-----------------+
[08/13 17:03:31    405s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 17:03:31    405s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 17:03:31    405s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 17:03:31    405s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 17:03:31    405s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 17:03:31    405s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 17:03:31    405s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 17:03:31    405s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 17:03:31    405s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 17:03:31    405s] (I)      +---+------------------+-----------------+
[08/13 17:03:31    405s] [NR-eGR] Read 52608 PG shapes
[08/13 17:03:31    405s] [NR-eGR] Read 0 clock shapes
[08/13 17:03:31    405s] [NR-eGR] Read 0 other shapes
[08/13 17:03:31    405s] [NR-eGR] #Routing Blockages  : 0
[08/13 17:03:31    405s] [NR-eGR] #Instance Blockages : 0
[08/13 17:03:31    405s] [NR-eGR] #PG Blockages       : 52608
[08/13 17:03:31    405s] [NR-eGR] #Halo Blockages     : 0
[08/13 17:03:31    405s] [NR-eGR] #Boundary Blockages : 0
[08/13 17:03:31    405s] [NR-eGR] #Clock Blockages    : 0
[08/13 17:03:31    405s] [NR-eGR] #Other Blockages    : 0
[08/13 17:03:31    405s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 17:03:31    405s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/13 17:03:31    405s] [NR-eGR] Read 43039 nets ( ignored 42984 )
[08/13 17:03:31    405s] [NR-eGR] Connected 0 must-join pins/ports
[08/13 17:03:31    405s] (I)      early_global_route_priority property id does not exist.
[08/13 17:03:31    405s] (I)      Read Num Blocks=52608  Num Prerouted Wires=0  Num CS=0
[08/13 17:03:31    405s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:31    405s] (I)      Layer 2 (H) : #blockages 8352 : #preroutes 0
[08/13 17:03:31    405s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:31    405s] (I)      Layer 4 (H) : #blockages 8352 : #preroutes 0
[08/13 17:03:31    405s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:31    405s] (I)      Layer 6 (H) : #blockages 8352 : #preroutes 0
[08/13 17:03:31    405s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:31    405s] (I)      Layer 8 (H) : #blockages 10104 : #preroutes 0
[08/13 17:03:31    405s] (I)      Layer 9 (V) : #blockages 6312 : #preroutes 0
[08/13 17:03:31    405s] (I)      Moved 0 terms for better access 
[08/13 17:03:31    405s] (I)      Number of ignored nets                =      0
[08/13 17:03:31    405s] (I)      Number of connected nets              =      0
[08/13 17:03:31    405s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/13 17:03:31    405s] (I)      Number of clock nets                  =     55.  Ignored: No
[08/13 17:03:31    405s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 17:03:31    405s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 17:03:31    405s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 17:03:31    405s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 17:03:31    405s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 17:03:31    405s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 17:03:31    405s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 17:03:31    405s] [NR-eGR] There are 55 clock nets ( 55 with NDR ).
[08/13 17:03:31    405s] (I)      Ndr track 0 does not exist
[08/13 17:03:31    405s] (I)      ---------------------Grid Graph Info--------------------
[08/13 17:03:31    405s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 17:03:31    405s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 17:03:31    405s] (I)      Site width          :   380  (dbu)
[08/13 17:03:31    405s] (I)      Row height          :  2800  (dbu)
[08/13 17:03:31    405s] (I)      GCell row height    :  2800  (dbu)
[08/13 17:03:31    405s] (I)      GCell width         :  2800  (dbu)
[08/13 17:03:31    405s] (I)      GCell height        :  2800  (dbu)
[08/13 17:03:31    405s] (I)      Grid                :   248   246    10
[08/13 17:03:31    405s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 17:03:31    405s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 17:03:31    405s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 17:03:31    405s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 17:03:31    405s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 17:03:31    405s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 17:03:31    405s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 17:03:31    405s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 17:03:31    405s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 17:03:31    405s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 17:03:31    405s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 17:03:31    405s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 17:03:31    405s] (I)      --------------------------------------------------------
[08/13 17:03:31    405s] 
[08/13 17:03:31    405s] [NR-eGR] ============ Routing rule table ============
[08/13 17:03:31    405s] [NR-eGR] Rule id: 0  Nets: 55
[08/13 17:03:31    405s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/13 17:03:31    405s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[08/13 17:03:31    405s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[08/13 17:03:31    405s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[08/13 17:03:31    405s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[08/13 17:03:31    405s] [NR-eGR] ========================================
[08/13 17:03:31    405s] [NR-eGR] 
[08/13 17:03:31    405s] (I)      =============== Blocked Tracks ===============
[08/13 17:03:31    405s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:31    405s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 17:03:31    405s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:31    405s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 17:03:31    405s] (I)      |     2 |  449196 |    29464 |         6.56% |
[08/13 17:03:31    405s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 17:03:31    405s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 17:03:31    405s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 17:03:31    405s] (I)      |     6 |  304548 |    22040 |         7.24% |
[08/13 17:03:31    405s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 17:03:31    405s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 17:03:31    405s] (I)      |     9 |   53072 |     9410 |        17.73% |
[08/13 17:03:31    405s] (I)      |    10 |   50676 |     7158 |        14.13% |
[08/13 17:03:31    405s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:31    405s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 3156.62 MB )
[08/13 17:03:31    405s] (I)      Reset routing kernel
[08/13 17:03:31    405s] (I)      Started Global Routing ( Curr Mem: 3156.62 MB )
[08/13 17:03:31    405s] (I)      totalPins=4339  totalGlobalPin=4278 (98.59%)
[08/13 17:03:31    405s] (I)      total 2D Cap : 893883 = (602327 H, 291556 V)
[08/13 17:03:31    405s] (I)      [08/13 17:03:31    405s] [NR-eGR] Layer group 1: route 55 net(s) in layer range [3, 4]

[08/13 17:03:31    405s] (I)      ============  Phase 1a Route ============
[08/13 17:03:31    405s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 34
[08/13 17:03:31    405s] (I)      Usage: 10676 = (5159 H, 5517 V) = (0.86% H, 1.89% V) = (7.223e+03um H, 7.724e+03um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1b Route ============
[08/13 17:03:31    405s] (I)      Usage: 10676 = (5159 H, 5517 V) = (0.86% H, 1.89% V) = (7.223e+03um H, 7.724e+03um V)
[08/13 17:03:31    405s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.494640e+04um
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1c Route ============
[08/13 17:03:31    405s] (I)      Level2 Grid: 50 x 50
[08/13 17:03:31    405s] (I)      Usage: 10676 = (5159 H, 5517 V) = (0.86% H, 1.89% V) = (7.223e+03um H, 7.724e+03um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1d Route ============
[08/13 17:03:31    405s] (I)      Usage: 10682 = (5163 H, 5519 V) = (0.86% H, 1.89% V) = (7.228e+03um H, 7.727e+03um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1e Route ============
[08/13 17:03:31    405s] (I)      Usage: 10682 = (5163 H, 5519 V) = (0.86% H, 1.89% V) = (7.228e+03um H, 7.727e+03um V)
[08/13 17:03:31    405s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.495480e+04um
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1f Route ============
[08/13 17:03:31    405s] (I)      Usage: 10684 = (5167 H, 5517 V) = (0.86% H, 1.89% V) = (7.234e+03um H, 7.724e+03um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1g Route ============
[08/13 17:03:31    405s] (I)      Usage: 10445 = (5089 H, 5356 V) = (0.84% H, 1.84% V) = (7.125e+03um H, 7.498e+03um V)
[08/13 17:03:31    405s] (I)      #Nets         : 55
[08/13 17:03:31    405s] (I)      #Relaxed nets : 27
[08/13 17:03:31    405s] (I)      Wire length   : 4576
[08/13 17:03:31    405s] (I)      [08/13 17:03:31    405s] [NR-eGR] Create a new net group with 27 nets and layer range [3, 6]

[08/13 17:03:31    405s] (I)      ============  Phase 1h Route ============
[08/13 17:03:31    405s] (I)      Usage: 10447 = (5099 H, 5348 V) = (0.85% H, 1.83% V) = (7.139e+03um H, 7.487e+03um V)
[08/13 17:03:31    405s] (I)      total 2D Cap : 1482991 = (899879 H, 583112 V)
[08/13 17:03:31    405s] (I)      [08/13 17:03:31    405s] [NR-eGR] Layer group 2: route 27 net(s) in layer range [3, 6]

[08/13 17:03:31    405s] (I)      ============  Phase 1a Route ============
[08/13 17:03:31    405s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 31
[08/13 17:03:31    405s] (I)      Usage: 16541 = (8004 H, 8537 V) = (0.89% H, 1.46% V) = (1.121e+04um H, 1.195e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1b Route ============
[08/13 17:03:31    405s] (I)      Usage: 16541 = (8004 H, 8537 V) = (0.89% H, 1.46% V) = (1.121e+04um H, 1.195e+04um V)
[08/13 17:03:31    405s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.315740e+04um
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1c Route ============
[08/13 17:03:31    405s] (I)      Usage: 16541 = (8004 H, 8537 V) = (0.89% H, 1.46% V) = (1.121e+04um H, 1.195e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1d Route ============
[08/13 17:03:31    405s] (I)      Usage: 16541 = (8004 H, 8537 V) = (0.89% H, 1.46% V) = (1.121e+04um H, 1.195e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1e Route ============
[08/13 17:03:31    405s] (I)      Usage: 16541 = (8004 H, 8537 V) = (0.89% H, 1.46% V) = (1.121e+04um H, 1.195e+04um V)
[08/13 17:03:31    405s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.315740e+04um
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1f Route ============
[08/13 17:03:31    405s] (I)      Usage: 16541 = (8004 H, 8537 V) = (0.89% H, 1.46% V) = (1.121e+04um H, 1.195e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1g Route ============
[08/13 17:03:31    405s] (I)      Usage: 16346 = (7929 H, 8417 V) = (0.88% H, 1.44% V) = (1.110e+04um H, 1.178e+04um V)
[08/13 17:03:31    405s] (I)      #Nets         : 27
[08/13 17:03:31    405s] (I)      #Relaxed nets : 23
[08/13 17:03:31    405s] (I)      Wire length   : 900
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] [NR-eGR] Create a new net group with 23 nets and layer range [3, 8]
[08/13 17:03:31    405s] (I)      ============  Phase 1h Route ============
[08/13 17:03:31    405s] (I)      Usage: 16355 = (7937 H, 8418 V) = (0.88% H, 1.44% V) = (1.111e+04um H, 1.179e+04um V)
[08/13 17:03:31    405s] (I)      total 2D Cap : 1668280 = (994488 H, 673792 V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1a Route ============
[08/13 17:03:31    405s] [NR-eGR] Layer group 3: route 23 net(s) in layer range [3, 8]
[08/13 17:03:31    405s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 31
[08/13 17:03:31    405s] (I)      Usage: 21548 = (10419 H, 11129 V) = (1.05% H, 1.65% V) = (1.459e+04um H, 1.558e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1b Route ============
[08/13 17:03:31    405s] (I)      Usage: 21548 = (10419 H, 11129 V) = (1.05% H, 1.65% V) = (1.459e+04um H, 1.558e+04um V)
[08/13 17:03:31    405s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.016720e+04um
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1c Route ============
[08/13 17:03:31    405s] (I)      Usage: 21548 = (10419 H, 11129 V) = (1.05% H, 1.65% V) = (1.459e+04um H, 1.558e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1d Route ============
[08/13 17:03:31    405s] (I)      Usage: 21548 = (10419 H, 11129 V) = (1.05% H, 1.65% V) = (1.459e+04um H, 1.558e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1e Route ============
[08/13 17:03:31    405s] (I)      Usage: 21548 = (10419 H, 11129 V) = (1.05% H, 1.65% V) = (1.459e+04um H, 1.558e+04um V)
[08/13 17:03:31    405s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.016720e+04um
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1f Route ============
[08/13 17:03:31    405s] (I)      Usage: 21548 = (10419 H, 11129 V) = (1.05% H, 1.65% V) = (1.459e+04um H, 1.558e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1g Route ============
[08/13 17:03:31    405s] (I)      Usage: 21349 = (10343 H, 11006 V) = (1.04% H, 1.63% V) = (1.448e+04um H, 1.541e+04um V)
[08/13 17:03:31    405s] (I)      #Nets         : 23
[08/13 17:03:31    405s] (I)      #Relaxed nets : 22
[08/13 17:03:31    405s] (I)      Wire length   : 208
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      [08/13 17:03:31    405s] [NR-eGR] Create a new net group with 22 nets and layer range [3, 10]
============  Phase 1h Route ============
[08/13 17:03:31    405s] (I)      Usage: 21350 = (10347 H, 11003 V) = (1.04% H, 1.63% V) = (1.449e+04um H, 1.540e+04um V)
[08/13 17:03:31    405s] (I)      total 2D Cap : 1755635 = (1038325 H, 717310 V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1a Route ============
[08/13 17:03:31    405s] [NR-eGR] Layer group 4: route 22 net(s) in layer range [3, 10]
[08/13 17:03:31    405s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 31
[08/13 17:03:31    405s] (I)      Usage: 26334 = (12725 H, 13609 V) = (1.23% H, 1.90% V) = (1.782e+04um H, 1.905e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1b Route ============
[08/13 17:03:31    405s] (I)      Usage: 26334 = (12725 H, 13609 V) = (1.23% H, 1.90% V) = (1.782e+04um H, 1.905e+04um V)
[08/13 17:03:31    405s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.686760e+04um
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1c Route ============
[08/13 17:03:31    405s] (I)      Usage: 26334 = (12725 H, 13609 V) = (1.23% H, 1.90% V) = (1.782e+04um H, 1.905e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1d Route ============
[08/13 17:03:31    405s] (I)      Usage: 26334 = (12725 H, 13609 V) = (1.23% H, 1.90% V) = (1.782e+04um H, 1.905e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1e Route ============
[08/13 17:03:31    405s] (I)      Usage: 26334 = (12725 H, 13609 V) = (1.23% H, 1.90% V) = (1.782e+04um H, 1.905e+04um V)
[08/13 17:03:31    405s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.686760e+04um
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1f Route ============
[08/13 17:03:31    405s] (I)      Usage: 26334 = (12725 H, 13609 V) = (1.23% H, 1.90% V) = (1.782e+04um H, 1.905e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1g Route ============
[08/13 17:03:31    405s] (I)      Usage: 26134 = (12648 H, 13486 V) = (1.22% H, 1.88% V) = (1.771e+04um H, 1.888e+04um V)
[08/13 17:03:31    405s] (I)      #Nets         : 22
[08/13 17:03:31    405s] (I)      #Relaxed nets : 22
[08/13 17:03:31    405s] (I)      Wire length   : 0
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] [NR-eGR] Create a new net group with 22 nets and layer range [2, 10]
[08/13 17:03:31    405s] (I)      ============  Phase 1h Route ============
[08/13 17:03:31    405s] (I)      Usage: 26134 = (12648 H, 13486 V) = (1.22% H, 1.88% V) = (1.771e+04um H, 1.888e+04um V)
[08/13 17:03:31    405s] (I)      total 2D Cap : 2191839 = (1038325 H, 1153514 V)
[08/13 17:03:31    405s] (I)      [08/13 17:03:31    405s] [NR-eGR] Layer group 5: route 22 net(s) in layer range [2, 10]

[08/13 17:03:31    405s] (I)      ============  Phase 1a Route ============
[08/13 17:03:31    405s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 50
[08/13 17:03:31    405s] (I)      Usage: 35919 = (17340 H, 18579 V) = (1.67% H, 1.61% V) = (2.428e+04um H, 2.601e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1b Route ============
[08/13 17:03:31    405s] (I)      Usage: 35919 = (17340 H, 18579 V) = (1.67% H, 1.61% V) = (2.428e+04um H, 2.601e+04um V)
[08/13 17:03:31    405s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.028660e+04um
[08/13 17:03:31    405s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/13 17:03:31    405s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1c Route ============
[08/13 17:03:31    405s] (I)      Level2 Grid: 50 x 50
[08/13 17:03:31    405s] (I)      Usage: 35919 = (17340 H, 18579 V) = (1.67% H, 1.61% V) = (2.428e+04um H, 2.601e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1d Route ============
[08/13 17:03:31    405s] (I)      Usage: 35942 = (17364 H, 18578 V) = (1.67% H, 1.61% V) = (2.431e+04um H, 2.601e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1e Route ============
[08/13 17:03:31    405s] (I)      Usage: 35942 = (17364 H, 18578 V) = (1.67% H, 1.61% V) = (2.431e+04um H, 2.601e+04um V)
[08/13 17:03:31    405s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.031880e+04um
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1f Route ============
[08/13 17:03:31    405s] (I)      Usage: 35952 = (17385 H, 18567 V) = (1.67% H, 1.61% V) = (2.434e+04um H, 2.599e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1g Route ============
[08/13 17:03:31    405s] (I)      Usage: 35935 = (17366 H, 18569 V) = (1.67% H, 1.61% V) = (2.431e+04um H, 2.600e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] (I)      ============  Phase 1h Route ============
[08/13 17:03:31    405s] (I)      Usage: 35937 = (17360 H, 18577 V) = (1.67% H, 1.61% V) = (2.430e+04um H, 2.601e+04um V)
[08/13 17:03:31    405s] (I)      
[08/13 17:03:31    405s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 17:03:31    405s] [NR-eGR]                        OverCon            
[08/13 17:03:31    405s] [NR-eGR]                         #Gcell     %Gcell
[08/13 17:03:31    405s] [NR-eGR]        Layer             (1-0)    OverCon
[08/13 17:03:31    405s] [NR-eGR] ----------------------------------------------
[08/13 17:03:31    405s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:31    405s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:31    405s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:31    405s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:31    405s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:31    405s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:31    405s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:31    405s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:31    405s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:31    405s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:31    405s] [NR-eGR] ----------------------------------------------
[08/13 17:03:31    405s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/13 17:03:31    405s] [NR-eGR] 
[08/13 17:03:31    405s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 3164.62 MB )
[08/13 17:03:31    405s] (I)      total 2D Cap : 2206936 = (1039247 H, 1167689 V)
[08/13 17:03:31    405s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 17:03:31    405s] (I)      ============= Track Assignment ============
[08/13 17:03:31    405s] (I)      Started Track Assignment (1T) ( Curr Mem: 3164.62 MB )
[08/13 17:03:31    405s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/13 17:03:31    405s] (I)      Run Multi-thread track assignment
[08/13 17:03:31    405s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3164.62 MB )
[08/13 17:03:31    405s] (I)      Started Export ( Curr Mem: 3164.62 MB )
[08/13 17:03:31    405s] [NR-eGR]                  Length (um)    Vias 
[08/13 17:03:31    405s] [NR-eGR] -------------------------------------
[08/13 17:03:31    405s] [NR-eGR]  metal1   (1H)             0  144104 
[08/13 17:03:31    405s] [NR-eGR]  metal2   (2V)        107778  175696 
[08/13 17:03:31    405s] [NR-eGR]  metal3   (3H)        166236   60379 
[08/13 17:03:31    405s] [NR-eGR]  metal4   (4V)         85805    8542 
[08/13 17:03:31    405s] [NR-eGR]  metal5   (5H)         27228    7141 
[08/13 17:03:31    405s] [NR-eGR]  metal6   (6V)         41241     268 
[08/13 17:03:31    405s] [NR-eGR]  metal7   (7H)           954     182 
[08/13 17:03:31    405s] [NR-eGR]  metal8   (8V)          1815       2 
[08/13 17:03:31    405s] [NR-eGR]  metal9   (9H)             1       0 
[08/13 17:03:31    405s] [NR-eGR]  metal10  (10V)            0       0 
[08/13 17:03:31    405s] [NR-eGR] -------------------------------------
[08/13 17:03:31    405s] [NR-eGR]           Total       431057  396314 
[08/13 17:03:31    405s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:31    405s] [NR-eGR] Total half perimeter of net bounding box: 459276um
[08/13 17:03:31    405s] [NR-eGR] Total length: 431057um, number of vias: 396314
[08/13 17:03:31    405s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:31    405s] [NR-eGR] Total eGR-routed clock nets wire length: 15927um, number of vias: 12401
[08/13 17:03:31    405s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:31    405s] [NR-eGR] Report for selected net(s) only.
[08/13 17:03:31    405s] [NR-eGR]                  Length (um)   Vias 
[08/13 17:03:31    405s] [NR-eGR] ------------------------------------
[08/13 17:03:31    405s] [NR-eGR]  metal1   (1H)             0   4339 
[08/13 17:03:31    405s] [NR-eGR]  metal2   (2V)          2785   4769 
[08/13 17:03:31    405s] [NR-eGR]  metal3   (3H)          7158   3163 
[08/13 17:03:31    405s] [NR-eGR]  metal4   (4V)          5568    130 
[08/13 17:03:31    405s] [NR-eGR]  metal5   (5H)           415      0 
[08/13 17:03:31    405s] [NR-eGR]  metal6   (6V)             0      0 
[08/13 17:03:31    405s] [NR-eGR]  metal7   (7H)             0      0 
[08/13 17:03:31    405s] [NR-eGR]  metal8   (8V)             0      0 
[08/13 17:03:31    405s] [NR-eGR]  metal9   (9H)             0      0 
[08/13 17:03:31    405s] [NR-eGR]  metal10  (10V)            0      0 
[08/13 17:03:31    405s] [NR-eGR] ------------------------------------
[08/13 17:03:31    405s] [NR-eGR]           Total        15927  12401 
[08/13 17:03:31    405s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:31    405s] [NR-eGR] Total half perimeter of net bounding box: 5562um
[08/13 17:03:31    405s] [NR-eGR] Total length: 15927um, number of vias: 12401
[08/13 17:03:31    405s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:31    405s] [NR-eGR] Total routed clock nets wire length: 15927um, number of vias: 12401
[08/13 17:03:31    405s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:31    405s] (I)      Finished Export ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3164.62 MB )
[08/13 17:03:31    405s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.49 sec, Real: 0.52 sec, Curr Mem: 3164.62 MB )
[08/13 17:03:31    405s] (I)      ======================================== Runtime Summary ========================================
[08/13 17:03:31    405s] (I)       Step                                              %       Start      Finish      Real       CPU 
[08/13 17:03:31    405s] (I)      -------------------------------------------------------------------------------------------------
[08/13 17:03:31    405s] (I)       Early Global Route kernel                   100.00%  558.66 sec  559.17 sec  0.52 sec  0.49 sec 
[08/13 17:03:31    405s] (I)       +-Import and model                           28.94%  558.66 sec  558.81 sec  0.15 sec  0.14 sec 
[08/13 17:03:31    405s] (I)       | +-Create place DB                          13.64%  558.66 sec  558.73 sec  0.07 sec  0.07 sec 
[08/13 17:03:31    405s] (I)       | | +-Import place data                      13.63%  558.66 sec  558.73 sec  0.07 sec  0.07 sec 
[08/13 17:03:31    405s] (I)       | | | +-Read instances and placement          3.28%  558.66 sec  558.68 sec  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)       | | | +-Read nets                            10.33%  558.68 sec  558.73 sec  0.05 sec  0.05 sec 
[08/13 17:03:31    405s] (I)       | +-Create route DB                          13.57%  558.73 sec  558.80 sec  0.07 sec  0.06 sec 
[08/13 17:03:31    405s] (I)       | | +-Import route data (1T)                 13.45%  558.73 sec  558.80 sec  0.07 sec  0.06 sec 
[08/13 17:03:31    405s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.10%  558.74 sec  558.75 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Read routing blockages              0.00%  558.74 sec  558.74 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Read instance blockages             0.65%  558.74 sec  558.74 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Read PG blockages                   0.62%  558.74 sec  558.75 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Read clock blockages                0.07%  558.75 sec  558.75 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Read other blockages                0.07%  558.75 sec  558.75 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Read halo blockages                 0.07%  558.75 sec  558.75 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Read boundary cut boxes             0.00%  558.75 sec  558.75 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Read blackboxes                       0.00%  558.75 sec  558.75 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Read prerouted                        3.95%  558.75 sec  558.77 sec  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)       | | | +-Read unlegalized nets                 0.61%  558.77 sec  558.78 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Read nets                             0.07%  558.78 sec  558.78 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Set up via pillars                    0.00%  558.78 sec  558.78 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Initialize 3D grid graph              0.43%  558.78 sec  558.78 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Model blockage capacity               3.77%  558.78 sec  558.80 sec  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Initialize 3D capacity              3.41%  558.78 sec  558.80 sec  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)       | | | +-Move terms for access (1T)            0.13%  558.80 sec  558.80 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | +-Read aux data                             0.00%  558.80 sec  558.80 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | +-Others data preparation                   0.03%  558.80 sec  558.80 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | +-Create route kernel                       1.18%  558.80 sec  558.81 sec  0.01 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       +-Global Routing                             36.54%  558.81 sec  559.00 sec  0.19 sec  0.18 sec 
[08/13 17:03:31    405s] (I)       | +-Initialization                            0.09%  558.81 sec  558.81 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | +-Net group 1                              12.92%  558.81 sec  558.88 sec  0.07 sec  0.07 sec 
[08/13 17:03:31    405s] (I)       | | +-Generate topology                       3.85%  558.81 sec  558.83 sec  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1a                                0.61%  558.83 sec  558.83 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Pattern routing (1T)                  0.22%  558.83 sec  558.83 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.17%  558.83 sec  558.83 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1b                                0.40%  558.83 sec  558.84 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Monotonic routing (1T)                0.21%  558.83 sec  558.84 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1c                                0.21%  558.84 sec  558.84 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Two level Routing                     0.20%  558.84 sec  558.84 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Two Level Routing (Regular)         0.08%  558.84 sec  558.84 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  558.84 sec  558.84 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1d                                2.13%  558.84 sec  558.85 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | | | +-Detoured routing (1T)                 2.12%  558.84 sec  558.85 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1e                                0.08%  558.85 sec  558.85 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Route legalization                    0.04%  558.85 sec  558.85 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Legalize Blockage Violations        0.04%  558.85 sec  558.85 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1f                                0.23%  558.85 sec  558.85 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Congestion clean                      0.22%  558.85 sec  558.85 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1g                                2.58%  558.85 sec  558.86 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | | | +-Post Routing                          2.57%  558.85 sec  558.86 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1h                                0.79%  558.86 sec  558.87 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Post Routing                          0.78%  558.86 sec  558.87 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Layer assignment (1T)                   1.30%  558.87 sec  558.87 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | +-Net group 2                               5.15%  558.88 sec  558.90 sec  0.03 sec  0.03 sec 
[08/13 17:03:31    405s] (I)       | | +-Generate topology                       2.33%  558.88 sec  558.89 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1a                                0.36%  558.89 sec  558.89 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Pattern routing (1T)                  0.12%  558.89 sec  558.89 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  558.89 sec  558.89 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1b                                0.24%  558.89 sec  558.89 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Monotonic routing (1T)                0.12%  558.89 sec  558.89 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1c                                0.00%  558.89 sec  558.89 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1d                                0.00%  558.89 sec  558.89 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1e                                0.06%  558.89 sec  558.89 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Route legalization                    0.03%  558.89 sec  558.89 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Legalize Blockage Violations        0.02%  558.89 sec  558.89 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1f                                0.00%  558.89 sec  558.89 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1g                                1.16%  558.89 sec  558.90 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | | | +-Post Routing                          1.15%  558.89 sec  558.90 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1h                                0.13%  558.90 sec  558.90 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Post Routing                          0.12%  558.90 sec  558.90 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Layer assignment (1T)                   0.20%  558.90 sec  558.90 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | +-Net group 3                               4.69%  558.90 sec  558.93 sec  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)       | | +-Generate topology                       2.06%  558.90 sec  558.91 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1a                                0.33%  558.92 sec  558.92 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Pattern routing (1T)                  0.11%  558.92 sec  558.92 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  558.92 sec  558.92 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1b                                0.22%  558.92 sec  558.92 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Monotonic routing (1T)                0.11%  558.92 sec  558.92 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1c                                0.00%  558.92 sec  558.92 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1d                                0.00%  558.92 sec  558.92 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1e                                0.06%  558.92 sec  558.92 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Route legalization                    0.02%  558.92 sec  558.92 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Legalize Blockage Violations        0.02%  558.92 sec  558.92 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1f                                0.00%  558.92 sec  558.92 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1g                                0.99%  558.92 sec  558.92 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | | | +-Post Routing                          0.98%  558.92 sec  558.92 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1h                                0.07%  558.92 sec  558.93 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Post Routing                          0.06%  558.92 sec  558.93 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Layer assignment (1T)                   0.13%  558.93 sec  558.93 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | +-Net group 4                               4.53%  558.93 sec  558.95 sec  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)       | | +-Generate topology                       1.97%  558.93 sec  558.94 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1a                                0.32%  558.94 sec  558.94 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Pattern routing (1T)                  0.11%  558.94 sec  558.94 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  558.94 sec  558.94 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1b                                0.21%  558.94 sec  558.94 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Monotonic routing (1T)                0.11%  558.94 sec  558.94 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1c                                0.00%  558.94 sec  558.94 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1d                                0.00%  558.94 sec  558.94 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1e                                0.06%  558.94 sec  558.94 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Route legalization                    0.02%  558.94 sec  558.94 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Legalize Blockage Violations        0.02%  558.94 sec  558.94 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1f                                0.00%  558.94 sec  558.94 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1g                                0.95%  558.94 sec  558.95 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Post Routing                          0.94%  558.94 sec  558.95 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1h                                0.05%  558.95 sec  558.95 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Post Routing                          0.04%  558.95 sec  558.95 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | +-Net group 5                               5.86%  558.95 sec  558.98 sec  0.03 sec  0.03 sec 
[08/13 17:03:31    405s] (I)       | | +-Generate topology                       0.00%  558.95 sec  558.95 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1a                                0.32%  558.96 sec  558.96 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Pattern routing (1T)                  0.08%  558.96 sec  558.96 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.09%  558.96 sec  558.96 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Add via demand to 2D                  0.11%  558.96 sec  558.96 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1b                                0.18%  558.96 sec  558.96 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Monotonic routing (1T)                0.08%  558.96 sec  558.96 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1c                                0.16%  558.96 sec  558.96 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Two level Routing                     0.16%  558.96 sec  558.96 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  558.96 sec  558.96 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Two Level Routing (Strong)          0.05%  558.96 sec  558.96 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1d                                1.46%  558.96 sec  558.97 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | | | +-Detoured routing (1T)                 1.45%  558.96 sec  558.97 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1e                                0.04%  558.97 sec  558.97 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Route legalization                    0.01%  558.97 sec  558.97 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | | +-Legalize Blockage Violations        0.00%  558.97 sec  558.97 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1f                                0.25%  558.97 sec  558.97 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Congestion clean                      0.24%  558.97 sec  558.97 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1g                                0.14%  558.97 sec  558.97 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Post Routing                          0.13%  558.97 sec  558.97 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Phase 1h                                0.13%  558.97 sec  558.97 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | | +-Post Routing                          0.12%  558.97 sec  558.97 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Layer assignment (1T)                   1.33%  558.97 sec  558.98 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       +-Export 3D cong map                          1.42%  559.00 sec  559.00 sec  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)       | +-Export 2D cong map                        0.13%  559.00 sec  559.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       +-Extract Global 3D Wires                     0.02%  559.00 sec  559.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       +-Track Assignment (1T)                       5.46%  559.00 sec  559.03 sec  0.03 sec  0.03 sec 
[08/13 17:03:31    405s] (I)       | +-Initialization                            0.00%  559.00 sec  559.00 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | +-Track Assignment Kernel                   5.43%  559.00 sec  559.03 sec  0.03 sec  0.03 sec 
[08/13 17:03:31    405s] (I)       | +-Free Memory                               0.00%  559.03 sec  559.03 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       +-Export                                     27.04%  559.03 sec  559.17 sec  0.14 sec  0.14 sec 
[08/13 17:03:31    405s] (I)       | +-Export DB wires                           0.73%  559.03 sec  559.04 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Export all nets                         0.57%  559.03 sec  559.04 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | | +-Set wire vias                           0.11%  559.04 sec  559.04 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       | +-Report wirelength                        12.30%  559.04 sec  559.10 sec  0.06 sec  0.06 sec 
[08/13 17:03:31    405s] (I)       | +-Update net boxes                         13.97%  559.10 sec  559.17 sec  0.07 sec  0.07 sec 
[08/13 17:03:31    405s] (I)       | +-Update timing                             0.00%  559.17 sec  559.17 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)       +-Postprocess design                          0.03%  559.17 sec  559.17 sec  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)      ======================= Summary by functions ========================
[08/13 17:03:31    405s] (I)       Lv  Step                                      %      Real       CPU 
[08/13 17:03:31    405s] (I)      ---------------------------------------------------------------------
[08/13 17:03:31    405s] (I)        0  Early Global Route kernel           100.00%  0.52 sec  0.49 sec 
[08/13 17:03:31    405s] (I)        1  Global Routing                       36.54%  0.19 sec  0.18 sec 
[08/13 17:03:31    405s] (I)        1  Import and model                     28.94%  0.15 sec  0.14 sec 
[08/13 17:03:31    405s] (I)        1  Export                               27.04%  0.14 sec  0.14 sec 
[08/13 17:03:31    405s] (I)        1  Track Assignment (1T)                 5.46%  0.03 sec  0.03 sec 
[08/13 17:03:31    405s] (I)        1  Export 3D cong map                    1.42%  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)        1  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        2  Update net boxes                     13.97%  0.07 sec  0.07 sec 
[08/13 17:03:31    405s] (I)        2  Create place DB                      13.64%  0.07 sec  0.07 sec 
[08/13 17:03:31    405s] (I)        2  Create route DB                      13.57%  0.07 sec  0.06 sec 
[08/13 17:03:31    405s] (I)        2  Net group 1                          12.92%  0.07 sec  0.07 sec 
[08/13 17:03:31    405s] (I)        2  Report wirelength                    12.30%  0.06 sec  0.06 sec 
[08/13 17:03:31    405s] (I)        2  Net group 5                           5.86%  0.03 sec  0.03 sec 
[08/13 17:03:31    405s] (I)        2  Track Assignment Kernel               5.43%  0.03 sec  0.03 sec 
[08/13 17:03:31    405s] (I)        2  Net group 2                           5.15%  0.03 sec  0.03 sec 
[08/13 17:03:31    405s] (I)        2  Net group 3                           4.69%  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)        2  Net group 4                           4.53%  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)        2  Create route kernel                   1.18%  0.01 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        2  Export DB wires                       0.73%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        2  Export 2D cong map                    0.13%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        2  Initialization                        0.09%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        2  Others data preparation               0.03%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        3  Import place data                    13.63%  0.07 sec  0.07 sec 
[08/13 17:03:31    405s] (I)        3  Import route data (1T)               13.45%  0.07 sec  0.06 sec 
[08/13 17:03:31    405s] (I)        3  Generate topology                    10.21%  0.05 sec  0.05 sec 
[08/13 17:03:31    405s] (I)        3  Phase 1g                              5.83%  0.03 sec  0.03 sec 
[08/13 17:03:31    405s] (I)        3  Phase 1d                              3.60%  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)        3  Layer assignment (1T)                 2.96%  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)        3  Phase 1a                              1.93%  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)        3  Phase 1b                              1.26%  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)        3  Phase 1h                              1.17%  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)        3  Export all nets                       0.57%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        3  Phase 1f                              0.48%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        3  Phase 1c                              0.38%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        3  Phase 1e                              0.29%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        3  Set wire vias                         0.11%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        4  Read nets                            10.40%  0.05 sec  0.05 sec 
[08/13 17:03:31    405s] (I)        4  Post Routing                          6.89%  0.04 sec  0.04 sec 
[08/13 17:03:31    405s] (I)        4  Read prerouted                        3.95%  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)        4  Model blockage capacity               3.77%  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)        4  Detoured routing (1T)                 3.57%  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)        4  Read instances and placement          3.28%  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)        4  Read blockages ( Layer 2-10 )         2.10%  0.01 sec  0.01 sec 
[08/13 17:03:31    405s] (I)        4  Pattern routing (1T)                  0.64%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        4  Monotonic routing (1T)                0.61%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        4  Read unlegalized nets                 0.61%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        4  Pattern Routing Avoiding Blockages    0.59%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        4  Congestion clean                      0.46%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        4  Initialize 3D grid graph              0.43%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        4  Two level Routing                     0.35%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        4  Move terms for access (1T)            0.13%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        4  Route legalization                    0.13%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        4  Add via demand to 2D                  0.11%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        5  Initialize 3D capacity                3.41%  0.02 sec  0.02 sec 
[08/13 17:03:31    405s] (I)        5  Read instance blockages               0.65%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        5  Read PG blockages                     0.62%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        5  Two Level Routing (Regular)           0.12%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        5  Legalize Blockage Violations          0.10%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        5  Two Level Routing (Strong)            0.09%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        5  Read clock blockages                  0.07%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        5  Read halo blockages                   0.07%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        5  Read other blockages                  0.07%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[08/13 17:03:31    405s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/13 17:03:31    405s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/13 17:03:31    405s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.6 real=0:00:00.6)
[08/13 17:03:31    406s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:31    406s] UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
[08/13 17:03:31    406s]     Routing using eGR in eGR->NR Step done.
[08/13 17:03:31    406s]     Routing using NR in eGR->NR Step...
[08/13 17:03:31    406s] 
[08/13 17:03:31    406s] CCOPT: Preparing to route 55 clock nets with NanoRoute.
[08/13 17:03:31    406s]   All net are default rule.
[08/13 17:03:31    406s]   Preferred NanoRoute mode settings: Current
[08/13 17:03:31    406s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/13 17:03:32    406s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[08/13 17:03:32    406s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/13 17:03:32    406s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[08/13 17:03:32    406s]       Clock detailed routing...
[08/13 17:03:32    406s]         NanoRoute...
[08/13 17:03:32    406s] 
[08/13 17:03:32    406s] route_global_detail
[08/13 17:03:32    406s] 
[08/13 17:03:32    406s] #Start route_global_detail on Wed Aug 13 17:03:32 2025
[08/13 17:03:32    406s] #
[08/13 17:03:32    406s] ### Time Record (route_global_detail) is installed.
[08/13 17:03:32    406s] ### Time Record (Pre Callback) is installed.
[08/13 17:03:32    406s] ### Time Record (Pre Callback) is uninstalled.
[08/13 17:03:32    406s] ### Time Record (DB Import) is installed.
[08/13 17:03:32    406s] ### Time Record (Timing Data Generation) is installed.
[08/13 17:03:32    406s] ### Time Record (Timing Data Generation) is uninstalled.
[08/13 17:03:32    406s] ### Net info: total nets: 43263
[08/13 17:03:32    406s] ### Net info: dirty nets: 0
[08/13 17:03:32    406s] ### Net info: marked as disconnected nets: 0
[08/13 17:03:32    406s] #num needed restored net=0
[08/13 17:03:32    406s] #need_extraction net=0 (total=43263)
[08/13 17:03:32    406s] ### Net info: fully routed nets: 55
[08/13 17:03:32    406s] ### Net info: trivial (< 2 pins) nets: 224
[08/13 17:03:32    406s] ### Net info: unrouted nets: 42984
[08/13 17:03:32    406s] ### Net info: re-extraction nets: 0
[08/13 17:03:32    406s] ### Net info: selected nets: 55
[08/13 17:03:32    406s] ### Net info: ignored nets: 0
[08/13 17:03:32    406s] ### Net info: skip routing nets: 0
[08/13 17:03:32    406s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[08/13 17:03:32    406s] ### import design signature (4): route=2144239208 fixed_route=284222862 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=533690385 dirty_area=0 del_dirty_area=0 cell=1451935740 placement=675979915 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[08/13 17:03:32    406s] ### Time Record (DB Import) is uninstalled.
[08/13 17:03:32    406s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[08/13 17:03:32    406s] #
[08/13 17:03:32    406s] #Wire/Via statistics before line assignment ...
[08/13 17:03:32    406s] #Total number of nets with non-default rule or having extra spacing = 55
[08/13 17:03:32    406s] #Total wire length = 15927 um.
[08/13 17:03:32    406s] #Total half perimeter of net bounding box = 5595 um.
[08/13 17:03:32    406s] #Total wire length on LAYER metal1 = 0 um.
[08/13 17:03:32    406s] #Total wire length on LAYER metal2 = 2785 um.
[08/13 17:03:32    406s] #Total wire length on LAYER metal3 = 7158 um.
[08/13 17:03:32    406s] #Total wire length on LAYER metal4 = 5568 um.
[08/13 17:03:32    406s] #Total wire length on LAYER metal5 = 415 um.
[08/13 17:03:32    406s] #Total wire length on LAYER metal6 = 0 um.
[08/13 17:03:32    406s] #Total wire length on LAYER metal7 = 0 um.
[08/13 17:03:32    406s] #Total wire length on LAYER metal8 = 0 um.
[08/13 17:03:32    406s] #Total wire length on LAYER metal9 = 0 um.
[08/13 17:03:32    406s] #Total wire length on LAYER metal10 = 0 um.
[08/13 17:03:32    406s] #Total number of vias = 12401
[08/13 17:03:32    406s] #Up-Via Summary (total 12401):
[08/13 17:03:32    406s] #           
[08/13 17:03:32    406s] #-----------------------
[08/13 17:03:32    406s] # metal1           4339
[08/13 17:03:32    406s] # metal2           4769
[08/13 17:03:32    406s] # metal3           3163
[08/13 17:03:32    406s] # metal4            130
[08/13 17:03:32    406s] #-----------------------
[08/13 17:03:32    406s] #                 12401 
[08/13 17:03:32    406s] #
[08/13 17:03:32    406s] ### Time Record (Data Preparation) is installed.
[08/13 17:03:32    406s] #Start routing data preparation on Wed Aug 13 17:03:32 2025
[08/13 17:03:32    406s] #
[08/13 17:03:32    406s] #Minimum voltage of a net in the design = 0.000.
[08/13 17:03:32    406s] #Maximum voltage of a net in the design = 1.250.
[08/13 17:03:32    406s] #Voltage range [0.000 - 1.250] has 43261 nets.
[08/13 17:03:32    406s] #Voltage range [0.950 - 1.250] has 1 net.
[08/13 17:03:32    406s] #Voltage range [0.000 - 0.000] has 1 net.
[08/13 17:03:32    406s] #Build and mark too close pins for the same net.
[08/13 17:03:32    406s] ### Time Record (Cell Pin Access) is installed.
[08/13 17:03:32    406s] #Initial pin access analysis.
[08/13 17:03:32    406s] #Detail pin access analysis.
[08/13 17:03:32    406s] ### Time Record (Cell Pin Access) is uninstalled.
[08/13 17:03:32    406s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[08/13 17:03:32    406s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[08/13 17:03:32    406s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[08/13 17:03:32    406s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/13 17:03:32    406s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/13 17:03:32    406s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/13 17:03:32    406s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/13 17:03:32    406s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/13 17:03:32    406s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[08/13 17:03:32    406s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[08/13 17:03:32    406s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[08/13 17:03:32    406s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[08/13 17:03:32    406s] #pin_access_rlayer=2(metal2)
[08/13 17:03:32    406s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[08/13 17:03:32    406s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[08/13 17:03:32    407s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2282.82 (MB), peak = 2671.38 (MB)
[08/13 17:03:33    407s] #Regenerating Ggrids automatically.
[08/13 17:03:33    407s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[08/13 17:03:33    407s] #Using automatically generated G-grids.
[08/13 17:03:33    407s] ### Time Record (Data Preparation) is uninstalled.
[08/13 17:03:33    407s] #Done routing data preparation.
[08/13 17:03:33    407s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2287.23 (MB), peak = 2671.38 (MB)
[08/13 17:03:33    407s] #Minimum voltage of a net in the design = 0.000.
[08/13 17:03:33    407s] #Maximum voltage of a net in the design = 1.250.
[08/13 17:03:33    407s] #Voltage range [0.000 - 1.250] has 43261 nets.
[08/13 17:03:33    407s] #Voltage range [0.950 - 1.250] has 1 net.
[08/13 17:03:33    407s] #Voltage range [0.000 - 0.000] has 1 net.
[08/13 17:03:33    407s] 
[08/13 17:03:33    407s] Trim Metal Layers:
[08/13 17:03:33    407s] LayerId::1 widthSet size::1
[08/13 17:03:33    407s] LayerId::2 widthSet size::1
[08/13 17:03:33    407s] LayerId::3 widthSet size::1
[08/13 17:03:33    407s] LayerId::4 widthSet size::1
[08/13 17:03:33    407s] LayerId::5 widthSet size::1
[08/13 17:03:33    407s] LayerId::6 widthSet size::1
[08/13 17:03:33    407s] LayerId::7 widthSet size::1
[08/13 17:03:33    407s] LayerId::8 widthSet size::1
[08/13 17:03:33    407s] LayerId::9 widthSet size::1
[08/13 17:03:33    407s] LayerId::10 widthSet size::1
[08/13 17:03:33    407s] eee: pegSigSF::1.070000
[08/13 17:03:33    407s] Updating RC grid for preRoute extraction ...
[08/13 17:03:33    407s] Initializing multi-corner resistance tables ...
[08/13 17:03:33    407s] eee: l::1 avDens::0.093625 usedTrk::5617.510070 availTrk::60000.000000 sigTrk::5617.510070
[08/13 17:03:33    407s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 17:03:33    407s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 17:03:33    407s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 17:03:33    407s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 17:03:33    407s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 17:03:33    407s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 17:03:33    407s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/13 17:03:33    407s] eee: l::9 avDens::0.243053 usedTrk::159.503323 availTrk::656.250000 sigTrk::159.503323
[08/13 17:03:33    407s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 17:03:33    407s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:03:33    407s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274870 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.867300 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.013837 shortMod=0.069186 fMod=0.003459 
[08/13 17:03:33    407s] ### Successfully loaded pre-route RC model
[08/13 17:03:33    407s] ### Time Record (Line Assignment) is installed.
[08/13 17:03:33    407s] #
[08/13 17:03:33    407s] #Distribution of nets:
[08/13 17:03:33    407s] #Largest net has 4232 pins
[08/13 17:03:33    407s] #  
[08/13 17:03:33    407s] # #pin range           #net       %
[08/13 17:03:33    407s] #------------------------------------
[08/13 17:03:33    407s] #          2           30410 ( 70.3%)
[08/13 17:03:33    407s] #          3            6460 ( 14.9%)
[08/13 17:03:33    407s] #          4             960 (  2.2%)
[08/13 17:03:33    407s] #          5            1305 (  3.0%)
[08/13 17:03:33    407s] #          6              77 (  0.2%)
[08/13 17:03:33    407s] #          7             236 (  0.5%)
[08/13 17:03:33    407s] #          8             947 (  2.2%)
[08/13 17:03:33    407s] #          9             309 (  0.7%)
[08/13 17:03:33    407s] #  10  -  19            2159 (  5.0%)
[08/13 17:03:33    407s] #  20  -  29              19 (  0.0%)
[08/13 17:03:33    407s] #  30  -  39              21 (  0.0%)
[08/13 17:03:33    407s] #  40  -  49              27 (  0.1%)
[08/13 17:03:33    407s] #  50  -  59              33 (  0.1%)
[08/13 17:03:33    407s] #  60  -  69              20 (  0.0%)
[08/13 17:03:33    407s] #  70  -  79               4 (  0.0%)
[08/13 17:03:33    407s] #  90  -  99              15 (  0.0%)
[08/13 17:03:33    407s] #  100 - 199              36 (  0.1%)
[08/13 17:03:33    407s] #     >=2000               1 (  0.0%)
[08/13 17:03:33    407s] #
[08/13 17:03:33    407s] #Total: 43263 nets, 43039 non-trivial nets
[08/13 17:03:33    407s] #                              #net       %
[08/13 17:03:33    407s] #-------------------------------------------
[08/13 17:03:33    407s] #  Fully global routed           55 ( 0.1%)
[08/13 17:03:33    407s] #  Clock                         55
[08/13 17:03:33    407s] #  Extra space                   55
[08/13 17:03:33    407s] #  Prefer layer range         43039
[08/13 17:03:33    407s] #
[08/13 17:03:33    407s] #Nets in 2 layer ranges:
[08/13 17:03:33    407s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[08/13 17:03:33    407s] #---------------------------------------------------------
[08/13 17:03:33    407s] #            -------           metal8*      42984 ( 99.9%)
[08/13 17:03:33    407s] #             metal3           metal4          55 (  0.1%)
[08/13 17:03:33    407s] #
[08/13 17:03:33    407s] #55 nets selected.
[08/13 17:03:33    407s] #
[08/13 17:03:33    407s] ### 
[08/13 17:03:33    407s] ### Net length summary before Line Assignment:
[08/13 17:03:33    407s] ### Layer     H-Len   V-Len         Total       #Up-Via
[08/13 17:03:33    407s] ### ---------------------------------------------------
[08/13 17:03:33    407s] ### metal1        0       0       0(  0%)    4339( 21%)
[08/13 17:03:33    407s] ### metal2        0    2428    2428( 15%)   13406( 64%)
[08/13 17:03:33    407s] ### metal3     7514       0    7514( 47%)    3163( 15%)
[08/13 17:03:33    407s] ### metal4        0    5568    5568( 35%)     130(  1%)
[08/13 17:03:33    407s] ### metal5      414       0     414(  3%)       0(  0%)
[08/13 17:03:33    407s] ### metal6        0       0       0(  0%)       0(  0%)
[08/13 17:03:33    407s] ### metal7        0       0       0(  0%)       0(  0%)
[08/13 17:03:33    407s] ### metal8        0       0       0(  0%)       0(  0%)
[08/13 17:03:33    407s] ### metal9        0       0       0(  0%)       0(  0%)
[08/13 17:03:33    407s] ### metal10       0       0       0(  0%)       0(  0%)
[08/13 17:03:33    407s] ### ---------------------------------------------------
[08/13 17:03:33    407s] ###            7929    7997   15926         21038      
[08/13 17:03:34    408s] ### 
[08/13 17:03:34    408s] ### Net length and overlap summary after Line Assignment:
[08/13 17:03:34    408s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[08/13 17:03:34    408s] ### ----------------------------------------------------------------------------
[08/13 17:03:34    408s] ### metal1        0       0       0(  0%)    4339( 35%)    0(  0%)     0(  0.0%)
[08/13 17:03:34    408s] ### metal2        0    2557    2557( 17%)    5266( 43%)    0(  0%)     0(  0.0%)
[08/13 17:03:34    408s] ### metal3     7137       0    7137( 46%)    2526( 21%)    0(  0%)     0(  0.0%)
[08/13 17:03:34    408s] ### metal4        0    5415    5415( 35%)     101(  1%)    0(  0%)     0(  0.0%)
[08/13 17:03:34    408s] ### metal5      378       0     378(  2%)       0(  0%)    0(  0%)     0(  0.0%)
[08/13 17:03:34    408s] ### metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/13 17:03:34    408s] ### metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/13 17:03:34    408s] ### metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/13 17:03:34    408s] ### metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/13 17:03:34    408s] ### metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/13 17:03:34    408s] ### ----------------------------------------------------------------------------
[08/13 17:03:34    408s] ###            7515    7973   15489         12232          0           0        
[08/13 17:03:34    408s] #
[08/13 17:03:34    408s] #Line Assignment statistics:
[08/13 17:03:34    408s] #Cpu time = 00:00:01
[08/13 17:03:34    408s] #Elapsed time = 00:00:01
[08/13 17:03:34    408s] #Increased memory = 0.04 (MB)
[08/13 17:03:34    408s] #Total memory = 2290.09 (MB)
[08/13 17:03:34    408s] #Peak memory = 2671.38 (MB)
[08/13 17:03:34    408s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.6 GB
[08/13 17:03:34    408s] ### Time Record (Line Assignment) is uninstalled.
[08/13 17:03:34    408s] #
[08/13 17:03:34    408s] #Wire/Via statistics after line assignment ...
[08/13 17:03:34    408s] #Total number of nets with non-default rule or having extra spacing = 55
[08/13 17:03:34    408s] #Total wire length = 15489 um.
[08/13 17:03:34    408s] #Total half perimeter of net bounding box = 5595 um.
[08/13 17:03:34    408s] #Total wire length on LAYER metal1 = 0 um.
[08/13 17:03:34    408s] #Total wire length on LAYER metal2 = 2558 um.
[08/13 17:03:34    408s] #Total wire length on LAYER metal3 = 7137 um.
[08/13 17:03:34    408s] #Total wire length on LAYER metal4 = 5416 um.
[08/13 17:03:34    408s] #Total wire length on LAYER metal5 = 379 um.
[08/13 17:03:34    408s] #Total wire length on LAYER metal6 = 0 um.
[08/13 17:03:34    408s] #Total wire length on LAYER metal7 = 0 um.
[08/13 17:03:34    408s] #Total wire length on LAYER metal8 = 0 um.
[08/13 17:03:34    408s] #Total wire length on LAYER metal9 = 0 um.
[08/13 17:03:34    408s] #Total wire length on LAYER metal10 = 0 um.
[08/13 17:03:34    408s] #Total number of vias = 12232
[08/13 17:03:34    408s] #Up-Via Summary (total 12232):
[08/13 17:03:34    408s] #           
[08/13 17:03:34    408s] #-----------------------
[08/13 17:03:34    408s] # metal1           4339
[08/13 17:03:34    408s] # metal2           5266
[08/13 17:03:34    408s] # metal3           2526
[08/13 17:03:34    408s] # metal4            101
[08/13 17:03:34    408s] #-----------------------
[08/13 17:03:34    408s] #                 12232 
[08/13 17:03:34    408s] #
[08/13 17:03:34    408s] #Routing data preparation, pin analysis, line assignment statistics:
[08/13 17:03:34    408s] #Cpu time = 00:00:02
[08/13 17:03:34    408s] #Elapsed time = 00:00:02
[08/13 17:03:34    408s] #Increased memory = 9.89 (MB)
[08/13 17:03:34    408s] #Total memory = 2286.54 (MB)
[08/13 17:03:34    408s] #Peak memory = 2671.38 (MB)
[08/13 17:03:34    408s] #RTESIG:78da95934f4f032110c53dfb2926b48735b19581dd02072f265ed534eab5c12edd6cdc05
[08/13 17:03:34    408s] #       03aca6df5efc13939acdd272037e7933ef31cce6cfb76b200c972817812ab541b85b334e
[08/13 17:03:34    408s] #       05150b545575c57093ae9e6ec8f96c7efff0c880800ea16deca677b5b9de766efb0ab1ed
[08/13 17:03:34    408s] #       5bdbfc9c208122449ff6973004e3219818d3eee2574040f48381e2c5b96e94101276ba0b
[08/13 17:03:34    408s] #       7f48bdb7ba6fb7509b9d1ebaf88fc6b23cc4c76a72058c42d1da681ae347194ee9296579
[08/13 17:03:34    408s] #       92ccf8a8a40412dd9beb5cb387cea5803e5a6fa6e311c90ed14374098bc65bedf7a39cfa
[08/13 17:03:34    408s] #       6f3b9312459e8d0991cb0353194dacf869b8380997ab145fe25312c60efd78cbace4b977
[08/13 17:03:34    408s] #       487557209715fd5a50ec3aa7e33828d2e891ef94a61f0945ea0dabe9814afd2390779e91
[08/13 17:03:34    408s] #       928a020951db5afb7ad2aa5449cf3a3b190843267381302c5747f964a868fe73a1ca8f16
[08/13 17:03:34    408s] #       63941d035553d0d92779de75fa
[08/13 17:03:34    408s] #
[08/13 17:03:34    408s] #Skip comparing routing design signature in db-snapshot flow
[08/13 17:03:34    408s] #Minimum voltage of a net in the design = 0.000.
[08/13 17:03:34    408s] #Maximum voltage of a net in the design = 1.250.
[08/13 17:03:34    408s] #Voltage range [0.000 - 1.250] has 43261 nets.
[08/13 17:03:34    408s] #Voltage range [0.950 - 1.250] has 1 net.
[08/13 17:03:34    408s] #Voltage range [0.000 - 0.000] has 1 net.
[08/13 17:03:34    408s] ### Time Record (Detail Routing) is installed.
[08/13 17:03:34    408s] #Minimum voltage of a net in the design = 0.000.
[08/13 17:03:34    408s] #Maximum voltage of a net in the design = 1.250.
[08/13 17:03:34    408s] #Voltage range [0.000 - 1.250] has 43261 nets.
[08/13 17:03:34    408s] #Voltage range [0.950 - 1.250] has 1 net.
[08/13 17:03:34    408s] #Voltage range [0.000 - 0.000] has 1 net.
[08/13 17:03:34    408s] #Minimum voltage of a net in the design = 0.000.
[08/13 17:03:34    408s] #Maximum voltage of a net in the design = 1.250.
[08/13 17:03:34    408s] #Voltage range [0.000 - 1.250] has 43261 nets.
[08/13 17:03:34    408s] #Voltage range [0.950 - 1.250] has 1 net.
[08/13 17:03:34    408s] #Voltage range [0.000 - 0.000] has 1 net.
[08/13 17:03:34    408s] #Minimum voltage of a net in the design = 0.000.
[08/13 17:03:34    408s] #Maximum voltage of a net in the design = 1.250.
[08/13 17:03:34    408s] #Voltage range [0.000 - 1.250] has 43261 nets.
[08/13 17:03:34    408s] #Voltage range [0.950 - 1.250] has 1 net.
[08/13 17:03:34    408s] #Voltage range [0.000 - 0.000] has 1 net.
[08/13 17:03:34    408s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[08/13 17:03:34    408s] #
[08/13 17:03:34    408s] #Start Detail Routing..
[08/13 17:03:34    408s] #start initial detail routing ...
[08/13 17:03:34    408s] ### Design has 57 dirty nets
[08/13 17:03:44    418s] ### Gcell dirty-map stats: routing = 88.37%, drc-check-only = 3.46%
[08/13 17:03:44    418s] #   number of violations = 0
[08/13 17:03:44    418s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2276.34 (MB), peak = 2671.38 (MB)
[08/13 17:03:44    418s] #Complete Detail Routing.
[08/13 17:03:44    418s] #Total number of nets with non-default rule or having extra spacing = 55
[08/13 17:03:44    418s] #Total wire length = 15862 um.
[08/13 17:03:44    418s] #Total half perimeter of net bounding box = 5595 um.
[08/13 17:03:44    418s] #Total wire length on LAYER metal1 = 1 um.
[08/13 17:03:44    418s] #Total wire length on LAYER metal2 = 1091 um.
[08/13 17:03:44    418s] #Total wire length on LAYER metal3 = 7769 um.
[08/13 17:03:44    418s] #Total wire length on LAYER metal4 = 6622 um.
[08/13 17:03:44    418s] #Total wire length on LAYER metal5 = 379 um.
[08/13 17:03:44    418s] #Total wire length on LAYER metal6 = 0 um.
[08/13 17:03:44    418s] #Total wire length on LAYER metal7 = 0 um.
[08/13 17:03:44    418s] #Total wire length on LAYER metal8 = 0 um.
[08/13 17:03:44    418s] #Total wire length on LAYER metal9 = 0 um.
[08/13 17:03:44    418s] #Total wire length on LAYER metal10 = 0 um.
[08/13 17:03:44    418s] #Total number of vias = 12305
[08/13 17:03:44    418s] #Up-Via Summary (total 12305):
[08/13 17:03:44    418s] #           
[08/13 17:03:44    418s] #-----------------------
[08/13 17:03:44    418s] # metal1           4337
[08/13 17:03:44    418s] # metal2           4264
[08/13 17:03:44    418s] # metal3           3605
[08/13 17:03:44    418s] # metal4             99
[08/13 17:03:44    418s] #-----------------------
[08/13 17:03:44    418s] #                 12305 
[08/13 17:03:44    418s] #
[08/13 17:03:44    418s] #Total number of DRC violations = 0
[08/13 17:03:44    418s] ### Time Record (Detail Routing) is uninstalled.
[08/13 17:03:44    418s] #Cpu time = 00:00:11
[08/13 17:03:44    418s] #Elapsed time = 00:00:11
[08/13 17:03:44    418s] #Increased memory = -10.20 (MB)
[08/13 17:03:44    418s] #Total memory = 2276.34 (MB)
[08/13 17:03:44    418s] #Peak memory = 2671.38 (MB)
[08/13 17:03:44    418s] #Skip updating routing design signature in db-snapshot flow
[08/13 17:03:44    418s] #route_detail Statistics:
[08/13 17:03:44    418s] #Cpu time = 00:00:11
[08/13 17:03:44    418s] #Elapsed time = 00:00:11
[08/13 17:03:44    418s] #Increased memory = -10.20 (MB)
[08/13 17:03:44    418s] #Total memory = 2276.34 (MB)
[08/13 17:03:44    418s] #Peak memory = 2671.38 (MB)
[08/13 17:03:44    418s] ### Time Record (DB Export) is installed.
[08/13 17:03:44    418s] ### export design design signature (9): route=1322389700 fixed_route=284222862 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2093097423 dirty_area=0 del_dirty_area=0 cell=1451935740 placement=675979915 pin_access=1981109007 inst_pattern=1 via=1605868471 routing_via=1774068281
[08/13 17:03:45    419s] ### Time Record (DB Export) is uninstalled.
[08/13 17:03:45    419s] ### Time Record (Post Callback) is installed.
[08/13 17:03:45    419s] ### Time Record (Post Callback) is uninstalled.
[08/13 17:03:45    419s] #
[08/13 17:03:45    419s] #route_global_detail statistics:
[08/13 17:03:45    419s] #Cpu time = 00:00:13
[08/13 17:03:45    419s] #Elapsed time = 00:00:13
[08/13 17:03:45    419s] #Increased memory = -38.82 (MB)
[08/13 17:03:45    419s] #Total memory = 2284.85 (MB)
[08/13 17:03:45    419s] #Peak memory = 2671.38 (MB)
[08/13 17:03:45    419s] #Number of warnings = 1
[08/13 17:03:45    419s] #Total number of warnings = 1
[08/13 17:03:45    419s] #Number of fails = 0
[08/13 17:03:45    419s] #Total number of fails = 0
[08/13 17:03:45    419s] #Complete route_global_detail on Wed Aug 13 17:03:45 2025
[08/13 17:03:45    419s] #
[08/13 17:03:45    419s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1981109007 inst_pattern=1 via=1605868471 routing_via=1774068281
[08/13 17:03:45    419s] ### Time Record (route_global_detail) is uninstalled.
[08/13 17:03:45    419s] ### 
[08/13 17:03:45    419s] ###   Scalability Statistics
[08/13 17:03:45    419s] ### 
[08/13 17:03:45    419s] ### --------------------------------+----------------+----------------+----------------+
[08/13 17:03:45    419s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[08/13 17:03:45    419s] ### --------------------------------+----------------+----------------+----------------+
[08/13 17:03:45    419s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[08/13 17:03:45    419s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[08/13 17:03:45    419s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[08/13 17:03:45    419s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[08/13 17:03:45    419s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[08/13 17:03:45    419s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[08/13 17:03:45    419s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[08/13 17:03:45    419s] ###   Detail Routing                |        00:00:11|        00:00:11|             1.0|
[08/13 17:03:45    419s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.0|
[08/13 17:03:45    419s] ###   Entire Command                |        00:00:13|        00:00:13|             1.0|
[08/13 17:03:45    419s] ### --------------------------------+----------------+----------------+----------------+
[08/13 17:03:45    419s] ### 
[08/13 17:03:45    419s]         NanoRoute done. (took cpu=0:00:13.0 real=0:00:13.1)
[08/13 17:03:45    419s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:45    419s] UM:*                                                                   NanoRoute
[08/13 17:03:45    419s]       Clock detailed routing done.
[08/13 17:03:45    419s] Skipping check of guided vs. routed net lengths.
[08/13 17:03:45    419s] Set FIXED routing status on 55 net(s)
[08/13 17:03:45    419s] Set FIXED placed status on 54 instance(s)
[08/13 17:03:45    419s]       Route Remaining Unrouted Nets...
[08/13 17:03:45    419s] Running route_early_global to complete any remaining unrouted nets.
[08/13 17:03:45    419s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3160.0M, EPOCH TIME: 1755129825.174084
[08/13 17:03:45    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:45    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:45    419s] All LLGs are deleted
[08/13 17:03:45    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:45    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:45    419s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3160.0M, EPOCH TIME: 1755129825.174163
[08/13 17:03:45    419s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3160.0M, EPOCH TIME: 1755129825.174194
[08/13 17:03:45    419s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3160.0M, EPOCH TIME: 1755129825.174366
[08/13 17:03:45    419s] ### Creating LA Mngr. totSessionCpu=0:06:59 mem=3160.0M
[08/13 17:03:45    419s] ### Creating LA Mngr, finished. totSessionCpu=0:06:59 mem=3160.0M
[08/13 17:03:45    419s] (I)      ==================== Layers =====================
[08/13 17:03:45    419s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:45    419s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:03:45    419s] (I)      +-----+----+---------+---------+--------+[08/13 17:03:45    419s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3159.97 MB )
-------+
[08/13 17:03:45    419s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:03:45    419s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:03:45    419s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:03:45    419s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:03:45    419s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:03:45    419s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:03:45    419s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:03:45    419s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:03:45    419s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:03:45    419s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:03:45    419s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:03:45    419s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:03:45    419s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:03:45    419s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:03:45    419s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:03:45    419s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:03:45    419s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:03:45    419s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:03:45    419s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:03:45    419s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:45    419s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:03:45    419s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:03:45    419s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:03:45    419s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:03:45    419s] (I)      Started Import and model ( Curr Mem: 3159.97 MB )
[08/13 17:03:45    419s] (I)      Default pattern map key = top_default.
[08/13 17:03:45    419s] (I)      == Non-default Options ==
[08/13 17:03:45    419s] (I)      Maximum routing layer                              : 10
[08/13 17:03:45    419s] (I)      Number of threads                                  : 1
[08/13 17:03:45    419s] (I)      Method to set GCell size                           : row
[08/13 17:03:45    419s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 17:03:45    419s] (I)      Use row-based GCell size
[08/13 17:03:45    419s] (I)      Use row-based GCell align
[08/13 17:03:45    419s] (I)      layer 0 area = 0
[08/13 17:03:45    419s] (I)      layer 1 area = 0
[08/13 17:03:45    419s] (I)      layer 2 area = 0
[08/13 17:03:45    419s] (I)      layer 3 area = 0
[08/13 17:03:45    419s] (I)      layer 4 area = 0
[08/13 17:03:45    419s] (I)      layer 5 area = 0
[08/13 17:03:45    419s] (I)      layer 6 area = 0
[08/13 17:03:45    419s] (I)      layer 7 area = 0
[08/13 17:03:45    419s] (I)      layer 8 area = 0
[08/13 17:03:45    419s] (I)      layer 9 area = 0
[08/13 17:03:45    419s] (I)      GCell unit size   : 2800
[08/13 17:03:45    419s] (I)      GCell multiplier  : 1
[08/13 17:03:45    419s] (I)      GCell row height  : 2800
[08/13 17:03:45    419s] (I)      Actual row height : 2800
[08/13 17:03:45    419s] (I)      GCell align ref   : 20140 20160
[08/13 17:03:45    419s] [NR-eGR] Track table information for default rule: 
[08/13 17:03:45    419s] [NR-eGR] metal1 has single uniform track structure
[08/13 17:03:45    419s] [NR-eGR] metal2 has single uniform track structure
[08/13 17:03:45    419s] [NR-eGR] metal3 has single uniform track structure
[08/13 17:03:45    419s] [NR-eGR] metal4 has single uniform track structure
[08/13 17:03:45    419s] [NR-eGR] metal5 has single uniform track structure
[08/13 17:03:45    419s] [NR-eGR] metal6 has single uniform track structure
[08/13 17:03:45    419s] [NR-eGR] metal7 has single uniform track structure
[08/13 17:03:45    419s] [NR-eGR] metal8 has single uniform track structure
[08/13 17:03:45    419s] [NR-eGR] metal9 has single uniform track structure
[08/13 17:03:45    419s] [NR-eGR] metal10 has single uniform track structure
[08/13 17:03:45    419s] (I)      ============== Default via ===============
[08/13 17:03:45    419s] (I)      +---+------------------+-----------------+
[08/13 17:03:45    419s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 17:03:45    419s] (I)      +---+------------------+-----------------+
[08/13 17:03:45    419s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 17:03:45    419s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 17:03:45    419s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 17:03:45    419s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 17:03:45    419s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 17:03:45    419s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 17:03:45    419s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 17:03:45    419s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 17:03:45    419s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 17:03:45    419s] (I)      +---+------------------+-----------------+
[08/13 17:03:45    419s] [NR-eGR] Read 23728 PG shapes
[08/13 17:03:45    419s] [NR-eGR] Read 0 clock shapes
[08/13 17:03:45    419s] [NR-eGR] Read 0 other shapes
[08/13 17:03:45    419s] [NR-eGR] #Routing Blockages  : 0
[08/13 17:03:45    419s] [NR-eGR] #Instance Blockages : 0
[08/13 17:03:45    419s] [NR-eGR] #PG Blockages       : 23728
[08/13 17:03:45    419s] [NR-eGR] #Halo Blockages     : 0
[08/13 17:03:45    419s] [NR-eGR] #Boundary Blockages : 0
[08/13 17:03:45    419s] [NR-eGR] #Clock Blockages    : 0
[08/13 17:03:45    419s] [NR-eGR] #Other Blockages    : 0
[08/13 17:03:45    419s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 17:03:45    419s] [NR-eGR] Num Prerouted Nets = 55  Num Prerouted Wires = 15448
[08/13 17:03:45    419s] [NR-eGR] Read 43039 nets ( ignored 55 )
[08/13 17:03:45    419s] (I)      early_global_route_priority property id does not exist.
[08/13 17:03:45    419s] (I)      Read Num Blocks=23728  Num Prerouted Wires=15448  Num CS=0
[08/13 17:03:45    419s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 7396
[08/13 17:03:45    419s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 6993
[08/13 17:03:45    419s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 1021
[08/13 17:03:45    419s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 38
[08/13 17:03:45    419s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:45    419s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 17:03:45    419s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 17:03:45    419s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 17:03:45    419s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 17:03:45    419s] (I)      Number of ignored nets                =     55
[08/13 17:03:45    419s] (I)      Number of connected nets              =      0
[08/13 17:03:45    419s] (I)      Number of fixed nets                  =     55.  Ignored: Yes
[08/13 17:03:45    419s] (I)      Number of clock nets                  =     55.  Ignored: No
[08/13 17:03:45    419s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 17:03:45    419s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 17:03:45    419s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 17:03:45    419s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 17:03:45    419s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 17:03:45    419s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 17:03:45    419s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 17:03:45    419s] (I)      Ndr track 0 does not exist
[08/13 17:03:45    419s] (I)      ---------------------Grid Graph Info--------------------
[08/13 17:03:45    419s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 17:03:45    419s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 17:03:45    419s] (I)      Site width          :   380  (dbu)
[08/13 17:03:45    419s] (I)      Row height          :  2800  (dbu)
[08/13 17:03:45    419s] (I)      GCell row height    :  2800  (dbu)
[08/13 17:03:45    419s] (I)      GCell width         :  2800  (dbu)
[08/13 17:03:45    419s] (I)      GCell height        :  2800  (dbu)
[08/13 17:03:45    419s] (I)      Grid                :   248   246    10
[08/13 17:03:45    419s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 17:03:45    419s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 17:03:45    419s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 17:03:45    419s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 17:03:45    419s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 17:03:45    419s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 17:03:45    419s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 17:03:45    419s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 17:03:45    419s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 17:03:45    419s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 17:03:45    419s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 17:03:45    419s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 17:03:45    419s] (I)      --------------------------------------------------------
[08/13 17:03:45    419s] 
[08/13 17:03:45    419s] [NR-eGR] ============ Routing rule table ============
[08/13 17:03:45    419s] [NR-eGR] Rule id: 1  Nets: 42984
[08/13 17:03:45    419s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 17:03:45    419s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 17:03:45    419s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 17:03:45    419s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:03:45    419s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:03:45    419s] [NR-eGR] ========================================
[08/13 17:03:45    419s] [NR-eGR] 
[08/13 17:03:45    419s] (I)      =============== Blocked Tracks ===============
[08/13 17:03:45    419s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:45    419s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 17:03:45    419s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:45    419s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 17:03:45    419s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 17:03:45    419s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 17:03:45    419s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 17:03:45    419s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 17:03:45    419s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 17:03:45    419s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 17:03:45    419s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 17:03:45    419s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 17:03:45    419s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 17:03:45    419s] (I)      +-------+---------+----------+---------------+
[08/13 17:03:45    419s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 3200.84 MB )
[08/13 17:03:45    419s] (I)      Reset routing kernel
[08/13 17:03:45    419s] (I)      Started Global Routing ( Curr Mem: 3200.84 MB )
[08/13 17:03:45    419s] (I)      totalPins=139765  totalGlobalPin=132583 (94.86%)
[08/13 17:03:45    419s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 17:03:45    419s] (I)      
[08/13 17:03:45    419s] (I)      ============  Phase 1a Route ============
[08/13 17:03:45    419s] [NR-eGR] Layer group 1: route 42984 net(s) in layer range [2, 10]
[08/13 17:03:45    419s] (I)      Usage: 273975 = (128083 H, 145892 V) = (12.33% H, 12.55% V) = (1.793e+05um H, 2.042e+05um V)
[08/13 17:03:45    419s] (I)      
[08/13 17:03:45    419s] (I)      ============  Phase 1b Route ============
[08/13 17:03:45    419s] (I)      Usage: 273975 = (128083 H, 145892 V) = (12.33% H, 12.55% V) = (1.793e+05um H, 2.042e+05um V)
[08/13 17:03:45    419s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.835650e+05um
[08/13 17:03:45    419s] (I)      Congestion metric : 0.00%H 0.02%V, 0.02%HV
[08/13 17:03:45    419s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 17:03:45    419s] (I)      
[08/13 17:03:45    419s] (I)      ============  Phase 1c Route ============
[08/13 17:03:45    419s] (I)      Usage: 273975 = (128083 H, 145892 V) = (12.33% H, 12.55% V) = (1.793e+05um H, 2.042e+05um V)
[08/13 17:03:45    419s] (I)      
[08/13 17:03:45    419s] (I)      ============  Phase 1d Route ============
[08/13 17:03:45    419s] (I)      Usage: 273975 = (128083 H, 145892 V) = (12.33% H, 12.55% V) = (1.793e+05um H, 2.042e+05um V)
[08/13 17:03:45    419s] (I)      
[08/13 17:03:45    419s] (I)      ============  Phase 1e Route ============
[08/13 17:03:45    419s] (I)      Usage: 273975 = (128083 H, 145892 V) = (12.33% H, 12.55% V) = (1.793e+05um H, 2.042e+05um V)
[08/13 17:03:45    419s] (I)      
[08/13 17:03:45    419s] (I)      ============  Phase 1l Route ============
[08/13 17:03:45    419s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.835650e+05um
[08/13 17:03:45    419s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 17:03:45    419s] (I)      Layer  2:     438322    132298        95           0      447705    ( 0.00%) 
[08/13 17:03:45    419s] (I)      Layer  3:     600760    150231         0           0      607620    ( 0.00%) 
[08/13 17:03:45    419s] (I)      Layer  4:     296037     76934        29           0      303800    ( 0.00%) 
[08/13 17:03:45    419s] (I)      Layer  5:     296957     22734         1           0      303810    ( 0.00%) 
[08/13 17:03:45    419s] (I)      Layer  6:     293438     29504         0           0      303800    ( 0.00%) 
[08/13 17:03:45    419s] (I)      Layer  7:      94158       764         0        3768       97502    ( 3.72%) 
[08/13 17:03:45    419s] (I)      Layer  8:      90268      1215         0        9277       91990    ( 9.16%) 
[08/13 17:03:45    419s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 17:03:45    419s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 17:03:45    419s] (I)      Total:       2197310    413680       125       41726     2231342    ( 1.84%) 
[08/13 17:03:45    419s] (I)      
[08/13 17:03:45    419s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 17:03:45    419s] [NR-eGR]                        OverCon           OverCon            
[08/13 17:03:45    419s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 17:03:45    419s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/13 17:03:45    419s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:03:45    419s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:45    419s] [NR-eGR]  metal2 ( 2)        76( 0.13%)         2( 0.00%)   ( 0.13%) 
[08/13 17:03:45    419s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:45    419s] [NR-eGR]  metal4 ( 4)        24( 0.04%)         1( 0.00%)   ( 0.04%) 
[08/13 17:03:45    419s] [NR-eGR]  metal5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:45    419s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:45    419s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:45    419s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:45    419s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:45    419s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:03:45    419s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:03:45    419s] [NR-eGR]        Total       101( 0.02%)         3( 0.00%)   ( 0.02%) 
[08/13 17:03:45    419s] [NR-eGR] 
[08/13 17:03:45    419s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.26 sec, Curr Mem: 3212.84 MB )
[08/13 17:03:45    419s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 17:03:45    419s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/13 17:03:45    419s] (I)      ============= Track Assignment ============
[08/13 17:03:45    419s] (I)      Started Track Assignment (1T) ( Curr Mem: 3212.84 MB )
[08/13 17:03:45    419s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/13 17:03:45    419s] (I)      Run Multi-thread track assignment
[08/13 17:03:45    419s] (I)      Finished Track Assignment (1T) ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3212.84 MB )
[08/13 17:03:45    419s] (I)      Started Export ( Curr Mem: 3212.84 MB )
[08/13 17:03:46    419s] [NR-eGR]                  Length (um)    Vias 
[08/13 17:03:46    419s] [NR-eGR] -------------------------------------
[08/13 17:03:46    419s] [NR-eGR]  metal1   (1H)             1  144102 
[08/13 17:03:46    419s] [NR-eGR]  metal2   (2V)        107969  175696 
[08/13 17:03:46    419s] [NR-eGR]  metal3   (3H)        166673   60377 
[08/13 17:03:46    419s] [NR-eGR]  metal4   (4V)         85259    8522 
[08/13 17:03:46    419s] [NR-eGR]  metal5   (5H)         27475    7113 
[08/13 17:03:46    419s] [NR-eGR]  metal6   (6V)         41133     276 
[08/13 17:03:46    419s] [NR-eGR]  metal7   (7H)           968     183 
[08/13 17:03:46    419s] [NR-eGR]  metal8   (8V)          1708       0 
[08/13 17:03:46    419s] [NR-eGR]  metal9   (9H)             0       0 
[08/13 17:03:46    419s] [NR-eGR]  metal10  (10V)            0       0 
[08/13 17:03:46    419s] [NR-eGR] -------------------------------------
[08/13 17:03:46    419s] [NR-eGR]           Total       431187  396269 
[08/13 17:03:46    419s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:46    419s] [NR-eGR] Total half perimeter of net bounding box: 459276um
[08/13 17:03:46    419s] [NR-eGR] Total length: 431187um, number of vias: 396269
[08/13 17:03:46    419s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:46    419s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/13 17:03:46    419s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:03:46    420s] (I)      Finished Export ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3212.84 MB )
[08/13 17:03:46    420s] (I)      ===================================== Runtime Summary ======================================
[08/13 17:03:46    420s] (I)       Step                                         %       Start      Finish      Real[08/13 17:03:46    420s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.87 sec, Real: 0.90 sec, Curr Mem: 3212.84 MB )
       CPU 
[08/13 17:03:46    420s] (I)      --------------------------------------------------------------------------------------------
[08/13 17:03:46    420s] (I)       Early Global Route kernel              100.00%  572.45 sec  573.35 sec  0.90 sec  0.87 sec 
[08/13 17:03:46    420s] (I)       +-Import and model                      16.40%  572.45 sec  572.60 sec  0.15 sec  0.14 sec 
[08/13 17:03:46    420s] (I)       | +-Create place DB                      8.13%  572.45 sec  572.52 sec  0.07 sec  0.07 sec 
[08/13 17:03:46    420s] (I)       | | +-Import place data                  8.13%  572.45 sec  572.52 sec  0.07 sec  0.07 sec 
[08/13 17:03:46    420s] (I)       | | | +-Read instances and placement     1.92%  572.45 sec  572.47 sec  0.02 sec  0.02 sec 
[08/13 17:03:46    420s] (I)       | | | +-Read nets                        6.20%  572.47 sec  572.52 sec  0.06 sec  0.06 sec 
[08/13 17:03:46    420s] (I)       | +-Create route DB                      6.99%  572.52 sec  572.59 sec  0.06 sec  0.05 sec 
[08/13 17:03:46    420s] (I)       | | +-Import route data (1T)             6.97%  572.52 sec  572.59 sec  0.06 sec  0.05 sec 
[08/13 17:03:46    420s] (I)       | | | +-Read blockages ( Layer 2-10 )    1.12%  572.54 sec  572.55 sec  0.01 sec  0.01 sec 
[08/13 17:03:46    420s] (I)       | | | | +-Read routing blockages         0.00%  572.54 sec  572.54 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | | | +-Read instance blockages        0.38%  572.54 sec  572.54 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | | | +-Read PG blockages              0.23%  572.54 sec  572.54 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | | | +-Read clock blockages           0.05%  572.54 sec  572.54 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | | | +-Read other blockages           0.05%  572.54 sec  572.54 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | | | +-Read halo blockages            0.04%  572.54 sec  572.54 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | | | +-Read boundary cut boxes        0.00%  572.54 sec  572.54 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | | +-Read blackboxes                  0.00%  572.55 sec  572.55 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | | +-Read prerouted                   0.38%  572.55 sec  572.55 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | | +-Read unlegalized nets            0.34%  572.55 sec  572.55 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | | +-Read nets                        0.83%  572.55 sec  572.56 sec  0.01 sec  0.01 sec 
[08/13 17:03:46    420s] (I)       | | | +-Set up via pillars               0.05%  572.56 sec  572.56 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | | +-Initialize 3D grid graph         0.13%  572.57 sec  572.57 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | | +-Model blockage capacity          1.73%  572.57 sec  572.58 sec  0.02 sec  0.02 sec 
[08/13 17:03:46    420s] (I)       | | | | +-Initialize 3D capacity         1.58%  572.57 sec  572.58 sec  0.01 sec  0.01 sec 
[08/13 17:03:46    420s] (I)       | +-Read aux data                        0.00%  572.59 sec  572.59 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | +-Others data preparation              0.23%  572.59 sec  572.59 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | +-Create route kernel                  0.74%  572.59 sec  572.59 sec  0.01 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       +-Global Routing                        28.63%  572.60 sec  572.85 sec  0.26 sec  0.24 sec 
[08/13 17:03:46    420s] (I)       | +-Initialization                       1.17%  572.60 sec  572.61 sec  0.01 sec  0.01 sec 
[08/13 17:03:46    420s] (I)       | +-Net group 1                         24.61%  572.61 sec  572.83 sec  0.22 sec  0.22 sec 
[08/13 17:03:46    420s] (I)       | | +-Generate topology                  2.73%  572.61 sec  572.63 sec  0.02 sec  0.02 sec 
[08/13 17:03:46    420s] (I)       | | +-Phase 1a                           7.06%  572.64 sec  572.70 sec  0.06 sec  0.06 sec 
[08/13 17:03:46    420s] (I)       | | | +-Pattern routing (1T)             5.81%  572.64 sec  572.69 sec  0.05 sec  0.05 sec 
[08/13 17:03:46    420s] (I)       | | | +-Add via demand to 2D             1.18%  572.69 sec  572.70 sec  0.01 sec  0.01 sec 
[08/13 17:03:46    420s] (I)       | | +-Phase 1b                           0.04%  572.70 sec  572.70 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | +-Phase 1c                           0.00%  572.70 sec  572.70 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | +-Phase 1d                           0.00%  572.70 sec  572.70 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | +-Phase 1e                           0.02%  572.70 sec  572.70 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | | +-Route legalization               0.00%  572.70 sec  572.70 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | | +-Phase 1l                          14.12%  572.70 sec  572.83 sec  0.13 sec  0.13 sec 
[08/13 17:03:46    420s] (I)       | | | +-Layer assignment (1T)           13.84%  572.70 sec  572.83 sec  0.12 sec  0.12 sec 
[08/13 17:03:46    420s] (I)       | +-Clean cong LA                        0.00%  572.83 sec  572.83 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       +-Export 3D cong map                     0.91%  572.85 sec  572.86 sec  0.01 sec  0.01 sec 
[08/13 17:03:46    420s] (I)       | +-Export 2D cong map                   0.08%  572.86 sec  572.86 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       +-Extract Global 3D Wires                0.52%  572.86 sec  572.87 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       +-Track Assignment (1T)                 29.28%  572.87 sec  573.13 sec  0.26 sec  0.26 sec 
[08/13 17:03:46    420s] (I)       | +-Initialization                       0.17%  572.87 sec  572.87 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       | +-Track Assignment Kernel             28.64%  572.87 sec  573.13 sec  0.26 sec  0.26 sec 
[08/13 17:03:46    420s] (I)       | +-Free Memory                          0.01%  573.13 sec  573.13 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       +-Export                                23.47%  573.13 sec  573.34 sec  0.21 sec  0.21 sec 
[08/13 17:03:46    420s] (I)       | +-Export DB wires                     13.37%  573.13 sec  573.25 sec  0.12 sec  0.12 sec 
[08/13 17:03:46    420s] (I)       | | +-Export all nets                    9.74%  573.14 sec  573.22 sec  0.09 sec  0.09 sec 
[08/13 17:03:46    420s] (I)       | | +-Set wire vias                      3.05%  573.22 sec  573.25 sec  0.03 sec  0.03 sec 
[08/13 17:03:46    420s] (I)       | +-Report wirelength                    4.25%  573.25 sec  573.29 sec  0.04 sec  0.04 sec 
[08/13 17:03:46    420s] (I)       | +-Update net boxes                     5.83%  573.29 sec  573.34 sec  0.05 sec  0.05 sec 
[08/13 17:03:46    420s] (I)       | +-Update timing                        0.00%  573.34 sec  573.34 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)       +-Postprocess design                     0.01%  573.34 sec  573.34 sec  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)      ===================== Summary by functions =====================
[08/13 17:03:46    420s] (I)       Lv  Step                                 %      Real       CPU 
[08/13 17:03:46    420s] (I)      ----------------------------------------------------------------
[08/13 17:03:46    420s] (I)        0  Early Global Route kernel      100.00%  0.90 sec  0.87 sec 
[08/13 17:03:46    420s] (I)        1  Track Assignment (1T)           29.28%  0.26 sec  0.26 sec 
[08/13 17:03:46    420s] (I)        1  Global Routing                  28.63%  0.26 sec  0.24 sec 
[08/13 17:03:46    420s] (I)        1  Export                          23.47%  0.21 sec  0.21 sec 
[08/13 17:03:46    420s] (I)        1  Import and model                16.40%  0.15 sec  0.14 sec 
[08/13 17:03:46    420s] (I)        1  Export 3D cong map               0.91%  0.01 sec  0.01 sec 
[08/13 17:03:46    420s] (I)        1  Extract Global 3D Wires          0.52%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        1  Postprocess design               0.01%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        2  Track Assignment Kernel         28.64%  0.26 sec  0.26 sec 
[08/13 17:03:46    420s] (I)        2  Net group 1                     24.61%  0.22 sec  0.22 sec 
[08/13 17:03:46    420s] (I)        2  Export DB wires                 13.37%  0.12 sec  0.12 sec 
[08/13 17:03:46    420s] (I)        2  Create place DB                  8.13%  0.07 sec  0.07 sec 
[08/13 17:03:46    420s] (I)        2  Create route DB                  6.99%  0.06 sec  0.05 sec 
[08/13 17:03:46    420s] (I)        2  Update net boxes                 5.83%  0.05 sec  0.05 sec 
[08/13 17:03:46    420s] (I)        2  Report wirelength                4.25%  0.04 sec  0.04 sec 
[08/13 17:03:46    420s] (I)        2  Initialization                   1.34%  0.01 sec  0.01 sec 
[08/13 17:03:46    420s] (I)        2  Create route kernel              0.74%  0.01 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        2  Others data preparation          0.23%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        3  Phase 1l                        14.12%  0.13 sec  0.13 sec 
[08/13 17:03:46    420s] (I)        3  Export all nets                  9.74%  0.09 sec  0.09 sec 
[08/13 17:03:46    420s] (I)        3  Import place data                8.13%  0.07 sec  0.07 sec 
[08/13 17:03:46    420s] (I)        3  Phase 1a                         7.06%  0.06 sec  0.06 sec 
[08/13 17:03:46    420s] (I)        3  Import route data (1T)           6.97%  0.06 sec  0.05 sec 
[08/13 17:03:46    420s] (I)        3  Set wire vias                    3.05%  0.03 sec  0.03 sec 
[08/13 17:03:46    420s] (I)        3  Generate topology                2.73%  0.02 sec  0.02 sec 
[08/13 17:03:46    420s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        4  Layer assignment (1T)           13.84%  0.12 sec  0.12 sec 
[08/13 17:03:46    420s] (I)        4  Read nets                        7.03%  0.06 sec  0.06 sec 
[08/13 17:03:46    420s] (I)        4  Pattern routing (1T)             5.81%  0.05 sec  0.05 sec 
[08/13 17:03:46    420s] (I)        4  Read instances and placement     1.92%  0.02 sec  0.02 sec 
[08/13 17:03:46    420s] (I)        4  Model blockage capacity          1.73%  0.02 sec  0.02 sec 
[08/13 17:03:46    420s] (I)        4  Add via demand to 2D             1.18%  0.01 sec  0.01 sec 
[08/13 17:03:46    420s] (I)        4  Read blockages ( Layer 2-10 )    1.12%  0.01 sec  0.01 sec 
[08/13 17:03:46    420s] (I)        4  Read prerouted                   0.38%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        4  Read unlegalized nets            0.34%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        4  Initialize 3D grid graph         0.13%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        4  Set up via pillars               0.05%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        5  Initialize 3D capacity           1.58%  0.01 sec  0.01 sec 
[08/13 17:03:46    420s] (I)        5  Read instance blockages          0.38%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        5  Read PG blockages                0.23%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        5  Read clock blockages             0.05%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        5  Read other blockages             0.05%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/13 17:03:46    420s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.9 real=0:00:00.9)
[08/13 17:03:46    420s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:46    420s] UM:*                                                                   Route Remaining Unrouted Nets
[08/13 17:03:46    420s]     Routing using NR in eGR->NR Step done.
[08/13 17:03:46    420s] Net route status summary:
[08/13 17:03:46    420s]   Clock:        55 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=55, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/13 17:03:46    420s]   Non-clock: 43208 (unrouted=224, trialRouted=42984, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/13 17:03:46    420s] 
[08/13 17:03:46    420s] CCOPT: Done with clock implementation routing.
[08/13 17:03:46    420s] 
[08/13 17:03:46    420s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:14.8 real=0:00:14.9)
[08/13 17:03:46    420s]   Clock implementation routing done.
[08/13 17:03:46    420s]   Leaving CCOpt scope - extractRC...
[08/13 17:03:46    420s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[08/13 17:03:46    420s] Extraction called for design 'top' of instances=35181 and nets=43263 using extraction engine 'pre_route' .
[08/13 17:03:46    420s] pre_route RC Extraction called for design top.
[08/13 17:03:46    420s] RC Extraction called in multi-corner(1) mode.
[08/13 17:03:46    420s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/13 17:03:46    420s] Type 'man IMPEXT-6197' for more detail.
[08/13 17:03:46    420s] RCMode: PreRoute
[08/13 17:03:46    420s]       RC Corner Indexes            0   
[08/13 17:03:46    420s] Capacitance Scaling Factor   : 1.00000 
[08/13 17:03:46    420s] Resistance Scaling Factor    : 1.00000 
[08/13 17:03:46    420s] Clock Cap. Scaling Factor    : 1.00000 
[08/13 17:03:46    420s] Clock Res. Scaling Factor    : 1.00000 
[08/13 17:03:46    420s] Shrink Factor                : 1.00000
[08/13 17:03:46    420s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/13 17:03:46    420s] 
[08/13 17:03:46    420s] Trim Metal Layers:
[08/13 17:03:46    420s] LayerId::1 widthSet size::1
[08/13 17:03:46    420s] LayerId::2 widthSet size::1
[08/13 17:03:46    420s] LayerId::3 widthSet size::1
[08/13 17:03:46    420s] LayerId::4 widthSet size::1
[08/13 17:03:46    420s] LayerId::5 widthSet size::1
[08/13 17:03:46    420s] LayerId::6 widthSet size::1
[08/13 17:03:46    420s] LayerId::7 widthSet size::1
[08/13 17:03:46    420s] LayerId::8 widthSet size::1
[08/13 17:03:46    420s] LayerId::9 widthSet size::1
[08/13 17:03:46    420s] LayerId::10 widthSet size::1
[08/13 17:03:46    420s] eee: pegSigSF::1.070000
[08/13 17:03:46    420s] Updating RC grid for preRoute extraction ...
[08/13 17:03:46    420s] Initializing multi-corner resistance tables ...
[08/13 17:03:46    420s] eee: l::1 avDens::0.093627 usedTrk::5617.605070 availTrk::60000.000000 sigTrk::5617.605070
[08/13 17:03:46    420s] eee: l::2 avDens::0.182662 usedTrk::7712.169389 availTrk::42221.052632 sigTrk::7712.169389
[08/13 17:03:46    420s] eee: l::3 avDens::0.207772 usedTrk::11905.325840 availTrk::57300.000000 sigTrk::11905.325840
[08/13 17:03:46    420s] eee: l::4 avDens::0.214839 usedTrk::6090.675287 availTrk::28350.000000 sigTrk::6090.675287
[08/13 17:03:46    420s] eee: l::5 avDens::0.071887 usedTrk::1962.524889 availTrk::27300.000000 sigTrk::1962.524889
[08/13 17:03:46    420s] eee: l::6 avDens::0.110664 usedTrk::2938.119031 availTrk::26550.000000 sigTrk::2938.119031
[08/13 17:03:46    420s] eee: l::7 avDens::0.025293 usedTrk::69.133572 availTrk::2733.333333 sigTrk::69.133572
[08/13 17:03:46    420s] eee: l::8 avDens::0.051921 usedTrk::122.015000 availTrk::2350.000000 sigTrk::122.015000
[08/13 17:03:46    420s] eee: l::9 avDens::0.243053 usedTrk::159.503323 availTrk::656.250000 sigTrk::159.503323
[08/13 17:03:46    420s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 17:03:46    420s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:03:46    420s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256041 uaWl=0.992279 uaWlH=0.352629 aWlH=0.007433 lMod=0 pMax=0.866200 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.360064 siPrev=0 viaL=0.000000 crit=0.013876 shortMod=0.069378 fMod=0.003469 
[08/13 17:03:46    420s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3212.844M)
[08/13 17:03:46    420s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[08/13 17:03:46    420s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/13 17:03:46    420s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/13 17:03:46    420s] End AAE Lib Interpolated Model. (MEM=3212.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:03:46    420s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:46    420s]   Clock DAG stats after routing clock trees:
[08/13 17:03:46    420s]     cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:46    420s]     sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:46    420s]     misc counts      : r=1, pp=0
[08/13 17:03:46    420s]     cell areas       : b=170.772um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=170.772um^2
[08/13 17:03:46    420s]     cell capacitance : b=290.967fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=290.967fF
[08/13 17:03:46    420s]     sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:46    420s]     wire capacitance : top=0.000fF, trunk=159.676fF, leaf=1536.584fF, total=1696.260fF
[08/13 17:03:46    420s]     wire lengths     : top=0.000um, trunk=1463.205um, leaf=14397.700um, total=15860.905um
[08/13 17:03:46    420s]     hp wire lengths  : top=0.000um, trunk=1111.370um, leaf=4356.710um, total=5468.080um
[08/13 17:03:46    420s]   Clock DAG net violations after routing clock trees: none
[08/13 17:03:46    420s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[08/13 17:03:46    420s]     Trunk : target=0.071ns count=12 avg=0.012ns sd=0.008ns min=0.003ns max=0.028ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:46    420s]     Leaf  : target=0.071ns count=43 avg=0.047ns sd=0.016ns min=0.032ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 10 <= 0.068ns, 5 <= 0.071ns}
[08/13 17:03:46    420s]   Clock DAG library cell distribution after routing clock trees {count}:
[08/13 17:03:46    420s]      Bufs: BUF_X16: 5 BUF_X8: 30 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:46    420s]   Clock DAG hash after routing clock trees: 16120381161823585703 16598740053404795951
[08/13 17:03:46    420s]   CTS services accumulated run-time stats after routing clock trees:
[08/13 17:03:46    420s]     delay calculator: calls=19297, total_wall_time=3.103s, mean_wall_time=0.161ms
[08/13 17:03:46    420s]     legalizer: calls=5306, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:03:46    420s]     steiner router: calls=15378, total_wall_time=2.437s, mean_wall_time=0.158ms
[08/13 17:03:46    420s]   Primary reporting skew groups after routing clock trees:
[08/13 17:03:46    420s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.135, avg=0.123, sd=0.007], skew [0.035 vs 0.040], 100% {0.100, 0.135} (wid=0.035 ws=0.032) (gid=0.117 gs=0.034)
[08/13 17:03:46    420s]         min path sink: x_reg_out_reg[1]99/CK
[08/13 17:03:46    420s]         max path sink: acc_reg_out_reg[15]11/CK
[08/13 17:03:46    420s]   Skew group summary after routing clock trees:
[08/13 17:03:46    420s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.135, avg=0.123, sd=0.007], skew [0.035 vs 0.040], 100% {0.100, 0.135} (wid=0.035 ws=0.032) (gid=0.117 gs=0.034)
[08/13 17:03:46    420s]   CCOpt::Phase::Routing done. (took cpu=0:00:15.2 real=0:00:15.3)
[08/13 17:03:46    420s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:46    420s] UM:*                                                                   CCOpt::Phase::Routing
[08/13 17:03:46    420s]   CCOpt::Phase::PostConditioning...
[08/13 17:03:46    420s]   Leaving CCOpt scope - Initializing placement interface...
[08/13 17:03:46    420s] OPERPROF: Starting DPlace-Init at level 1, MEM:3260.5M, EPOCH TIME: 1755129826.568603
[08/13 17:03:46    420s] Processing tracks to init pin-track alignment.
[08/13 17:03:46    420s] z: 2, totalTracks: 1
[08/13 17:03:46    420s] z: 4, totalTracks: 1
[08/13 17:03:46    420s] z: 6, totalTracks: 1
[08/13 17:03:46    420s] z: 8, totalTracks: 1
[08/13 17:03:46    420s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:03:46    420s] All LLGs are deleted
[08/13 17:03:46    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:46    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:46    420s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3260.5M, EPOCH TIME: 1755129826.578833
[08/13 17:03:46    420s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3260.5M, EPOCH TIME: 1755129826.578890
[08/13 17:03:46    420s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3260.5M, EPOCH TIME: 1755129826.584449
[08/13 17:03:46    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:46    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:46    420s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3260.5M, EPOCH TIME: 1755129826.585091
[08/13 17:03:46    420s] Max number of tech site patterns supported in site array is 256.
[08/13 17:03:46    420s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:03:46    420s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3260.5M, EPOCH TIME: 1755129826.588454
[08/13 17:03:46    420s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:03:46    420s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 17:03:46    420s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:3260.5M, EPOCH TIME: 1755129826.593793
[08/13 17:03:46    420s] Fast DP-INIT is on for default
[08/13 17:03:46    420s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 17:03:46    420s] Atter site array init, number of instance map data is 0.
[08/13 17:03:46    420s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:3260.5M, EPOCH TIME: 1755129826.599114
[08/13 17:03:46    420s] 
[08/13 17:03:46    420s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:46    420s] OPERPROF:     Starting CMU at level 3, MEM:3260.5M, EPOCH TIME: 1755129826.605797
[08/13 17:03:46    420s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3260.5M, EPOCH TIME: 1755129826.606857
[08/13 17:03:46    420s] 
[08/13 17:03:46    420s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:03:46    420s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.025, MEM:3260.5M, EPOCH TIME: 1755129826.609072
[08/13 17:03:46    420s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3260.5M, EPOCH TIME: 1755129826.609105
[08/13 17:03:46    420s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3260.5M, EPOCH TIME: 1755129826.609473
[08/13 17:03:46    420s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3260.5MB).
[08/13 17:03:46    420s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.043, REAL:0.043, MEM:3260.5M, EPOCH TIME: 1755129826.611917
[08/13 17:03:46    420s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:46    420s]   Removing CTS place status from clock tree and sinks.
[08/13 17:03:46    420s]   Removed CTS place status from 54 clock cells (out of 56 ) and 0 clock sinks (out of 0 ).
[08/13 17:03:46    420s]   Legalizer reserving space for clock trees
[08/13 17:03:46    420s]   PostConditioning...
[08/13 17:03:46    420s]     PostConditioning active optimizations:
[08/13 17:03:46    420s]      - DRV fixing with initial upsizing, sizing and buffering
[08/13 17:03:46    420s]      - Skew fixing with sizing
[08/13 17:03:46    420s]     
[08/13 17:03:46    420s]     Currently running CTS, using active skew data
[08/13 17:03:46    420s]     Reset bufferability constraints...
[08/13 17:03:46    420s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[08/13 17:03:46    420s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:46    420s]     PostConditioning Upsizing To Fix DRVs...
[08/13 17:03:46    420s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 16120381161823585703 16598740053404795951
[08/13 17:03:46    420s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[08/13 17:03:46    420s]         delay calculator: calls=19297, total_wall_time=3.103s, mean_wall_time=0.161ms
[08/13 17:03:46    420s]         legalizer: calls=5360, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:03:46    420s]         steiner router: calls=15378, total_wall_time=2.437s, mean_wall_time=0.158ms
[08/13 17:03:46    420s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[08/13 17:03:46    420s]       CCOpt-PostConditioning: considered: 55, tested: 55, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/13 17:03:46    420s]       
[08/13 17:03:46    420s]       Statistics: Fix DRVs (initial upsizing):
[08/13 17:03:46    420s]       ========================================
[08/13 17:03:46    420s]       
[08/13 17:03:46    420s]       Cell changes by Net Type:
[08/13 17:03:46    420s]       
[08/13 17:03:46    420s]       -------------------------------------------------------------------------------------------------
[08/13 17:03:46    420s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/13 17:03:46    420s]       -------------------------------------------------------------------------------------------------
[08/13 17:03:46    420s]       top                0            0           0            0                    0                0
[08/13 17:03:46    420s]       trunk              0            0           0            0                    0                0
[08/13 17:03:46    420s]       leaf               0            0           0            0                    0                0
[08/13 17:03:46    420s]       -------------------------------------------------------------------------------------------------
[08/13 17:03:46    420s]       Total              0            0           0            0                    0                0
[08/13 17:03:46    420s]       -------------------------------------------------------------------------------------------------
[08/13 17:03:46    420s]       
[08/13 17:03:46    420s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/13 17:03:46    420s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/13 17:03:46    420s]       
[08/13 17:03:46    420s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[08/13 17:03:46    420s]         cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:46    420s]         sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:46    420s]         misc counts      : r=1, pp=0
[08/13 17:03:46    420s]         cell areas       : b=170.772um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=170.772um^2
[08/13 17:03:46    420s]         cell capacitance : b=290.967fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=290.967fF
[08/13 17:03:46    420s]         sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:46    420s]         wire capacitance : top=0.000fF, trunk=159.676fF, leaf=1536.584fF, total=1696.260fF
[08/13 17:03:46    420s]         wire lengths     : top=0.000um, trunk=1463.205um, leaf=14397.700um, total=15860.905um
[08/13 17:03:46    420s]         hp wire lengths  : top=0.000um, trunk=1111.370um, leaf=4356.710um, total=5468.080um
[08/13 17:03:46    420s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[08/13 17:03:46    420s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[08/13 17:03:46    420s]         Trunk : target=0.071ns count=12 avg=0.012ns sd=0.008ns min=0.003ns max=0.028ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:46    420s]         Leaf  : target=0.071ns count=43 avg=0.047ns sd=0.016ns min=0.032ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 10 <= 0.068ns, 5 <= 0.071ns}
[08/13 17:03:46    420s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[08/13 17:03:46    420s]          Bufs: BUF_X16: 5 BUF_X8: 30 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:46    420s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 16120381161823585703 16598740053404795951
[08/13 17:03:46    420s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[08/13 17:03:46    420s]         delay calculator: calls=19297, total_wall_time=3.103s, mean_wall_time=0.161ms
[08/13 17:03:46    420s]         legalizer: calls=5360, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:03:46    420s]         steiner router: calls=15378, total_wall_time=2.437s, mean_wall_time=0.158ms
[08/13 17:03:46    420s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[08/13 17:03:46    420s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.135], skew [0.035 vs 0.040]
[08/13 17:03:46    420s]             min path sink: x_reg_out_reg[1]99/CK
[08/13 17:03:46    420s]             max path sink: acc_reg_out_reg[15]11/CK
[08/13 17:03:46    420s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[08/13 17:03:46    420s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.135], skew [0.035 vs 0.040]
[08/13 17:03:46    420s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:46    420s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:46    420s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:46    420s] UM:*                                                                   PostConditioning Upsizing To Fix DRVs
[08/13 17:03:46    420s]     Recomputing CTS skew targets...
[08/13 17:03:46    420s]     Resolving skew group constraints...
[08/13 17:03:46    420s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/13 17:03:46    420s]     Resolving skew group constraints done.
[08/13 17:03:46    420s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:46    420s]     PostConditioning Fixing DRVs...
[08/13 17:03:46    420s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 16120381161823585703 16598740053404795951
[08/13 17:03:46    420s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[08/13 17:03:46    420s]         delay calculator: calls=19297, total_wall_time=3.103s, mean_wall_time=0.161ms
[08/13 17:03:46    420s]         legalizer: calls=5360, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:03:46    420s]         steiner router: calls=15378, total_wall_time=2.437s, mean_wall_time=0.158ms
[08/13 17:03:46    420s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/13 17:03:46    420s]       CCOpt-PostConditioning: considered: 55, tested: 55, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/13 17:03:46    420s]       
[08/13 17:03:46    420s]       Statistics: Fix DRVs (cell sizing):
[08/13 17:03:46    420s]       ===================================
[08/13 17:03:46    420s]       
[08/13 17:03:46    420s]       Cell changes by Net Type:
[08/13 17:03:46    420s]       
[08/13 17:03:46    420s]       -------------------------------------------------------------------------------------------------
[08/13 17:03:46    420s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/13 17:03:46    420s]       -------------------------------------------------------------------------------------------------
[08/13 17:03:46    420s]       top                0            0           0            0                    0                0
[08/13 17:03:46    420s]       trunk              0            0           0            0                    0                0
[08/13 17:03:46    420s]       leaf               0            0           0            0                    0                0
[08/13 17:03:46    420s]       -------------------------------------------------------------------------------------------------
[08/13 17:03:46    420s]       Total              0            0           0            0                    0                0
[08/13 17:03:46    420s]       -------------------------------------------------------------------------------------------------
[08/13 17:03:46    420s]       
[08/13 17:03:46    420s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/13 17:03:46    420s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/13 17:03:46    420s]       
[08/13 17:03:46    420s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[08/13 17:03:46    420s]         cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:46    420s]         sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:46    420s]         misc counts      : r=1, pp=0
[08/13 17:03:46    420s]         cell areas       : b=170.772um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=170.772um^2
[08/13 17:03:46    420s]         cell capacitance : b=290.967fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=290.967fF
[08/13 17:03:46    420s]         sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:46    420s]         wire capacitance : top=0.000fF, trunk=159.676fF, leaf=1536.584fF, total=1696.260fF
[08/13 17:03:46    420s]         wire lengths     : top=0.000um, trunk=1463.205um, leaf=14397.700um, total=15860.905um
[08/13 17:03:46    420s]         hp wire lengths  : top=0.000um, trunk=1111.370um, leaf=4356.710um, total=5468.080um
[08/13 17:03:46    420s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[08/13 17:03:46    420s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[08/13 17:03:46    420s]         Trunk : target=0.071ns count=12 avg=0.012ns sd=0.008ns min=0.003ns max=0.028ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:46    420s]         Leaf  : target=0.071ns count=43 avg=0.047ns sd=0.016ns min=0.032ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 10 <= 0.068ns, 5 <= 0.071ns}
[08/13 17:03:46    420s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[08/13 17:03:46    420s]          Bufs: BUF_X16: 5 BUF_X8: 30 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:46    420s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 16120381161823585703 16598740053404795951
[08/13 17:03:46    420s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[08/13 17:03:46    420s]         delay calculator: calls=19297, total_wall_time=3.103s, mean_wall_time=0.161ms
[08/13 17:03:46    420s]         legalizer: calls=5360, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:03:46    420s]         steiner router: calls=15378, total_wall_time=2.437s, mean_wall_time=0.158ms
[08/13 17:03:46    420s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[08/13 17:03:46    420s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.135], skew [0.035 vs 0.040]
[08/13 17:03:46    420s]             min path sink: x_reg_out_reg[1]99/CK
[08/13 17:03:46    420s]             max path sink: acc_reg_out_reg[15]11/CK
[08/13 17:03:46    420s]       Skew group summary after 'PostConditioning Fixing DRVs':
[08/13 17:03:46    420s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.135], skew [0.035 vs 0.040]
[08/13 17:03:46    420s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:46    420s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:46    420s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:46    420s] UM:*                                                                   PostConditioning Fixing DRVs
[08/13 17:03:46    420s]     Buffering to fix DRVs...
[08/13 17:03:46    420s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[08/13 17:03:46    420s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/13 17:03:46    420s]     Inserted 0 buffers and inverters.
[08/13 17:03:46    420s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[08/13 17:03:46    420s]     CCOpt-PostConditioning: nets considered: 55, nets tested: 55, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[08/13 17:03:46    420s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[08/13 17:03:46    420s]       cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:46    420s]       sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:46    420s]       misc counts      : r=1, pp=0
[08/13 17:03:46    420s]       cell areas       : b=170.772um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=170.772um^2
[08/13 17:03:46    420s]       cell capacitance : b=290.967fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=290.967fF
[08/13 17:03:46    420s]       sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:46    420s]       wire capacitance : top=0.000fF, trunk=159.676fF, leaf=1536.584fF, total=1696.260fF
[08/13 17:03:46    420s]       wire lengths     : top=0.000um, trunk=1463.205um, leaf=14397.700um, total=15860.905um
[08/13 17:03:46    420s]       hp wire lengths  : top=0.000um, trunk=1111.370um, leaf=4356.710um, total=5468.080um
[08/13 17:03:46    420s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[08/13 17:03:46    420s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[08/13 17:03:46    420s]       Trunk : target=0.071ns count=12 avg=0.012ns sd=0.008ns min=0.003ns max=0.028ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:46    420s]       Leaf  : target=0.071ns count=43 avg=0.047ns sd=0.016ns min=0.032ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 10 <= 0.068ns, 5 <= 0.071ns}
[08/13 17:03:46    420s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[08/13 17:03:46    420s]        Bufs: BUF_X16: 5 BUF_X8: 30 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:46    420s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 16120381161823585703 16598740053404795951
[08/13 17:03:46    420s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[08/13 17:03:46    420s]       delay calculator: calls=19297, total_wall_time=3.103s, mean_wall_time=0.161ms
[08/13 17:03:46    420s]       legalizer: calls=5360, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:03:46    420s]       steiner router: calls=15378, total_wall_time=2.437s, mean_wall_time=0.158ms
[08/13 17:03:46    420s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[08/13 17:03:46    420s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.135, avg=0.123, sd=0.007], skew [0.035 vs 0.040], 100% {0.100, 0.135} (wid=0.035 ws=0.032) (gid=0.117 gs=0.034)
[08/13 17:03:46    420s]           min path sink: x_reg_out_reg[1]99/CK
[08/13 17:03:46    420s]           max path sink: acc_reg_out_reg[15]11/CK
[08/13 17:03:46    420s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[08/13 17:03:46    420s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.135, avg=0.123, sd=0.007], skew [0.035 vs 0.040], 100% {0.100, 0.135} (wid=0.035 ws=0.032) (gid=0.117 gs=0.034)
[08/13 17:03:46    420s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:46    420s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:46    420s] UM:*                                                                   Buffering to fix DRVs
[08/13 17:03:46    420s]     
[08/13 17:03:46    420s]     Slew Diagnostics: After DRV fixing
[08/13 17:03:46    420s]     ==================================
[08/13 17:03:46    420s]     
[08/13 17:03:46    420s]     Global Causes:
[08/13 17:03:46    420s]     
[08/13 17:03:46    420s]     -----
[08/13 17:03:46    420s]     Cause
[08/13 17:03:46    420s]     -----
[08/13 17:03:46    420s]       (empty table)
[08/13 17:03:46    420s]     -----
[08/13 17:03:46    420s]     
[08/13 17:03:46    420s]     Top 5 overslews:
[08/13 17:03:46    420s]     
[08/13 17:03:46    420s]     ---------------------------------
[08/13 17:03:46    420s]     Overslew    Causes    Driving Pin
[08/13 17:03:46    420s]     ---------------------------------
[08/13 17:03:46    420s]       (empty table)
[08/13 17:03:46    420s]     ---------------------------------
[08/13 17:03:46    420s]     
[08/13 17:03:46    420s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[08/13 17:03:46    420s]     
[08/13 17:03:46    420s]     -------------------
[08/13 17:03:46    420s]     Cause    Occurences
[08/13 17:03:46    420s]     -------------------
[08/13 17:03:46    420s]       (empty table)
[08/13 17:03:46    420s]     -------------------
[08/13 17:03:46    420s]     
[08/13 17:03:46    420s]     Violation diagnostics counts from the 0 nodes that have violations:
[08/13 17:03:46    420s]     
[08/13 17:03:46    420s]     -------------------
[08/13 17:03:46    420s]     Cause    Occurences
[08/13 17:03:46    420s]     -------------------
[08/13 17:03:46    420s]       (empty table)
[08/13 17:03:46    420s]     -------------------
[08/13 17:03:46    420s]     
[08/13 17:03:46    420s]     PostConditioning Fixing Skew by cell sizing...
[08/13 17:03:46    420s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 16120381161823585703 16598740053404795951
[08/13 17:03:46    420s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[08/13 17:03:46    420s]         delay calculator: calls=19297, total_wall_time=3.103s, mean_wall_time=0.161ms
[08/13 17:03:46    420s]         legalizer: calls=5360, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:03:46    420s]         steiner router: calls=15378, total_wall_time=2.437s, mean_wall_time=0.158ms
[08/13 17:03:46    420s]       Path optimization required 0 stage delay updates 
[08/13 17:03:46    420s]       Fixing short paths with downsize only
[08/13 17:03:46    420s]       Path optimization required 0 stage delay updates 
[08/13 17:03:46    420s]       Resized 0 clock insts to decrease delay.
[08/13 17:03:46    420s]       Resized 0 clock insts to increase delay.
[08/13 17:03:46    420s]       
[08/13 17:03:46    420s]       Statistics: Fix Skew (cell sizing):
[08/13 17:03:46    420s]       ===================================
[08/13 17:03:46    420s]       
[08/13 17:03:46    420s]       Cell changes by Net Type:
[08/13 17:03:46    420s]       
[08/13 17:03:46    420s]       -------------------------------------------------------------------------------------------------
[08/13 17:03:46    420s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/13 17:03:46    420s]       -------------------------------------------------------------------------------------------------
[08/13 17:03:46    420s]       top                0            0           0            0                    0                0
[08/13 17:03:46    420s]       trunk              0            0           0            0                    0                0
[08/13 17:03:46    420s]       leaf               0            0           0            0                    0                0
[08/13 17:03:46    420s]       -------------------------------------------------------------------------------------------------
[08/13 17:03:46    420s]       Total              0            0           0            0                    0                0
[08/13 17:03:46    420s]       -------------------------------------------------------------------------------------------------
[08/13 17:03:46    420s]       
[08/13 17:03:46    420s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/13 17:03:46    420s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/13 17:03:46    420s]       
[08/13 17:03:46    420s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[08/13 17:03:46    420s]         cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:46    420s]         sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:46    420s]         misc counts      : r=1, pp=0
[08/13 17:03:46    420s]         cell areas       : b=170.772um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=170.772um^2
[08/13 17:03:46    420s]         cell capacitance : b=290.967fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=290.967fF
[08/13 17:03:46    420s]         sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:46    420s]         wire capacitance : top=0.000fF, trunk=159.676fF, leaf=1536.584fF, total=1696.260fF
[08/13 17:03:46    420s]         wire lengths     : top=0.000um, trunk=1463.205um, leaf=14397.700um, total=15860.905um
[08/13 17:03:46    420s]         hp wire lengths  : top=0.000um, trunk=1111.370um, leaf=4356.710um, total=5468.080um
[08/13 17:03:46    420s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[08/13 17:03:46    420s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[08/13 17:03:46    420s]         Trunk : target=0.071ns count=12 avg=0.012ns sd=0.008ns min=0.003ns max=0.028ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:46    420s]         Leaf  : target=0.071ns count=43 avg=0.047ns sd=0.016ns min=0.032ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 10 <= 0.068ns, 5 <= 0.071ns}
[08/13 17:03:46    420s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[08/13 17:03:46    420s]          Bufs: BUF_X16: 5 BUF_X8: 30 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:46    420s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 16120381161823585703 16598740053404795951
[08/13 17:03:46    420s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[08/13 17:03:46    420s]         delay calculator: calls=19297, total_wall_time=3.103s, mean_wall_time=0.161ms
[08/13 17:03:46    420s]         legalizer: calls=5360, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:03:46    420s]         steiner router: calls=15378, total_wall_time=2.437s, mean_wall_time=0.158ms
[08/13 17:03:46    420s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[08/13 17:03:46    420s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.135, avg=0.123, sd=0.007], skew [0.035 vs 0.040], 100% {0.100, 0.135} (wid=0.035 ws=0.032) (gid=0.117 gs=0.034)
[08/13 17:03:46    420s]             min path sink: x_reg_out_reg[1]99/CK
[08/13 17:03:46    420s]             max path sink: acc_reg_out_reg[15]11/CK
[08/13 17:03:46    420s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[08/13 17:03:46    420s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.135, avg=0.123, sd=0.007], skew [0.035 vs 0.040], 100% {0.100, 0.135} (wid=0.035 ws=0.032) (gid=0.117 gs=0.034)
[08/13 17:03:46    420s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/13 17:03:46    420s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.0)
[08/13 17:03:47    420s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:47    420s] UM:*                                                                   PostConditioning Fixing Skew by cell sizing
[08/13 17:03:47    420s]     Reconnecting optimized routes...
[08/13 17:03:47    420s]     Reset timing graph...
[08/13 17:03:47    420s] Ignoring AAE DB Resetting ...
[08/13 17:03:47    420s]     Reset timing graph done.
[08/13 17:03:47    421s]     Set dirty flag on 0 instances, 0 nets
[08/13 17:03:47    421s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:47    421s] Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[08/13 17:03:47    421s]   PostConditioning done.
[08/13 17:03:47    421s] Net route status summary:
[08/13 17:03:47    421s]   Clock:        55 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=55, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/13 17:03:47    421s]   Non-clock: 43208 (unrouted=224, trialRouted=42984, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/13 17:03:47    421s]   Update timing and DAG stats after post-conditioning...
[08/13 17:03:47    421s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:03:47    421s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/13 17:03:47    421s] End AAE Lib Interpolated Model. (MEM=3251 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:03:47    421s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:47    421s]   Clock DAG stats after post-conditioning:
[08/13 17:03:47    421s]     cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:47    421s]     sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:47    421s]     misc counts      : r=1, pp=0
[08/13 17:03:47    421s]     cell areas       : b=170.772um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=170.772um^2
[08/13 17:03:47    421s]     cell capacitance : b=290.967fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=290.967fF
[08/13 17:03:47    421s]     sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:47    421s]     wire capacitance : top=0.000fF, trunk=159.676fF, leaf=1536.584fF, total=1696.260fF
[08/13 17:03:47    421s]     wire lengths     : top=0.000um, trunk=1463.205um, leaf=14397.700um, total=15860.905um
[08/13 17:03:47    421s]     hp wire lengths  : top=0.000um, trunk=1111.370um, leaf=4356.710um, total=5468.080um
[08/13 17:03:47    421s]   Clock DAG net violations after post-conditioning: none
[08/13 17:03:47    421s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[08/13 17:03:47    421s]     Trunk : target=0.071ns count=12 avg=0.012ns sd=0.008ns min=0.003ns max=0.028ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:47    421s]     Leaf  : target=0.071ns count=43 avg=0.047ns sd=0.016ns min=0.032ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 10 <= 0.068ns, 5 <= 0.071ns}
[08/13 17:03:47    421s]   Clock DAG library cell distribution after post-conditioning {count}:
[08/13 17:03:47    421s]      Bufs: BUF_X16: 5 BUF_X8: 30 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:47    421s]   Clock DAG hash after post-conditioning: 16120381161823585703 16598740053404795951
[08/13 17:03:47    421s]   CTS services accumulated run-time stats after post-conditioning:
[08/13 17:03:47    421s]     delay calculator: calls=19352, total_wall_time=3.122s, mean_wall_time=0.161ms
[08/13 17:03:47    421s]     legalizer: calls=5360, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:03:47    421s]     steiner router: calls=15379, total_wall_time=2.437s, mean_wall_time=0.158ms
[08/13 17:03:47    421s]   Primary reporting skew groups after post-conditioning:
[08/13 17:03:47    421s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.135, avg=0.123, sd=0.007], skew [0.035 vs 0.040], 100% {0.100, 0.135} (wid=0.035 ws=0.032) (gid=0.117 gs=0.034)
[08/13 17:03:47    421s]         min path sink: x_reg_out_reg[1]99/CK
[08/13 17:03:47    421s]         max path sink: acc_reg_out_reg[15]11/CK
[08/13 17:03:47    421s]   Skew group summary after post-conditioning:
[08/13 17:03:47    421s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.135, avg=0.123, sd=0.007], skew [0.035 vs 0.040], 100% {0.100, 0.135} (wid=0.035 ws=0.032) (gid=0.117 gs=0.034)
[08/13 17:03:47    421s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.7 real=0:00:00.7)
[08/13 17:03:47    421s]   Setting CTS place status to fixed for clock tree and sinks.
[08/13 17:03:47    421s]   numClockCells = 56, numClockCellsFixed = 56, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[08/13 17:03:47    421s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:47    421s] UM:*                                                                   CCOpt::Phase::PostConditioning
[08/13 17:03:47    421s]   Post-balance tidy up or trial balance steps...
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   Clock DAG stats at end of CTS:
[08/13 17:03:47    421s]   ==============================
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   ---------------------------------------------------------
[08/13 17:03:47    421s]   Cell type                 Count    Area       Capacitance
[08/13 17:03:47    421s]   ---------------------------------------------------------
[08/13 17:03:47    421s]   Buffers                    54      170.772      290.967
[08/13 17:03:47    421s]   Inverters                   0        0.000        0.000
[08/13 17:03:47    421s]   Integrated Clock Gates      0        0.000        0.000
[08/13 17:03:47    421s]   Discrete Clock Gates        0        0.000        0.000
[08/13 17:03:47    421s]   Clock Logic                 0        0.000        0.000
[08/13 17:03:47    421s]   All                        54      170.772      290.967
[08/13 17:03:47    421s]   ---------------------------------------------------------
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   Clock DAG sink counts at end of CTS:
[08/13 17:03:47    421s]   ====================================
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   -------------------------
[08/13 17:03:47    421s]   Sink type           Count
[08/13 17:03:47    421s]   -------------------------
[08/13 17:03:47    421s]   Regular             4231
[08/13 17:03:47    421s]   Enable Latch           0
[08/13 17:03:47    421s]   Load Capacitance       0
[08/13 17:03:47    421s]   Antenna Diode          0
[08/13 17:03:47    421s]   Node Sink              0
[08/13 17:03:47    421s]   Total               4231
[08/13 17:03:47    421s]   -------------------------
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   Clock DAG wire lengths at end of CTS:
[08/13 17:03:47    421s]   =====================================
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   --------------------
[08/13 17:03:47    421s]   Type     Wire Length
[08/13 17:03:47    421s]   --------------------
[08/13 17:03:47    421s]   Top           0.000
[08/13 17:03:47    421s]   Trunk      1463.205
[08/13 17:03:47    421s]   Leaf      14397.700
[08/13 17:03:47    421s]   Total     15860.905
[08/13 17:03:47    421s]   --------------------
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   Clock DAG hp wire lengths at end of CTS:
[08/13 17:03:47    421s]   ========================================
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   -----------------------
[08/13 17:03:47    421s]   Type     hp Wire Length
[08/13 17:03:47    421s]   -----------------------
[08/13 17:03:47    421s]   Top            0.000
[08/13 17:03:47    421s]   Trunk       1111.370
[08/13 17:03:47    421s]   Leaf        4356.710
[08/13 17:03:47    421s]   Total       5468.080
[08/13 17:03:47    421s]   -----------------------
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   Clock DAG capacitances at end of CTS:
[08/13 17:03:47    421s]   =====================================
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   -----------------------------------------
[08/13 17:03:47    421s]   Type     Gate        Wire        Total
[08/13 17:03:47    421s]   -----------------------------------------
[08/13 17:03:47    421s]   Top         0.000       0.000       0.000
[08/13 17:03:47    421s]   Trunk     290.967     159.676     450.643
[08/13 17:03:47    421s]   Leaf     3786.893    1536.584    5323.477
[08/13 17:03:47    421s]   Total    4077.860    1696.260    5774.120
[08/13 17:03:47    421s]   -----------------------------------------
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   Clock DAG sink capacitances at end of CTS:
[08/13 17:03:47    421s]   ==========================================
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   --------------------------------------------------
[08/13 17:03:47    421s]   Total       Average    Std. Dev.    Min      Max
[08/13 17:03:47    421s]   --------------------------------------------------
[08/13 17:03:47    421s]   3786.890     0.895       0.003      0.884    0.903
[08/13 17:03:47    421s]   --------------------------------------------------
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   Clock DAG net violations at end of CTS:
[08/13 17:03:47    421s]   =======================================
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   None
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   Clock DAG primary half-corner transition distribution at end of CTS:
[08/13 17:03:47    421s]   ====================================================================
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/13 17:03:47    421s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[08/13 17:03:47    421s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/13 17:03:47    421s]   Trunk       0.071      12       0.012       0.008      0.003    0.028    {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}          -
[08/13 17:03:47    421s]   Leaf        0.071      43       0.047       0.016      0.032    0.070    {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 10 <= 0.068ns, 5 <= 0.071ns}         -
[08/13 17:03:47    421s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   Clock DAG library cell distribution at end of CTS:
[08/13 17:03:47    421s]   ==================================================
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   ----------------------------------------
[08/13 17:03:47    421s]   Name       Type      Inst     Inst Area 
[08/13 17:03:47    421s]                        Count    (um^2)
[08/13 17:03:47    421s]   ----------------------------------------
[08/13 17:03:47    421s]   BUF_X16    buffer      5        33.250
[08/13 17:03:47    421s]   BUF_X8     buffer     30       103.740
[08/13 17:03:47    421s]   BUF_X4     buffer     17        31.654
[08/13 17:03:47    421s]   BUF_X2     buffer      2         2.128
[08/13 17:03:47    421s]   ----------------------------------------
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   Clock DAG hash at end of CTS: 16120381161823585703 16598740053404795951
[08/13 17:03:47    421s]   CTS services accumulated run-time stats at end of CTS:
[08/13 17:03:47    421s]     delay calculator: calls=19352, total_wall_time=3.122s, mean_wall_time=0.161ms
[08/13 17:03:47    421s]     legalizer: calls=5360, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:03:47    421s]     steiner router: calls=15379, total_wall_time=2.437s, mean_wall_time=0.158ms
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   Primary reporting skew groups summary at end of CTS:
[08/13 17:03:47    421s]   ====================================================
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/13 17:03:47    421s]   Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[08/13 17:03:47    421s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/13 17:03:47    421s]   nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.100     0.135     0.035       0.040         0.032           0.019           0.123        0.007     100% {0.100, 0.135}
[08/13 17:03:47    421s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   Skew group summary at end of CTS:
[08/13 17:03:47    421s]   =================================
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/13 17:03:47    421s]   Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[08/13 17:03:47    421s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/13 17:03:47    421s]   nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.100     0.135     0.035       0.040         0.032           0.019           0.123        0.007     100% {0.100, 0.135}
[08/13 17:03:47    421s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   Found a total of 0 clock tree pins with a slew violation.
[08/13 17:03:47    421s]   
[08/13 17:03:47    421s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:47    421s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:47    421s] UM:*                                                                   Post-balance tidy up or trial balance steps
[08/13 17:03:47    421s] Synthesizing clock trees done.
[08/13 17:03:47    421s] Tidy Up And Update Timing...
[08/13 17:03:47    421s] External - Set all clocks to propagated mode...
[08/13 17:03:47    421s] Innovus updating I/O latencies
[08/13 17:03:48    422s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 17:03:48    422s] #################################################################################
[08/13 17:03:48    422s] # Design Stage: PreRoute
[08/13 17:03:48    422s] # Design Name: top
[08/13 17:03:48    422s] # Design Mode: 45nm
[08/13 17:03:48    422s] # Analysis Mode: MMMC Non-OCV 
[08/13 17:03:48    422s] # Parasitics Mode: No SPEF/RCDB 
[08/13 17:03:48    422s] # Signoff Settings: SI Off 
[08/13 17:03:48    422s] #################################################################################
[08/13 17:03:49    423s] Topological Sorting (REAL = 0:00:00.0, MEM = 3258.5M, InitMEM = 3258.5M)
[08/13 17:03:49    423s] Start delay calculation (fullDC) (1 T). (MEM=3258.54)
[08/13 17:03:49    423s] End AAE Lib Interpolated Model. (MEM=3270.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:03:50    424s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[08/13 17:03:50    424s] Total number of fetched objects 45143
[08/13 17:03:50    424s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 17:03:51    425s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[08/13 17:03:51    425s] Total number of fetched objects 45143
[08/13 17:03:51    425s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 17:03:51    425s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 17:03:51    425s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 17:03:51    425s] End delay calculation. (MEM=3284.3 CPU=0:00:00.6 REAL=0:00:01.0)
[08/13 17:03:51    425s] End delay calculation (fullDC). (MEM=3284.3 CPU=0:00:02.0 REAL=0:00:02.0)
[08/13 17:03:51    425s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 3284.3M) ***
[08/13 17:03:51    425s] 	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.124194
[08/13 17:03:51    425s] 	 Executing: set_clock_latency -source -early -max -rise -0.124194 [get_pins clk]
[08/13 17:03:51    425s] 	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.124194
[08/13 17:03:51    425s] 	 Executing: set_clock_latency -source -late -max -rise -0.124194 [get_pins clk]
[08/13 17:03:51    425s] 	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.111876
[08/13 17:03:51    425s] 	 Executing: set_clock_latency -source -early -max -fall -0.111876 [get_pins clk]
[08/13 17:03:51    425s] 	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.111876
[08/13 17:03:51    425s] 	 Executing: set_clock_latency -source -late -max -fall -0.111876 [get_pins clk]
[08/13 17:03:51    425s] 	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0946771
[08/13 17:03:51    425s] 	 Executing: set_clock_latency -source -early -min -rise -0.0946771 [get_pins clk]
[08/13 17:03:51    425s] 	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0946771
[08/13 17:03:51    425s] 	 Executing: set_clock_latency -source -late -min -rise -0.0946771 [get_pins clk]
[08/13 17:03:51    425s] 	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0820428
[08/13 17:03:51    425s] 	 Executing: set_clock_latency -source -early -min -fall -0.0820428 [get_pins clk]
[08/13 17:03:51    425s] 	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0820428
[08/13 17:03:51    425s] 	 Executing: set_clock_latency -source -late -min -fall -0.0820428 [get_pins clk]
[08/13 17:03:51    425s] Setting all clocks to propagated mode.
[08/13 17:03:51    425s] External - Set all clocks to propagated mode done. (took cpu=0:00:04.4 real=0:00:04.4)
[08/13 17:03:51    425s] Clock DAG stats after update timingGraph:
[08/13 17:03:51    425s]   cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
[08/13 17:03:51    425s]   sink counts      : regular=4231, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4231
[08/13 17:03:51    425s]   misc counts      : r=1, pp=0
[08/13 17:03:51    425s]   cell areas       : b=170.772um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=170.772um^2
[08/13 17:03:51    425s]   cell capacitance : b=290.967fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=290.967fF
[08/13 17:03:51    425s]   sink capacitance : total=3786.890fF, avg=0.895fF, sd=0.003fF, min=0.884fF, max=0.903fF
[08/13 17:03:51    425s]   wire capacitance : top=0.000fF, trunk=159.676fF, leaf=1536.584fF, total=1696.260fF
[08/13 17:03:51    425s]   wire lengths     : top=0.000um, trunk=1463.205um, leaf=14397.700um, total=15860.905um
[08/13 17:03:51    425s]   hp wire lengths  : top=0.000um, trunk=1111.370um, leaf=4356.710um, total=5468.080um
[08/13 17:03:51    425s] Clock DAG net violations after update timingGraph: none
[08/13 17:03:51    425s] Clock DAG primary half-corner transition distribution after update timingGraph:
[08/13 17:03:51    425s]   Trunk : target=0.071ns count=12 avg=0.012ns sd=0.008ns min=0.003ns max=0.028ns {12 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/13 17:03:51    425s]   Leaf  : target=0.071ns count=43 avg=0.047ns sd=0.016ns min=0.032ns max=0.070ns {26 <= 0.043ns, 0 <= 0.057ns, 2 <= 0.064ns, 10 <= 0.068ns, 5 <= 0.071ns}
[08/13 17:03:51    425s] Clock DAG library cell distribution after update timingGraph {count}:
[08/13 17:03:51    425s]    Bufs: BUF_X16: 5 BUF_X8: 30 BUF_X4: 17 BUF_X2: 2 
[08/13 17:03:51    425s] Clock DAG hash after update timingGraph: 16120381161823585703 16598740053404795951
[08/13 17:03:51    425s] CTS services accumulated run-time stats after update timingGraph:
[08/13 17:03:51    425s]   delay calculator: calls=19352, total_wall_time=3.122s, mean_wall_time=0.161ms
[08/13 17:03:51    425s]   legalizer: calls=5360, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:03:51    425s]   steiner router: calls=15379, total_wall_time=2.437s, mean_wall_time=0.158ms
[08/13 17:03:51    425s] Primary reporting skew groups after update timingGraph:
[08/13 17:03:51    425s]   skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.135, avg=0.123, sd=0.007], skew [0.035 vs 0.040], 100% {0.100, 0.135} (wid=0.035 ws=0.032) (gid=0.117 gs=0.034)
[08/13 17:03:51    425s]       min path sink: x_reg_out_reg[1]99/CK
[08/13 17:03:51    425s]       max path sink: acc_reg_out_reg[15]11/CK
[08/13 17:03:51    425s] Skew group summary after update timingGraph:
[08/13 17:03:51    425s]   skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.135, avg=0.123, sd=0.007], skew [0.035 vs 0.040], 100% {0.100, 0.135} (wid=0.035 ws=0.032) (gid=0.117 gs=0.034)
[08/13 17:03:51    425s] Logging CTS constraint violations...
[08/13 17:03:51    425s]   No violations found.
[08/13 17:03:51    425s] Logging CTS constraint violations done.
[08/13 17:03:51    425s] Tidy Up And Update Timing done. (took cpu=0:00:04.5 real=0:00:04.4)
[08/13 17:03:51    425s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:51    425s] UM:*                                                                   Tidy Up And Update Timing
[08/13 17:03:51    425s] Runtime done. (took cpu=0:00:53.3 real=0:00:53.6)
[08/13 17:03:51    425s] Runtime Report Coverage % = 86.7
[08/13 17:03:51    425s] Runtime Summary
[08/13 17:03:51    425s] ===============
[08/13 17:03:51    425s] Clock Runtime:  (46%) Core CTS          21.52 (Init 1.70, Construction 3.79, Implementation 13.13, eGRPC 1.06, PostConditioning 0.67, Other 1.17)
[08/13 17:03:51    425s] Clock Runtime:  (37%) CTS services      17.38 (RefinePlace 2.12, EarlyGlobalClock 1.47, NanoRoute 13.09, ExtractRC 0.70, TimingAnalysis 0.00)
[08/13 17:03:51    425s] Clock Runtime:  (16%) Other CTS          7.52 (Init 1.23, CongRepair/EGR-DP 1.91, TimingUpdate 4.38, Other 0.00)
[08/13 17:03:51    425s] Clock Runtime: (100%) Total             46.42
[08/13 17:03:51    425s] 
[08/13 17:03:51    425s] 
[08/13 17:03:51    425s] Runtime Summary:
[08/13 17:03:51    425s] ================
[08/13 17:03:51    425s] 
[08/13 17:03:51    425s] -------------------------------------------------------------------------------------------------------------------------------------
[08/13 17:03:51    425s] wall   % time  children  called  name
[08/13 17:03:51    425s] -------------------------------------------------------------------------------------------------------------------------------------
[08/13 17:03:51    425s] 53.57  100.00   53.57      0       
[08/13 17:03:51    425s] 53.57  100.00   46.42      1     Runtime
[08/13 17:03:51    425s]  0.27    0.51    0.23      1     CCOpt::Phase::Initialization
[08/13 17:03:51    425s]  0.23    0.43    0.23      1       Check Prerequisites
[08/13 17:03:51    425s]  0.23    0.43    0.00      1         Leaving CCOpt scope - CheckPlace
[08/13 17:03:51    425s]  2.51    4.68    2.44      1     CCOpt::Phase::PreparingToBalance
[08/13 17:03:51    425s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[08/13 17:03:51    425s]  1.00    1.86    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[08/13 17:03:51    425s]  0.18    0.34    0.15      1       Legalization setup
[08/13 17:03:51    425s]  0.08    0.15    0.00      2         Leaving CCOpt scope - Initializing placement interface
[08/13 17:03:51    425s]  0.07    0.13    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[08/13 17:03:51    425s]  1.26    2.35    0.00      1       Validating CTS configuration
[08/13 17:03:51    425s]  0.00    0.00    0.00      1         Checking module port directions
[08/13 17:03:51    425s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[08/13 17:03:51    425s]  0.15    0.28    0.11      1     Preparing To Balance
[08/13 17:03:51    425s]  0.08    0.14    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[08/13 17:03:51    425s]  0.03    0.05    0.00      1       Leaving CCOpt scope - Initializing placement interface
[08/13 17:03:51    425s]  6.98   13.04    6.92      1     CCOpt::Phase::Construction
[08/13 17:03:51    425s]  5.02    9.38    4.95      1       Stage::Clustering
[08/13 17:03:51    425s]  2.61    4.88    2.46      1         Clustering
[08/13 17:03:51    425s]  0.03    0.06    0.00      1           Initialize for clustering
[08/13 17:03:51    425s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[08/13 17:03:51    425s]  1.11    2.07    0.10      1           Bottom-up phase
[08/13 17:03:51    425s]  0.10    0.19    0.00      1             Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/13 17:03:51    425s]  1.32    2.47    1.27      1           Legalizing clock trees
[08/13 17:03:51    425s]  1.05    1.97    0.00      1             Leaving CCOpt scope - ClockRefiner
[08/13 17:03:51    425s]  0.07    0.14    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[08/13 17:03:51    425s]  0.03    0.06    0.00      1             Leaving CCOpt scope - Initializing placement interface
[08/13 17:03:51    425s]  0.11    0.21    0.00      1             Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/13 17:03:51    425s]  2.34    4.36    2.25      1         CongRepair After Initial Clustering
[08/13 17:03:51    425s]  1.89    3.53    1.57      1           Leaving CCOpt scope - Early Global Route
[08/13 17:03:51    425s]  0.57    1.07    0.00      1             Early Global Route - eGR only step
[08/13 17:03:51    425s]  1.00    1.87    0.00      1             Congestion Repair
[08/13 17:03:51    425s]  0.24    0.46    0.00      1           Leaving CCOpt scope - extractRC
[08/13 17:03:51    425s]  0.11    0.21    0.00      1           Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/13 17:03:51    425s]  0.14    0.26    0.09      1       Stage::DRV Fixing
[08/13 17:03:51    425s]  0.04    0.08    0.00      1         Fixing clock tree slew time and max cap violations
[08/13 17:03:51    425s]  0.05    0.10    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[08/13 17:03:51    425s]  1.75    3.28    1.63      1       Stage::Insertion Delay Reduction
[08/13 17:03:51    425s]  0.03    0.05    0.00      1         Removing unnecessary root buffering
[08/13 17:03:51    425s]  0.03    0.05    0.00      1         Removing unconstrained drivers
[08/13 17:03:51    425s]  0.04    0.07    0.00      1         Reducing insertion delay 1
[08/13 17:03:51    425s]  0.22    0.42    0.00      1         Removing longest path buffering
[08/13 17:03:51    425s]  1.32    2.46    0.00      1         Reducing insertion delay 2
[08/13 17:03:51    425s] 13.26   24.75   13.16      1     CCOpt::Phase::Implementation
[08/13 17:03:51    425s]  4.04    7.54    3.96      1       Stage::Reducing Power
[08/13 17:03:51    425s]  0.08    0.16    0.00      1         Improving clock tree routing
[08/13 17:03:51    425s]  2.96    5.52    0.00      1         Reducing clock tree power 1
[08/13 17:03:51    425s]  0.00    0.01    0.00      3           Legalizing clock trees
[08/13 17:03:51    425s]  0.91    1.70    0.00      1         Reducing clock tree power 2
[08/13 17:03:51    425s]  1.43    2.67    1.27      1       Stage::Balancing
[08/13 17:03:51    425s]  0.98    1.83    0.84      1         Approximately balancing fragments step
[08/13 17:03:51    425s]  0.13    0.24    0.00      1           Resolve constraints - Approximately balancing fragments
[08/13 17:03:51    425s]  0.05    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[08/13 17:03:51    425s]  0.03    0.06    0.00      1           Moving gates to improve sub-tree skew
[08/13 17:03:51    425s]  0.53    0.99    0.00      1           Approximately balancing fragments bottom up
[08/13 17:03:51    425s]  0.10    0.18    0.00      1           Approximately balancing fragments, wire and cell delays
[08/13 17:03:51    425s]  0.05    0.10    0.00      1         Improving fragments clock skew
[08/13 17:03:51    425s]  0.17    0.31    0.10      1         Approximately balancing step
[08/13 17:03:51    425s]  0.06    0.12    0.00      1           Resolve constraints - Approximately balancing
[08/13 17:03:51    425s]  0.03    0.06    0.00      1           Approximately balancing, wire and cell delays
[08/13 17:03:51    425s]  0.03    0.05    0.00      1         Fixing clock tree overload
[08/13 17:03:51    425s]  0.04    0.08    0.00      1         Approximately balancing paths
[08/13 17:03:51    425s]  7.49   13.98    7.28      1       Stage::Polishing
[08/13 17:03:51    425s]  0.10    0.19    0.00      1         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/13 17:03:51    425s]  0.13    0.25    0.00      1         Merging balancing drivers for power
[08/13 17:03:51    425s]  0.04    0.08    0.00      1         Improving clock skew
[08/13 17:03:51    425s]  4.14    7.73    4.07      1         Moving gates to reduce wire capacitance
[08/13 17:03:51    425s]  0.05    0.10    0.00      2           Artificially removing short and long paths
[08/13 17:03:51    425s]  0.51    0.96    0.02      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[08/13 17:03:51    425s]  0.02    0.04    0.00      1             Legalizing clock trees
[08/13 17:03:51    425s]  1.70    3.17    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[08/13 17:03:51    425s]  0.00    0.00    0.00      1             Legalizing clock trees
[08/13 17:03:51    425s]  0.47    0.89    0.02      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[08/13 17:03:51    425s]  0.02    0.04    0.00      1             Legalizing clock trees
[08/13 17:03:51    425s]  1.33    2.48    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[08/13 17:03:51    425s]  0.00    0.00    0.00      1             Legalizing clock trees
[08/13 17:03:51    425s]  0.79    1.48    0.02      1         Reducing clock tree power 3
[08/13 17:03:51    425s]  0.02    0.03    0.00      1           Artificially removing short and long paths
[08/13 17:03:51    425s]  0.00    0.00    0.00      1           Legalizing clock trees
[08/13 17:03:51    425s]  0.04    0.08    0.00      1         Improving insertion delay
[08/13 17:03:51    425s]  2.03    3.79    1.81      1         Wire Opt OverFix
[08/13 17:03:51    425s]  1.69    3.15    1.63      1           Wire Reduction extra effort
[08/13 17:03:51    425s]  0.02    0.03    0.00      1             Artificially removing short and long paths
[08/13 17:03:51    425s]  0.03    0.06    0.00      1             Global shorten wires A0
[08/13 17:03:51    425s]  1.25    2.32    0.00      2             Move For Wirelength - core
[08/13 17:03:51    425s]  0.03    0.05    0.00      1             Global shorten wires A1
[08/13 17:03:51    425s]  0.21    0.40    0.00      1             Global shorten wires B
[08/13 17:03:51    425s]  0.09    0.17    0.00      1             Move For Wirelength - branch
[08/13 17:03:51    425s]  0.12    0.23    0.09      1           Optimizing orientation
[08/13 17:03:51    425s]  0.09    0.17    0.00      1             FlipOpt
[08/13 17:03:51    425s]  0.21    0.39    0.20      1       Stage::Updating netlist
[08/13 17:03:51    425s]  0.07    0.13    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[08/13 17:03:51    425s]  0.13    0.24    0.00      1         Leaving CCOpt scope - ClockRefiner
[08/13 17:03:51    425s]  2.82    5.27    2.58      1     CCOpt::Phase::eGRPC
[08/13 17:03:51    425s]  0.73    1.36    0.58      1       Leaving CCOpt scope - Routing Tools
[08/13 17:03:51    425s]  0.58    1.09    0.00      1         Early Global Route - eGR only step
[08/13 17:03:51    425s]  0.24    0.45    0.00      1       Leaving CCOpt scope - extractRC
[08/13 17:03:51    425s]  0.03    0.06    0.00      1       Leaving CCOpt scope - Initializing placement interface
[08/13 17:03:51    425s]  0.11    0.20    0.11      1       Reset bufferability constraints
[08/13 17:03:51    425s]  0.11    0.20    0.00      1         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/13 17:03:51    425s]  0.08    0.15    0.01      1       eGRPC Moving buffers
[08/13 17:03:51    425s]  0.01    0.03    0.00      1         Violation analysis
[08/13 17:03:51    425s]  0.31    0.58    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[08/13 17:03:51    425s]  0.01    0.02    0.00      1         Artificially removing long paths
[08/13 17:03:51    425s]  0.03    0.06    0.00      1       eGRPC Fixing DRVs
[08/13 17:03:51    425s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[08/13 17:03:51    425s]  0.03    0.05    0.00      1       Violation analysis
[08/13 17:03:51    425s]  0.07    0.13    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[08/13 17:03:51    425s]  0.94    1.75    0.00      1       Leaving CCOpt scope - ClockRefiner
[08/13 17:03:51    425s] 15.28   28.52   15.19      1     CCOpt::Phase::Routing
[08/13 17:03:51    425s] 14.87   27.77   14.59      1       Leaving CCOpt scope - Routing Tools
[08/13 17:03:51    425s]  0.59    1.10    0.00      1         Early Global Route - eGR->Nr High Frequency step
[08/13 17:03:51    425s] 13.09   24.43    0.00      1         NanoRoute
[08/13 17:03:51    425s]  0.91    1.71    0.00      1         Route Remaining Unrouted Nets
[08/13 17:03:51    425s]  0.22    0.41    0.00      1       Leaving CCOpt scope - extractRC
[08/13 17:03:51    425s]  0.10    0.18    0.00      1       Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/13 17:03:51    425s]  0.67    1.25    0.44      1     CCOpt::Phase::PostConditioning
[08/13 17:03:51    425s]  0.04    0.08    0.00      1       Leaving CCOpt scope - Initializing placement interface
[08/13 17:03:51    425s]  0.00    0.00    0.00      1       Reset bufferability constraints
[08/13 17:03:51    425s]  0.04    0.08    0.00      1       PostConditioning Upsizing To Fix DRVs
[08/13 17:03:51    425s]  0.12    0.22    0.00      1       Recomputing CTS skew targets
[08/13 17:03:51    425s]  0.03    0.05    0.00      1       PostConditioning Fixing DRVs
[08/13 17:03:51    425s]  0.04    0.08    0.00      1       Buffering to fix DRVs
[08/13 17:03:51    425s]  0.05    0.09    0.00      1       PostConditioning Fixing Skew by cell sizing
[08/13 17:03:51    425s]  0.02    0.04    0.00      1       Reconnecting optimized routes
[08/13 17:03:51    425s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[08/13 17:03:51    425s]  0.10    0.18    0.00      1       Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/13 17:03:51    425s]  0.05    0.10    0.00      1     Post-balance tidy up or trial balance steps
[08/13 17:03:51    425s]  4.43    8.28    4.38      1     Tidy Up And Update Timing
[08/13 17:03:51    425s]  4.38    8.18    0.00      1       External - Set all clocks to propagated mode
[08/13 17:03:51    425s] -------------------------------------------------------------------------------------------------------------------------------------
[08/13 17:03:51    425s] 
[08/13 17:03:51    425s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/13 17:03:51    425s] Leaving CCOpt scope - Cleaning up placement interface...
[08/13 17:03:51    425s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3265.2M, EPOCH TIME: 1755129831.824618
[08/13 17:03:51    425s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4231).
[08/13 17:03:51    425s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:51    425s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:51    425s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:51    425s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.088, REAL:0.088, MEM:3132.2M, EPOCH TIME: 1755129831.912936
[08/13 17:03:51    425s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/13 17:03:51    425s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:46.3/0:00:46.5 (1.0), totSession cpu/real = 0:07:05.9/0:19:51.6 (0.4), mem = 3132.2M
[08/13 17:03:51    425s] 
[08/13 17:03:51    425s] =============================================================================================
[08/13 17:03:51    425s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.18-s099_1
[08/13 17:03:51    425s] =============================================================================================
[08/13 17:03:51    425s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:03:51    425s] ---------------------------------------------------------------------------------------------
[08/13 17:03:51    425s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:03:51    425s] [ IncrReplace            ]      1   0:00:01.0  (   2.1 % )     0:00:01.0 /  0:00:01.0    1.0
[08/13 17:03:51    425s] [ EarlyGlobalRoute       ]      5   0:00:03.4  (   7.3 % )     0:00:03.4 /  0:00:03.3    1.0
[08/13 17:03:51    425s] [ DetailRoute            ]      1   0:00:10.8  (  23.3 % )     0:00:10.8 /  0:00:10.8    1.0
[08/13 17:03:51    425s] [ ExtractRC              ]      3   0:00:00.7  (   1.5 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 17:03:51    425s] [ FullDelayCalc          ]      1   0:00:02.9  (   6.2 % )     0:00:02.9 /  0:00:02.9    1.0
[08/13 17:03:51    425s] [ MISC                   ]          0:00:27.7  (  59.6 % )     0:00:27.7 /  0:00:27.6    1.0
[08/13 17:03:51    425s] ---------------------------------------------------------------------------------------------
[08/13 17:03:51    425s]  CTS #1 TOTAL                       0:00:46.5  ( 100.0 % )     0:00:46.5 /  0:00:46.3    1.0
[08/13 17:03:51    425s] ---------------------------------------------------------------------------------------------
[08/13 17:03:51    425s] 
[08/13 17:03:51    425s] Synthesizing clock trees with CCOpt done.
[08/13 17:03:51    425s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:03:51    425s] UM:*                                                                   cts
[08/13 17:03:51    425s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/13 17:03:51    425s] Type 'man IMPSP-9025' for more detail.
[08/13 17:03:51    425s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2277.2M, totSessionCpu=0:07:06 **
[08/13 17:03:51    425s] **WARN: (IMPOPT-576):	275 nets have unplaced terms. 
[08/13 17:03:51    425s] GigaOpt running with 1 threads.
[08/13 17:03:51    425s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:06.0/0:19:51.7 (0.4), mem = 3124.2M
[08/13 17:03:51    425s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[08/13 17:03:52    426s] Need call spDPlaceInit before registerPrioInstLoc.
[08/13 17:03:52    426s] OPERPROF: Starting DPlace-Init at level 1, MEM:3134.2M, EPOCH TIME: 1755129832.725777
[08/13 17:03:52    426s] Processing tracks to init pin-track alignment.
[08/13 17:03:52    426s] z: 2, totalTracks: 1
[08/13 17:03:52    426s] z: 4, totalTracks: 1
[08/13 17:03:52    426s] z: 6, totalTracks: 1
[08/13 17:03:52    426s] z: 8, totalTracks: 1
[08/13 17:03:52    426s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:03:52    426s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3134.2M, EPOCH TIME: 1755129832.739722
[08/13 17:03:52    426s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:52    426s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:52    426s] 
[08/13 17:03:52    426s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:52    426s] OPERPROF:     Starting CMU at level 3, MEM:3134.2M, EPOCH TIME: 1755129832.748233
[08/13 17:03:52    426s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3134.2M, EPOCH TIME: 1755129832.749286
[08/13 17:03:52    426s] 
[08/13 17:03:52    426s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:03:52    426s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3134.2M, EPOCH TIME: 1755129832.751194
[08/13 17:03:52    426s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3134.2M, EPOCH TIME: 1755129832.751227
[08/13 17:03:52    426s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3150.2M, EPOCH TIME: 1755129832.751743
[08/13 17:03:52    426s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3150.2MB).
[08/13 17:03:52    426s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.029, MEM:3150.2M, EPOCH TIME: 1755129832.754438
[08/13 17:03:52    426s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3150.2M, EPOCH TIME: 1755129832.754477
[08/13 17:03:52    426s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:03:52    426s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:52    426s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:52    426s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:52    426s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.079, REAL:0.080, MEM:3150.2M, EPOCH TIME: 1755129832.834140
[08/13 17:03:52    426s] 
[08/13 17:03:52    426s] Creating Lib Analyzer ...
[08/13 17:03:52    426s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 17:03:52    426s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 17:03:52    426s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 17:03:52    426s] 
[08/13 17:03:52    426s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:03:53    426s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:07 mem=3156.2M
[08/13 17:03:53    426s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:07 mem=3156.2M
[08/13 17:03:53    426s] Creating Lib Analyzer, finished. 
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (IMPOPT-665):	x_vector_flat[127] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:03:53    426s] Type 'man IMPOPT-665' for more detail.
[08/13 17:03:53    426s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/13 17:03:53    426s] To increase the message display limit, refer to the product command reference manual.
[08/13 17:03:53    427s] Effort level <high> specified for reg2reg path_group
[08/13 17:03:53    427s] **opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 2309.5M, totSessionCpu=0:07:07 **
[08/13 17:03:53    427s] *** opt_design -post_cts ***
[08/13 17:03:53    427s] DRC Margin: user margin 0.0; extra margin 0.2
[08/13 17:03:53    427s] Hold Target Slack: user slack 0
[08/13 17:03:53    427s] Setup Target Slack: user slack 0; extra slack 0.0
[08/13 17:03:53    427s] set_db opt_useful_skew_eco_route false
[08/13 17:03:53    427s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3158.2M, EPOCH TIME: 1755129833.513813
[08/13 17:03:53    427s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:53    427s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:53    427s] 
[08/13 17:03:53    427s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:53    427s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3158.2M, EPOCH TIME: 1755129833.523883
[08/13 17:03:53    427s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:03:53    427s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:53    427s] Multi-VT timing optimization disabled based on library information.
[08/13 17:03:53    427s] 
[08/13 17:03:53    427s] TimeStamp Deleting Cell Server Begin ...
[08/13 17:03:53    427s] Deleting Lib Analyzer.
[08/13 17:03:53    427s] 
[08/13 17:03:53    427s] TimeStamp Deleting Cell Server End ...
[08/13 17:03:53    427s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/13 17:03:53    427s] 
[08/13 17:03:53    427s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 17:03:53    427s] Summary for sequential cells identification: 
[08/13 17:03:53    427s]   Identified SBFF number: 16
[08/13 17:03:53    427s]   Identified MBFF number: 0
[08/13 17:03:53    427s]   Identified SB Latch number: 0
[08/13 17:03:53    427s]   Identified MB Latch number: 0
[08/13 17:03:53    427s]   Not identified SBFF number: 0
[08/13 17:03:53    427s]   Not identified MBFF number: 0
[08/13 17:03:53    427s]   Not identified SB Latch number: 0
[08/13 17:03:53    427s]   Not identified MB Latch number: 0
[08/13 17:03:53    427s]   Number of sequential cells which are not FFs: 13
[08/13 17:03:53    427s]  Visiting view : nangate_view_setup
[08/13 17:03:53    427s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 17:03:53    427s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 17:03:53    427s]  Visiting view : nangate_view_hold
[08/13 17:03:53    427s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:03:53    427s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:03:53    427s] TLC MultiMap info (StdDelay):
[08/13 17:03:53    427s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 17:03:53    427s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 17:03:53    427s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 17:03:53    427s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 17:03:53    427s]  Setting StdDelay to: 8.5ps
[08/13 17:03:53    427s] 
[08/13 17:03:53    427s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 17:03:53    427s] 
[08/13 17:03:53    427s] TimeStamp Deleting Cell Server Begin ...
[08/13 17:03:53    427s] 
[08/13 17:03:53    427s] TimeStamp Deleting Cell Server End ...
[08/13 17:03:53    427s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3158.2M, EPOCH TIME: 1755129833.549777
[08/13 17:03:53    427s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:53    427s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:53    427s] All LLGs are deleted
[08/13 17:03:53    427s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:53    427s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:53    427s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3158.2M, EPOCH TIME: 1755129833.549843
[08/13 17:03:53    427s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3158.2M, EPOCH TIME: 1755129833.549868
[08/13 17:03:53    427s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3152.2M, EPOCH TIME: 1755129833.550162
[08/13 17:03:53    427s] Start to check current routing status for nets...
[08/13 17:03:53    427s] All nets are already routed correctly.
[08/13 17:03:53    427s] End to check current routing status for nets (mem=3152.2M)
[08/13 17:03:53    427s] 
[08/13 17:03:53    427s] Creating Lib Analyzer ...
[08/13 17:03:53    427s] 
[08/13 17:03:53    427s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 17:03:53    427s] Summary for sequential cells identification: 
[08/13 17:03:53    427s]   Identified SBFF number: 16
[08/13 17:03:53    427s]   Identified MBFF number: 0
[08/13 17:03:53    427s]   Identified SB Latch number: 0
[08/13 17:03:53    427s]   Identified MB Latch number: 0
[08/13 17:03:53    427s]   Not identified SBFF number: 0
[08/13 17:03:53    427s]   Not identified MBFF number: 0
[08/13 17:03:53    427s]   Not identified SB Latch number: 0
[08/13 17:03:53    427s]   Not identified MB Latch number: 0
[08/13 17:03:53    427s]   Number of sequential cells which are not FFs: 13
[08/13 17:03:53    427s]  Visiting view : nangate_view_setup
[08/13 17:03:53    427s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 17:03:53    427s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 17:03:53    427s]  Visiting view : nangate_view_hold
[08/13 17:03:53    427s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:03:53    427s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:03:53    427s] TLC MultiMap info (StdDelay):
[08/13 17:03:53    427s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 17:03:53    427s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 17:03:53    427s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 17:03:53    427s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 17:03:53    427s]  Setting StdDelay to: 8.5ps
[08/13 17:03:53    427s] 
[08/13 17:03:53    427s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 17:03:53    427s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 17:03:53    427s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 17:03:53    427s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 17:03:53    427s] 
[08/13 17:03:53    427s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:03:53    427s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:08 mem=3158.2M
[08/13 17:03:53    427s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:08 mem=3158.2M
[08/13 17:03:53    427s] Creating Lib Analyzer, finished. 
[08/13 17:03:53    427s] #optDebug: Start CG creation (mem=3186.8M)
[08/13 17:03:53    427s]  ...initializing CG  maxDriveDist 293.228000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 29.322500 
[08/13 17:03:53    427s] (cpu=0:00:00.1, mem=3357.2M)
[08/13 17:03:53    427s]  ...processing cgPrt (cpu=0:00:00.1, mem=3357.2M)
[08/13 17:03:53    427s]  ...processing cgEgp (cpu=0:00:00.1, mem=3357.2M)
[08/13 17:03:53    427s]  ...processing cgPbk (cpu=0:00:00.1, mem=3357.2M)
[08/13 17:03:53    427s]  ...processing cgNrb(cpu=0:00:00.1, mem=3357.2M)
[08/13 17:03:53    427s]  ...processing cgObs (cpu=0:00:00.1, mem=3357.2M)
[08/13 17:03:53    427s]  ...processing cgCon (cpu=0:00:00.1, mem=3357.2M)
[08/13 17:03:53    427s]  ...processing cgPdm (cpu=0:00:00.1, mem=3357.2M)
[08/13 17:03:53    427s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3357.2M)
[08/13 17:03:54    428s] Compute RC Scale Done ...
[08/13 17:03:54    428s] All LLGs are deleted
[08/13 17:03:54    428s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:54    428s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:54    428s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3347.6M, EPOCH TIME: 1755129834.431003
[08/13 17:03:54    428s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3347.6M, EPOCH TIME: 1755129834.431064
[08/13 17:03:54    428s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3347.6M, EPOCH TIME: 1755129834.436387
[08/13 17:03:54    428s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:54    428s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:54    428s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3347.6M, EPOCH TIME: 1755129834.436917
[08/13 17:03:54    428s] Max number of tech site patterns supported in site array is 256.
[08/13 17:03:54    428s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:03:54    428s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3347.6M, EPOCH TIME: 1755129834.439526
[08/13 17:03:54    428s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:03:54    428s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 17:03:54    428s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:3347.6M, EPOCH TIME: 1755129834.444391
[08/13 17:03:54    428s] Fast DP-INIT is on for default
[08/13 17:03:54    428s] Atter site array init, number of instance map data is 0.
[08/13 17:03:54    428s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:3347.6M, EPOCH TIME: 1755129834.449185
[08/13 17:03:54    428s] 
[08/13 17:03:54    428s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:03:54    428s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.017, MEM:3347.6M, EPOCH TIME: 1755129834.453865
[08/13 17:03:54    428s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:03:54    428s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:03:54    428s] Starting delay calculation for Setup views
[08/13 17:03:54    428s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 17:03:54    428s] #################################################################################
[08/13 17:03:54    428s] # Design Stage: PreRoute
[08/13 17:03:54    428s] # Design Name: top
[08/13 17:03:54    428s] # Design Mode: 45nm
[08/13 17:03:54    428s] # Analysis Mode: MMMC Non-OCV 
[08/13 17:03:54    428s] # Parasitics Mode: No SPEF/RCDB 
[08/13 17:03:54    428s] # Signoff Settings: SI Off 
[08/13 17:03:54    428s] #################################################################################
[08/13 17:03:54    428s] Calculate delays in BcWc mode...
[08/13 17:03:54    428s] Topological Sorting (REAL = 0:00:00.0, MEM = 3345.6M, InitMEM = 3345.6M)
[08/13 17:03:54    428s] Start delay calculation (fullDC) (1 T). (MEM=3345.62)
[08/13 17:03:55    429s] End AAE Lib Interpolated Model. (MEM=3357.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:03:59    433s] Total number of fetched objects 45143
[08/13 17:03:59    433s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 17:03:59    433s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 17:03:59    433s] End delay calculation. (MEM=3341.13 CPU=0:00:03.6 REAL=0:00:04.0)
[08/13 17:03:59    433s] End delay calculation (fullDC). (MEM=3341.13 CPU=0:00:04.4 REAL=0:00:05.0)
[08/13 17:03:59    433s] *** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 3341.1M) ***
[08/13 17:03:59    433s] *** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=0:07:14 mem=3341.1M)
[08/13 17:04:00    434s] 
[08/13 17:04:00    434s] ------------------------------------------------------------------
[08/13 17:04:00    434s]              Initial Summary
[08/13 17:04:00    434s] ------------------------------------------------------------------
[08/13 17:04:00    434s] 
[08/13 17:04:00    434s] Setup views included:
[08/13 17:04:00    434s]  nangate_view_setup 
[08/13 17:04:00    434s] 
[08/13 17:04:00    434s] +--------------------+---------+---------+---------+
[08/13 17:04:00    434s] |     Setup mode     |   all   | reg2reg | default |
[08/13 17:04:00    434s] +--------------------+---------+---------+---------+
[08/13 17:04:00    434s] |           WNS (ns):| -0.027  | -0.027  |  0.794  |
[08/13 17:04:00    434s] |           TNS (ns):| -2.819  | -2.819  |  0.000  |
[08/13 17:04:00    434s] |    Violating Paths:|   423   |   423   |    0    |
[08/13 17:04:00    434s] |          All Paths:|  8592   |  4233   |  5517   |
[08/13 17:04:00    434s] +--------------------+---------+---------+---------+
[08/13 17:04:00    434s] 
[08/13 17:04:00    434s] +----------------+-------------------------------+------------------+
[08/13 17:04:00    434s] |                |              Real             |       Total      |
[08/13 17:04:00    434s] |    DRVs        +------------------+------------+------------------|
[08/13 17:04:00    434s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/13 17:04:00    434s] +----------------+------------------+------------+------------------+
[08/13 17:04:00    434s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/13 17:04:00    434s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/13 17:04:00    434s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/13 17:04:00    434s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/13 17:04:00    434s] +----------------+------------------+------------+------------------+
[08/13 17:04:00    434s] 
[08/13 17:04:00    434s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3357.1M, EPOCH TIME: 1755129840.213963
[08/13 17:04:00    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:00    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:00    434s] 
[08/13 17:04:00    434s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:00    434s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:3357.1M, EPOCH TIME: 1755129840.224569
[08/13 17:04:00    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:04:00    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:00    434s] 
[08/13 17:04:00    434s] Density: 70.185%
[08/13 17:04:00    434s] ------------------------------------------------------------------
[08/13 17:04:00    434s] **opt_design ... cpu = 0:00:08, real = 0:00:09, mem = 2430.2M, totSessionCpu=0:07:14 **
[08/13 17:04:00    434s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:08.3/0:00:08.3 (1.0), totSession cpu/real = 0:07:14.2/0:19:59.9 (0.4), mem = 3256.1M
[08/13 17:04:00    434s] 
[08/13 17:04:00    434s] =============================================================================================
[08/13 17:04:00    434s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.18-s099_1
[08/13 17:04:00    434s] =============================================================================================
[08/13 17:04:00    434s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:04:00    434s] ---------------------------------------------------------------------------------------------
[08/13 17:04:00    434s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:00    434s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.9 % )     0:00:05.8 /  0:00:05.8    1.0
[08/13 17:04:00    434s] [ DrvReport              ]      1   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.1
[08/13 17:04:00    434s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:00    434s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:04:00    434s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:00    434s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:00    434s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:00    434s] [ TimingUpdate           ]      1   0:00:00.6  (   7.4 % )     0:00:05.3 /  0:00:05.3    1.0
[08/13 17:04:00    434s] [ FullDelayCalc          ]      1   0:00:04.7  (  57.0 % )     0:00:04.7 /  0:00:04.7    1.0
[08/13 17:04:00    434s] [ TimingReport           ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:00    434s] [ MISC                   ]          0:00:02.0  (  24.8 % )     0:00:02.0 /  0:00:02.0    1.0
[08/13 17:04:00    434s] ---------------------------------------------------------------------------------------------
[08/13 17:04:00    434s]  InitOpt #1 TOTAL                   0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:08.3    1.0
[08/13 17:04:00    434s] ---------------------------------------------------------------------------------------------
[08/13 17:04:00    434s] 
[08/13 17:04:00    434s] ** INFO : this run is activating low effort ccoptDesign flow
[08/13 17:04:00    434s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:04:00    434s] ### Creating PhyDesignMc. totSessionCpu=0:07:14 mem=3256.1M
[08/13 17:04:00    434s] OPERPROF: Starting DPlace-Init at level 1, MEM:3256.1M, EPOCH TIME: 1755129840.235558
[08/13 17:04:00    434s] Processing tracks to init pin-track alignment.
[08/13 17:04:00    434s] z: 2, totalTracks: 1
[08/13 17:04:00    434s] z: 4, totalTracks: 1
[08/13 17:04:00    434s] z: 6, totalTracks: 1
[08/13 17:04:00    434s] z: 8, totalTracks: 1
[08/13 17:04:00    434s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:04:00    434s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3256.1M, EPOCH TIME: 1755129840.249518
[08/13 17:04:00    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:00    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:00    434s] 
[08/13 17:04:00    434s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:00    434s] 
[08/13 17:04:00    434s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 17:04:00    434s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.010, MEM:3256.1M, EPOCH TIME: 1755129840.259233
[08/13 17:04:00    434s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3256.1M, EPOCH TIME: 1755129840.259279
[08/13 17:04:00    434s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3256.1M, EPOCH TIME: 1755129840.259516
[08/13 17:04:00    434s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3256.1MB).
[08/13 17:04:00    434s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.026, MEM:3256.1M, EPOCH TIME: 1755129840.262039
[08/13 17:04:00    434s] InstCnt mismatch: prevInstCnt = 35127, ttlInstCnt = 35181
[08/13 17:04:00    434s] TotalInstCnt at PhyDesignMc Initialization: 35181
[08/13 17:04:00    434s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:14 mem=3256.1M
[08/13 17:04:00    434s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3256.1M, EPOCH TIME: 1755129840.292216
[08/13 17:04:00    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:04:00    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:00    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:00    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:00    434s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.078, REAL:0.079, MEM:3256.1M, EPOCH TIME: 1755129840.371045
[08/13 17:04:00    434s] TotalInstCnt at PhyDesignMc Destruction: 35181
[08/13 17:04:00    434s] OPTC: m1 20.0 20.0
[08/13 17:04:00    434s] #optDebug: fT-E <X 2 0 0 1>
[08/13 17:04:00    434s] #optDebug: fT-E <X 2 0 0 1>
[08/13 17:04:00    434s] -congRepairInPostCTS false                 # bool, default=false, private
[08/13 17:04:01    435s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
[08/13 17:04:01    435s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
[08/13 17:04:01    435s] Begin: GigaOpt Route Type Constraints Refinement
[08/13 17:04:01    435s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.17
[08/13 17:04:01    435s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:15.4/0:20:01.1 (0.4), mem = 3256.1M
[08/13 17:04:01    435s] ### Creating RouteCongInterface, started
[08/13 17:04:01    435s] {MMLU 55 55 43261}
[08/13 17:04:01    435s] ### Creating LA Mngr. totSessionCpu=0:07:15 mem=3256.1M
[08/13 17:04:01    435s] ### Creating LA Mngr, finished. totSessionCpu=0:07:15 mem=3256.1M
[08/13 17:04:01    435s] 
[08/13 17:04:01    435s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 17:04:01    435s] 
[08/13 17:04:01    435s] #optDebug: {0, 1.000}
[08/13 17:04:01    435s] ### Creating RouteCongInterface, finished
[08/13 17:04:01    435s] Updated routing constraints on 0 nets.
[08/13 17:04:01    435s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.17
[08/13 17:04:01    435s] Bottom Preferred Layer:
[08/13 17:04:01    435s] +---------------+------------+------------+----------+
[08/13 17:04:01    435s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/13 17:04:01    435s] +---------------+------------+------------+----------+
[08/13 17:04:01    435s] | metal3 (z=3)  |          0 |         55 | default  |
[08/13 17:04:01    435s] | metal4 (z=4)  |          9 |          0 | default  |
[08/13 17:04:01    435s] | metal7 (z=7)  |          1 |          0 | default  |
[08/13 17:04:01    435s] +---------------+------------+------------+----------+
[08/13 17:04:01    435s] Via Pillar Rule:
[08/13 17:04:01    435s]     None
[08/13 17:04:01    435s] Finished writing unified metrics of routing constraints.
[08/13 17:04:01    435s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:07:15.6/0:20:01.3 (0.4), mem = 3256.1M
[08/13 17:04:01    435s] 
[08/13 17:04:01    435s] =============================================================================================
[08/13 17:04:01    435s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.18-s099_1
[08/13 17:04:01    435s] =============================================================================================
[08/13 17:04:01    435s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:04:01    435s] ---------------------------------------------------------------------------------------------
[08/13 17:04:01    435s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  84.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:01    435s] [ MISC                   ]          0:00:00.0  (  16.0 % )     0:00:00.0 /  0:00:00.0    1.3
[08/13 17:04:01    435s] ---------------------------------------------------------------------------------------------
[08/13 17:04:01    435s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:01    435s] ---------------------------------------------------------------------------------------------
[08/13 17:04:01    435s] 
[08/13 17:04:01    435s] End: GigaOpt Route Type Constraints Refinement
[08/13 17:04:01    435s] Deleting Lib Analyzer.
[08/13 17:04:01    435s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:15.6/0:20:01.3 (0.4), mem = 3256.1M
[08/13 17:04:01    435s] Info: 55 nets with fixed/cover wires excluded.
[08/13 17:04:01    435s] Info: 55 clock nets excluded from IPO operation.
[08/13 17:04:01    435s] ### Creating LA Mngr. totSessionCpu=0:07:16 mem=3256.1M
[08/13 17:04:01    435s] ### Creating LA Mngr, finished. totSessionCpu=0:07:16 mem=3256.1M
[08/13 17:04:01    435s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/13 17:04:01    435s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.18
[08/13 17:04:01    435s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:04:01    435s] ### Creating PhyDesignMc. totSessionCpu=0:07:16 mem=3256.1M
[08/13 17:04:01    435s] OPERPROF: Starting DPlace-Init at level 1, MEM:3256.1M, EPOCH TIME: 1755129841.686650
[08/13 17:04:01    435s] Processing tracks to init pin-track alignment.
[08/13 17:04:01    435s] z: 2, totalTracks: 1
[08/13 17:04:01    435s] z: 4, totalTracks: 1
[08/13 17:04:01    435s] z: 6, totalTracks: 1
[08/13 17:04:01    435s] z: 8, totalTracks: 1
[08/13 17:04:01    435s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:04:01    435s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3256.1M, EPOCH TIME: 1755129841.701660
[08/13 17:04:01    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:01    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:01    435s] 
[08/13 17:04:01    435s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:01    435s] 
[08/13 17:04:01    435s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 17:04:01    435s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3256.1M, EPOCH TIME: 1755129841.712079
[08/13 17:04:01    435s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3256.1M, EPOCH TIME: 1755129841.712124
[08/13 17:04:01    435s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3256.1M, EPOCH TIME: 1755129841.712504
[08/13 17:04:01    435s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3256.1MB).
[08/13 17:04:01    435s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3256.1M, EPOCH TIME: 1755129841.715142
[08/13 17:04:01    435s] TotalInstCnt at PhyDesignMc Initialization: 35181
[08/13 17:04:01    435s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:16 mem=3256.1M
[08/13 17:04:01    435s] ### Creating RouteCongInterface, started
[08/13 17:04:01    435s] 
[08/13 17:04:01    435s] Creating Lib Analyzer ...
[08/13 17:04:01    435s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 17:04:01    435s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 17:04:01    435s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 17:04:01    435s] 
[08/13 17:04:01    435s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:04:02    435s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:16 mem=3256.1M
[08/13 17:04:02    435s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:16 mem=3256.1M
[08/13 17:04:02    435s] Creating Lib Analyzer, finished. 
[08/13 17:04:02    436s] 
[08/13 17:04:02    436s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 17:04:02    436s] 
[08/13 17:04:02    436s] #optDebug: {0, 1.000}
[08/13 17:04:02    436s] ### Creating RouteCongInterface, finished
[08/13 17:04:02    436s] {MG  {4 0 1 0.0685795}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 17:04:02    436s] ### Creating LA Mngr. totSessionCpu=0:07:16 mem=3256.1M
[08/13 17:04:02    436s] ### Creating LA Mngr, finished. totSessionCpu=0:07:16 mem=3256.1M
[08/13 17:04:02    436s] Usable buffer cells for single buffer setup transform:
[08/13 17:04:02    436s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[08/13 17:04:02    436s] Number of usable buffer cells above: 9
[08/13 17:04:02    436s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3313.4M, EPOCH TIME: 1755129842.142042
[08/13 17:04:02    436s] Found 0 hard placement blockage before merging.
[08/13 17:04:02    436s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3313.4M, EPOCH TIME: 1755129842.142294
[08/13 17:04:02    436s] 
[08/13 17:04:02    436s] Netlist preparation processing... 
[08/13 17:04:02    436s] Removed 0 instance
[08/13 17:04:02    436s] *info: Marking 0 isolation instances dont touch
[08/13 17:04:02    436s] *info: Marking 0 level shifter instances dont touch
[08/13 17:04:02    436s] Deleting 0 temporary hard placement blockage(s).
[08/13 17:04:02    436s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3329.4M, EPOCH TIME: 1755129842.218636
[08/13 17:04:02    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35181).
[08/13 17:04:02    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:02    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:02    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:02    436s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.079, REAL:0.080, MEM:3272.4M, EPOCH TIME: 1755129842.298348
[08/13 17:04:02    436s] TotalInstCnt at PhyDesignMc Destruction: 35181
[08/13 17:04:02    436s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.18
[08/13 17:04:02    436s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:07:16.3/0:20:02.0 (0.4), mem = 3272.4M
[08/13 17:04:02    436s] 
[08/13 17:04:02    436s] =============================================================================================
[08/13 17:04:02    436s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.18-s099_1
[08/13 17:04:02    436s] =============================================================================================
[08/13 17:04:02    436s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:04:02    436s] ---------------------------------------------------------------------------------------------
[08/13 17:04:02    436s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  25.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:04:02    436s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:02    436s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  20.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:02    436s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/13 17:04:02    436s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  13.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:04:02    436s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:02    436s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:02    436s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:02    436s] [ MISC                   ]          0:00:00.2  (  35.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:04:02    436s] ---------------------------------------------------------------------------------------------
[08/13 17:04:02    436s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 17:04:02    436s] ---------------------------------------------------------------------------------------------
[08/13 17:04:02    436s] 
[08/13 17:04:02    436s] *** Starting optimizing excluded clock nets MEM= 3272.4M) ***
[08/13 17:04:02    436s] *info: No excluded clock nets to be optimized.
[08/13 17:04:02    436s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3272.4M) ***
[08/13 17:04:02    436s] *** Starting optimizing excluded clock nets MEM= 3272.4M) ***
[08/13 17:04:02    436s] *info: No excluded clock nets to be optimized.
[08/13 17:04:02    436s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3272.4M) ***
[08/13 17:04:02    436s] Info: Done creating the CCOpt slew target map.
[08/13 17:04:02    436s] Begin: GigaOpt high fanout net optimization
[08/13 17:04:02    436s] GigaOpt HFN: use maxLocalDensity 1.2
[08/13 17:04:02    436s] GigaOpt HFN: use maxLocalDensity 1.2
[08/13 17:04:02    436s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/13 17:04:02    436s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/13 17:04:02    436s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:16.3/0:20:02.0 (0.4), mem = 3272.4M
[08/13 17:04:02    436s] Info: 55 nets with fixed/cover wires excluded.
[08/13 17:04:02    436s] Info: 55 clock nets excluded from IPO operation.
[08/13 17:04:02    436s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.19
[08/13 17:04:02    436s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:04:02    436s] ### Creating PhyDesignMc. totSessionCpu=0:07:16 mem=3272.4M
[08/13 17:04:02    436s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 17:04:02    436s] OPERPROF: Starting DPlace-Init at level 1, MEM:3272.4M, EPOCH TIME: 1755129842.381128
[08/13 17:04:02    436s] Processing tracks to init pin-track alignment.
[08/13 17:04:02    436s] z: 2, totalTracks: 1
[08/13 17:04:02    436s] z: 4, totalTracks: 1
[08/13 17:04:02    436s] z: 6, totalTracks: 1
[08/13 17:04:02    436s] z: 8, totalTracks: 1
[08/13 17:04:02    436s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:04:02    436s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3272.4M, EPOCH TIME: 1755129842.393738
[08/13 17:04:02    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:02    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:02    436s] 
[08/13 17:04:02    436s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:02    436s] 
[08/13 17:04:02    436s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 17:04:02    436s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3272.4M, EPOCH TIME: 1755129842.403584
[08/13 17:04:02    436s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3272.4M, EPOCH TIME: 1755129842.403646
[08/13 17:04:02    436s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3272.4M, EPOCH TIME: 1755129842.404029
[08/13 17:04:02    436s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3272.4MB).
[08/13 17:04:02    436s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.026, MEM:3272.4M, EPOCH TIME: 1755129842.406752
[08/13 17:04:02    436s] TotalInstCnt at PhyDesignMc Initialization: 35181
[08/13 17:04:02    436s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:17 mem=3272.4M
[08/13 17:04:02    436s] ### Creating RouteCongInterface, started
[08/13 17:04:02    436s] 
[08/13 17:04:02    436s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/13 17:04:02    436s] 
[08/13 17:04:02    436s] #optDebug: {0, 1.000}
[08/13 17:04:02    436s] ### Creating RouteCongInterface, finished
[08/13 17:04:02    436s] {MG  {4 0 1 0.0685795}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 17:04:02    436s] ### Creating LA Mngr. totSessionCpu=0:07:17 mem=3272.4M
[08/13 17:04:02    436s] ### Creating LA Mngr, finished. totSessionCpu=0:07:17 mem=3272.4M
[08/13 17:04:03    437s] Info: violation cost 7.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[08/13 17:04:03    437s] [GPS-DRV] Optimizer parameters ============================= 
[08/13 17:04:03    437s] [GPS-DRV] maxDensity (design): 0.95
[08/13 17:04:03    437s] [GPS-DRV] maxLocalDensity: 1.2
[08/13 17:04:03    437s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/13 17:04:03    437s] [GPS-DRV] All active and enabled setup views
[08/13 17:04:03    437s] [GPS-DRV]     nangate_view_setup
[08/13 17:04:03    437s] [GPS-DRV] maxTran off
[08/13 17:04:03    437s] [GPS-DRV] maxCap off
[08/13 17:04:03    437s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/13 17:04:03    437s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[08/13 17:04:03    437s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/13 17:04:03    437s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3329.6M, EPOCH TIME: 1755129843.127150
[08/13 17:04:03    437s] Found 0 hard placement blockage before merging.
[08/13 17:04:03    437s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3329.6M, EPOCH TIME: 1755129843.127390
[08/13 17:04:03    437s] +---------+---------+--------+--------+------------+--------+
[08/13 17:04:03    437s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/13 17:04:03    437s] +---------+---------+--------+--------+------------+--------+
[08/13 17:04:03    437s] |   70.19%|        -|  -0.027|  -2.820|   0:00:00.0| 3329.6M|
[08/13 17:04:03    437s] Info: violation cost 7.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[08/13 17:04:03    437s] Info: violation cost 55.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 17:04:03    437s] |   70.19%|        -|  -0.027|  -2.820|   0:00:00.0| 3329.6M|
[08/13 17:04:03    437s] +---------+---------+--------+--------+------------+--------+
[08/13 17:04:03    437s] 
[08/13 17:04:03    437s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3329.6M) ***
[08/13 17:04:03    437s] 
[08/13 17:04:03    437s] ###############################################################################
[08/13 17:04:03    437s] #
[08/13 17:04:03    437s] #  Large fanout net report:  
[08/13 17:04:03    437s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/13 17:04:03    437s] #     - current density: 70.19
[08/13 17:04:03    437s] #
[08/13 17:04:03    437s] #  List of high fanout nets:
[08/13 17:04:03    437s] #        Net(1):  rst_n: (fanouts = 4231)
[08/13 17:04:03    437s] #
[08/13 17:04:03    437s] ###############################################################################
[08/13 17:04:03    437s] Bottom Preferred Layer:
[08/13 17:04:03    437s] +---------------+------------+------------+----------+
[08/13 17:04:03    437s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/13 17:04:03    437s] +---------------+------------+------------+----------+
[08/13 17:04:03    437s] | metal3 (z=3)  |          0 |         55 | default  |
[08/13 17:04:03    437s] | metal4 (z=4)  |          9 |          0 | default  |
[08/13 17:04:03    437s] | metal7 (z=7)  |          1 |          0 | default  |
[08/13 17:04:03    437s] +---------------+------------+------------+----------+
[08/13 17:04:03    437s] Via Pillar Rule:
[08/13 17:04:03    437s]     None
[08/13 17:04:03    437s] Finished writing unified metrics of routing constraints.
[08/13 17:04:03    437s] 
[08/13 17:04:03    437s] 
[08/13 17:04:03    437s] =======================================================================
[08/13 17:04:03    437s]                 Reasons for remaining drv violations
[08/13 17:04:03    437s] =======================================================================
[08/13 17:04:03    437s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[08/13 17:04:03    437s] 
[08/13 17:04:03    437s] HFNFixing failure reasons
[08/13 17:04:03    437s] ------------------------------------------------
[08/13 17:04:03    437s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/13 17:04:03    437s] 
[08/13 17:04:03    437s] Deleting 0 temporary hard placement blockage(s).
[08/13 17:04:03    437s] Total-nets :: 43261, Stn-nets :: 222, ratio :: 0.513164 %, Total-len 431187, Stn-len 0
[08/13 17:04:03    437s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3310.5M, EPOCH TIME: 1755129843.389807
[08/13 17:04:03    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35181).
[08/13 17:04:03    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:03    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:03    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:03    437s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.067, REAL:0.068, MEM:3272.5M, EPOCH TIME: 1755129843.457404
[08/13 17:04:03    437s] TotalInstCnt at PhyDesignMc Destruction: 35181
[08/13 17:04:03    437s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.19
[08/13 17:04:03    437s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:07:17.4/0:20:03.1 (0.4), mem = 3272.5M
[08/13 17:04:03    437s] 
[08/13 17:04:03    437s] =============================================================================================
[08/13 17:04:03    437s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.18-s099_1
[08/13 17:04:03    437s] =============================================================================================
[08/13 17:04:03    437s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:04:03    437s] ---------------------------------------------------------------------------------------------
[08/13 17:04:03    437s] [ SlackTraversorInit     ]      1   0:00:00.2  (  16.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:04:03    437s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:03    437s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  12.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:03    437s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.1
[08/13 17:04:03    437s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:03    437s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:03    437s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[08/13 17:04:03    437s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:03    437s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:03    437s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:03    437s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:03    437s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.6
[08/13 17:04:03    437s] [ MISC                   ]          0:00:00.6  (  56.8 % )     0:00:00.6 /  0:00:00.6    1.0
[08/13 17:04:03    437s] ---------------------------------------------------------------------------------------------
[08/13 17:04:03    437s]  DrvOpt #1 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[08/13 17:04:03    437s] ---------------------------------------------------------------------------------------------
[08/13 17:04:03    437s] 
[08/13 17:04:03    437s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/13 17:04:03    437s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/13 17:04:03    437s] End: GigaOpt high fanout net optimization
[08/13 17:04:03    437s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/13 17:04:03    437s] Deleting Lib Analyzer.
[08/13 17:04:03    437s] Begin: GigaOpt Global Optimization
[08/13 17:04:03    437s] *info: use new DP (enabled)
[08/13 17:04:03    437s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/13 17:04:03    437s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/13 17:04:03    437s] Info: 55 nets with fixed/cover wires excluded.
[08/13 17:04:03    437s] Info: 55 clock nets excluded from IPO operation.
[08/13 17:04:03    437s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:17.9/0:20:03.6 (0.4), mem = 3272.5M
[08/13 17:04:03    437s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.20
[08/13 17:04:03    437s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:04:03    437s] ### Creating PhyDesignMc. totSessionCpu=0:07:18 mem=3272.5M
[08/13 17:04:03    437s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 17:04:03    437s] OPERPROF: Starting DPlace-Init at level 1, MEM:3272.5M, EPOCH TIME: 1755129843.894593
[08/13 17:04:03    437s] Processing tracks to init pin-track alignment.
[08/13 17:04:03    437s] z: 2, totalTracks: 1
[08/13 17:04:03    437s] z: 4, totalTracks: 1
[08/13 17:04:03    437s] z: 6, totalTracks: 1
[08/13 17:04:03    437s] z: 8, totalTracks: 1
[08/13 17:04:03    437s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:04:03    437s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3272.5M, EPOCH TIME: 1755129843.907204
[08/13 17:04:03    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:03    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:03    437s] 
[08/13 17:04:03    437s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:03    437s] 
[08/13 17:04:03    437s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 17:04:03    437s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:3272.5M, EPOCH TIME: 1755129843.916137
[08/13 17:04:03    437s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3272.5M, EPOCH TIME: 1755129843.916180
[08/13 17:04:03    437s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3272.5M, EPOCH TIME: 1755129843.916554
[08/13 17:04:03    437s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3272.5MB).
[08/13 17:04:03    437s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.024, MEM:3272.5M, EPOCH TIME: 1755129843.918793
[08/13 17:04:04    438s] TotalInstCnt at PhyDesignMc Initialization: 35181
[08/13 17:04:04    438s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:18 mem=3272.5M
[08/13 17:04:04    438s] ### Creating RouteCongInterface, started
[08/13 17:04:04    438s] 
[08/13 17:04:04    438s] Creating Lib Analyzer ...
[08/13 17:04:04    438s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 17:04:04    438s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 17:04:04    438s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 17:04:04    438s] 
[08/13 17:04:04    438s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:04:04    438s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:18 mem=3272.5M
[08/13 17:04:04    438s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:18 mem=3272.5M
[08/13 17:04:04    438s] Creating Lib Analyzer, finished. 
[08/13 17:04:04    438s] 
[08/13 17:04:04    438s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 17:04:04    438s] 
[08/13 17:04:04    438s] #optDebug: {0, 1.000}
[08/13 17:04:04    438s] ### Creating RouteCongInterface, finished
[08/13 17:04:04    438s] {MG  {4 0 1 0.0685795}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 17:04:04    438s] ### Creating LA Mngr. totSessionCpu=0:07:18 mem=3272.5M
[08/13 17:04:04    438s] ### Creating LA Mngr, finished. totSessionCpu=0:07:18 mem=3272.5M
[08/13 17:04:04    438s] *info: 55 clock nets excluded
[08/13 17:04:04    438s] *info: 55 nets with fixed/cover wires excluded.
[08/13 17:04:04    438s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3329.8M, EPOCH TIME: 1755129844.589249
[08/13 17:04:04    438s] Found 0 hard placement blockage before merging.
[08/13 17:04:04    438s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3329.8M, EPOCH TIME: 1755129844.589659
[08/13 17:04:04    438s] ** GigaOpt Global Opt WNS Slack -0.027  TNS Slack -2.820 
[08/13 17:04:04    438s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 17:04:04    438s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
[08/13 17:04:04    438s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 17:04:04    438s] |  -0.027|  -2.820|   70.19%|   0:00:00.0| 3329.8M|nangate_view_setup|  reg2reg| acc_reg_out_reg[2]49/D    |
[08/13 17:04:06    440s] |  -0.027|  -2.266|   70.20%|   0:00:02.0| 3361.2M|nangate_view_setup|  reg2reg| acc_reg_out_reg[12]81/D   |
[08/13 17:04:06    440s] |  -0.027|  -1.356|   70.22%|   0:00:00.0| 3361.2M|nangate_view_setup|  reg2reg| acc_reg_out_reg[12]81/D   |
[08/13 17:04:06    440s] |  -0.027|  -0.888|   70.23%|   0:00:00.0| 3361.2M|nangate_view_setup|  reg2reg| acc_reg_out_reg[12]81/D   |
[08/13 17:04:07    441s] |  -0.012|  -0.110|   70.25%|   0:00:01.0| 3361.2M|nangate_view_setup|  reg2reg| acc_reg_out_reg[12]81/D   |
[08/13 17:04:07    441s] |  -0.009|  -0.054|   70.25%|   0:00:00.0| 3399.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]97/D    |
[08/13 17:04:07    441s] |  -0.009|  -0.054|   70.25%|   0:00:00.0| 3399.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]97/D    |
[08/13 17:04:07    441s] |  -0.009|  -0.056|   70.25%|   0:00:00.0| 3399.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]97/D    |
[08/13 17:04:08    441s] |  -0.003|  -0.011|   70.25%|   0:00:01.0| 3399.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]97/D    |
[08/13 17:04:08    442s] |  -0.003|  -0.011|   70.25%|   0:00:00.0| 3399.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]97/D    |
[08/13 17:04:08    442s] |  -0.003|  -0.011|   70.25%|   0:00:00.0| 3399.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]97/D    |
[08/13 17:04:08    442s] |  -0.003|  -0.011|   70.25%|   0:00:00.0| 3399.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]97/D    |
[08/13 17:04:08    442s] |  -0.002|  -0.002|   70.25%|   0:00:00.0| 3399.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]53/D   |
[08/13 17:04:08    442s] |  -0.002|  -0.002|   70.25%|   0:00:00.0| 3399.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]53/D   |
[08/13 17:04:08    442s] |  -0.001|  -0.001|   70.25%|   0:00:00.0| 3399.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[3]61/D    |
[08/13 17:04:08    442s] |  -0.001|  -0.001|   70.25%|   0:00:00.0| 3399.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[3]61/D    |
[08/13 17:04:08    442s] |  -0.001|  -0.001|   70.25%|   0:00:00.0| 3399.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[3]61/D    |
[08/13 17:04:09    443s] |  -0.001|  -0.001|   70.25%|   0:00:01.0| 3399.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[3]61/D    |
[08/13 17:04:09    443s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 17:04:09    443s] 
[08/13 17:04:09    443s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:04.4 real=0:00:05.0 mem=3399.4M) ***
[08/13 17:04:09    443s] 
[08/13 17:04:09    443s] *** Finish post-CTS Setup Fixing (cpu=0:00:04.4 real=0:00:05.0 mem=3399.4M) ***
[08/13 17:04:09    443s] Deleting 0 temporary hard placement blockage(s).
[08/13 17:04:09    443s] Finished writing unified metrics of routing constraints.
[08/13 17:04:09    443s] Bottom Preferred Layer:
[08/13 17:04:09    443s] +---------------+------------+------------+----------+
[08/13 17:04:09    443s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/13 17:04:09    443s] +---------------+------------+------------+----------+
[08/13 17:04:09    443s] | metal3 (z=3)  |          0 |         55 | default  |
[08/13 17:04:09    443s] | metal4 (z=4)  |         27 |          0 | default  |
[08/13 17:04:09    443s] | metal7 (z=7)  |          1 |          0 | default  |
[08/13 17:04:09    443s] +---------------+------------+------------+----------+
[08/13 17:04:09    443s] Via Pillar Rule:
[08/13 17:04:09    443s]     None
[08/13 17:04:09    443s] ** GigaOpt Global Opt End WNS Slack -0.001  TNS Slack -0.001 
[08/13 17:04:09    443s] Total-nets :: 43284, Stn-nets :: 338, ratio :: 0.780889 %, Total-len 430851, Stn-len 4083.3
[08/13 17:04:09    443s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3380.3M, EPOCH TIME: 1755129849.320106
[08/13 17:04:09    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35204).
[08/13 17:04:09    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:09    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:09    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:09    443s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.086, REAL:0.087, MEM:3276.3M, EPOCH TIME: 1755129849.406825
[08/13 17:04:09    443s] TotalInstCnt at PhyDesignMc Destruction: 35204
[08/13 17:04:09    443s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.20
[08/13 17:04:09    443s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.5/0:00:05.5 (1.0), totSession cpu/real = 0:07:23.4/0:20:09.1 (0.4), mem = 3276.3M
[08/13 17:04:09    443s] 
[08/13 17:04:09    443s] =============================================================================================
[08/13 17:04:09    443s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.18-s099_1
[08/13 17:04:09    443s] =============================================================================================
[08/13 17:04:09    443s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:04:09    443s] ---------------------------------------------------------------------------------------------
[08/13 17:04:09    443s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:04:09    443s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:04:09    443s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:09    443s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:09    443s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.1
[08/13 17:04:09    443s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:04:09    443s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:09    443s] [ BottleneckAnalyzerInit ]      5   0:00:01.6  (  29.1 % )     0:00:01.6 /  0:00:01.6    1.0
[08/13 17:04:09    443s] [ TransformInit          ]      1   0:00:00.3  (   5.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:04:09    443s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.2 % )     0:00:02.6 /  0:00:02.6    1.0
[08/13 17:04:09    443s] [ OptGetWeight           ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:09    443s] [ OptEval                ]     17   0:00:01.4  (  25.3 % )     0:00:01.4 /  0:00:01.4    1.0
[08/13 17:04:09    443s] [ OptCommit              ]     17   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[08/13 17:04:09    443s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.5 % )     0:00:00.4 /  0:00:00.3    0.9
[08/13 17:04:09    443s] [ IncrDelayCalc          ]     43   0:00:00.3  (   5.9 % )     0:00:00.3 /  0:00:00.3    0.9
[08/13 17:04:09    443s] [ SetupOptGetWorkingSet  ]     17   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 17:04:09    443s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[08/13 17:04:09    443s] [ SetupOptSlackGraph     ]     17   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.1    0.9
[08/13 17:04:09    443s] [ IncrTimingUpdate       ]      9   0:00:00.5  (   8.6 % )     0:00:00.5 /  0:00:00.5    1.1
[08/13 17:04:09    443s] [ MISC                   ]          0:00:00.4  (   7.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 17:04:09    443s] ---------------------------------------------------------------------------------------------
[08/13 17:04:09    443s]  GlobalOpt #1 TOTAL                 0:00:05.5  ( 100.0 % )     0:00:05.5 /  0:00:05.5    1.0
[08/13 17:04:09    443s] ---------------------------------------------------------------------------------------------
[08/13 17:04:09    443s] 
[08/13 17:04:09    443s] End: GigaOpt Global Optimization
[08/13 17:04:09    443s] *** Timing NOT met, worst failing slack is -0.001
[08/13 17:04:09    443s] *** Check timing (0:00:00.0)
[08/13 17:04:09    443s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/13 17:04:09    443s] Deleting Lib Analyzer.
[08/13 17:04:09    443s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/13 17:04:09    443s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/13 17:04:09    443s] Info: 55 nets with fixed/cover wires excluded.
[08/13 17:04:09    443s] Info: 55 clock nets excluded from IPO operation.
[08/13 17:04:09    443s] ### Creating LA Mngr. totSessionCpu=0:07:23 mem=3276.3M
[08/13 17:04:09    443s] ### Creating LA Mngr, finished. totSessionCpu=0:07:23 mem=3276.3M
[08/13 17:04:09    443s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/13 17:04:09    443s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3276.3M, EPOCH TIME: 1755129849.513551
[08/13 17:04:09    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:09    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:09    443s] 
[08/13 17:04:09    443s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:09    443s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3276.3M, EPOCH TIME: 1755129849.523714
[08/13 17:04:09    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:04:09    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:09    443s] Begin: GigaOpt Optimization in WNS mode
[08/13 17:04:09    443s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/13 17:04:09    443s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/13 17:04:10    443s] Info: 55 nets with fixed/cover wires excluded.
[08/13 17:04:10    444s] Info: 55 clock nets excluded from IPO operation.
[08/13 17:04:10    444s] *** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:24.0/0:20:09.7 (0.4), mem = 3274.3M
[08/13 17:04:10    444s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.21
[08/13 17:04:10    444s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:04:10    444s] ### Creating PhyDesignMc. totSessionCpu=0:07:24 mem=3274.3M
[08/13 17:04:10    444s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 17:04:10    444s] OPERPROF: Starting DPlace-Init at level 1, MEM:3274.3M, EPOCH TIME: 1755129850.048609
[08/13 17:04:10    444s] Processing tracks to init pin-track alignment.
[08/13 17:04:10    444s] z: 2, totalTracks: 1
[08/13 17:04:10    444s] z: 4, totalTracks: 1
[08/13 17:04:10    444s] z: 6, totalTracks: 1
[08/13 17:04:10    444s] z: 8, totalTracks: 1
[08/13 17:04:10    444s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:04:10    444s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3274.3M, EPOCH TIME: 1755129850.062677
[08/13 17:04:10    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:10    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:10    444s] 
[08/13 17:04:10    444s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:10    444s] 
[08/13 17:04:10    444s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 17:04:10    444s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3274.3M, EPOCH TIME: 1755129850.072780
[08/13 17:04:10    444s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3274.3M, EPOCH TIME: 1755129850.072823
[08/13 17:04:10    444s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3274.3M, EPOCH TIME: 1755129850.073223
[08/13 17:04:10    444s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3274.3MB).
[08/13 17:04:10    444s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.027, MEM:3274.3M, EPOCH TIME: 1755129850.075831
[08/13 17:04:10    444s] TotalInstCnt at PhyDesignMc Initialization: 35204
[08/13 17:04:10    444s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:24 mem=3274.3M
[08/13 17:04:10    444s] ### Creating RouteCongInterface, started
[08/13 17:04:10    444s] 
[08/13 17:04:10    444s] Creating Lib Analyzer ...
[08/13 17:04:10    444s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 17:04:10    444s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 17:04:10    444s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 17:04:10    444s] 
[08/13 17:04:10    444s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:04:10    444s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:24 mem=3278.3M
[08/13 17:04:10    444s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:24 mem=3278.3M
[08/13 17:04:10    444s] Creating Lib Analyzer, finished. 
[08/13 17:04:10    444s] 
[08/13 17:04:10    444s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/13 17:04:10    444s] 
[08/13 17:04:10    444s] #optDebug: {0, 1.000}
[08/13 17:04:10    444s] ### Creating RouteCongInterface, finished
[08/13 17:04:10    444s] {MG  {4 0 1 0.0685795}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 17:04:10    444s] ### Creating LA Mngr. totSessionCpu=0:07:24 mem=3278.3M
[08/13 17:04:10    444s] ### Creating LA Mngr, finished. totSessionCpu=0:07:24 mem=3278.3M
[08/13 17:04:10    444s] *info: 55 clock nets excluded
[08/13 17:04:10    444s] *info: 55 nets with fixed/cover wires excluded.
[08/13 17:04:10    444s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3803398.3
[08/13 17:04:10    444s] PathGroup :  reg2reg  TargetSlack : 0.0085 
[08/13 17:04:10    444s] ** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 70.25
[08/13 17:04:10    444s] Optimizer WNS Pass 0
[08/13 17:04:10    444s] OptDebug: Start of Optimizer WNS Pass 0:
[08/13 17:04:10    444s] +----------+------+------+
[08/13 17:04:10    444s] |Path Group|   WNS|   TNS|
[08/13 17:04:10    444s] +----------+------+------+
[08/13 17:04:10    444s] |default   | 0.794| 0.000|
[08/13 17:04:10    444s] |reg2reg   |-0.001|-0.001|
[08/13 17:04:10    444s] |HEPG      |-0.001|-0.001|
[08/13 17:04:10    444s] |All Paths |-0.001|-0.001|
[08/13 17:04:10    444s] +----------+------+------+
[08/13 17:04:10    444s] 
[08/13 17:04:10    444s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3335.5M, EPOCH TIME: 1755129850.962751
[08/13 17:04:10    444s] Found 0 hard placement blockage before merging.
[08/13 17:04:10    444s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.001ns TNS -0.001ns; HEPG WNS -0.001ns TNS -0.001ns; all paths WNS -0.001ns TNS -0.001ns; Real time 0:01:12
[08/13 17:04:10    444s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3335.5M, EPOCH TIME: 1755129850.963185
[08/13 17:04:11    444s] Active Path Group: reg2reg  
[08/13 17:04:11    445s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 17:04:11    445s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
[08/13 17:04:11    445s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 17:04:11    445s] |  -0.001|   -0.001|  -0.001|   -0.001|   70.25%|   0:00:00.0| 3335.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[3]61/D    |
[08/13 17:04:11    445s] |   0.004|    0.004|   0.000|    0.000|   70.27%|   0:00:00.0| 3359.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[2]89/D    |
[08/13 17:04:12    446s] |   0.008|    0.008|   0.000|    0.000|   70.30%|   0:00:01.0| 3462.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]69/D   |
[08/13 17:04:13    447s] |   0.012|    0.012|   0.000|    0.000|   70.34%|   0:00:01.0| 3462.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[3]37/D    |
[08/13 17:04:13    447s] |   0.012|    0.012|   0.000|    0.000|   70.34%|   0:00:00.0| 3462.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[3]37/D    |
[08/13 17:04:13    447s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 17:04:13    447s] 
[08/13 17:04:13    447s] *** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=3462.5M) ***
[08/13 17:04:13    447s] 
[08/13 17:04:13    447s] *** Finished Optimize Step Cumulative (cpu=0:00:02.3 real=0:00:02.0 mem=3462.5M) ***
[08/13 17:04:13    447s] Deleting 0 temporary hard placement blockage(s).
[08/13 17:04:13    447s] OptDebug: End of Optimizer WNS Pass 0:
[08/13 17:04:13    447s] +----------+-----+-----+
[08/13 17:04:13    447s] |Path Group|  WNS|  TNS|
[08/13 17:04:13    447s] +----------+-----+-----+
[08/13 17:04:13    447s] |default   |0.794|0.000|
[08/13 17:04:13    447s] |reg2reg   |0.012|0.000|
[08/13 17:04:13    447s] |HEPG      |0.012|0.000|
[08/13 17:04:13    447s] |All Paths |0.012|0.000|
[08/13 17:04:13    447s] +----------+-----+-----+
[08/13 17:04:13    447s] 
[08/13 17:04:13    447s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.012ns TNS 0.000ns; HEPG WNS 0.012ns TNS 0.000ns; all paths WNS 0.012ns TNS 0.000ns; Real time 0:01:15
[08/13 17:04:13    447s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.34
[08/13 17:04:13    447s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3803398.3
[08/13 17:04:13    447s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3462.5M, EPOCH TIME: 1755129853.363561
[08/13 17:04:13    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35270).
[08/13 17:04:13    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:13    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:13    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:13    447s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.090, MEM:3386.5M, EPOCH TIME: 1755129853.453521
[08/13 17:04:13    447s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3386.5M, EPOCH TIME: 1755129853.457104
[08/13 17:04:13    447s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3386.5M, EPOCH TIME: 1755129853.457151
[08/13 17:04:13    447s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3386.5M, EPOCH TIME: 1755129853.471087
[08/13 17:04:13    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:13    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:13    447s] 
[08/13 17:04:13    447s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:13    447s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:3386.5M, EPOCH TIME: 1755129853.481308
[08/13 17:04:13    447s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3386.5M, EPOCH TIME: 1755129853.481363
[08/13 17:04:13    447s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3386.5M, EPOCH TIME: 1755129853.481678
[08/13 17:04:13    447s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.027, REAL:0.027, MEM:3386.5M, EPOCH TIME: 1755129853.484052
[08/13 17:04:13    447s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.027, REAL:0.027, MEM:3386.5M, EPOCH TIME: 1755129853.484073
[08/13 17:04:13    447s] TDRefine: refinePlace mode is spiral
[08/13 17:04:13    447s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.13
[08/13 17:04:13    447s] OPERPROF: Starting RefinePlace at level 1, MEM:3386.5M, EPOCH TIME: 1755129853.484115
[08/13 17:04:13    447s] *** Starting place_detail (0:07:27 mem=3386.5M) ***
[08/13 17:04:13    447s] Total net bbox length = 4.596e+05 (2.070e+05 2.526e+05) (ext = 1.281e+05)
[08/13 17:04:13    447s] 
[08/13 17:04:13    447s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:13    447s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:04:13    447s] (I)      Default pattern map key = top_default.
[08/13 17:04:13    447s] (I)      Default pattern map key = top_default.
[08/13 17:04:13    447s] User Input Parameters:
[08/13 17:04:13    447s] - Congestion Driven    : Off
[08/13 17:04:13    447s] 
[08/13 17:04:13    447s] Starting Small incrNP...
[08/13 17:04:13    447s] - Timing Driven        : Off
[08/13 17:04:13    447s] - Area-Violation Based : Off
[08/13 17:04:13    447s] - Start Rollback Level : -5
[08/13 17:04:13    447s] - Legalized            : On
[08/13 17:04:13    447s] - Window Based         : Off
[08/13 17:04:13    447s] - eDen incr mode       : Off
[08/13 17:04:13    447s] - Small incr mode      : On
[08/13 17:04:13    447s] 
[08/13 17:04:13    447s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3386.5M, EPOCH TIME: 1755129853.509630
[08/13 17:04:13    447s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3386.5M, EPOCH TIME: 1755129853.512499
[08/13 17:04:13    447s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.004, REAL:0.005, MEM:3386.5M, EPOCH TIME: 1755129853.517062
[08/13 17:04:13    447s] default core: bins with density > 0.750 = 34.55 % ( 199 / 576 )
[08/13 17:04:13    447s] Density distribution unevenness ratio (U70) = 5.278%
[08/13 17:04:13    447s] Density distribution unevenness ratio = 5.278%
[08/13 17:04:13    447s] Density distribution unevenness ratio (U80) = 0.260%
[08/13 17:04:13    447s] Density distribution unevenness ratio (U90) = 0.000%
[08/13 17:04:13    447s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.007, REAL:0.008, MEM:3386.5M, EPOCH TIME: 1755129853.517180
[08/13 17:04:13    447s] cost 0.945946, thresh 1.000000
[08/13 17:04:13    447s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3386.5M)
[08/13 17:04:13    447s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/13 17:04:13    447s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3386.5M, EPOCH TIME: 1755129853.517804
[08/13 17:04:13    447s] Starting refinePlace ...
[08/13 17:04:13    447s] (I)      Default pattern map key = top_default.
[08/13 17:04:13    447s] One DDP V2 for no tweak run.
[08/13 17:04:13    447s] (I)      Default pattern map key = top_default.
[08/13 17:04:13    447s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3389.0M, EPOCH TIME: 1755129853.557346
[08/13 17:04:13    447s] DDP initSite1 nrRow 231 nrJob 231
[08/13 17:04:13    447s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3389.0M, EPOCH TIME: 1755129853.557393
[08/13 17:04:13    447s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3389.0M, EPOCH TIME: 1755129853.557581
[08/13 17:04:13    447s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3389.0M, EPOCH TIME: 1755129853.557597
[08/13 17:04:13    447s] DDP markSite nrRow 231 nrJob 231
[08/13 17:04:13    447s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3389.0M, EPOCH TIME: 1755129853.558160
[08/13 17:04:13    447s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3389.0M, EPOCH TIME: 1755129853.558175
[08/13 17:04:13    447s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/13 17:04:13    447s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3393.8M, EPOCH TIME: 1755129853.570511
[08/13 17:04:13    447s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3393.8M, EPOCH TIME: 1755129853.570543
[08/13 17:04:13    447s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.003, REAL:0.003, MEM:3393.8M, EPOCH TIME: 1755129853.573645
[08/13 17:04:13    447s] ** Cut row section cpu time 0:00:00.0.
[08/13 17:04:13    447s]  ** Cut row section real time 0:00:00.0.
[08/13 17:04:13    447s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.003, REAL:0.003, MEM:3393.8M, EPOCH TIME: 1755129853.573715
[08/13 17:04:13    447s]   Spread Effort: high, standalone mode, useDDP on.
[08/13 17:04:13    447s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=3393.8MB) @(0:07:27 - 0:07:28).
[08/13 17:04:13    447s] Move report: preRPlace moves 427 insts, mean move: 0.45 um, max move: 2.92 um 
[08/13 17:04:13    447s] 	Max move on inst (FE_RC_272_0): (330.22, 309.68) --> (331.74, 311.08)
[08/13 17:04:13    447s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[08/13 17:04:13    447s] wireLenOptFixPriorityInst 4231 inst fixed
[08/13 17:04:13    447s] 
[08/13 17:04:13    447s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 17:04:14    448s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 17:04:14    448s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 17:04:14    448s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 17:04:14    448s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[08/13 17:04:14    448s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 17:04:14    448s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=3377.8MB) @(0:07:28 - 0:07:28).
[08/13 17:04:14    448s] Move report: Detail placement moves 427 insts, mean move: 0.45 um, max move: 2.92 um 
[08/13 17:04:14    448s] 	Max move on inst (FE_RC_272_0): (330.22, 309.68) --> (331.74, 311.08)
[08/13 17:04:14    448s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3377.8MB
[08/13 17:04:14    448s] Statistics of distance of Instance movement in refine placement:
[08/13 17:04:14    448s]   maximum (X+Y) =         2.92 um
[08/13 17:04:14    448s]   inst (FE_RC_272_0) with max move: (330.22, 309.68) -> (331.74, 311.08)
[08/13 17:04:14    448s]   mean    (X+Y) =         0.45 um
[08/13 17:04:14    448s] Summary Report:
[08/13 17:04:14    448s] Instances move: 427 (out of 35216 movable)
[08/13 17:04:14    448s] Instances flipped: 0
[08/13 17:04:14    448s] Mean displacement: 0.45 um
[08/13 17:04:14    448s] Total instances moved : 427
[08/13 17:04:14    448s] Max displacement: 2.92 um (Instance: FE_RC_272_0) (330.22, 309.68) -> (331.74, 311.08)
[08/13 17:04:14    448s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[08/13 17:04:14    448s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.796, REAL:0.799, MEM:3377.8M, EPOCH TIME: 1755129854.316533
[08/13 17:04:14    448s] Total net bbox length = 4.598e+05 (2.071e+05 2.526e+05) (ext = 1.281e+05)
[08/13 17:04:14    448s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3377.8MB
[08/13 17:04:14    448s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=3377.8MB) @(0:07:27 - 0:07:28).
[08/13 17:04:14    448s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.13
[08/13 17:04:14    448s] *** Finished place_detail (0:07:28 mem=3377.8M) ***
[08/13 17:04:14    448s] OPERPROF: Finished RefinePlace at level 1, CPU:0.839, REAL:0.841, MEM:3377.8M, EPOCH TIME: 1755129854.325229
[08/13 17:04:14    448s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3377.8M, EPOCH TIME: 1755129854.458131
[08/13 17:04:14    448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35270).
[08/13 17:04:14    448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:14    448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:14    448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:14    448s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.084, REAL:0.085, MEM:3371.8M, EPOCH TIME: 1755129854.542693
[08/13 17:04:14    448s] *** maximum move = 2.92 um ***
[08/13 17:04:14    448s] *** Finished re-routing un-routed nets (3371.8M) ***
[08/13 17:04:14    448s] OPERPROF: Starting DPlace-Init at level 1, MEM:3371.8M, EPOCH TIME: 1755129854.585759
[08/13 17:04:14    448s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3371.8M, EPOCH TIME: 1755129854.599960
[08/13 17:04:14    448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:14    448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:14    448s] 
[08/13 17:04:14    448s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:14    448s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3371.8M, EPOCH TIME: 1755129854.609875
[08/13 17:04:14    448s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3371.8M, EPOCH TIME: 1755129854.609926
[08/13 17:04:14    448s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3387.8M, EPOCH TIME: 1755129854.610408
[08/13 17:04:14    448s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.027, MEM:3387.8M, EPOCH TIME: 1755129854.612969
[08/13 17:04:14    448s] 
[08/13 17:04:14    448s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=3387.8M) ***
[08/13 17:04:14    448s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3803398.3
[08/13 17:04:14    448s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.34
[08/13 17:04:14    448s] OptDebug: End of Setup Fixing:
[08/13 17:04:14    448s] +----------+-----+-----+
[08/13 17:04:14    448s] |Path Group|  WNS|  TNS|
[08/13 17:04:14    448s] +----------+-----+-----+
[08/13 17:04:14    448s] |default   |0.794|0.000|
[08/13 17:04:14    448s] |reg2reg   |0.012|0.000|
[08/13 17:04:14    448s] |HEPG      |0.012|0.000|
[08/13 17:04:14    448s] |All Paths |0.012|0.000|
[08/13 17:04:14    448s] +----------+-----+-----+
[08/13 17:04:14    448s] 
[08/13 17:04:14    448s] Bottom Preferred Layer:
[08/13 17:04:14    448s] +---------------+------------+------------+----------+
[08/13 17:04:14    448s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/13 17:04:14    448s] +---------------+------------+------------+----------+
[08/13 17:04:14    448s] | metal3 (z=3)  |          0 |         55 | default  |
[08/13 17:04:14    448s] | metal4 (z=4)  |         32 |          0 | default  |
[08/13 17:04:14    448s] | metal7 (z=7)  |          1 |          0 | default  |
[08/13 17:04:14    448s] +---------------+------------+------------+----------+
[08/13 17:04:14    448s] Via Pillar Rule:
[08/13 17:04:14    448s]     None
[08/13 17:04:14    448s] Finished writing unified metrics of routing constraints.
[08/13 17:04:14    448s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3803398.3
[08/13 17:04:14    448s] 
[08/13 17:04:14    448s] *** Finish post-CTS Setup Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=3387.8M) ***
[08/13 17:04:14    448s] 
[08/13 17:04:14    448s] Total-nets :: 43345, Stn-nets :: 543, ratio :: 1.25274 %, Total-len 430719, Stn-len 7369.91
[08/13 17:04:14    448s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3368.7M, EPOCH TIME: 1755129854.948473
[08/13 17:04:14    448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:04:14    448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:15    448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:15    448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:15    448s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.076, REAL:0.076, MEM:3285.7M, EPOCH TIME: 1755129855.024936
[08/13 17:04:15    448s] TotalInstCnt at PhyDesignMc Destruction: 35270
[08/13 17:04:15    448s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.21
[08/13 17:04:15    448s] *** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.9/0:00:05.0 (1.0), totSession cpu/real = 0:07:29.0/0:20:14.7 (0.4), mem = 3285.7M
[08/13 17:04:15    448s] 
[08/13 17:04:15    448s] =============================================================================================
[08/13 17:04:15    448s]  Step TAT Report : WnsOpt #1 / ccopt_design #1                                  21.18-s099_1
[08/13 17:04:15    448s] =============================================================================================
[08/13 17:04:15    448s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:04:15    448s] ---------------------------------------------------------------------------------------------
[08/13 17:04:15    448s] [ SlackTraversorInit     ]      2   0:00:00.3  (   7.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:04:15    448s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:04:15    448s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:15    448s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:15    448s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[08/13 17:04:15    448s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:04:15    448s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:15    448s] [ TransformInit          ]      1   0:00:00.3  (   5.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:04:15    448s] [ OptimizationStep       ]      1   0:00:00.1  (   1.7 % )     0:00:02.3 /  0:00:02.3    1.0
[08/13 17:04:15    448s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.1 % )     0:00:02.2 /  0:00:02.2    1.0
[08/13 17:04:15    448s] [ OptGetWeight           ]      4   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 17:04:15    448s] [ OptEval                ]      4   0:00:01.3  (  25.3 % )     0:00:01.3 /  0:00:01.2    1.0
[08/13 17:04:15    448s] [ OptCommit              ]      4   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:15    448s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:04:15    448s] [ IncrDelayCalc          ]     22   0:00:00.3  (   5.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:04:15    448s] [ SetupOptGetWorkingSet  ]     12   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.4
[08/13 17:04:15    448s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:15    448s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    1.0
[08/13 17:04:15    448s] [ RefinePlace            ]      1   0:00:01.3  (  27.1 % )     0:00:01.4 /  0:00:01.4    1.0
[08/13 17:04:15    448s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[08/13 17:04:15    448s] [ IncrTimingUpdate       ]      8   0:00:00.4  (   7.2 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 17:04:15    448s] [ MISC                   ]          0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    0.9
[08/13 17:04:15    448s] ---------------------------------------------------------------------------------------------
[08/13 17:04:15    448s]  WnsOpt #1 TOTAL                    0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:04.9    1.0
[08/13 17:04:15    448s] ---------------------------------------------------------------------------------------------
[08/13 17:04:15    448s] 
[08/13 17:04:15    448s] End: GigaOpt Optimization in WNS mode
[08/13 17:04:15    448s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/13 17:04:15    448s] Deleting Lib Analyzer.
[08/13 17:04:15    448s] **INFO: Flow update: Design timing is met.
[08/13 17:04:15    449s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/13 17:04:15    449s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/13 17:04:15    449s] Info: 55 nets with fixed/cover wires excluded.
[08/13 17:04:15    449s] Info: 55 clock nets excluded from IPO operation.
[08/13 17:04:15    449s] ### Creating LA Mngr. totSessionCpu=0:07:29 mem=3283.7M
[08/13 17:04:15    449s] ### Creating LA Mngr, finished. totSessionCpu=0:07:29 mem=3283.7M
[08/13 17:04:15    449s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/13 17:04:15    449s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:04:15    449s] ### Creating PhyDesignMc. totSessionCpu=0:07:29 mem=3341.0M
[08/13 17:04:15    449s] OPERPROF: Starting DPlace-Init at level 1, MEM:3341.0M, EPOCH TIME: 1755129855.278129
[08/13 17:04:15    449s] Processing tracks to init pin-track alignment.
[08/13 17:04:15    449s] z: 2, totalTracks: 1
[08/13 17:04:15    449s] z: 4, totalTracks: 1
[08/13 17:04:15    449s] z: 6, totalTracks: 1
[08/13 17:04:15    449s] z: 8, totalTracks: 1
[08/13 17:04:15    449s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:04:15    449s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3341.0M, EPOCH TIME: 1755129855.292472
[08/13 17:04:15    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:15    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:15    449s] 
[08/13 17:04:15    449s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:15    449s] 
[08/13 17:04:15    449s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 17:04:15    449s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3341.0M, EPOCH TIME: 1755129855.302863
[08/13 17:04:15    449s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3341.0M, EPOCH TIME: 1755129855.302918
[08/13 17:04:15    449s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3341.0M, EPOCH TIME: 1755129855.303272
[08/13 17:04:15    449s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3341.0MB).
[08/13 17:04:15    449s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3341.0M, EPOCH TIME: 1755129855.305923
[08/13 17:04:15    449s] TotalInstCnt at PhyDesignMc Initialization: 35270
[08/13 17:04:15    449s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:29 mem=3341.0M
[08/13 17:04:15    449s] 
[08/13 17:04:15    449s] Creating Lib Analyzer ...
[08/13 17:04:15    449s] Begin: Area Reclaim Optimization
[08/13 17:04:15    449s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:29.3/0:20:15.1 (0.4), mem = 3341.0M
[08/13 17:04:15    449s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 17:04:15    449s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 17:04:15    449s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 17:04:15    449s] 
[08/13 17:04:15    449s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:04:15    449s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:30 mem=3345.0M
[08/13 17:04:15    449s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:30 mem=3345.0M
[08/13 17:04:15    449s] Creating Lib Analyzer, finished. 
[08/13 17:04:15    449s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.22
[08/13 17:04:15    449s] ### Creating RouteCongInterface, started
[08/13 17:04:15    449s] 
[08/13 17:04:15    449s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 17:04:15    449s] 
[08/13 17:04:15    449s] #optDebug: {0, 1.000}
[08/13 17:04:15    449s] ### Creating RouteCongInterface, finished
[08/13 17:04:15    449s] {MG  {4 0 1 0.0685795}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 17:04:15    449s] ### Creating LA Mngr. totSessionCpu=0:07:30 mem=3345.0M
[08/13 17:04:15    449s] ### Creating LA Mngr, finished. totSessionCpu=0:07:30 mem=3345.0M
[08/13 17:04:15    449s] Usable buffer cells for single buffer setup transform:
[08/13 17:04:15    449s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[08/13 17:04:15    449s] Number of usable buffer cells above: 9
[08/13 17:04:15    449s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3345.0M, EPOCH TIME: 1755129855.758273
[08/13 17:04:15    449s] Found 0 hard placement blockage before merging.
[08/13 17:04:15    449s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3345.0M, EPOCH TIME: 1755129855.758655
[08/13 17:04:15    449s] Reclaim Optimization WNS Slack 0.012  TNS Slack 0.000 Density 70.34
[08/13 17:04:15    449s] +---------+---------+--------+--------+------------+--------+
[08/13 17:04:15    449s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/13 17:04:15    449s] +---------+---------+--------+--------+------------+--------+
[08/13 17:04:15    449s] |   70.34%|        -|   0.012|   0.000|   0:00:00.0| 3345.0M|
[08/13 17:04:16    450s] |   70.34%|        0|   0.012|   0.000|   0:00:01.0| 3346.5M|
[08/13 17:04:16    450s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/13 17:04:17    451s] |   70.34%|       16|   0.012|   0.000|   0:00:01.0| 3370.1M|
[08/13 17:04:18    452s] |   70.32%|       13|   0.012|   0.000|   0:00:01.0| 3370.1M|
[08/13 17:04:18    452s] |   70.30%|       44|   0.012|   0.000|   0:00:00.0| 3370.1M|
[08/13 17:04:18    452s] |   70.30%|        1|   0.012|   0.000|   0:00:00.0| 3370.1M|
[08/13 17:04:19    452s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/13 17:04:19    452s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[08/13 17:04:19    452s] |   70.30%|        0|   0.012|   0.000|   0:00:01.0| 3370.1M|
[08/13 17:04:19    453s] |   70.30%|        1|   0.011|   0.000|   0:00:00.0| 3370.1M|
[08/13 17:04:19    453s] +---------+---------+--------+--------+------------+--------+
[08/13 17:04:19    453s] Reclaim Optimization End WNS Slack 0.011  TNS Slack 0.000 Density 70.30
[08/13 17:04:19    453s] 
[08/13 17:04:19    453s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 6 Resize = 45 **
[08/13 17:04:19    453s] --------------------------------------------------------------
[08/13 17:04:19    453s] |                                   | Total     | Sequential |
[08/13 17:04:19    453s] --------------------------------------------------------------
[08/13 17:04:19    453s] | Num insts resized                 |      45  |       0    |
[08/13 17:04:19    453s] | Num insts undone                  |       0  |       0    |
[08/13 17:04:19    453s] | Num insts Downsized               |      45  |       0    |
[08/13 17:04:19    453s] | Num insts Samesized               |       0  |       0    |
[08/13 17:04:19    453s] | Num insts Upsized                 |       0  |       0    |
[08/13 17:04:19    453s] | Num multiple commits+uncommits    |       0  |       -    |
[08/13 17:04:19    453s] --------------------------------------------------------------
[08/13 17:04:19    453s] Bottom Preferred Layer:
[08/13 17:04:19    453s] +---------------+------------+------------+----------+
[08/13 17:04:19    453s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/13 17:04:19    453s] +---------------+------------+------------+----------+
[08/13 17:04:19    453s] | metal3 (z=3)  |          0 |         55 | default  |
[08/13 17:04:19    453s] | metal4 (z=4)  |         15 |          0 | default  |
[08/13 17:04:19    453s] | metal7 (z=7)  |          1 |          0 | default  |
[08/13 17:04:19    453s] +---------------+------------+------------+----------+
[08/13 17:04:19    453s] Via Pillar Rule:
[08/13 17:04:19    453s]     None
[08/13 17:04:19    453s] Finished writing unified metrics of routing constraints.
[08/13 17:04:19    453s] 
[08/13 17:04:19    453s] Number of times islegalLocAvaiable called = 114 skipped = 0, called in commitmove = 45, skipped in commitmove = 0
[08/13 17:04:19    453s] End: Core Area Reclaim Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
[08/13 17:04:19    453s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3370.1M, EPOCH TIME: 1755129859.311304
[08/13 17:04:19    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35257).
[08/13 17:04:19    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:19    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:19    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:19    453s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.084, REAL:0.085, MEM:3370.1M, EPOCH TIME: 1755129859.396154
[08/13 17:04:19    453s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3370.1M, EPOCH TIME: 1755129859.402438
[08/13 17:04:19    453s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3370.1M, EPOCH TIME: 1755129859.402499
[08/13 17:04:19    453s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3370.1M, EPOCH TIME: 1755129859.414795
[08/13 17:04:19    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:19    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:19    453s] 
[08/13 17:04:19    453s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:19    453s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:3370.1M, EPOCH TIME: 1755129859.423464
[08/13 17:04:19    453s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3370.1M, EPOCH TIME: 1755129859.423514
[08/13 17:04:19    453s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3370.1M, EPOCH TIME: 1755129859.423882
[08/13 17:04:19    453s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3370.1M, EPOCH TIME: 1755129859.426138
[08/13 17:04:19    453s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3370.1M, EPOCH TIME: 1755129859.426403
[08/13 17:04:19    453s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.024, REAL:0.024, MEM:3370.1M, EPOCH TIME: 1755129859.426449
[08/13 17:04:19    453s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.024, REAL:0.024, MEM:3370.1M, EPOCH TIME: 1755129859.426466
[08/13 17:04:19    453s] TDRefine: refinePlace mode is spiral
[08/13 17:04:19    453s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.14
[08/13 17:04:19    453s] OPERPROF: Starting RefinePlace at level 1, MEM:3370.1M, EPOCH TIME: 1755129859.426507
[08/13 17:04:19    453s] *** Starting place_detail (0:07:33 mem=3370.1M) ***
[08/13 17:04:19    453s] Total net bbox length = 4.597e+05 (2.071e+05 2.526e+05) (ext = 1.281e+05)
[08/13 17:04:19    453s] 
[08/13 17:04:19    453s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:19    453s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:04:19    453s] (I)      Default pattern map key = top_default.
[08/13 17:04:19    453s] (I)      Default pattern map key = top_default.
[08/13 17:04:19    453s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3370.1M, EPOCH TIME: 1755129859.450798
[08/13 17:04:19    453s] Starting refinePlace ...
[08/13 17:04:19    453s] (I)      Default pattern map key = top_default.
[08/13 17:04:19    453s] One DDP V2 for no tweak run.
[08/13 17:04:19    453s] 
[08/13 17:04:19    453s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 17:04:19    453s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 17:04:19    453s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 17:04:19    453s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 17:04:19    453s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 17:04:19    453s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 17:04:19    453s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3354.1MB) @(0:07:33 - 0:07:34).
[08/13 17:04:19    453s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:04:19    453s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3354.1MB
[08/13 17:04:19    453s] Statistics of distance of Instance movement in refine placement:
[08/13 17:04:19    453s]   maximum (X+Y) =         0.00 um
[08/13 17:04:19    453s]   mean    (X+Y) =         0.00 um
[08/13 17:04:19    453s] Total instances moved : 0
[08/13 17:04:19    453s] Summary Report:
[08/13 17:04:19    453s] Instances move: 0 (out of 35203 movable)
[08/13 17:04:19    453s] Instances flipped: 0
[08/13 17:04:19    453s] Mean displacement: 0.00 um
[08/13 17:04:19    453s] Max displacement: 0.00 um 
[08/13 17:04:19    453s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.389, REAL:0.389, MEM:3354.1M, EPOCH TIME: 1755129859.839517
[08/13 17:04:19    453s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=3354.1MB) @(0:07:33 - 0:07:34).
[08/13 17:04:19    453s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.14
[08/13 17:04:19    453s] OPERPROF: Finished RefinePlace at level 1, CPU:0.422, REAL:0.422, MEM:3354.1M, EPOCH TIME: 1755129859.848084
[08/13 17:04:19    453s] Total net bbox length = 4.597e+05 (2.071e+05 2.526e+05) (ext = 1.281e+05)
[08/13 17:04:19    453s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3354.1MB
[08/13 17:04:19    453s] *** Finished place_detail (0:07:34 mem=3354.1M) ***
[08/13 17:04:19    453s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3354.1M, EPOCH TIME: 1755129859.977610
[08/13 17:04:19    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35257).
[08/13 17:04:19    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:20    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:20    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:20    453s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.079, REAL:0.079, MEM:3354.1M, EPOCH TIME: 1755129860.056757
[08/13 17:04:20    453s] *** maximum move = 0.00 um ***
[08/13 17:04:20    453s] *** Finished re-routing un-routed nets (3354.1M) ***
[08/13 17:04:20    454s] OPERPROF: Starting DPlace-Init at level 1, MEM:3354.1M, EPOCH TIME: 1755129860.100578
[08/13 17:04:20    454s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3354.1M, EPOCH TIME: 1755129860.115191
[08/13 17:04:20    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:20    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:20    454s] 
[08/13 17:04:20    454s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:20    454s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3354.1M, EPOCH TIME: 1755129860.125339
[08/13 17:04:20    454s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3354.1M, EPOCH TIME: 1755129860.125383
[08/13 17:04:20    454s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3370.1M, EPOCH TIME: 1755129860.126016
[08/13 17:04:20    454s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3370.1M, EPOCH TIME: 1755129860.128582
[08/13 17:04:20    454s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3370.1M, EPOCH TIME: 1755129860.128999
[08/13 17:04:20    454s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3370.1M, EPOCH TIME: 1755129860.129041
[08/13 17:04:20    454s] Deleting 0 temporary hard placement blockage(s).
[08/13 17:04:20    454s] 
[08/13 17:04:20    454s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=3370.1M) ***
[08/13 17:04:20    454s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.22
[08/13 17:04:20    454s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:07:34.1/0:20:19.9 (0.4), mem = 3370.1M
[08/13 17:04:20    454s] 
[08/13 17:04:20    454s] =============================================================================================
[08/13 17:04:20    454s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.18-s099_1
[08/13 17:04:20    454s] =============================================================================================
[08/13 17:04:20    454s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:04:20    454s] ---------------------------------------------------------------------------------------------
[08/13 17:04:20    454s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:04:20    454s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:04:20    454s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:20    454s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[08/13 17:04:20    454s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:20    454s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:20    454s] [ OptimizationStep       ]      1   0:00:00.5  (  10.6 % )     0:00:03.3 /  0:00:03.3    1.0
[08/13 17:04:20    454s] [ OptSingleIteration     ]      7   0:00:00.1  (   1.8 % )     0:00:02.8 /  0:00:02.8    1.0
[08/13 17:04:20    454s] [ OptGetWeight           ]    180   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:20    454s] [ OptEval                ]    180   0:00:02.1  (  44.3 % )     0:00:02.1 /  0:00:02.1    1.0
[08/13 17:04:20    454s] [ OptCommit              ]    180   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:20    454s] [ PostCommitDelayUpdate  ]    180   0:00:00.0  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 17:04:20    454s] [ IncrDelayCalc          ]    103   0:00:00.3  (   7.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:04:20    454s] [ RefinePlace            ]      1   0:00:00.9  (  18.9 % )     0:00:00.9 /  0:00:00.9    1.0
[08/13 17:04:20    454s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[08/13 17:04:20    454s] [ IncrTimingUpdate       ]     34   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:04:20    454s] [ MISC                   ]          0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.2
[08/13 17:04:20    454s] ---------------------------------------------------------------------------------------------
[08/13 17:04:20    454s]  AreaOpt #1 TOTAL                   0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.8    1.0
[08/13 17:04:20    454s] ---------------------------------------------------------------------------------------------
[08/13 17:04:20    454s] 
[08/13 17:04:20    454s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3351.0M, EPOCH TIME: 1755129860.247862
[08/13 17:04:20    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:04:20    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:20    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:20    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:20    454s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.076, REAL:0.076, MEM:3290.0M, EPOCH TIME: 1755129860.324118
[08/13 17:04:20    454s] TotalInstCnt at PhyDesignMc Destruction: 35257
[08/13 17:04:20    454s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=3289.99M, totSessionCpu=0:07:34).
[08/13 17:04:20    454s] postCtsLateCongRepair #1 0
[08/13 17:04:20    454s] postCtsLateCongRepair #1 0
[08/13 17:04:20    454s] postCtsLateCongRepair #1 0
[08/13 17:04:20    454s] postCtsLateCongRepair #1 0
[08/13 17:04:20    454s] Starting local wire reclaim
[08/13 17:04:20    454s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3290.0M, EPOCH TIME: 1755129860.342523
[08/13 17:04:20    454s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3290.0M, EPOCH TIME: 1755129860.342576
[08/13 17:04:20    454s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3290.0M, EPOCH TIME: 1755129860.342603
[08/13 17:04:20    454s] Processing tracks to init pin-track alignment.
[08/13 17:04:20    454s] z: 2, totalTracks: 1
[08/13 17:04:20    454s] z: 4, totalTracks: 1
[08/13 17:04:20    454s] z: 6, totalTracks: 1
[08/13 17:04:20    454s] z: 8, totalTracks: 1
[08/13 17:04:20    454s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:04:20    454s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3290.0M, EPOCH TIME: 1755129860.356260
[08/13 17:04:20    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:20    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:20    454s] 
[08/13 17:04:20    454s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:20    454s] 
[08/13 17:04:20    454s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 17:04:20    454s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:3290.0M, EPOCH TIME: 1755129860.365819
[08/13 17:04:20    454s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3290.0M, EPOCH TIME: 1755129860.365862
[08/13 17:04:20    454s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3290.0M, EPOCH TIME: 1755129860.366230
[08/13 17:04:20    454s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3290.0MB).
[08/13 17:04:20    454s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.026, REAL:0.026, MEM:3290.0M, EPOCH TIME: 1755129860.368734
[08/13 17:04:20    454s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.026, REAL:0.026, MEM:3290.0M, EPOCH TIME: 1755129860.368750
[08/13 17:04:20    454s] TDRefine: refinePlace mode is spiral
[08/13 17:04:20    454s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.15
[08/13 17:04:20    454s] OPERPROF:   Starting RefinePlace at level 2, MEM:3290.0M, EPOCH TIME: 1755129860.368787
[08/13 17:04:20    454s] *** Starting place_detail (0:07:34 mem=3290.0M) ***
[08/13 17:04:20    454s] Total net bbox length = 4.597e+05 (2.071e+05 2.526e+05) (ext = 1.281e+05)
[08/13 17:04:20    454s] 
[08/13 17:04:20    454s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:20    454s] (I)      Default pattern map key = top_default.
[08/13 17:04:20    454s] (I)      Default pattern map key = top_default.
[08/13 17:04:20    454s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3290.0M, EPOCH TIME: 1755129860.394821
[08/13 17:04:20    454s] Starting refinePlace ...
[08/13 17:04:20    454s] (I)      Default pattern map key = top_default.
[08/13 17:04:20    454s] One DDP V2 for no tweak run.
[08/13 17:04:20    454s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3290.0M, EPOCH TIME: 1755129860.402135
[08/13 17:04:20    454s] OPERPROF:         Starting spMPad at level 5, MEM:3320.7M, EPOCH TIME: 1755129860.444748
[08/13 17:04:20    454s] OPERPROF:           Starting spContextMPad at level 6, MEM:3320.7M, EPOCH TIME: 1755129860.445560
[08/13 17:04:20    454s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3320.7M, EPOCH TIME: 1755129860.445594
[08/13 17:04:20    454s] MP Top (35203): mp=1.050. U=0.702.
[08/13 17:04:20    454s] OPERPROF:         Finished spMPad at level 5, CPU:0.007, REAL:0.007, MEM:3320.7M, EPOCH TIME: 1755129860.451287
[08/13 17:04:20    454s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3320.7M, EPOCH TIME: 1755129860.454491
[08/13 17:04:20    454s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3320.7M, EPOCH TIME: 1755129860.454523
[08/13 17:04:20    454s] OPERPROF:             Starting InitSKP at level 7, MEM:3320.7M, EPOCH TIME: 1755129860.454734
[08/13 17:04:20    454s] no activity file in design. spp won't run.
[08/13 17:04:20    454s] no activity file in design. spp won't run.
[08/13 17:04:20    454s] **WARN: [IO pin not placed] clk
[08/13 17:04:20    454s] **WARN: [IO pin not placed] rst_n
[08/13 17:04:20    454s] **WARN: [IO pin not placed] start
[08/13 17:04:20    454s] **WARN: [IO pin not placed] preload_valid
[08/13 17:04:20    454s] **WARN: [IO pin not placed] preload_addr[6]
[08/13 17:04:20    454s] **WARN: [IO pin not placed] preload_addr[5]
[08/13 17:04:20    454s] **WARN: [IO pin not placed] preload_addr[4]
[08/13 17:04:20    454s] **WARN: [IO pin not placed] preload_addr[3]
[08/13 17:04:20    454s] **WARN: [IO pin not placed] preload_addr[2]
[08/13 17:04:20    454s] **WARN: [IO pin not placed] preload_addr[1]
[08/13 17:04:20    454s] **WARN: [IO pin not placed] ...
[08/13 17:04:20    454s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 275 / 275 = 100.00%
[08/13 17:04:21    455s] *** Finished SKP initialization (cpu=0:00:01.5, real=0:00:01.0)***
[08/13 17:04:21    455s] OPERPROF:             Finished InitSKP at level 7, CPU:1.498, REAL:1.503, MEM:3415.6M, EPOCH TIME: 1755129861.957351
[08/13 17:04:22    456s] Timing cost in AAE based: 10001772.3857571482658386
[08/13 17:04:22    456s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:1.913, REAL:1.919, MEM:3444.2M, EPOCH TIME: 1755129862.373445
[08/13 17:04:22    456s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:1.916, REAL:1.922, MEM:3444.2M, EPOCH TIME: 1755129862.376503
[08/13 17:04:22    456s] SKP cleared!
[08/13 17:04:22    456s] AAE Timing clean up.
[08/13 17:04:22    456s] Tweakage: fix icg 1, fix clk 0.
[08/13 17:04:22    456s] Tweakage: density cost 1, scale 0.4.
[08/13 17:04:22    456s] Tweakage: activity cost 0, scale 1.0.
[08/13 17:04:22    456s] Tweakage: timing cost on, scale 1.0.
[08/13 17:04:22    456s] OPERPROF:         Starting CoreOperation at level 5, MEM:3444.2M, EPOCH TIME: 1755129862.399194
[08/13 17:04:22    456s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3444.2M, EPOCH TIME: 1755129862.422456
[08/13 17:04:22    456s] Tweakage swap 719 pairs.
[08/13 17:04:23    457s] Tweakage swap 451 pairs.
[08/13 17:04:23    457s] Tweakage swap 424 pairs.
[08/13 17:04:24    458s] Tweakage swap 265 pairs.
[08/13 17:04:24    458s] Tweakage swap 50 pairs.
[08/13 17:04:25    459s] Tweakage swap 44 pairs.
[08/13 17:04:25    459s] Tweakage swap 27 pairs.
[08/13 17:04:26    459s] Tweakage swap 18 pairs.
[08/13 17:04:26    460s] Tweakage swap 6 pairs.
[08/13 17:04:26    460s] Tweakage swap 18 pairs.
[08/13 17:04:27    461s] Tweakage swap 7 pairs.
[08/13 17:04:27    461s] Tweakage swap 3 pairs.
[08/13 17:04:28    461s] Tweakage swap 245 pairs.
[08/13 17:04:28    462s] Tweakage swap 152 pairs.
[08/13 17:04:28    462s] Tweakage swap 143 pairs.
[08/13 17:04:28    462s] Tweakage swap 77 pairs.
[08/13 17:04:29    462s] Tweakage swap 17 pairs.
[08/13 17:04:29    463s] Tweakage swap 17 pairs.
[08/13 17:04:29    463s] Tweakage swap 16 pairs.
[08/13 17:04:29    463s] Tweakage swap 5 pairs.
[08/13 17:04:30    463s] Tweakage swap 3 pairs.
[08/13 17:04:30    464s] Tweakage swap 6 pairs.
[08/13 17:04:30    464s] Tweakage swap 4 pairs.
[08/13 17:04:30    464s] Tweakage swap 1 pairs.
[08/13 17:04:30    464s] Tweakage move 1192 insts.
[08/13 17:04:30    464s] Tweakage move 263 insts.
[08/13 17:04:30    464s] Tweakage move 78 insts.
[08/13 17:04:31    464s] Tweakage move 15 insts.
[08/13 17:04:31    464s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:8.557, REAL:8.584, MEM:3444.2M, EPOCH TIME: 1755129871.006281
[08/13 17:04:31    464s] OPERPROF:         Finished CoreOperation at level 5, CPU:8.583, REAL:8.609, MEM:3444.2M, EPOCH TIME: 1755129871.008688
[08/13 17:04:31    464s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:10.581, REAL:10.614, MEM:3444.2M, EPOCH TIME: 1755129871.015855
[08/13 17:04:31    464s] Move report: Congestion aware Tweak moves 4820 insts, mean move: 1.72 um, max move: 27.87 um 
[08/13 17:04:31    464s] 	Max move on inst (FE_OCPC582_FE_OFN130_n13562): (194.75, 189.28) --> (208.62, 203.28)
[08/13 17:04:31    464s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:10.6, real=0:00:11.0, mem=3444.2mb) @(0:07:34 - 0:07:45).
[08/13 17:04:31    464s] 
[08/13 17:04:31    464s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 17:04:31    465s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 17:04:31    465s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 17:04:31    465s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 17:04:31    465s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 17:04:31    465s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 17:04:31    465s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3412.2MB) @(0:07:45 - 0:07:45).
[08/13 17:04:31    465s] Move report: Detail placement moves 4820 insts, mean move: 1.72 um, max move: 27.87 um 
[08/13 17:04:31    465s] 	Max move on inst (FE_OCPC582_FE_OFN130_n13562): (194.75, 189.28) --> (208.62, 203.28)
[08/13 17:04:31    465s] 	Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 3412.2MB
[08/13 17:04:31    465s] Statistics of distance of Instance movement in refine placement:
[08/13 17:04:31    465s]   maximum (X+Y) =        27.87 um
[08/13 17:04:31    465s]   inst (FE_OCPC582_FE_OFN130_n13562) with max move: (194.75, 189.28) -> (208.62, 203.28)
[08/13 17:04:31    465s]   mean    (X+Y) =         1.72 um
[08/13 17:04:31    465s] Summary Report:
[08/13 17:04:31    465s] Instances move: 4820 (out of 35203 movable)
[08/13 17:04:31    465s] Instances flipped: 0
[08/13 17:04:31    465s] Mean displacement: 1.72 um
[08/13 17:04:31    465s] Total instances moved : 4820
[08/13 17:04:31    465s] Max displacement: 27.87 um (Instance: FE_OCPC582_FE_OFN130_n13562) (194.75, 189.28) -> (208.62, 203.28)
[08/13 17:04:31    465s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
[08/13 17:04:31    465s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:10.992, REAL:11.026, MEM:3412.2M, EPOCH TIME: 1755129871.420403
[08/13 17:04:31    465s] Total net bbox length = 4.588e+05 (2.064e+05 2.524e+05) (ext = 1.281e+05)
[08/13 17:04:31    465s] [CPU] RefinePlace/total (cpu=0:00:11.0, real=0:00:11.0, mem=3412.2MB) @(0:07:34 - 0:07:45).
[08/13 17:04:31    465s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.15
[08/13 17:04:31    465s] OPERPROF:   Finished RefinePlace at level 2, CPU:11.027, REAL:11.061, MEM:3412.2M, EPOCH TIME: 1755129871.429376
[08/13 17:04:31    465s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3412.2M, EPOCH TIME: 1755129871.429399
[08/13 17:04:31    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35257).
[08/13 17:04:31    465s] Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 3412.2MB
[08/13 17:04:31    465s] *** Finished place_detail (0:07:45 mem=3412.2M) ***
[08/13 17:04:31    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:31    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:31    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:31    465s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.092, REAL:0.092, MEM:3275.2M, EPOCH TIME: 1755129871.521833
[08/13 17:04:31    465s] OPERPROF: Finished RefinePlace2 at level 1, CPU:11.145, REAL:11.179, MEM:3275.2M, EPOCH TIME: 1755129871.521892
[08/13 17:04:31    465s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 17:04:31    465s] #################################################################################
[08/13 17:04:31    465s] # Design Stage: PreRoute
[08/13 17:04:31    465s] # Design Name: top
[08/13 17:04:31    465s] # Design Mode: 45nm
[08/13 17:04:31    465s] # Analysis Mode: MMMC Non-OCV 
[08/13 17:04:31    465s] # Parasitics Mode: No SPEF/RCDB 
[08/13 17:04:31    465s] # Signoff Settings: SI Off 
[08/13 17:04:31    465s] #################################################################################
[08/13 17:04:32    466s] Calculate delays in BcWc mode...
[08/13 17:04:32    466s] Topological Sorting (REAL = 0:00:00.0, MEM = 3255.7M, InitMEM = 3255.7M)
[08/13 17:04:32    466s] Start delay calculation (fullDC) (1 T). (MEM=3255.69)
[08/13 17:04:32    466s] End AAE Lib Interpolated Model. (MEM=3267.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:04:36    470s] Total number of fetched objects 45214
[08/13 17:04:36    470s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 17:04:37    470s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[08/13 17:04:37    470s] End delay calculation. (MEM=3314.9 CPU=0:00:03.6 REAL=0:00:04.0)
[08/13 17:04:37    470s] End delay calculation (fullDC). (MEM=3314.9 CPU=0:00:04.4 REAL=0:00:05.0)
[08/13 17:04:37    470s] *** CDM Built up (cpu=0:00:05.2  real=0:00:06.0  mem= 3314.9M) ***
[08/13 17:04:38    472s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3314.9M, EPOCH TIME: 1755129878.158729
[08/13 17:04:38    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:38    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:38    472s] eGR doReRoute: optGuide
[08/13 17:04:38    472s] All LLGs are deleted
[08/13 17:04:38    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:38    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:38    472s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3314.9M, EPOCH TIME: 1755129878.158806
[08/13 17:04:38    472s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3314.9M, EPOCH TIME: 1755129878.158834
[08/13 17:04:38    472s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3264.9M, EPOCH TIME: 1755129878.159290
[08/13 17:04:38    472s] {MMLU 0 55 43332}
[08/13 17:04:38    472s] ### Creating LA Mngr. totSessionCpu=0:07:52 mem=3264.9M
[08/13 17:04:38    472s] ### Creating LA Mngr, finished. totSessionCpu=0:07:52 mem=3264.9M
[08/13 17:04:38    472s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3264.90 MB )
[08/13 17:04:38    472s] (I)      ==================== Layers =====================
[08/13 17:04:38    472s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:04:38    472s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:04:38    472s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:04:38    472s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:04:38    472s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:04:38    472s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:04:38    472s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:04:38    472s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:04:38    472s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:04:38    472s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:04:38    472s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:04:38    472s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:04:38    472s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:04:38    472s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:04:38    472s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:04:38    472s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:04:38    472s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:04:38    472s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:04:38    472s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:04:38    472s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:04:38    472s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:04:38    472s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:04:38    472s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:04:38    472s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:04:38    472s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:04:38    472s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:04:38    472s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:04:38    472s] (I)      Started Import and model ( Curr Mem: 3264.90 MB )
[08/13 17:04:38    472s] (I)      Default pattern map key = top_default.
[08/13 17:04:38    472s] (I)      == Non-default Options ==
[08/13 17:04:38    472s] (I)      Maximum routing layer                              : 10
[08/13 17:04:38    472s] (I)      Number of threads                                  : 1
[08/13 17:04:38    472s] (I)      Method to set GCell size                           : row
[08/13 17:04:38    472s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 17:04:38    472s] (I)      Use row-based GCell size
[08/13 17:04:38    472s] (I)      Use row-based GCell align
[08/13 17:04:38    472s] (I)      layer 0 area = 0
[08/13 17:04:38    472s] (I)      layer 1 area = 0
[08/13 17:04:38    472s] (I)      layer 2 area = 0
[08/13 17:04:38    472s] (I)      layer 3 area = 0
[08/13 17:04:38    472s] (I)      layer 4 area = 0
[08/13 17:04:38    472s] (I)      layer 5 area = 0
[08/13 17:04:38    472s] (I)      layer 6 area = 0
[08/13 17:04:38    472s] (I)      layer 7 area = 0
[08/13 17:04:38    472s] (I)      layer 8 area = 0
[08/13 17:04:38    472s] (I)      layer 9 area = 0
[08/13 17:04:38    472s] (I)      GCell unit size   : 2800
[08/13 17:04:38    472s] (I)      GCell multiplier  : 1
[08/13 17:04:38    472s] (I)      GCell row height  : 2800
[08/13 17:04:38    472s] (I)      Actual row height : 2800
[08/13 17:04:38    472s] (I)      GCell align ref   : 20140 20160
[08/13 17:04:38    472s] [NR-eGR] Track table information for default rule: 
[08/13 17:04:38    472s] [NR-eGR] metal1 has single uniform track structure
[08/13 17:04:38    472s] [NR-eGR] metal2 has single uniform track structure
[08/13 17:04:38    472s] [NR-eGR] metal3 has single uniform track structure
[08/13 17:04:38    472s] [NR-eGR] metal4 has single uniform track structure
[08/13 17:04:38    472s] [NR-eGR] metal5 has single uniform track structure
[08/13 17:04:38    472s] [NR-eGR] metal6 has single uniform track structure
[08/13 17:04:38    472s] [NR-eGR] metal7 has single uniform track structure
[08/13 17:04:38    472s] [NR-eGR] metal8 has single uniform track structure
[08/13 17:04:38    472s] [NR-eGR] metal9 has single uniform track structure
[08/13 17:04:38    472s] [NR-eGR] metal10 has single uniform track structure
[08/13 17:04:38    472s] (I)      ============== Default via ===============
[08/13 17:04:38    472s] (I)      +---+------------------+-----------------+
[08/13 17:04:38    472s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 17:04:38    472s] (I)      +---+------------------+-----------------+
[08/13 17:04:38    472s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 17:04:38    472s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 17:04:38    472s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 17:04:38    472s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 17:04:38    472s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 17:04:38    472s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 17:04:38    472s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 17:04:38    472s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 17:04:38    472s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 17:04:38    472s] (I)      +---+------------------+-----------------+
[08/13 17:04:38    472s] [NR-eGR] Read 23728 PG shapes
[08/13 17:04:38    472s] [NR-eGR] Read 0 clock shapes
[08/13 17:04:38    472s] [NR-eGR] Read 0 other shapes
[08/13 17:04:38    472s] [NR-eGR] #Routing Blockages  : 0
[08/13 17:04:38    472s] [NR-eGR] #Instance Blockages : 0
[08/13 17:04:38    472s] [NR-eGR] #PG Blockages       : 23728
[08/13 17:04:38    472s] [NR-eGR] #Halo Blockages     : 0
[08/13 17:04:38    472s] [NR-eGR] #Boundary Blockages : 0
[08/13 17:04:38    472s] [NR-eGR] #Clock Blockages    : 0
[08/13 17:04:38    472s] [NR-eGR] #Other Blockages    : 0
[08/13 17:04:38    472s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 17:04:38    472s] [NR-eGR] Num Prerouted Nets = 55  Num Prerouted Wires = 15448
[08/13 17:04:38    472s] [NR-eGR] Read 43110 nets ( ignored 55 )
[08/13 17:04:38    472s] (I)      early_global_route_priority property id does not exist.
[08/13 17:04:38    472s] (I)      Read Num Blocks=23728  Num Prerouted Wires=15448  Num CS=0
[08/13 17:04:38    472s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 7396
[08/13 17:04:38    472s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 6993
[08/13 17:04:38    472s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 1021
[08/13 17:04:38    472s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 38
[08/13 17:04:38    472s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 17:04:38    472s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 17:04:38    472s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 17:04:38    472s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 17:04:38    472s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 17:04:38    472s] (I)      Number of ignored nets                =     55
[08/13 17:04:38    472s] (I)      Number of connected nets              =      0
[08/13 17:04:38    472s] (I)      Number of fixed nets                  =     55.  Ignored: Yes
[08/13 17:04:38    472s] (I)      Number of clock nets                  =     55.  Ignored: No
[08/13 17:04:38    472s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 17:04:38    472s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 17:04:38    472s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 17:04:38    472s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 17:04:38    472s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 17:04:38    472s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 17:04:38    472s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 17:04:38    472s] (I)      Ndr track 0 does not exist
[08/13 17:04:38    472s] (I)      ---------------------Grid Graph Info--------------------
[08/13 17:04:38    472s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 17:04:38    472s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 17:04:38    472s] (I)      Site width          :   380  (dbu)
[08/13 17:04:38    472s] (I)      Row height          :  2800  (dbu)
[08/13 17:04:38    472s] (I)      GCell row height    :  2800  (dbu)
[08/13 17:04:38    472s] (I)      GCell width         :  2800  (dbu)
[08/13 17:04:38    472s] (I)      GCell height        :  2800  (dbu)
[08/13 17:04:38    472s] (I)      Grid                :   248   246    10
[08/13 17:04:38    472s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 17:04:38    472s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 17:04:38    472s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 17:04:38    472s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 17:04:38    472s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 17:04:38    472s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 17:04:38    472s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 17:04:38    472s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 17:04:38    472s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 17:04:38    472s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 17:04:38    472s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 17:04:38    472s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 17:04:38    472s] (I)      --------------------------------------------------------
[08/13 17:04:38    472s] 
[08/13 17:04:38    472s] [NR-eGR] ============ Routing rule table ============
[08/13 17:04:38    472s] [NR-eGR] Rule id: 0  Nets: 43055
[08/13 17:04:38    472s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 17:04:38    472s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 17:04:38    472s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 17:04:38    472s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:04:38    472s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:04:38    472s] [NR-eGR] ========================================
[08/13 17:04:38    472s] [NR-eGR] 
[08/13 17:04:38    472s] (I)      =============== Blocked Tracks ===============
[08/13 17:04:38    472s] (I)      +-------+---------+----------+---------------+
[08/13 17:04:38    472s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 17:04:38    472s] (I)      +-------+---------+----------+---------------+
[08/13 17:04:38    472s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 17:04:38    472s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 17:04:38    472s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 17:04:38    472s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 17:04:38    472s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 17:04:38    472s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 17:04:38    472s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 17:04:38    472s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 17:04:38    472s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 17:04:38    472s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 17:04:38    472s] (I)      +-------+---------+----------+---------------+
[08/13 17:04:38    472s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 3305.79 MB )
[08/13 17:04:38    472s] (I)      Reset routing kernel
[08/13 17:04:38    472s] (I)      Started Global Routing ( Curr Mem: 3305.79 MB )
[08/13 17:04:38    472s] (I)      totalPins=139955  totalGlobalPin=132606 (94.75%)
[08/13 17:04:38    472s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 17:04:38    472s] (I)      [08/13 17:04:38    472s] [NR-eGR] Layer group 1: route 43055 net(s) in layer range [2, 10]

[08/13 17:04:38    472s] (I)      ============  Phase 1a Route ============
[08/13 17:04:38    472s] (I)      Usage: 273668 = (127573 H, 146095 V) = (12.28% H, 12.57% V) = (1.786e+05um H, 2.045e+05um V)
[08/13 17:04:38    472s] (I)      
[08/13 17:04:38    472s] (I)      ============  Phase 1b Route ============
[08/13 17:04:38    472s] (I)      Usage: 273668 = (127573 H, 146095 V) = (12.28% H, 12.57% V) = (1.786e+05um H, 2.045e+05um V)
[08/13 17:04:38    472s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.831352e+05um
[08/13 17:04:38    472s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[08/13 17:04:38    472s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 17:04:38    472s] (I)      
[08/13 17:04:38    472s] (I)      ============  Phase 1c Route ============
[08/13 17:04:38    472s] (I)      Usage: 273668 = (127573 H, 146095 V) = (12.28% H, 12.57% V) = (1.786e+05um H, 2.045e+05um V)
[08/13 17:04:38    472s] (I)      
[08/13 17:04:38    472s] (I)      ============  Phase 1d Route ============
[08/13 17:04:38    472s] (I)      Usage: 273668 = (127573 H, 146095 V) = (12.28% H, 12.57% V) = (1.786e+05um H, 2.045e+05um V)
[08/13 17:04:38    472s] (I)      
[08/13 17:04:38    472s] (I)      ============  Phase 1e Route ============
[08/13 17:04:38    472s] (I)      Usage: 273668 = (127573 H, 146095 V) = (12.28% H, 12.57% V) = (1.786e+05um H, 2.045e+05um V)
[08/13 17:04:38    472s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.831352e+05um
[08/13 17:04:38    472s] (I)      
[08/13 17:04:38    472s] (I)      ============  Phase 1l Route ============
[08/13 17:04:38    472s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 17:04:38    472s] (I)      Layer  2:     438322    131752       110           0      447705    ( 0.00%) 
[08/13 17:04:38    472s] (I)      Layer  3:     600760    148928         0           0      607620    ( 0.00%) 
[08/13 17:04:38    472s] (I)      Layer  4:     296037     76632        33           0      303800    ( 0.00%) 
[08/13 17:04:38    472s] (I)      Layer  5:     296957     23505         0           0      303810    ( 0.00%) 
[08/13 17:04:38    472s] (I)      Layer  6:     293438     30913         0           0      303800    ( 0.00%) 
[08/13 17:04:38    472s] (I)      Layer  7:      94158       963         0        3768       97502    ( 3.72%) 
[08/13 17:04:38    472s] (I)      Layer  8:      90268      1085         0        9277       91990    ( 9.16%) 
[08/13 17:04:38    472s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 17:04:38    472s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 17:04:38    472s] (I)      Total:       2197310    413778       143       41726     2231342    ( 1.84%) 
[08/13 17:04:38    472s] (I)      
[08/13 17:04:38    472s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 17:04:38    472s] [NR-eGR]                        OverCon           OverCon            
[08/13 17:04:38    472s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 17:04:38    472s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/13 17:04:38    472s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:04:38    472s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:38    472s] [NR-eGR]  metal2 ( 2)        86( 0.14%)         2( 0.00%)   ( 0.14%) 
[08/13 17:04:38    472s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:38    472s] [NR-eGR]  metal4 ( 4)        32( 0.05%)         0( 0.00%)   ( 0.05%) 
[08/13 17:04:38    472s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:38    472s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:38    472s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:38    472s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:38    472s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:38    472s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:38    472s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:04:38    472s] [NR-eGR]        Total       118( 0.02%)         2( 0.00%)   ( 0.02%) 
[08/13 17:04:38    472s] [NR-eGR] 
[08/13 17:04:38    472s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.25 sec, Curr Mem: 3313.79 MB )
[08/13 17:04:38    472s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 17:04:38    472s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/13 17:04:38    472s] (I)      ============= Track Assignment ============
[08/13 17:04:38    472s] (I)      Started Track Assignment (1T) ( Curr Mem: 3313.79 MB )
[08/13 17:04:38    472s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/13 17:04:38    472s] (I)      Run Multi-thread track assignment
[08/13 17:04:38    472s] (I)      Finished Track Assignment (1T) ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3313.79 MB )
[08/13 17:04:38    472s] (I)      Started Export ( Curr Mem: 3313.79 MB )
[08/13 17:04:39    472s] [NR-eGR]                  Length (um)    Vias 
[08/13 17:04:39    472s] [NR-eGR] -------------------------------------
[08/13 17:04:39    472s] [NR-eGR]  metal1   (1H)             1  144292 
[08/13 17:04:39    472s] [NR-eGR]  metal2   (2V)        107307  175255 
[08/13 17:04:39    472s] [NR-eGR]  metal3   (3H)        164890   59632 
[08/13 17:04:39    472s] [NR-eGR]  metal4   (4V)         84315    9135 
[08/13 17:04:39    472s] [NR-eGR]  metal5   (5H)         28391    7390 
[08/13 17:04:39    472s] [NR-eGR]  metal6   (6V)         43088     308 
[08/13 17:04:39    472s] [NR-eGR]  metal7   (7H)          1237     181 
[08/13 17:04:39    472s] [NR-eGR]  metal8   (8V)          1534       2 
[08/13 17:04:39    472s] [NR-eGR]  metal9   (9H)             1       0 
[08/13 17:04:39    472s] [NR-eGR]  metal10  (10V)            0       0 
[08/13 17:04:39    472s] [NR-eGR] -------------------------------------
[08/13 17:04:39    472s] [NR-eGR]           Total       430764  396195 
[08/13 17:04:39    472s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:04:39    472s] [NR-eGR] Total half perimeter of net bounding box: 458780um
[08/13 17:04:39    472s] [NR-eGR] Total length: 430764um, number of vias: 396195
[08/13 17:04:39    472s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:04:39    472s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/13 17:04:39    472s] [NR-eGR] --------------------------------------------------------------------------
[08/13 17:04:39    473s] (I)      Finished Export ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 3304.27 MB )
[08/13 17:04:39    473s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.12 sec, Real: 1.15 sec, Curr Mem: 3304.27 MB )
[08/13 17:04:39    473s] (I)      ===================================== Runtime Summary ======================================
[08/13 17:04:39    473s] (I)       Step                                         %       Start      Finish      Real       CPU 
[08/13 17:04:39    473s] (I)      --------------------------------------------------------------------------------------------
[08/13 17:04:39    473s] (I)       Early Global Route kernel              100.00%  625.43 sec  626.58 sec  1.15 sec  1.12 sec 
[08/13 17:04:39    473s] (I)       +-Import and model                      14.65%  625.43 sec  625.60 sec  0.17 sec  0.16 sec 
[08/13 17:04:39    473s] (I)       | +-Create place DB                      5.96%  625.43 sec  625.50 sec  0.07 sec  0.07 sec 
[08/13 17:04:39    473s] (I)       | | +-Import place data                  5.95%  625.43 sec  625.50 sec  0.07 sec  0.07 sec 
[08/13 17:04:39    473s] (I)       | | | +-Read instances and placement     1.40%  625.43 sec  625.45 sec  0.02 sec  0.02 sec 
[08/13 17:04:39    473s] (I)       | | | +-Read nets                        4.54%  625.45 sec  625.50 sec  0.05 sec  0.05 sec 
[08/13 17:04:39    473s] (I)       | +-Create route DB                      7.71%  625.50 sec  625.59 sec  0.09 sec  0.08 sec 
[08/13 17:04:39    473s] (I)       | | +-Import route data (1T)             7.70%  625.50 sec  625.59 sec  0.09 sec  0.08 sec 
[08/13 17:04:39    473s] (I)       | | | +-Read blockages ( Layer 2-10 )    0.88%  625.51 sec  625.52 sec  0.01 sec  0.01 sec 
[08/13 17:04:39    473s] (I)       | | | | +-Read routing blockages         0.00%  625.51 sec  625.51 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | | | +-Read instance blockages        0.30%  625.51 sec  625.52 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | | | +-Read PG blockages              0.19%  625.52 sec  625.52 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | | | +-Read clock blockages           0.04%  625.52 sec  625.52 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | | | +-Read other blockages           0.04%  625.52 sec  625.52 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | | | +-Read halo blockages            0.03%  625.52 sec  625.52 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | | | +-Read boundary cut boxes        0.00%  625.52 sec  625.52 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | | +-Read blackboxes                  0.00%  625.52 sec  625.52 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | | +-Read prerouted                   2.49%  625.52 sec  625.55 sec  0.03 sec  0.03 sec 
[08/13 17:04:39    473s] (I)       | | | +-Read unlegalized nets            0.26%  625.55 sec  625.55 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | | +-Read nets                        0.65%  625.55 sec  625.56 sec  0.01 sec  0.01 sec 
[08/13 17:04:39    473s] (I)       | | | +-Set up via pillars               0.04%  625.56 sec  625.56 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | | +-Initialize 3D grid graph         0.11%  625.57 sec  625.57 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | | +-Model blockage capacity          1.32%  625.57 sec  625.58 sec  0.02 sec  0.02 sec 
[08/13 17:04:39    473s] (I)       | | | | +-Initialize 3D capacity         1.21%  625.57 sec  625.58 sec  0.01 sec  0.01 sec 
[08/13 17:04:39    473s] (I)       | +-Read aux data                        0.00%  625.59 sec  625.59 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | +-Others data preparation              0.18%  625.59 sec  625.59 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | +-Create route kernel                  0.56%  625.59 sec  625.60 sec  0.01 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       +-Global Routing                        21.63%  625.60 sec  625.85 sec  0.25 sec  0.23 sec 
[08/13 17:04:39    473s] (I)       | +-Initialization                       0.91%  625.60 sec  625.61 sec  0.01 sec  0.01 sec 
[08/13 17:04:39    473s] (I)       | +-Net group 1                         18.50%  625.61 sec  625.82 sec  0.21 sec  0.21 sec 
[08/13 17:04:39    473s] (I)       | | +-Generate topology                  2.13%  625.61 sec  625.63 sec  0.02 sec  0.02 sec 
[08/13 17:04:39    473s] (I)       | | +-Phase 1a                           5.21%  625.64 sec  625.70 sec  0.06 sec  0.06 sec 
[08/13 17:04:39    473s] (I)       | | | +-Pattern routing (1T)             4.17%  625.64 sec  625.69 sec  0.05 sec  0.05 sec 
[08/13 17:04:39    473s] (I)       | | | +-Add via demand to 2D             0.98%  625.69 sec  625.70 sec  0.01 sec  0.01 sec 
[08/13 17:04:39    473s] (I)       | | +-Phase 1b                           0.03%  625.70 sec  625.70 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | +-Phase 1c                           0.00%  625.70 sec  625.70 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | +-Phase 1d                           0.00%  625.70 sec  625.70 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | +-Phase 1e                           0.01%  625.70 sec  625.70 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | | +-Route legalization               0.00%  625.70 sec  625.70 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | | +-Phase 1l                          10.63%  625.70 sec  625.82 sec  0.12 sec  0.12 sec 
[08/13 17:04:39    473s] (I)       | | | +-Layer assignment (1T)           10.42%  625.70 sec  625.82 sec  0.12 sec  0.12 sec 
[08/13 17:04:39    473s] (I)       | +-Clean cong LA                        0.00%  625.82 sec  625.82 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       +-Export 3D cong map                     0.66%  625.85 sec  625.85 sec  0.01 sec  0.01 sec 
[08/13 17:04:39    473s] (I)       | +-Export 2D cong map                   0.06%  625.85 sec  625.85 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       +-Extract Global 3D Wires                0.39%  625.90 sec  625.91 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       +-Track Assignment (1T)                 22.62%  625.91 sec  626.16 sec  0.26 sec  0.26 sec 
[08/13 17:04:39    473s] (I)       | +-Initialization                       0.13%  625.91 sec  625.91 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       | +-Track Assignment Kernel             22.07%  625.91 sec  626.16 sec  0.25 sec  0.25 sec 
[08/13 17:04:39    473s] (I)       | +-Free Memory                          0.01%  626.16 sec  626.16 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)       +-Export                                35.28%  626.16 sec  626.57 sec  0.40 sec  0.40 sec 
[08/13 17:04:39    473s] (I)       | +-Export DB wires                     12.31%  626.16 sec  626.31 sec  0.14 sec  0.14 sec 
[08/13 17:04:39    473s] (I)       | | +-Export all nets                    8.43%  626.17 sec  626.27 sec  0.10 sec  0.10 sec 
[08/13 17:04:39    473s] (I)       | | +-Set wire vias                      3.41%  626.27 sec  626.31 sec  0.04 sec  0.04 sec 
[08/13 17:04:39    473s] (I)       | +-Report wirelength                    4.20%  626.31 sec  626.35 sec  0.05 sec  0.05 sec 
[08/13 17:04:39    473s] (I)       | +-Update net boxes                     5.21%  626.35 sec  626.41 sec  0.06 sec  0.06 sec 
[08/13 17:04:39    473s] (I)       | +-Update timing                       13.54%  626.41 sec  626.57 sec  0.16 sec  0.15 sec 
[08/13 17:04:39    473s] (I)       +-Postprocess design                     0.01%  626.57 sec  626.57 sec  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)      ===================== Summary by functions =====================
[08/13 17:04:39    473s] (I)       Lv  Step                                 %      Real       CPU 
[08/13 17:04:39    473s] (I)      ----------------------------------------------------------------
[08/13 17:04:39    473s] (I)        0  Early Global Route kernel      100.00%  1.15 sec  1.12 sec 
[08/13 17:04:39    473s] (I)        1  Export                          35.28%  0.40 sec  0.40 sec 
[08/13 17:04:39    473s] (I)        1  Track Assignment (1T)           22.62%  0.26 sec  0.26 sec 
[08/13 17:04:39    473s] (I)        1  Global Routing                  21.63%  0.25 sec  0.23 sec 
[08/13 17:04:39    473s] (I)        1  Import and model                14.65%  0.17 sec  0.16 sec 
[08/13 17:04:39    473s] (I)        1  Export 3D cong map               0.66%  0.01 sec  0.01 sec 
[08/13 17:04:39    473s] (I)        1  Extract Global 3D Wires          0.39%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        1  Postprocess design               0.01%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        2  Track Assignment Kernel         22.07%  0.25 sec  0.25 sec 
[08/13 17:04:39    473s] (I)        2  Net group 1                     18.50%  0.21 sec  0.21 sec 
[08/13 17:04:39    473s] (I)        2  Update timing                   13.54%  0.16 sec  0.15 sec 
[08/13 17:04:39    473s] (I)        2  Export DB wires                 12.31%  0.14 sec  0.14 sec 
[08/13 17:04:39    473s] (I)        2  Create route DB                  7.71%  0.09 sec  0.08 sec 
[08/13 17:04:39    473s] (I)        2  Create place DB                  5.96%  0.07 sec  0.07 sec 
[08/13 17:04:39    473s] (I)        2  Update net boxes                 5.21%  0.06 sec  0.06 sec 
[08/13 17:04:39    473s] (I)        2  Report wirelength                4.20%  0.05 sec  0.05 sec 
[08/13 17:04:39    473s] (I)        2  Initialization                   1.04%  0.01 sec  0.01 sec 
[08/13 17:04:39    473s] (I)        2  Create route kernel              0.56%  0.01 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        2  Others data preparation          0.18%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        3  Phase 1l                        10.63%  0.12 sec  0.12 sec 
[08/13 17:04:39    473s] (I)        3  Export all nets                  8.43%  0.10 sec  0.10 sec 
[08/13 17:04:39    473s] (I)        3  Import route data (1T)           7.70%  0.09 sec  0.08 sec 
[08/13 17:04:39    473s] (I)        3  Import place data                5.95%  0.07 sec  0.07 sec 
[08/13 17:04:39    473s] (I)        3  Phase 1a                         5.21%  0.06 sec  0.06 sec 
[08/13 17:04:39    473s] (I)        3  Set wire vias                    3.41%  0.04 sec  0.04 sec 
[08/13 17:04:39    473s] (I)        3  Generate topology                2.13%  0.02 sec  0.02 sec 
[08/13 17:04:39    473s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        3  Phase 1e                         0.01%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        4  Layer assignment (1T)           10.42%  0.12 sec  0.12 sec 
[08/13 17:04:39    473s] (I)        4  Read nets                        5.20%  0.06 sec  0.06 sec 
[08/13 17:04:39    473s] (I)        4  Pattern routing (1T)             4.17%  0.05 sec  0.05 sec 
[08/13 17:04:39    473s] (I)        4  Read prerouted                   2.49%  0.03 sec  0.03 sec 
[08/13 17:04:39    473s] (I)        4  Read instances and placement     1.40%  0.02 sec  0.02 sec 
[08/13 17:04:39    473s] (I)        4  Model blockage capacity          1.32%  0.02 sec  0.02 sec 
[08/13 17:04:39    473s] (I)        4  Add via demand to 2D             0.98%  0.01 sec  0.01 sec 
[08/13 17:04:39    473s] (I)        4  Read blockages ( Layer 2-10 )    0.88%  0.01 sec  0.01 sec 
[08/13 17:04:39    473s] (I)        4  Read unlegalized nets            0.26%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        4  Initialize 3D grid graph         0.11%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        5  Initialize 3D capacity           1.21%  0.01 sec  0.01 sec 
[08/13 17:04:39    473s] (I)        5  Read instance blockages          0.30%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        5  Read PG blockages                0.19%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        5  Read other blockages             0.04%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        5  Read clock blockages             0.04%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/13 17:04:39    473s] Extraction called for design 'top' of instances=35257 and nets=43334 using extraction engine 'pre_route' .
[08/13 17:04:39    473s] pre_route RC Extraction called for design top.
[08/13 17:04:39    473s] RC Extraction called in multi-corner(1) mode.
[08/13 17:04:39    473s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/13 17:04:39    473s] Type 'man IMPEXT-6197' for more detail.
[08/13 17:04:39    473s] RCMode: PreRoute
[08/13 17:04:39    473s]       RC Corner Indexes            0   
[08/13 17:04:39    473s] Capacitance Scaling Factor   : 1.00000 
[08/13 17:04:39    473s] Resistance Scaling Factor    : 1.00000 
[08/13 17:04:39    473s] Clock Cap. Scaling Factor    : 1.00000 
[08/13 17:04:39    473s] Clock Res. Scaling Factor    : 1.00000 
[08/13 17:04:39    473s] Shrink Factor                : 1.00000
[08/13 17:04:39    473s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/13 17:04:39    473s] 
[08/13 17:04:39    473s] Trim Metal Layers:
[08/13 17:04:39    473s] LayerId::1 widthSet size::1
[08/13 17:04:39    473s] LayerId::2 widthSet size::1
[08/13 17:04:39    473s] LayerId::3 widthSet size::1
[08/13 17:04:39    473s] LayerId::4 widthSet size::1
[08/13 17:04:39    473s] LayerId::5 widthSet size::1
[08/13 17:04:39    473s] LayerId::6 widthSet size::1
[08/13 17:04:39    473s] LayerId::7 widthSet size::1
[08/13 17:04:39    473s] LayerId::8 widthSet size::1
[08/13 17:04:39    473s] LayerId::9 widthSet size::1
[08/13 17:04:39    473s] LayerId::10 widthSet size::1
[08/13 17:04:39    473s] eee: pegSigSF::1.070000
[08/13 17:04:39    473s] Updating RC grid for preRoute extraction ...
[08/13 17:04:39    473s] Initializing multi-corner resistance tables ...
[08/13 17:04:39    473s] eee: l::1 avDens::0.093627 usedTrk::5617.605070 availTrk::60000.000000 sigTrk::5617.605070
[08/13 17:04:39    473s] eee: l::2 avDens::0.181541 usedTrk::7664.842262 availTrk::42221.052632 sigTrk::7664.842262
[08/13 17:04:39    473s] eee: l::3 avDens::0.205550 usedTrk::11778.017773 availTrk::57300.000000 sigTrk::11778.017773
[08/13 17:04:39    473s] eee: l::4 avDens::0.212842 usedTrk::6023.422180 availTrk::28300.000000 sigTrk::6023.422180
[08/13 17:04:39    473s] eee: l::5 avDens::0.074147 usedTrk::2027.910176 availTrk::27350.000000 sigTrk::2027.910176
[08/13 17:04:39    473s] eee: l::6 avDens::0.115709 usedTrk::3077.859710 availTrk::26600.000000 sigTrk::3077.859710
[08/13 17:04:39    473s] eee: l::7 avDens::0.029127 usedTrk::88.351429 availTrk::3033.333333 sigTrk::88.351429
[08/13 17:04:39    473s] eee: l::8 avDens::0.054342 usedTrk::109.590000 availTrk::2016.666667 sigTrk::109.590000
[08/13 17:04:39    473s] eee: l::9 avDens::0.239945 usedTrk::159.563323 availTrk::665.000000 sigTrk::159.563323
[08/13 17:04:39    473s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 17:04:39    473s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:04:39    473s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.254204 uaWl=0.986502 uaWlH=0.352454 aWlH=0.012850 lMod=0 pMax=0.866200 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.375230 siPrev=0 viaL=0.000000 crit=0.023986 shortMod=0.119932 fMod=0.005997 
[08/13 17:04:39    473s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3304.273M)
[08/13 17:04:40    473s] Compute RC Scale Done ...
[08/13 17:04:40    473s] OPERPROF: Starting HotSpotCal at level 1, MEM:3304.3M, EPOCH TIME: 1755129880.113942
[08/13 17:04:40    473s] [hotspot] +------------+---------------+---------------+
[08/13 17:04:40    473s] [hotspot] |            |   max hotspot | total hotspot |
[08/13 17:04:40    473s] [hotspot] +------------+---------------+---------------+
[08/13 17:04:40    473s] [hotspot] | normalized |          0.00 |          0.00 |
[08/13 17:04:40    473s] [hotspot] +------------+---------------+---------------+
[08/13 17:04:40    473s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/13 17:04:40    473s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 17:04:40    473s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3320.3M, EPOCH TIME: 1755129880.118050
[08/13 17:04:40    473s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[08/13 17:04:40    473s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[08/13 17:04:40    473s] Begin: GigaOpt Route Type Constraints Refinement
[08/13 17:04:40    473s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.23
[08/13 17:04:40    473s] ### Creating RouteCongInterface, started
[08/13 17:04:40    473s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:54.0/0:20:39.8 (0.4), mem = 3320.3M
[08/13 17:04:40    474s] 
[08/13 17:04:40    474s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 17:04:40    474s] 
[08/13 17:04:40    474s] #optDebug: {0, 1.000}
[08/13 17:04:40    474s] ### Creating RouteCongInterface, finished
[08/13 17:04:40    474s] Updated routing constraints on 0 nets.
[08/13 17:04:40    474s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.23
[08/13 17:04:40    474s] Bottom Preferred Layer:
[08/13 17:04:40    474s] +---------------+------------+------------+----------+
[08/13 17:04:40    474s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/13 17:04:40    474s] +---------------+------------+------------+----------+
[08/13 17:04:40    474s] | metal3 (z=3)  |          0 |         55 | default  |
[08/13 17:04:40    474s] | metal4 (z=4)  |         15 |          0 | default  |
[08/13 17:04:40    474s] | metal7 (z=7)  |          1 |          0 | default  |
[08/13 17:04:40    474s] +---------------+------------+------------+----------+
[08/13 17:04:40    474s] Via Pillar Rule:
[08/13 17:04:40    474s]     None
[08/13 17:04:40    474s] Finished writing unified metrics of routing constraints.
[08/13 17:04:40    474s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:07:54.1/0:20:39.9 (0.4), mem = 3320.3M
[08/13 17:04:40    474s] 
[08/13 17:04:40    474s] =============================================================================================
[08/13 17:04:40    474s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.18-s099_1
[08/13 17:04:40    474s] =============================================================================================
[08/13 17:04:40    474s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:04:40    474s] ---------------------------------------------------------------------------------------------
[08/13 17:04:40    474s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  82.4 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 17:04:40    474s] [ MISC                   ]          0:00:00.0  (  17.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/13 17:04:40    474s] ---------------------------------------------------------------------------------------------
[08/13 17:04:40    474s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 17:04:40    474s] ---------------------------------------------------------------------------------------------
[08/13 17:04:40    474s] 
[08/13 17:04:40    474s] End: GigaOpt Route Type Constraints Refinement
[08/13 17:04:40    474s] skip EGR on cluster skew clock nets.
[08/13 17:04:40    474s] OPTC: user 20.0
[08/13 17:04:40    474s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 17:04:40    474s] #################################################################################
[08/13 17:04:40    474s] # Design Stage: PreRoute
[08/13 17:04:40    474s] # Design Name: top
[08/13 17:04:40    474s] # Design Mode: 45nm
[08/13 17:04:40    474s] # Analysis Mode: MMMC Non-OCV 
[08/13 17:04:40    474s] # Parasitics Mode: No SPEF/RCDB 
[08/13 17:04:40    474s] # Signoff Settings: SI Off 
[08/13 17:04:40    474s] #################################################################################
[08/13 17:04:41    475s] Calculate delays in BcWc mode...
[08/13 17:04:41    475s] Topological Sorting (REAL = 0:00:00.0, MEM = 3318.3M, InitMEM = 3318.3M)
[08/13 17:04:41    475s] Start delay calculation (fullDC) (1 T). (MEM=3318.27)
[08/13 17:04:41    475s] End AAE Lib Interpolated Model. (MEM=3329.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:04:45    479s] Total number of fetched objects 45214
[08/13 17:04:45    479s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 17:04:45    479s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 17:04:45    479s] End delay calculation. (MEM=3324.87 CPU=0:00:03.7 REAL=0:00:04.0)
[08/13 17:04:45    479s] End delay calculation (fullDC). (MEM=3324.87 CPU=0:00:04.4 REAL=0:00:04.0)
[08/13 17:04:45    479s] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 3324.9M) ***
[08/13 17:04:46    480s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[08/13 17:04:46    480s] Begin: GigaOpt postEco DRV Optimization
[08/13 17:04:46    480s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[08/13 17:04:46    480s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:00.0/0:20:45.9 (0.4), mem = 3324.9M
[08/13 17:04:46    480s] Info: 55 nets with fixed/cover wires excluded.
[08/13 17:04:46    480s] Info: 55 clock nets excluded from IPO operation.
[08/13 17:04:46    480s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.24
[08/13 17:04:46    480s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:04:46    480s] ### Creating PhyDesignMc. totSessionCpu=0:08:00 mem=3324.9M
[08/13 17:04:46    480s] OPERPROF: Starting DPlace-Init at level 1, MEM:3324.9M, EPOCH TIME: 1755129886.246584
[08/13 17:04:46    480s] Processing tracks to init pin-track alignment.
[08/13 17:04:46    480s] z: 2, totalTracks: 1
[08/13 17:04:46    480s] z: 4, totalTracks: 1
[08/13 17:04:46    480s] z: 6, totalTracks: 1
[08/13 17:04:46    480s] z: 8, totalTracks: 1
[08/13 17:04:46    480s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:04:46    480s] All LLGs are deleted
[08/13 17:04:46    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:46    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:46    480s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3324.9M, EPOCH TIME: 1755129886.254144
[08/13 17:04:46    480s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3324.9M, EPOCH TIME: 1755129886.254198
[08/13 17:04:46    480s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3324.9M, EPOCH TIME: 1755129886.259565
[08/13 17:04:46    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:46    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:46    480s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3324.9M, EPOCH TIME: 1755129886.260141
[08/13 17:04:46    480s] Max number of tech site patterns supported in site array is 256.
[08/13 17:04:46    480s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:04:46    480s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3324.9M, EPOCH TIME: 1755129886.263019
[08/13 17:04:46    480s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:04:46    480s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 17:04:46    480s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:3324.9M, EPOCH TIME: 1755129886.267790
[08/13 17:04:46    480s] Fast DP-INIT is on for default
[08/13 17:04:46    480s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 17:04:46    480s] Atter site array init, number of instance map data is 0.
[08/13 17:04:46    480s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:3324.9M, EPOCH TIME: 1755129886.272890
[08/13 17:04:46    480s] 
[08/13 17:04:46    480s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:46    480s] 
[08/13 17:04:46    480s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 17:04:46    480s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:3324.9M, EPOCH TIME: 1755129886.277505
[08/13 17:04:46    480s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3324.9M, EPOCH TIME: 1755129886.277539
[08/13 17:04:46    480s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3340.9M, EPOCH TIME: 1755129886.278031
[08/13 17:04:46    480s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3340.9MB).
[08/13 17:04:46    480s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.034, MEM:3340.9M, EPOCH TIME: 1755129886.280551
[08/13 17:04:46    480s] TotalInstCnt at PhyDesignMc Initialization: 35257
[08/13 17:04:46    480s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:00 mem=3340.9M
[08/13 17:04:46    480s] ### Creating RouteCongInterface, started
[08/13 17:04:46    480s] 
[08/13 17:04:46    480s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/13 17:04:46    480s] 
[08/13 17:04:46    480s] #optDebug: {0, 1.000}
[08/13 17:04:46    480s] ### Creating RouteCongInterface, finished
[08/13 17:04:46    480s] {MG  {4 0 1 0.0685795}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 17:04:46    480s] ### Creating LA Mngr. totSessionCpu=0:08:00 mem=3340.9M
[08/13 17:04:46    480s] ### Creating LA Mngr, finished. totSessionCpu=0:08:00 mem=3340.9M
[08/13 17:04:47    480s] [GPS-DRV] Optimizer parameters ============================= 
[08/13 17:04:47    480s] [GPS-DRV] maxDensity (design): 0.95
[08/13 17:04:47    480s] [GPS-DRV] maxLocalDensity: 0.98
[08/13 17:04:47    480s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/13 17:04:47    480s] [GPS-DRV] All active and enabled setup views
[08/13 17:04:47    480s] [GPS-DRV]     nangate_view_setup
[08/13 17:04:47    480s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/13 17:04:47    480s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/13 17:04:47    480s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/13 17:04:47    480s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[08/13 17:04:47    480s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/13 17:04:47    480s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3359.9M, EPOCH TIME: 1755129887.055531
[08/13 17:04:47    480s] Found 0 hard placement blockage before merging.
[08/13 17:04:47    480s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3359.9M, EPOCH TIME: 1755129887.055926
[08/13 17:04:47    481s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 17:04:47    481s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/13 17:04:47    481s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 17:04:47    481s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/13 17:04:47    481s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 17:04:47    481s] Info: violation cost 55.045761 (cap = 0.045758, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 17:04:47    481s] |     0|     0|     0.00|     5|     5|    -0.00|     0|     0|     0|     0|    -0.00|    -0.01|       0|       0|       0| 70.30%|          |         |
[08/13 17:04:47    481s] Info: violation cost 55.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 17:04:47    481s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.01|       6|       0|       1| 70.30%| 0:00:00.0|  3395.0M|
[08/13 17:04:47    481s] Info: violation cost 55.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 17:04:47    481s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.01|       0|       0|       0| 70.30%| 0:00:00.0|  3395.0M|
[08/13 17:04:47    481s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/13 17:04:47    481s] 
[08/13 17:04:47    481s] ###############################################################################
[08/13 17:04:47    481s] #
[08/13 17:04:47    481s] #  Large fanout net report:  
[08/13 17:04:47    481s] #     - there are 9 high fanout ( > 75) nets in the design. (excluding clock nets)
[08/13 17:04:47    481s] #     - current density: 70.30
[08/13 17:04:47    481s] #
[08/13 17:04:47    481s] #  List of high fanout nets:
[08/13 17:04:47    481s] #        Net(1):  rst_n: (fanouts = 4231)
[08/13 17:04:47    481s] #        Net(2):  preload_data[7]: (fanouts = 128)
[08/13 17:04:47    481s] #        Net(3):  preload_data[6]: (fanouts = 128)
[08/13 17:04:47    481s] #        Net(4):  preload_data[5]: (fanouts = 128)
[08/13 17:04:47    481s] #        Net(5):  preload_data[4]: (fanouts = 128)
[08/13 17:04:47    481s] #        Net(6):  preload_data[3]: (fanouts = 128)
[08/13 17:04:47    481s] #        Net(7):  preload_data[2]: (fanouts = 128)
[08/13 17:04:47    481s] #        Net(8):  preload_data[1]: (fanouts = 128)
[08/13 17:04:47    481s] #        Net(9):  preload_data[0]: (fanouts = 128)
[08/13 17:04:47    481s] #
[08/13 17:04:47    481s] ###############################################################################
[08/13 17:04:47    481s] Bottom Preferred Layer:
[08/13 17:04:47    481s] +---------------+------------+------------+----------+
[08/13 17:04:47    481s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/13 17:04:47    481s] +---------------+------------+------------+----------+
[08/13 17:04:47    481s] | metal3 (z=3)  |          0 |         55 | default  |
[08/13 17:04:47    481s] | metal4 (z=4)  |         15 |          0 | default  |
[08/13 17:04:47    481s] | metal7 (z=7)  |          1 |          0 | default  |
[08/13 17:04:47    481s] +---------------+------------+------------+----------+
[08/13 17:04:47    481s] Via Pillar Rule:
[08/13 17:04:47    481s]     None
[08/13 17:04:47    481s] Finished writing unified metrics of routing constraints.
[08/13 17:04:48    481s] 
[08/13 17:04:48    481s] 
[08/13 17:04:48    481s] =======================================================================
[08/13 17:04:48    481s]                 Reasons for remaining drv violations
[08/13 17:04:48    481s] =======================================================================
[08/13 17:04:48    481s] *info: Total 9 net(s) have violations which can't be fixed by DRV optimization.
[08/13 17:04:48    481s] 
[08/13 17:04:48    481s] MultiBuffering failure reasons
[08/13 17:04:48    481s] ------------------------------------------------
[08/13 17:04:48    481s] *info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/13 17:04:48    481s] 
[08/13 17:04:48    481s] 
[08/13 17:04:48    481s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=3395.0M) ***
[08/13 17:04:48    481s] 
[08/13 17:04:48    481s] Deleting 0 temporary hard placement blockage(s).
[08/13 17:04:48    481s] Total-nets :: 43338, Stn-nets :: 222, ratio :: 0.512253 %, Total-len 430765, Stn-len 0
[08/13 17:04:48    481s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3375.9M, EPOCH TIME: 1755129888.044621
[08/13 17:04:48    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35263).
[08/13 17:04:48    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:48    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:48    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:48    481s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.086, REAL:0.086, MEM:3299.9M, EPOCH TIME: 1755129888.131063
[08/13 17:04:48    481s] TotalInstCnt at PhyDesignMc Destruction: 35263
[08/13 17:04:48    481s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.24
[08/13 17:04:48    481s] 
[08/13 17:04:48    481s] =============================================================================================
[08/13 17:04:48    481s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.18-s099_1
[08/13 17:04:48    481s] =============================================================================================
[08/13 17:04:48    481s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:04:48    481s] ---------------------------------------------------------------------------------------------
[08/13 17:04:48    481s] [ SlackTraversorInit     ]      1   0:00:00.6  (  31.8 % )     0:00:00.6 /  0:00:00.6    1.0
[08/13 17:04:48    481s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:48    481s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:04:48    481s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    1.1
[08/13 17:04:48    481s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:48    481s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:48    481s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:04:48    481s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:48    481s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:48    481s] [ OptEval                ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.2
[08/13 17:04:48    481s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:48    481s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[08/13 17:04:48    481s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[08/13 17:04:48    481s] [ DrvFindVioNets         ]      3   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:48    481s] [ DrvComputeSummary      ]      3   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 17:04:48    481s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:48    481s] [ MISC                   ]          0:00:00.7  (  38.2 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 17:04:48    481s] ---------------------------------------------------------------------------------------------
[08/13 17:04:48    481s]  DrvOpt #2 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[08/13 17:04:48    481s] ---------------------------------------------------------------------------------------------
[08/13 17:04:48    481s] 
[08/13 17:04:48    481s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:08:01.9/0:20:47.8 (0.4), mem = 3299.9M
[08/13 17:04:48    481s] End: GigaOpt postEco DRV Optimization
[08/13 17:04:48    482s] GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.004 (bump = 0.004)
[08/13 17:04:48    482s] GigaOpt: Skipping nonLegal postEco optimization
[08/13 17:04:48    482s] Design TNS changes after trial route: 0.000 -> -0.005
[08/13 17:04:48    482s] Begin: GigaOpt TNS non-legal recovery
[08/13 17:04:48    482s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[08/13 17:04:48    482s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[08/13 17:04:48    482s] Info: 55 nets with fixed/cover wires excluded.
[08/13 17:04:48    482s] Info: 55 clock nets excluded from IPO operation.
[08/13 17:04:48    482s] *** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:02.5/0:20:48.4 (0.4), mem = 3299.9M
[08/13 17:04:48    482s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.25
[08/13 17:04:48    482s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:04:48    482s] ### Creating PhyDesignMc. totSessionCpu=0:08:03 mem=3299.9M
[08/13 17:04:48    482s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 17:04:48    482s] OPERPROF: Starting DPlace-Init at level 1, MEM:3299.9M, EPOCH TIME: 1755129888.727283
[08/13 17:04:48    482s] Processing tracks to init pin-track alignment.
[08/13 17:04:48    482s] z: 2, totalTracks: 1
[08/13 17:04:48    482s] z: 4, totalTracks: 1
[08/13 17:04:48    482s] z: 6, totalTracks: 1
[08/13 17:04:48    482s] z: 8, totalTracks: 1
[08/13 17:04:48    482s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:04:48    482s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3299.9M, EPOCH TIME: 1755129888.741788
[08/13 17:04:48    482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:48    482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:48    482s] 
[08/13 17:04:48    482s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:48    482s] 
[08/13 17:04:48    482s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 17:04:48    482s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3299.9M, EPOCH TIME: 1755129888.752245
[08/13 17:04:48    482s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3299.9M, EPOCH TIME: 1755129888.752291
[08/13 17:04:48    482s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3299.9M, EPOCH TIME: 1755129888.752673
[08/13 17:04:48    482s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3299.9MB).
[08/13 17:04:48    482s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3299.9M, EPOCH TIME: 1755129888.755273
[08/13 17:04:48    482s] TotalInstCnt at PhyDesignMc Initialization: 35263
[08/13 17:04:48    482s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:03 mem=3299.9M
[08/13 17:04:48    482s] ### Creating RouteCongInterface, started
[08/13 17:04:48    482s] 
[08/13 17:04:48    482s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/13 17:04:48    482s] 
[08/13 17:04:48    482s] #optDebug: {0, 1.000}
[08/13 17:04:48    482s] ### Creating RouteCongInterface, finished
[08/13 17:04:48    482s] {MG  {4 0 1 0.0685795}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 17:04:48    482s] ### Creating LA Mngr. totSessionCpu=0:08:03 mem=3299.9M
[08/13 17:04:48    482s] ### Creating LA Mngr, finished. totSessionCpu=0:08:03 mem=3299.9M
[08/13 17:04:49    482s] *info: 55 clock nets excluded
[08/13 17:04:49    482s] *info: 55 nets with fixed/cover wires excluded.
[08/13 17:04:49    483s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3803398.4
[08/13 17:04:49    483s] PathGroup :  reg2reg  TargetSlack : 0 
[08/13 17:04:49    483s] ** GigaOpt Optimizer WNS Slack -0.004 TNS Slack -0.005 Density 70.30
[08/13 17:04:49    483s] Optimizer TNS Opt
[08/13 17:04:49    483s] OptDebug: Start of Optimizer TNS Pass:
[08/13 17:04:49    483s] +----------+------+------+
[08/13 17:04:49    483s] |Path Group|   WNS|   TNS|
[08/13 17:04:49    483s] +----------+------+------+
[08/13 17:04:49    483s] |default   | 0.787| 0.000|
[08/13 17:04:49    483s] |reg2reg   |-0.004|-0.005|
[08/13 17:04:49    483s] |HEPG      |-0.004|-0.005|
[08/13 17:04:49    483s] |All Paths |-0.004|-0.005|
[08/13 17:04:49    483s] +----------+------+------+
[08/13 17:04:49    483s] 
[08/13 17:04:49    483s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3357.2M, EPOCH TIME: 1755129889.464256
[08/13 17:04:49    483s] Found 0 hard placement blockage before merging.
[08/13 17:04:49    483s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.004ns TNS -0.005ns; HEPG WNS -0.004ns TNS -0.005ns; all paths WNS -0.004ns TNS -0.005ns; Real time 0:01:51
[08/13 17:04:49    483s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3357.2M, EPOCH TIME: 1755129889.464693
[08/13 17:04:49    483s] Active Path Group: reg2reg  
[08/13 17:04:49    483s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 17:04:49    483s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
[08/13 17:04:49    483s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 17:04:49    483s] |  -0.004|   -0.004|  -0.005|   -0.005|   70.30%|   0:00:00.0| 3357.2M|nangate_view_setup|  reg2reg| acc_reg_out_reg[0]58/D    |
[08/13 17:04:49    483s] |   0.000|    0.001|   0.000|    0.000|   70.30%|   0:00:00.0| 3380.8M|nangate_view_setup|       NA| NA                        |
[08/13 17:04:49    483s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/13 17:04:49    483s] 
[08/13 17:04:49    483s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3380.8M) ***
[08/13 17:04:49    483s] 
[08/13 17:04:49    483s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3380.8M) ***
[08/13 17:04:49    483s] Deleting 0 temporary hard placement blockage(s).
[08/13 17:04:49    483s] OptDebug: End of Optimizer TNS Pass:
[08/13 17:04:49    483s] +----------+-----+-----+
[08/13 17:04:49    483s] |Path Group|  WNS|  TNS|
[08/13 17:04:49    483s] +----------+-----+-----+
[08/13 17:04:49    483s] |default   |0.787|0.000|
[08/13 17:04:49    483s] |reg2reg   |0.001|0.000|
[08/13 17:04:49    483s] |HEPG      |0.001|0.000|
[08/13 17:04:49    483s] |All Paths |0.001|0.000|
[08/13 17:04:49    483s] +----------+-----+-----+
[08/13 17:04:49    483s] 
[08/13 17:04:49    483s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.001ns TNS 0.000ns; HEPG WNS 0.001ns TNS 0.000ns; all paths WNS 0.001ns TNS 0.000ns; Real time 0:01:51
[08/13 17:04:49    483s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3803398.4
[08/13 17:04:49    483s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3380.8M, EPOCH TIME: 1755129889.683854
[08/13 17:04:49    483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35264).
[08/13 17:04:49    483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:49    483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:49    483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:49    483s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.072, REAL:0.072, MEM:3380.8M, EPOCH TIME: 1755129889.756336
[08/13 17:04:49    483s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3380.8M, EPOCH TIME: 1755129889.759948
[08/13 17:04:49    483s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3380.8M, EPOCH TIME: 1755129889.759995
[08/13 17:04:49    483s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3380.8M, EPOCH TIME: 1755129889.772707
[08/13 17:04:49    483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:49    483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:49    483s] 
[08/13 17:04:49    483s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:49    483s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:3380.8M, EPOCH TIME: 1755129889.780896
[08/13 17:04:49    483s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3380.8M, EPOCH TIME: 1755129889.780941
[08/13 17:04:49    483s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3380.8M, EPOCH TIME: 1755129889.781369
[08/13 17:04:49    483s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.023, REAL:0.024, MEM:3380.8M, EPOCH TIME: 1755129889.783608
[08/13 17:04:49    483s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.023, REAL:0.024, MEM:3380.8M, EPOCH TIME: 1755129889.783631
[08/13 17:04:49    483s] TDRefine: refinePlace mode is spiral
[08/13 17:04:49    483s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.16
[08/13 17:04:49    483s] OPERPROF: Starting RefinePlace at level 1, MEM:3380.8M, EPOCH TIME: 1755129889.783673
[08/13 17:04:49    483s] *** Starting place_detail (0:08:04 mem=3380.8M) ***
[08/13 17:04:49    483s] Total net bbox length = 4.588e+05 (2.064e+05 2.524e+05) (ext = 1.281e+05)
[08/13 17:04:49    483s] 
[08/13 17:04:49    483s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:49    483s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:04:49    483s] (I)      Default pattern map key = top_default.
[08/13 17:04:49    483s] (I)      Default pattern map key = top_default.
[08/13 17:04:49    483s] User Input Parameters:
[08/13 17:04:49    483s] - Congestion Driven    : Off
[08/13 17:04:49    483s] - Timing Driven        : Off
[08/13 17:04:49    483s] - Area-Violation Based : Off
[08/13 17:04:49    483s] - Start Rollback Level : -5
[08/13 17:04:49    483s] - Legalized            : On
[08/13 17:04:49    483s] - Window Based         : Off
[08/13 17:04:49    483s] - eDen incr mode       : Off
[08/13 17:04:49    483s] - Small incr mode      : On
[08/13 17:04:49    483s] 
[08/13 17:04:49    483s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3380.8M, EPOCH TIME: 1755129889.806340
[08/13 17:04:49    483s] 
[08/13 17:04:49    483s] Starting Small incrNP...
[08/13 17:04:49    483s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3380.8M, EPOCH TIME: 1755129889.808853
[08/13 17:04:49    483s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.004, REAL:0.004, MEM:3380.8M, EPOCH TIME: 1755129889.813208
[08/13 17:04:49    483s] default core: bins with density > 0.750 = 34.03 % ( 196 / 576 )
[08/13 17:04:49    483s] Density distribution unevenness ratio (U70) = 5.255%
[08/13 17:04:49    483s] Density distribution unevenness ratio (U80) = 0.257%
[08/13 17:04:49    483s] Density distribution unevenness ratio (U90) = 0.000%
[08/13 17:04:49    483s] Density distribution unevenness ratio = 5.255%
[08/13 17:04:49    483s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.007, REAL:0.007, MEM:3380.8M, EPOCH TIME: 1755129889.813275
[08/13 17:04:49    483s] cost 0.945946, thresh 1.000000
[08/13 17:04:49    483s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3380.8M)
[08/13 17:04:49    483s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/13 17:04:49    483s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3380.8M, EPOCH TIME: 1755129889.813806
[08/13 17:04:49    483s] Starting refinePlace ...
[08/13 17:04:49    483s] (I)      Default pattern map key = top_default.
[08/13 17:04:49    483s] One DDP V2 for no tweak run.
[08/13 17:04:49    483s] (I)      Default pattern map key = top_default.
[08/13 17:04:49    483s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3383.2M, EPOCH TIME: 1755129889.848966
[08/13 17:04:49    483s] DDP initSite1 nrRow 231 nrJob 231
[08/13 17:04:49    483s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3383.2M, EPOCH TIME: 1755129889.849013
[08/13 17:04:49    483s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3383.2M, EPOCH TIME: 1755129889.849211
[08/13 17:04:49    483s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3383.2M, EPOCH TIME: 1755129889.849228
[08/13 17:04:49    483s] DDP markSite nrRow 231 nrJob 231
[08/13 17:04:49    483s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3383.2M, EPOCH TIME: 1755129889.849743
[08/13 17:04:49    483s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3383.2M, EPOCH TIME: 1755129889.849758
[08/13 17:04:49    483s]   Spread Effort: high, pre-route mode, useDDP on.
[08/13 17:04:49    483s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3388.0MB) @(0:08:04 - 0:08:04).
[08/13 17:04:49    483s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:04:49    483s] wireLenOptFixPriorityInst 4231 inst fixed
[08/13 17:04:49    483s] 
[08/13 17:04:49    483s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 17:04:50    484s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 17:04:50    484s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 17:04:50    484s] Move report: legalization moves 9 insts, mean move: 1.83 um, max move: 4.75 um spiral
[08/13 17:04:50    484s] 	Max move on inst (FE_OFC589_n18082): (125.02, 103.88) --> (120.27, 103.88)
[08/13 17:04:50    484s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 17:04:50    484s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 17:04:50    484s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=3372.0MB) @(0:08:04 - 0:08:04).
[08/13 17:04:50    484s] Move report: Detail placement moves 9 insts, mean move: 1.83 um, max move: 4.75 um 
[08/13 17:04:50    484s] 	Max move on inst (FE_OFC589_n18082): (125.02, 103.88) --> (120.27, 103.88)
[08/13 17:04:50    484s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3372.0MB
[08/13 17:04:50    484s] Statistics of distance of Instance movement in refine placement:
[08/13 17:04:50    484s]   maximum (X+Y) =         4.75 um
[08/13 17:04:50    484s]   inst (FE_OFC589_n18082) with max move: (125.02, 103.88) -> (120.27, 103.88)
[08/13 17:04:50    484s]   mean    (X+Y) =         1.83 um
[08/13 17:04:50    484s] Summary Report:
[08/13 17:04:50    484s] Instances move: 9 (out of 35210 movable)
[08/13 17:04:50    484s] Instances flipped: 0
[08/13 17:04:50    484s] Mean displacement: 1.83 um
[08/13 17:04:50    484s] Total instances moved : 9
[08/13 17:04:50    484s] Max displacement: 4.75 um (Instance: FE_OFC589_n18082) (125.02, 103.88) -> (120.27, 103.88)
[08/13 17:04:50    484s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[08/13 17:04:50    484s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.440, MEM:3372.0M, EPOCH TIME: 1755129890.254223
[08/13 17:04:50    484s] Total net bbox length = 4.588e+05 (2.064e+05 2.524e+05) (ext = 1.281e+05)
[08/13 17:04:50    484s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3372.0MB
[08/13 17:04:50    484s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=3372.0MB) @(0:08:04 - 0:08:04).
[08/13 17:04:50    484s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.16
[08/13 17:04:50    484s] *** Finished place_detail (0:08:04 mem=3372.0M) ***
[08/13 17:04:50    484s] OPERPROF: Finished RefinePlace at level 1, CPU:0.479, REAL:0.479, MEM:3372.0M, EPOCH TIME: 1755129890.262648
[08/13 17:04:50    484s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3372.0M, EPOCH TIME: 1755129890.397629
[08/13 17:04:50    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35264).
[08/13 17:04:50    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:50    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:50    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:50    484s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.083, REAL:0.083, MEM:3363.0M, EPOCH TIME: 1755129890.480984
[08/13 17:04:50    484s] *** maximum move = 4.75 um ***
[08/13 17:04:50    484s] *** Finished re-routing un-routed nets (3363.0M) ***
[08/13 17:04:50    484s] OPERPROF: Starting DPlace-Init at level 1, MEM:3363.0M, EPOCH TIME: 1755129890.524341
[08/13 17:04:50    484s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3363.0M, EPOCH TIME: 1755129890.538762
[08/13 17:04:50    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:50    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:50    484s] 
[08/13 17:04:50    484s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:50    484s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3363.0M, EPOCH TIME: 1755129890.548722
[08/13 17:04:50    484s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3363.0M, EPOCH TIME: 1755129890.548769
[08/13 17:04:50    484s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3379.0M, EPOCH TIME: 1755129890.549336
[08/13 17:04:50    484s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3379.0M, EPOCH TIME: 1755129890.551951
[08/13 17:04:50    484s] 
[08/13 17:04:50    484s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=3379.0M) ***
[08/13 17:04:50    484s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3803398.4
[08/13 17:04:50    484s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 70.30
[08/13 17:04:50    484s] OptDebug: End of Setup Fixing:
[08/13 17:04:50    484s] +----------+-----+-----+
[08/13 17:04:50    484s] |Path Group|  WNS|  TNS|
[08/13 17:04:50    484s] +----------+-----+-----+
[08/13 17:04:50    484s] |default   |0.787|0.000|
[08/13 17:04:50    484s] |reg2reg   |0.001|0.000|
[08/13 17:04:50    484s] |HEPG      |0.001|0.000|
[08/13 17:04:50    484s] |All Paths |0.001|0.000|
[08/13 17:04:50    484s] +----------+-----+-----+
[08/13 17:04:50    484s] 
[08/13 17:04:50    484s] Bottom Preferred Layer:
[08/13 17:04:50    484s] +---------------+------------+------------+----------+
[08/13 17:04:50    484s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/13 17:04:50    484s] +---------------+------------+------------+----------+
[08/13 17:04:50    484s] | metal3 (z=3)  |          0 |         55 | default  |
[08/13 17:04:50    484s] | metal4 (z=4)  |         15 |          0 | default  |
[08/13 17:04:50    484s] | metal7 (z=7)  |          1 |          0 | default  |
[08/13 17:04:50    484s] +---------------+------------+------------+----------+
[08/13 17:04:50    484s] Via Pillar Rule:
[08/13 17:04:50    484s]     None
[08/13 17:04:50    484s] Finished writing unified metrics of routing constraints.
[08/13 17:04:50    484s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3803398.4
[08/13 17:04:50    484s] 
[08/13 17:04:50    484s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=3379.0M) ***
[08/13 17:04:50    484s] 
[08/13 17:04:50    484s] Total-nets :: 43339, Stn-nets :: 226, ratio :: 0.52147 %, Total-len 430766, Stn-len 48.345
[08/13 17:04:50    484s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3360.0M, EPOCH TIME: 1755129890.884010
[08/13 17:04:50    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:04:50    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:50    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:50    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:50    484s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.079, REAL:0.079, MEM:3297.0M, EPOCH TIME: 1755129890.963056
[08/13 17:04:50    484s] TotalInstCnt at PhyDesignMc Destruction: 35264
[08/13 17:04:50    484s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.25
[08/13 17:04:50    484s] *** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:08:04.8/0:20:50.7 (0.4), mem = 3297.0M
[08/13 17:04:50    484s] 
[08/13 17:04:50    484s] =============================================================================================
[08/13 17:04:50    484s]  Step TAT Report : TnsOpt #1 / ccopt_design #1                                  21.18-s099_1
[08/13 17:04:50    484s] =============================================================================================
[08/13 17:04:50    484s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:04:50    484s] ---------------------------------------------------------------------------------------------
[08/13 17:04:50    484s] [ SlackTraversorInit     ]      2   0:00:00.3  (  15.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:04:50    484s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:50    484s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:50    484s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    1.0
[08/13 17:04:50    484s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:04:50    484s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:50    484s] [ TransformInit          ]      1   0:00:00.3  (  12.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:04:50    484s] [ OptimizationStep       ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 17:04:50    484s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[08/13 17:04:50    484s] [ OptGetWeight           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:50    484s] [ OptEval                ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:50    484s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:50    484s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[08/13 17:04:50    484s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.7
[08/13 17:04:50    484s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:50    484s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:50    484s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:50    484s] [ RefinePlace            ]      1   0:00:01.0  (  43.2 % )     0:00:01.0 /  0:00:01.0    1.0
[08/13 17:04:50    484s] [ TimingUpdate           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[08/13 17:04:50    484s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:04:50    484s] [ MISC                   ]          0:00:00.2  (   9.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:04:50    484s] ---------------------------------------------------------------------------------------------
[08/13 17:04:50    484s]  TnsOpt #1 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[08/13 17:04:50    484s] ---------------------------------------------------------------------------------------------
[08/13 17:04:50    484s] 
[08/13 17:04:50    484s] End: GigaOpt TNS non-legal recovery
[08/13 17:04:50    484s] **INFO: Flow update: Design timing is met.
[08/13 17:04:50    484s] #optDebug: fT-D <X 1 0 0 0>
[08/13 17:04:50    484s] #optDebug: fT-D <X 1 0 0 0>
[08/13 17:04:50    484s] Register exp ratio and priority group on 16 nets on 43339 nets : 
[08/13 17:04:50    484s] z=4 : 15 nets
[08/13 17:04:50    484s] z=7 : 1 nets
[08/13 17:04:51    485s] 
[08/13 17:04:51    485s] Active setup views:
[08/13 17:04:51    485s]  nangate_view_setup
[08/13 17:04:51    485s]   Dominating endpoints: 0
[08/13 17:04:51    485s]   Dominating TNS: -0.000
[08/13 17:04:51    485s] 
[08/13 17:04:51    485s] RC Grid backup saved.
[08/13 17:04:51    485s] Extraction called for design 'top' of instances=35264 and nets=43341 using extraction engine 'pre_route' .
[08/13 17:04:51    485s] pre_route RC Extraction called for design top.
[08/13 17:04:51    485s] RC Extraction called in multi-corner(1) mode.
[08/13 17:04:51    485s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/13 17:04:51    485s] Type 'man IMPEXT-6197' for more detail.
[08/13 17:04:51    485s] RCMode: PreRoute
[08/13 17:04:51    485s]       RC Corner Indexes            0   
[08/13 17:04:51    485s] Capacitance Scaling Factor   : 1.00000 
[08/13 17:04:51    485s] Resistance Scaling Factor    : 1.00000 
[08/13 17:04:51    485s] Clock Cap. Scaling Factor    : 1.00000 
[08/13 17:04:51    485s] Clock Res. Scaling Factor    : 1.00000 
[08/13 17:04:51    485s] Shrink Factor                : 1.00000
[08/13 17:04:51    485s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/13 17:04:51    485s] 
[08/13 17:04:51    485s] Trim Metal Layers:
[08/13 17:04:51    485s] LayerId::1 widthSet size::1
[08/13 17:04:51    485s] LayerId::2 widthSet size::1
[08/13 17:04:51    485s] LayerId::3 widthSet size::1
[08/13 17:04:51    485s] LayerId::4 widthSet size::1
[08/13 17:04:51    485s] LayerId::5 widthSet size::1
[08/13 17:04:51    485s] LayerId::6 widthSet size::1
[08/13 17:04:51    485s] LayerId::7 widthSet size::1
[08/13 17:04:51    485s] LayerId::8 widthSet size::1
[08/13 17:04:51    485s] LayerId::9 widthSet size::1
[08/13 17:04:51    485s] LayerId::10 widthSet size::1
[08/13 17:04:51    485s] eee: pegSigSF::1.070000
[08/13 17:04:51    485s] Skipped RC grid update for preRoute extraction.
[08/13 17:04:51    485s] Initializing multi-corner resistance tables ...
[08/13 17:04:51    485s] eee: l::1 avDens::0.093627 usedTrk::5617.605070 availTrk::60000.000000 sigTrk::5617.605070
[08/13 17:04:51    485s] eee: l::2 avDens::0.181541 usedTrk::7664.842262 availTrk::42221.052632 sigTrk::7664.842262
[08/13 17:04:51    485s] eee: l::3 avDens::0.205550 usedTrk::11778.017773 availTrk::57300.000000 sigTrk::11778.017773
[08/13 17:04:51    485s] eee: l::4 avDens::0.212842 usedTrk::6023.422180 availTrk::28300.000000 sigTrk::6023.422180
[08/13 17:04:51    485s] eee: l::5 avDens::0.074147 usedTrk::2027.910176 availTrk::27350.000000 sigTrk::2027.910176
[08/13 17:04:51    485s] eee: l::6 avDens::0.115709 usedTrk::3077.859710 availTrk::26600.000000 sigTrk::3077.859710
[08/13 17:04:51    485s] eee: l::7 avDens::0.029127 usedTrk::88.351429 availTrk::3033.333333 sigTrk::88.351429
[08/13 17:04:51    485s] eee: l::8 avDens::0.054342 usedTrk::109.590000 availTrk::2016.666667 sigTrk::109.590000
[08/13 17:04:51    485s] eee: l::9 avDens::0.239945 usedTrk::159.563323 availTrk::665.000000 sigTrk::159.563323
[08/13 17:04:51    485s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 17:04:51    485s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:04:51    485s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.254204 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.866200 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.375230 siPrev=0 viaL=0.000000 crit=0.023986 shortMod=0.119932 fMod=0.005997 
[08/13 17:04:51    485s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3325.602M)
[08/13 17:04:51    485s] Starting delay calculation for Setup views
[08/13 17:04:51    485s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 17:04:51    485s] #################################################################################
[08/13 17:04:51    485s] # Design Stage: PreRoute
[08/13 17:04:51    485s] # Design Name: top
[08/13 17:04:51    485s] # Design Mode: 45nm
[08/13 17:04:51    485s] # Analysis Mode: MMMC Non-OCV 
[08/13 17:04:51    485s] # Parasitics Mode: No SPEF/RCDB 
[08/13 17:04:51    485s] # Signoff Settings: SI Off 
[08/13 17:04:51    485s] #################################################################################
[08/13 17:04:52    486s] Calculate delays in BcWc mode...
[08/13 17:04:52    486s] Topological Sorting (REAL = 0:00:00.0, MEM = 3323.6M, InitMEM = 3323.6M)
[08/13 17:04:52    486s] Start delay calculation (fullDC) (1 T). (MEM=3323.6)
[08/13 17:04:52    486s] End AAE Lib Interpolated Model. (MEM=3335.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:04:56    490s] Total number of fetched objects 45221
[08/13 17:04:56    490s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 17:04:56    490s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 17:04:56    490s] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 3322.2M) ***
[08/13 17:04:56    490s] End delay calculation. (MEM=3322.2 CPU=0:00:03.7 REAL=0:00:03.0)
[08/13 17:04:56    490s] End delay calculation (fullDC). (MEM=3322.2 CPU=0:00:04.4 REAL=0:00:04.0)
[08/13 17:04:57    491s] *** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:08:11 mem=3322.2M)
[08/13 17:04:57    491s] OPTC: user 20.0
[08/13 17:04:57    491s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3322.20 MB )
[08/13 17:04:57    491s] (I)      ==================== Layers =====================
[08/13 17:04:57    491s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:04:57    491s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:04:57    491s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:04:57    491s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:04:57    491s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:04:57    491s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:04:57    491s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:04:57    491s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:04:57    491s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:04:57    491s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:04:57    491s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:04:57    491s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:04:57    491s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:04:57    491s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:04:57    491s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:04:57    491s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:04:57    491s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:04:57    491s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:04:57    491s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:04:57    491s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:04:57    491s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:04:57    491s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:04:57    491s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:04:57    491s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:04:57    491s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:04:57    491s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:04:57    491s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:04:57    491s] (I)      Started Import and model ( Curr Mem: 3322.20 MB )
[08/13 17:04:57    491s] (I)      Default pattern map key = top_default.
[08/13 17:04:57    491s] (I)      == Non-default Options ==
[08/13 17:04:57    491s] (I)      Build term to term wires                           : false
[08/13 17:04:57    491s] (I)      Maximum routing layer                              : 10
[08/13 17:04:57    491s] (I)      Number of threads                                  : 1
[08/13 17:04:57    491s] (I)      Method to set GCell size                           : row
[08/13 17:04:57    491s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 17:04:57    491s] (I)      Use row-based GCell size
[08/13 17:04:57    491s] (I)      Use row-based GCell align
[08/13 17:04:57    491s] (I)      layer 0 area = 0
[08/13 17:04:57    491s] (I)      layer 1 area = 0
[08/13 17:04:57    491s] (I)      layer 2 area = 0
[08/13 17:04:57    491s] (I)      layer 3 area = 0
[08/13 17:04:57    491s] (I)      layer 4 area = 0
[08/13 17:04:57    491s] (I)      layer 5 area = 0
[08/13 17:04:57    491s] (I)      layer 6 area = 0
[08/13 17:04:57    491s] (I)      layer 7 area = 0
[08/13 17:04:57    491s] (I)      layer 8 area = 0
[08/13 17:04:57    491s] (I)      layer 9 area = 0
[08/13 17:04:57    491s] (I)      GCell unit size   : 2800
[08/13 17:04:57    491s] (I)      GCell multiplier  : 1
[08/13 17:04:57    491s] (I)      GCell row height  : 2800
[08/13 17:04:57    491s] (I)      Actual row height : 2800
[08/13 17:04:57    491s] (I)      GCell align ref   : 20140 20160
[08/13 17:04:57    491s] [NR-eGR] Track table information for default rule: 
[08/13 17:04:57    491s] [NR-eGR] metal1 has single uniform track structure
[08/13 17:04:57    491s] [NR-eGR] metal2 has single uniform track structure
[08/13 17:04:57    491s] [NR-eGR] metal3 has single uniform track structure
[08/13 17:04:57    491s] [NR-eGR] metal4 has single uniform track structure
[08/13 17:04:57    491s] [NR-eGR] metal5 has single uniform track structure
[08/13 17:04:57    491s] [NR-eGR] metal6 has single uniform track structure
[08/13 17:04:57    491s] [NR-eGR] metal7 has single uniform track structure
[08/13 17:04:57    491s] [NR-eGR] metal8 has single uniform track structure
[08/13 17:04:57    491s] [NR-eGR] metal9 has single uniform track structure
[08/13 17:04:57    491s] [NR-eGR] metal10 has single uniform track structure
[08/13 17:04:57    491s] (I)      ============== Default via ===============
[08/13 17:04:57    491s] (I)      +---+------------------+-----------------+
[08/13 17:04:57    491s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 17:04:57    491s] (I)      +---+------------------+-----------------+
[08/13 17:04:57    491s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 17:04:57    491s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 17:04:57    491s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 17:04:57    491s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 17:04:57    491s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 17:04:57    491s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 17:04:57    491s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 17:04:57    491s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 17:04:57    491s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 17:04:57    491s] (I)      +---+------------------+-----------------+
[08/13 17:04:57    491s] [NR-eGR] Read 23728 PG shapes
[08/13 17:04:57    491s] [NR-eGR] Read 0 clock shapes
[08/13 17:04:57    491s] [NR-eGR] Read 0 other shapes
[08/13 17:04:57    491s] [NR-eGR] #Routing Blockages  : 0
[08/13 17:04:57    491s] [NR-eGR] #Instance Blockages : 0
[08/13 17:04:57    491s] [NR-eGR] #PG Blockages       : 23728
[08/13 17:04:57    491s] [NR-eGR] #Halo Blockages     : 0
[08/13 17:04:57    491s] [NR-eGR] #Boundary Blockages : 0
[08/13 17:04:57    491s] [NR-eGR] #Clock Blockages    : 0
[08/13 17:04:57    491s] [NR-eGR] #Other Blockages    : 0
[08/13 17:04:57    491s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 17:04:57    491s] [NR-eGR] Num Prerouted Nets = 55  Num Prerouted Wires = 15448
[08/13 17:04:57    491s] [NR-eGR] Read 43117 nets ( ignored 55 )
[08/13 17:04:57    491s] (I)      early_global_route_priority property id does not exist.
[08/13 17:04:57    491s] (I)      Read Num Blocks=23728  Num Prerouted Wires=15448  Num CS=0
[08/13 17:04:57    491s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 7396
[08/13 17:04:57    491s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 6993
[08/13 17:04:57    491s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 1021
[08/13 17:04:57    491s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 38
[08/13 17:04:57    491s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 17:04:57    491s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 17:04:57    491s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 17:04:57    491s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 17:04:57    491s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 17:04:57    491s] (I)      Number of ignored nets                =     55
[08/13 17:04:57    491s] (I)      Number of connected nets              =      0
[08/13 17:04:57    491s] (I)      Number of fixed nets                  =     55.  Ignored: Yes
[08/13 17:04:57    491s] (I)      Number of clock nets                  =     55.  Ignored: No
[08/13 17:04:57    491s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 17:04:57    491s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 17:04:57    491s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 17:04:57    491s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 17:04:57    491s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 17:04:57    491s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 17:04:57    491s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 17:04:57    491s] (I)      Ndr track 0 does not exist
[08/13 17:04:57    491s] (I)      ---------------------Grid Graph Info--------------------
[08/13 17:04:57    491s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 17:04:57    491s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 17:04:57    491s] (I)      Site width          :   380  (dbu)
[08/13 17:04:57    491s] (I)      Row height          :  2800  (dbu)
[08/13 17:04:57    491s] (I)      GCell row height    :  2800  (dbu)
[08/13 17:04:57    491s] (I)      GCell width         :  2800  (dbu)
[08/13 17:04:57    491s] (I)      GCell height        :  2800  (dbu)
[08/13 17:04:57    491s] (I)      Grid                :   248   246    10
[08/13 17:04:57    491s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 17:04:57    491s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 17:04:57    491s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 17:04:57    491s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 17:04:57    491s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 17:04:57    491s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 17:04:57    491s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 17:04:57    491s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 17:04:57    491s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 17:04:57    491s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 17:04:57    491s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 17:04:57    491s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 17:04:57    491s] (I)      --------------------------------------------------------
[08/13 17:04:57    491s] 
[08/13 17:04:57    491s] [NR-eGR] ============ Routing rule table ============
[08/13 17:04:57    491s] [NR-eGR] Rule id: 0  Nets: 43062
[08/13 17:04:57    491s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 17:04:57    491s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 17:04:57    491s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 17:04:57    491s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:04:57    491s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:04:57    491s] [NR-eGR] ========================================
[08/13 17:04:57    491s] [NR-eGR] 
[08/13 17:04:57    491s] (I)      =============== Blocked Tracks ===============
[08/13 17:04:57    491s] (I)      +-------+---------+----------+---------------+
[08/13 17:04:57    491s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 17:04:57    491s] (I)      +-------+---------+----------+---------------+
[08/13 17:04:57    491s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 17:04:57    491s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 17:04:57    491s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 17:04:57    491s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 17:04:57    491s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 17:04:57    491s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 17:04:57    491s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 17:04:57    491s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 17:04:57    491s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 17:04:57    491s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 17:04:57    491s] (I)      +-------+---------+----------+---------------+
[08/13 17:04:57    491s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 3322.20 MB )
[08/13 17:04:57    491s] (I)      Reset routing kernel
[08/13 17:04:57    491s] (I)      Started Global Routing ( Curr Mem: 3322.20 MB )
[08/13 17:04:57    491s] (I)      totalPins=139971  totalGlobalPin=132619 (94.75%)
[08/13 17:04:57    491s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 17:04:57    491s] (I)      
[08/13 17:04:57    491s] (I)      ============  Phase 1a Route ============
[08/13 17:04:57    491s] [NR-eGR] Layer group 1: route 43062 net(s) in layer range [2, 10]
[08/13 17:04:57    491s] (I)      Usage: 273685 = (127583 H, 146102 V) = (12.28% H, 12.57% V) = (1.786e+05um H, 2.045e+05um V)
[08/13 17:04:57    491s] (I)      
[08/13 17:04:57    491s] (I)      ============  Phase 1b Route ============
[08/13 17:04:57    491s] (I)      Usage: 273685 = (127583 H, 146102 V) = (12.28% H, 12.57% V) = (1.786e+05um H, 2.045e+05um V)
[08/13 17:04:57    491s] (I)      Overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 3.831590e+05um
[08/13 17:04:57    491s] (I)      Congestion metric : 0.00%H 0.05%V, 0.05%HV
[08/13 17:04:57    491s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 17:04:57    491s] (I)      
[08/13 17:04:57    491s] (I)      ============  Phase 1c Route ============
[08/13 17:04:57    491s] (I)      Usage: 273685 = (127583 H, 146102 V) = (12.28% H, 12.57% V) = (1.786e+05um H, 2.045e+05um V)
[08/13 17:04:57    491s] (I)      
[08/13 17:04:57    491s] (I)      ============  Phase 1d Route ============
[08/13 17:04:57    491s] (I)      Usage: 273685 = (127583 H, 146102 V) = (12.28% H, 12.57% V) = (1.786e+05um H, 2.045e+05um V)
[08/13 17:04:57    491s] (I)      
[08/13 17:04:57    491s] (I)      ============  Phase 1e Route ============
[08/13 17:04:57    491s] (I)      Usage: 273685 = (127583 H, 146102 V) = (12.28% H, 12.57% V) = (1.786e+05um H, 2.045e+05um V)
[08/13 17:04:57    491s] (I)      
[08/13 17:04:57    491s] (I)      ============  Phase 1l Route ============
[08/13 17:04:57    491s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 3.831590e+05um
[08/13 17:04:57    491s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 17:04:57    491s] (I)      Layer  2:     438322    131726       113           0      447705    ( 0.00%) 
[08/13 17:04:57    491s] (I)      Layer  3:     600760    148907         0           0      607620    ( 0.00%) 
[08/13 17:04:57    491s] (I)      Layer  4:     296037     76724        30           0      303800    ( 0.00%) 
[08/13 17:04:57    491s] (I)      Layer  5:     296957     23656         0           0      303810    ( 0.00%) 
[08/13 17:04:57    491s] (I)      Layer  6:     293438     30818         0           0      303800    ( 0.00%) 
[08/13 17:04:57    491s] (I)      Layer  7:      94158       872         0        3768       97502    ( 3.72%) 
[08/13 17:04:57    491s] (I)      Layer  8:      90268      1145         0        9277       91990    ( 9.16%) 
[08/13 17:04:57    491s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 17:04:57    491s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 17:04:57    491s] (I)      Total:       2197310    413848       143       41726     2231342    ( 1.84%) 
[08/13 17:04:57    491s] (I)      
[08/13 17:04:57    491s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 17:04:57    491s] [NR-eGR]                        OverCon           OverCon            
[08/13 17:04:57    491s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 17:04:57    491s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/13 17:04:57    491s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:04:57    491s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:57    491s] [NR-eGR]  metal2 ( 2)        86( 0.14%)         3( 0.00%)   ( 0.15%) 
[08/13 17:04:58    491s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:58    491s] [NR-eGR]  metal4 ( 4)        29( 0.05%)         0( 0.00%)   ( 0.05%) 
[08/13 17:04:58    491s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:58    491s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:58    491s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:58    491s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:58    491s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:58    491s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:04:58    491s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:04:58    491s] [NR-eGR]        Total       115( 0.02%)         3( 0.00%)   ( 0.02%) 
[08/13 17:04:58    491s] [NR-eGR] 
[08/13 17:04:58    491s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 3330.20 MB )
[08/13 17:04:58    491s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 17:04:58    491s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/13 17:04:58    491s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.39 sec, Real: 0.42 sec, Curr Mem: 3330.20 MB )
[08/13 17:04:58    491s] (I)      ===================================== Runtime Summary ======================================
[08/13 17:04:58    491s] (I)       Step                                         %       Start      Finish      Real       CPU 
[08/13 17:04:58    491s] (I)      --------------------------------------------------------------------------------------------
[08/13 17:04:58    491s] (I)       Early Global Route kernel              100.00%  644.86 sec  645.28 sec  0.42 sec  0.39 sec 
[08/13 17:04:58    491s] (I)       +-Import and model                      38.87%  644.87 sec  645.03 sec  0.16 sec  0.15 sec 
[08/13 17:04:58    491s] (I)       | +-Create place DB                     16.12%  644.87 sec  644.93 sec  0.07 sec  0.07 sec 
[08/13 17:04:58    491s] (I)       | | +-Import place data                 16.11%  644.87 sec  644.93 sec  0.07 sec  0.07 sec 
[08/13 17:04:58    491s] (I)       | | | +-Read instances and placement     3.77%  644.87 sec  644.88 sec  0.02 sec  0.02 sec 
[08/13 17:04:58    491s] (I)       | | | +-Read nets                       12.32%  644.88 sec  644.93 sec  0.05 sec  0.05 sec 
[08/13 17:04:58    491s] (I)       | +-Create route DB                     20.11%  644.93 sec  645.02 sec  0.08 sec  0.08 sec 
[08/13 17:04:58    491s] (I)       | | +-Import route data (1T)            20.06%  644.93 sec  645.02 sec  0.08 sec  0.08 sec 
[08/13 17:04:58    491s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.32%  644.95 sec  644.96 sec  0.01 sec  0.01 sec 
[08/13 17:04:58    491s] (I)       | | | | +-Read routing blockages         0.00%  644.95 sec  644.95 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | | | +-Read instance blockages        0.83%  644.95 sec  644.95 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | | | +-Read PG blockages              0.47%  644.95 sec  644.95 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | | | +-Read clock blockages           0.11%  644.95 sec  644.95 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | | | +-Read other blockages           0.11%  644.95 sec  644.95 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | | | +-Read halo blockages            0.08%  644.95 sec  644.95 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | | | +-Read boundary cut boxes        0.00%  644.95 sec  644.95 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | | +-Read blackboxes                  0.00%  644.96 sec  644.96 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | | +-Read prerouted                   6.60%  644.96 sec  644.98 sec  0.03 sec  0.03 sec 
[08/13 17:04:58    491s] (I)       | | | +-Read unlegalized nets            0.76%  644.98 sec  644.99 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | | +-Read nets                        1.68%  644.99 sec  644.99 sec  0.01 sec  0.01 sec 
[08/13 17:04:58    491s] (I)       | | | +-Set up via pillars               0.07%  645.00 sec  645.00 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | | +-Initialize 3D grid graph         0.30%  645.00 sec  645.00 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | | +-Model blockage capacity          3.50%  645.00 sec  645.02 sec  0.01 sec  0.01 sec 
[08/13 17:04:58    491s] (I)       | | | | +-Initialize 3D capacity         3.19%  645.00 sec  645.01 sec  0.01 sec  0.01 sec 
[08/13 17:04:58    491s] (I)       | +-Read aux data                        0.00%  645.02 sec  645.02 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | +-Others data preparation              0.43%  645.02 sec  645.02 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | +-Create route kernel                  1.56%  645.02 sec  645.03 sec  0.01 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       +-Global Routing                        58.24%  645.03 sec  645.27 sec  0.24 sec  0.23 sec 
[08/13 17:04:58    491s] (I)       | +-Initialization                       2.53%  645.03 sec  645.04 sec  0.01 sec  0.01 sec 
[08/13 17:04:58    491s] (I)       | +-Net group 1                         50.20%  645.04 sec  645.25 sec  0.21 sec  0.21 sec 
[08/13 17:04:58    491s] (I)       | | +-Generate topology                  5.84%  645.04 sec  645.06 sec  0.02 sec  0.02 sec 
[08/13 17:04:58    491s] (I)       | | +-Phase 1a                          13.97%  645.07 sec  645.13 sec  0.06 sec  0.06 sec 
[08/13 17:04:58    491s] (I)       | | | +-Pattern routing (1T)            11.30%  645.07 sec  645.12 sec  0.05 sec  0.05 sec 
[08/13 17:04:58    491s] (I)       | | | +-Add via demand to 2D             2.52%  645.12 sec  645.13 sec  0.01 sec  0.01 sec 
[08/13 17:04:58    491s] (I)       | | +-Phase 1b                           0.09%  645.13 sec  645.13 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | +-Phase 1c                           0.00%  645.13 sec  645.13 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | +-Phase 1d                           0.00%  645.13 sec  645.13 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | +-Phase 1e                           0.05%  645.13 sec  645.13 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | | +-Route legalization               0.00%  645.13 sec  645.13 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       | | +-Phase 1l                          28.94%  645.13 sec  645.25 sec  0.12 sec  0.12 sec 
[08/13 17:04:58    491s] (I)       | | | +-Layer assignment (1T)           28.34%  645.13 sec  645.25 sec  0.12 sec  0.12 sec 
[08/13 17:04:58    491s] (I)       | +-Clean cong LA                        0.00%  645.25 sec  645.25 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)       +-Export 3D cong map                     1.84%  645.27 sec  645.28 sec  0.01 sec  0.01 sec 
[08/13 17:04:58    491s] (I)       | +-Export 2D cong map                   0.18%  645.28 sec  645.28 sec  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)      ===================== Summary by functions =====================
[08/13 17:04:58    491s] (I)       Lv  Step                                 %      Real       CPU 
[08/13 17:04:58    491s] (I)      ----------------------------------------------------------------
[08/13 17:04:58    491s] (I)        0  Early Global Route kernel      100.00%  0.42 sec  0.39 sec 
[08/13 17:04:58    491s] (I)        1  Global Routing                  58.24%  0.24 sec  0.23 sec 
[08/13 17:04:58    491s] (I)        1  Import and model                38.87%  0.16 sec  0.15 sec 
[08/13 17:04:58    491s] (I)        1  Export 3D cong map               1.84%  0.01 sec  0.01 sec 
[08/13 17:04:58    491s] (I)        2  Net group 1                     50.20%  0.21 sec  0.21 sec 
[08/13 17:04:58    491s] (I)        2  Create route DB                 20.11%  0.08 sec  0.08 sec 
[08/13 17:04:58    491s] (I)        2  Create place DB                 16.12%  0.07 sec  0.07 sec 
[08/13 17:04:58    491s] (I)        2  Initialization                   2.53%  0.01 sec  0.01 sec 
[08/13 17:04:58    491s] (I)        2  Create route kernel              1.56%  0.01 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        2  Others data preparation          0.43%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        2  Export 2D cong map               0.18%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        3  Phase 1l                        28.94%  0.12 sec  0.12 sec 
[08/13 17:04:58    491s] (I)        3  Import route data (1T)          20.06%  0.08 sec  0.08 sec 
[08/13 17:04:58    491s] (I)        3  Import place data               16.11%  0.07 sec  0.07 sec 
[08/13 17:04:58    491s] (I)        3  Phase 1a                        13.97%  0.06 sec  0.06 sec 
[08/13 17:04:58    491s] (I)        3  Generate topology                5.84%  0.02 sec  0.02 sec 
[08/13 17:04:58    491s] (I)        3  Phase 1b                         0.09%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        3  Phase 1e                         0.05%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        4  Layer assignment (1T)           28.34%  0.12 sec  0.12 sec 
[08/13 17:04:58    491s] (I)        4  Read nets                       13.99%  0.06 sec  0.06 sec 
[08/13 17:04:58    491s] (I)        4  Pattern routing (1T)            11.30%  0.05 sec  0.05 sec 
[08/13 17:04:58    491s] (I)        4  Read prerouted                   6.60%  0.03 sec  0.03 sec 
[08/13 17:04:58    491s] (I)        4  Read instances and placement     3.77%  0.02 sec  0.02 sec 
[08/13 17:04:58    491s] (I)        4  Model blockage capacity          3.50%  0.01 sec  0.01 sec 
[08/13 17:04:58    491s] (I)        4  Add via demand to 2D             2.52%  0.01 sec  0.01 sec 
[08/13 17:04:58    491s] (I)        4  Read blockages ( Layer 2-10 )    2.32%  0.01 sec  0.01 sec 
[08/13 17:04:58    491s] (I)        4  Read unlegalized nets            0.76%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        4  Initialize 3D grid graph         0.30%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        4  Set up via pillars               0.07%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        5  Initialize 3D capacity           3.19%  0.01 sec  0.01 sec 
[08/13 17:04:58    491s] (I)        5  Read instance blockages          0.83%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        5  Read PG blockages                0.47%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        5  Read clock blockages             0.11%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        5  Read other blockages             0.11%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        5  Read halo blockages              0.08%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/13 17:04:58    491s] OPERPROF: Starting HotSpotCal at level 1, MEM:3330.2M, EPOCH TIME: 1755129898.021729
[08/13 17:04:58    491s] [hotspot] +------------+---------------+---------------+
[08/13 17:04:58    491s] [hotspot] |            |   max hotspot | total hotspot |
[08/13 17:04:58    491s] [hotspot] +------------+---------------+---------------+
[08/13 17:04:58    491s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 17:04:58    491s] [hotspot] | normalized |          0.00 |          0.00 |
[08/13 17:04:58    491s] [hotspot] +------------+---------------+---------------+
[08/13 17:04:58    491s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/13 17:04:58    491s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3346.2M, EPOCH TIME: 1755129898.026086
[08/13 17:04:58    491s] [hotspot] Hotspot report including placement blocked areas
[08/13 17:04:58    491s] OPERPROF: Starting HotSpotCal at level 1, MEM:3346.2M, EPOCH TIME: 1755129898.026176
[08/13 17:04:58    491s] [hotspot] +------------+---------------+---------------+
[08/13 17:04:58    491s] [hotspot] |            |   max hotspot | total hotspot |
[08/13 17:04:58    491s] [hotspot] +------------+---------------+---------------+
[08/13 17:04:58    491s] [hotspot] | normalized |          0.00 |          0.00 |
[08/13 17:04:58    491s] [hotspot] +------------+---------------+---------------+
[08/13 17:04:58    491s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/13 17:04:58    491s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 17:04:58    491s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:3346.2M, EPOCH TIME: 1755129898.029570
[08/13 17:04:58    491s] Reported timing to dir ./timingReports
[08/13 17:04:58    491s] **opt_design ... cpu = 0:01:06, real = 0:01:07, mem = 2451.1M, totSessionCpu=0:08:12 **
[08/13 17:04:58    491s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3287.2M, EPOCH TIME: 1755129898.049277
[08/13 17:04:58    491s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:58    491s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:04:58    491s] 
[08/13 17:04:58    491s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:04:58    491s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3287.2M, EPOCH TIME: 1755129898.058438
[08/13 17:04:58    491s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:04:58    491s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:00    493s] 
[08/13 17:05:00    493s] ------------------------------------------------------------------
[08/13 17:05:00    493s]      opt_design Final Summary
[08/13 17:05:00    493s] ------------------------------------------------------------------
[08/13 17:05:00    493s] 
[08/13 17:05:00    493s] Setup views included:
[08/13 17:05:00    493s]  nangate_view_setup 
[08/13 17:05:00    493s] 
[08/13 17:05:00    493s] +--------------------+---------+---------+---------+
[08/13 17:05:00    493s] |     Setup mode     |   all   | reg2reg | default |
[08/13 17:05:00    493s] +--------------------+---------+---------+---------+
[08/13 17:05:00    493s] |           WNS (ns):|  0.000  |  0.000  |  0.787  |
[08/13 17:05:00    493s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/13 17:05:00    493s] |    Violating Paths:|    0    |    0    |    0    |
[08/13 17:05:00    493s] |          All Paths:|  8592   |  4233   |  5517   |
[08/13 17:05:00    493s] +--------------------+---------+---------+---------+
[08/13 17:05:00    493s] 
[08/13 17:05:00    493s] +----------------+-------------------------------+------------------+
[08/13 17:05:00    493s] |                |              Real             |       Total      |
[08/13 17:05:00    493s] |    DRVs        +------------------+------------+------------------|
[08/13 17:05:00    493s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/13 17:05:00    493s] +----------------+------------------+------------+------------------+
[08/13 17:05:00    493s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/13 17:05:00    493s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/13 17:05:00    493s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/13 17:05:00    493s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/13 17:05:00    493s] +----------------+------------------+------------+------------------+
[08/13 17:05:00    493s] 
[08/13 17:05:00    493s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3287.4M, EPOCH TIME: 1755129900.270520
[08/13 17:05:00    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:00    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:00    493s] 
[08/13 17:05:00    493s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:05:00    493s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:3287.4M, EPOCH TIME: 1755129900.281436
[08/13 17:05:00    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:05:00    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:00    493s] Density: 70.304%
[08/13 17:05:00    493s] Routing Overflow: 0.00% H and 0.01% V
[08/13 17:05:00    493s] ------------------------------------------------------------------
[08/13 17:05:00    493s] 
[08/13 17:05:00    493s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3287.4M, EPOCH TIME: 1755129900.303897
[08/13 17:05:00    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:00    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:00    493s] 
[08/13 17:05:00    493s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:05:00    493s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3287.4M, EPOCH TIME: 1755129900.313670
[08/13 17:05:00    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:05:00    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:00    493s] **opt_design ... cpu = 0:01:07, real = 0:01:09, mem = 2455.5M, totSessionCpu=0:08:13 **
[08/13 17:05:00    493s] *** Finished opt_design ***
[08/13 17:05:00    493s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:05:00    493s] UM:*                                       0.000 ns          0.000 ns  final
[08/13 17:05:00    493s] UM: Running design category ...
[08/13 17:05:00    493s] All LLGs are deleted
[08/13 17:05:00    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:00    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:00    493s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3287.4M, EPOCH TIME: 1755129900.377853
[08/13 17:05:00    493s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3287.4M, EPOCH TIME: 1755129900.377918
[08/13 17:05:00    493s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3287.4M, EPOCH TIME: 1755129900.378441
[08/13 17:05:00    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:00    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:00    493s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3287.4M, EPOCH TIME: 1755129900.379077
[08/13 17:05:00    493s] Max number of tech site patterns supported in site array is 256.
[08/13 17:05:00    493s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:05:00    493s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3287.4M, EPOCH TIME: 1755129900.382381
[08/13 17:05:00    493s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 17:05:00    493s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 17:05:00    493s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:3287.4M, EPOCH TIME: 1755129900.388021
[08/13 17:05:00    493s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 17:05:00    493s] SiteArray: use 2,072,576 bytes
[08/13 17:05:00    493s] SiteArray: current memory after site array memory allocation 3287.4M
[08/13 17:05:00    493s] SiteArray: FP blocked sites are writable
[08/13 17:05:00    493s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3287.4M, EPOCH TIME: 1755129900.392882
[08/13 17:05:00    493s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.007, REAL:0.007, MEM:3287.4M, EPOCH TIME: 1755129900.399524
[08/13 17:05:00    493s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 17:05:00    493s] Atter site array init, number of instance map data is 0.
[08/13 17:05:00    493s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:3287.4M, EPOCH TIME: 1755129900.402783
[08/13 17:05:00    493s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.026, MEM:3287.4M, EPOCH TIME: 1755129900.403994
[08/13 17:05:00    493s] All LLGs are deleted
[08/13 17:05:00    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:05:00    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:00    493s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3287.4M, EPOCH TIME: 1755129900.414435
[08/13 17:05:00    493s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3287.4M, EPOCH TIME: 1755129900.414476
[08/13 17:05:00    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:00    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:00    493s] ------------------------------------------------------------
[08/13 17:05:00    493s] 	Current design flip-flop statistics
[08/13 17:05:00    493s] 
[08/13 17:05:00    493s] Single-Bit FF Count          :         4231
[08/13 17:05:00    493s] Multi-Bit FF Count           :            0
[08/13 17:05:00    493s] Total Bit Count              :         4231
[08/13 17:05:00    493s] Total FF Count               :         4231
[08/13 17:05:00    493s] Bits Per Flop                :        1.000
[08/13 17:05:00    493s] Total Clock Pin Cap(FF)      :     3786.961
[08/13 17:05:00    493s] Multibit Conversion Ratio(%) :         0.00
[08/13 17:05:00    493s] ------------------------------------------------------------
[08/13 17:05:00    493s] ------------------------------------------------------------
[08/13 17:05:00    493s]             Multi-bit cell usage statistics
[08/13 17:05:00    493s] 
[08/13 17:05:00    493s] ------------------------------------------------------------
[08/13 17:05:00    493s] ============================================================
[08/13 17:05:00    493s] Sequential Multibit cells usage statistics
[08/13 17:05:00    493s] ------------------------------------------------------------
[08/13 17:05:00    493s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/13 17:05:00    493s] ------------------------------------------------------------
[08/13 17:05:00    493s] -FlipFlops             4231                    0        0.00                    1.00
[08/13 17:05:00    493s] ------------------------------------------------------------
[08/13 17:05:00    493s] 
[08/13 17:05:00    493s] ------------------------------------------------------------
[08/13 17:05:00    493s] Seq_Mbit libcell              Bitwidth        Count
[08/13 17:05:00    493s] ------------------------------------------------------------
[08/13 17:05:00    493s] Total 0
[08/13 17:05:00    493s] ============================================================
[08/13 17:05:00    493s] ------------------------------------------------------------
[08/13 17:05:00    493s] Category            Num of Insts Rejected     Reasons
[08/13 17:05:00    493s] ------------------------------------------------------------
[08/13 17:05:00    493s] ------------------------------------------------------------
[08/13 17:05:01    493s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:05:01    493s] UM:          68.01             70          0.000 ns          0.000 ns  opt_design_postcts
[08/13 17:05:01    493s] 
[08/13 17:05:01    493s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:18 real=  0:01:19)
[08/13 17:05:01    493s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.5 real=0:00:05.6)
[08/13 17:05:01    493s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.2 real=0:00:05.2)
[08/13 17:05:01    493s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:05.0 real=0:00:05.0)
[08/13 17:05:01    493s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:10.7 real=0:00:10.7)
[08/13 17:05:01    493s] Deleting Lib Analyzer.
[08/13 17:05:01    493s] Info: Destroy the CCOpt slew target map.
[08/13 17:05:01    493s] clean pInstBBox. size 0
[08/13 17:05:01    494s] 
[08/13 17:05:01    494s] TimeStamp Deleting Cell Server Begin ...
[08/13 17:05:01    494s] 
[08/13 17:05:01    494s] TimeStamp Deleting Cell Server End ...
[08/13 17:05:01    494s] Set place::cacheFPlanSiteMark to 0
[08/13 17:05:01    494s] All LLGs are deleted
[08/13 17:05:01    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:01    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:01    494s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3287.4M, EPOCH TIME: 1755129901.131551
[08/13 17:05:01    494s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3287.4M, EPOCH TIME: 1755129901.131603
[08/13 17:05:01    494s] Info: pop threads available for lower-level modules during optimization.
[08/13 17:05:01    494s] (ccopt_design): dumping clock statistics to metric
[08/13 17:05:01    494s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early...
[08/13 17:05:01    494s] End AAE Lib Interpolated Model. (MEM=3287.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:05:01    494s] (I)      Initializing Steiner engine. 
[08/13 17:05:01    494s] (I)      ==================== Layers =====================
[08/13 17:05:01    494s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:05:01    494s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:05:01    494s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:05:01    494s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:05:01    494s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:05:01    494s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:05:01    494s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:05:01    494s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:05:01    494s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:05:01    494s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:05:01    494s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:05:01    494s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:05:01    494s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:05:01    494s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:05:01    494s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:05:01    494s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:05:01    494s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:05:01    494s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:05:01    494s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:05:01    494s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:05:01    494s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:05:01    494s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:05:01    494s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:05:01    494s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:05:01    494s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:05:01    494s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:05:01    494s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:05:01    494s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/13 17:05:01    494s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/13 17:05:01    494s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:05:01    494s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early...
[08/13 17:05:01    494s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:05:01    494s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late...
[08/13 17:05:01    494s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/13 17:05:01    494s] Clock DAG hash : 12565604364807065998 15907315322912743678
[08/13 17:05:01    494s] CTS services accumulated run-time stats :
[08/13 17:05:01    494s]   delay calculator: calls=19572, total_wall_time=3.197s, mean_wall_time=0.163ms
[08/13 17:05:01    494s]   legalizer: calls=5360, total_wall_time=0.080s, mean_wall_time=0.015ms
[08/13 17:05:01    494s]   steiner router: calls=15380, total_wall_time=2.437s, mean_wall_time=0.158ms
[08/13 17:05:01    494s] UM: Running design category ...
[08/13 17:05:01    494s] All LLGs are deleted
[08/13 17:05:01    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:01    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:01    494s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3325.5M, EPOCH TIME: 1755129901.530147
[08/13 17:05:01    494s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3325.5M, EPOCH TIME: 1755129901.530224
[08/13 17:05:01    494s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3325.5M, EPOCH TIME: 1755129901.530761
[08/13 17:05:01    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:01    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:01    494s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3325.5M, EPOCH TIME: 1755129901.531424
[08/13 17:05:01    494s] Max number of tech site patterns supported in site array is 256.
[08/13 17:05:01    494s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:05:01    494s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3325.5M, EPOCH TIME: 1755129901.534478
[08/13 17:05:01    494s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:05:01    494s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 17:05:01    494s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:3325.5M, EPOCH TIME: 1755129901.540005
[08/13 17:05:01    494s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 17:05:01    494s] SiteArray: use 2,072,576 bytes
[08/13 17:05:01    494s] SiteArray: current memory after site array memory allocation 3325.5M
[08/13 17:05:01    494s] SiteArray: FP blocked sites are writable
[08/13 17:05:01    494s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3325.5M, EPOCH TIME: 1755129901.544621
[08/13 17:05:01    494s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.006, REAL:0.006, MEM:3325.5M, EPOCH TIME: 1755129901.550881
[08/13 17:05:01    494s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 17:05:01    494s] Atter site array init, number of instance map data is 0.
[08/13 17:05:01    494s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:3325.5M, EPOCH TIME: 1755129901.554093
[08/13 17:05:01    494s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:3325.5M, EPOCH TIME: 1755129901.555209
[08/13 17:05:01    494s] All LLGs are deleted
[08/13 17:05:01    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:05:01    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:01    494s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3325.5M, EPOCH TIME: 1755129901.563555
[08/13 17:05:01    494s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3325.5M, EPOCH TIME: 1755129901.563599
[08/13 17:05:01    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:01    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:02    494s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/13 17:05:02    494s] 
[08/13 17:05:02    494s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 17:05:02    494s] Summary for sequential cells identification: 
[08/13 17:05:02    494s]   Identified SBFF number: 16
[08/13 17:05:02    494s]   Identified MBFF number: 0
[08/13 17:05:02    494s]   Identified SB Latch number: 0
[08/13 17:05:02    494s]   Identified MB Latch number: 0
[08/13 17:05:02    494s]   Not identified SBFF number: 0
[08/13 17:05:02    494s]   Not identified MBFF number: 0
[08/13 17:05:02    494s]   Not identified SB Latch number: 0
[08/13 17:05:02    494s]   Not identified MB Latch number: 0
[08/13 17:05:02    494s]   Number of sequential cells which are not FFs: 13
[08/13 17:05:02    494s]  Visiting view : nangate_view_setup
[08/13 17:05:02    494s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 17:05:02    494s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 17:05:02    494s]  Visiting view : nangate_view_hold
[08/13 17:05:02    494s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:05:02    494s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:05:02    494s] TLC MultiMap info (StdDelay):
[08/13 17:05:02    494s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 17:05:02    494s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 17:05:02    494s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 17:05:02    494s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 17:05:02    494s]  Setting StdDelay to: 8.5ps
[08/13 17:05:02    494s] 
[08/13 17:05:02    494s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 17:05:02    494s] ------------------------------------------------------------
[08/13 17:05:02    494s] 	Current design flip-flop statistics
[08/13 17:05:02    494s] 
[08/13 17:05:02    494s] Single-Bit FF Count          :         4231
[08/13 17:05:02    494s] Multi-Bit FF Count           :            0
[08/13 17:05:02    494s] Total Bit Count              :         4231
[08/13 17:05:02    494s] Total FF Count               :         4231
[08/13 17:05:02    494s] Bits Per Flop                :        1.000
[08/13 17:05:02    494s] Total Clock Pin Cap(FF)      :     3786.961
[08/13 17:05:02    494s] Multibit Conversion Ratio(%) :         0.00
[08/13 17:05:02    494s] ------------------------------------------------------------
[08/13 17:05:02    495s] ------------------------------------------------------------
[08/13 17:05:02    495s]             Multi-bit cell usage statistics
[08/13 17:05:02    495s] 
[08/13 17:05:02    495s] ------------------------------------------------------------
[08/13 17:05:02    495s] ============================================================
[08/13 17:05:02    495s] Sequential Multibit cells usage statistics
[08/13 17:05:02    495s] ------------------------------------------------------------
[08/13 17:05:02    495s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/13 17:05:02    495s] ------------------------------------------------------------
[08/13 17:05:02    495s] -FlipFlops             4231                    0        0.00                    1.00
[08/13 17:05:02    495s] ------------------------------------------------------------
[08/13 17:05:02    495s] 
[08/13 17:05:02    495s] ------------------------------------------------------------
[08/13 17:05:02    495s] Seq_Mbit libcell              Bitwidth        Count
[08/13 17:05:02    495s] ------------------------------------------------------------
[08/13 17:05:02    495s] Total 0
[08/13 17:05:02    495s] ============================================================
[08/13 17:05:02    495s] ------------------------------------------------------------
[08/13 17:05:02    495s] Category            Num of Insts Rejected     Reasons
[08/13 17:05:02    495s] ------------------------------------------------------------
[08/13 17:05:02    495s] ------------------------------------------------------------
[08/13 17:05:02    495s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:05:02    495s] UM:         115.43            117          0.000 ns          0.000 ns  ccopt_design
[08/13 17:05:02    495s] 
[08/13 17:05:02    495s] *** Summary of all messages that are not suppressed in this session:
[08/13 17:05:02    495s] Severity  ID               Count  Summary                                  
[08/13 17:05:02    495s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[08/13 17:05:02    495s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[08/13 17:05:02    495s] WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
[08/13 17:05:02    495s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/13 17:05:02    495s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/13 17:05:02    495s] WARNING   IMPOPT-665         275  %s : Net has unplaced terms or is connec...
[08/13 17:05:02    495s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[08/13 17:05:02    495s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[08/13 17:05:02    495s] *** Message Summary: 306 warning(s), 0 error(s)
[08/13 17:05:02    495s] 
[08/13 17:05:02    495s] *** ccopt_design #1 [finish] : cpu/real = 0:02:02.7/0:02:04.0 (1.0), totSession cpu/real = 0:08:15.2/0:21:02.0 (0.4), mem = 3325.5M
[08/13 17:05:02    495s] 
[08/13 17:05:02    495s] =============================================================================================
[08/13 17:05:02    495s]  Final TAT Report : ccopt_design #1                                             21.18-s099_1
[08/13 17:05:02    495s] =============================================================================================
[08/13 17:05:02    495s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:05:02    495s] ---------------------------------------------------------------------------------------------
[08/13 17:05:02    495s] [ InitOpt                ]      1   0:00:02.5  (   2.0 % )     0:00:08.3 /  0:00:08.3    1.0
[08/13 17:05:02    495s] [ WnsOpt                 ]      1   0:00:03.6  (   2.9 % )     0:00:05.0 /  0:00:04.9    1.0
[08/13 17:05:02    495s] [ TnsOpt                 ]      1   0:00:01.2  (   1.0 % )     0:00:02.2 /  0:00:02.2    1.0
[08/13 17:05:02    495s] [ GlobalOpt              ]      1   0:00:05.5  (   4.4 % )     0:00:05.5 /  0:00:05.5    1.0
[08/13 17:05:02    495s] [ DrvOpt                 ]      2   0:00:03.1  (   2.5 % )     0:00:03.1 /  0:00:03.1    1.0
[08/13 17:05:02    495s] [ SimplifyNetlist        ]      1   0:00:00.7  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 17:05:02    495s] [ AreaOpt                ]      1   0:00:03.9  (   3.1 % )     0:00:04.8 /  0:00:04.8    1.0
[08/13 17:05:02    495s] [ ViewPruning            ]      8   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:05:02    495s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.1 % )     0:00:08.1 /  0:00:07.3    0.9
[08/13 17:05:02    495s] [ DrvReport              ]      2   0:00:01.8  (   1.5 % )     0:00:01.8 /  0:00:01.0    0.5
[08/13 17:05:02    495s] [ CongRefineRouteType    ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:05:02    495s] [ SlackTraversorInit     ]      7   0:00:01.6  (   1.2 % )     0:00:01.6 /  0:00:01.6    1.0
[08/13 17:05:02    495s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:05:02    495s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:05:02    495s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:05:02    495s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:05:02    495s] [ ReportTranViolation    ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.0
[08/13 17:05:02    495s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:05:02    495s] [ IncrReplace            ]      1   0:00:01.0  (   0.8 % )     0:00:01.0 /  0:00:01.0    1.0
[08/13 17:05:02    495s] [ RefinePlace            ]      3   0:00:03.2  (   2.6 % )     0:00:03.3 /  0:00:03.3    1.0
[08/13 17:05:02    495s] [ CTS                    ]      1   0:00:38.5  (  31.1 % )     0:00:46.5 /  0:00:46.3    1.0
[08/13 17:05:02    495s] [ EarlyGlobalRoute       ]      7   0:00:05.0  (   4.0 % )     0:00:05.0 /  0:00:04.8    1.0
[08/13 17:05:02    495s] [ ExtractRC              ]      5   0:00:01.2  (   0.9 % )     0:00:01.2 /  0:00:01.2    1.0
[08/13 17:05:02    495s] [ TimingUpdate           ]     29   0:00:03.4  (   2.7 % )     0:00:13.4 /  0:00:13.4    1.0
[08/13 17:05:02    495s] [ FullDelayCalc          ]      5   0:00:23.4  (  18.9 % )     0:00:23.4 /  0:00:23.4    1.0
[08/13 17:05:02    495s] [ TimingReport           ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:05:02    495s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 17:05:02    495s] [ MISC                   ]          0:00:23.0  (  18.5 % )     0:00:23.0 /  0:00:22.9    1.0
[08/13 17:05:02    495s] ---------------------------------------------------------------------------------------------
[08/13 17:05:02    495s]  ccopt_design #1 TOTAL              0:02:04.0  ( 100.0 % )     0:02:04.0 /  0:02:02.7    1.0
[08/13 17:05:02    495s] ---------------------------------------------------------------------------------------------
[08/13 17:05:02    495s] 
[08/13 17:05:02    495s] #% End ccopt_design (date=08/13 17:05:02, total cpu=0:02:03, real=0:02:04, peak res=2599.5M, current mem=2362.4M)
[08/13 17:05:02    495s] @@file 4: time_design -post_cts
[08/13 17:05:02    495s] *** time_design #2 [begin] : totSession cpu/real = 0:08:15.2/0:21:02.0 (0.4), mem = 3205.5M
[08/13 17:05:02    495s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3205.5M, EPOCH TIME: 1755129902.321045
[08/13 17:05:02    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:02    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:02    495s] All LLGs are deleted
[08/13 17:05:02    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:02    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:02    495s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3205.5M, EPOCH TIME: 1755129902.321093
[08/13 17:05:02    495s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3205.5M, EPOCH TIME: 1755129902.321113
[08/13 17:05:02    495s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3205.5M, EPOCH TIME: 1755129902.321145
[08/13 17:05:02    495s] Start to check current routing status for nets...
[08/13 17:05:02    495s] All nets are already routed correctly.
[08/13 17:05:02    495s] End to check current routing status for nets (mem=3205.5M)
[08/13 17:05:02    495s] Effort level <high> specified for reg2reg path_group
[08/13 17:05:02    495s] All LLGs are deleted
[08/13 17:05:02    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:02    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:02    495s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3207.5M, EPOCH TIME: 1755129902.891904
[08/13 17:05:02    495s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3207.5M, EPOCH TIME: 1755129902.891961
[08/13 17:05:02    495s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3207.5M, EPOCH TIME: 1755129902.897408
[08/13 17:05:02    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:02    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:02    495s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3207.5M, EPOCH TIME: 1755129902.897577
[08/13 17:05:02    495s] Max number of tech site patterns supported in site array is 256.
[08/13 17:05:02    495s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:05:02    495s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3207.5M, EPOCH TIME: 1755129902.900797
[08/13 17:05:02    495s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 17:05:02    495s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 17:05:02    495s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:3207.5M, EPOCH TIME: 1755129902.906573
[08/13 17:05:02    495s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 17:05:02    495s] SiteArray: use 2,072,576 bytes
[08/13 17:05:02    495s] SiteArray: current memory after site array memory allocation 3207.5M
[08/13 17:05:02    495s] SiteArray: FP blocked sites are writable
[08/13 17:05:02    495s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3207.5M, EPOCH TIME: 1755129902.911396
[08/13 17:05:02    495s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.006, REAL:0.006, MEM:3207.5M, EPOCH TIME: 1755129902.917001
[08/13 17:05:02    495s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 17:05:02    495s] Atter site array init, number of instance map data is 0.
[08/13 17:05:02    495s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.022, REAL:0.022, MEM:3207.5M, EPOCH TIME: 1755129902.919981
[08/13 17:05:02    495s] 
[08/13 17:05:02    495s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:05:02    495s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:3207.5M, EPOCH TIME: 1755129902.923397
[08/13 17:05:02    495s] All LLGs are deleted
[08/13 17:05:02    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:05:02    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:02    495s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3207.5M, EPOCH TIME: 1755129902.930632
[08/13 17:05:02    495s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3207.5M, EPOCH TIME: 1755129902.930670
[08/13 17:05:05    497s] 
[08/13 17:05:05    497s] ------------------------------------------------------------------
[08/13 17:05:05    497s]          time_design Summary
[08/13 17:05:05    497s] ------------------------------------------------------------------
[08/13 17:05:05    497s] 
[08/13 17:05:05    497s] Setup views included:
[08/13 17:05:05    497s]  nangate_view_setup 
[08/13 17:05:05    497s] 
[08/13 17:05:05    497s] +--------------------+---------+---------+---------+
[08/13 17:05:05    497s] |     Setup mode     |   all   | reg2reg | default |
[08/13 17:05:05    497s] +--------------------+---------+---------+---------+
[08/13 17:05:05    497s] |           WNS (ns):|  0.000  |  0.000  |  0.787  |
[08/13 17:05:05    497s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/13 17:05:05    497s] |    Violating Paths:|    0    |    0    |    0    |
[08/13 17:05:05    497s] |          All Paths:|  8592   |  4233   |  5517   |
[08/13 17:05:05    497s] +--------------------+---------+---------+---------+
[08/13 17:05:05    497s] 
[08/13 17:05:05    497s] +----------------+-------------------------------+------------------+
[08/13 17:05:05    497s] |                |              Real             |       Total      |
[08/13 17:05:05    497s] |    DRVs        +------------------+------------+------------------|
[08/13 17:05:05    497s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/13 17:05:05    497s] +----------------+------------------+------------+------------------+
[08/13 17:05:05    497s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/13 17:05:05    497s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/13 17:05:05    497s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/13 17:05:05    497s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/13 17:05:05    497s] +----------------+------------------+------------+------------------+
[08/13 17:05:05    497s] 
[08/13 17:05:05    497s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 17:05:05    497s] All LLGs are deleted
[08/13 17:05:05    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:05    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:05    497s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3204.7M, EPOCH TIME: 1755129905.061021
[08/13 17:05:05    497s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3204.7M, EPOCH TIME: 1755129905.061080
[08/13 17:05:05    497s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3204.7M, EPOCH TIME: 1755129905.067655
[08/13 17:05:05    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:05    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:05    497s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3204.7M, EPOCH TIME: 1755129905.067853
[08/13 17:05:05    497s] Max number of tech site patterns supported in site array is 256.
[08/13 17:05:05    497s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:05:05    497s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3204.7M, EPOCH TIME: 1755129905.071481
[08/13 17:05:05    497s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:05:05    497s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 17:05:05    497s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:3204.7M, EPOCH TIME: 1755129905.077135
[08/13 17:05:05    497s] Fast DP-INIT is on for default
[08/13 17:05:05    497s] Atter site array init, number of instance map data is 0.
[08/13 17:05:05    497s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:3204.7M, EPOCH TIME: 1755129905.082315
[08/13 17:05:05    497s] 
[08/13 17:05:05    497s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:05:05    497s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.019, MEM:3204.7M, EPOCH TIME: 1755129905.086376
[08/13 17:05:05    497s] All LLGs are deleted
[08/13 17:05:05    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:05:05    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:05    497s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3204.7M, EPOCH TIME: 1755129905.094379
[08/13 17:05:05    497s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3204.7M, EPOCH TIME: 1755129905.094426
[08/13 17:05:05    497s] 
[08/13 17:05:05    497s] Density: 70.304%
[08/13 17:05:05    497s] Routing Overflow: 0.00% H and 0.01% V
[08/13 17:05:05    497s] ------------------------------------------------------------------
[08/13 17:05:05    497s] All LLGs are deleted
[08/13 17:05:05    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:05    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:05    497s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3204.7M, EPOCH TIME: 1755129905.103449
[08/13 17:05:05    497s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3204.7M, EPOCH TIME: 1755129905.103497
[08/13 17:05:05    497s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3204.7M, EPOCH TIME: 1755129905.109493
[08/13 17:05:05    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:05    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:05    497s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3204.7M, EPOCH TIME: 1755129905.109673
[08/13 17:05:05    497s] Max number of tech site patterns supported in site array is 256.
[08/13 17:05:05    497s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:05:05    497s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3204.7M, EPOCH TIME: 1755129905.112859
[08/13 17:05:05    497s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:05:05    497s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 17:05:05    497s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:3204.7M, EPOCH TIME: 1755129905.117749
[08/13 17:05:05    497s] Fast DP-INIT is on for default
[08/13 17:05:05    497s] Atter site array init, number of instance map data is 0.
[08/13 17:05:05    497s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3204.7M, EPOCH TIME: 1755129905.122695
[08/13 17:05:05    497s] 
[08/13 17:05:05    497s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:05:05    497s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.017, MEM:3204.7M, EPOCH TIME: 1755129905.126202
[08/13 17:05:05    497s] All LLGs are deleted
[08/13 17:05:05    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:05:05    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:05    497s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3204.7M, EPOCH TIME: 1755129905.134201
[08/13 17:05:05    497s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3204.7M, EPOCH TIME: 1755129905.134262
[08/13 17:05:05    497s] Reported timing to dir ./timingReports
[08/13 17:05:05    497s] Total CPU time: 2.08 sec
[08/13 17:05:05    497s] Total Real time: 3.0 sec
[08/13 17:05:05    497s] Total Memory Usage: 3204.726562 Mbytes
[08/13 17:05:05    497s] Info: pop threads available for lower-level modules during optimization.
[08/13 17:05:05    497s] *** time_design #2 [finish] : cpu/real = 0:00:02.1/0:00:02.9 (0.7), totSession cpu/real = 0:08:17.3/0:21:04.9 (0.4), mem = 3204.7M
[08/13 17:05:05    497s] 
[08/13 17:05:05    497s] =============================================================================================
[08/13 17:05:05    497s]  Final TAT Report : time_design #2                                              21.18-s099_1
[08/13 17:05:05    497s] =============================================================================================
[08/13 17:05:05    497s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:05:05    497s] ---------------------------------------------------------------------------------------------
[08/13 17:05:05    497s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:05:05    497s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.7 % )     0:00:02.3 /  0:00:01.5    0.6
[08/13 17:05:05    497s] [ DrvReport              ]      1   0:00:01.4  (  49.6 % )     0:00:01.4 /  0:00:00.6    0.4
[08/13 17:05:05    497s] [ TimingUpdate           ]      1   0:00:00.5  (  17.1 % )     0:00:00.5 /  0:00:00.5    1.0
[08/13 17:05:05    497s] [ TimingReport           ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:05:05    497s] [ GenerateReports        ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 17:05:05    497s] [ MISC                   ]          0:00:00.6  (  21.6 % )     0:00:00.6 /  0:00:00.6    1.0
[08/13 17:05:05    497s] ---------------------------------------------------------------------------------------------
[08/13 17:05:05    497s]  time_design #2 TOTAL               0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.1    0.7
[08/13 17:05:05    497s] ---------------------------------------------------------------------------------------------
[08/13 17:05:05    497s] 
[08/13 17:05:05    497s] @@file 5: time_design -post_cts -hold
[08/13 17:05:05    497s] *** time_design #3 [begin] : totSession cpu/real = 0:08:17.3/0:21:04.9 (0.4), mem = 3204.7M
[08/13 17:05:05    497s] 
[08/13 17:05:05    497s] TimeStamp Deleting Cell Server Begin ...
[08/13 17:05:05    497s] 
[08/13 17:05:05    497s] TimeStamp Deleting Cell Server End ...
[08/13 17:05:05    497s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3183.2M, EPOCH TIME: 1755129905.333833
[08/13 17:05:05    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:05    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:05    497s] All LLGs are deleted
[08/13 17:05:05    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:05    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:05    497s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3183.2M, EPOCH TIME: 1755129905.333879
[08/13 17:05:05    497s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3183.2M, EPOCH TIME: 1755129905.333898
[08/13 17:05:05    497s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3183.2M, EPOCH TIME: 1755129905.333947
[08/13 17:05:05    497s] Start to check current routing status for nets...
[08/13 17:05:05    497s] All nets are already routed correctly.
[08/13 17:05:05    497s] End to check current routing status for nets (mem=3183.2M)
[08/13 17:05:05    497s] Effort level <high> specified for reg2reg path_group
[08/13 17:05:06    498s] All LLGs are deleted
[08/13 17:05:06    498s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:06    498s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:06    498s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3195.2M, EPOCH TIME: 1755129906.305209
[08/13 17:05:06    498s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3195.2M, EPOCH TIME: 1755129906.305266
[08/13 17:05:06    498s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3195.2M, EPOCH TIME: 1755129906.311245
[08/13 17:05:06    498s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:06    498s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:06    498s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3195.2M, EPOCH TIME: 1755129906.311432
[08/13 17:05:06    498s] Max number of tech site patterns supported in site array is 256.
[08/13 17:05:06    498s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:05:06    498s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3195.2M, EPOCH TIME: 1755129906.314873
[08/13 17:05:06    498s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:05:06    498s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 17:05:06    498s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:3195.2M, EPOCH TIME: 1755129906.320409
[08/13 17:05:06    498s] Fast DP-INIT is on for default
[08/13 17:05:06    498s] Atter site array init, number of instance map data is 0.
[08/13 17:05:06    498s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:3195.2M, EPOCH TIME: 1755129906.325555
[08/13 17:05:06    498s] 
[08/13 17:05:06    498s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:05:06    498s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:3195.2M, EPOCH TIME: 1755129906.329203
[08/13 17:05:06    498s] All LLGs are deleted
[08/13 17:05:06    498s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:05:06    498s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:06    498s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3195.2M, EPOCH TIME: 1755129906.336728
[08/13 17:05:06    498s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3195.2M, EPOCH TIME: 1755129906.336770
[08/13 17:05:06    498s] OPTC: user 20.0
[08/13 17:05:06    498s] Starting delay calculation for Hold views
[08/13 17:05:06    498s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 17:05:06    498s] #################################################################################
[08/13 17:05:06    498s] # Design Stage: PreRoute
[08/13 17:05:06    498s] # Design Name: top
[08/13 17:05:06    498s] # Design Mode: 45nm
[08/13 17:05:06    498s] # Analysis Mode: MMMC Non-OCV 
[08/13 17:05:06    498s] # Parasitics Mode: No SPEF/RCDB 
[08/13 17:05:06    498s] # Signoff Settings: SI Off 
[08/13 17:05:06    498s] #################################################################################
[08/13 17:05:06    498s] Calculate delays in BcWc mode...
[08/13 17:05:06    498s] Topological Sorting (REAL = 0:00:00.0, MEM = 3193.2M, InitMEM = 3193.2M)
[08/13 17:05:06    498s] Start delay calculation (fullDC) (1 T). (MEM=3193.25)
[08/13 17:05:06    498s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/13 17:05:06    498s] End AAE Lib Interpolated Model. (MEM=3204.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:05:07    499s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[08/13 17:05:10    502s] Total number of fetched objects 45221
[08/13 17:05:10    502s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 17:05:10    502s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 17:05:10    502s] End delay calculation. (MEM=3228.46 CPU=0:00:03.6 REAL=0:00:03.0)
[08/13 17:05:10    502s] End delay calculation (fullDC). (MEM=3228.46 CPU=0:00:04.3 REAL=0:00:04.0)
[08/13 17:05:10    502s] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 3228.5M) ***
[08/13 17:05:11    503s] *** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:08:23 mem=3228.5M)
[08/13 17:05:11    503s] 
[08/13 17:05:11    503s] ------------------------------------------------------------------
[08/13 17:05:11    503s]          time_design Summary
[08/13 17:05:11    503s] ------------------------------------------------------------------
[08/13 17:05:11    503s] 
[08/13 17:05:11    503s] Hold views included:
[08/13 17:05:11    503s]  nangate_view_hold 
[08/13 17:05:11    503s] 
[08/13 17:05:11    503s] +--------------------+---------+---------+---------+
[08/13 17:05:11    503s] |     Hold mode      |   all   | reg2reg | default |
[08/13 17:05:11    503s] +--------------------+---------+---------+---------+
[08/13 17:05:11    503s] |           WNS (ns):| -0.118  | -0.036  | -0.118  |
[08/13 17:05:11    503s] |           TNS (ns):|-447.074 | -27.914 |-419.751 |
[08/13 17:05:11    503s] |    Violating Paths:|  6691   |  2233   |  4583   |
[08/13 17:05:11    503s] |          All Paths:|  8592   |  4233   |  5517   |
[08/13 17:05:11    503s] +--------------------+---------+---------+---------+
[08/13 17:05:11    503s] 
[08/13 17:05:11    503s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 17:05:11    503s] All LLGs are deleted
[08/13 17:05:11    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:11    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:11    503s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3180.5M, EPOCH TIME: 1755129911.568098
[08/13 17:05:11    503s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3180.5M, EPOCH TIME: 1755129911.568153
[08/13 17:05:11    503s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3180.5M, EPOCH TIME: 1755129911.574270
[08/13 17:05:11    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:11    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:11    503s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3180.5M, EPOCH TIME: 1755129911.574468
[08/13 17:05:11    503s] Max number of tech site patterns supported in site array is 256.
[08/13 17:05:11    503s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:05:11    503s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3180.5M, EPOCH TIME: 1755129911.577924
[08/13 17:05:11    503s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:05:11    503s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 17:05:11    503s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:3180.5M, EPOCH TIME: 1755129911.583563
[08/13 17:05:11    503s] Fast DP-INIT is on for default
[08/13 17:05:11    503s] Atter site array init, number of instance map data is 0.
[08/13 17:05:11    503s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:3180.5M, EPOCH TIME: 1755129911.588817
[08/13 17:05:11    503s] 
[08/13 17:05:11    503s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:05:11    503s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.019, MEM:3180.5M, EPOCH TIME: 1755129911.592816
[08/13 17:05:11    503s] All LLGs are deleted
[08/13 17:05:11    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:05:11    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:11    503s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3180.5M, EPOCH TIME: 1755129911.602317
[08/13 17:05:11    503s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3180.5M, EPOCH TIME: 1755129911.602365
[08/13 17:05:11    503s] 
[08/13 17:05:11    503s] Density: 70.304%
[08/13 17:05:11    503s] Routing Overflow: 0.00% H and 0.01% V
[08/13 17:05:11    503s] ------------------------------------------------------------------
[08/13 17:05:11    503s] All LLGs are deleted
[08/13 17:05:11    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:11    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:11    503s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3180.5M, EPOCH TIME: 1755129911.611674
[08/13 17:05:11    503s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3180.5M, EPOCH TIME: 1755129911.611732
[08/13 17:05:11    503s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3180.5M, EPOCH TIME: 1755129911.616839
[08/13 17:05:11    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:11    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:11    503s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3180.5M, EPOCH TIME: 1755129911.616995
[08/13 17:05:11    503s] Max number of tech site patterns supported in site array is 256.
[08/13 17:05:11    503s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:05:11    503s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3180.5M, EPOCH TIME: 1755129911.620071
[08/13 17:05:11    503s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:05:11    503s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 17:05:11    503s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.004, REAL:0.004, MEM:3180.5M, EPOCH TIME: 1755129911.624293
[08/13 17:05:11    503s] Fast DP-INIT is on for default
[08/13 17:05:11    503s] Atter site array init, number of instance map data is 0.
[08/13 17:05:11    503s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:3180.5M, EPOCH TIME: 1755129911.628713
[08/13 17:05:11    503s] 
[08/13 17:05:11    503s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:05:11    503s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:3180.5M, EPOCH TIME: 1755129911.632005
[08/13 17:05:11    503s] All LLGs are deleted
[08/13 17:05:11    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:05:11    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:05:11    503s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3180.5M, EPOCH TIME: 1755129911.639085
[08/13 17:05:11    503s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3180.5M, EPOCH TIME: 1755129911.639124
[08/13 17:05:11    503s] Reported timing to dir ./timingReports
[08/13 17:05:11    503s] Total CPU time: 6.6 sec
[08/13 17:05:11    503s] Total Real time: 6.0 sec
[08/13 17:05:11    503s] Total Memory Usage: 3158.96875 Mbytes
[08/13 17:05:11    503s] *** time_design #3 [finish] : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:08:23.9/0:21:11.5 (0.4), mem = 3159.0M
[08/13 17:05:11    503s] 
[08/13 17:05:11    503s] =============================================================================================
[08/13 17:05:11    503s]  Final TAT Report : time_design #3                                              21.18-s099_1
[08/13 17:05:11    503s] =============================================================================================
[08/13 17:05:11    503s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:05:11    503s] ---------------------------------------------------------------------------------------------
[08/13 17:05:11    503s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:05:11    503s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.9 % )     0:00:05.3 /  0:00:05.3    1.0
[08/13 17:05:11    503s] [ TimingUpdate           ]      1   0:00:00.6  (   9.1 % )     0:00:05.0 /  0:00:05.0    1.0
[08/13 17:05:11    503s] [ FullDelayCalc          ]      1   0:00:04.4  (  67.0 % )     0:00:04.4 /  0:00:04.4    1.0
[08/13 17:05:11    503s] [ TimingReport           ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:05:11    503s] [ GenerateReports        ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 17:05:11    503s] [ MISC                   ]          0:00:01.3  (  19.3 % )     0:00:01.3 /  0:00:01.3    1.0
[08/13 17:05:11    503s] ---------------------------------------------------------------------------------------------
[08/13 17:05:11    503s]  time_design #3 TOTAL               0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.6    1.0
[08/13 17:05:11    503s] ---------------------------------------------------------------------------------------------
[08/13 17:05:11    503s] 
[08/13 17:05:11    503s] @file 6:
[08/13 17:05:11    503s] #@ End verbose source: _5_CTS.tcl
[08/13 17:05:11    503s] 0
[08/13 17:05:11    503s] @innovus 33> opt_design -post_cts -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2315.3M, totSessionCpu=0:09:00 **
[08/13 17:26:59    539s] **WARN: (IMPOPT-576):	275 nets have unplaced terms. 
[08/13 17:26:59    539s] *** opt_design #1 [begin] : totSession cpu/real = 0:08:59.7/0:42:59.0 (0.2), mem = 3159.0M
[08/13 17:26:59    539s] Info: 1 threads available for lower-level modules during optimization.
[08/13 17:26:59    539s] GigaOpt running with 1 threads.
[08/13 17:26:59    539s] *** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:08:59.7/0:42:59.0 (0.2), mem = 3159.0M
[08/13 17:26:59    539s] **INFO: User settings:
[08/13 17:27:05    545s] delaycal_enable_high_fanout                                    true
[08/13 17:27:05    545s] delaycal_ignore_net_load                                       false
[08/13 17:27:05    545s] delaycal_socv_accuracy_mode                                    low
[08/13 17:27:05    545s] setAnalysisMode -cts                                           postCTS
[08/13 17:27:05    545s] setAnalysisMode -skew                                          true
[08/13 17:27:05    545s] setDelayCalMode -engine                                        aae
[08/13 17:27:05    545s] design_process_node                                            45
[08/13 17:27:05    545s] extract_rc_coupling_cap_threshold                              0.1
[08/13 17:27:05    545s] extract_rc_engine                                              pre_route
[08/13 17:27:05    545s] extract_rc_relative_cap_threshold                              1.0
[08/13 17:27:05    545s] extract_rc_total_cap_threshold                                 0.0
[08/13 17:27:05    545s] opt_drv_margin                                                 0.0
[08/13 17:27:05    545s] opt_fix_drv                                                    true
[08/13 17:27:05    545s] opt_preserve_all_sequential                                    false
[08/13 17:27:05    545s] opt_resize_flip_flops                                          true
[08/13 17:27:05    545s] opt_setup_target_slack                                         0.0
[08/13 17:27:05    545s] opt_useful_skew_eco_route                                      false
[08/13 17:27:05    545s] opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
[08/13 17:27:05    545s] opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
[08/13 17:27:05    545s] opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
[08/13 17:27:05    545s] route_early_global_bottom_routing_layer                        2
[08/13 17:27:05    545s] route_early_global_honor_partition_pin_guide                   true
[08/13 17:27:05    545s] route_early_global_honor_power_domain                          false
[08/13 17:27:05    545s] route_early_global_top_routing_layer                           10
[08/13 17:27:05    545s] getAnalysisMode -cts                                           postCTS
[08/13 17:27:05    545s] getAnalysisMode -skew                                          true
[08/13 17:27:05    545s] getDelayCalMode -engine                                        aae
[08/13 17:27:05    545s] get_power_analysis_mode -report_power_quiet                    false
[08/13 17:27:05    545s] getAnalysisMode -cts                                           postCTS
[08/13 17:27:05    545s] getAnalysisMode -skew                                          true
[08/13 17:27:05    545s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[08/13 17:27:06    546s] 
[08/13 17:27:06    546s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 17:27:06    546s] Summary for sequential cells identification: 
[08/13 17:27:06    546s]   Identified SBFF number: 16
[08/13 17:27:06    546s]   Identified MBFF number: 0
[08/13 17:27:06    546s]   Identified SB Latch number: 0
[08/13 17:27:06    546s]   Identified MB Latch number: 0
[08/13 17:27:06    546s]   Not identified SBFF number: 0
[08/13 17:27:06    546s]   Not identified MBFF number: 0
[08/13 17:27:06    546s]   Not identified SB Latch number: 0
[08/13 17:27:06    546s]   Not identified MB Latch number: 0
[08/13 17:27:06    546s]   Number of sequential cells which are not FFs: 13
[08/13 17:27:06    546s]  Visiting view : nangate_view_setup
[08/13 17:27:06    546s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 17:27:06    546s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 17:27:06    546s]  Visiting view : nangate_view_hold
[08/13 17:27:06    546s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:27:06    546s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:27:06    546s] TLC MultiMap info (StdDelay):
[08/13 17:27:06    546s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 17:27:06    546s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 17:27:06    546s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 17:27:06    546s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 17:27:06    546s]  Setting StdDelay to: 8.5ps
[08/13 17:27:06    546s] 
[08/13 17:27:06    546s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 17:27:06    546s] Need call spDPlaceInit before registerPrioInstLoc.
[08/13 17:27:06    546s] OPERPROF: Starting DPlace-Init at level 1, MEM:3171.0M, EPOCH TIME: 1755131226.229729
[08/13 17:27:06    546s] Processing tracks to init pin-track alignment.
[08/13 17:27:06    546s] z: 2, totalTracks: 1
[08/13 17:27:06    546s] z: 4, totalTracks: 1
[08/13 17:27:06    546s] z: 6, totalTracks: 1
[08/13 17:27:06    546s] z: 8, totalTracks: 1
[08/13 17:27:06    546s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:27:06    546s] All LLGs are deleted
[08/13 17:27:06    546s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    546s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    546s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3171.0M, EPOCH TIME: 1755131226.236689
[08/13 17:27:06    546s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3171.0M, EPOCH TIME: 1755131226.236741
[08/13 17:27:06    546s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3171.0M, EPOCH TIME: 1755131226.241800
[08/13 17:27:06    546s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    546s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    546s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3171.0M, EPOCH TIME: 1755131226.242462
[08/13 17:27:06    546s] Max number of tech site patterns supported in site array is 256.
[08/13 17:27:06    546s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:27:06    546s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3171.0M, EPOCH TIME: 1755131226.245236
[08/13 17:27:06    546s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:27:06    546s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 17:27:06    546s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:3171.0M, EPOCH TIME: 1755131226.250658
[08/13 17:27:06    546s] Fast DP-INIT is on for default
[08/13 17:27:06    546s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 17:27:06    546s] Atter site array init, number of instance map data is 0.
[08/13 17:27:06    546s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:3171.0M, EPOCH TIME: 1755131226.255679
[08/13 17:27:06    546s] 
[08/13 17:27:06    546s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:27:06    546s] OPERPROF:     Starting CMU at level 3, MEM:3171.0M, EPOCH TIME: 1755131226.258557
[08/13 17:27:06    546s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3171.0M, EPOCH TIME: 1755131226.259654
[08/13 17:27:06    546s] 
[08/13 17:27:06    546s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 17:27:06    546s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:3171.0M, EPOCH TIME: 1755131226.261615
[08/13 17:27:06    546s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3171.0M, EPOCH TIME: 1755131226.261649
[08/13 17:27:06    546s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3187.0M, EPOCH TIME: 1755131226.262010
[08/13 17:27:06    546s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3187.0MB).
[08/13 17:27:06    546s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:3187.0M, EPOCH TIME: 1755131226.269637
[08/13 17:27:06    546s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3187.0M, EPOCH TIME: 1755131226.269673
[08/13 17:27:06    546s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:27:06    546s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    546s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    546s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    546s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.081, REAL:0.081, MEM:3185.0M, EPOCH TIME: 1755131226.351102
[08/13 17:27:06    546s] 
[08/13 17:27:06    546s] Creating Lib Analyzer ...
[08/13 17:27:06    546s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 17:27:06    546s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 17:27:06    546s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 17:27:06    546s] 
[08/13 17:27:06    546s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:27:06    546s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:07 mem=3191.0M
[08/13 17:27:06    546s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:07 mem=3191.0M
[08/13 17:27:06    546s] Creating Lib Analyzer, finished. 
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (IMPOPT-665):	x_vector_flat[127] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/13 17:27:06    546s] Type 'man IMPOPT-665' for more detail.
[08/13 17:27:06    546s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/13 17:27:06    546s] To increase the message display limit, refer to the product command reference manual.
[08/13 17:27:06    546s] **opt_design ... cpu = 0:00:07, real = 0:00:07, mem = 2347.3M, totSessionCpu=0:09:07 **
[08/13 17:27:06    546s] *** opt_design -post_cts ***
[08/13 17:27:06    546s] DRC Margin: user margin 0.0
[08/13 17:27:06    546s] Hold Target Slack: user slack 0
[08/13 17:27:06    546s] Setup Target Slack: user slack 0;
[08/13 17:27:06    546s] set_db opt_useful_skew_eco_route false
[08/13 17:27:06    546s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3191.0M, EPOCH TIME: 1755131226.567251
[08/13 17:27:06    546s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    546s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    546s] 
[08/13 17:27:06    546s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:27:06    546s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3191.0M, EPOCH TIME: 1755131226.576506
[08/13 17:27:06    546s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:27:06    546s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    546s] 
[08/13 17:27:06    546s] TimeStamp Deleting Cell Server Begin ...
[08/13 17:27:06    546s] Deleting Lib Analyzer.
[08/13 17:27:06    546s] 
[08/13 17:27:06    546s] TimeStamp Deleting Cell Server End ...
[08/13 17:27:06    546s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/13 17:27:06    546s] 
[08/13 17:27:06    546s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 17:27:06    546s] Summary for sequential cells identification: 
[08/13 17:27:06    546s]   Identified SBFF number: 16
[08/13 17:27:06    546s]   Identified MBFF number: 0
[08/13 17:27:06    546s]   Identified SB Latch number: 0
[08/13 17:27:06    546s]   Identified MB Latch number: 0
[08/13 17:27:06    546s]   Not identified SBFF number: 0
[08/13 17:27:06    546s]   Not identified MBFF number: 0
[08/13 17:27:06    546s]   Not identified SB Latch number: 0
[08/13 17:27:06    546s]   Not identified MB Latch number: 0
[08/13 17:27:06    546s]   Number of sequential cells which are not FFs: 13
[08/13 17:27:06    546s]  Visiting view : nangate_view_setup
[08/13 17:27:06    546s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 17:27:06    546s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 17:27:06    546s]  Visiting view : nangate_view_hold
[08/13 17:27:06    546s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:27:06    546s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:27:06    546s] TLC MultiMap info (StdDelay):
[08/13 17:27:06    546s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 17:27:06    546s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 17:27:06    546s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 17:27:06    546s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 17:27:06    546s]  Setting StdDelay to: 8.5ps
[08/13 17:27:06    546s] 
[08/13 17:27:06    546s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 17:27:06    546s] 
[08/13 17:27:06    546s] TimeStamp Deleting Cell Server Begin ...
[08/13 17:27:06    546s] 
[08/13 17:27:06    546s] TimeStamp Deleting Cell Server End ...
[08/13 17:27:06    546s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3191.0M, EPOCH TIME: 1755131226.593971
[08/13 17:27:06    546s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    546s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    546s] All LLGs are deleted
[08/13 17:27:06    546s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    546s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    546s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3191.0M, EPOCH TIME: 1755131226.594028
[08/13 17:27:06    546s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3191.0M, EPOCH TIME: 1755131226.594054
[08/13 17:27:06    546s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3185.0M, EPOCH TIME: 1755131226.594380
[08/13 17:27:06    546s] Start to check current routing status for nets...
[08/13 17:27:06    547s] All nets are already routed correctly.
[08/13 17:27:06    547s] End to check current routing status for nets (mem=3185.0M)
[08/13 17:27:06    547s] *** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:07.4/0:00:07.4 (1.0), totSession cpu/real = 0:09:07.1/0:43:06.4 (0.2), mem = 3185.0M
[08/13 17:27:06    547s] 
[08/13 17:27:06    547s] =============================================================================================
[08/13 17:27:06    547s]  Step TAT Report : InitOpt #1 / opt_design #1                                   21.18-s099_1
[08/13 17:27:06    547s] =============================================================================================
[08/13 17:27:06    547s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:27:06    547s] ---------------------------------------------------------------------------------------------
[08/13 17:27:06    547s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:27:06    547s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:27:06    547s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:27:06    547s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:27:06    547s] [ MISC                   ]          0:00:07.3  (  97.5 % )     0:00:07.3 /  0:00:07.3    1.0
[08/13 17:27:06    547s] ---------------------------------------------------------------------------------------------
[08/13 17:27:06    547s]  InitOpt #1 TOTAL                   0:00:07.4  ( 100.0 % )     0:00:07.4 /  0:00:07.4    1.0
[08/13 17:27:06    547s] ---------------------------------------------------------------------------------------------
[08/13 17:27:06    547s] 
[08/13 17:27:06    547s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:27:06    547s] ### Creating PhyDesignMc. totSessionCpu=0:09:07 mem=3185.0M
[08/13 17:27:06    547s] OPERPROF: Starting DPlace-Init at level 1, MEM:3185.0M, EPOCH TIME: 1755131226.721075
[08/13 17:27:06    547s] Processing tracks to init pin-track alignment.
[08/13 17:27:06    547s] z: 2, totalTracks: 1
[08/13 17:27:06    547s] z: 4, totalTracks: 1
[08/13 17:27:06    547s] z: 6, totalTracks: 1
[08/13 17:27:06    547s] z: 8, totalTracks: 1
[08/13 17:27:06    547s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:27:06    547s] All LLGs are deleted
[08/13 17:27:06    547s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    547s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    547s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3185.0M, EPOCH TIME: 1755131226.729401
[08/13 17:27:06    547s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3185.0M, EPOCH TIME: 1755131226.729445
[08/13 17:27:06    547s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3185.0M, EPOCH TIME: 1755131226.735252
[08/13 17:27:06    547s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    547s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    547s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3185.0M, EPOCH TIME: 1755131226.735847
[08/13 17:27:06    547s] Max number of tech site patterns supported in site array is 256.
[08/13 17:27:06    547s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:27:06    547s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3185.0M, EPOCH TIME: 1755131226.739022
[08/13 17:27:06    547s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 17:27:06    547s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 17:27:06    547s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:3185.0M, EPOCH TIME: 1755131226.744342
[08/13 17:27:06    547s] Fast DP-INIT is on for default
[08/13 17:27:06    547s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 17:27:06    547s] Atter site array init, number of instance map data is 0.
[08/13 17:27:06    547s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:3185.0M, EPOCH TIME: 1755131226.749233
[08/13 17:27:06    547s] 
[08/13 17:27:06    547s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:27:06    547s] 
[08/13 17:27:06    547s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 17:27:06    547s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:3185.0M, EPOCH TIME: 1755131226.753737
[08/13 17:27:06    547s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3185.0M, EPOCH TIME: 1755131226.753775
[08/13 17:27:06    547s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3185.0M, EPOCH TIME: 1755131226.753994
[08/13 17:27:06    547s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3185.0MB).
[08/13 17:27:06    547s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:3185.0M, EPOCH TIME: 1755131226.756510
[08/13 17:27:06    547s] TotalInstCnt at PhyDesignMc Initialization: 35264
[08/13 17:27:06    547s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:07 mem=3185.0M
[08/13 17:27:06    547s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3185.0M, EPOCH TIME: 1755131226.787255
[08/13 17:27:06    547s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:27:06    547s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    547s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    547s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:06    547s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.075, REAL:0.075, MEM:3185.0M, EPOCH TIME: 1755131226.862632
[08/13 17:27:06    547s] TotalInstCnt at PhyDesignMc Destruction: 35264
[08/13 17:27:06    547s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/13 17:27:06    547s] GigaOpt Hold Optimizer is used
[08/13 17:27:06    547s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/13 17:27:06    547s] End AAE Lib Interpolated Model. (MEM=3185.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:27:06    547s] 
[08/13 17:27:06    547s] Creating Lib Analyzer ...
[08/13 17:27:06    547s] 
[08/13 17:27:06    547s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 17:27:06    547s] Summary for sequential cells identification: 
[08/13 17:27:06    547s]   Identified SBFF number: 16
[08/13 17:27:06    547s]   Identified MBFF number: 0
[08/13 17:27:06    547s]   Identified SB Latch number: 0
[08/13 17:27:06    547s]   Identified MB Latch number: 0
[08/13 17:27:06    547s]   Not identified SBFF number: 0
[08/13 17:27:06    547s]   Not identified MBFF number: 0
[08/13 17:27:06    547s]   Not identified SB Latch number: 0
[08/13 17:27:06    547s]   Not identified MB Latch number: 0
[08/13 17:27:06    547s]   Number of sequential cells which are not FFs: 13
[08/13 17:27:06    547s]  Visiting view : nangate_view_setup
[08/13 17:27:06    547s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 17:27:06    547s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 17:27:06    547s]  Visiting view : nangate_view_hold
[08/13 17:27:06    547s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:27:06    547s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:27:06    547s] TLC MultiMap info (StdDelay):
[08/13 17:27:06    547s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 17:27:06    547s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 17:27:06    547s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 17:27:06    547s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 17:27:06    547s]  Setting StdDelay to: 8.5ps
[08/13 17:27:06    547s] 
[08/13 17:27:06    547s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 17:27:06    547s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 17:27:06    547s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 17:27:06    547s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 17:27:06    547s] 
[08/13 17:27:06    547s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:27:07    547s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:07 mem=3191.0M
[08/13 17:27:07    547s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:07 mem=3191.0M
[08/13 17:27:07    547s] Creating Lib Analyzer, finished. 
[08/13 17:27:07    547s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:07 mem=3191.0M ***
[08/13 17:27:07    547s] *** BuildHoldData #1 [begin] (opt_design #1) : totSession cpu/real = 0:09:07.5/0:43:06.7 (0.2), mem = 3191.0M
[08/13 17:27:07    547s] Effort level <high> specified for reg2reg path_group
[08/13 17:27:07    547s] 
[08/13 17:27:07    547s] TimeStamp Deleting Cell Server Begin ...
[08/13 17:27:07    547s] Deleting Lib Analyzer.
[08/13 17:27:07    547s] OPTC: user 20.0
[08/13 17:27:07    547s] 
[08/13 17:27:07    547s] TimeStamp Deleting Cell Server End ...
[08/13 17:27:08    548s] Starting delay calculation for Hold views
[08/13 17:27:08    548s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 17:27:08    548s] #################################################################################
[08/13 17:27:08    548s] # Design Stage: PreRoute
[08/13 17:27:08    548s] # Design Name: top
[08/13 17:27:08    548s] # Design Mode: 45nm
[08/13 17:27:08    548s] # Analysis Mode: MMMC Non-OCV 
[08/13 17:27:08    548s] # Parasitics Mode: No SPEF/RCDB 
[08/13 17:27:08    548s] # Signoff Settings: SI Off 
[08/13 17:27:08    548s] #################################################################################
[08/13 17:27:08    549s] Calculate delays in BcWc mode...
[08/13 17:27:08    549s] Topological Sorting (REAL = 0:00:00.0, MEM = 3191.0M, InitMEM = 3191.0M)
[08/13 17:27:08    549s] Start delay calculation (fullDC) (1 T). (MEM=3191.04)
[08/13 17:27:08    549s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/13 17:27:08    549s] End AAE Lib Interpolated Model. (MEM=3202.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:27:12    553s] Total number of fetched objects 45221
[08/13 17:27:12    553s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 17:27:12    553s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 17:27:12    553s] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 3234.2M) ***
[08/13 17:27:12    553s] End delay calculation. (MEM=3234.25 CPU=0:00:03.6 REAL=0:00:03.0)
[08/13 17:27:12    553s] End delay calculation (fullDC). (MEM=3234.25 CPU=0:00:04.3 REAL=0:00:04.0)
[08/13 17:27:13    553s] *** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:09:14 mem=3234.2M)
[08/13 17:27:14    554s] 
[08/13 17:27:14    554s] Active hold views:
[08/13 17:27:14    554s]  nangate_view_hold
[08/13 17:27:14    554s]   Dominating endpoints: 0
[08/13 17:27:14    554s]   Dominating TNS: -0.000
[08/13 17:27:14    554s] 
[08/13 17:27:14    554s] Done building cte hold timing graph (fixHold) cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:09:15 mem=3266.2M ***
[08/13 17:27:14    554s] OPTC: user 20.0
[08/13 17:27:17    557s] Done building hold timer [119021 node(s), 274254 edge(s), 1 view(s)] (fixHold) cpu=0:00:10.3 real=0:00:10.0 totSessionCpu=0:09:18 mem=3309.2M ***
[08/13 17:27:18    558s] Starting delay calculation for Setup views
[08/13 17:27:18    558s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 17:27:18    558s] #################################################################################
[08/13 17:27:18    558s] # Design Stage: PreRoute
[08/13 17:27:18    558s] # Design Name: top
[08/13 17:27:18    558s] # Design Mode: 45nm
[08/13 17:27:18    558s] # Analysis Mode: MMMC Non-OCV 
[08/13 17:27:18    558s] # Parasitics Mode: No SPEF/RCDB 
[08/13 17:27:18    558s] # Signoff Settings: SI Off 
[08/13 17:27:18    558s] #################################################################################
[08/13 17:27:18    558s] Calculate delays in BcWc mode...
[08/13 17:27:18    558s] Topological Sorting (REAL = 0:00:00.0, MEM = 3297.7M, InitMEM = 3297.7M)
[08/13 17:27:18    558s] Start delay calculation (fullDC) (1 T). (MEM=3297.73)
[08/13 17:27:18    558s] *** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
[08/13 17:27:18    559s] End AAE Lib Interpolated Model. (MEM=3309.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:27:22    563s] Total number of fetched objects 45221
[08/13 17:27:22    563s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 17:27:22    563s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 17:27:22    563s] *** CDM Built up (cpu=0:00:04.5  real=0:00:04.0  mem= 3277.2M) ***
[08/13 17:27:22    563s] End delay calculation. (MEM=3277.24 CPU=0:00:03.7 REAL=0:00:03.0)
[08/13 17:27:22    563s] End delay calculation (fullDC). (MEM=3277.24 CPU=0:00:04.4 REAL=0:00:04.0)
[08/13 17:27:23    563s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:09:24 mem=3277.2M)
[08/13 17:27:23    563s] Done building cte setup timing graph (fixHold) cpu=0:00:16.4 real=0:00:16.0 totSessionCpu=0:09:24 mem=3277.2M ***
[08/13 17:27:24    564s] *info: category slack lower bound [L 0.0] default
[08/13 17:27:24    564s] *info: category slack lower bound [H 0.0] reg2reg 
[08/13 17:27:24    564s] --------------------------------------------------- 
[08/13 17:27:24    564s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/13 17:27:24    564s] --------------------------------------------------- 
[08/13 17:27:24    564s]          WNS    reg2regWNS
[08/13 17:27:24    564s]     0.000 ns      0.000 ns
[08/13 17:27:24    564s] --------------------------------------------------- 
[08/13 17:27:24    564s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/13 17:27:24    564s] 
[08/13 17:27:24    564s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 17:27:24    564s] Summary for sequential cells identification: 
[08/13 17:27:24    564s]   Identified SBFF number: 16
[08/13 17:27:24    564s]   Identified MBFF number: 0
[08/13 17:27:24    564s]   Identified SB Latch number: 0
[08/13 17:27:24    564s]   Identified MB Latch number: 0
[08/13 17:27:24    564s]   Not identified SBFF number: 0
[08/13 17:27:24    564s]   Not identified MBFF number: 0
[08/13 17:27:24    564s]   Not identified SB Latch number: 0
[08/13 17:27:24    564s]   Not identified MB Latch number: 0
[08/13 17:27:24    564s]   Number of sequential cells which are not FFs: 13
[08/13 17:27:24    564s]  Visiting view : nangate_view_setup
[08/13 17:27:24    564s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 17:27:24    564s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 17:27:24    564s]  Visiting view : nangate_view_hold
[08/13 17:27:24    564s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:27:24    564s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:27:24    564s] TLC MultiMap info (StdDelay):
[08/13 17:27:24    564s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 17:27:24    564s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 17:27:24    564s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 17:27:24    564s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 17:27:24    564s]  Setting StdDelay to: 8.5ps
[08/13 17:27:24    564s] 
[08/13 17:27:24    564s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 17:27:24    564s] 
[08/13 17:27:24    564s] TimeStamp Deleting Cell Server Begin ...
[08/13 17:27:24    564s] 
[08/13 17:27:24    564s] TimeStamp Deleting Cell Server End ...
[08/13 17:27:24    564s] 
[08/13 17:27:24    564s] Creating Lib Analyzer ...
[08/13 17:27:24    564s] 
[08/13 17:27:24    564s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 17:27:24    564s] Summary for sequential cells identification: 
[08/13 17:27:24    564s]   Identified SBFF number: 16
[08/13 17:27:24    564s]   Identified MBFF number: 0
[08/13 17:27:24    564s]   Identified SB Latch number: 0
[08/13 17:27:24    564s]   Identified MB Latch number: 0
[08/13 17:27:24    564s]   Not identified SBFF number: 0
[08/13 17:27:24    564s]   Not identified MBFF number: 0
[08/13 17:27:24    564s]   Not identified SB Latch number: 0
[08/13 17:27:24    564s]   Not identified MB Latch number: 0
[08/13 17:27:24    564s]   Number of sequential cells which are not FFs: 13
[08/13 17:27:24    564s]  Visiting view : nangate_view_setup
[08/13 17:27:24    564s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 17:27:24    564s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 17:27:24    564s]  Visiting view : nangate_view_hold
[08/13 17:27:24    564s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:27:24    564s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:27:24    564s] TLC MultiMap info (StdDelay):
[08/13 17:27:24    564s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 17:27:24    564s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 17:27:24    564s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 17:27:24    564s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 17:27:24    564s]  Setting StdDelay to: 8.5ps
[08/13 17:27:24    564s] 
[08/13 17:27:24    564s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 17:27:24    565s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 17:27:24    565s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 17:27:24    565s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 17:27:24    565s] 
[08/13 17:27:24    565s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:27:24    565s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:25 mem=3293.2M
[08/13 17:27:24    565s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:25 mem=3293.2M
[08/13 17:27:24    565s] Creating Lib Analyzer, finished. 
[08/13 17:27:24    565s] Footprint list for hold buffering (delay unit: ps)
[08/13 17:27:24    565s] =================================================================
[08/13 17:27:24    565s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[08/13 17:27:24    565s] ------------------------------------------------------------------
[08/13 17:27:24    565s] *Info:       13.9       1.54     17.16    3.0  16.23 BUF_X1 (A,Z)
[08/13 17:27:24    565s] *Info:       18.4       1.54     23.41    3.0  23.84 CLKBUF_X1 (A,Z)
[08/13 17:27:24    565s] *Info:       14.4       1.44      9.36    4.0   8.11 BUF_X2 (A,Z)
[08/13 17:27:24    565s] *Info:       17.8       1.41     13.26    4.0  11.91 CLKBUF_X2 (A,Z)
[08/13 17:27:24    565s] *Info:       18.0       1.44      9.36    5.0   8.01 CLKBUF_X3 (A,Z)
[08/13 17:27:24    565s] *Info:       13.6       1.49      6.24    7.0   4.07 BUF_X4 (A,Z)
[08/13 17:27:24    565s] *Info:       14.5       1.48      2.34   13.0   2.05 BUF_X8 (A,Z)
[08/13 17:27:24    565s] *Info:       14.6       1.47      1.56   25.0   1.03 BUF_X16 (A,Z)
[08/13 17:27:24    565s] *Info:       15.1       1.48      0.78   49.0   0.54 BUF_X32 (A,Z)
[08/13 17:27:24    565s] =================================================================
[08/13 17:27:24    565s] 
[08/13 17:27:24    565s] *Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
[08/13 17:27:24    565s] *Info: worst delay setup view: nangate_view_setup
[08/13 17:27:25    565s] Hold Timer stdDelay =  6.0ps
[08/13 17:27:25    565s]  Visiting view : nangate_view_hold
[08/13 17:27:25    565s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:27:25    565s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:27:25    565s] Hold Timer stdDelay =  6.0ps (nangate_view_hold)
[08/13 17:27:25    565s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3293.2M, EPOCH TIME: 1755131245.078136
[08/13 17:27:25    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:25    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:25    565s] 
[08/13 17:27:25    565s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:27:25    565s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3293.2M, EPOCH TIME: 1755131245.088349
[08/13 17:27:25    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:27:25    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:25    565s] 
[08/13 17:27:25    565s] ------------------------------------------------------------------
[08/13 17:27:25    565s]      Hold Opt Initial Summary
[08/13 17:27:25    565s] ------------------------------------------------------------------
[08/13 17:27:25    565s] 
[08/13 17:27:25    565s] Setup views included:
[08/13 17:27:25    565s]  nangate_view_setup
[08/13 17:27:25    565s] Hold views included:
[08/13 17:27:25    565s]  nangate_view_hold
[08/13 17:27:25    565s] 
[08/13 17:27:25    565s] +--------------------+---------+---------+---------+
[08/13 17:27:25    565s] |     Setup mode     |   all   | reg2reg | default |
[08/13 17:27:25    565s] +--------------------+---------+---------+---------+
[08/13 17:27:25    565s] |           WNS (ns):|  0.000  |  0.000  |  0.787  |
[08/13 17:27:25    565s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/13 17:27:25    565s] |    Violating Paths:|    0    |    0    |    0    |
[08/13 17:27:25    565s] |          All Paths:|  8592   |  4233   |  5517   |
[08/13 17:27:25    565s] +--------------------+---------+---------+---------+
[08/13 17:27:25    565s] 
[08/13 17:27:25    565s] +--------------------+---------+---------+---------+
[08/13 17:27:25    565s] |     Hold mode      |   all   | reg2reg | default |
[08/13 17:27:25    565s] +--------------------+---------+---------+---------+
[08/13 17:27:25    565s] |           WNS (ns):| -0.118  | -0.036  | -0.118  |
[08/13 17:27:25    565s] |           TNS (ns):|-447.074 | -27.914 |-419.751 |
[08/13 17:27:25    565s] |    Violating Paths:|  6691   |  2233   |  4583   |
[08/13 17:27:25    565s] |          All Paths:|  8592   |  4233   |  5517   |
[08/13 17:27:25    565s] +--------------------+---------+---------+---------+
[08/13 17:27:25    565s] 
[08/13 17:27:25    565s] +----------------+-------------------------------+------------------+
[08/13 17:27:25    565s] |                |              Real             |       Total      |
[08/13 17:27:25    565s] |    DRVs        +------------------+------------+------------------|
[08/13 17:27:25    565s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/13 17:27:25    565s] +----------------+------------------+------------+------------------+
[08/13 17:27:25    565s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/13 17:27:25    565s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/13 17:27:25    565s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/13 17:27:25    565s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/13 17:27:25    565s] +----------------+------------------+------------+------------------+
[08/13 17:27:25    565s] 
[08/13 17:27:25    565s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3293.2M, EPOCH TIME: 1755131245.381904
[08/13 17:27:25    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:25    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:25    565s] 
[08/13 17:27:25    565s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:27:25    565s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3293.2M, EPOCH TIME: 1755131245.391644
[08/13 17:27:25    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:27:25    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:25    565s] 
[08/13 17:27:25    565s] Density: 70.304%
[08/13 17:27:25    565s] Routing Overflow: 0.00% H and 0.01% V
[08/13 17:27:25    565s] ------------------------------------------------------------------
[08/13 17:27:25    565s] **opt_design ... cpu = 0:00:26, real = 0:00:26, mem = 2398.0M, totSessionCpu=0:09:26 **
[08/13 17:27:25    565s] *** BuildHoldData #1 [finish] (opt_design #1) : cpu/real = 0:00:18.3/0:00:18.4 (1.0), totSession cpu/real = 0:09:25.7/0:43:25.1 (0.2), mem = 3236.2M
[08/13 17:27:25    565s] 
[08/13 17:27:25    565s] =============================================================================================
[08/13 17:27:25    565s]  Step TAT Report : BuildHoldData #1 / opt_design #1                             21.18-s099_1
[08/13 17:27:25    565s] =============================================================================================
[08/13 17:27:25    565s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:27:25    565s] ---------------------------------------------------------------------------------------------
[08/13 17:27:25    565s] [ ViewPruning            ]      5   0:00:00.7  (   3.7 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 17:27:25    565s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:27:25    565s] [ DrvReport              ]      1   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 17:27:25    565s] [ SlackTraversorInit     ]      3   0:00:00.9  (   4.8 % )     0:00:00.9 /  0:00:00.9    1.0
[08/13 17:27:25    565s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:27:25    565s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:27:25    565s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:27:25    565s] [ HoldTimerInit          ]      1   0:00:02.4  (  12.9 % )     0:00:02.4 /  0:00:02.4    1.0
[08/13 17:27:25    565s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:27:25    565s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:27:25    565s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 17:27:25    565s] [ HoldTimerNodeList      ]      1   0:00:00.6  (   3.0 % )     0:00:00.6 /  0:00:00.6    1.0
[08/13 17:27:25    565s] [ TimingUpdate           ]      9   0:00:01.2  (   6.6 % )     0:00:10.1 /  0:00:10.1    1.0
[08/13 17:27:25    565s] [ FullDelayCalc          ]      2   0:00:08.9  (  48.4 % )     0:00:08.9 /  0:00:08.9    1.0
[08/13 17:27:25    565s] [ TimingReport           ]      2   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:27:25    565s] [ MISC                   ]          0:00:02.8  (  15.1 % )     0:00:02.8 /  0:00:02.7    1.0
[08/13 17:27:25    565s] ---------------------------------------------------------------------------------------------
[08/13 17:27:25    565s]  BuildHoldData #1 TOTAL             0:00:18.4  ( 100.0 % )     0:00:18.4 /  0:00:18.3    1.0
[08/13 17:27:25    565s] ---------------------------------------------------------------------------------------------
[08/13 17:27:25    565s] 
[08/13 17:27:25    565s] *** HoldOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:09:25.7/0:43:25.1 (0.2), mem = 3236.2M
[08/13 17:27:25    565s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.26
[08/13 17:27:25    565s] #optDebug: Start CG creation (mem=3236.2M)
[08/13 17:27:25    565s]  ...initializing CG  maxDriveDist 293.321500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 29.332000 
[08/13 17:27:25    565s] (cpu=0:00:00.1, mem=3414.4M)
[08/13 17:27:25    565s]  ...processing cgPrt (cpu=0:00:00.1, mem=3414.4M)
[08/13 17:27:25    565s]  ...processing cgEgp (cpu=0:00:00.1, mem=3414.4M)
[08/13 17:27:25    565s]  ...processing cgPbk (cpu=0:00:00.1, mem=3414.4M)
[08/13 17:27:25    565s]  ...processing cgNrb(cpu=0:00:00.1, mem=3414.4M)
[08/13 17:27:25    565s]  ...processing cgObs (cpu=0:00:00.1, mem=3414.4M)
[08/13 17:27:25    565s]  ...processing cgCon (cpu=0:00:00.1, mem=3414.4M)
[08/13 17:27:25    565s]  ...processing cgPdm (cpu=0:00:00.1, mem=3414.4M)
[08/13 17:27:25    565s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3414.4M)
[08/13 17:27:25    565s] {MMLU 0 55 43339}
[08/13 17:27:25    565s] ### Creating LA Mngr. totSessionCpu=0:09:26 mem=3414.4M
[08/13 17:27:25    565s] ### Creating LA Mngr, finished. totSessionCpu=0:09:26 mem=3414.4M
[08/13 17:27:25    565s] HoldSingleBuffer minRootGain=0.000
[08/13 17:27:25    565s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 2800 dbu)
[08/13 17:27:25    565s] HoldSingleBuffer minRootGain=0.000
[08/13 17:27:25    565s] HoldSingleBuffer minRootGain=0.000
[08/13 17:27:25    565s] HoldSingleBuffer minRootGain=0.000
[08/13 17:27:25    565s] *info: Run opt_design holdfix with 1 thread.
[08/13 17:27:25    565s] Info: 55 nets with fixed/cover wires excluded.
[08/13 17:27:25    565s] Info: 55 clock nets excluded from IPO operation.
[08/13 17:27:25    566s] --------------------------------------------------- 
[08/13 17:27:25    566s]    Hold Timing Summary  - Initial 
[08/13 17:27:25    566s] --------------------------------------------------- 
[08/13 17:27:25    566s]  Target slack:       0.0000 ns
[08/13 17:27:25    566s]  View: nangate_view_hold 
[08/13 17:27:25    566s]    WNS:      -0.1180
[08/13 17:27:25    566s]    TNS:    -447.0754
[08/13 17:27:25    566s]    VP :         6688
[08/13 17:27:25    566s]    Worst hold path end point: x_reg_out_reg[6]16/RN 
[08/13 17:27:25    566s] --------------------------------------------------- 
[08/13 17:27:25    566s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 17:27:25    566s] ### Creating PhyDesignMc. totSessionCpu=0:09:26 mem=3433.4M
[08/13 17:27:25    566s] OPERPROF: Starting DPlace-Init at level 1, MEM:3433.4M, EPOCH TIME: 1755131245.697098
[08/13 17:27:25    566s] Processing tracks to init pin-track alignment.
[08/13 17:27:25    566s] z: 2, totalTracks: 1
[08/13 17:27:25    566s] z: 4, totalTracks: 1
[08/13 17:27:25    566s] z: 6, totalTracks: 1
[08/13 17:27:25    566s] z: 8, totalTracks: 1
[08/13 17:27:25    566s] Info: Done creating the CCOpt slew target map.
[08/13 17:27:25    566s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 17:27:25    566s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3433.4M, EPOCH TIME: 1755131245.709839
[08/13 17:27:25    566s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:25    566s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:25    566s] 
[08/13 17:27:25    566s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:27:25    566s] 
[08/13 17:27:25    566s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 17:27:25    566s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3433.4M, EPOCH TIME: 1755131245.719563
[08/13 17:27:25    566s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3433.4M, EPOCH TIME: 1755131245.719626
[08/13 17:27:25    566s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3449.4M, EPOCH TIME: 1755131245.720341
[08/13 17:27:25    566s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3449.4MB).
[08/13 17:27:25    566s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.026, MEM:3449.4M, EPOCH TIME: 1755131245.723040
[08/13 17:27:25    566s] TotalInstCnt at PhyDesignMc Initialization: 35264
[08/13 17:27:25    566s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:26 mem=3449.4M
[08/13 17:27:25    566s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3449.4M, EPOCH TIME: 1755131245.839542
[08/13 17:27:25    566s] Found 0 hard placement blockage before merging.
[08/13 17:27:25    566s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3449.4M, EPOCH TIME: 1755131245.839952
[08/13 17:27:25    566s] Optimizer Target Slack 0.000 StdDelay is 0.00600  
[08/13 17:27:25    566s] 
[08/13 17:27:25    566s] *** Starting Core Fixing (fixHold) cpu=0:00:18.8 real=0:00:18.0 totSessionCpu=0:09:26 mem=3449.4M density=70.304% ***
[08/13 17:27:27    567s] ### Creating RouteCongInterface, started
[08/13 17:27:27    567s] 
[08/13 17:27:27    567s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 17:27:27    567s] 
[08/13 17:27:27    567s] #optDebug: {0, 0.900}
[08/13 17:27:27    567s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.787  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8592   |  4233   |  5517   |
+--------------------+---------+---------+---------+

Density: 70.304%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
[08/13 17:27:27    567s] *info: Hold Batch Commit is enabled
[08/13 17:27:27    567s] *info: Levelized Batch Commit is enabled
[08/13 17:27:27    567s] 
[08/13 17:27:27    567s] Phase I ......
[08/13 17:27:27    567s] Executing transform: ECO Safe Resize
[08/13 17:27:27    567s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/13 17:27:27    567s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/13 17:27:27    567s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/13 17:27:27    567s] Worst hold path end point:
[08/13 17:27:27    567s]   x_reg_out_reg[3]16/RN
[08/13 17:27:27    567s]     net: rst_n (nrTerm=4232)
[08/13 17:27:27    567s] |   0|  -0.118|  -447.08|    6688|          0|       0(     0)|   70.30%|   0:00:00.0|  3449.4M|
[08/13 17:27:27    568s] Worst hold path end point:
[08/13 17:27:27    568s]   x_reg_out_reg[3]16/RN
[08/13 17:27:27    568s]     net: rst_n (nrTerm=4232)
[08/13 17:27:27    568s] 
[08/13 17:27:27    568s] Capturing REF for hold ...
[08/13 17:27:27    568s]    Hold Timing Snapshot: (REF)
[08/13 17:27:27    568s]              All PG WNS: -0.118
[08/13 17:27:27    568s]              All PG TNS: -447.075
[08/13 17:27:27    568s] |   1|  -0.118|  -447.08|    6688|          0|       0(     0)|   70.30%|   0:00:00.0|  3449.4M|
[08/13 17:27:27    568s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/13 17:27:27    568s] Executing transform: AddBuffer + LegalResize
[08/13 17:27:27    568s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/13 17:27:27    568s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/13 17:27:27    568s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/13 17:27:27    568s] Worst hold path end point:
[08/13 17:27:27    568s]   x_reg_out_reg[3]16/RN
[08/13 17:27:27    568s]     net: rst_n (nrTerm=4232)
[08/13 17:27:27    568s] |   0|  -0.118|  -447.08|    6688|          0|       0(     0)|   70.30%|   0:00:00.0|  3449.4M|
[08/13 17:27:37    578s] Worst hold path end point:
[08/13 17:27:37    578s]   x_reg_out_reg[3]16/RN
[08/13 17:27:37    578s]     net: rst_n (nrTerm=4232)
[08/13 17:27:37    578s] |   1|  -0.118|  -421.46|    4938|       2438|       0(     0)|   72.15%|   0:00:10.0|  3472.8M|
[08/13 17:27:40    580s] Worst hold path end point:
[08/13 17:27:40    580s]   x_reg_out_reg[3]16/RN
[08/13 17:27:40    580s]     net: rst_n (nrTerm=4232)
[08/13 17:27:40    580s] |   2|  -0.118|  -418.27|    4231|        707|       0(     0)|   72.68%|   0:00:03.0|  3472.8M|
[08/13 17:27:40    580s] Worst hold path end point:
[08/13 17:27:40    580s]   x_reg_out_reg[3]16/RN
[08/13 17:27:40    580s]     net: rst_n (nrTerm=4232)
[08/13 17:27:40    580s] 
[08/13 17:27:40    580s] Capturing REF for hold ...
[08/13 17:27:40    580s]    Hold Timing Snapshot: (REF)
[08/13 17:27:40    580s]              All PG WNS: -0.118
[08/13 17:27:40    580s]              All PG TNS: -418.267
[08/13 17:27:40    580s] |   3|  -0.118|  -418.27|    4231|          0|       0(     0)|   72.68%|   0:00:00.0|  3472.8M|
[08/13 17:27:40    580s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/13 17:27:40    580s] 
[08/13 17:27:40    580s] *info:    Total 3145 cells added for Phase I
[08/13 17:27:40    580s] *info:        in which 0 is ripple commits (0.000%)
[08/13 17:27:40    580s] --------------------------------------------------- 
[08/13 17:27:40    580s]    Hold Timing Summary  - Phase I 
[08/13 17:27:40    580s] --------------------------------------------------- 
[08/13 17:27:40    580s]  Target slack:       0.0000 ns
[08/13 17:27:40    580s]  View: nangate_view_hold 
[08/13 17:27:40    580s]    WNS:      -0.1180
[08/13 17:27:40    580s]    TNS:    -418.2666
[08/13 17:27:40    580s]    VP :         4231
[08/13 17:27:40    580s]    Worst hold path end point: x_reg_out_reg[6]16/RN 
[08/13 17:27:40    580s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.770  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8592   |  4233   |  5517   |
+--------------------+---------+---------+---------+

Density: 72.684%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
[08/13 17:27:40    581s] *info: Hold Batch Commit is enabled
[08/13 17:27:40    581s] *info: Levelized Batch Commit is enabled
[08/13 17:27:40    581s] 
[08/13 17:27:40    581s] Phase II ......
[08/13 17:27:40    581s] Executing transform: AddBuffer
[08/13 17:27:40    581s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/13 17:27:40    581s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/13 17:27:40    581s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/13 17:27:40    581s] Worst hold path end point:
[08/13 17:27:40    581s]   x_reg_out_reg[3]16/RN
[08/13 17:27:40    581s]     net: rst_n (nrTerm=4232)
[08/13 17:27:40    581s] |   0|  -0.118|  -418.27|    4231|          0|       0(     0)|   72.68%|   0:00:00.0|  3480.8M|
[08/13 17:27:40    581s] Worst hold path end point:
[08/13 17:27:40    581s]   x_reg_out_reg[3]16/RN
[08/13 17:27:40    581s]     net: rst_n (nrTerm=4232)
[08/13 17:27:40    581s] 
[08/13 17:27:40    581s] Capturing REF for hold ...
[08/13 17:27:40    581s]    Hold Timing Snapshot: (REF)
[08/13 17:27:40    581s]              All PG WNS: -0.118
[08/13 17:27:40    581s]              All PG TNS: -418.267
[08/13 17:27:40    581s] |   1|  -0.118|  -418.27|    4231|          0|       0(     0)|   72.68%|   0:00:00.0|  3480.8M|
[08/13 17:27:40    581s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/13 17:27:41    581s] --------------------------------------------------- 
[08/13 17:27:41    581s]    Hold Timing Summary  - Phase II 
[08/13 17:27:41    581s] --------------------------------------------------- 
[08/13 17:27:41    581s]  Target slack:       0.0000 ns
[08/13 17:27:41    581s]  View: nangate_view_hold 
[08/13 17:27:41    581s]    WNS:      -0.1180
[08/13 17:27:41    581s]    TNS:    -418.2666
[08/13 17:27:41    581s]    VP :         4231
[08/13 17:27:41    581s]    Worst hold path end point: x_reg_out_reg[6]16/RN 
[08/13 17:27:41    581s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.770  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8592   |  4233   |  5517   |
+--------------------+---------+---------+---------+

Density: 72.684%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
[08/13 17:27:41    581s] *info: Hold Batch Commit is enabled
[08/13 17:27:41    581s] *info: Levelized Batch Commit is enabled
[08/13 17:27:41    581s] 
[08/13 17:27:41    581s] Phase III ......
[08/13 17:27:41    581s] Executing transform: AddBuffer + LegalResize
[08/13 17:27:41    581s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/13 17:27:41    581s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/13 17:27:41    581s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/13 17:27:41    581s] Worst hold path end point:
[08/13 17:27:41    581s]   x_reg_out_reg[3]16/RN
[08/13 17:27:41    581s]     net: rst_n (nrTerm=4232)
[08/13 17:27:41    581s] |   0|  -0.118|  -418.27|    4231|          0|       0(     0)|   72.68%|   0:00:00.0|  3480.8M|
[08/13 17:27:41    581s] Worst hold path end point:
[08/13 17:27:41    581s]   x_reg_out_reg[3]16/RN
[08/13 17:27:41    581s]     net: rst_n (nrTerm=4232)
[08/13 17:27:41    581s] 
[08/13 17:27:41    581s] Capturing REF for hold ...
[08/13 17:27:41    581s]    Hold Timing Snapshot: (REF)
[08/13 17:27:41    581s]              All PG WNS: -0.118
[08/13 17:27:41    581s]              All PG TNS: -418.267
[08/13 17:27:41    581s] |   1|  -0.118|  -418.27|    4231|          0|       0(     0)|   72.68%|   0:00:00.0|  3480.8M|
[08/13 17:27:41    581s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/13 17:27:41    581s] --------------------------------------------------- 
[08/13 17:27:41    581s]    Hold Timing Summary  - Phase III 
[08/13 17:27:41    581s] --------------------------------------------------- 
[08/13 17:27:41    581s]  Target slack:       0.0000 ns
[08/13 17:27:41    581s]  View: nangate_view_hold 
[08/13 17:27:41    581s]    WNS:      -0.1180
[08/13 17:27:41    581s]    TNS:    -418.2666
[08/13 17:27:41    581s]    VP :         4231
[08/13 17:27:41    581s]    Worst hold path end point: x_reg_out_reg[6]16/RN 
[08/13 17:27:41    581s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.770  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8592   |  4233   |  5517   |
+--------------------+---------+---------+---------+

Density: 72.684%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
[08/13 17:27:41    581s] *info: Hold Batch Commit is enabled
[08/13 17:27:41    581s] *info: Levelized Batch Commit is enabled
[08/13 17:27:41    581s] 
[08/13 17:27:41    581s] Phase IV ......
[08/13 17:27:41    581s] Executing transform: AddBuffer + Resize
[08/13 17:27:41    581s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/13 17:27:41    581s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/13 17:27:41    581s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/13 17:27:41    581s] Worst hold path end point:
[08/13 17:27:41    581s]   x_reg_out_reg[3]16/RN
[08/13 17:27:41    581s]     net: rst_n (nrTerm=4232)
[08/13 17:27:41    581s] |   0|  -0.118|  -418.27|    4231|          0|       0(     0)|   72.68%|   0:00:00.0|  3480.8M|
[08/13 17:27:41    581s] Worst hold path end point:
[08/13 17:27:41    581s]   x_reg_out_reg[3]16/RN
[08/13 17:27:41    581s]     net: rst_n (nrTerm=4232)
[08/13 17:27:41    581s] 
[08/13 17:27:41    581s] Capturing REF for hold ...
[08/13 17:27:41    581s]    Hold Timing Snapshot: (REF)
[08/13 17:27:41    581s]              All PG WNS: -0.118
[08/13 17:27:41    581s]              All PG TNS: -418.267
[08/13 17:27:41    581s] |   1|  -0.118|  -418.27|    4231|          0|       0(     0)|   72.68%|   0:00:00.0|  3480.8M|
[08/13 17:27:41    581s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/13 17:27:41    582s] --------------------------------------------------- 
[08/13 17:27:41    582s]    Hold Timing Summary  - Phase IV 
[08/13 17:27:41    582s] --------------------------------------------------- 
[08/13 17:27:41    582s]  Target slack:       0.0000 ns
[08/13 17:27:41    582s]  View: nangate_view_hold 
[08/13 17:27:41    582s]    WNS:      -0.1180
[08/13 17:27:41    582s]    TNS:    -418.2666
[08/13 17:27:41    582s]    VP :         4231
[08/13 17:27:41    582s]    Worst hold path end point: x_reg_out_reg[6]16/RN 
[08/13 17:27:41    582s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase IV Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.770  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8592   |  4233   |  5517   |
+--------------------+---------+---------+---------+

Density: 72.684%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
[08/13 17:27:41    582s] 
[08/13 17:27:41    582s] 
[08/13 17:27:41    582s] =======================================================================
[08/13 17:27:41    582s]                 Reasons for remaining hold violations
[08/13 17:27:41    582s] =======================================================================
[08/13 17:27:41    582s] *info: Total 1 net(s) have violated hold timing slacks.
[08/13 17:27:41    582s] 
[08/13 17:27:41    582s] Buffering failure reasons
[08/13 17:27:41    582s] ------------------------------------------------
[08/13 17:27:41    582s] *info:     1 net(s): Could not be fixed because it is a high fanout nets.
[08/13 17:27:41    582s] 
[08/13 17:27:41    582s] Resizing failure reasons
[08/13 17:27:41    582s] ------------------------------------------------
[08/13 17:27:41    582s] *info:     1 net(s): Could not be fixed because instance couldn't be resized.
[08/13 17:27:41    582s] 
[08/13 17:27:42    582s] 
[08/13 17:27:42    582s] *** Finished Core Fixing (fixHold) cpu=0:00:34.8 real=0:00:35.0 totSessionCpu=0:09:42 mem=3480.8M density=72.684% ***
[08/13 17:27:42    582s] *info:          in which 2867 termBuffering
[08/13 17:27:42    582s] 
[08/13 17:27:42    582s] *info:
[08/13 17:27:42    582s] *info: Added a total of 3145 cells to fix/reduce hold violation
[08/13 17:27:42    582s] *info:          in which 0 dummyBuffering
[08/13 17:27:42    582s] *info:
[08/13 17:27:42    582s] *info: Summary: 
[08/13 17:27:42    582s]  (3.0, 	16.234)[08/13 17:27:42    582s] *info:         2169 cells of type 'BUF_X1' (4.0, 	8.115) used
[08/13 17:27:42    582s] *info:            1 cell  of type 'BUF_X2' (3.0, 	23.843) (5.0, 	8.008) used
[08/13 17:27:42    582s] *info:          965 cells of type 'CLKBUF_X1' used
[08/13 17:27:42    582s] *info:           10 cells of type 'CLKBUF_X3' used
[08/13 17:27:42    582s] 
OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3480.8M, EPOCH TIME: 1755131262.013201
[08/13 17:27:42    582s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38409).
[08/13 17:27:42    582s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:42    582s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:42    582s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:42    582s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.094, REAL:0.094, MEM:3449.8M, EPOCH TIME: 1755131262.107518
[08/13 17:27:42    582s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3449.8M, EPOCH TIME: 1755131262.113012
[08/13 17:27:42    582s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3449.8M, EPOCH TIME: 1755131262.113060
[08/13 17:27:42    582s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3449.8M, EPOCH TIME: 1755131262.128588
[08/13 17:27:42    582s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:42    582s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:42    582s] 
[08/13 17:27:42    582s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:27:42    582s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:3449.8M, EPOCH TIME: 1755131262.139387
[08/13 17:27:42    582s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3449.8M, EPOCH TIME: 1755131262.139432
[08/13 17:27:42    582s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:3449.8M, EPOCH TIME: 1755131262.139987
[08/13 17:27:42    582s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3449.8M, EPOCH TIME: 1755131262.142815
[08/13 17:27:42    582s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3449.8M, EPOCH TIME: 1755131262.143254
[08/13 17:27:42    582s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.030, MEM:3449.8M, EPOCH TIME: 1755131262.143298
[08/13 17:27:42    582s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.030, MEM:3449.8M, EPOCH TIME: 1755131262.143313
[08/13 17:27:42    582s] TDRefine: refinePlace mode is spiral
[08/13 17:27:42    582s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.17
[08/13 17:27:42    582s] OPERPROF: Starting RefinePlace at level 1, MEM:3449.8M, EPOCH TIME: 1755131262.143351
[08/13 17:27:42    582s] *** Starting place_detail (0:09:42 mem=3449.8M) ***
[08/13 17:27:42    582s] Total net bbox length = 4.655e+05 (2.100e+05 2.556e+05) (ext = 1.281e+05)
[08/13 17:27:42    582s] 
[08/13 17:27:42    582s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:27:42    582s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:27:42    582s] (I)      Default pattern map key = top_default.
[08/13 17:27:42    582s] (I)      Default pattern map key = top_default.
[08/13 17:27:42    582s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3449.8M, EPOCH TIME: 1755131262.170301
[08/13 17:27:42    582s] Starting refinePlace ...
[08/13 17:27:42    582s] (I)      Default pattern map key = top_default.
[08/13 17:27:42    582s] One DDP V2 for no tweak run.
[08/13 17:27:42    582s] (I)      Default pattern map key = top_default.
[08/13 17:27:42    582s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3452.5M, EPOCH TIME: 1755131262.212597
[08/13 17:27:42    582s] DDP initSite1 nrRow 231 nrJob 231
[08/13 17:27:42    582s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3452.5M, EPOCH TIME: 1755131262.212646
[08/13 17:27:42    582s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3452.5M, EPOCH TIME: 1755131262.213018
[08/13 17:27:42    582s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3452.5M, EPOCH TIME: 1755131262.213108
[08/13 17:27:42    582s] DDP markSite nrRow 231 nrJob 231
[08/13 17:27:42    582s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3452.5M, EPOCH TIME: 1755131262.213715
[08/13 17:27:42    582s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3452.5M, EPOCH TIME: 1755131262.213736
[08/13 17:27:42    582s]   Spread Effort: high, pre-route mode, useDDP on.
[08/13 17:27:42    582s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3457.7MB) @(0:09:42 - 0:09:43).
[08/13 17:27:42    582s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:27:42    582s] wireLenOptFixPriorityInst 4231 inst fixed
[08/13 17:27:42    582s] 
[08/13 17:27:42    582s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 17:27:42    582s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 17:27:42    582s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 17:27:42    582s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 17:27:42    582s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 17:27:42    582s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 17:27:42    582s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3441.7MB) @(0:09:43 - 0:09:43).
[08/13 17:27:42    582s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 17:27:42    582s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3441.7MB
[08/13 17:27:42    582s] Statistics of distance of Instance movement in refine placement:
[08/13 17:27:42    582s]   maximum (X+Y) =         0.00 um
[08/13 17:27:42    582s]   mean    (X+Y) =         0.00 um
[08/13 17:27:42    582s] Total instances moved : 0
[08/13 17:27:42    582s] Summary Report:
[08/13 17:27:42    582s] Instances move: 0 (out of 38355 movable)
[08/13 17:27:42    582s] Instances flipped: 0
[08/13 17:27:42    582s] Mean displacement: 0.00 um
[08/13 17:27:42    582s] Max displacement: 0.00 um 
[08/13 17:27:42    582s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.491, REAL:0.491, MEM:3441.7M, EPOCH TIME: 1755131262.661571
[08/13 17:27:42    582s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=3441.7MB) @(0:09:42 - 0:09:43).
[08/13 17:27:42    582s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.17
[08/13 17:27:42    582s] OPERPROF: Finished RefinePlace at level 1, CPU:0.527, REAL:0.527, MEM:3441.7M, EPOCH TIME: 1755131262.670269
[08/13 17:27:42    582s] Total net bbox length = 4.655e+05 (2.100e+05 2.556e+05) (ext = 1.281e+05)
[08/13 17:27:42    582s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3441.7MB
[08/13 17:27:42    582s] *** Finished place_detail (0:09:43 mem=3441.7M) ***
[08/13 17:27:42    583s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3441.7M, EPOCH TIME: 1755131262.809546
[08/13 17:27:42    583s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38409).
[08/13 17:27:42    583s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:42    583s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:42    583s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:42    583s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.085, REAL:0.085, MEM:3434.7M, EPOCH TIME: 1755131262.894709
[08/13 17:27:42    583s] *** maximum move = 0.00 um ***
[08/13 17:27:42    583s] *** Finished re-routing un-routed nets (3434.7M) ***
[08/13 17:27:42    583s] OPERPROF: Starting DPlace-Init at level 1, MEM:3434.7M, EPOCH TIME: 1755131262.924831
[08/13 17:27:42    583s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3434.7M, EPOCH TIME: 1755131262.940684
[08/13 17:27:42    583s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:42    583s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:42    583s] 
[08/13 17:27:42    583s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:27:42    583s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3434.7M, EPOCH TIME: 1755131262.951432
[08/13 17:27:42    583s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3434.7M, EPOCH TIME: 1755131262.951477
[08/13 17:27:42    583s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3450.7M, EPOCH TIME: 1755131262.952211
[08/13 17:27:42    583s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3450.7M, EPOCH TIME: 1755131262.954983
[08/13 17:27:42    583s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3450.7M, EPOCH TIME: 1755131262.955414
[08/13 17:27:42    583s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:3450.7M, EPOCH TIME: 1755131262.955455
[08/13 17:27:43    583s] 
[08/13 17:27:43    583s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=3450.7M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.770  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8592   |  4233   |  5517   |
+--------------------+---------+---------+---------+

Density: 72.684%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
[08/13 17:27:43    583s] *** Finish Post CTS Hold Fixing (cpu=0:00:36.0 real=0:00:36.0 totSessionCpu=0:09:43 mem=3460.8M density=72.684%) ***
[08/13 17:27:43    583s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.26
[08/13 17:27:43    583s] **INFO: total 13565 insts, 12944 nets marked don't touch
[08/13 17:27:43    583s] **INFO: total 13565 insts, 12944 nets marked don't touch DB property
[08/13 17:27:43    583s] **INFO: total 13565 insts, 12944 nets unmarked don't touch
[08/13 17:27:43    583s] 
[08/13 17:27:43    583s] Deleting 0 temporary hard placement blockage(s).
[08/13 17:27:43    583s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3441.7M, EPOCH TIME: 1755131263.285617
[08/13 17:27:43    583s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:27:43    583s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:43    583s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:43    583s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:43    583s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.084, REAL:0.084, MEM:3325.7M, EPOCH TIME: 1755131263.369602
[08/13 17:27:43    583s] TotalInstCnt at PhyDesignMc Destruction: 38409
[08/13 17:27:43    583s] 
[08/13 17:27:43    583s] =============================================================================================
[08/13 17:27:43    583s]  Step TAT Report : HoldOpt #1 / opt_design #1                                   21.18-s099_1
[08/13 17:27:43    583s] =============================================================================================
[08/13 17:27:43    583s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:27:43    583s] ---------------------------------------------------------------------------------------------
[08/13 17:27:43    583s] [ OptSummaryReport       ]      6   0:00:00.0  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 17:27:43    583s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:27:43    583s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:27:43    583s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:27:43    583s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[08/13 17:27:43    583s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:27:43    583s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:27:43    583s] [ OptimizationStep       ]      5   0:00:00.1  (   0.6 % )     0:00:13.5 /  0:00:13.5    1.0
[08/13 17:27:43    583s] [ OptSingleIteration     ]     12   0:00:00.0  (   0.3 % )     0:00:13.4 /  0:00:13.4    1.0
[08/13 17:27:43    583s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:27:43    583s] [ OptEval                ]      7   0:00:07.4  (  41.1 % )     0:00:07.4 /  0:00:07.4    1.0
[08/13 17:27:43    583s] [ OptCommit              ]      7   0:00:00.4  (   2.2 % )     0:00:04.9 /  0:00:04.9    1.0
[08/13 17:27:43    583s] [ PostCommitDelayUpdate  ]      4   0:00:00.1  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 17:27:43    583s] [ IncrDelayCalc          ]     14   0:00:00.6  (   3.2 % )     0:00:00.6 /  0:00:00.6    1.0
[08/13 17:27:43    583s] [ HoldReEval             ]      4   0:00:03.3  (  18.3 % )     0:00:03.3 /  0:00:03.3    1.0
[08/13 17:27:43    583s] [ HoldCollectNode        ]     13   0:00:00.7  (   3.7 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 17:27:43    583s] [ HoldSortNodeList       ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:27:43    583s] [ HoldBottleneckCount    ]      8   0:00:01.2  (   6.8 % )     0:00:01.2 /  0:00:01.2    1.0
[08/13 17:27:43    583s] [ HoldCacheNodeWeight    ]      7   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 17:27:43    583s] [ HoldBuildSlackGraph    ]      7   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:27:43    583s] [ HoldDBCommit           ]      4   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:27:43    583s] [ HoldTimerCalcSummary   ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[08/13 17:27:43    583s] [ RefinePlace            ]      1   0:00:01.1  (   6.0 % )     0:00:01.1 /  0:00:01.1    1.0
[08/13 17:27:43    583s] [ TimingUpdate           ]     13   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[08/13 17:27:43    583s] [ TimingReport           ]      6   0:00:00.7  (   3.8 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 17:27:43    583s] [ IncrTimingUpdate       ]     11   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 17:27:43    583s] [ MISC                   ]          0:00:00.9  (   5.0 % )     0:00:00.9 /  0:00:00.9    1.0
[08/13 17:27:43    583s] ---------------------------------------------------------------------------------------------
[08/13 17:27:43    583s]  HoldOpt #1 TOTAL                   0:00:18.0  ( 100.0 % )     0:00:18.0 /  0:00:17.9    1.0
[08/13 17:27:43    583s] ---------------------------------------------------------------------------------------------
[08/13 17:27:43    583s] 
[08/13 17:27:43    583s] *** HoldOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:17.9/0:00:18.0 (1.0), totSession cpu/real = 0:09:43.6/0:43:43.1 (0.2), mem = 3325.7M
[08/13 17:27:43    583s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3325.7M, EPOCH TIME: 1755131263.386097
[08/13 17:27:43    583s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:43    583s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:43    583s] 
[08/13 17:27:43    583s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:27:43    583s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3325.7M, EPOCH TIME: 1755131263.396336
[08/13 17:27:43    583s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:27:43    583s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:43    583s] *** Steiner Routed Nets: 12.501%; Threshold: 100; Threshold for Hold: 100
[08/13 17:27:43    583s] ### Creating LA Mngr. totSessionCpu=0:09:44 mem=3325.7M
[08/13 17:27:43    583s] ### Creating LA Mngr, finished. totSessionCpu=0:09:44 mem=3325.7M
[08/13 17:27:43    583s] Re-routed 222 nets
[08/13 17:27:43    583s] GigaOpt_HOLD: Recover setup timing after hold fixing
[08/13 17:27:43    583s] 
[08/13 17:27:43    583s] TimeStamp Deleting Cell Server Begin ...
[08/13 17:27:43    583s] Deleting Lib Analyzer.
[08/13 17:27:43    583s] 
[08/13 17:27:43    583s] TimeStamp Deleting Cell Server End ...
[08/13 17:27:43    583s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/13 17:27:43    583s] 
[08/13 17:27:43    583s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 17:27:43    583s] Summary for sequential cells identification: 
[08/13 17:27:43    583s]   Identified SBFF number: 16
[08/13 17:27:43    583s]   Identified MBFF number: 0
[08/13 17:27:43    583s]   Identified SB Latch number: 0
[08/13 17:27:43    583s]   Identified MB Latch number: 0
[08/13 17:27:43    583s]   Not identified SBFF number: 0
[08/13 17:27:43    583s]   Not identified MBFF number: 0
[08/13 17:27:43    583s]   Not identified SB Latch number: 0
[08/13 17:27:43    583s]   Not identified MB Latch number: 0
[08/13 17:27:43    583s]   Number of sequential cells which are not FFs: 13
[08/13 17:27:43    583s]  Visiting view : nangate_view_setup
[08/13 17:27:43    583s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 17:27:43    583s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 17:27:43    583s]  Visiting view : nangate_view_hold
[08/13 17:27:43    583s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:27:43    583s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:27:43    583s] TLC MultiMap info (StdDelay):
[08/13 17:27:43    583s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 17:27:43    583s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 17:27:43    583s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 17:27:43    583s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 17:27:43    583s]  Setting StdDelay to: 8.5ps
[08/13 17:27:43    583s] 
[08/13 17:27:43    583s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 17:27:43    583s] 
[08/13 17:27:43    583s] TimeStamp Deleting Cell Server Begin ...
[08/13 17:27:43    583s] 
[08/13 17:27:43    583s] TimeStamp Deleting Cell Server End ...
[08/13 17:27:43    583s] Extraction called for design 'top' of instances=38409 and nets=46486 using extraction engine 'pre_route' .
[08/13 17:27:43    583s] pre_route RC Extraction called for design top.
[08/13 17:27:43    583s] RC Extraction called in multi-corner(1) mode.
[08/13 17:27:43    583s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/13 17:27:43    583s] Type 'man IMPEXT-6197' for more detail.
[08/13 17:27:43    583s] RCMode: PreRoute
[08/13 17:27:43    583s]       RC Corner Indexes            0   
[08/13 17:27:43    583s] Capacitance Scaling Factor   : 1.00000 
[08/13 17:27:43    583s] Resistance Scaling Factor    : 1.00000 
[08/13 17:27:43    583s] Clock Cap. Scaling Factor    : 1.00000 
[08/13 17:27:43    583s] Clock Res. Scaling Factor    : 1.00000 
[08/13 17:27:43    583s] Shrink Factor                : 1.00000
[08/13 17:27:43    583s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/13 17:27:43    583s] 
[08/13 17:27:43    583s] Trim Metal Layers:
[08/13 17:27:43    583s] LayerId::1 widthSet size::1
[08/13 17:27:43    583s] LayerId::2 widthSet size::1
[08/13 17:27:43    583s] LayerId::3 widthSet size::1
[08/13 17:27:43    583s] LayerId::4 widthSet size::1
[08/13 17:27:43    583s] LayerId::5 widthSet size::1
[08/13 17:27:43    583s] LayerId::6 widthSet size::1
[08/13 17:27:43    583s] LayerId::7 widthSet size::1
[08/13 17:27:43    583s] LayerId::8 widthSet size::1
[08/13 17:27:43    583s] LayerId::9 widthSet size::1
[08/13 17:27:43    583s] LayerId::10 widthSet size::1
[08/13 17:27:43    583s] eee: pegSigSF::1.070000
[08/13 17:27:43    583s] Skipped RC grid update for preRoute extraction.
[08/13 17:27:43    583s] Initializing multi-corner resistance tables ...
[08/13 17:27:43    583s] eee: l::1 avDens::0.093627 usedTrk::5617.605070 availTrk::60000.000000 sigTrk::5617.605070
[08/13 17:27:43    583s] eee: l::2 avDens::0.181541 usedTrk::7664.842262 availTrk::42221.052632 sigTrk::7664.842262
[08/13 17:27:43    583s] eee: l::3 avDens::0.205550 usedTrk::11778.017773 availTrk::57300.000000 sigTrk::11778.017773
[08/13 17:27:43    583s] eee: l::4 avDens::0.212842 usedTrk::6023.422180 availTrk::28300.000000 sigTrk::6023.422180
[08/13 17:27:43    583s] eee: l::5 avDens::0.074147 usedTrk::2027.910176 availTrk::27350.000000 sigTrk::2027.910176
[08/13 17:27:43    583s] eee: l::6 avDens::0.115709 usedTrk::3077.859710 availTrk::26600.000000 sigTrk::3077.859710
[08/13 17:27:43    583s] eee: l::7 avDens::0.029127 usedTrk::88.351429 availTrk::3033.333333 sigTrk::88.351429
[08/13 17:27:43    583s] eee: l::8 avDens::0.054342 usedTrk::109.590000 availTrk::2016.666667 sigTrk::109.590000
[08/13 17:27:43    583s] eee: l::9 avDens::0.239945 usedTrk::159.563323 availTrk::665.000000 sigTrk::159.563323
[08/13 17:27:43    583s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 17:27:43    583s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 17:27:43    583s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.254204 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.866200 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.375230 siPrev=0 viaL=0.000000 crit=0.023986 shortMod=0.119932 fMod=0.005997 
[08/13 17:27:43    583s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3325.672M)
[08/13 17:27:43    584s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 17:27:43    584s] #################################################################################
[08/13 17:27:43    584s] # Design Stage: PreRoute
[08/13 17:27:43    584s] # Design Name: top
[08/13 17:27:43    584s] # Design Mode: 45nm
[08/13 17:27:43    584s] # Analysis Mode: MMMC Non-OCV 
[08/13 17:27:43    584s] # Parasitics Mode: No SPEF/RCDB 
[08/13 17:27:43    584s] # Signoff Settings: SI Off 
[08/13 17:27:43    584s] #################################################################################
[08/13 17:27:44    585s] Calculate delays in BcWc mode...
[08/13 17:27:44    585s] Topological Sorting (REAL = 0:00:00.0, MEM = 3314.2M, InitMEM = 3314.2M)
[08/13 17:27:44    585s] Start delay calculation (fullDC) (1 T). (MEM=3314.16)
[08/13 17:27:44    585s] End AAE Lib Interpolated Model. (MEM=3325.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:27:49    589s] Total number of fetched objects 48366
[08/13 17:27:49    589s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 17:27:49    589s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 17:27:49    589s] *** CDM Built up (cpu=0:00:05.4  real=0:00:06.0  mem= 3341.4M) ***
[08/13 17:27:49    589s] End delay calculation. (MEM=3341.37 CPU=0:00:03.8 REAL=0:00:04.0)
[08/13 17:27:49    589s] End delay calculation (fullDC). (MEM=3341.37 CPU=0:00:04.5 REAL=0:00:05.0)
[08/13 17:27:50    591s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[08/13 17:27:50    591s] OPTC: user 20.0
[08/13 17:27:50    591s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/13 17:27:50    591s] 
[08/13 17:27:50    591s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 17:27:50    591s] Summary for sequential cells identification: 
[08/13 17:27:50    591s]   Identified SBFF number: 16
[08/13 17:27:50    591s]   Identified MBFF number: 0
[08/13 17:27:50    591s]   Identified SB Latch number: 0
[08/13 17:27:50    591s]   Identified MB Latch number: 0
[08/13 17:27:50    591s]   Not identified SBFF number: 0
[08/13 17:27:50    591s]   Not identified MBFF number: 0
[08/13 17:27:50    591s]   Not identified SB Latch number: 0
[08/13 17:27:50    591s]   Not identified MB Latch number: 0
[08/13 17:27:50    591s]   Number of sequential cells which are not FFs: 13
[08/13 17:27:50    591s]  Visiting view : nangate_view_setup
[08/13 17:27:50    591s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 17:27:50    591s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 17:27:50    591s]  Visiting view : nangate_view_hold
[08/13 17:27:50    591s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:27:50    591s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:27:50    591s] TLC MultiMap info (StdDelay):
[08/13 17:27:50    591s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 17:27:50    591s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 17:27:50    591s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 17:27:50    591s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 17:27:50    591s]  Setting StdDelay to: 8.5ps
[08/13 17:27:50    591s] 
[08/13 17:27:50    591s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 17:27:51    591s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[08/13 17:27:51    591s] GigaOpt: WNS bump threshold: 0.00425
[08/13 17:27:51    591s] GigaOpt: Skipping postEco optimization
[08/13 17:27:51    591s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[08/13 17:27:51    591s] GigaOpt: Skipping nonLegal postEco optimization
[08/13 17:27:51    591s] 
[08/13 17:27:51    591s] Active setup views:
[08/13 17:27:51    591s]  nangate_view_setup
[08/13 17:27:51    591s]   Dominating endpoints: 0
[08/13 17:27:51    591s]   Dominating TNS: -0.000
[08/13 17:27:51    591s] 
[08/13 17:27:51    591s] OPTC: user 20.0
[08/13 17:27:51    591s] OPTC: user 20.0
[08/13 17:27:51    591s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3373.37 MB )
[08/13 17:27:51    591s] (I)      ==================== Layers =====================
[08/13 17:27:51    591s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:27:51    591s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 17:27:51    591s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:27:51    591s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 17:27:51    591s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 17:27:51    591s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 17:27:51    591s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 17:27:51    591s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 17:27:51    591s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 17:27:51    591s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 17:27:51    591s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 17:27:51    591s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 17:27:51    591s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 17:27:51    591s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 17:27:51    591s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 17:27:51    591s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 17:27:51    591s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 17:27:51    591s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 17:27:51    591s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 17:27:51    591s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 17:27:51    591s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 17:27:51    591s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 17:27:51    591s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:27:51    591s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 17:27:51    591s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 17:27:51    591s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 17:27:51    591s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 17:27:51    591s] (I)      Started Import and model ( Curr Mem: 3373.37 MB )
[08/13 17:27:51    591s] (I)      Default pattern map key = top_default.
[08/13 17:27:51    591s] (I)      == Non-default Options ==
[08/13 17:27:51    591s] (I)      Build term to term wires                           : false
[08/13 17:27:51    591s] (I)      Maximum routing layer                              : 10
[08/13 17:27:51    591s] (I)      Number of threads                                  : 1
[08/13 17:27:51    591s] (I)      Method to set GCell size                           : row
[08/13 17:27:51    591s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 17:27:51    591s] (I)      Use row-based GCell size
[08/13 17:27:51    591s] (I)      Use row-based GCell align
[08/13 17:27:51    591s] (I)      layer 0 area = 0
[08/13 17:27:51    591s] (I)      layer 1 area = 0
[08/13 17:27:51    591s] (I)      layer 2 area = 0
[08/13 17:27:51    591s] (I)      layer 3 area = 0
[08/13 17:27:51    591s] (I)      layer 4 area = 0
[08/13 17:27:51    591s] (I)      layer 5 area = 0
[08/13 17:27:51    591s] (I)      layer 6 area = 0
[08/13 17:27:51    591s] (I)      layer 7 area = 0
[08/13 17:27:51    591s] (I)      layer 8 area = 0
[08/13 17:27:51    591s] (I)      layer 9 area = 0
[08/13 17:27:51    591s] (I)      GCell unit size   : 2800
[08/13 17:27:51    591s] (I)      GCell multiplier  : 1
[08/13 17:27:51    591s] (I)      GCell row height  : 2800
[08/13 17:27:51    591s] (I)      Actual row height : 2800
[08/13 17:27:51    591s] (I)      GCell align ref   : 20140 20160
[08/13 17:27:51    591s] [NR-eGR] Track table information for default rule: 
[08/13 17:27:51    591s] [NR-eGR] metal1 has single uniform track structure
[08/13 17:27:51    591s] [NR-eGR] metal2 has single uniform track structure
[08/13 17:27:51    591s] [NR-eGR] metal3 has single uniform track structure
[08/13 17:27:51    591s] [NR-eGR] metal4 has single uniform track structure
[08/13 17:27:51    591s] [NR-eGR] metal5 has single uniform track structure
[08/13 17:27:51    591s] [NR-eGR] metal6 has single uniform track structure
[08/13 17:27:51    591s] [NR-eGR] metal7 has single uniform track structure
[08/13 17:27:51    591s] [NR-eGR] metal8 has single uniform track structure
[08/13 17:27:51    591s] [NR-eGR] metal9 has single uniform track structure
[08/13 17:27:51    591s] [NR-eGR] metal10 has single uniform track structure
[08/13 17:27:51    591s] (I)      ============== Default via ===============
[08/13 17:27:51    591s] (I)      +---+------------------+-----------------+
[08/13 17:27:51    591s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 17:27:51    591s] (I)      +---+------------------+-----------------+
[08/13 17:27:51    591s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 17:27:51    591s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 17:27:51    591s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 17:27:51    591s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 17:27:51    591s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 17:27:51    591s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 17:27:51    591s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 17:27:51    591s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 17:27:51    591s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 17:27:51    591s] (I)      +---+------------------+-----------------+
[08/13 17:27:51    591s] [NR-eGR] Read 23728 PG shapes
[08/13 17:27:51    591s] [NR-eGR] Read 0 clock shapes
[08/13 17:27:51    591s] [NR-eGR] Read 0 other shapes
[08/13 17:27:51    591s] [NR-eGR] #Routing Blockages  : 0
[08/13 17:27:51    591s] [NR-eGR] #Instance Blockages : 0
[08/13 17:27:51    591s] [NR-eGR] #PG Blockages       : 23728
[08/13 17:27:51    591s] [NR-eGR] #Halo Blockages     : 0
[08/13 17:27:51    591s] [NR-eGR] #Boundary Blockages : 0
[08/13 17:27:51    591s] [NR-eGR] #Clock Blockages    : 0
[08/13 17:27:51    591s] [NR-eGR] #Other Blockages    : 0
[08/13 17:27:51    591s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 17:27:51    591s] [NR-eGR] Num Prerouted Nets = 55  Num Prerouted Wires = 15448
[08/13 17:27:51    591s] [NR-eGR] Read 46262 nets ( ignored 55 )
[08/13 17:27:51    591s] (I)      early_global_route_priority property id does not exist.
[08/13 17:27:51    592s] (I)      Read Num Blocks=23728  Num Prerouted Wires=15448  Num CS=0
[08/13 17:27:51    592s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 7396
[08/13 17:27:51    592s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 6993
[08/13 17:27:51    592s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 1021
[08/13 17:27:51    592s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 38
[08/13 17:27:51    592s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 17:27:51    592s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 17:27:51    592s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 17:27:51    592s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 17:27:51    592s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 17:27:51    592s] (I)      Number of ignored nets                =     55
[08/13 17:27:51    592s] (I)      Number of connected nets              =      0
[08/13 17:27:51    592s] (I)      Number of fixed nets                  =     55.  Ignored: Yes
[08/13 17:27:51    592s] (I)      Number of clock nets                  =     55.  Ignored: No
[08/13 17:27:51    592s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 17:27:51    592s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 17:27:51    592s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 17:27:51    592s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 17:27:51    592s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 17:27:51    592s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 17:27:51    592s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 17:27:51    592s] (I)      Ndr track 0 does not exist
[08/13 17:27:51    592s] (I)      ---------------------Grid Graph Info--------------------
[08/13 17:27:51    592s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 17:27:51    592s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 17:27:51    592s] (I)      Site width          :   380  (dbu)
[08/13 17:27:51    592s] (I)      Row height          :  2800  (dbu)
[08/13 17:27:51    592s] (I)      GCell row height    :  2800  (dbu)
[08/13 17:27:51    592s] (I)      GCell width         :  2800  (dbu)
[08/13 17:27:51    592s] (I)      GCell height        :  2800  (dbu)
[08/13 17:27:51    592s] (I)      Grid                :   248   246    10
[08/13 17:27:51    592s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 17:27:51    592s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 17:27:51    592s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 17:27:51    592s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 17:27:51    592s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 17:27:51    592s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 17:27:51    592s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 17:27:51    592s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 17:27:51    592s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 17:27:51    592s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 17:27:51    592s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 17:27:51    592s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 17:27:51    592s] (I)      --------------------------------------------------------
[08/13 17:27:51    592s] 
[08/13 17:27:51    592s] [NR-eGR] ============ Routing rule table ============
[08/13 17:27:51    592s] [NR-eGR] Rule id: 0  Nets: 46207
[08/13 17:27:51    592s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 17:27:51    592s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 17:27:51    592s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 17:27:51    592s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:27:51    592s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 17:27:51    592s] [NR-eGR] ========================================
[08/13 17:27:51    592s] [NR-eGR] 
[08/13 17:27:51    592s] (I)      =============== Blocked Tracks ===============
[08/13 17:27:51    592s] (I)      +-------+---------+----------+---------------+
[08/13 17:27:51    592s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 17:27:51    592s] (I)      +-------+---------+----------+---------------+
[08/13 17:27:51    592s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 17:27:51    592s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 17:27:51    592s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 17:27:51    592s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 17:27:51    592s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 17:27:51    592s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 17:27:51    592s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 17:27:51    592s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 17:27:51    592s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 17:27:51    592s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 17:27:51    592s] (I)      +-------+---------+----------+---------------+
[08/13 17:27:51    592s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 3384.65 MB )
[08/13 17:27:51    592s] (I)      Reset routing kernel
[08/13 17:27:51    592s] (I)      Started Global Routing ( Curr Mem: 3384.65 MB )
[08/13 17:27:51    592s] (I)      totalPins=146261  totalGlobalPin=137119 (93.75%)
[08/13 17:27:51    592s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 17:27:51    592s] (I)      
[08/13 17:27:51    592s] (I)      ============  Phase 1a Route ============
[08/13 17:27:51    592s] [NR-eGR] Layer group 1: route 46207 net(s) in layer range [2, 10]
[08/13 17:27:51    592s] (I)      Usage: 277938 = (130170 H, 147768 V) = (12.53% H, 12.72% V) = (1.822e+05um H, 2.069e+05um V)
[08/13 17:27:51    592s] (I)      
[08/13 17:27:51    592s] (I)      ============  Phase 1b Route ============
[08/13 17:27:51    592s] (I)      Usage: 277938 = (130170 H, 147768 V) = (12.53% H, 12.72% V) = (1.822e+05um H, 2.069e+05um V)
[08/13 17:27:51    592s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.891132e+05um
[08/13 17:27:51    592s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[08/13 17:27:51    592s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 17:27:51    592s] (I)      
[08/13 17:27:51    592s] (I)      ============  Phase 1c Route ============
[08/13 17:27:51    592s] (I)      Usage: 277938 = (130170 H, 147768 V) = (12.53% H, 12.72% V) = (1.822e+05um H, 2.069e+05um V)
[08/13 17:27:51    592s] (I)      
[08/13 17:27:51    592s] (I)      ============  Phase 1d Route ============
[08/13 17:27:51    592s] (I)      Usage: 277938 = (130170 H, 147768 V) = (12.53% H, 12.72% V) = (1.822e+05um H, 2.069e+05um V)
[08/13 17:27:51    592s] (I)      
[08/13 17:27:51    592s] (I)      ============  Phase 1e Route ============
[08/13 17:27:51    592s] (I)      Usage: 277938 = (130170 H, 147768 V) = (12.53% H, 12.72% V) = (1.822e+05um H, 2.069e+05um V)
[08/13 17:27:51    592s] (I)      
[08/13 17:27:51    592s] (I)      ============  Phase 1l Route ============
[08/13 17:27:51    592s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.891132e+05um
[08/13 17:27:51    592s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 17:27:52    592s] (I)      Layer  2:     438322    135381       119           0      447705    ( 0.00%) 
[08/13 17:27:52    592s] (I)      Layer  3:     600760    151557         2           0      607620    ( 0.00%) 
[08/13 17:27:52    592s] (I)      Layer  4:     296037     78467        41           0      303800    ( 0.00%) 
[08/13 17:27:52    592s] (I)      Layer  5:     296957     24617         4           0      303810    ( 0.00%) 
[08/13 17:27:52    592s] (I)      Layer  6:     293438     31845         0           0      303800    ( 0.00%) 
[08/13 17:27:52    592s] (I)      Layer  7:      94158       895         0        3768       97502    ( 3.72%) 
[08/13 17:27:52    592s] (I)      Layer  8:      90268      1324         0        9277       91990    ( 9.16%) 
[08/13 17:27:52    592s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 17:27:52    592s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 17:27:52    592s] (I)      Total:       2197310    424086       166       41726     2231342    ( 1.84%) 
[08/13 17:27:52    592s] (I)      
[08/13 17:27:52    592s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 17:27:52    592s] [NR-eGR]                        OverCon           OverCon            
[08/13 17:27:52    592s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/13 17:27:52    592s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/13 17:27:52    592s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:27:52    592s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:27:52    592s] [NR-eGR]  metal2 ( 2)        95( 0.16%)         2( 0.00%)   ( 0.16%) 
[08/13 17:27:52    592s] [NR-eGR]  metal3 ( 3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:27:52    592s] [NR-eGR]  metal4 ( 4)        39( 0.06%)         0( 0.00%)   ( 0.06%) 
[08/13 17:27:52    592s] [NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:27:52    592s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:27:52    592s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:27:52    592s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:27:52    592s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:27:52    592s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 17:27:52    592s] [NR-eGR] ---------------------------------------------------------------
[08/13 17:27:52    592s] [NR-eGR]        Total       139( 0.03%)         2( 0.00%)   ( 0.03%) 
[08/13 17:27:52    592s] [NR-eGR] 
[08/13 17:27:52    592s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.25 sec, Curr Mem: 3384.65 MB )
[08/13 17:27:52    592s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 17:27:52    592s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/13 17:27:52    592s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.43 sec, Curr Mem: 3384.65 MB )
[08/13 17:27:52    592s] (I)      ====================================== Runtime Summary =======================================
[08/13 17:27:52    592s] (I)       Step                                         %        Start       Finish      Real       CPU 
[08/13 17:27:52    592s] (I)      ----------------------------------------------------------------------------------------------
[08/13 17:27:52    592s] (I)       Early Global Route kernel              100.00%  2018.87 sec  2019.30 sec  0.43 sec  0.41 sec 
[08/13 17:27:52    592s] (I)       +-Import and model                      40.09%  2018.87 sec  2019.04 sec  0.17 sec  0.16 sec 
[08/13 17:27:52    592s] (I)       | +-Create place DB                     17.05%  2018.87 sec  2018.94 sec  0.07 sec  0.07 sec 
[08/13 17:27:52    592s] (I)       | | +-Import place data                 17.05%  2018.87 sec  2018.94 sec  0.07 sec  0.07 sec 
[08/13 17:27:52    592s] (I)       | | | +-Read instances and placement     3.98%  2018.87 sec  2018.89 sec  0.02 sec  0.02 sec 
[08/13 17:27:52    592s] (I)       | | | +-Read nets                       13.05%  2018.89 sec  2018.94 sec  0.06 sec  0.06 sec 
[08/13 17:27:52    592s] (I)       | +-Create route DB                     20.35%  2018.94 sec  2019.03 sec  0.09 sec  0.08 sec 
[08/13 17:27:52    592s] (I)       | | +-Import route data (1T)            20.30%  2018.94 sec  2019.03 sec  0.09 sec  0.08 sec 
[08/13 17:27:52    592s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.41%  2018.95 sec  2018.96 sec  0.01 sec  0.01 sec 
[08/13 17:27:52    592s] (I)       | | | | +-Read routing blockages         0.00%  2018.95 sec  2018.95 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | | | +-Read instance blockages        0.84%  2018.95 sec  2018.96 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | | | +-Read PG blockages              0.50%  2018.96 sec  2018.96 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | | | +-Read clock blockages           0.10%  2018.96 sec  2018.96 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | | | +-Read other blockages           0.10%  2018.96 sec  2018.96 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | | | +-Read halo blockages            0.09%  2018.96 sec  2018.96 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | | | +-Read boundary cut boxes        0.00%  2018.96 sec  2018.96 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | | +-Read blackboxes                  0.00%  2018.96 sec  2018.96 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | | +-Read prerouted                   6.52%  2018.96 sec  2018.99 sec  0.03 sec  0.03 sec 
[08/13 17:27:52    592s] (I)       | | | +-Read unlegalized nets            0.75%  2018.99 sec  2019.00 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | | +-Read nets                        1.77%  2019.00 sec  2019.00 sec  0.01 sec  0.01 sec 
[08/13 17:27:52    592s] (I)       | | | +-Set up via pillars               0.11%  2019.01 sec  2019.01 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | | +-Initialize 3D grid graph         0.28%  2019.01 sec  2019.01 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | | +-Model blockage capacity          3.46%  2019.01 sec  2019.03 sec  0.01 sec  0.01 sec 
[08/13 17:27:52    592s] (I)       | | | | +-Initialize 3D capacity         3.14%  2019.01 sec  2019.03 sec  0.01 sec  0.01 sec 
[08/13 17:27:52    592s] (I)       | +-Read aux data                        0.00%  2019.03 sec  2019.03 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | +-Others data preparation              0.49%  2019.03 sec  2019.03 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | +-Create route kernel                  1.50%  2019.03 sec  2019.04 sec  0.01 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       +-Global Routing                        57.06%  2019.04 sec  2019.29 sec  0.25 sec  0.23 sec 
[08/13 17:27:52    592s] (I)       | +-Initialization                       2.45%  2019.04 sec  2019.05 sec  0.01 sec  0.01 sec 
[08/13 17:27:52    592s] (I)       | +-Net group 1                         48.93%  2019.05 sec  2019.26 sec  0.21 sec  0.21 sec 
[08/13 17:27:52    592s] (I)       | | +-Generate topology                  5.36%  2019.05 sec  2019.08 sec  0.02 sec  0.02 sec 
[08/13 17:27:52    592s] (I)       | | +-Phase 1a                          13.64%  2019.08 sec  2019.14 sec  0.06 sec  0.06 sec 
[08/13 17:27:52    592s] (I)       | | | +-Pattern routing (1T)            10.99%  2019.08 sec  2019.13 sec  0.05 sec  0.05 sec 
[08/13 17:27:52    592s] (I)       | | | +-Add via demand to 2D             2.50%  2019.13 sec  2019.14 sec  0.01 sec  0.01 sec 
[08/13 17:27:52    592s] (I)       | | +-Phase 1b                           0.08%  2019.14 sec  2019.14 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | +-Phase 1c                           0.00%  2019.14 sec  2019.14 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | +-Phase 1d                           0.00%  2019.14 sec  2019.14 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | +-Phase 1e                           0.04%  2019.14 sec  2019.14 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | | +-Route legalization               0.00%  2019.14 sec  2019.14 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       | | +-Phase 1l                          28.51%  2019.14 sec  2019.26 sec  0.12 sec  0.12 sec 
[08/13 17:27:52    592s] (I)       | | | +-Layer assignment (1T)           27.93%  2019.14 sec  2019.26 sec  0.12 sec  0.12 sec 
[08/13 17:27:52    592s] (I)       | +-Clean cong LA                        0.00%  2019.26 sec  2019.26 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)       +-Export 3D cong map                     1.79%  2019.29 sec  2019.30 sec  0.01 sec  0.01 sec 
[08/13 17:27:52    592s] (I)       | +-Export 2D cong map                   0.16%  2019.29 sec  2019.30 sec  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)      ===================== Summary by functions =====================
[08/13 17:27:52    592s] (I)       Lv  Step                                 %      Real       CPU 
[08/13 17:27:52    592s] (I)      ----------------------------------------------------------------
[08/13 17:27:52    592s] (I)        0  Early Global Route kernel      100.00%  0.43 sec  0.41 sec 
[08/13 17:27:52    592s] (I)        1  Global Routing                  57.06%  0.25 sec  0.23 sec 
[08/13 17:27:52    592s] (I)        1  Import and model                40.09%  0.17 sec  0.16 sec 
[08/13 17:27:52    592s] (I)        1  Export 3D cong map               1.79%  0.01 sec  0.01 sec 
[08/13 17:27:52    592s] (I)        2  Net group 1                     48.93%  0.21 sec  0.21 sec 
[08/13 17:27:52    592s] (I)        2  Create route DB                 20.35%  0.09 sec  0.08 sec 
[08/13 17:27:52    592s] (I)        2  Create place DB                 17.05%  0.07 sec  0.07 sec 
[08/13 17:27:52    592s] (I)        2  Initialization                   2.45%  0.01 sec  0.01 sec 
[08/13 17:27:52    592s] (I)        2  Create route kernel              1.50%  0.01 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        2  Others data preparation          0.49%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        2  Export 2D cong map               0.16%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        3  Phase 1l                        28.51%  0.12 sec  0.12 sec 
[08/13 17:27:52    592s] (I)        3  Import route data (1T)          20.30%  0.09 sec  0.08 sec 
[08/13 17:27:52    592s] (I)        3  Import place data               17.05%  0.07 sec  0.07 sec 
[08/13 17:27:52    592s] (I)        3  Phase 1a                        13.64%  0.06 sec  0.06 sec 
[08/13 17:27:52    592s] (I)        3  Generate topology                5.36%  0.02 sec  0.02 sec 
[08/13 17:27:52    592s] (I)        3  Phase 1b                         0.08%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        4  Layer assignment (1T)           27.93%  0.12 sec  0.12 sec 
[08/13 17:27:52    592s] (I)        4  Read nets                       14.82%  0.06 sec  0.06 sec 
[08/13 17:27:52    592s] (I)        4  Pattern routing (1T)            10.99%  0.05 sec  0.05 sec 
[08/13 17:27:52    592s] (I)        4  Read prerouted                   6.52%  0.03 sec  0.03 sec 
[08/13 17:27:52    592s] (I)        4  Read instances and placement     3.98%  0.02 sec  0.02 sec 
[08/13 17:27:52    592s] (I)        4  Model blockage capacity          3.46%  0.01 sec  0.01 sec 
[08/13 17:27:52    592s] (I)        4  Add via demand to 2D             2.50%  0.01 sec  0.01 sec 
[08/13 17:27:52    592s] (I)        4  Read blockages ( Layer 2-10 )    2.41%  0.01 sec  0.01 sec 
[08/13 17:27:52    592s] (I)        4  Read unlegalized nets            0.75%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        4  Initialize 3D grid graph         0.28%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        4  Set up via pillars               0.11%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        5  Initialize 3D capacity           3.14%  0.01 sec  0.01 sec 
[08/13 17:27:52    592s] (I)        5  Read instance blockages          0.84%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        5  Read PG blockages                0.50%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        5  Read clock blockages             0.10%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        5  Read other blockages             0.10%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        5  Read halo blockages              0.09%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/13 17:27:52    592s] OPERPROF: Starting HotSpotCal at level 1, MEM:3384.6M, EPOCH TIME: 1755131272.038154
[08/13 17:27:52    592s] [hotspot] +------------+---------------+---------------+
[08/13 17:27:52    592s] [hotspot] |            |   max hotspot | total hotspot |
[08/13 17:27:52    592s] [hotspot] +------------+---------------+---------------+
[08/13 17:27:52    592s] [hotspot] | normalized |          0.00 |          0.00 |
[08/13 17:27:52    592s] [hotspot] +------------+---------------+---------------+
[08/13 17:27:52    592s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 17:27:52    592s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/13 17:27:52    592s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3384.6M, EPOCH TIME: 1755131272.042602
[08/13 17:27:52    592s] [hotspot] Hotspot report including placement blocked areas
[08/13 17:27:52    592s] OPERPROF: Starting HotSpotCal at level 1, MEM:3384.6M, EPOCH TIME: 1755131272.042692
[08/13 17:27:52    592s] [hotspot] +------------+---------------+---------------+
[08/13 17:27:52    592s] [hotspot] |            |   max hotspot | total hotspot |
[08/13 17:27:52    592s] [hotspot] +------------+---------------+---------------+
[08/13 17:27:52    592s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 17:27:52    592s] [hotspot] | normalized |          0.00 |          0.00 |
[08/13 17:27:52    592s] [hotspot] +------------+---------------+---------------+
[08/13 17:27:52    592s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/13 17:27:52    592s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3384.6M, EPOCH TIME: 1755131272.046217
[08/13 17:27:52    592s] Reported timing to dir ./timingReports
[08/13 17:27:52    592s] **opt_design ... cpu = 0:00:53, real = 0:00:53, mem = 2412.7M, totSessionCpu=0:09:52 **
[08/13 17:27:52    592s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3299.1M, EPOCH TIME: 1755131272.231432
[08/13 17:27:52    592s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:52    592s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:52    592s] 
[08/13 17:27:52    592s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:27:52    592s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:3299.1M, EPOCH TIME: 1755131272.242783
[08/13 17:27:52    592s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:27:52    592s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:27:52    592s] 
[08/13 17:27:52    592s] TimeStamp Deleting Cell Server Begin ...
[08/13 17:27:52    592s] 
[08/13 17:27:52    592s] TimeStamp Deleting Cell Server End ...
[08/13 17:27:53    593s] Starting delay calculation for Hold views
[08/13 17:27:53    593s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 17:27:53    593s] #################################################################################
[08/13 17:27:53    593s] # Design Stage: PreRoute
[08/13 17:27:53    593s] # Design Name: top
[08/13 17:27:53    593s] # Design Mode: 45nm
[08/13 17:27:53    593s] # Analysis Mode: MMMC Non-OCV 
[08/13 17:27:53    593s] # Parasitics Mode: No SPEF/RCDB 
[08/13 17:27:53    593s] # Signoff Settings: SI Off 
[08/13 17:27:53    593s] #################################################################################
[08/13 17:27:53    593s] Calculate delays in BcWc mode...
[08/13 17:27:53    593s] Topological Sorting (REAL = 0:00:00.0, MEM = 3307.2M, InitMEM = 3307.2M)
[08/13 17:27:53    593s] Start delay calculation (fullDC) (1 T). (MEM=3307.17)
[08/13 17:27:53    593s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/13 17:27:53    593s] End AAE Lib Interpolated Model. (MEM=3318.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:27:57    597s] Total number of fetched objects 48366
[08/13 17:27:57    597s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 17:27:57    598s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 17:27:57    598s] *** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 3334.4M) ***
[08/13 17:27:57    598s] End delay calculation. (MEM=3334.38 CPU=0:00:03.7 REAL=0:00:03.0)
[08/13 17:27:57    598s] End delay calculation (fullDC). (MEM=3334.38 CPU=0:00:04.5 REAL=0:00:04.0)
[08/13 17:27:58    598s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:09:59 mem=3334.4M)
[08/13 17:27:59    599s] Starting delay calculation for Setup views
[08/13 17:27:59    599s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/13 17:27:59    599s] #################################################################################
[08/13 17:27:59    599s] # Design Stage: PreRoute
[08/13 17:27:59    599s] # Design Name: top
[08/13 17:27:59    599s] # Design Mode: 45nm
[08/13 17:27:59    599s] # Analysis Mode: MMMC Non-OCV 
[08/13 17:27:59    599s] # Parasitics Mode: No SPEF/RCDB 
[08/13 17:27:59    599s] # Signoff Settings: SI Off 
[08/13 17:27:59    599s] #################################################################################
[08/13 17:27:59    599s] Calculate delays in BcWc mode...
[08/13 17:27:59    599s] Topological Sorting (REAL = 0:00:00.0, MEM = 3276.9M, InitMEM = 3276.9M)
[08/13 17:27:59    599s] Start delay calculation (fullDC) (1 T). (MEM=3276.89)
[08/13 17:27:59    599s] *** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
[08/13 17:27:59    600s] End AAE Lib Interpolated Model. (MEM=3288.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 17:28:04    604s] Total number of fetched objects 48366
[08/13 17:28:04    604s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/13 17:28:04    604s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 17:28:04    604s] *** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 3336.1M) ***
[08/13 17:28:04    604s] End delay calculation. (MEM=3336.1 CPU=0:00:03.7 REAL=0:00:04.0)
[08/13 17:28:04    604s] End delay calculation (fullDC). (MEM=3336.1 CPU=0:00:04.5 REAL=0:00:05.0)
[08/13 17:28:04    605s] *** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=0:10:05 mem=3336.1M)
[08/13 17:28:06    605s] 
[08/13 17:28:06    605s] ------------------------------------------------------------------
[08/13 17:28:06    605s]      opt_design Final Summary
[08/13 17:28:06    605s] ------------------------------------------------------------------
[08/13 17:28:06    605s] 
[08/13 17:28:06    605s] Setup views included:
[08/13 17:28:06    605s]  nangate_view_setup 
[08/13 17:28:06    605s] Hold views included:
[08/13 17:28:06    605s]  nangate_view_hold
[08/13 17:28:06    605s] 
[08/13 17:28:06    605s] +--------------------+---------+---------+---------+
[08/13 17:28:06    605s] |     Setup mode     |   all   | reg2reg | default |
[08/13 17:28:06    605s] +--------------------+---------+---------+---------+
[08/13 17:28:06    605s] |           WNS (ns):|  0.000  |  0.000  |  0.770  |
[08/13 17:28:06    605s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/13 17:28:06    605s] |    Violating Paths:|    0    |    0    |    0    |
[08/13 17:28:06    605s] |          All Paths:|  8592   |  4233   |  5517   |
[08/13 17:28:06    605s] +--------------------+---------+---------+---------+
[08/13 17:28:06    605s] 
[08/13 17:28:06    605s] +--------------------+---------+---------+---------+
[08/13 17:28:06    605s] |     Hold mode      |   all   | reg2reg | default |
[08/13 17:28:06    605s] +--------------------+---------+---------+---------+
[08/13 17:28:06    605s] |           WNS (ns):| -0.118  | -0.000  | -0.118  |
[08/13 17:28:06    605s] |           TNS (ns):|-418.266 | -0.001  |-418.266 |
[08/13 17:28:06    605s] |    Violating Paths:|  4244   |   12    |  4232   |
[08/13 17:28:06    605s] |          All Paths:|  8592   |  4233   |  5517   |
[08/13 17:28:06    605s] +--------------------+---------+---------+---------+
[08/13 17:28:06    605s] 
[08/13 17:28:06    605s] +----------------+-------------------------------+------------------+
[08/13 17:28:06    605s] |                |              Real             |       Total      |
[08/13 17:28:06    605s] |    DRVs        +------------------+------------+------------------|
[08/13 17:28:06    605s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/13 17:28:06    605s] +----------------+------------------+------------+------------------+
[08/13 17:28:06    605s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/13 17:28:06    605s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/13 17:28:06    605s] |   max_fanout   [08/13 17:28:06    605s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
|      0 (0)       |     0      |      0 (0)       |
[08/13 17:28:06    605s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/13 17:28:06    605s] +----------------+------------------+------------+------------------+
[08/13 17:28:06    605s] 
[08/13 17:28:06    605s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3302.3M, EPOCH TIME: 1755131286.561995
[08/13 17:28:06    605s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:06    605s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:06    605s] 
[08/13 17:28:06    605s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:28:06    605s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:3302.3M, EPOCH TIME: 1755131286.573127
[08/13 17:28:06    605s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:28:06    605s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:06    605s] 
[08/13 17:28:06    605s] Density: 72.684%
[08/13 17:28:06    605s] Routing Overflow: 0.00% H and 0.01% V
[08/13 17:28:06    605s] ------------------------------------------------------------------
[08/13 17:28:06    605s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3302.3M, EPOCH TIME: 1755131286.597145
[08/13 17:28:06    605s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:06    605s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:06    605s] 
[08/13 17:28:06    605s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:28:06    605s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.010, MEM:3302.3M, EPOCH TIME: 1755131286.606810
[08/13 17:28:06    605s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:28:06    605s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:06    606s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3302.3M, EPOCH TIME: 1755131286.629546
[08/13 17:28:06    606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:06    606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:06    606s] 
[08/13 17:28:06    606s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 17:28:06    606s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3302.3M, EPOCH TIME: 1755131286.639132
[08/13 17:28:06    606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:28:06    606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:06    606s] *** Final Summary (holdfix) CPU=0:00:13.6, REAL=0:00:14.0, MEM=3302.3M
[08/13 17:28:06    606s] **opt_design ... cpu = 0:01:06, real = 0:01:07, mem = 2460.4M, totSessionCpu=0:10:06 **
[08/13 17:28:06    606s] *** Finished opt_design ***
[08/13 17:28:06    606s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:28:06    606s] UM:*                                       0.000 ns          0.000 ns  final
[08/13 17:28:06    606s] UM: Running design category ...
[08/13 17:28:06    606s] All LLGs are deleted
[08/13 17:28:06    606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:06    606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:06    606s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3302.3M, EPOCH TIME: 1755131286.706346
[08/13 17:28:06    606s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3302.3M, EPOCH TIME: 1755131286.706413
[08/13 17:28:06    606s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3302.3M, EPOCH TIME: 1755131286.707003
[08/13 17:28:06    606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:06    606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:06    606s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3302.3M, EPOCH TIME: 1755131286.707625
[08/13 17:28:06    606s] Max number of tech site patterns supported in site array is 256.
[08/13 17:28:06    606s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 17:28:06    606s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3302.3M, EPOCH TIME: 1755131286.710829
[08/13 17:28:06    606s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 17:28:06    606s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 17:28:06    606s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:3302.3M, EPOCH TIME: 1755131286.716582
[08/13 17:28:06    606s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 17:28:06    606s] SiteArray: use 2,072,576 bytes
[08/13 17:28:06    606s] SiteArray: current memory after site array memory allocation 3302.3M
[08/13 17:28:06    606s] SiteArray: FP blocked sites are writable
[08/13 17:28:06    606s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3302.3M, EPOCH TIME: 1755131286.721410
[08/13 17:28:06    606s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.006, REAL:0.006, MEM:3302.3M, EPOCH TIME: 1755131286.727525
[08/13 17:28:06    606s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 17:28:06    606s] Atter site array init, number of instance map data is 0.
[08/13 17:28:06    606s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:3302.3M, EPOCH TIME: 1755131286.730561
[08/13 17:28:06    606s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:3302.3M, EPOCH TIME: 1755131286.731850
[08/13 17:28:06    606s] All LLGs are deleted
[08/13 17:28:06    606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 17:28:06    606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:06    606s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3302.3M, EPOCH TIME: 1755131286.742553
[08/13 17:28:06    606s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3302.3M, EPOCH TIME: 1755131286.742592
[08/13 17:28:06    606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:06    606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:07    606s] 
[08/13 17:28:07    606s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 17:28:07    606s] Summary for sequential cells identification: 
[08/13 17:28:07    606s]   Identified SBFF number: 16
[08/13 17:28:07    606s]   Identified MBFF number: 0
[08/13 17:28:07    606s]   Identified SB Latch number: 0
[08/13 17:28:07    606s]   Identified MB Latch number: 0
[08/13 17:28:07    606s]   Not identified SBFF number: 0
[08/13 17:28:07    606s]   Not identified MBFF number: 0
[08/13 17:28:07    606s]   Not identified SB Latch number: 0
[08/13 17:28:07    606s]   Not identified MB Latch number: 0
[08/13 17:28:07    606s]   Number of sequential cells which are not FFs: 13
[08/13 17:28:07    606s]  Visiting view : nangate_view_setup
[08/13 17:28:07    606s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 17:28:07    606s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 17:28:07    606s]  Visiting view : nangate_view_hold
[08/13 17:28:07    606s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 17:28:07    606s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 17:28:07    606s] TLC MultiMap info (StdDelay):
[08/13 17:28:07    606s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 17:28:07    606s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 17:28:07    606s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 17:28:07    606s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 17:28:07    606s]  Setting StdDelay to: 8.5ps
[08/13 17:28:07    606s] 
[08/13 17:28:07    606s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 17:28:07    606s] ------------------------------------------------------------
[08/13 17:28:07    606s] 	Current design flip-flop statistics
[08/13 17:28:07    606s] 
[08/13 17:28:07    606s] Single-Bit FF Count          :         4231
[08/13 17:28:07    606s] Multi-Bit FF Count           :            0
[08/13 17:28:07    606s] Total Bit Count              :         4231
[08/13 17:28:07    606s] Total FF Count               :         4231
[08/13 17:28:07    606s] Bits Per Flop                :        1.000
[08/13 17:28:07    606s] Total Clock Pin Cap(FF)      :     3786.961
[08/13 17:28:07    606s] Multibit Conversion Ratio(%) :         0.00
[08/13 17:28:07    606s] ------------------------------------------------------------
[08/13 17:28:07    606s] ------------------------------------------------------------
[08/13 17:28:07    606s]             Multi-bit cell usage statistics
[08/13 17:28:07    606s] 
[08/13 17:28:07    606s] ------------------------------------------------------------
[08/13 17:28:07    606s] ============================================================
[08/13 17:28:07    606s] Sequential Multibit cells usage statistics
[08/13 17:28:07    606s] ------------------------------------------------------------
[08/13 17:28:07    606s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/13 17:28:07    606s] ------------------------------------------------------------
[08/13 17:28:07    606s] -FlipFlops             4231                    0        0.00                    1.00
[08/13 17:28:07    606s] ------------------------------------------------------------
[08/13 17:28:07    606s] 
[08/13 17:28:07    606s] ------------------------------------------------------------
[08/13 17:28:07    606s] Seq_Mbit libcell              Bitwidth        Count
[08/13 17:28:07    606s] ------------------------------------------------------------
[08/13 17:28:07    606s] Total 0
[08/13 17:28:07    606s] ============================================================
[08/13 17:28:07    606s] ------------------------------------------------------------
[08/13 17:28:07    606s] Category            Num of Insts Rejected     Reasons
[08/13 17:28:07    606s] ------------------------------------------------------------
[08/13 17:28:07    606s] ------------------------------------------------------------
[08/13 17:28:07    606s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/13 17:28:07    606s] UM:         111.69           1385          0.000 ns          0.000 ns  opt_design_postcts_hold
[08/13 17:28:07    606s] Info: Destroy the CCOpt slew target map.
[08/13 17:28:07    606s] clean pInstBBox. size 0
[08/13 17:28:07    606s] All LLGs are deleted
[08/13 17:28:07    606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:07    606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 17:28:07    606s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3304.3M, EPOCH TIME: 1755131287.576137
[08/13 17:28:07    606s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3304.3M, EPOCH TIME: 1755131287.576188
[08/13 17:28:07    606s] Info: pop threads available for lower-level modules during optimization.
[08/13 17:28:07    606s] 
[08/13 17:28:07    606s] =============================================================================================
[08/13 17:28:07    606s]  Final TAT Report : opt_design #1                                               21.18-s099_1
[08/13 17:28:07    606s] =============================================================================================
[08/13 17:28:07    606s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 17:28:07    606s] ---------------------------------------------------------------------------------------------
[08/13 17:28:07    606s] [ InitOpt                ]      1   0:00:07.4  (  10.9 % )     0:00:07.4 /  0:00:07.4    1.0
[08/13 17:28:07    606s] [ HoldOpt                ]      1   0:00:16.2  (  23.7 % )     0:00:18.0 /  0:00:17.9    1.0
[08/13 17:28:07    606s] [ ViewPruning            ]      8   0:00:00.9  (   1.3 % )     0:00:00.9 /  0:00:00.9    1.0
[08/13 17:28:07    606s] [ BuildHoldData          ]      1   0:00:07.0  (  10.3 % )     0:00:18.4 /  0:00:18.3    1.0
[08/13 17:28:07    606s] [ OptSummaryReport       ]      8   0:00:02.2  (   3.2 % )     0:00:15.5 /  0:00:14.6    0.9
[08/13 17:28:07    606s] [ DrvReport              ]      2   0:00:01.8  (   2.6 % )     0:00:01.8 /  0:00:01.0    0.5
[08/13 17:28:07    606s] [ SlackTraversorInit     ]      4   0:00:01.1  (   1.5 % )     0:00:01.1 /  0:00:01.0    1.0
[08/13 17:28:07    606s] [ CellServerInit         ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 17:28:07    606s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:28:07    606s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:28:07    606s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 17:28:07    606s] [ RefinePlace            ]      1   0:00:01.1  (   1.6 % )     0:00:01.1 /  0:00:01.1    1.0
[08/13 17:28:07    606s] [ EarlyGlobalRoute       ]      1   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 17:28:07    606s] [ ExtractRC              ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 17:28:07    606s] [ TimingUpdate           ]     33   0:00:03.0  (   4.4 % )     0:00:21.1 /  0:00:21.1    1.0
[08/13 17:28:07    606s] [ FullDelayCalc          ]      5   0:00:23.5  (  34.5 % )     0:00:23.5 /  0:00:23.5    1.0
[08/13 17:28:07    606s] [ TimingReport           ]     10   0:00:01.1  (   1.7 % )     0:00:01.1 /  0:00:01.1    1.0
[08/13 17:28:07    606s] [ GenerateReports        ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.9
[08/13 17:28:07    606s] [ MISC                   ]          0:00:01.8  (   2.6 % )     0:00:01.8 /  0:00:01.8    1.0
[08/13 17:28:07    606s] ---------------------------------------------------------------------------------------------
[08/13 17:28:07    606s]  opt_design #1 TOTAL                0:01:08.3  ( 100.0 % )     0:01:08.3 /  0:01:07.2    1.0
[08/13 17:28:07    606s] ---------------------------------------------------------------------------------------------
[08/13 17:28:07    606s] 
[08/13 17:28:07    606s] 
[08/13 17:28:07    606s] TimeStamp Deleting Cell Server Begin ...
[08/13 17:28:07    606s] 
[08/13 17:28:07    606s] TimeStamp Deleting Cell Server End ...
[08/13 17:28:07    606s] *** opt_design #1 [finish] : cpu/real = 0:01:07.2/0:01:08.3 (1.0), totSession cpu/real = 0:10:06.9/0:44:07.3 (0.2), mem = 3304.3M
[08/13 17:28:07    606s] 0
[08/13 17:28:07    606s] @innovus 34>  setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true

[08/13 18:59:34    749s] invalid command name "setRouteMode"
[08/13 18:59:34    749s] invalid command name "setRouteMode"
[08/13 18:59:34    749s] @innovus 35> [08/13 19:01:06    752s] Info: 1 threads available for lower-level modules during optimization.
[08/13 19:01:13    759s] 
[08/13 19:01:13    759s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 19:01:13    759s] Summary for sequential cells identification: 
[08/13 19:01:13    759s]   Identified SBFF number: 16
[08/13 19:01:13    759s]   Identified MBFF number: 0
[08/13 19:01:13    759s]   Identified SB Latch number: 0
[08/13 19:01:13    759s]   Identified MB Latch number: 0
[08/13 19:01:13    759s]   Not identified SBFF number: 0
[08/13 19:01:13    759s]   Not identified MBFF number: 0
[08/13 19:01:13    759s]   Not identified SB Latch number: 0
[08/13 19:01:13    759s]   Not identified MB Latch number: 0
[08/13 19:01:13    759s]   Number of sequential cells which are not FFs: 13
[08/13 19:01:13    759s]  Visiting view : nangate_view_setup
[08/13 19:01:13    759s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 19:01:13    759s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 19:01:13    759s]  Visiting view : nangate_view_hold
[08/13 19:01:13    759s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 19:01:13    759s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 19:01:13    759s] TLC MultiMap info (StdDelay):
[08/13 19:01:13    759s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 19:01:13    759s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 19:01:13    759s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 19:01:13    759s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 19:01:13    759s]  Setting StdDelay to: 8.5ps
[08/13 19:01:13    759s] 
[08/13 19:01:13    759s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 19:01:13    759s] OPERPROF: Starting DPlace-Init at level 1, MEM:3220.3M, EPOCH TIME: 1755136873.296270
[08/13 19:01:13    759s] Processing tracks to init pin-track alignment.
[08/13 19:01:13    759s] z: 2, totalTracks: 1
[08/13 19:01:13    759s] z: 4, totalTracks: 1
[08/13 19:01:13    759s] z: 6, totalTracks: 1
[08/13 19:01:13    759s] z: 8, totalTracks: 1
[08/13 19:01:13    759s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 19:01:13    759s] All LLGs are deleted
[08/13 19:01:13    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:13    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:13    759s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3220.3M, EPOCH TIME: 1755136873.304283
[08/13 19:01:13    759s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3220.3M, EPOCH TIME: 1755136873.304335
[08/13 19:01:13    759s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3220.3M, EPOCH TIME: 1755136873.310127
[08/13 19:01:13    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:13    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:13    759s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3220.3M, EPOCH TIME: 1755136873.310780
[08/13 19:01:13    759s] Max number of tech site patterns supported in site array is 256.
[08/13 19:01:13    759s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 19:01:13    759s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3220.3M, EPOCH TIME: 1755136873.313501
[08/13 19:01:13    759s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 19:01:13    759s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 19:01:13    759s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:3220.3M, EPOCH TIME: 1755136873.318961
[08/13 19:01:13    759s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 19:01:13    759s] SiteArray: use 2,072,576 bytes
[08/13 19:01:13    759s] SiteArray: current memory after site array memory allocation 3220.3M
[08/13 19:01:13    759s] SiteArray: FP blocked sites are writable
[08/13 19:01:13    759s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 19:01:13    759s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3220.3M, EPOCH TIME: 1755136873.323520
[08/13 19:01:13    759s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.006, REAL:0.006, MEM:3220.3M, EPOCH TIME: 1755136873.329832
[08/13 19:01:13    759s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 19:01:13    759s] Atter site array init, number of instance map data is 0.
[08/13 19:01:13    759s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.022, MEM:3220.3M, EPOCH TIME: 1755136873.333074
[08/13 19:01:13    759s] 
[08/13 19:01:13    759s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:13    759s] OPERPROF:     Starting CMU at level 3, MEM:3220.3M, EPOCH TIME: 1755136873.335759
[08/13 19:01:13    759s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3220.3M, EPOCH TIME: 1755136873.336674
[08/13 19:01:13    759s] 
[08/13 19:01:13    759s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 19:01:13    759s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.029, MEM:3220.3M, EPOCH TIME: 1755136873.338943
[08/13 19:01:13    759s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3220.3M, EPOCH TIME: 1755136873.339025
[08/13 19:01:13    759s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3220.3M, EPOCH TIME: 1755136873.339409
[08/13 19:01:13    759s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3220.3MB).
[08/13 19:01:13    759s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.051, REAL:0.051, MEM:3220.3M, EPOCH TIME: 1755136873.347710
[08/13 19:01:13    759s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3220.3M, EPOCH TIME: 1755136873.347752
[08/13 19:01:13    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:01:13    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:13    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:13    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:13    759s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.085, REAL:0.085, MEM:3218.3M, EPOCH TIME: 1755136873.432863
[08/13 19:01:13    759s] 
[08/13 19:01:13    759s] Creating Lib Analyzer ...
[08/13 19:01:13    759s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 19:01:13    759s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 19:01:13    759s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 19:01:13    759s] 
[08/13 19:01:13    759s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 19:01:13    759s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:40 mem=3224.3M
[08/13 19:01:13    759s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:40 mem=3224.3M
[08/13 19:01:13    759s] Creating Lib Analyzer, finished. 
[08/13 19:01:13    759s] Effort level <high> specified for reg2reg path_group
[08/13 19:01:14    761s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3226.3M, EPOCH TIME: 1755136874.929128
[08/13 19:01:14    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:14    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:14    761s] 
[08/13 19:01:14    761s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:14    761s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3226.3M, EPOCH TIME: 1755136874.938257
[08/13 19:01:14    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:01:14    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:14    761s] 
[08/13 19:01:14    761s] TimeStamp Deleting Cell Server Begin ...
[08/13 19:01:14    761s] Deleting Lib Analyzer.
[08/13 19:01:14    761s] 
[08/13 19:01:14    761s] TimeStamp Deleting Cell Server End ...
[08/13 19:01:14    761s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/13 19:01:14    761s] 
[08/13 19:01:14    761s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 19:01:14    761s] Summary for sequential cells identification: 
[08/13 19:01:14    761s]   Identified SBFF number: 16
[08/13 19:01:14    761s]   Identified MBFF number: 0
[08/13 19:01:14    761s]   Identified SB Latch number: 0
[08/13 19:01:14    761s]   Identified MB Latch number: 0
[08/13 19:01:14    761s]   Not identified SBFF number: 0
[08/13 19:01:14    761s]   Not identified MBFF number: 0
[08/13 19:01:14    761s]   Not identified SB Latch number: 0
[08/13 19:01:14    761s]   Not identified MB Latch number: 0
[08/13 19:01:14    761s]   Number of sequential cells which are not FFs: 13
[08/13 19:01:14    761s]  Visiting view : nangate_view_setup
[08/13 19:01:14    761s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 19:01:14    761s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 19:01:14    761s]  Visiting view : nangate_view_hold
[08/13 19:01:14    761s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 19:01:14    761s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 19:01:14    761s] TLC MultiMap info (StdDelay):
[08/13 19:01:14    761s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 19:01:14    761s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 19:01:14    761s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 19:01:14    761s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 19:01:14    761s]  Setting StdDelay to: 8.5ps
[08/13 19:01:14    761s] 
[08/13 19:01:14    761s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 19:01:14    761s] 
[08/13 19:01:14    761s] TimeStamp Deleting Cell Server Begin ...
[08/13 19:01:14    761s] 
[08/13 19:01:14    761s] TimeStamp Deleting Cell Server End ...
[08/13 19:01:14    761s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3226.3M, EPOCH TIME: 1755136874.963556
[08/13 19:01:14    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:14    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:14    761s] All LLGs are deleted
[08/13 19:01:14    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:14    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:14    761s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3226.3M, EPOCH TIME: 1755136874.963625
[08/13 19:01:14    761s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3226.3M, EPOCH TIME: 1755136874.963649
[08/13 19:01:14    761s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3220.3M, EPOCH TIME: 1755136874.963892
[08/13 19:01:15    761s] All LLGs are deleted
[08/13 19:01:15    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:15    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:15    761s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3220.3M, EPOCH TIME: 1755136875.084850
[08/13 19:01:15    761s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3220.3M, EPOCH TIME: 1755136875.084896
[08/13 19:01:15    761s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3220.3M, EPOCH TIME: 1755136875.091128
[08/13 19:01:15    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:15    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:15    761s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3220.3M, EPOCH TIME: 1755136875.091725
[08/13 19:01:15    761s] Max number of tech site patterns supported in site array is 256.
[08/13 19:01:15    761s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 19:01:15    761s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3220.3M, EPOCH TIME: 1755136875.094645
[08/13 19:01:15    761s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 19:01:15    761s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 19:01:15    761s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:3220.3M, EPOCH TIME: 1755136875.100732
[08/13 19:01:15    761s] Fast DP-INIT is on for default
[08/13 19:01:15    761s] Atter site array init, number of instance map data is 0.
[08/13 19:01:15    761s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3220.3M, EPOCH TIME: 1755136875.105073
[08/13 19:01:15    761s] 
[08/13 19:01:15    761s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:15    761s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:3220.3M, EPOCH TIME: 1755136875.109084
[08/13 19:01:15    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:01:15    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:15    761s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3266.5M, EPOCH TIME: 1755136875.547183
[08/13 19:01:15    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:15    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:15    761s] 
[08/13 19:01:15    761s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:15    761s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:3266.5M, EPOCH TIME: 1755136875.558165
[08/13 19:01:15    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:01:15    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:15    761s] 
[08/13 19:01:15    761s] 
[08/13 19:01:15    761s] =============================================================================================
[08/13 19:01:15    761s]  Step TAT Report : InitOpt #1 / opt_design #2                                   21.18-s099_1
[08/13 19:01:15    761s] =============================================================================================
[08/13 19:01:15    761s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 19:01:15    761s] ---------------------------------------------------------------------------------------------
[08/13 19:01:15    761s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:15    761s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.9 % )     0:00:00.5 /  0:00:00.5    1.0
[08/13 19:01:15    761s] [ DrvReport              ]      1   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 19:01:15    761s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:15    761s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:01:15    761s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:15    761s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:15    761s] [ TimingUpdate           ]      2   0:00:00.8  (   8.3 % )     0:00:00.8 /  0:00:00.8    1.0
[08/13 19:01:15    761s] [ TimingReport           ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:01:15    761s] [ MISC                   ]          0:00:08.0  (  84.6 % )     0:00:08.0 /  0:00:08.0    1.0
[08/13 19:01:15    761s] ---------------------------------------------------------------------------------------------
[08/13 19:01:15    761s]  InitOpt #1 TOTAL                   0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:09.5    1.0
[08/13 19:01:15    761s] ---------------------------------------------------------------------------------------------
[08/13 19:01:15    761s] 
[08/13 19:01:15    761s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 19:01:15    761s] ### Creating PhyDesignMc. totSessionCpu=0:12:42 mem=3218.5M
[08/13 19:01:15    761s] OPERPROF: Starting DPlace-Init at level 1, MEM:3218.5M, EPOCH TIME: 1755136875.568372
[08/13 19:01:15    761s] Processing tracks to init pin-track alignment.
[08/13 19:01:15    761s] z: 2, totalTracks: 1
[08/13 19:01:15    761s] z: 4, totalTracks: 1
[08/13 19:01:15    761s] z: 6, totalTracks: 1
[08/13 19:01:15    761s] z: 8, totalTracks: 1
[08/13 19:01:15    761s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 19:01:15    761s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3218.5M, EPOCH TIME: 1755136875.583232
[08/13 19:01:15    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:15    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:15    761s] 
[08/13 19:01:15    761s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:15    761s] 
[08/13 19:01:15    761s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 19:01:15    761s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3218.5M, EPOCH TIME: 1755136875.593147
[08/13 19:01:15    761s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3218.5M, EPOCH TIME: 1755136875.593192
[08/13 19:01:15    761s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3218.5M, EPOCH TIME: 1755136875.593639
[08/13 19:01:15    761s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3218.5MB).
[08/13 19:01:15    761s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3218.5M, EPOCH TIME: 1755136875.596410
[08/13 19:01:15    761s] TotalInstCnt at PhyDesignMc Initialization: 38409
[08/13 19:01:15    761s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:42 mem=3218.5M
[08/13 19:01:15    761s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3218.5M, EPOCH TIME: 1755136875.630361
[08/13 19:01:15    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:01:15    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:15    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:15    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:15    761s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.080, MEM:3218.5M, EPOCH TIME: 1755136875.710600
[08/13 19:01:15    761s] TotalInstCnt at PhyDesignMc Destruction: 38409
[08/13 19:01:16    762s] #optDebug: fT-E <X 2 0 0 1>
[08/13 19:01:16    763s] 
[08/13 19:01:16    763s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 19:01:16    763s] Summary for sequential cells identification: 
[08/13 19:01:16    763s]   Identified SBFF number: 16
[08/13 19:01:16    763s]   Identified MBFF number: 0
[08/13 19:01:16    763s]   Identified SB Latch number: 0
[08/13 19:01:16    763s]   Identified MB Latch number: 0
[08/13 19:01:16    763s]   Not identified SBFF number: 0
[08/13 19:01:16    763s]   Not identified MBFF number: 0
[08/13 19:01:16    763s]   Not identified SB Latch number: 0
[08/13 19:01:16    763s]   Not identified MB Latch number: 0
[08/13 19:01:16    763s]   Number of sequential cells which are not FFs: 13
[08/13 19:01:16    763s]  Visiting view : nangate_view_setup
[08/13 19:01:16    763s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 19:01:16    763s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 19:01:16    763s]  Visiting view : nangate_view_hold
[08/13 19:01:16    763s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 19:01:16    763s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 19:01:16    763s] TLC MultiMap info (StdDelay):
[08/13 19:01:16    763s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 19:01:16    763s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 19:01:16    763s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 19:01:16    763s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 19:01:16    763s]  Setting StdDelay to: 8.5ps
[08/13 19:01:16    763s] 
[08/13 19:01:16    763s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 19:01:16    763s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
[08/13 19:01:16    763s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.27
[08/13 19:01:16    763s] ### Creating RouteCongInterface, started
[08/13 19:01:16    763s] 
[08/13 19:01:16    763s] Creating Lib Analyzer ...
[08/13 19:01:16    763s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 19:01:16    763s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 19:01:16    763s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 19:01:16    763s] 
[08/13 19:01:16    763s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 19:01:16    763s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:43 mem=3224.5M
[08/13 19:01:16    763s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:43 mem=3224.5M
[08/13 19:01:16    763s] Creating Lib Analyzer, finished. 
[08/13 19:01:16    763s] #optDebug: Start CG creation (mem=3224.5M)
[08/13 19:01:16    763s]  ...initializing CG  maxDriveDist 293.321500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 29.332000 
[08/13 19:01:17    763s] (cpu=0:00:00.1, mem=3393.2M)
[08/13 19:01:17    763s]  ...processing cgPrt (cpu=0:00:00.1, mem=3393.2M)
[08/13 19:01:17    763s]  ...processing cgEgp (cpu=0:00:00.1, mem=3393.2M)
[08/13 19:01:17    763s]  ...processing cgPbk (cpu=0:00:00.1, mem=3393.2M)
[08/13 19:01:17    763s]  ...processing cgNrb(cpu=0:00:00.1, mem=3393.2M)
[08/13 19:01:17    763s]  ...processing cgObs (cpu=0:00:00.1, mem=3393.2M)
[08/13 19:01:17    763s]  ...processing cgCon (cpu=0:00:00.1, mem=3393.2M)
[08/13 19:01:17    763s]  ...processing cgPdm (cpu=0:00:00.1, mem=3393.2M)
[08/13 19:01:17    763s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3393.2M)
[08/13 19:01:17    763s] {MMLU 0 55 46484}
[08/13 19:01:17    763s] ### Creating LA Mngr. totSessionCpu=0:12:43 mem=3393.2M
[08/13 19:01:17    763s] ### Creating LA Mngr, finished. totSessionCpu=0:12:43 mem=3393.2M
[08/13 19:01:17    763s] 
[08/13 19:01:17    763s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 19:01:17    763s] 
[08/13 19:01:17    763s] #optDebug: {0, 1.000}
[08/13 19:01:17    763s] ### Creating RouteCongInterface, finished
[08/13 19:01:17    763s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.27
[08/13 19:01:17    763s] Finished writing unified metrics of routing constraints.
[08/13 19:01:17    763s] 
[08/13 19:01:17    763s] =============================================================================================
[08/13 19:01:17    763s]  Step TAT Report : CongRefineRouteType #1 / opt_design #2                       21.18-s099_1
[08/13 19:01:17    763s] =============================================================================================
[08/13 19:01:17    763s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 19:01:17    763s] ---------------------------------------------------------------------------------------------
[08/13 19:01:17    763s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  44.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:01:17    763s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  48.5 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 19:01:17    763s] [ MISC                   ]          0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    1.1
[08/13 19:01:17    763s] ---------------------------------------------------------------------------------------------
[08/13 19:01:17    763s]  CongRefineRouteType #1 TOTAL       0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 19:01:17    763s] ---------------------------------------------------------------------------------------------
[08/13 19:01:17    763s] 
[08/13 19:01:17    763s] Deleting Lib Analyzer.
[08/13 19:01:17    763s] ### Creating LA Mngr. totSessionCpu=0:12:44 mem=3393.2M
[08/13 19:01:17    763s] ### Creating LA Mngr, finished. totSessionCpu=0:12:44 mem=3393.2M
[08/13 19:01:17    763s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/13 19:01:17    763s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.28
[08/13 19:01:17    763s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 19:01:17    763s] ### Creating PhyDesignMc. totSessionCpu=0:12:44 mem=3393.2M
[08/13 19:01:17    763s] OPERPROF: Starting DPlace-Init at level 1, MEM:3393.2M, EPOCH TIME: 1755136877.291447
[08/13 19:01:17    763s] Processing tracks to init pin-track alignment.
[08/13 19:01:17    763s] z: 2, totalTracks: 1
[08/13 19:01:17    763s] z: 4, totalTracks: 1
[08/13 19:01:17    763s] z: 6, totalTracks: 1
[08/13 19:01:17    763s] z: 8, totalTracks: 1
[08/13 19:01:17    763s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 19:01:17    763s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3393.2M, EPOCH TIME: 1755136877.305210
[08/13 19:01:17    763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:17    763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:17    763s] 
[08/13 19:01:17    763s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:17    763s] 
[08/13 19:01:17    763s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 19:01:17    763s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:3393.2M, EPOCH TIME: 1755136877.314606
[08/13 19:01:17    763s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3393.2M, EPOCH TIME: 1755136877.314660
[08/13 19:01:17    763s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3393.2M, EPOCH TIME: 1755136877.315048
[08/13 19:01:17    763s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3393.2MB).
[08/13 19:01:17    763s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.027, MEM:3393.2M, EPOCH TIME: 1755136877.318056
[08/13 19:01:17    763s] TotalInstCnt at PhyDesignMc Initialization: 38409
[08/13 19:01:17    763s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:44 mem=3393.2M
[08/13 19:01:17    763s] ### Creating RouteCongInterface, started
[08/13 19:01:17    763s] 
[08/13 19:01:17    763s] Creating Lib Analyzer ...
[08/13 19:01:17    763s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 19:01:17    763s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 19:01:17    763s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 19:01:17    763s] 
[08/13 19:01:17    763s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 19:01:17    763s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:44 mem=3393.2M
[08/13 19:01:17    763s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:44 mem=3393.2M
[08/13 19:01:17    763s] Creating Lib Analyzer, finished. 
[08/13 19:01:17    763s] 
[08/13 19:01:17    763s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 19:01:17    763s] 
[08/13 19:01:17    763s] #optDebug: {0, 1.000}
[08/13 19:01:17    763s] ### Creating RouteCongInterface, finished
[08/13 19:01:17    763s] {MG  {4 0 1 0.0685795}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 19:01:17    763s] ### Creating LA Mngr. totSessionCpu=0:12:44 mem=3393.2M
[08/13 19:01:17    763s] ### Creating LA Mngr, finished. totSessionCpu=0:12:44 mem=3393.2M
[08/13 19:01:17    764s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3412.3M, EPOCH TIME: 1755136877.788047
[08/13 19:01:17    764s] Found 0 hard placement blockage before merging.
[08/13 19:01:17    764s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3412.3M, EPOCH TIME: 1755136877.788496
[08/13 19:01:17    764s] Deleting 0 temporary hard placement blockage(s).
[08/13 19:01:17    764s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3409.2M, EPOCH TIME: 1755136877.882682
[08/13 19:01:17    764s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38409).
[08/13 19:01:17    764s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:17    764s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:17    764s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:17    764s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.076, REAL:0.076, MEM:3323.2M, EPOCH TIME: 1755136877.958777
[08/13 19:01:17    764s] TotalInstCnt at PhyDesignMc Destruction: 38409
[08/13 19:01:17    764s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.28
[08/13 19:01:17    764s] 
[08/13 19:01:17    764s] =============================================================================================
[08/13 19:01:17    764s]  Step TAT Report : SimplifyNetlist #1 / opt_design #2                           21.18-s099_1
[08/13 19:01:17    764s] =============================================================================================
[08/13 19:01:17    764s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 19:01:17    764s] ---------------------------------------------------------------------------------------------
[08/13 19:01:17    764s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  23.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:01:17    764s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:17    764s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  21.3 % )     0:00:00.2 /  0:00:00.1    1.0
[08/13 19:01:17    764s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/13 19:01:17    764s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  15.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 19:01:17    764s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:17    764s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:17    764s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:17    764s] [ MISC                   ]          0:00:00.2  (  33.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:01:17    764s] ---------------------------------------------------------------------------------------------
[08/13 19:01:17    764s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 19:01:17    764s] ---------------------------------------------------------------------------------------------
[08/13 19:01:17    764s] 
[08/13 19:01:17    764s] GigaOpt HFN: use maxLocalDensity 1.2
[08/13 19:01:17    764s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/13 19:01:18    764s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.29
[08/13 19:01:18    764s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 19:01:18    764s] ### Creating PhyDesignMc. totSessionCpu=0:12:44 mem=3323.2M
[08/13 19:01:18    764s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 19:01:18    764s] OPERPROF: Starting DPlace-Init at level 1, MEM:3323.2M, EPOCH TIME: 1755136878.051936
[08/13 19:01:18    764s] Processing tracks to init pin-track alignment.
[08/13 19:01:18    764s] z: 2, totalTracks: 1
[08/13 19:01:18    764s] z: 4, totalTracks: 1
[08/13 19:01:18    764s] z: 6, totalTracks: 1
[08/13 19:01:18    764s] z: 8, totalTracks: 1
[08/13 19:01:18    764s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 19:01:18    764s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3323.2M, EPOCH TIME: 1755136878.067593
[08/13 19:01:18    764s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:18    764s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:18    764s] 
[08/13 19:01:18    764s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:18    764s] 
[08/13 19:01:18    764s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 19:01:18    764s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3323.2M, EPOCH TIME: 1755136878.077826
[08/13 19:01:18    764s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3323.2M, EPOCH TIME: 1755136878.077870
[08/13 19:01:18    764s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3323.2M, EPOCH TIME: 1755136878.078270
[08/13 19:01:18    764s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3323.2MB).
[08/13 19:01:18    764s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:3323.2M, EPOCH TIME: 1755136878.081003
[08/13 19:01:18    764s] TotalInstCnt at PhyDesignMc Initialization: 38409
[08/13 19:01:18    764s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:44 mem=3323.2M
[08/13 19:01:18    764s] ### Creating RouteCongInterface, started
[08/13 19:01:18    764s] 
[08/13 19:01:18    764s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/13 19:01:18    764s] 
[08/13 19:01:18    764s] #optDebug: {0, 1.000}
[08/13 19:01:18    764s] ### Creating RouteCongInterface, finished
[08/13 19:01:18    764s] {MG  {4 0 1 0.0685795}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 19:01:18    764s] ### Creating LA Mngr. totSessionCpu=0:12:45 mem=3323.2M
[08/13 19:01:18    764s] ### Creating LA Mngr, finished. totSessionCpu=0:12:45 mem=3323.2M
[08/13 19:01:18    765s] Info: violation cost 7.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[08/13 19:01:18    765s] [GPS-DRV] Optimizer parameters ============================= 
[08/13 19:01:18    765s] [GPS-DRV] maxDensity (design): 0.95
[08/13 19:01:18    765s] [GPS-DRV] maxLocalDensity: 1.2
[08/13 19:01:18    765s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/13 19:01:18    765s] [GPS-DRV] All active and enabled setup views
[08/13 19:01:18    765s] [GPS-DRV]     nangate_view_setup
[08/13 19:01:18    765s] [GPS-DRV] maxTran off
[08/13 19:01:18    765s] [GPS-DRV] maxCap off
[08/13 19:01:18    765s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/13 19:01:18    765s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[08/13 19:01:18    765s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/13 19:01:18    765s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3380.5M, EPOCH TIME: 1755136878.809742
[08/13 19:01:18    765s] Found 0 hard placement blockage before merging.
[08/13 19:01:18    765s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3380.5M, EPOCH TIME: 1755136878.810184
[08/13 19:01:19    765s] Info: violation cost 7.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[08/13 19:01:19    765s] Info: violation cost 55.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 19:01:19    765s] 
[08/13 19:01:19    765s] ###############################################################################
[08/13 19:01:19    765s] #
[08/13 19:01:19    765s] #  Large fanout net report:  
[08/13 19:01:19    765s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/13 19:01:19    765s] #     - current density: 72.68
[08/13 19:01:19    765s] #
[08/13 19:01:19    765s] #  List of high fanout nets:
[08/13 19:01:19    765s] #        Net(1):  rst_n: (fanouts = 4231)
[08/13 19:01:19    765s] #
[08/13 19:01:19    765s] ###############################################################################
[08/13 19:01:19    765s] Finished writing unified metrics of routing constraints.
[08/13 19:01:19    765s] Deleting 0 temporary hard placement blockage(s).
[08/13 19:01:19    765s] Total-nets :: 46484, Stn-nets :: 5811, ratio :: 12.5011 %, Total-len 436347, Stn-len 23580.7
[08/13 19:01:19    765s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3361.4M, EPOCH TIME: 1755136879.113851
[08/13 19:01:19    765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38409).
[08/13 19:01:19    765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:19    765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:19    765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:19    765s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.082, REAL:0.083, MEM:3323.4M, EPOCH TIME: 1755136879.196436
[08/13 19:01:19    765s] TotalInstCnt at PhyDesignMc Destruction: 38409
[08/13 19:01:19    765s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.29
[08/13 19:01:19    765s] 
[08/13 19:01:19    765s] =============================================================================================
[08/13 19:01:19    765s]  Step TAT Report : DrvOpt #1 / opt_design #2                                    21.18-s099_1
[08/13 19:01:19    765s] =============================================================================================
[08/13 19:01:19    765s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 19:01:19    765s] ---------------------------------------------------------------------------------------------
[08/13 19:01:19    765s] [ SlackTraversorInit     ]      1   0:00:00.2  (  16.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:01:19    765s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:19    765s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  12.7 % )     0:00:00.2 /  0:00:00.1    1.0
[08/13 19:01:19    765s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.1    1.0
[08/13 19:01:19    765s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:01:19    765s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:19    765s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[08/13 19:01:19    765s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:19    765s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:19    765s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:19    765s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:19    765s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[08/13 19:01:19    765s] [ MISC                   ]          0:00:00.7  (  57.1 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 19:01:19    765s] ---------------------------------------------------------------------------------------------
[08/13 19:01:19    765s]  DrvOpt #1 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[08/13 19:01:19    765s] ---------------------------------------------------------------------------------------------
[08/13 19:01:19    765s] 
[08/13 19:01:19    765s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/13 19:01:19    765s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/13 19:01:19    765s] Deleting Lib Analyzer.
[08/13 19:01:19    765s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/13 19:01:19    765s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.30
[08/13 19:01:19    765s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 19:01:19    765s] ### Creating PhyDesignMc. totSessionCpu=0:12:46 mem=3323.4M
[08/13 19:01:19    765s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 19:01:19    765s] OPERPROF: Starting DPlace-Init at level 1, MEM:3323.4M, EPOCH TIME: 1755136879.697783
[08/13 19:01:19    765s] Processing tracks to init pin-track alignment.
[08/13 19:01:19    765s] z: 2, totalTracks: 1
[08/13 19:01:19    765s] z: 4, totalTracks: 1
[08/13 19:01:19    765s] z: 6, totalTracks: 1
[08/13 19:01:19    765s] z: 8, totalTracks: 1
[08/13 19:01:19    765s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 19:01:19    765s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3323.4M, EPOCH TIME: 1755136879.713498
[08/13 19:01:19    765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:19    765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:19    765s] 
[08/13 19:01:19    765s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:19    765s] 
[08/13 19:01:19    765s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 19:01:19    765s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3323.4M, EPOCH TIME: 1755136879.724105
[08/13 19:01:19    765s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3323.4M, EPOCH TIME: 1755136879.724160
[08/13 19:01:19    765s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3323.4M, EPOCH TIME: 1755136879.724534
[08/13 19:01:19    765s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3323.4MB).
[08/13 19:01:19    765s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.030, MEM:3323.4M, EPOCH TIME: 1755136879.727422
[08/13 19:01:19    766s] TotalInstCnt at PhyDesignMc Initialization: 38409
[08/13 19:01:19    766s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:46 mem=3323.4M
[08/13 19:01:19    766s] ### Creating RouteCongInterface, started
[08/13 19:01:19    766s] 
[08/13 19:01:19    766s] Creating Lib Analyzer ...
[08/13 19:01:19    766s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 19:01:19    766s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 19:01:19    766s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 19:01:19    766s] 
[08/13 19:01:19    766s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 19:01:20    766s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:46 mem=3323.4M
[08/13 19:01:20    766s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:46 mem=3323.4M
[08/13 19:01:20    766s] Creating Lib Analyzer, finished. 
[08/13 19:01:20    766s] 
[08/13 19:01:20    766s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 19:01:20    766s] 
[08/13 19:01:20    766s] #optDebug: {0, 1.000}
[08/13 19:01:20    766s] ### Creating RouteCongInterface, finished
[08/13 19:01:20    766s] {MG  {4 0 1 0.0685795}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 19:01:20    766s] ### Creating LA Mngr. totSessionCpu=0:12:46 mem=3323.4M
[08/13 19:01:20    766s] ### Creating LA Mngr, finished. totSessionCpu=0:12:46 mem=3323.4M
[08/13 19:01:20    766s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3380.6M, EPOCH TIME: 1755136880.434066
[08/13 19:01:20    766s] Found 0 hard placement blockage before merging.
[08/13 19:01:20    766s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3380.6M, EPOCH TIME: 1755136880.434527
[08/13 19:01:20    766s] Deleting 0 temporary hard placement blockage(s).
[08/13 19:01:20    766s] Finished writing unified metrics of routing constraints.
[08/13 19:01:20    767s] Total-nets :: 46484, Stn-nets :: 5811, ratio :: 12.5011 %, Total-len 436347, Stn-len 23580.7
[08/13 19:01:20    767s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3361.5M, EPOCH TIME: 1755136880.798047
[08/13 19:01:20    767s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38409).
[08/13 19:01:20    767s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:20    767s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:20    767s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:20    767s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.072, REAL:0.072, MEM:3321.5M, EPOCH TIME: 1755136880.869899
[08/13 19:01:20    767s] TotalInstCnt at PhyDesignMc Destruction: 38409
[08/13 19:01:20    767s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.30
[08/13 19:01:20    767s] 
[08/13 19:01:20    767s] =============================================================================================
[08/13 19:01:20    767s]  Step TAT Report : GlobalOpt #1 / opt_design #2                                 21.18-s099_1
[08/13 19:01:20    767s] =============================================================================================
[08/13 19:01:20    767s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 19:01:20    767s] ---------------------------------------------------------------------------------------------
[08/13 19:01:20    767s] [ SlackTraversorInit     ]      1   0:00:00.2  (  15.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:01:20    767s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  14.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:01:20    767s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:20    767s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  13.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:01:20    767s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 19:01:20    767s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   9.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 19:01:20    767s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:20    767s] [ TransformInit          ]      1   0:00:00.3  (  25.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 19:01:20    767s] [ MISC                   ]          0:00:00.2  (  17.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:01:20    767s] ---------------------------------------------------------------------------------------------
[08/13 19:01:20    767s]  GlobalOpt #1 TOTAL                 0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[08/13 19:01:20    767s] ---------------------------------------------------------------------------------------------
[08/13 19:01:20    767s] 
[08/13 19:01:20    767s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/13 19:01:20    767s] Deleting Lib Analyzer.
[08/13 19:01:20    767s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/13 19:01:20    767s] ### Creating LA Mngr. totSessionCpu=0:12:47 mem=3321.5M
[08/13 19:01:20    767s] ### Creating LA Mngr, finished. totSessionCpu=0:12:47 mem=3321.5M
[08/13 19:01:20    767s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/13 19:01:20    767s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3321.5M, EPOCH TIME: 1755136880.948004
[08/13 19:01:20    767s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:20    767s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:20    767s] 
[08/13 19:01:20    767s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:20    767s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3321.5M, EPOCH TIME: 1755136880.956972
[08/13 19:01:20    767s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:01:20    767s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:21    767s] **INFO: Flow update: Design timing is met.
[08/13 19:01:21    767s] **INFO: Flow update: Design timing is met.
[08/13 19:01:21    767s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/13 19:01:21    767s] ### Creating LA Mngr. totSessionCpu=0:12:48 mem=3319.5M
[08/13 19:01:21    767s] ### Creating LA Mngr, finished. totSessionCpu=0:12:48 mem=3319.5M
[08/13 19:01:21    767s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 19:01:21    767s] ### Creating PhyDesignMc. totSessionCpu=0:12:48 mem=3376.8M
[08/13 19:01:21    767s] OPERPROF: Starting DPlace-Init at level 1, MEM:3376.8M, EPOCH TIME: 1755136881.663594
[08/13 19:01:21    767s] Processing tracks to init pin-track alignment.
[08/13 19:01:21    767s] z: 2, totalTracks: 1
[08/13 19:01:21    767s] z: 4, totalTracks: 1
[08/13 19:01:21    767s] z: 6, totalTracks: 1
[08/13 19:01:21    767s] z: 8, totalTracks: 1
[08/13 19:01:21    767s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 19:01:21    767s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3376.8M, EPOCH TIME: 1755136881.676955
[08/13 19:01:21    767s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:21    767s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:21    767s] 
[08/13 19:01:21    767s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:21    767s] 
[08/13 19:01:21    767s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 19:01:21    767s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3376.8M, EPOCH TIME: 1755136881.687014
[08/13 19:01:21    767s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3376.8M, EPOCH TIME: 1755136881.687068
[08/13 19:01:21    767s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3376.8M, EPOCH TIME: 1755136881.687435
[08/13 19:01:21    767s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3376.8MB).
[08/13 19:01:21    767s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.027, MEM:3376.8M, EPOCH TIME: 1755136881.690234
[08/13 19:01:21    768s] TotalInstCnt at PhyDesignMc Initialization: 38409
[08/13 19:01:21    768s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:48 mem=3376.8M
[08/13 19:01:21    768s] 
[08/13 19:01:21    768s] Creating Lib Analyzer ...
[08/13 19:01:21    768s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 19:01:21    768s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 19:01:21    768s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 19:01:21    768s] 
[08/13 19:01:21    768s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 19:01:21    768s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:48 mem=3380.8M
[08/13 19:01:21    768s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:48 mem=3380.8M
[08/13 19:01:21    768s] Creating Lib Analyzer, finished. 
[08/13 19:01:21    768s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.31
[08/13 19:01:21    768s] ### Creating RouteCongInterface, started
[08/13 19:01:22    768s] 
[08/13 19:01:22    768s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 19:01:22    768s] 
[08/13 19:01:22    768s] #optDebug: {0, 1.000}
[08/13 19:01:22    768s] ### Creating RouteCongInterface, finished
[08/13 19:01:22    768s] {MG  {4 0 1 0.0685795}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 19:01:22    768s] ### Creating LA Mngr. totSessionCpu=0:12:48 mem=3380.8M
[08/13 19:01:22    768s] ### Creating LA Mngr, finished. totSessionCpu=0:12:48 mem=3380.8M
[08/13 19:01:22    768s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3380.8M, EPOCH TIME: 1755136882.161337
[08/13 19:01:22    768s] Found 0 hard placement blockage before merging.
[08/13 19:01:22    768s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3380.8M, EPOCH TIME: 1755136882.161804
[08/13 19:01:23    769s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/13 19:01:26    773s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/13 19:01:26    773s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[08/13 19:01:27    773s] 
[08/13 19:01:27    773s] ** Summary: Restruct = 0 Buffer Deletion = 3150 Declone = 2 Resize = 3 **
[08/13 19:01:27    773s] --------------------------------------------------------------
[08/13 19:01:27    773s] |                                   | Total     | Sequential |
[08/13 19:01:27    773s] --------------------------------------------------------------
[08/13 19:01:27    773s] | Num insts resized                 |       3  |       0    |
[08/13 19:01:27    773s] | Num insts undone                  |       0  |       0    |
[08/13 19:01:27    773s] | Num insts Downsized               |       3  |       0    |
[08/13 19:01:27    773s] | Num insts Samesized               |       0  |       0    |
[08/13 19:01:27    773s] | Num insts Upsized                 |       0  |       0    |
[08/13 19:01:27    773s] | Num multiple commits+uncommits    |       0  |       -    |
[08/13 19:01:27    773s] --------------------------------------------------------------
[08/13 19:01:27    773s] Finished writing unified metrics of routing constraints.
[08/13 19:01:27    773s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3407.9M, EPOCH TIME: 1755136887.071823
[08/13 19:01:27    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35257).
[08/13 19:01:27    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:27    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:27    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:27    773s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.072, REAL:0.072, MEM:3407.9M, EPOCH TIME: 1755136887.143591
[08/13 19:01:27    773s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3407.9M, EPOCH TIME: 1755136887.150236
[08/13 19:01:27    773s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3407.9M, EPOCH TIME: 1755136887.150292
[08/13 19:01:27    773s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3407.9M, EPOCH TIME: 1755136887.161668
[08/13 19:01:27    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:27    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:27    773s] 
[08/13 19:01:27    773s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:27    773s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:3407.9M, EPOCH TIME: 1755136887.170088
[08/13 19:01:27    773s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3407.9M, EPOCH TIME: 1755136887.170133
[08/13 19:01:27    773s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3407.9M, EPOCH TIME: 1755136887.170528
[08/13 19:01:27    773s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3407.9M, EPOCH TIME: 1755136887.172801
[08/13 19:01:27    773s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3407.9M, EPOCH TIME: 1755136887.173055
[08/13 19:01:27    773s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.023, REAL:0.023, MEM:3407.9M, EPOCH TIME: 1755136887.173098
[08/13 19:01:27    773s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.023, REAL:0.023, MEM:3407.9M, EPOCH TIME: 1755136887.173114
[08/13 19:01:27    773s] TDRefine: refinePlace mode is spiral
[08/13 19:01:27    773s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.18
[08/13 19:01:27    773s] OPERPROF: Starting RefinePlace at level 1, MEM:3407.9M, EPOCH TIME: 1755136887.173153
[08/13 19:01:27    773s] 
[08/13 19:01:27    773s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:27    773s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 19:01:27    773s] (I)      Default pattern map key = top_default.
[08/13 19:01:27    773s] (I)      Default pattern map key = top_default.
[08/13 19:01:27    773s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3407.9M, EPOCH TIME: 1755136887.196579
[08/13 19:01:27    773s] Starting refinePlace ...
[08/13 19:01:27    773s] (I)      Default pattern map key = top_default.
[08/13 19:01:27    773s] One DDP V2 for no tweak run.
[08/13 19:01:27    773s] 
[08/13 19:01:27    773s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 19:01:27    773s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 19:01:27    773s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 19:01:27    773s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 19:01:27    773s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 19:01:27    773s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 19:01:27    773s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3391.9MB) @(0:12:53 - 0:12:54).
[08/13 19:01:27    773s] Statistics of distance of Instance movement in refine placement:
[08/13 19:01:27    773s]   maximum (X+Y) =         0.00 um
[08/13 19:01:27    773s]   mean    (X+Y) =         0.00 um
[08/13 19:01:27    773s] Total instances moved : 0
[08/13 19:01:27    773s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.391, REAL:0.391, MEM:3391.9M, EPOCH TIME: 1755136887.588031
[08/13 19:01:27    773s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=3391.9MB) @(0:12:53 - 0:12:54).
[08/13 19:01:27    773s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.18
[08/13 19:01:27    773s] OPERPROF: Finished RefinePlace at level 1, CPU:0.423, REAL:0.423, MEM:3391.9M, EPOCH TIME: 1755136887.596444
[08/13 19:01:27    773s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3391.9M, EPOCH TIME: 1755136887.724644
[08/13 19:01:27    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35257).
[08/13 19:01:27    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:27    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:27    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:27    773s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.079, REAL:0.079, MEM:3391.9M, EPOCH TIME: 1755136887.803887
[08/13 19:01:27    774s] OPERPROF: Starting DPlace-Init at level 1, MEM:3391.9M, EPOCH TIME: 1755136887.847948
[08/13 19:01:27    774s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3391.9M, EPOCH TIME: 1755136887.862249
[08/13 19:01:27    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:27    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:27    774s] 
[08/13 19:01:27    774s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:27    774s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3391.9M, EPOCH TIME: 1755136887.872649
[08/13 19:01:27    774s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3391.9M, EPOCH TIME: 1755136887.872697
[08/13 19:01:27    774s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3407.9M, EPOCH TIME: 1755136887.873221
[08/13 19:01:27    774s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3407.9M, EPOCH TIME: 1755136887.875800
[08/13 19:01:27    774s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3407.9M, EPOCH TIME: 1755136887.876206
[08/13 19:01:27    774s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3407.9M, EPOCH TIME: 1755136887.876250
[08/13 19:01:27    774s] Deleting 0 temporary hard placement blockage(s).
[08/13 19:01:27    774s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.31
[08/13 19:01:27    774s] 
[08/13 19:01:27    774s] =============================================================================================
[08/13 19:01:27    774s]  Step TAT Report : AreaOpt #1 / opt_design #2                                   21.18-s099_1
[08/13 19:01:27    774s] =============================================================================================
[08/13 19:01:27    774s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 19:01:27    774s] ---------------------------------------------------------------------------------------------
[08/13 19:01:27    774s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:01:27    774s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:01:27    774s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:27    774s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[08/13 19:01:27    774s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:01:27    774s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:27    774s] [ OptimizationStep       ]      1   0:00:00.5  (   7.8 % )     0:00:04.7 /  0:00:04.6    1.0
[08/13 19:01:27    774s] [ OptSingleIteration     ]      6   0:00:00.1  (   1.4 % )     0:00:04.2 /  0:00:04.2    1.0
[08/13 19:01:27    774s] [ OptGetWeight           ]    145   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:27    774s] [ OptEval                ]    145   0:00:03.0  (  49.0 % )     0:00:03.0 /  0:00:03.0    1.0
[08/13 19:01:27    774s] [ OptCommit              ]    145   0:00:00.5  (   7.7 % )     0:00:00.5 /  0:00:00.5    1.0
[08/13 19:01:27    774s] [ PostCommitDelayUpdate  ]    145   0:00:00.0  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 19:01:27    774s] [ IncrDelayCalc          ]     55   0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 19:01:27    774s] [ RefinePlace            ]      1   0:00:00.9  (  14.7 % )     0:00:00.9 /  0:00:00.9    1.0
[08/13 19:01:27    774s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[08/13 19:01:27    774s] [ IncrTimingUpdate       ]     23   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:01:27    774s] [ MISC                   ]          0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 19:01:27    774s] ---------------------------------------------------------------------------------------------
[08/13 19:01:27    774s]  AreaOpt #1 TOTAL                   0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.1    1.0
[08/13 19:01:27    774s] ---------------------------------------------------------------------------------------------
[08/13 19:01:27    774s] 
[08/13 19:01:27    774s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3388.8M, EPOCH TIME: 1755136887.996589
[08/13 19:01:27    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:01:27    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:28    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:28    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:28    774s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.075, REAL:0.075, MEM:3327.8M, EPOCH TIME: 1755136888.071617
[08/13 19:01:28    774s] TotalInstCnt at PhyDesignMc Destruction: 35257
[08/13 19:01:28    774s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3327.8M, EPOCH TIME: 1755136888.095565
[08/13 19:01:28    774s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3327.8M, EPOCH TIME: 1755136888.095622
[08/13 19:01:28    774s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3327.8M, EPOCH TIME: 1755136888.095651
[08/13 19:01:28    774s] Processing tracks to init pin-track alignment.
[08/13 19:01:28    774s] z: 2, totalTracks: 1
[08/13 19:01:28    774s] z: 4, totalTracks: 1
[08/13 19:01:28    774s] z: 6, totalTracks: 1
[08/13 19:01:28    774s] z: 8, totalTracks: 1
[08/13 19:01:28    774s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 19:01:28    774s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3327.8M, EPOCH TIME: 1755136888.109463
[08/13 19:01:28    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:28    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:28    774s] 
[08/13 19:01:28    774s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:28    774s] 
[08/13 19:01:28    774s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 19:01:28    774s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.009, REAL:0.009, MEM:3327.8M, EPOCH TIME: 1755136888.118928
[08/13 19:01:28    774s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3327.8M, EPOCH TIME: 1755136888.118974
[08/13 19:01:28    774s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3327.8M, EPOCH TIME: 1755136888.119363
[08/13 19:01:28    774s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3327.8MB).
[08/13 19:01:28    774s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.026, REAL:0.026, MEM:3327.8M, EPOCH TIME: 1755136888.121892
[08/13 19:01:28    774s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.026, REAL:0.026, MEM:3327.8M, EPOCH TIME: 1755136888.121908
[08/13 19:01:28    774s] TDRefine: refinePlace mode is spiral
[08/13 19:01:28    774s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.19
[08/13 19:01:28    774s] OPERPROF:   Starting RefinePlace at level 2, MEM:3327.8M, EPOCH TIME: 1755136888.121948
[08/13 19:01:28    774s] Total net bbox length = 4.587e+05 (2.063e+05 2.524e+05) (ext = 1.281e+05)
[08/13 19:01:28    774s] 
[08/13 19:01:28    774s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:28    774s] (I)      Default pattern map key = top_default.
[08/13 19:01:28    774s] (I)      Default pattern map key = top_default.
[08/13 19:01:28    774s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3327.8M, EPOCH TIME: 1755136888.148306
[08/13 19:01:28    774s] Starting refinePlace ...
[08/13 19:01:28    774s] (I)      Default pattern map key = top_default.
[08/13 19:01:28    774s] One DDP V2 for no tweak run.
[08/13 19:01:28    774s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3327.8M, EPOCH TIME: 1755136888.155695
[08/13 19:01:28    774s] OPERPROF:         Starting spMPad at level 5, MEM:3358.6M, EPOCH TIME: 1755136888.199196
[08/13 19:01:28    774s] OPERPROF:           Starting spContextMPad at level 6, MEM:3358.6M, EPOCH TIME: 1755136888.200016
[08/13 19:01:28    774s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3358.6M, EPOCH TIME: 1755136888.200050
[08/13 19:01:28    774s] MP Top (35203): mp=1.050. U=0.702.
[08/13 19:01:28    774s] OPERPROF:         Finished spMPad at level 5, CPU:0.007, REAL:0.007, MEM:3358.6M, EPOCH TIME: 1755136888.205772
[08/13 19:01:28    774s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3358.6M, EPOCH TIME: 1755136888.208821
[08/13 19:01:28    774s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3358.6M, EPOCH TIME: 1755136888.208851
[08/13 19:01:28    774s] OPERPROF:             Starting InitSKP at level 7, MEM:3358.6M, EPOCH TIME: 1755136888.209037
[08/13 19:01:28    774s] no activity file in design. spp won't run.
[08/13 19:01:28    774s] no activity file in design. spp won't run.
[08/13 19:01:29    775s] OPERPROF:             Finished InitSKP at level 7, CPU:1.493, REAL:1.497, MEM:3450.4M, EPOCH TIME: 1755136889.706450
[08/13 19:01:30    776s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:1.879, REAL:1.885, MEM:3476.6M, EPOCH TIME: 1755136890.094057
[08/13 19:01:30    776s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:1.882, REAL:1.888, MEM:3476.6M, EPOCH TIME: 1755136890.097108
[08/13 19:01:30    776s] SKP cleared!
[08/13 19:01:30    776s] AAE Timing clean up.
[08/13 19:01:30    776s] Tweakage: fix icg 1, fix clk 0.
[08/13 19:01:30    776s] Tweakage: density cost 1, scale 0.4.
[08/13 19:01:30    776s] Tweakage: activity cost 0, scale 1.0.
[08/13 19:01:30    776s] Tweakage: timing cost on, scale 1.0.
[08/13 19:01:30    776s] OPERPROF:         Starting CoreOperation at level 5, MEM:3476.6M, EPOCH TIME: 1755136890.119100
[08/13 19:01:30    776s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3476.6M, EPOCH TIME: 1755136890.141455
[08/13 19:01:30    776s] Tweakage swap 420 pairs.
[08/13 19:01:31    777s] Tweakage swap 291 pairs.
[08/13 19:01:31    777s] Tweakage swap 262 pairs.
[08/13 19:01:31    778s] Tweakage swap 161 pairs.
[08/13 19:01:32    778s] Tweakage swap 20 pairs.
[08/13 19:01:32    778s] Tweakage swap 26 pairs.
[08/13 19:01:33    779s] Tweakage swap 19 pairs.
[08/13 19:01:33    779s] Tweakage swap 7 pairs.
[08/13 19:01:34    780s] Tweakage swap 2 pairs.
[08/13 19:01:34    780s] Tweakage swap 7 pairs.
[08/13 19:01:34    781s] Tweakage swap 2 pairs.
[08/13 19:01:35    781s] Tweakage swap 2 pairs.
[08/13 19:01:35    781s] Tweakage swap 202 pairs.
[08/13 19:01:35    782s] Tweakage swap 124 pairs.
[08/13 19:01:36    782s] Tweakage swap 114 pairs.
[08/13 19:01:36    782s] Tweakage swap 65 pairs.
[08/13 19:01:36    782s] Tweakage swap 11 pairs.
[08/13 19:01:36    783s] Tweakage swap 16 pairs.
[08/13 19:01:37    783s] Tweakage swap 12 pairs.
[08/13 19:01:37    783s] Tweakage swap 11 pairs.
[08/13 19:01:37    783s] Tweakage swap 2 pairs.
[08/13 19:01:37    783s] Tweakage swap 6 pairs.
[08/13 19:01:37    784s] Tweakage swap 4 pairs.
[08/13 19:01:38    784s] Tweakage swap 1 pairs.
[08/13 19:01:38    784s] Tweakage move 219 insts.
[08/13 19:01:38    784s] Tweakage move 53 insts.
[08/13 19:01:38    784s] Tweakage move 18 insts.
[08/13 19:01:38    784s] Tweakage move 3 insts.
[08/13 19:01:38    784s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:8.293, REAL:8.313, MEM:3476.6M, EPOCH TIME: 1755136898.454498
[08/13 19:01:38    784s] OPERPROF:         Finished CoreOperation at level 5, CPU:8.317, REAL:8.338, MEM:3476.6M, EPOCH TIME: 1755136898.456647
[08/13 19:01:38    784s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:10.281, REAL:10.308, MEM:3476.6M, EPOCH TIME: 1755136898.463275
[08/13 19:01:38    784s] Move report: Congestion aware Tweak moves 1841 insts, mean move: 2.01 um, max move: 17.97 um 
[08/13 19:01:38    784s] 	Max move on inst (FE_OFC14_FE_DBTN28_n45156): (162.64, 242.48) --> (154.47, 232.68)
[08/13 19:01:38    784s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:10.3, real=0:00:10.0, mem=3476.6mb) @(0:12:54 - 0:13:05).
[08/13 19:01:38    784s] 
[08/13 19:01:38    784s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 19:01:38    784s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 19:01:38    784s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 19:01:38    785s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 19:01:38    785s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[08/13 19:01:38    785s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 19:01:38    785s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3444.6MB) @(0:13:05 - 0:13:05).
[08/13 19:01:38    785s] Statistics of distance of Instance movement in refine placement:
[08/13 19:01:38    785s]   maximum (X+Y) =        17.97 um
[08/13 19:01:38    785s]   inst (FE_OFC14_FE_DBTN28_n45156) with max move: (162.64, 242.48) -> (154.47, 232.68)
[08/13 19:01:38    785s]   mean    (X+Y) =         2.01 um
[08/13 19:01:38    785s] Total instances moved : 1841
[08/13 19:01:38    785s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:10.684, REAL:10.710, MEM:3444.6M, EPOCH TIME: 1755136898.858554
[08/13 19:01:38    785s] Total net bbox length = 4.584e+05 (2.062e+05 2.521e+05) (ext = 1.281e+05)
[08/13 19:01:38    785s] [CPU] RefinePlace/total (cpu=0:00:10.7, real=0:00:10.0, mem=3444.6MB) @(0:12:54 - 0:13:05).
[08/13 19:01:38    785s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.19
[08/13 19:01:38    785s] OPERPROF:   Finished RefinePlace at level 2, CPU:10.719, REAL:10.745, MEM:3444.6M, EPOCH TIME: 1755136898.867104
[08/13 19:01:38    785s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3444.6M, EPOCH TIME: 1755136898.867125
[08/13 19:01:38    785s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35257).
[08/13 19:01:38    785s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:38    785s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:38    785s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:38    785s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.088, REAL:0.088, MEM:3313.6M, EPOCH TIME: 1755136898.955187
[08/13 19:01:38    785s] OPERPROF: Finished RefinePlace2 at level 1, CPU:10.833, REAL:10.860, MEM:3313.6M, EPOCH TIME: 1755136898.955245
[08/13 19:01:40    786s] Topological Sorting (REAL = 0:00:00.0, MEM = 3302.1M, InitMEM = 3302.1M)
[08/13 19:01:40    786s] End AAE Lib Interpolated Model. (MEM=3313.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 19:01:44    790s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 19:01:44    790s] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 3361.3M) ***
[08/13 19:01:45    791s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3361.3M, EPOCH TIME: 1755136905.628874
[08/13 19:01:45    791s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:45    791s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:45    791s] All LLGs are deleted
[08/13 19:01:45    791s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:45    791s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:45    791s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3361.3M, EPOCH TIME: 1755136905.628948
[08/13 19:01:45    791s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3361.3M, EPOCH TIME: 1755136905.628975
[08/13 19:01:45    791s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3311.3M, EPOCH TIME: 1755136905.629584
[08/13 19:01:45    791s] {MMLU 0 55 43332}
[08/13 19:01:45    791s] ### Creating LA Mngr. totSessionCpu=0:13:12 mem=3311.3M
[08/13 19:01:45    791s] ### Creating LA Mngr, finished. totSessionCpu=0:13:12 mem=3311.3M
[08/13 19:01:45    791s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3311.29 MB )
[08/13 19:01:45    791s] (I)      ==================== Layers =====================
[08/13 19:01:45    791s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 19:01:45    791s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 19:01:45    791s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 19:01:45    791s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 19:01:45    791s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 19:01:45    791s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 19:01:45    791s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 19:01:45    791s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 19:01:45    791s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 19:01:45    791s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 19:01:45    791s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 19:01:45    791s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 19:01:45    791s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 19:01:45    791s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 19:01:45    791s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 19:01:45    791s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 19:01:45    791s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 19:01:45    791s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 19:01:45    791s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 19:01:45    791s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 19:01:45    791s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 19:01:45    791s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 19:01:45    791s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 19:01:45    791s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 19:01:45    791s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 19:01:45    791s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 19:01:45    791s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 19:01:45    791s] (I)      Started Import and model ( Curr Mem: 3311.29 MB )
[08/13 19:01:45    791s] (I)      Default pattern map key = top_default.
[08/13 19:01:45    791s] (I)      == Non-default Options ==
[08/13 19:01:45    791s] (I)      Maximum routing layer                              : 10
[08/13 19:01:45    791s] (I)      Number of threads                                  : 1
[08/13 19:01:45    791s] (I)      Method to set GCell size                           : row
[08/13 19:01:45    791s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 19:01:45    791s] (I)      Use row-based GCell size
[08/13 19:01:45    791s] (I)      Use row-based GCell align
[08/13 19:01:45    791s] (I)      layer 0 area = 0
[08/13 19:01:45    791s] (I)      layer 1 area = 0
[08/13 19:01:45    791s] (I)      layer 2 area = 0
[08/13 19:01:45    791s] (I)      layer 3 area = 0
[08/13 19:01:45    791s] (I)      layer 4 area = 0
[08/13 19:01:45    791s] (I)      layer 5 area = 0
[08/13 19:01:45    791s] (I)      layer 6 area = 0
[08/13 19:01:45    791s] (I)      layer 7 area = 0
[08/13 19:01:45    791s] (I)      layer 8 area = 0
[08/13 19:01:45    791s] (I)      layer 9 area = 0
[08/13 19:01:45    791s] (I)      GCell unit size   : 2800
[08/13 19:01:45    791s] (I)      GCell multiplier  : 1
[08/13 19:01:45    791s] (I)      GCell row height  : 2800
[08/13 19:01:45    791s] (I)      Actual row height : 2800
[08/13 19:01:45    791s] (I)      GCell align ref   : 20140 20160
[08/13 19:01:45    791s] [NR-eGR] Track table information for default rule: 
[08/13 19:01:45    791s] [NR-eGR] metal1 has single uniform track structure
[08/13 19:01:45    791s] [NR-eGR] metal2 has single uniform track structure
[08/13 19:01:45    791s] [NR-eGR] metal3 has single uniform track structure
[08/13 19:01:45    791s] [NR-eGR] metal4 has single uniform track structure
[08/13 19:01:45    791s] [NR-eGR] metal5 has single uniform track structure
[08/13 19:01:45    791s] [NR-eGR] metal6 has single uniform track structure
[08/13 19:01:45    791s] [NR-eGR] metal7 has single uniform track structure
[08/13 19:01:45    791s] [NR-eGR] metal8 has single uniform track structure
[08/13 19:01:45    791s] [NR-eGR] metal9 has single uniform track structure
[08/13 19:01:45    791s] [NR-eGR] metal10 has single uniform track structure
[08/13 19:01:45    791s] (I)      ============== Default via ===============
[08/13 19:01:45    791s] (I)      +---+------------------+-----------------+
[08/13 19:01:45    791s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 19:01:45    791s] (I)      +---+------------------+-----------------+
[08/13 19:01:45    791s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 19:01:45    791s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 19:01:45    791s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 19:01:45    791s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 19:01:45    791s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 19:01:45    791s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 19:01:45    791s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 19:01:45    791s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 19:01:45    791s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 19:01:45    791s] (I)      +---+------------------+-----------------+
[08/13 19:01:45    791s] [NR-eGR] Read 23728 PG shapes
[08/13 19:01:45    791s] [NR-eGR] Read 0 clock shapes
[08/13 19:01:45    791s] [NR-eGR] Read 0 other shapes
[08/13 19:01:45    791s] [NR-eGR] #Routing Blockages  : 0
[08/13 19:01:45    791s] [NR-eGR] #Instance Blockages : 0
[08/13 19:01:45    791s] [NR-eGR] #PG Blockages       : 23728
[08/13 19:01:45    791s] [NR-eGR] #Halo Blockages     : 0
[08/13 19:01:45    791s] [NR-eGR] #Boundary Blockages : 0
[08/13 19:01:45    791s] [NR-eGR] #Clock Blockages    : 0
[08/13 19:01:45    791s] [NR-eGR] #Other Blockages    : 0
[08/13 19:01:45    791s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 19:01:45    791s] (I)      early_global_route_priority property id does not exist.
[08/13 19:01:45    791s] (I)      Read Num Blocks=23728  Num Prerouted Wires=15448  Num CS=0
[08/13 19:01:45    791s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 7396
[08/13 19:01:45    791s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 6993
[08/13 19:01:45    791s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 1021
[08/13 19:01:45    791s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 38
[08/13 19:01:45    791s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 19:01:45    791s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 19:01:45    791s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 19:01:45    791s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 19:01:45    791s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 19:01:45    791s] (I)      Number of ignored nets                =     55
[08/13 19:01:45    791s] (I)      Number of connected nets              =      0
[08/13 19:01:45    791s] (I)      Number of fixed nets                  =     55.  Ignored: Yes
[08/13 19:01:45    791s] (I)      Number of clock nets                  =     55.  Ignored: No
[08/13 19:01:45    791s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 19:01:45    791s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 19:01:45    791s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 19:01:45    791s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 19:01:45    791s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 19:01:45    791s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 19:01:45    791s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 19:01:45    791s] (I)      Ndr track 0 does not exist
[08/13 19:01:45    791s] (I)      ---------------------Grid Graph Info--------------------
[08/13 19:01:45    791s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 19:01:45    791s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 19:01:45    791s] (I)      Site width          :   380  (dbu)
[08/13 19:01:45    791s] (I)      Row height          :  2800  (dbu)
[08/13 19:01:45    791s] (I)      GCell row height    :  2800  (dbu)
[08/13 19:01:45    791s] (I)      GCell width         :  2800  (dbu)
[08/13 19:01:45    791s] (I)      GCell height        :  2800  (dbu)
[08/13 19:01:45    791s] (I)      Grid                :   248   246    10
[08/13 19:01:45    791s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 19:01:45    791s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 19:01:45    791s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 19:01:45    791s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 19:01:45    791s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 19:01:45    791s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 19:01:45    791s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 19:01:45    791s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 19:01:45    791s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 19:01:45    791s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 19:01:45    791s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 19:01:45    791s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 19:01:45    791s] (I)      --------------------------------------------------------
[08/13 19:01:45    791s] 
[08/13 19:01:45    791s] [NR-eGR] ============ Routing rule table ============
[08/13 19:01:45    791s] [NR-eGR] Rule id: 0  Nets: 43055
[08/13 19:01:45    791s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 19:01:45    791s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 19:01:45    791s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 19:01:45    791s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 19:01:45    791s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 19:01:45    791s] [NR-eGR] ========================================
[08/13 19:01:45    791s] [NR-eGR] 
[08/13 19:01:45    791s] (I)      =============== Blocked Tracks ===============
[08/13 19:01:45    791s] (I)      +-------+---------+----------+---------------+
[08/13 19:01:45    791s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 19:01:45    791s] (I)      +-------+---------+----------+---------------+
[08/13 19:01:45    791s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 19:01:45    791s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 19:01:45    791s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 19:01:45    791s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 19:01:45    791s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 19:01:45    791s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 19:01:45    791s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 19:01:45    791s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 19:01:45    791s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 19:01:45    791s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 19:01:45    791s] (I)      +-------+---------+----------+---------------+
[08/13 19:01:45    791s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 3352.18 MB )
[08/13 19:01:45    791s] (I)      Reset routing kernel
[08/13 19:01:45    791s] (I)      Started Global Routing ( Curr Mem: 3352.18 MB )
[08/13 19:01:45    791s] (I)      totalPins=139957  totalGlobalPin=132609 (94.75%)
[08/13 19:01:45    791s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 19:01:45    791s] (I)      
[08/13 19:01:45    791s] (I)      ============  Phase 1a Route ============
[08/13 19:01:45    792s] (I)      Usage: 273446 = (127570 H, 145876 V) = (12.28% H, 12.55% V) = (1.786e+05um H, 2.042e+05um V)
[08/13 19:01:45    792s] (I)      
[08/13 19:01:45    792s] (I)      ============  Phase 1b Route ============
[08/13 19:01:45    792s] (I)      Usage: 273446 = (127570 H, 145876 V) = (12.28% H, 12.55% V) = (1.786e+05um H, 2.042e+05um V)
[08/13 19:01:45    792s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.828244e+05um
[08/13 19:01:45    792s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[08/13 19:01:45    792s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 19:01:45    792s] (I)      
[08/13 19:01:45    792s] (I)      ============  Phase 1c Route ============
[08/13 19:01:45    792s] (I)      Usage: 273446 = (127570 H, 145876 V) = (12.28% H, 12.55% V) = (1.786e+05um H, 2.042e+05um V)
[08/13 19:01:45    792s] (I)      
[08/13 19:01:45    792s] (I)      ============  Phase 1d Route ============
[08/13 19:01:45    792s] (I)      Usage: 273446 = (127570 H, 145876 V) = (12.28% H, 12.55% V) = (1.786e+05um H, 2.042e+05um V)
[08/13 19:01:45    792s] (I)      
[08/13 19:01:45    792s] (I)      ============  Phase 1e Route ============
[08/13 19:01:45    792s] (I)      Usage: 273446 = (127570 H, 145876 V) = (12.28% H, 12.55% V) = (1.786e+05um H, 2.042e+05um V)
[08/13 19:01:45    792s] (I)      
[08/13 19:01:45    792s] (I)      ============  Phase 1l Route ============
[08/13 19:01:45    792s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 19:01:45    792s] (I)      Layer  2:     438322    131418       116           0      447705    ( 0.00%) 
[08/13 19:01:45    792s] (I)      Layer  3:     600760    149270         3           0      607620    ( 0.00%) 
[08/13 19:01:45    792s] (I)      Layer  4:     296037     77114        38           0      303800    ( 0.00%) 
[08/13 19:01:45    792s] (I)      Layer  5:     296957     23189         1           0      303810    ( 0.00%) 
[08/13 19:01:45    792s] (I)      Layer  6:     293438     30315         0           0      303800    ( 0.00%) 
[08/13 19:01:45    792s] (I)      Layer  7:      94158       888         0        3768       97502    ( 3.72%) 
[08/13 19:01:45    792s] (I)      Layer  8:      90268      1226         0        9277       91990    ( 9.16%) 
[08/13 19:01:45    792s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 19:01:45    792s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 19:01:45    792s] (I)      Total:       2197310    413420       158       41726     2231342    ( 1.84%) 
[08/13 19:01:46    792s] (I)      
[08/13 19:01:46    792s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 19:01:46    792s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/13 19:01:46    792s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/13 19:01:46    792s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[08/13 19:01:46    792s] [NR-eGR] --------------------------------------------------------------------------------
[08/13 19:01:46    792s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:01:46    792s] [NR-eGR]  metal2 ( 2)        88( 0.14%)         2( 0.00%)         1( 0.00%)   ( 0.15%) 
[08/13 19:01:46    792s] [NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:01:46    792s] [NR-eGR]  metal4 ( 4)        36( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[08/13 19:01:46    792s] [NR-eGR]  metal5 ( 5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:01:46    792s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:01:46    792s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:01:46    792s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:01:46    792s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:01:46    792s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:01:46    792s] [NR-eGR] --------------------------------------------------------------------------------
[08/13 19:01:46    792s] [NR-eGR]        Total       128( 0.03%)         2( 0.00%)         1( 0.00%)   ( 0.03%) 
[08/13 19:01:46    792s] [NR-eGR] 
[08/13 19:01:46    792s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 3360.18 MB )
[08/13 19:01:46    792s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 19:01:46    792s] (I)      ============= Track Assignment ============
[08/13 19:01:46    792s] (I)      Started Track Assignment (1T) ( Curr Mem: 3360.18 MB )
[08/13 19:01:46    792s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/13 19:01:46    792s] (I)      Run Multi-thread track assignment
[08/13 19:01:46    792s] (I)      Finished Track Assignment (1T) ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3360.18 MB )
[08/13 19:01:46    792s] (I)      Started Export ( Curr Mem: 3360.18 MB )
[08/13 19:01:46    792s] (I)      Finished Export ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 3350.66 MB )
[08/13 19:01:46    792s] Saved RC grid cleaned up.
[08/13 19:01:46    792s] (I)      ====================================== Runtime Summary =======================================
[08/13 19:01:46    792s] (I)       Step                                         %        Start       Finish      Real       CPU 
[08/13 19:01:46    792s] (I)      ----------------------------------------------------------------------------------------------
[08/13 19:01:46    792s] (I)       Early Global Route kernel              100.00%  7652.90 sec  7654.01 sec  1.11 sec  1.09 sec 
[08/13 19:01:46    792s] (I)       +-Import and model                      12.97%  7652.90 sec  7653.05 sec  0.14 sec  0.13 sec 
[08/13 19:01:46    792s] (I)       | +-Create place DB                      5.99%  7652.90 sec  7652.97 sec  0.07 sec  0.07 sec 
[08/13 19:01:46    792s] (I)       | | +-Import place data                  5.98%  7652.90 sec  7652.97 sec  0.07 sec  0.07 sec 
[08/13 19:01:46    792s] (I)       | | | +-Read instances and placement     1.45%  7652.90 sec  7652.92 sec  0.02 sec  0.02 sec 
[08/13 19:01:46    792s] (I)       | | | +-Read nets                        4.53%  7652.92 sec  7652.97 sec  0.05 sec  0.05 sec 
[08/13 19:01:46    792s] (I)       | +-Create route DB                      6.15%  7652.97 sec  7653.04 sec  0.07 sec  0.06 sec 
[08/13 19:01:46    792s] (I)       | | +-Import route data (1T)             6.13%  7652.97 sec  7653.04 sec  0.07 sec  0.06 sec 
[08/13 19:01:46    792s] (I)       | | | +-Read blockages ( Layer 2-10 )    0.87%  7652.98 sec  7652.99 sec  0.01 sec  0.01 sec 
[08/13 19:01:46    792s] (I)       | | | | +-Read routing blockages         0.00%  7652.98 sec  7652.98 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | | | +-Read instance blockages        0.30%  7652.98 sec  7652.98 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | | | +-Read PG blockages              0.17%  7652.98 sec  7652.99 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | | | +-Read clock blockages           0.04%  7652.99 sec  7652.99 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | | | +-Read other blockages           0.04%  7652.99 sec  7652.99 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | | | +-Read halo blockages            0.02%  7652.99 sec  7652.99 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | | | +-Read boundary cut boxes        0.00%  7652.99 sec  7652.99 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | | +-Read blackboxes                  0.00%  7652.99 sec  7652.99 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | | +-Read prerouted                   1.63%  7652.99 sec  7653.01 sec  0.02 sec  0.02 sec 
[08/13 19:01:46    792s] (I)       | | | +-Read unlegalized nets            0.24%  7653.01 sec  7653.01 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | | +-Read nets                        0.54%  7653.01 sec  7653.02 sec  0.01 sec  0.01 sec 
[08/13 19:01:46    792s] (I)       | | | +-Set up via pillars               0.04%  7653.02 sec  7653.02 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | | +-Initialize 3D grid graph         0.11%  7653.02 sec  7653.02 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | | +-Model blockage capacity          1.13%  7653.02 sec  7653.04 sec  0.01 sec  0.01 sec 
[08/13 19:01:46    792s] (I)       | | | | +-Initialize 3D capacity         1.02%  7653.02 sec  7653.04 sec  0.01 sec  0.01 sec 
[08/13 19:01:46    792s] (I)       | +-Read aux data                        0.00%  7653.04 sec  7653.04 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | +-Others data preparation              0.13%  7653.04 sec  7653.04 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | +-Create route kernel                  0.54%  7653.04 sec  7653.05 sec  0.01 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       +-Global Routing                        20.78%  7653.05 sec  7653.28 sec  0.23 sec  0.22 sec 
[08/13 19:01:46    792s] (I)       | +-Initialization                       0.89%  7653.05 sec  7653.06 sec  0.01 sec  0.01 sec 
[08/13 19:01:46    792s] (I)       | +-Net group 1                         17.72%  7653.06 sec  7653.25 sec  0.20 sec  0.20 sec 
[08/13 19:01:46    792s] (I)       | | +-Generate topology                  2.08%  7653.06 sec  7653.08 sec  0.02 sec  0.02 sec 
[08/13 19:01:46    792s] (I)       | | +-Phase 1a                           4.63%  7653.09 sec  7653.14 sec  0.05 sec  0.05 sec 
[08/13 19:01:46    792s] (I)       | | | +-Pattern routing (1T)             3.68%  7653.09 sec  7653.13 sec  0.04 sec  0.04 sec 
[08/13 19:01:46    792s] (I)       | | | +-Add via demand to 2D             0.90%  7653.13 sec  7653.14 sec  0.01 sec  0.01 sec 
[08/13 19:01:46    792s] (I)       | | +-Phase 1b                           0.03%  7653.14 sec  7653.14 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | +-Phase 1c                           0.00%  7653.14 sec  7653.14 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | +-Phase 1d                           0.00%  7653.14 sec  7653.14 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | +-Phase 1e                           0.01%  7653.14 sec  7653.14 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | | +-Route legalization               0.00%  7653.14 sec  7653.14 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | | +-Phase 1l                          10.49%  7653.14 sec  7653.25 sec  0.12 sec  0.12 sec 
[08/13 19:01:46    792s] (I)       | | | +-Layer assignment (1T)           10.25%  7653.14 sec  7653.25 sec  0.11 sec  0.11 sec 
[08/13 19:01:46    792s] (I)       | +-Clean cong LA                        0.00%  7653.25 sec  7653.25 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       +-Export 3D cong map                     0.70%  7653.28 sec  7653.29 sec  0.01 sec  0.01 sec 
[08/13 19:01:46    792s] (I)       | +-Export 2D cong map                   0.06%  7653.29 sec  7653.29 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       +-Extract Global 3D Wires                0.42%  7653.33 sec  7653.34 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       +-Track Assignment (1T)                 23.40%  7653.34 sec  7653.60 sec  0.26 sec  0.26 sec 
[08/13 19:01:46    792s] (I)       | +-Initialization                       0.13%  7653.34 sec  7653.34 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       | +-Track Assignment Kernel             22.83%  7653.34 sec  7653.59 sec  0.25 sec  0.25 sec 
[08/13 19:01:46    792s] (I)       | +-Free Memory                          0.01%  7653.60 sec  7653.60 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)       +-Export                                36.98%  7653.60 sec  7654.01 sec  0.41 sec  0.41 sec 
[08/13 19:01:46    792s] (I)       | +-Export DB wires                     12.91%  7653.60 sec  7653.74 sec  0.14 sec  0.14 sec 
[08/13 19:01:46    792s] (I)       | | +-Export all nets                    8.80%  7653.60 sec  7653.70 sec  0.10 sec  0.10 sec 
[08/13 19:01:46    792s] (I)       | | +-Set wire vias                      3.63%  7653.70 sec  7653.74 sec  0.04 sec  0.04 sec 
[08/13 19:01:46    792s] (I)       | +-Report wirelength                    4.55%  7653.74 sec  7653.79 sec  0.05 sec  0.05 sec 
[08/13 19:01:46    792s] (I)       | +-Update net boxes                     5.62%  7653.79 sec  7653.85 sec  0.06 sec  0.06 sec 
[08/13 19:01:46    792s] (I)       | +-Update timing                       13.87%  7653.85 sec  7654.01 sec  0.15 sec  0.15 sec 
[08/13 19:01:46    792s] (I)       +-Postprocess design                     0.02%  7654.01 sec  7654.01 sec  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)      ===================== Summary by functions =====================
[08/13 19:01:46    792s] (I)       Lv  Step                                 %      Real       CPU 
[08/13 19:01:46    792s] (I)      ----------------------------------------------------------------
[08/13 19:01:46    792s] (I)        0  Early Global Route kernel      100.00%  1.11 sec  1.09 sec 
[08/13 19:01:46    792s] (I)        1  Export                          36.98%  0.41 sec  0.41 sec 
[08/13 19:01:46    792s] (I)        1  Track Assignment (1T)           23.40%  0.26 sec  0.26 sec 
[08/13 19:01:46    792s] (I)        1  Global Routing                  20.78%  0.23 sec  0.22 sec 
[08/13 19:01:46    792s] (I)        1  Import and model                12.97%  0.14 sec  0.13 sec 
[08/13 19:01:46    792s] (I)        1  Export 3D cong map               0.70%  0.01 sec  0.01 sec 
[08/13 19:01:46    792s] (I)        1  Extract Global 3D Wires          0.42%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        1  Postprocess design               0.02%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        2  Track Assignment Kernel         22.83%  0.25 sec  0.25 sec 
[08/13 19:01:46    792s] (I)        2  Net group 1                     17.72%  0.20 sec  0.20 sec 
[08/13 19:01:46    792s] (I)        2  Update timing                   13.87%  0.15 sec  0.15 sec 
[08/13 19:01:46    792s] (I)        2  Export DB wires                 12.91%  0.14 sec  0.14 sec 
[08/13 19:01:46    792s] (I)        2  Create route DB                  6.15%  0.07 sec  0.06 sec 
[08/13 19:01:46    792s] (I)        2  Create place DB                  5.99%  0.07 sec  0.07 sec 
[08/13 19:01:46    792s] (I)        2  Update net boxes                 5.62%  0.06 sec  0.06 sec 
[08/13 19:01:46    792s] (I)        2  Report wirelength                4.55%  0.05 sec  0.05 sec 
[08/13 19:01:46    792s] (I)        2  Initialization                   1.03%  0.01 sec  0.01 sec 
[08/13 19:01:46    792s] (I)        2  Create route kernel              0.54%  0.01 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        2  Others data preparation          0.13%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        3  Phase 1l                        10.49%  0.12 sec  0.12 sec 
[08/13 19:01:46    792s] (I)        3  Export all nets                  8.80%  0.10 sec  0.10 sec 
[08/13 19:01:46    792s] (I)        3  Import route data (1T)           6.13%  0.07 sec  0.06 sec 
[08/13 19:01:46    792s] (I)        3  Import place data                5.98%  0.07 sec  0.07 sec 
[08/13 19:01:46    792s] (I)        3  Phase 1a                         4.63%  0.05 sec  0.05 sec 
[08/13 19:01:46    792s] (I)        3  Set wire vias                    3.63%  0.04 sec  0.04 sec 
[08/13 19:01:46    792s] (I)        3  Generate topology                2.08%  0.02 sec  0.02 sec 
[08/13 19:01:46    792s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        3  Phase 1e                         0.01%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        4  Layer assignment (1T)           10.25%  0.11 sec  0.11 sec 
[08/13 19:01:46    792s] (I)        4  Read nets                        5.07%  0.06 sec  0.06 sec 
[08/13 19:01:46    792s] (I)        4  Pattern routing (1T)             3.68%  0.04 sec  0.04 sec 
[08/13 19:01:46    792s] (I)        4  Read prerouted                   1.63%  0.02 sec  0.02 sec 
[08/13 19:01:46    792s] (I)        4  Read instances and placement     1.45%  0.02 sec  0.02 sec 
[08/13 19:01:46    792s] (I)        4  Model blockage capacity          1.13%  0.01 sec  0.01 sec 
[08/13 19:01:46    792s] (I)        4  Add via demand to 2D             0.90%  0.01 sec  0.01 sec 
[08/13 19:01:46    792s] (I)        4  Read blockages ( Layer 2-10 )    0.87%  0.01 sec  0.01 sec 
[08/13 19:01:46    792s] (I)        4  Read unlegalized nets            0.24%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        4  Initialize 3D grid graph         0.11%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        5  Initialize 3D capacity           1.02%  0.01 sec  0.01 sec 
[08/13 19:01:46    792s] (I)        5  Read instance blockages          0.30%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        5  Read PG blockages                0.17%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        5  Read clock blockages             0.04%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        5  Read other blockages             0.04%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/13 19:01:46    792s] 
[08/13 19:01:46    792s] Trim Metal Layers:
[08/13 19:01:46    792s] LayerId::1 widthSet size::1
[08/13 19:01:46    792s] LayerId::2 widthSet size::1
[08/13 19:01:46    792s] LayerId::3 widthSet size::1
[08/13 19:01:46    792s] LayerId::4 widthSet size::1
[08/13 19:01:46    792s] LayerId::5 widthSet size::1
[08/13 19:01:46    792s] LayerId::6 widthSet size::1
[08/13 19:01:46    792s] LayerId::7 widthSet size::1
[08/13 19:01:46    792s] LayerId::8 widthSet size::1
[08/13 19:01:46    792s] LayerId::9 widthSet size::1
[08/13 19:01:46    792s] LayerId::10 widthSet size::1
[08/13 19:01:46    792s] eee: pegSigSF::1.070000
[08/13 19:01:46    792s] eee: l::1 avDens::0.093627 usedTrk::5617.605070 availTrk::60000.000000 sigTrk::5617.605070
[08/13 19:01:46    792s] eee: l::2 avDens::0.180473 usedTrk::7619.745803 availTrk::42221.052632 sigTrk::7619.745803
[08/13 19:01:46    792s] eee: l::3 avDens::0.206210 usedTrk::11815.812764 availTrk::57300.000000 sigTrk::11815.812764
[08/13 19:01:46    792s] eee: l::4 avDens::0.215126 usedTrk::6077.317600 availTrk::28250.000000 sigTrk::6077.317600
[08/13 19:01:46    792s] eee: l::5 avDens::0.073222 usedTrk::1998.949818 availTrk::27300.000000 sigTrk::1998.949818
[08/13 19:01:46    792s] eee: l::6 avDens::0.113786 usedTrk::3021.011493 availTrk::26550.000000 sigTrk::3021.011493
[08/13 19:01:46    792s] eee: l::7 avDens::0.028843 usedTrk::80.761071 availTrk::2800.000000 sigTrk::80.761071
[08/13 19:01:46    792s] eee: l::8 avDens::0.057031 usedTrk::123.567500 availTrk::2166.666667 sigTrk::123.567500
[08/13 19:01:46    792s] eee: l::9 avDens::0.239945 usedTrk::159.563323 availTrk::665.000000 sigTrk::159.563323
[08/13 19:01:46    792s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 19:01:46    792s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 19:01:46    792s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256549 uaWl=0.987315 uaWlH=0.352758 aWlH=0.012087 lMod=0 pMax=0.866300 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.373094 siPrev=0 viaL=0.000000 crit=0.022563 shortMod=0.112814 fMod=0.005641 
[08/13 19:01:47    793s] OPERPROF: Starting HotSpotCal at level 1, MEM:3369.7M, EPOCH TIME: 1755136907.563240
[08/13 19:01:47    793s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 19:01:47    793s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3385.7M, EPOCH TIME: 1755136907.567677
[08/13 19:01:47    793s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[08/13 19:01:47    793s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.32
[08/13 19:01:47    793s] ### Creating RouteCongInterface, started
[08/13 19:01:47    793s] 
[08/13 19:01:47    793s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 19:01:47    793s] 
[08/13 19:01:47    793s] #optDebug: {0, 1.000}
[08/13 19:01:47    793s] ### Creating RouteCongInterface, finished
[08/13 19:01:47    793s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.32
[08/13 19:01:47    793s] Finished writing unified metrics of routing constraints.
[08/13 19:01:47    793s] 
[08/13 19:01:47    793s] =============================================================================================
[08/13 19:01:47    793s]  Step TAT Report : CongRefineRouteType #2 / opt_design #2                       21.18-s099_1
[08/13 19:01:47    793s] =============================================================================================
[08/13 19:01:47    793s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 19:01:47    793s] ---------------------------------------------------------------------------------------------
[08/13 19:01:47    793s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  81.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:01:47    793s] [ MISC                   ]          0:00:00.0  (  18.3 % )     0:00:00.0 /  0:00:00.0    0.9
[08/13 19:01:47    793s] ---------------------------------------------------------------------------------------------
[08/13 19:01:47    793s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:01:47    793s] ---------------------------------------------------------------------------------------------
[08/13 19:01:47    793s] 
[08/13 19:01:48    794s] Topological Sorting (REAL = 0:00:00.0, MEM = 3383.7M, InitMEM = 3383.7M)
[08/13 19:01:48    794s] End AAE Lib Interpolated Model. (MEM=3395.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 19:01:53    799s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[08/13 19:01:53    799s] *** CDM Built up (cpu=0:00:05.2  real=0:00:06.0  mem= 3390.3M) ***
[08/13 19:01:53    799s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[08/13 19:01:53    799s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.33
[08/13 19:01:53    799s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 19:01:53    799s] ### Creating PhyDesignMc. totSessionCpu=0:13:20 mem=3390.3M
[08/13 19:01:53    799s] OPERPROF: Starting DPlace-Init at level 1, MEM:3390.3M, EPOCH TIME: 1755136913.640960
[08/13 19:01:53    799s] Processing tracks to init pin-track alignment.
[08/13 19:01:53    799s] z: 2, totalTracks: 1
[08/13 19:01:53    799s] z: 4, totalTracks: 1
[08/13 19:01:53    799s] z: 6, totalTracks: 1
[08/13 19:01:53    799s] z: 8, totalTracks: 1
[08/13 19:01:53    799s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 19:01:53    799s] All LLGs are deleted
[08/13 19:01:53    799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:53    799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:53    799s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3390.3M, EPOCH TIME: 1755136913.648530
[08/13 19:01:53    799s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3390.3M, EPOCH TIME: 1755136913.648585
[08/13 19:01:53    799s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3390.3M, EPOCH TIME: 1755136913.653858
[08/13 19:01:53    799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:53    799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:53    799s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3390.3M, EPOCH TIME: 1755136913.654423
[08/13 19:01:53    799s] Max number of tech site patterns supported in site array is 256.
[08/13 19:01:53    799s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 19:01:53    799s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3390.3M, EPOCH TIME: 1755136913.657354
[08/13 19:01:53    799s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 19:01:53    799s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 19:01:53    799s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:3390.3M, EPOCH TIME: 1755136913.662584
[08/13 19:01:53    799s] Fast DP-INIT is on for default
[08/13 19:01:53    799s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 19:01:53    799s] Atter site array init, number of instance map data is 0.
[08/13 19:01:53    799s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:3390.3M, EPOCH TIME: 1755136913.667445
[08/13 19:01:53    799s] 
[08/13 19:01:53    799s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:53    799s] 
[08/13 19:01:53    799s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 19:01:53    799s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:3390.3M, EPOCH TIME: 1755136913.671077
[08/13 19:01:53    799s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3390.3M, EPOCH TIME: 1755136913.671112
[08/13 19:01:53    799s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3406.3M, EPOCH TIME: 1755136913.671650
[08/13 19:01:53    799s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3406.3MB).
[08/13 19:01:53    799s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.033, MEM:3406.3M, EPOCH TIME: 1755136913.673869
[08/13 19:01:53    799s] TotalInstCnt at PhyDesignMc Initialization: 35257
[08/13 19:01:53    799s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:20 mem=3406.3M
[08/13 19:01:53    799s] ### Creating RouteCongInterface, started
[08/13 19:01:53    799s] 
[08/13 19:01:53    799s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/13 19:01:53    799s] 
[08/13 19:01:53    799s] #optDebug: {0, 1.000}
[08/13 19:01:53    799s] ### Creating RouteCongInterface, finished
[08/13 19:01:53    799s] {MG  {4 0 1 0.0685795}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 19:01:53    799s] ### Creating LA Mngr. totSessionCpu=0:13:20 mem=3406.3M
[08/13 19:01:53    799s] ### Creating LA Mngr, finished. totSessionCpu=0:13:20 mem=3406.3M
[08/13 19:01:54    800s] [GPS-DRV] Optimizer parameters ============================= 
[08/13 19:01:54    800s] [GPS-DRV] maxDensity (design): 0.95
[08/13 19:01:54    800s] [GPS-DRV] maxLocalDensity: 0.98
[08/13 19:01:54    800s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/13 19:01:54    800s] [GPS-DRV] All active and enabled setup views
[08/13 19:01:54    800s] [GPS-DRV]     nangate_view_setup
[08/13 19:01:54    800s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/13 19:01:54    800s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/13 19:01:54    800s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/13 19:01:54    800s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[08/13 19:01:54    800s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/13 19:01:54    800s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3425.4M, EPOCH TIME: 1755136914.399389
[08/13 19:01:54    800s] Found 0 hard placement blockage before merging.
[08/13 19:01:54    800s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3425.4M, EPOCH TIME: 1755136914.399791
[08/13 19:01:55    801s] Info: violation cost 55.016663 (cap = 0.016660, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 19:01:55    801s] Info: violation cost 55.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 19:01:55    801s] Info: violation cost 55.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[08/13 19:01:55    801s] 
[08/13 19:01:55    801s] ###############################################################################
[08/13 19:01:55    801s] #
[08/13 19:01:55    801s] #  Large fanout net report:  
[08/13 19:01:55    801s] #     - there are 9 high fanout ( > 75) nets in the design. (excluding clock nets)
[08/13 19:01:55    801s] #     - current density: 70.30
[08/13 19:01:55    801s] #
[08/13 19:01:55    801s] #  List of high fanout nets:
[08/13 19:01:55    801s] #        Net(1):  rst_n: (fanouts = 4231)
[08/13 19:01:55    801s] #        Net(2):  preload_data[7]: (fanouts = 128)
[08/13 19:01:55    801s] #        Net(3):  preload_data[6]: (fanouts = 128)
[08/13 19:01:55    801s] #        Net(4):  preload_data[5]: (fanouts = 128)
[08/13 19:01:55    801s] #        Net(5):  preload_data[4]: (fanouts = 128)
[08/13 19:01:55    801s] #        Net(6):  preload_data[3]: (fanouts = 128)
[08/13 19:01:55    801s] #        Net(7):  preload_data[2]: (fanouts = 128)
[08/13 19:01:55    801s] #        Net(8):  preload_data[1]: (fanouts = 128)
[08/13 19:01:55    801s] #        Net(9):  preload_data[0]: (fanouts = 128)
[08/13 19:01:55    801s] #
[08/13 19:01:55    801s] ###############################################################################
[08/13 19:01:55    801s] Finished writing unified metrics of routing constraints.
[08/13 19:01:55    801s] Deleting 0 temporary hard placement blockage(s).
[08/13 19:01:55    801s] Total-nets :: 43335, Stn-nets :: 222, ratio :: 0.512288 %, Total-len 430304, Stn-len 0
[08/13 19:01:55    801s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3441.4M, EPOCH TIME: 1755136915.488301
[08/13 19:01:55    801s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35260).
[08/13 19:01:55    801s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:55    801s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:55    801s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:55    801s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.089, REAL:0.089, MEM:3350.4M, EPOCH TIME: 1755136915.577655
[08/13 19:01:55    801s] TotalInstCnt at PhyDesignMc Destruction: 35260
[08/13 19:01:55    801s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.33
[08/13 19:01:55    801s] 
[08/13 19:01:55    801s] =============================================================================================
[08/13 19:01:55    801s]  Step TAT Report : DrvOpt #2 / opt_design #2                                    21.18-s099_1
[08/13 19:01:55    801s] =============================================================================================
[08/13 19:01:55    801s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 19:01:55    801s] ---------------------------------------------------------------------------------------------
[08/13 19:01:55    801s] [ SlackTraversorInit     ]      1   0:00:00.6  (  30.5 % )     0:00:00.6 /  0:00:00.6    1.0
[08/13 19:01:55    801s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:55    801s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:01:55    801s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.1
[08/13 19:01:55    801s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:01:55    801s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:55    801s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 19:01:55    801s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:01:55    801s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:55    801s] [ OptEval                ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    1.0
[08/13 19:01:55    801s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:55    801s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 19:01:55    801s] [ IncrDelayCalc          ]      6   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.1    1.2
[08/13 19:01:55    801s] [ DrvFindVioNets         ]      3   0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:01:55    801s] [ DrvComputeSummary      ]      3   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 19:01:55    801s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 19:01:55    801s] [ MISC                   ]          0:00:00.7  (  36.3 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 19:01:55    801s] ---------------------------------------------------------------------------------------------
[08/13 19:01:55    801s]  DrvOpt #2 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[08/13 19:01:55    801s] ---------------------------------------------------------------------------------------------
[08/13 19:01:55    801s] 
[08/13 19:01:56    802s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[08/13 19:01:56    802s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.34
[08/13 19:01:56    802s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 19:01:56    802s] ### Creating PhyDesignMc. totSessionCpu=0:13:22 mem=3350.4M
[08/13 19:01:56    802s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 19:01:56    802s] OPERPROF: Starting DPlace-Init at level 1, MEM:3350.4M, EPOCH TIME: 1755136916.170842
[08/13 19:01:56    802s] Processing tracks to init pin-track alignment.
[08/13 19:01:56    802s] z: 2, totalTracks: 1
[08/13 19:01:56    802s] z: 4, totalTracks: 1
[08/13 19:01:56    802s] z: 6, totalTracks: 1
[08/13 19:01:56    802s] z: 8, totalTracks: 1
[08/13 19:01:56    802s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 19:01:56    802s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3350.4M, EPOCH TIME: 1755136916.185625
[08/13 19:01:56    802s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:56    802s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:56    802s] 
[08/13 19:01:56    802s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:56    802s] 
[08/13 19:01:56    802s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 19:01:56    802s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3350.4M, EPOCH TIME: 1755136916.196325
[08/13 19:01:56    802s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3350.4M, EPOCH TIME: 1755136916.196370
[08/13 19:01:56    802s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3350.4M, EPOCH TIME: 1755136916.196581
[08/13 19:01:56    802s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3350.4MB).
[08/13 19:01:56    802s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3350.4M, EPOCH TIME: 1755136916.199260
[08/13 19:01:56    802s] TotalInstCnt at PhyDesignMc Initialization: 35260
[08/13 19:01:56    802s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:22 mem=3350.4M
[08/13 19:01:56    802s] ### Creating RouteCongInterface, started
[08/13 19:01:56    802s] 
[08/13 19:01:56    802s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/13 19:01:56    802s] 
[08/13 19:01:56    802s] #optDebug: {0, 1.000}
[08/13 19:01:56    802s] ### Creating RouteCongInterface, finished
[08/13 19:01:56    802s] {MG  {4 0 1 0.0685795}  {7 0 1.9 0.224032}  {9 0 6.3 0.748112} }
[08/13 19:01:56    802s] ### Creating LA Mngr. totSessionCpu=0:13:23 mem=3350.4M
[08/13 19:01:56    802s] ### Creating LA Mngr, finished. totSessionCpu=0:13:23 mem=3350.4M
[08/13 19:01:56    802s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3803398.5
[08/13 19:01:56    802s] PathGroup :  reg2reg  TargetSlack : 0 
[08/13 19:01:56    803s] Optimizer TNS Opt
[08/13 19:01:56    803s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3407.6M, EPOCH TIME: 1755136916.900059
[08/13 19:01:56    803s] Found 0 hard placement blockage before merging.
[08/13 19:01:56    803s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3407.6M, EPOCH TIME: 1755136916.900456
[08/13 19:01:57    803s] Deleting 0 temporary hard placement blockage(s).
[08/13 19:01:57    803s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3803398.5
[08/13 19:01:57    803s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3431.2M, EPOCH TIME: 1755136917.171371
[08/13 19:01:57    803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35260).
[08/13 19:01:57    803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:57    803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:57    803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:57    803s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.093, REAL:0.093, MEM:3431.2M, EPOCH TIME: 1755136917.264465
[08/13 19:01:57    803s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3431.2M, EPOCH TIME: 1755136917.270823
[08/13 19:01:57    803s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3431.2M, EPOCH TIME: 1755136917.270871
[08/13 19:01:57    803s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3431.2M, EPOCH TIME: 1755136917.285001
[08/13 19:01:57    803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:57    803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:57    803s] 
[08/13 19:01:57    803s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:57    803s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:3431.2M, EPOCH TIME: 1755136917.294276
[08/13 19:01:57    803s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3431.2M, EPOCH TIME: 1755136917.294321
[08/13 19:01:57    803s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3431.2M, EPOCH TIME: 1755136917.294633
[08/13 19:01:57    803s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.026, REAL:0.026, MEM:3431.2M, EPOCH TIME: 1755136917.297064
[08/13 19:01:57    803s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.026, REAL:0.026, MEM:3431.2M, EPOCH TIME: 1755136917.297083
[08/13 19:01:57    803s] TDRefine: refinePlace mode is spiral
[08/13 19:01:57    803s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.20
[08/13 19:01:57    803s] OPERPROF: Starting RefinePlace at level 1, MEM:3431.2M, EPOCH TIME: 1755136917.297122
[08/13 19:01:57    803s] 
[08/13 19:01:57    803s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:57    803s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 19:01:57    803s] (I)      Default pattern map key = top_default.
[08/13 19:01:57    803s] (I)      Default pattern map key = top_default.
[08/13 19:01:57    803s] User Input Parameters:
[08/13 19:01:57    803s] - Congestion Driven    : Off
[08/13 19:01:57    803s] - Timing Driven        : Off
[08/13 19:01:57    803s] - Area-Violation Based : Off
[08/13 19:01:57    803s] - Start Rollback Level : -5
[08/13 19:01:57    803s] - Legalized            : On
[08/13 19:01:57    803s] - Window Based         : Off
[08/13 19:01:57    803s] - eDen incr mode       : Off
[08/13 19:01:57    803s] - Small incr mode      : On
[08/13 19:01:57    803s] 
[08/13 19:01:57    803s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3431.2M, EPOCH TIME: 1755136917.322305
[08/13 19:01:57    803s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3431.2M, EPOCH TIME: 1755136917.325304
[08/13 19:01:57    803s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.005, REAL:0.005, MEM:3431.2M, EPOCH TIME: 1755136917.329874
[08/13 19:01:57    803s] default core: bins with density > 0.750 = 33.85 % ( 195 / 576 )
[08/13 19:01:57    803s] Density distribution unevenness ratio (U70) = 5.252%
[08/13 19:01:57    803s] Density distribution unevenness ratio (U80) = 0.250%
[08/13 19:01:57    803s] Density distribution unevenness ratio (U90) = 0.000%
[08/13 19:01:57    803s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.008, REAL:0.008, MEM:3431.2M, EPOCH TIME: 1755136917.329940
[08/13 19:01:57    803s] cost 0.945946, thresh 1.000000
[08/13 19:01:57    803s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3431.2M, EPOCH TIME: 1755136917.330524
[08/13 19:01:57    803s] Starting refinePlace ...
[08/13 19:01:57    803s] (I)      Default pattern map key = top_default.
[08/13 19:01:57    803s] One DDP V2 for no tweak run.
[08/13 19:01:57    803s] (I)      Default pattern map key = top_default.
[08/13 19:01:57    803s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3433.7M, EPOCH TIME: 1755136917.370577
[08/13 19:01:57    803s] DDP initSite1 nrRow 231 nrJob 231
[08/13 19:01:57    803s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3433.7M, EPOCH TIME: 1755136917.370631
[08/13 19:01:57    803s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3433.7M, EPOCH TIME: 1755136917.370840
[08/13 19:01:57    803s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3433.7M, EPOCH TIME: 1755136917.370856
[08/13 19:01:57    803s] DDP markSite nrRow 231 nrJob 231
[08/13 19:01:57    803s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3433.7M, EPOCH TIME: 1755136917.371427
[08/13 19:01:57    803s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3433.7M, EPOCH TIME: 1755136917.371441
[08/13 19:01:57    803s]   Spread Effort: high, pre-route mode, useDDP on.
[08/13 19:01:57    803s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3438.5MB) @(0:13:23 - 0:13:23).
[08/13 19:01:57    803s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 19:01:57    803s] wireLenOptFixPriorityInst 4231 inst fixed
[08/13 19:01:57    803s] 
[08/13 19:01:57    803s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 19:01:57    803s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 19:01:57    803s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 19:01:57    803s] Move report: legalization moves 4 insts, mean move: 0.48 um, max move: 0.57 um spiral
[08/13 19:01:57    803s] 	Max move on inst (FE_OFC593_n39990): (27.55, 78.68) --> (28.12, 78.68)
[08/13 19:01:57    803s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 19:01:57    803s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 19:01:57    803s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3422.5MB) @(0:13:23 - 0:13:24).
[08/13 19:01:57    803s] Statistics of distance of Instance movement in refine placement:
[08/13 19:01:57    803s]   maximum (X+Y) =         0.57 um
[08/13 19:01:57    803s]   inst (FE_OFC593_n39990) with max move: (27.55, 78.68) -> (28.12, 78.68)
[08/13 19:01:57    803s]   mean    (X+Y) =         0.48 um
[08/13 19:01:57    803s] Total instances moved : 4
[08/13 19:01:57    803s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.447, REAL:0.447, MEM:3422.5M, EPOCH TIME: 1755136917.777777
[08/13 19:01:57    803s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=3422.5MB) @(0:13:23 - 0:13:24).
[08/13 19:01:57    803s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.20
[08/13 19:01:57    803s] OPERPROF: Finished RefinePlace at level 1, CPU:0.488, REAL:0.489, MEM:3422.5M, EPOCH TIME: 1755136917.786235
[08/13 19:01:57    804s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3422.5M, EPOCH TIME: 1755136917.920726
[08/13 19:01:57    804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:35260).
[08/13 19:01:57    804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:57    804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:57    804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:57    804s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.067, REAL:0.068, MEM:3414.5M, EPOCH TIME: 1755136917.988383
[08/13 19:01:58    804s] OPERPROF: Starting DPlace-Init at level 1, MEM:3414.5M, EPOCH TIME: 1755136918.031982
[08/13 19:01:58    804s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3414.5M, EPOCH TIME: 1755136918.045568
[08/13 19:01:58    804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:58    804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:58    804s] 
[08/13 19:01:58    804s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:01:58    804s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.009, MEM:3414.5M, EPOCH TIME: 1755136918.054130
[08/13 19:01:58    804s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3414.5M, EPOCH TIME: 1755136918.054177
[08/13 19:01:58    804s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3430.5M, EPOCH TIME: 1755136918.054924
[08/13 19:01:58    804s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.025, MEM:3430.5M, EPOCH TIME: 1755136918.057166
[08/13 19:01:58    804s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3803398.5
[08/13 19:01:58    804s] Finished writing unified metrics of routing constraints.
[08/13 19:01:58    804s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3803398.5
[08/13 19:01:58    804s] Total-nets :: 43335, Stn-nets :: 227, ratio :: 0.523826 %, Total-len 430282, Stn-len 482.655
[08/13 19:01:58    804s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3411.4M, EPOCH TIME: 1755136918.391689
[08/13 19:01:58    804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:01:58    804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:58    804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:58    804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:01:58    804s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.080, MEM:3347.4M, EPOCH TIME: 1755136918.472095
[08/13 19:01:58    804s] TotalInstCnt at PhyDesignMc Destruction: 35260
[08/13 19:01:58    804s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.34
[08/13 19:01:58    804s] 
[08/13 19:01:58    804s] =============================================================================================
[08/13 19:01:58    804s]  Step TAT Report : TnsOpt #1 / opt_design #2                                    21.18-s099_1
[08/13 19:01:58    804s] =============================================================================================
[08/13 19:01:58    804s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 19:01:58    804s] ---------------------------------------------------------------------------------------------
[08/13 19:01:58    804s] [ SlackTraversorInit     ]      2   0:00:00.3  (  15.0 % )     0:00:00.3 /  0:00:00.4    1.0
[08/13 19:01:58    804s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:58    804s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 19:01:58    804s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/13 19:01:58    804s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:01:58    804s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:58    804s] [ TransformInit          ]      1   0:00:00.3  (  12.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 19:01:58    804s] [ OptimizationStep       ]      1   0:00:00.1  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:01:58    804s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:01:58    804s] [ OptGetWeight           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:58    804s] [ OptEval                ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    1.0
[08/13 19:01:58    804s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:58    804s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[08/13 19:01:58    804s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.5
[08/13 19:01:58    804s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:58    804s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:58    804s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:01:58    804s] [ RefinePlace            ]      1   0:00:01.0  (  42.6 % )     0:00:01.0 /  0:00:01.0    1.0
[08/13 19:01:58    804s] [ TimingUpdate           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[08/13 19:01:58    804s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[08/13 19:01:58    804s] [ MISC                   ]          0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:01:58    804s] ---------------------------------------------------------------------------------------------
[08/13 19:01:58    804s]  TnsOpt #1 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[08/13 19:01:58    804s] ---------------------------------------------------------------------------------------------
[08/13 19:01:58    804s] 
[08/13 19:01:58    804s] **INFO: Flow update: Design timing is met.
[08/13 19:01:58    804s] #optDebug: fT-D <X 1 0 0 0>
[08/13 19:01:58    804s] RC Grid backup saved.
[08/13 19:01:58    804s] 
[08/13 19:01:58    804s] Trim Metal Layers:
[08/13 19:01:58    805s] LayerId::1 widthSet size::1
[08/13 19:01:58    805s] LayerId::2 widthSet size::1
[08/13 19:01:58    805s] LayerId::3 widthSet size::1
[08/13 19:01:58    805s] LayerId::4 widthSet size::1
[08/13 19:01:58    805s] LayerId::5 widthSet size::1
[08/13 19:01:58    805s] LayerId::6 widthSet size::1
[08/13 19:01:58    805s] LayerId::7 widthSet size::1
[08/13 19:01:58    805s] LayerId::8 widthSet size::1
[08/13 19:01:58    805s] LayerId::9 widthSet size::1
[08/13 19:01:58    805s] LayerId::10 widthSet size::1
[08/13 19:01:58    805s] eee: pegSigSF::1.070000
[08/13 19:01:58    805s] eee: l::1 avDens::0.093627 usedTrk::5617.605070 availTrk::60000.000000 sigTrk::5617.605070
[08/13 19:01:58    805s] eee: l::2 avDens::0.180473 usedTrk::7619.745803 availTrk::42221.052632 sigTrk::7619.745803
[08/13 19:01:58    805s] eee: l::3 avDens::0.206210 usedTrk::11815.812764 availTrk::57300.000000 sigTrk::11815.812764
[08/13 19:01:58    805s] eee: l::4 avDens::0.215126 usedTrk::6077.317600 availTrk::28250.000000 sigTrk::6077.317600
[08/13 19:01:58    805s] eee: l::5 avDens::0.073222 usedTrk::1998.949818 availTrk::27300.000000 sigTrk::1998.949818
[08/13 19:01:58    805s] eee: l::6 avDens::0.113786 usedTrk::3021.011493 availTrk::26550.000000 sigTrk::3021.011493
[08/13 19:01:58    805s] eee: l::7 avDens::0.028843 usedTrk::80.761071 availTrk::2800.000000 sigTrk::80.761071
[08/13 19:01:58    805s] eee: l::8 avDens::0.057031 usedTrk::123.567500 availTrk::2166.666667 sigTrk::123.567500
[08/13 19:01:58    805s] eee: l::9 avDens::0.239945 usedTrk::159.563323 availTrk::665.000000 sigTrk::159.563323
[08/13 19:01:58    805s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 19:01:58    805s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 19:01:58    805s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256549 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.866300 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.373094 siPrev=0 viaL=0.000000 crit=0.022563 shortMod=0.112814 fMod=0.005641 
[08/13 19:02:00    806s] Topological Sorting (REAL = 0:00:00.0, MEM = 3374.1M, InitMEM = 3374.1M)
[08/13 19:02:00    806s] End AAE Lib Interpolated Model. (MEM=3385.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 19:02:04    810s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 19:02:04    810s] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 3358.1M) ***
[08/13 19:02:05    811s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3358.11 MB )
[08/13 19:02:05    811s] (I)      ==================== Layers =====================
[08/13 19:02:05    811s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 19:02:05    811s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 19:02:05    811s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 19:02:05    811s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 19:02:05    811s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 19:02:05    811s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 19:02:05    811s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 19:02:05    811s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 19:02:05    811s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 19:02:05    811s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 19:02:05    811s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 19:02:05    811s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 19:02:05    811s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 19:02:05    811s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 19:02:05    811s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 19:02:05    811s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 19:02:05    811s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 19:02:05    811s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 19:02:05    811s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 19:02:05    811s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 19:02:05    811s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 19:02:05    811s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 19:02:05    811s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 19:02:05    811s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 19:02:05    811s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 19:02:05    811s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 19:02:05    811s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 19:02:05    811s] (I)      Started Import and model ( Curr Mem: 3358.11 MB )
[08/13 19:02:05    811s] (I)      Default pattern map key = top_default.
[08/13 19:02:05    811s] (I)      == Non-default Options ==
[08/13 19:02:05    811s] (I)      Build term to term wires                           : false
[08/13 19:02:05    811s] (I)      Maximum routing layer                              : 10
[08/13 19:02:05    811s] (I)      Number of threads                                  : 1
[08/13 19:02:05    811s] (I)      Method to set GCell size                           : row
[08/13 19:02:05    811s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 19:02:05    811s] (I)      Use row-based GCell size
[08/13 19:02:05    811s] (I)      Use row-based GCell align
[08/13 19:02:05    811s] (I)      layer 0 area = 0
[08/13 19:02:05    811s] (I)      layer 1 area = 0
[08/13 19:02:05    811s] (I)      layer 2 area = 0
[08/13 19:02:05    811s] (I)      layer 3 area = 0
[08/13 19:02:05    811s] (I)      layer 4 area = 0
[08/13 19:02:05    811s] (I)      layer 5 area = 0
[08/13 19:02:05    811s] (I)      layer 6 area = 0
[08/13 19:02:05    811s] (I)      layer 7 area = 0
[08/13 19:02:05    811s] (I)      layer 8 area = 0
[08/13 19:02:05    811s] (I)      layer 9 area = 0
[08/13 19:02:05    811s] (I)      GCell unit size   : 2800
[08/13 19:02:05    811s] (I)      GCell multiplier  : 1
[08/13 19:02:05    811s] (I)      GCell row height  : 2800
[08/13 19:02:05    811s] (I)      Actual row height : 2800
[08/13 19:02:05    811s] (I)      GCell align ref   : 20140 20160
[08/13 19:02:05    811s] [NR-eGR] Track table information for default rule: 
[08/13 19:02:05    811s] [NR-eGR] metal1 has single uniform track structure
[08/13 19:02:05    811s] [NR-eGR] metal2 has single uniform track structure
[08/13 19:02:05    811s] [NR-eGR] metal3 has single uniform track structure
[08/13 19:02:05    811s] [NR-eGR] metal4 has single uniform track structure
[08/13 19:02:05    811s] [NR-eGR] metal5 has single uniform track structure
[08/13 19:02:05    811s] [NR-eGR] metal6 has single uniform track structure
[08/13 19:02:05    811s] [NR-eGR] metal7 has single uniform track structure
[08/13 19:02:05    811s] [NR-eGR] metal8 has single uniform track structure
[08/13 19:02:05    811s] [NR-eGR] metal9 has single uniform track structure
[08/13 19:02:05    811s] [NR-eGR] metal10 has single uniform track structure
[08/13 19:02:05    811s] (I)      ============== Default via ===============
[08/13 19:02:05    811s] (I)      +---+------------------+-----------------+
[08/13 19:02:05    811s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 19:02:05    811s] (I)      +---+------------------+-----------------+
[08/13 19:02:05    811s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 19:02:05    811s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 19:02:05    811s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 19:02:05    811s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 19:02:05    811s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 19:02:05    811s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 19:02:05    811s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 19:02:05    811s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 19:02:05    811s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 19:02:05    811s] (I)      +---+------------------+-----------------+
[08/13 19:02:05    811s] [NR-eGR] Read 23728 PG shapes
[08/13 19:02:05    811s] [NR-eGR] Read 0 clock shapes
[08/13 19:02:05    811s] [NR-eGR] Read 0 other shapes
[08/13 19:02:05    811s] [NR-eGR] #Routing Blockages  : 0
[08/13 19:02:05    811s] [NR-eGR] #Instance Blockages : 0
[08/13 19:02:05    811s] [NR-eGR] #PG Blockages       : 23728
[08/13 19:02:05    811s] [NR-eGR] #Halo Blockages     : 0
[08/13 19:02:05    811s] [NR-eGR] #Boundary Blockages : 0
[08/13 19:02:05    811s] [NR-eGR] #Clock Blockages    : 0
[08/13 19:02:05    811s] [NR-eGR] #Other Blockages    : 0
[08/13 19:02:05    811s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 19:02:05    811s] (I)      early_global_route_priority property id does not exist.
[08/13 19:02:05    811s] (I)      Read Num Blocks=23728  Num Prerouted Wires=15448  Num CS=0
[08/13 19:02:05    811s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 7396
[08/13 19:02:05    811s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 6993
[08/13 19:02:05    811s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 1021
[08/13 19:02:05    811s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 38
[08/13 19:02:05    811s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 19:02:05    811s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 19:02:05    811s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 19:02:05    811s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 19:02:05    811s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 19:02:05    811s] (I)      Number of ignored nets                =     55
[08/13 19:02:05    811s] (I)      Number of connected nets              =      0
[08/13 19:02:05    811s] (I)      Number of fixed nets                  =     55.  Ignored: Yes
[08/13 19:02:05    811s] (I)      Number of clock nets                  =     55.  Ignored: No
[08/13 19:02:05    811s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 19:02:05    811s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 19:02:05    811s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 19:02:05    811s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 19:02:05    811s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 19:02:05    811s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 19:02:05    811s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 19:02:05    811s] (I)      Ndr track 0 does not exist
[08/13 19:02:05    811s] (I)      ---------------------Grid Graph Info--------------------
[08/13 19:02:05    811s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 19:02:05    811s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 19:02:05    811s] (I)      Site width          :   380  (dbu)
[08/13 19:02:05    811s] (I)      Row height          :  2800  (dbu)
[08/13 19:02:05    811s] (I)      GCell row height    :  2800  (dbu)
[08/13 19:02:05    811s] (I)      GCell width         :  2800  (dbu)
[08/13 19:02:05    811s] (I)      GCell height        :  2800  (dbu)
[08/13 19:02:05    811s] (I)      Grid                :   248   246    10
[08/13 19:02:05    811s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 19:02:05    811s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 19:02:05    811s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 19:02:05    811s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 19:02:05    811s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 19:02:05    811s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 19:02:05    811s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 19:02:05    811s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 19:02:05    811s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 19:02:05    811s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 19:02:05    811s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 19:02:05    811s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 19:02:05    811s] (I)      --------------------------------------------------------
[08/13 19:02:05    811s] 
[08/13 19:02:05    811s] [NR-eGR] ============ Routing rule table ============
[08/13 19:02:05    811s] [NR-eGR] Rule id: 0  Nets: 43058
[08/13 19:02:05    811s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 19:02:05    811s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 19:02:05    811s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 19:02:05    811s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 19:02:05    811s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 19:02:05    811s] [NR-eGR] ========================================
[08/13 19:02:05    811s] [NR-eGR] 
[08/13 19:02:05    811s] (I)      =============== Blocked Tracks ===============
[08/13 19:02:05    811s] (I)      +-------+---------+----------+---------------+
[08/13 19:02:05    811s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 19:02:05    811s] (I)      +-------+---------+----------+---------------+
[08/13 19:02:05    811s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 19:02:05    811s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 19:02:05    811s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 19:02:05    811s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 19:02:05    811s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 19:02:05    811s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 19:02:05    811s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 19:02:05    811s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 19:02:05    811s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 19:02:05    811s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 19:02:05    811s] (I)      +-------+---------+----------+---------------+
[08/13 19:02:05    811s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 3358.11 MB )
[08/13 19:02:05    811s] (I)      Reset routing kernel
[08/13 19:02:05    811s] (I)      Started Global Routing ( Curr Mem: 3358.11 MB )
[08/13 19:02:05    811s] (I)      totalPins=139963  totalGlobalPin=132611 (94.75%)
[08/13 19:02:05    811s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 19:02:05    811s] (I)      
[08/13 19:02:05    811s] (I)      ============  Phase 1a Route ============
[08/13 19:02:05    811s] (I)      Usage: 273449 = (127571 H, 145878 V) = (12.28% H, 12.55% V) = (1.786e+05um H, 2.042e+05um V)
[08/13 19:02:05    811s] (I)      
[08/13 19:02:05    811s] (I)      ============  Phase 1b Route ============
[08/13 19:02:05    811s] (I)      Usage: 273449 = (127571 H, 145878 V) = (12.28% H, 12.55% V) = (1.786e+05um H, 2.042e+05um V)
[08/13 19:02:05    811s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.828286e+05um
[08/13 19:02:05    811s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[08/13 19:02:05    811s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 19:02:05    811s] (I)      
[08/13 19:02:05    811s] (I)      ============  Phase 1c Route ============
[08/13 19:02:05    811s] (I)      Usage: 273449 = (127571 H, 145878 V) = (12.28% H, 12.55% V) = (1.786e+05um H, 2.042e+05um V)
[08/13 19:02:05    811s] (I)      
[08/13 19:02:05    811s] (I)      ============  Phase 1d Route ============
[08/13 19:02:05    811s] (I)      Usage: 273449 = (127571 H, 145878 V) = (12.28% H, 12.55% V) = (1.786e+05um H, 2.042e+05um V)
[08/13 19:02:05    811s] (I)      
[08/13 19:02:05    811s] (I)      ============  Phase 1e Route ============
[08/13 19:02:05    811s] (I)      Usage: 273449 = (127571 H, 145878 V) = (12.28% H, 12.55% V) = (1.786e+05um H, 2.042e+05um V)
[08/13 19:02:05    811s] (I)      
[08/13 19:02:05    811s] (I)      ============  Phase 1l Route ============
[08/13 19:02:05    811s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 19:02:05    811s] (I)      Layer  2:     438322    131378       122           0      447705    ( 0.00%) 
[08/13 19:02:05    811s] (I)      Layer  3:     600760    149327         3           0      607620    ( 0.00%) 
[08/13 19:02:05    811s] (I)      Layer  4:     296037     77093        35           0      303800    ( 0.00%) 
[08/13 19:02:05    811s] (I)      Layer  5:     296957     23153         1           0      303810    ( 0.00%) 
[08/13 19:02:05    811s] (I)      Layer  6:     293438     30454         0           0      303800    ( 0.00%) 
[08/13 19:02:05    811s] (I)      Layer  7:      94158       868         0        3768       97502    ( 3.72%) 
[08/13 19:02:05    811s] (I)      Layer  8:      90268      1150         0        9277       91990    ( 9.16%) 
[08/13 19:02:05    811s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 19:02:05    811s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 19:02:05    811s] (I)      Total:       2197310    413423       161       41726     2231342    ( 1.84%) 
[08/13 19:02:05    811s] (I)      
[08/13 19:02:05    811s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 19:02:05    811s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/13 19:02:05    811s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/13 19:02:05    811s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[08/13 19:02:05    811s] [NR-eGR] --------------------------------------------------------------------------------
[08/13 19:02:05    811s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:05    811s] [NR-eGR]  metal2 ( 2)        93( 0.15%)         2( 0.00%)         1( 0.00%)   ( 0.16%) 
[08/13 19:02:05    811s] [NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:05    811s] [NR-eGR]  metal4 ( 4)        33( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[08/13 19:02:05    811s] [NR-eGR]  metal5 ( 5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:05    811s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:05    811s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:05    811s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:05    811s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:05    811s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:05    811s] [NR-eGR] --------------------------------------------------------------------------------
[08/13 19:02:05    811s] [NR-eGR]        Total       130( 0.03%)         2( 0.00%)         1( 0.00%)   ( 0.03%) 
[08/13 19:02:05    811s] [NR-eGR] 
[08/13 19:02:05    811s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.25 sec, Curr Mem: 3378.11 MB )
[08/13 19:02:05    811s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 19:02:05    811s] (I)      ====================================== Runtime Summary =======================================
[08/13 19:02:05    811s] (I)       Step                                         %        Start       Finish      Real       CPU 
[08/13 19:02:05    811s] (I)      ----------------------------------------------------------------------------------------------
[08/13 19:02:05    811s] (I)       Early Global Route kernel              100.00%  7672.31 sec  7672.74 sec  0.43 sec  0.41 sec 
[08/13 19:02:05    811s] (I)       +-Import and model                      39.74%  7672.31 sec  7672.48 sec  0.17 sec  0.16 sec 
[08/13 19:02:05    811s] (I)       | +-Create place DB                     16.26%  7672.31 sec  7672.38 sec  0.07 sec  0.07 sec 
[08/13 19:02:05    811s] (I)       | | +-Import place data                 16.25%  7672.31 sec  7672.38 sec  0.07 sec  0.07 sec 
[08/13 19:02:05    811s] (I)       | | | +-Read instances and placement     3.58%  7672.31 sec  7672.32 sec  0.02 sec  0.02 sec 
[08/13 19:02:05    811s] (I)       | | | +-Read nets                       12.64%  7672.32 sec  7672.38 sec  0.05 sec  0.05 sec 
[08/13 19:02:05    811s] (I)       | +-Create route DB                     20.82%  7672.38 sec  7672.47 sec  0.09 sec  0.08 sec 
[08/13 19:02:05    811s] (I)       | | +-Import route data (1T)            20.77%  7672.38 sec  7672.47 sec  0.09 sec  0.08 sec 
[08/13 19:02:05    811s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.30%  7672.39 sec  7672.40 sec  0.01 sec  0.01 sec 
[08/13 19:02:05    811s] (I)       | | | | +-Read routing blockages         0.00%  7672.39 sec  7672.39 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | | | +-Read instance blockages        0.80%  7672.39 sec  7672.40 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | | | +-Read PG blockages              0.47%  7672.40 sec  7672.40 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | | | +-Read clock blockages           0.10%  7672.40 sec  7672.40 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | | | +-Read other blockages           0.10%  7672.40 sec  7672.40 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | | | +-Read halo blockages            0.08%  7672.40 sec  7672.40 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | | | +-Read boundary cut boxes        0.00%  7672.40 sec  7672.40 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | | +-Read blackboxes                  0.00%  7672.40 sec  7672.40 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | | +-Read prerouted                   7.35%  7672.40 sec  7672.43 sec  0.03 sec  0.03 sec 
[08/13 19:02:05    811s] (I)       | | | +-Read unlegalized nets            0.65%  7672.43 sec  7672.44 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | | +-Read nets                        1.64%  7672.44 sec  7672.44 sec  0.01 sec  0.01 sec 
[08/13 19:02:05    811s] (I)       | | | +-Set up via pillars               0.09%  7672.45 sec  7672.45 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | | +-Initialize 3D grid graph         0.28%  7672.45 sec  7672.45 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | | +-Model blockage capacity          3.40%  7672.45 sec  7672.47 sec  0.01 sec  0.01 sec 
[08/13 19:02:05    811s] (I)       | | | | +-Initialize 3D capacity         3.12%  7672.45 sec  7672.47 sec  0.01 sec  0.01 sec 
[08/13 19:02:05    811s] (I)       | +-Read aux data                        0.00%  7672.47 sec  7672.47 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | +-Others data preparation              0.44%  7672.47 sec  7672.47 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | +-Create route kernel                  1.58%  7672.47 sec  7672.48 sec  0.01 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       +-Global Routing                        57.47%  7672.48 sec  7672.73 sec  0.25 sec  0.23 sec 
[08/13 19:02:05    811s] (I)       | +-Initialization                       2.56%  7672.48 sec  7672.49 sec  0.01 sec  0.01 sec 
[08/13 19:02:05    811s] (I)       | +-Net group 1                         48.65%  7672.49 sec  7672.70 sec  0.21 sec  0.21 sec 
[08/13 19:02:05    811s] (I)       | | +-Generate topology                  5.51%  7672.49 sec  7672.52 sec  0.02 sec  0.02 sec 
[08/13 19:02:05    811s] (I)       | | +-Phase 1a                          13.60%  7672.52 sec  7672.58 sec  0.06 sec  0.06 sec 
[08/13 19:02:05    811s] (I)       | | | +-Pattern routing (1T)            11.03%  7672.52 sec  7672.57 sec  0.05 sec  0.05 sec 
[08/13 19:02:05    811s] (I)       | | | +-Add via demand to 2D             2.43%  7672.57 sec  7672.58 sec  0.01 sec  0.01 sec 
[08/13 19:02:05    811s] (I)       | | +-Phase 1b                           0.08%  7672.58 sec  7672.58 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | +-Phase 1c                           0.00%  7672.58 sec  7672.58 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | +-Phase 1d                           0.00%  7672.58 sec  7672.58 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | +-Phase 1e                           0.04%  7672.58 sec  7672.58 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | | +-Route legalization               0.00%  7672.58 sec  7672.58 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       | | +-Phase 1l                          28.13%  7672.58 sec  7672.70 sec  0.12 sec  0.12 sec 
[08/13 19:02:05    811s] (I)       | | | +-Layer assignment (1T)           27.56%  7672.58 sec  7672.70 sec  0.12 sec  0.12 sec 
[08/13 19:02:05    811s] (I)       | +-Clean cong LA                        0.00%  7672.70 sec  7672.70 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)       +-Export 3D cong map                     1.75%  7672.73 sec  7672.74 sec  0.01 sec  0.01 sec 
[08/13 19:02:05    811s] (I)       | +-Export 2D cong map                   0.16%  7672.74 sec  7672.74 sec  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)      ===================== Summary by functions =====================
[08/13 19:02:05    811s] (I)       Lv  Step                                 %      Real       CPU 
[08/13 19:02:05    811s] (I)      ----------------------------------------------------------------
[08/13 19:02:05    811s] (I)        0  Early Global Route kernel      100.00%  0.43 sec  0.41 sec 
[08/13 19:02:05    811s] (I)        1  Global Routing                  57.47%  0.25 sec  0.23 sec 
[08/13 19:02:05    811s] (I)        1  Import and model                39.74%  0.17 sec  0.16 sec 
[08/13 19:02:05    811s] (I)        1  Export 3D cong map               1.75%  0.01 sec  0.01 sec 
[08/13 19:02:05    811s] (I)        2  Net group 1                     48.65%  0.21 sec  0.21 sec 
[08/13 19:02:05    811s] (I)        2  Create route DB                 20.82%  0.09 sec  0.08 sec 
[08/13 19:02:05    811s] (I)        2  Create place DB                 16.26%  0.07 sec  0.07 sec 
[08/13 19:02:05    811s] (I)        2  Initialization                   2.56%  0.01 sec  0.01 sec 
[08/13 19:02:05    811s] (I)        2  Create route kernel              1.58%  0.01 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        2  Others data preparation          0.44%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        2  Export 2D cong map               0.16%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        3  Phase 1l                        28.13%  0.12 sec  0.12 sec 
[08/13 19:02:05    811s] (I)        3  Import route data (1T)          20.77%  0.09 sec  0.08 sec 
[08/13 19:02:05    811s] (I)        3  Import place data               16.25%  0.07 sec  0.07 sec 
[08/13 19:02:05    811s] (I)        3  Phase 1a                        13.60%  0.06 sec  0.06 sec 
[08/13 19:02:05    811s] (I)        3  Generate topology                5.51%  0.02 sec  0.02 sec 
[08/13 19:02:05    811s] (I)        3  Phase 1b                         0.08%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        4  Layer assignment (1T)           27.56%  0.12 sec  0.12 sec 
[08/13 19:02:05    811s] (I)        4  Read nets                       14.28%  0.06 sec  0.06 sec 
[08/13 19:02:05    811s] (I)        4  Pattern routing (1T)            11.03%  0.05 sec  0.05 sec 
[08/13 19:02:05    811s] (I)        4  Read prerouted                   7.35%  0.03 sec  0.03 sec 
[08/13 19:02:05    811s] (I)        4  Read instances and placement     3.58%  0.02 sec  0.02 sec 
[08/13 19:02:05    811s] (I)        4  Model blockage capacity          3.40%  0.01 sec  0.01 sec 
[08/13 19:02:05    811s] (I)        4  Add via demand to 2D             2.43%  0.01 sec  0.01 sec 
[08/13 19:02:05    811s] (I)        4  Read blockages ( Layer 2-10 )    2.30%  0.01 sec  0.01 sec 
[08/13 19:02:05    811s] (I)        4  Read unlegalized nets            0.65%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        4  Initialize 3D grid graph         0.28%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        4  Set up via pillars               0.09%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        5  Initialize 3D capacity           3.12%  0.01 sec  0.01 sec 
[08/13 19:02:05    811s] (I)        5  Read instance blockages          0.80%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        5  Read PG blockages                0.47%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        5  Read other blockages             0.10%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        5  Read clock blockages             0.10%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        5  Read halo blockages              0.08%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/13 19:02:05    811s] OPERPROF: Starting HotSpotCal at level 1, MEM:3378.1M, EPOCH TIME: 1755136925.480430
[08/13 19:02:05    811s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 19:02:05    811s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3394.1M, EPOCH TIME: 1755136925.484767
[08/13 19:02:05    811s] OPERPROF: Starting HotSpotCal at level 1, MEM:3394.1M, EPOCH TIME: 1755136925.484975
[08/13 19:02:05    811s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 19:02:05    811s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:3394.1M, EPOCH TIME: 1755136925.488434
[08/13 19:02:05    811s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3340.1M, EPOCH TIME: 1755136925.508497
[08/13 19:02:05    811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:05    811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:05    811s] 
[08/13 19:02:05    811s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:02:05    811s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3340.1M, EPOCH TIME: 1755136925.518712
[08/13 19:02:05    811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:02:05    811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:07    812s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3340.3M, EPOCH TIME: 1755136927.756255
[08/13 19:02:07    812s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:07    812s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:07    813s] 
[08/13 19:02:07    813s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:02:07    813s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:3340.3M, EPOCH TIME: 1755136927.766984
[08/13 19:02:07    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:02:07    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:07    813s] 
[08/13 19:02:07    813s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3340.3M, EPOCH TIME: 1755136927.789502
[08/13 19:02:07    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:07    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:07    813s] 
[08/13 19:02:07    813s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:02:07    813s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3340.3M, EPOCH TIME: 1755136927.798667
[08/13 19:02:07    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:02:07    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:07    813s] All LLGs are deleted
[08/13 19:02:07    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:07    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:07    813s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3340.3M, EPOCH TIME: 1755136927.864614
[08/13 19:02:07    813s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3340.3M, EPOCH TIME: 1755136927.864680
[08/13 19:02:07    813s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3340.3M, EPOCH TIME: 1755136927.865208
[08/13 19:02:07    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:07    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:07    813s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3340.3M, EPOCH TIME: 1755136927.865816
[08/13 19:02:07    813s] Max number of tech site patterns supported in site array is 256.
[08/13 19:02:07    813s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 19:02:07    813s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3340.3M, EPOCH TIME: 1755136927.869156
[08/13 19:02:07    813s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 19:02:07    813s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 19:02:07    813s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:3340.3M, EPOCH TIME: 1755136927.874794
[08/13 19:02:07    813s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 19:02:07    813s] SiteArray: use 2,072,576 bytes
[08/13 19:02:07    813s] SiteArray: current memory after site array memory allocation 3340.3M
[08/13 19:02:07    813s] SiteArray: FP blocked sites are writable
[08/13 19:02:07    813s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3340.3M, EPOCH TIME: 1755136927.879398
[08/13 19:02:07    813s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.007, REAL:0.007, MEM:3340.3M, EPOCH TIME: 1755136927.885933
[08/13 19:02:07    813s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 19:02:07    813s] Atter site array init, number of instance map data is 0.
[08/13 19:02:07    813s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:3340.3M, EPOCH TIME: 1755136927.888880
[08/13 19:02:07    813s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:3340.3M, EPOCH TIME: 1755136927.890089
[08/13 19:02:07    813s] All LLGs are deleted
[08/13 19:02:07    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:02:07    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:07    813s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3340.3M, EPOCH TIME: 1755136927.899949
[08/13 19:02:07    813s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3340.3M, EPOCH TIME: 1755136927.899995
[08/13 19:02:07    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:07    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:08    813s] Deleting Lib Analyzer.
[08/13 19:02:08    813s] clean pInstBBox. size 0
[08/13 19:02:08    813s] All LLGs are deleted
[08/13 19:02:08    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:08    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:08    813s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3340.3M, EPOCH TIME: 1755136928.718645
[08/13 19:02:08    813s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3340.3M, EPOCH TIME: 1755136928.718709
[08/13 19:02:08    813s] Info: pop threads available for lower-level modules during optimization.
[08/13 19:02:08    813s] 
[08/13 19:02:08    813s] =============================================================================================
[08/13 19:02:08    813s]  Final TAT Report : opt_design #2                                               21.18-s099_1
[08/13 19:02:08    813s] =============================================================================================
[08/13 19:02:08    813s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 19:02:08    813s] ---------------------------------------------------------------------------------------------
[08/13 19:02:08    813s] [ InitOpt                ]      1   0:00:08.2  (  13.1 % )     0:00:09.5 /  0:00:09.5    1.0
[08/13 19:02:08    813s] [ TnsOpt                 ]      1   0:00:01.3  (   2.1 % )     0:00:02.3 /  0:00:02.3    1.0
[08/13 19:02:08    813s] [ GlobalOpt              ]      1   0:00:01.2  (   1.9 % )     0:00:01.2 /  0:00:01.2    1.0
[08/13 19:02:08    813s] [ DrvOpt                 ]      2   0:00:03.2  (   5.1 % )     0:00:03.2 /  0:00:03.2    1.0
[08/13 19:02:08    813s] [ SimplifyNetlist        ]      1   0:00:00.7  (   1.2 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 19:02:08    813s] [ AreaOpt                ]      1   0:00:05.2  (   8.4 % )     0:00:06.2 /  0:00:06.1    1.0
[08/13 19:02:08    813s] [ ViewPruning            ]      8   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:02:08    813s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.3 % )     0:00:02.8 /  0:00:01.9    0.7
[08/13 19:02:08    813s] [ DrvReport              ]      2   0:00:01.8  (   2.9 % )     0:00:01.8 /  0:00:01.0    0.5
[08/13 19:02:08    813s] [ CongRefineRouteType    ]      2   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[08/13 19:02:08    813s] [ SlackTraversorInit     ]      7   0:00:01.6  (   2.5 % )     0:00:01.6 /  0:00:01.6    1.0
[08/13 19:02:08    813s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:08    813s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:08    813s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.1    1.0
[08/13 19:02:08    813s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:08    813s] [ ReportTranViolation    ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 19:02:08    813s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[08/13 19:02:08    813s] [ RefinePlace            ]      2   0:00:01.9  (   3.0 % )     0:00:01.9 /  0:00:01.9    1.0
[08/13 19:02:08    813s] [ EarlyGlobalRoute       ]      2   0:00:01.6  (   2.5 % )     0:00:01.6 /  0:00:01.5    1.0
[08/13 19:02:08    813s] [ ExtractRC              ]      2   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[08/13 19:02:08    813s] [ TimingUpdate           ]     29   0:00:03.5  (   5.6 % )     0:00:08.8 /  0:00:08.8    1.0
[08/13 19:02:08    813s] [ FullDelayCalc          ]      3   0:00:15.8  (  25.1 % )     0:00:15.8 /  0:00:15.8    1.0
[08/13 19:02:08    813s] [ TimingReport           ]      2   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:02:08    813s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[08/13 19:02:08    813s] [ MISC                   ]          0:00:14.3  (  22.8 % )     0:00:14.3 /  0:00:14.3    1.0
[08/13 19:02:08    813s] ---------------------------------------------------------------------------------------------
[08/13 19:02:08    813s]  opt_design #2 TOTAL                0:01:02.7  ( 100.0 % )     0:01:02.7 /  0:01:01.6    1.0
[08/13 19:02:08    813s] ---------------------------------------------------------------------------------------------
[08/13 19:02:08    813s] 
[08/13 19:02:08    813s] 
[08/13 19:02:08    813s] TimeStamp Deleting Cell Server Begin ...
[08/13 19:02:08    813s] 
[08/13 19:02:08    813s] TimeStamp Deleting Cell Server End ...
[08/13 19:02:08    813s] Info: 1 threads available for lower-level modules during optimization.
[08/13 19:02:15    821s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/13 19:02:15    821s] 
[08/13 19:02:15    821s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 19:02:15    821s] Summary for sequential cells identification: 
[08/13 19:02:15    821s]   Identified SBFF number: 16
[08/13 19:02:15    821s]   Identified MBFF number: 0
[08/13 19:02:15    821s]   Identified SB Latch number: 0
[08/13 19:02:15    821s]   Identified MB Latch number: 0
[08/13 19:02:15    821s]   Not identified SBFF number: 0
[08/13 19:02:15    821s]   Not identified MBFF number: 0
[08/13 19:02:15    821s]   Not identified SB Latch number: 0
[08/13 19:02:15    821s]   Not identified MB Latch number: 0
[08/13 19:02:15    821s]   Number of sequential cells which are not FFs: 13
[08/13 19:02:15    821s]  Visiting view : nangate_view_setup
[08/13 19:02:15    821s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 19:02:15    821s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 19:02:15    821s]  Visiting view : nangate_view_hold
[08/13 19:02:15    821s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 19:02:15    821s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 19:02:15    821s] TLC MultiMap info (StdDelay):
[08/13 19:02:15    821s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 19:02:15    821s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 19:02:15    821s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 19:02:15    821s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 19:02:15    821s]  Setting StdDelay to: 8.5ps
[08/13 19:02:15    821s] 
[08/13 19:02:15    821s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 19:02:15    821s] OPERPROF: Starting DPlace-Init at level 1, MEM:3264.3M, EPOCH TIME: 1755136935.822382
[08/13 19:02:15    821s] Processing tracks to init pin-track alignment.
[08/13 19:02:15    821s] z: 2, totalTracks: 1
[08/13 19:02:15    821s] z: 4, totalTracks: 1
[08/13 19:02:15    821s] z: 6, totalTracks: 1
[08/13 19:02:15    821s] z: 8, totalTracks: 1
[08/13 19:02:15    821s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 19:02:15    821s] All LLGs are deleted
[08/13 19:02:15    821s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:15    821s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:15    821s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3264.3M, EPOCH TIME: 1755136935.829930
[08/13 19:02:15    821s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3264.3M, EPOCH TIME: 1755136935.829983
[08/13 19:02:15    821s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3264.3M, EPOCH TIME: 1755136935.835260
[08/13 19:02:15    821s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:15    821s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:15    821s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3264.3M, EPOCH TIME: 1755136935.835806
[08/13 19:02:15    821s] Max number of tech site patterns supported in site array is 256.
[08/13 19:02:15    821s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 19:02:15    821s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3264.3M, EPOCH TIME: 1755136935.838528
[08/13 19:02:15    821s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 19:02:15    821s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 19:02:15    821s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.006, MEM:3264.3M, EPOCH TIME: 1755136935.844053
[08/13 19:02:15    821s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 19:02:15    821s] SiteArray: use 2,072,576 bytes
[08/13 19:02:15    821s] SiteArray: current memory after site array memory allocation 3264.3M
[08/13 19:02:15    821s] SiteArray: FP blocked sites are writable
[08/13 19:02:15    821s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 19:02:15    821s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3264.3M, EPOCH TIME: 1755136935.849440
[08/13 19:02:15    821s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.007, REAL:0.007, MEM:3264.3M, EPOCH TIME: 1755136935.856166
[08/13 19:02:15    821s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 19:02:15    821s] Atter site array init, number of instance map data is 0.
[08/13 19:02:15    821s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.023, REAL:0.024, MEM:3264.3M, EPOCH TIME: 1755136935.859437
[08/13 19:02:15    821s] 
[08/13 19:02:15    821s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:02:15    821s] OPERPROF:     Starting CMU at level 3, MEM:3264.3M, EPOCH TIME: 1755136935.862159
[08/13 19:02:15    821s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3264.3M, EPOCH TIME: 1755136935.863235
[08/13 19:02:15    821s] 
[08/13 19:02:15    821s] Bad Lib Cell Checking (CMU) is done! (0)
[08/13 19:02:15    821s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.030, MEM:3264.3M, EPOCH TIME: 1755136935.865082
[08/13 19:02:15    821s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3264.3M, EPOCH TIME: 1755136935.865115
[08/13 19:02:15    821s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3264.3M, EPOCH TIME: 1755136935.865480
[08/13 19:02:15    821s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3264.3MB).
[08/13 19:02:15    821s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:3264.3M, EPOCH TIME: 1755136935.872813
[08/13 19:02:15    821s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3264.3M, EPOCH TIME: 1755136935.872853
[08/13 19:02:15    821s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:02:15    821s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:15    821s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:15    821s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:15    821s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.082, REAL:0.082, MEM:3262.3M, EPOCH TIME: 1755136935.955004
[08/13 19:02:15    821s] 
[08/13 19:02:15    821s] Creating Lib Analyzer ...
[08/13 19:02:15    821s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 19:02:15    821s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 19:02:15    821s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 19:02:15    821s] 
[08/13 19:02:15    821s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 19:02:16    821s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:41 mem=3268.3M
[08/13 19:02:16    821s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:41 mem=3268.3M
[08/13 19:02:16    821s] Creating Lib Analyzer, finished. 
[08/13 19:02:16    821s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3268.3M, EPOCH TIME: 1755136936.152291
[08/13 19:02:16    821s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:16    821s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:16    821s] 
[08/13 19:02:16    821s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:02:16    821s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3268.3M, EPOCH TIME: 1755136936.162236
[08/13 19:02:16    821s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:02:16    821s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:16    821s] 
[08/13 19:02:16    821s] TimeStamp Deleting Cell Server Begin ...
[08/13 19:02:16    821s] Deleting Lib Analyzer.
[08/13 19:02:16    821s] 
[08/13 19:02:16    821s] TimeStamp Deleting Cell Server End ...
[08/13 19:02:16    821s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/13 19:02:16    821s] 
[08/13 19:02:16    821s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 19:02:16    821s] Summary for sequential cells identification: 
[08/13 19:02:16    821s]   Identified SBFF number: 16
[08/13 19:02:16    821s]   Identified MBFF number: 0
[08/13 19:02:16    821s]   Identified SB Latch number: 0
[08/13 19:02:16    821s]   Identified MB Latch number: 0
[08/13 19:02:16    821s]   Not identified SBFF number: 0
[08/13 19:02:16    821s]   Not identified MBFF number: 0
[08/13 19:02:16    821s]   Not identified SB Latch number: 0
[08/13 19:02:16    821s]   Not identified MB Latch number: 0
[08/13 19:02:16    821s]   Number of sequential cells which are not FFs: 13
[08/13 19:02:16    821s]  Visiting view : nangate_view_setup
[08/13 19:02:16    821s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 19:02:16    821s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 19:02:16    821s]  Visiting view : nangate_view_hold
[08/13 19:02:16    821s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 19:02:16    821s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 19:02:16    821s] TLC MultiMap info (StdDelay):
[08/13 19:02:16    821s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 19:02:16    821s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 19:02:16    821s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 19:02:16    821s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 19:02:16    821s]  Setting StdDelay to: 8.5ps
[08/13 19:02:16    821s] 
[08/13 19:02:16    821s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 19:02:16    821s] 
[08/13 19:02:16    821s] TimeStamp Deleting Cell Server Begin ...
[08/13 19:02:16    821s] 
[08/13 19:02:16    821s] TimeStamp Deleting Cell Server End ...
[08/13 19:02:16    821s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3268.3M, EPOCH TIME: 1755136936.179613
[08/13 19:02:16    821s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:16    821s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:16    821s] All LLGs are deleted
[08/13 19:02:16    821s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:16    821s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:16    821s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3268.3M, EPOCH TIME: 1755136936.179675
[08/13 19:02:16    821s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3268.3M, EPOCH TIME: 1755136936.179696
[08/13 19:02:16    821s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3262.3M, EPOCH TIME: 1755136936.180012
[08/13 19:02:16    821s] 
[08/13 19:02:16    821s] =============================================================================================
[08/13 19:02:16    821s]  Step TAT Report : InitOpt #1 / opt_design #3                                   21.18-s099_1
[08/13 19:02:16    821s] =============================================================================================
[08/13 19:02:16    821s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 19:02:16    821s] ---------------------------------------------------------------------------------------------
[08/13 19:02:16    821s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:16    821s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:02:16    821s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:16    821s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:16    821s] [ MISC                   ]          0:00:07.4  (  97.7 % )     0:00:07.4 /  0:00:07.4    1.0
[08/13 19:02:16    821s] ---------------------------------------------------------------------------------------------
[08/13 19:02:16    821s]  InitOpt #1 TOTAL                   0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.5    1.0
[08/13 19:02:16    821s] ---------------------------------------------------------------------------------------------
[08/13 19:02:16    821s] 
[08/13 19:02:16    821s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 19:02:16    821s] ### Creating PhyDesignMc. totSessionCpu=0:13:42 mem=3262.3M
[08/13 19:02:16    821s] OPERPROF: Starting DPlace-Init at level 1, MEM:3262.3M, EPOCH TIME: 1755136936.312047
[08/13 19:02:16    821s] Processing tracks to init pin-track alignment.
[08/13 19:02:16    821s] z: 2, totalTracks: 1
[08/13 19:02:16    821s] z: 4, totalTracks: 1
[08/13 19:02:16    821s] z: 6, totalTracks: 1
[08/13 19:02:16    821s] z: 8, totalTracks: 1
[08/13 19:02:16    821s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 19:02:16    821s] All LLGs are deleted
[08/13 19:02:16    821s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:16    821s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:16    821s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3262.3M, EPOCH TIME: 1755136936.320154
[08/13 19:02:16    821s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3262.3M, EPOCH TIME: 1755136936.320196
[08/13 19:02:16    821s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3262.3M, EPOCH TIME: 1755136936.325620
[08/13 19:02:16    821s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:16    821s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:16    821s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3262.3M, EPOCH TIME: 1755136936.326251
[08/13 19:02:16    821s] Max number of tech site patterns supported in site array is 256.
[08/13 19:02:16    821s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 19:02:16    821s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3262.3M, EPOCH TIME: 1755136936.329469
[08/13 19:02:16    821s] After signature check, allow fast init is true, keep pre-filter is true.
[08/13 19:02:16    821s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/13 19:02:16    821s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:3262.3M, EPOCH TIME: 1755136936.334719
[08/13 19:02:16    821s] Fast DP-INIT is on for default
[08/13 19:02:16    821s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/13 19:02:16    821s] Atter site array init, number of instance map data is 0.
[08/13 19:02:16    821s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:3262.3M, EPOCH TIME: 1755136936.339598
[08/13 19:02:16    821s] 
[08/13 19:02:16    821s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:02:16    821s] 
[08/13 19:02:16    821s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 19:02:16    821s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:3262.3M, EPOCH TIME: 1755136936.344118
[08/13 19:02:16    821s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3262.3M, EPOCH TIME: 1755136936.344153
[08/13 19:02:16    821s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3262.3M, EPOCH TIME: 1755136936.344506
[08/13 19:02:16    821s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3262.3MB).
[08/13 19:02:16    821s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:3262.3M, EPOCH TIME: 1755136936.346972
[08/13 19:02:16    821s] TotalInstCnt at PhyDesignMc Initialization: 35260
[08/13 19:02:16    821s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:42 mem=3262.3M
[08/13 19:02:16    821s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3262.3M, EPOCH TIME: 1755136936.380399
[08/13 19:02:16    821s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:02:16    821s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:16    821s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:16    821s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:16    821s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.076, REAL:0.076, MEM:3262.3M, EPOCH TIME: 1755136936.456382
[08/13 19:02:16    821s] TotalInstCnt at PhyDesignMc Destruction: 35260
[08/13 19:02:16    821s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/13 19:02:16    821s] End AAE Lib Interpolated Model. (MEM=3262.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 19:02:16    821s] 
[08/13 19:02:16    821s] Creating Lib Analyzer ...
[08/13 19:02:16    821s] 
[08/13 19:02:16    821s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 19:02:16    821s] Summary for sequential cells identification: 
[08/13 19:02:16    821s]   Identified SBFF number: 16
[08/13 19:02:16    821s]   Identified MBFF number: 0
[08/13 19:02:16    821s]   Identified SB Latch number: 0
[08/13 19:02:16    821s]   Identified MB Latch number: 0
[08/13 19:02:16    821s]   Not identified SBFF number: 0
[08/13 19:02:16    821s]   Not identified MBFF number: 0
[08/13 19:02:16    821s]   Not identified SB Latch number: 0
[08/13 19:02:16    821s]   Not identified MB Latch number: 0
[08/13 19:02:16    821s]   Number of sequential cells which are not FFs: 13
[08/13 19:02:16    821s]  Visiting view : nangate_view_setup
[08/13 19:02:16    821s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 19:02:16    821s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 19:02:16    821s]  Visiting view : nangate_view_hold
[08/13 19:02:16    821s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 19:02:16    821s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 19:02:16    821s] TLC MultiMap info (StdDelay):
[08/13 19:02:16    821s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 19:02:16    821s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 19:02:16    821s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 19:02:16    821s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 19:02:16    821s]  Setting StdDelay to: 8.5ps
[08/13 19:02:16    821s] 
[08/13 19:02:16    821s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 19:02:16    821s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 19:02:16    821s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 19:02:16    821s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 19:02:16    821s] 
[08/13 19:02:16    821s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 19:02:16    821s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:42 mem=3268.3M
[08/13 19:02:16    821s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:42 mem=3268.3M
[08/13 19:02:16    821s] Creating Lib Analyzer, finished. 
[08/13 19:02:16    821s] Effort level <high> specified for reg2reg path_group
[08/13 19:02:17    823s] TG backup dir: /home/lunayang/Documents/Many-Core-SIMD-Research/Work_128/innovus_temp_3803398_coe-ece-taco_lunayang_fC7uQ0/opt_timing_graph_9nR2Kj
[08/13 19:02:17    823s] Disk Usage:
[08/13 19:02:17    823s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/13 19:02:17    823s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4083374592 25897174912  14% /home/lunayang
[08/13 19:02:18    823s] Disk Usage:
[08/13 19:02:18    823s] Filesystem                                       1K-blocks       Used   Available Use% Mounted on
[08/13 19:02:18    823s] fridge.ece.ucdavis.edu:/volume1/users/lunayang 29980549504 4083374592 25897174912  14% /home/lunayang
[08/13 19:02:18    823s] 
[08/13 19:02:18    823s] TimeStamp Deleting Cell Server Begin ...
[08/13 19:02:18    823s] Deleting Lib Analyzer.
[08/13 19:02:18    823s] 
[08/13 19:02:18    823s] TimeStamp Deleting Cell Server End ...
[08/13 19:02:19    824s] Topological Sorting (REAL = 0:00:00.0, MEM = 3289.3M, InitMEM = 3289.3M)
[08/13 19:02:19    824s] End AAE Lib Interpolated Model. (MEM=3300.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 19:02:23    829s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 19:02:23    829s] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 3295.9M) ***
[08/13 19:02:29    834s] *info: category slack lower bound [L 0.0] default
[08/13 19:02:29    834s] *info: category slack lower bound [H 0.0] reg2reg 
[08/13 19:02:29    834s] --------------------------------------------------- 
[08/13 19:02:29    834s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/13 19:02:29    834s] --------------------------------------------------- 
[08/13 19:02:29    834s]          WNS    reg2regWNS
[08/13 19:02:29    834s]     0.004 ns      0.004 ns
[08/13 19:02:29    834s] --------------------------------------------------- 
[08/13 19:02:30    835s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/13 19:02:30    835s] 
[08/13 19:02:30    835s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 19:02:30    835s] Summary for sequential cells identification: 
[08/13 19:02:30    835s]   Identified SBFF number: 16
[08/13 19:02:30    835s]   Identified MBFF number: 0
[08/13 19:02:30    835s]   Identified SB Latch number: 0
[08/13 19:02:30    835s]   Identified MB Latch number: 0
[08/13 19:02:30    835s]   Not identified SBFF number: 0
[08/13 19:02:30    835s]   Not identified MBFF number: 0
[08/13 19:02:30    835s]   Not identified SB Latch number: 0
[08/13 19:02:30    835s]   Not identified MB Latch number: 0
[08/13 19:02:30    835s]   Number of sequential cells which are not FFs: 13
[08/13 19:02:30    835s]  Visiting view : nangate_view_setup
[08/13 19:02:30    835s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 19:02:30    835s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 19:02:30    835s]  Visiting view : nangate_view_hold
[08/13 19:02:30    835s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 19:02:30    835s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 19:02:30    835s] TLC MultiMap info (StdDelay):
[08/13 19:02:30    835s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 19:02:30    835s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 19:02:30    835s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 19:02:30    835s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 19:02:30    835s]  Setting StdDelay to: 8.5ps
[08/13 19:02:30    835s] 
[08/13 19:02:30    835s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 19:02:30    835s] 
[08/13 19:02:30    835s] TimeStamp Deleting Cell Server Begin ...
[08/13 19:02:30    835s] 
[08/13 19:02:30    835s] TimeStamp Deleting Cell Server End ...
[08/13 19:02:30    835s] 
[08/13 19:02:30    835s] Creating Lib Analyzer ...
[08/13 19:02:30    835s] 
[08/13 19:02:30    835s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 19:02:30    835s] Summary for sequential cells identification: 
[08/13 19:02:30    835s]   Identified SBFF number: 16
[08/13 19:02:30    835s]   Identified MBFF number: 0
[08/13 19:02:30    835s]   Identified SB Latch number: 0
[08/13 19:02:30    835s]   Identified MB Latch number: 0
[08/13 19:02:30    835s]   Not identified SBFF number: 0
[08/13 19:02:30    835s]   Not identified MBFF number: 0
[08/13 19:02:30    835s]   Not identified SB Latch number: 0
[08/13 19:02:30    835s]   Not identified MB Latch number: 0
[08/13 19:02:30    835s]   Number of sequential cells which are not FFs: 13
[08/13 19:02:30    835s]  Visiting view : nangate_view_setup
[08/13 19:02:30    835s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 19:02:30    835s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 19:02:30    835s]  Visiting view : nangate_view_hold
[08/13 19:02:30    835s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 19:02:30    835s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 19:02:30    835s] TLC MultiMap info (StdDelay):
[08/13 19:02:30    835s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 19:02:30    835s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 19:02:30    835s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 19:02:30    835s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 19:02:30    835s]  Setting StdDelay to: 8.5ps
[08/13 19:02:30    835s] 
[08/13 19:02:30    835s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 19:02:30    835s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/13 19:02:30    835s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/13 19:02:30    835s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/13 19:02:30    835s] 
[08/13 19:02:30    835s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 19:02:30    835s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:56 mem=3367.9M
[08/13 19:02:30    835s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:56 mem=3367.9M
[08/13 19:02:30    835s] Creating Lib Analyzer, finished. 
[08/13 19:02:30    835s] Footprint list for hold buffering (delay unit: ps)
[08/13 19:02:30    835s] =================================================================
[08/13 19:02:30    835s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[08/13 19:02:30    835s] ------------------------------------------------------------------
[08/13 19:02:30    835s] *Info:       13.9       1.54     17.16    3.0  16.23 BUF_X1 (A,Z)
[08/13 19:02:30    835s] *Info:       18.4       1.54     23.41    3.0  23.84 CLKBUF_X1 (A,Z)
[08/13 19:02:30    835s] *Info:       14.4       1.44      9.36    4.0   8.11 BUF_X2 (A,Z)
[08/13 19:02:30    835s] *Info:       17.8       1.41     13.26    4.0  11.91 CLKBUF_X2 (A,Z)
[08/13 19:02:30    835s] *Info:       18.0       1.44      9.36    5.0   8.01 CLKBUF_X3 (A,Z)
[08/13 19:02:30    835s] *Info:       13.6       1.49      6.24    7.0   4.07 BUF_X4 (A,Z)
[08/13 19:02:30    835s] *Info:       14.5       1.48      2.34   13.0   2.05 BUF_X8 (A,Z)
[08/13 19:02:30    835s] *Info:       14.6       1.47      1.56   25.0   1.03 BUF_X16 (A,Z)
[08/13 19:02:30    835s] *Info:       15.1       1.48      0.78   49.0   0.54 BUF_X32 (A,Z)
[08/13 19:02:30    835s] =================================================================
[08/13 19:02:30    835s] Hold Timer stdDelay =  6.0ps
[08/13 19:02:30    835s]  Visiting view : nangate_view_hold
[08/13 19:02:30    835s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 19:02:30    835s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 19:02:30    835s] Hold Timer stdDelay =  6.0ps (nangate_view_hold)
[08/13 19:02:30    835s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3367.9M, EPOCH TIME: 1755136950.689952
[08/13 19:02:30    835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:30    835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:30    835s] 
[08/13 19:02:30    835s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:02:30    835s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:3367.9M, EPOCH TIME: 1755136950.698544
[08/13 19:02:30    835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:02:30    835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:30    836s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3367.9M, EPOCH TIME: 1755136950.975443
[08/13 19:02:30    836s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:30    836s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:30    836s] 
[08/13 19:02:30    836s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:02:30    836s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3367.9M, EPOCH TIME: 1755136950.985003
[08/13 19:02:30    836s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:02:30    836s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:30    836s] 
[08/13 19:02:30    836s] 
[08/13 19:02:30    836s] =============================================================================================
[08/13 19:02:30    836s]  Step TAT Report : BuildHoldData #1 / opt_design #3                             21.18-s099_1
[08/13 19:02:30    836s] =============================================================================================
[08/13 19:02:30    836s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 19:02:30    836s] ---------------------------------------------------------------------------------------------
[08/13 19:02:30    836s] [ ViewPruning            ]      5   0:00:00.7  (   4.7 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 19:02:30    836s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 19:02:30    836s] [ DrvReport              ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 19:02:30    836s] [ SlackTraversorInit     ]      3   0:00:00.8  (   5.8 % )     0:00:00.8 /  0:00:00.8    1.0
[08/13 19:02:30    836s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:30    836s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:02:30    836s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:30    836s] [ HoldTimerInit          ]      1   0:00:02.4  (  16.5 % )     0:00:02.4 /  0:00:02.4    1.0
[08/13 19:02:30    836s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:30    836s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:02:30    836s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[08/13 19:02:30    836s] [ HoldTimerNodeList      ]      1   0:00:00.6  (   3.9 % )     0:00:00.6 /  0:00:00.5    1.0
[08/13 19:02:30    836s] [ TimingUpdate           ]     11   0:00:01.4  (   9.9 % )     0:00:05.9 /  0:00:05.9    1.0
[08/13 19:02:30    836s] [ FullDelayCalc          ]      2   0:00:04.4  (  31.0 % )     0:00:04.4 /  0:00:04.4    1.0
[08/13 19:02:30    836s] [ TimingReport           ]      2   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 19:02:30    836s] [ SaveTimingGraph        ]      1   0:00:00.6  (   4.0 % )     0:00:00.6 /  0:00:00.6    1.0
[08/13 19:02:30    836s] [ RestoreTimingGraph     ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/13 19:02:30    836s] [ MISC                   ]          0:00:02.2  (  15.0 % )     0:00:02.2 /  0:00:02.1    1.0
[08/13 19:02:30    836s] ---------------------------------------------------------------------------------------------
[08/13 19:02:30    836s]  BuildHoldData #1 TOTAL             0:00:14.4  ( 100.0 % )     0:00:14.4 /  0:00:14.3    1.0
[08/13 19:02:30    836s] ---------------------------------------------------------------------------------------------
[08/13 19:02:30    836s] 
[08/13 19:02:31    836s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3803398.35
[08/13 19:02:31    836s] #optDebug: Start CG creation (mem=3262.9M)
[08/13 19:02:31    836s]  ...initializing CG  maxDriveDist 293.321500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 29.332000 
[08/13 19:02:31    836s] (cpu=0:00:00.1, mem=3436.4M)
[08/13 19:02:31    836s]  ...processing cgPrt (cpu=0:00:00.1, mem=3436.4M)
[08/13 19:02:31    836s]  ...processing cgEgp (cpu=0:00:00.1, mem=3436.4M)
[08/13 19:02:31    836s]  ...processing cgPbk (cpu=0:00:00.1, mem=3436.4M)
[08/13 19:02:31    836s]  ...processing cgNrb(cpu=0:00:00.1, mem=3436.4M)
[08/13 19:02:31    836s]  ...processing cgObs (cpu=0:00:00.1, mem=3436.4M)
[08/13 19:02:31    836s]  ...processing cgCon (cpu=0:00:00.1, mem=3436.4M)
[08/13 19:02:31    836s]  ...processing cgPdm (cpu=0:00:00.1, mem=3436.4M)
[08/13 19:02:31    836s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3436.4M)
[08/13 19:02:31    836s] {MMLU 0 55 43335}
[08/13 19:02:31    836s] ### Creating LA Mngr. totSessionCpu=0:13:56 mem=3436.4M
[08/13 19:02:31    836s] ### Creating LA Mngr, finished. totSessionCpu=0:13:56 mem=3436.4M
[08/13 19:02:31    836s] HoldSingleBuffer minRootGain=0.000
[08/13 19:02:31    836s] HoldSingleBuffer minRootGain=0.000
[08/13 19:02:31    836s] HoldSingleBuffer minRootGain=0.000
[08/13 19:02:31    836s] HoldSingleBuffer minRootGain=0.000
[08/13 19:02:31    836s] --------------------------------------------------- 
[08/13 19:02:31    836s]    Hold Timing Summary  - Initial 
[08/13 19:02:31    836s] --------------------------------------------------- 
[08/13 19:02:31    836s]  Target slack:       0.0000 ns
[08/13 19:02:31    836s]  View: nangate_view_hold 
[08/13 19:02:31    836s]    WNS:      -0.1180
[08/13 19:02:31    836s]    TNS:    -447.1780
[08/13 19:02:31    836s]    VP :         6695
[08/13 19:02:31    836s]    Worst hold path end point: x_reg_out_reg[6]16/RN 
[08/13 19:02:31    836s] --------------------------------------------------- 
[08/13 19:02:31    836s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/13 19:02:31    836s] ### Creating PhyDesignMc. totSessionCpu=0:13:56 mem=3455.4M
[08/13 19:02:31    836s] OPERPROF: Starting DPlace-Init at level 1, MEM:3455.4M, EPOCH TIME: 1755136951.275533
[08/13 19:02:31    836s] Processing tracks to init pin-track alignment.
[08/13 19:02:31    836s] z: 2, totalTracks: 1
[08/13 19:02:31    836s] z: 4, totalTracks: 1
[08/13 19:02:31    836s] z: 6, totalTracks: 1
[08/13 19:02:31    836s] z: 8, totalTracks: 1
[08/13 19:02:31    836s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/13 19:02:31    836s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3455.4M, EPOCH TIME: 1755136951.287644
[08/13 19:02:31    836s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:31    836s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:31    836s] 
[08/13 19:02:31    836s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:02:31    836s] 
[08/13 19:02:31    836s]  Skipping Bad Lib Cell Checking (CMU) !
[08/13 19:02:31    836s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:3455.4M, EPOCH TIME: 1755136951.295810
[08/13 19:02:31    836s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3455.4M, EPOCH TIME: 1755136951.295856
[08/13 19:02:31    836s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3455.4M, EPOCH TIME: 1755136951.296308
[08/13 19:02:31    836s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3455.4MB).
[08/13 19:02:31    836s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.023, MEM:3455.4M, EPOCH TIME: 1755136951.298535
[08/13 19:02:31    836s] TotalInstCnt at PhyDesignMc Initialization: 35260
[08/13 19:02:31    836s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:57 mem=3455.4M
[08/13 19:02:31    836s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3455.4M, EPOCH TIME: 1755136951.408470
[08/13 19:02:31    836s] Found 0 hard placement blockage before merging.
[08/13 19:02:31    836s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3455.4M, EPOCH TIME: 1755136951.408719
[08/13 19:02:31    836s] Optimizer Target Slack 0.000 StdDelay is 0.00600  
[08/13 19:02:32    837s] ### Creating RouteCongInterface, started
[08/13 19:02:32    837s] 
[08/13 19:02:32    837s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/13 19:02:32    837s] 
[08/13 19:02:32    837s] #optDebug: {0, 0.900}
[08/13 19:02:32    837s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  0.788  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8592   |  4233   |  5517   |
+--------------------+---------+---------+---------+

Density: 70.300%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/13 19:02:32    838s] *info: Hold Batch Commit is enabled
[08/13 19:02:32    838s] *info: Levelized Batch Commit is enabled
[08/13 19:02:33    838s] Worst hold path end point:
[08/13 19:02:33    838s]   x_reg_out_reg[3]16/RN
[08/13 19:02:33    838s]     net: rst_n (nrTerm=4232)
[08/13 19:02:33    838s] Worst hold path end point:
[08/13 19:02:33    838s]   x_reg_out_reg[3]16/RN
[08/13 19:02:33    838s]     net: rst_n (nrTerm=4232)
[08/13 19:02:33    838s] 
[08/13 19:02:33    838s] Capturing REF for hold ...
[08/13 19:02:33    838s]    Hold Timing Snapshot: (REF)
[08/13 19:02:33    838s]              All PG WNS: -0.118
[08/13 19:02:33    838s]              All PG TNS: -447.178
[08/13 19:02:33    838s] Worst hold path end point:
[08/13 19:02:33    838s]   x_reg_out_reg[3]16/RN
[08/13 19:02:33    838s]     net: rst_n (nrTerm=4232)
[08/13 19:02:43    848s] Worst hold path end point:
[08/13 19:02:43    848s]   x_reg_out_reg[3]16/RN
[08/13 19:02:43    848s]     net: rst_n (nrTerm=4232)
[08/13 19:02:45    850s] Worst hold path end point:
[08/13 19:02:45    850s]   x_reg_out_reg[3]16/RN
[08/13 19:02:45    850s]     net: rst_n (nrTerm=4232)
[08/13 19:02:45    850s] Worst hold path end point:
[08/13 19:02:45    850s]   x_reg_out_reg[3]16/RN
[08/13 19:02:45    850s]     net: rst_n (nrTerm=4232)
[08/13 19:02:45    850s] 
[08/13 19:02:45    850s] Capturing REF for hold ...
[08/13 19:02:45    850s]    Hold Timing Snapshot: (REF)
[08/13 19:02:45    850s]              All PG WNS: -0.118
[08/13 19:02:45    850s]              All PG TNS: -418.378
[08/13 19:02:46    851s] --------------------------------------------------- 
[08/13 19:02:46    851s]    Hold Timing Summary  - Phase I 
[08/13 19:02:46    851s] --------------------------------------------------- 
[08/13 19:02:46    851s]  Target slack:       0.0000 ns
[08/13 19:02:46    851s]  View: nangate_view_hold 
[08/13 19:02:46    851s]    WNS:      -0.1180
[08/13 19:02:46    851s]    TNS:    -418.3778
[08/13 19:02:46    851s]    VP :         4231
[08/13 19:02:46    851s]    Worst hold path end point: x_reg_out_reg[6]16/RN 
[08/13 19:02:46    851s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  0.771  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8592   |  4233   |  5517   |
+--------------------+---------+---------+---------+

Density: 72.684%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/13 19:02:46    851s] *info: Hold Batch Commit is enabled
[08/13 19:02:46    851s] *info: Levelized Batch Commit is enabled
[08/13 19:02:46    851s] Worst hold path end point:
[08/13 19:02:46    851s]   x_reg_out_reg[3]16/RN
[08/13 19:02:46    851s]     net: rst_n (nrTerm=4232)
[08/13 19:02:46    851s] Worst hold path end point:
[08/13 19:02:46    851s]   x_reg_out_reg[3]16/RN
[08/13 19:02:46    851s]     net: rst_n (nrTerm=4232)
[08/13 19:02:46    851s] 
[08/13 19:02:46    851s] Capturing REF for hold ...
[08/13 19:02:46    851s]    Hold Timing Snapshot: (REF)
[08/13 19:02:46    851s]              All PG WNS: -0.118
[08/13 19:02:46    851s]              All PG TNS: -418.378
[08/13 19:02:46    851s] --------------------------------------------------- 
[08/13 19:02:46    851s]    Hold Timing Summary  - Phase II 
[08/13 19:02:46    851s] --------------------------------------------------- 
[08/13 19:02:46    851s]  Target slack:       0.0000 ns
[08/13 19:02:46    851s]  View: nangate_view_hold 
[08/13 19:02:46    851s]    WNS:      -0.1180
[08/13 19:02:46    851s]    TNS:    -418.3778
[08/13 19:02:46    851s]    VP :         4231
[08/13 19:02:46    851s]    Worst hold path end point: x_reg_out_reg[6]16/RN 
[08/13 19:02:46    851s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  0.771  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8592   |  4233   |  5517   |
+--------------------+---------+---------+---------+

Density: 72.684%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/13 19:02:46    851s] *info: Hold Batch Commit is enabled
[08/13 19:02:46    851s] *info: Levelized Batch Commit is enabled
[08/13 19:02:46    851s] Worst hold path end point:
[08/13 19:02:46    851s]   x_reg_out_reg[3]16/RN
[08/13 19:02:46    851s]     net: rst_n (nrTerm=4232)
[08/13 19:02:46    851s] Worst hold path end point:
[08/13 19:02:46    851s]   x_reg_out_reg[3]16/RN
[08/13 19:02:46    851s]     net: rst_n (nrTerm=4232)
[08/13 19:02:46    851s] 
[08/13 19:02:46    851s] Capturing REF for hold ...
[08/13 19:02:46    851s]    Hold Timing Snapshot: (REF)
[08/13 19:02:46    851s]              All PG WNS: -0.118
[08/13 19:02:46    851s]              All PG TNS: -418.378
[08/13 19:02:46    851s] --------------------------------------------------- 
[08/13 19:02:46    851s]    Hold Timing Summary  - Phase III 
[08/13 19:02:46    851s] --------------------------------------------------- 
[08/13 19:02:46    851s]  Target slack:       0.0000 ns
[08/13 19:02:46    851s]  View: nangate_view_hold 
[08/13 19:02:46    851s]    WNS:      -0.1180
[08/13 19:02:46    851s]    TNS:    -418.3778
[08/13 19:02:46    851s]    VP :         4231
[08/13 19:02:46    851s]    Worst hold path end point: x_reg_out_reg[6]16/RN 
[08/13 19:02:46    851s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  0.771  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8592   |  4233   |  5517   |
+--------------------+---------+---------+---------+

Density: 72.684%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/13 19:02:46    851s] *info: Hold Batch Commit is enabled
[08/13 19:02:46    851s] *info: Levelized Batch Commit is enabled
[08/13 19:02:46    852s] Worst hold path end point:
[08/13 19:02:46    852s]   x_reg_out_reg[3]16/RN
[08/13 19:02:46    852s]     net: rst_n (nrTerm=4232)
[08/13 19:02:47    852s] Worst hold path end point:
[08/13 19:02:47    852s]   x_reg_out_reg[3]16/RN
[08/13 19:02:47    852s]     net: rst_n (nrTerm=4232)
[08/13 19:02:47    852s] 
[08/13 19:02:47    852s] Capturing REF for hold ...
[08/13 19:02:47    852s]    Hold Timing Snapshot: (REF)
[08/13 19:02:47    852s]              All PG WNS: -0.118
[08/13 19:02:47    852s]              All PG TNS: -418.378
[08/13 19:02:47    852s] --------------------------------------------------- 
[08/13 19:02:47    852s]    Hold Timing Summary  - Phase IV 
[08/13 19:02:47    852s] --------------------------------------------------- 
[08/13 19:02:47    852s]  Target slack:       0.0000 ns
[08/13 19:02:47    852s]  View: nangate_view_hold 
[08/13 19:02:47    852s]    WNS:      -0.1180
[08/13 19:02:47    852s]    TNS:    -418.3778
[08/13 19:02:47    852s]    VP :         4231
[08/13 19:02:47    852s]    Worst hold path end point: x_reg_out_reg[6]16/RN 
[08/13 19:02:47    852s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase IV Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  0.771  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8592   |  4233   |  5517   |
+--------------------+---------+---------+---------+

Density: 72.684%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/13 19:02:47    852s] *info:          in which 2870 termBuffering
[08/13 19:02:47    852s] *info:          in which 0 dummyBuffering
[08/13 19:02:47    852s]  (3.0, 	16.234) (4.0, 	8.115) (3.0, 	23.843) (5.0, 	8.008)OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3518.4M, EPOCH TIME: 1755136967.398109
[08/13 19:02:47    852s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38411).
[08/13 19:02:47    852s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:47    852s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:47    852s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:47    852s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.096, REAL:0.096, MEM:3489.4M, EPOCH TIME: 1755136967.494224
[08/13 19:02:47    852s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3489.4M, EPOCH TIME: 1755136967.499650
[08/13 19:02:47    852s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3489.4M, EPOCH TIME: 1755136967.499692
[08/13 19:02:47    852s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3489.4M, EPOCH TIME: 1755136967.514653
[08/13 19:02:47    852s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:47    852s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:47    852s] 
[08/13 19:02:47    852s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:02:47    852s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:3489.4M, EPOCH TIME: 1755136967.524904
[08/13 19:02:47    852s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3489.4M, EPOCH TIME: 1755136967.524948
[08/13 19:02:47    852s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3489.4M, EPOCH TIME: 1755136967.525331
[08/13 19:02:47    852s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3489.4M, EPOCH TIME: 1755136967.528069
[08/13 19:02:47    852s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3489.4M, EPOCH TIME: 1755136967.528533
[08/13 19:02:47    852s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.029, REAL:0.029, MEM:3489.4M, EPOCH TIME: 1755136967.528575
[08/13 19:02:47    852s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.029, REAL:0.029, MEM:3489.4M, EPOCH TIME: 1755136967.528589
[08/13 19:02:47    852s] TDRefine: refinePlace mode is spiral
[08/13 19:02:47    852s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3803398.21
[08/13 19:02:47    852s] OPERPROF: Starting RefinePlace at level 1, MEM:3489.4M, EPOCH TIME: 1755136967.528626
[08/13 19:02:47    852s] 
[08/13 19:02:47    852s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:02:47    852s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 19:02:47    852s] (I)      Default pattern map key = top_default.
[08/13 19:02:47    852s] (I)      Default pattern map key = top_default.
[08/13 19:02:47    852s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3489.4M, EPOCH TIME: 1755136967.555151
[08/13 19:02:47    852s] Starting refinePlace ...
[08/13 19:02:47    852s] (I)      Default pattern map key = top_default.
[08/13 19:02:47    852s] One DDP V2 for no tweak run.
[08/13 19:02:47    852s] (I)      Default pattern map key = top_default.
[08/13 19:02:47    852s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3492.0M, EPOCH TIME: 1755136967.595902
[08/13 19:02:47    852s] DDP initSite1 nrRow 231 nrJob 231
[08/13 19:02:47    852s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3492.0M, EPOCH TIME: 1755136967.595951
[08/13 19:02:47    852s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3492.0M, EPOCH TIME: 1755136967.596130
[08/13 19:02:47    852s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3492.0M, EPOCH TIME: 1755136967.596148
[08/13 19:02:47    852s] DDP markSite nrRow 231 nrJob 231
[08/13 19:02:47    852s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3492.0M, EPOCH TIME: 1755136967.596672
[08/13 19:02:47    852s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3492.0M, EPOCH TIME: 1755136967.596687
[08/13 19:02:47    852s]   Spread Effort: high, pre-route mode, useDDP on.
[08/13 19:02:47    852s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3497.3MB) @(0:14:13 - 0:14:13).
[08/13 19:02:47    852s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/13 19:02:47    852s] wireLenOptFixPriorityInst 4231 inst fixed
[08/13 19:02:47    852s] 
[08/13 19:02:47    852s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[08/13 19:02:48    853s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fda302f6790.
[08/13 19:02:48    853s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/13 19:02:48    853s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/13 19:02:48    853s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[08/13 19:02:48    853s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/13 19:02:48    853s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=3481.3MB) @(0:14:13 - 0:14:13).
[08/13 19:02:48    853s] Statistics of distance of Instance movement in refine placement:
[08/13 19:02:48    853s]   maximum (X+Y) =         0.00 um
[08/13 19:02:48    853s]   mean    (X+Y) =         0.00 um
[08/13 19:02:48    853s] Total instances moved : 0
[08/13 19:02:48    853s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.476, REAL:0.477, MEM:3481.3M, EPOCH TIME: 1755136968.032104
[08/13 19:02:48    853s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=3481.3MB) @(0:14:13 - 0:14:13).
[08/13 19:02:48    853s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3803398.21
[08/13 19:02:48    853s] OPERPROF: Finished RefinePlace at level 1, CPU:0.511, REAL:0.512, MEM:3481.3M, EPOCH TIME: 1755136968.040953
[08/13 19:02:48    853s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3481.3M, EPOCH TIME: 1755136968.177182
[08/13 19:02:48    853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:38411).
[08/13 19:02:48    853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:48    853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:48    853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:48    853s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.087, REAL:0.088, MEM:3474.3M, EPOCH TIME: 1755136968.264707
[08/13 19:02:48    853s] OPERPROF: Starting DPlace-Init at level 1, MEM:3474.3M, EPOCH TIME: 1755136968.294396
[08/13 19:02:48    853s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3474.3M, EPOCH TIME: 1755136968.309317
[08/13 19:02:48    853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:48    853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:48    853s] 
[08/13 19:02:48    853s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:02:48    853s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3474.3M, EPOCH TIME: 1755136968.319784
[08/13 19:02:48    853s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3474.3M, EPOCH TIME: 1755136968.319829
[08/13 19:02:48    853s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3490.3M, EPOCH TIME: 1755136968.320358
[08/13 19:02:48    853s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3490.3M, EPOCH TIME: 1755136968.323368
[08/13 19:02:48    853s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3490.3M, EPOCH TIME: 1755136968.323845
[08/13 19:02:48    853s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:3490.3M, EPOCH TIME: 1755136968.323885

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  0.771  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8592   |  4233   |  5517   |
+--------------------+---------+---------+---------+

Density: 72.684%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/13 19:02:48    853s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3803398.35
[08/13 19:02:48    853s] Deleting 0 temporary hard placement blockage(s).
[08/13 19:02:48    853s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3481.2M, EPOCH TIME: 1755136968.650245
[08/13 19:02:48    853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:02:48    853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:48    853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:48    853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:48    853s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.086, REAL:0.087, MEM:3363.2M, EPOCH TIME: 1755136968.736982
[08/13 19:02:48    853s] TotalInstCnt at PhyDesignMc Destruction: 38411
[08/13 19:02:48    853s] 
[08/13 19:02:48    853s] =============================================================================================
[08/13 19:02:48    853s]  Step TAT Report : HoldOpt #1 / opt_design #3                                   21.18-s099_1
[08/13 19:02:48    853s] =============================================================================================
[08/13 19:02:48    853s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 19:02:48    853s] ---------------------------------------------------------------------------------------------
[08/13 19:02:48    853s] [ OptSummaryReport       ]      6   0:00:00.0  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 19:02:48    853s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:02:48    853s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:48    853s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:02:48    853s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[08/13 19:02:48    853s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:02:48    853s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:02:48    853s] [ OptimizationStep       ]      5   0:00:00.1  (   0.6 % )     0:00:13.4 /  0:00:13.4    1.0
[08/13 19:02:48    853s] [ OptSingleIteration     ]     12   0:00:00.0  (   0.3 % )     0:00:13.3 /  0:00:13.3    1.0
[08/13 19:02:48    853s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:48    853s] [ OptEval                ]      7   0:00:07.4  (  41.4 % )     0:00:07.4 /  0:00:07.4    1.0
[08/13 19:02:48    853s] [ OptCommit              ]      7   0:00:00.4  (   2.2 % )     0:00:04.9 /  0:00:04.9    1.0
[08/13 19:02:48    853s] [ PostCommitDelayUpdate  ]      5   0:00:00.1  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 19:02:48    853s] [ IncrDelayCalc          ]     16   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:00.5    1.0
[08/13 19:02:48    853s] [ HoldReEval             ]      4   0:00:03.3  (  18.4 % )     0:00:03.3 /  0:00:03.2    1.0
[08/13 19:02:48    853s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:48    853s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:48    853s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:48    853s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:48    853s] [ HoldCollectNode        ]     13   0:00:00.6  (   3.6 % )     0:00:00.6 /  0:00:00.6    1.0
[08/13 19:02:48    853s] [ HoldSortNodeList       ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:02:48    853s] [ HoldBottleneckCount    ]      8   0:00:01.2  (   6.7 % )     0:00:01.2 /  0:00:01.2    1.0
[08/13 19:02:48    853s] [ HoldCacheNodeWeight    ]      7   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:02:48    853s] [ HoldBuildSlackGraph    ]      7   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.1
[08/13 19:02:48    853s] [ HoldDBCommit           ]      8   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:02:48    853s] [ HoldTimerCalcSummary   ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[08/13 19:02:48    853s] [ RefinePlace            ]      1   0:00:01.1  (   5.9 % )     0:00:01.1 /  0:00:01.1    1.0
[08/13 19:02:48    853s] [ TimingUpdate           ]     13   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[08/13 19:02:48    853s] [ TimingReport           ]      6   0:00:00.7  (   3.7 % )     0:00:00.7 /  0:00:00.7    1.0
[08/13 19:02:48    853s] [ IncrTimingUpdate       ]     12   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/13 19:02:48    853s] [ MISC                   ]          0:00:00.9  (   4.8 % )     0:00:00.9 /  0:00:00.9    1.0
[08/13 19:02:48    853s] ---------------------------------------------------------------------------------------------
[08/13 19:02:48    853s]  HoldOpt #1 TOTAL                   0:00:17.7  ( 100.0 % )     0:00:17.7 /  0:00:17.7    1.0
[08/13 19:02:48    853s] ---------------------------------------------------------------------------------------------
[08/13 19:02:48    853s] 
[08/13 19:02:48    853s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3363.2M, EPOCH TIME: 1755136968.752943
[08/13 19:02:48    853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:48    853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:48    853s] 
[08/13 19:02:48    853s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:02:48    853s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3363.2M, EPOCH TIME: 1755136968.763038
[08/13 19:02:48    853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:02:48    853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:48    853s] ### Creating LA Mngr. totSessionCpu=0:14:14 mem=3363.2M
[08/13 19:02:48    853s] ### Creating LA Mngr, finished. totSessionCpu=0:14:14 mem=3363.2M
[08/13 19:02:48    853s] 
[08/13 19:02:48    853s] TimeStamp Deleting Cell Server Begin ...
[08/13 19:02:48    853s] Deleting Lib Analyzer.
[08/13 19:02:48    853s] 
[08/13 19:02:48    853s] TimeStamp Deleting Cell Server End ...
[08/13 19:02:48    853s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/13 19:02:48    853s] 
[08/13 19:02:48    853s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 19:02:48    853s] Summary for sequential cells identification: 
[08/13 19:02:48    853s]   Identified SBFF number: 16
[08/13 19:02:48    853s]   Identified MBFF number: 0
[08/13 19:02:48    853s]   Identified SB Latch number: 0
[08/13 19:02:48    853s]   Identified MB Latch number: 0
[08/13 19:02:48    853s]   Not identified SBFF number: 0
[08/13 19:02:48    853s]   Not identified MBFF number: 0
[08/13 19:02:48    853s]   Not identified SB Latch number: 0
[08/13 19:02:48    853s]   Not identified MB Latch number: 0
[08/13 19:02:48    853s]   Number of sequential cells which are not FFs: 13
[08/13 19:02:48    853s]  Visiting view : nangate_view_setup
[08/13 19:02:48    853s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 19:02:48    853s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 19:02:48    853s]  Visiting view : nangate_view_hold
[08/13 19:02:48    853s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 19:02:48    853s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 19:02:48    853s] TLC MultiMap info (StdDelay):
[08/13 19:02:48    853s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 19:02:48    853s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 19:02:48    853s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 19:02:48    853s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 19:02:48    853s]  Setting StdDelay to: 8.5ps
[08/13 19:02:48    853s] 
[08/13 19:02:48    853s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 19:02:48    853s] 
[08/13 19:02:48    853s] TimeStamp Deleting Cell Server Begin ...
[08/13 19:02:48    853s] 
[08/13 19:02:48    853s] TimeStamp Deleting Cell Server End ...
[08/13 19:02:48    853s] 
[08/13 19:02:48    853s] Trim Metal Layers:
[08/13 19:02:48    853s] LayerId::1 widthSet size::1
[08/13 19:02:48    853s] LayerId::2 widthSet size::1
[08/13 19:02:48    853s] LayerId::3 widthSet size::1
[08/13 19:02:48    853s] LayerId::4 widthSet size::1
[08/13 19:02:48    853s] LayerId::5 widthSet size::1
[08/13 19:02:48    853s] LayerId::6 widthSet size::1
[08/13 19:02:48    853s] LayerId::7 widthSet size::1
[08/13 19:02:48    853s] LayerId::8 widthSet size::1
[08/13 19:02:48    853s] LayerId::9 widthSet size::1
[08/13 19:02:48    853s] LayerId::10 widthSet size::1
[08/13 19:02:48    853s] eee: pegSigSF::1.070000
[08/13 19:02:48    853s] eee: l::1 avDens::0.093627 usedTrk::5617.605070 availTrk::60000.000000 sigTrk::5617.605070
[08/13 19:02:48    853s] eee: l::2 avDens::0.180473 usedTrk::7619.745803 availTrk::42221.052632 sigTrk::7619.745803
[08/13 19:02:48    853s] eee: l::3 avDens::0.206210 usedTrk::11815.812764 availTrk::57300.000000 sigTrk::11815.812764
[08/13 19:02:48    853s] eee: l::4 avDens::0.215126 usedTrk::6077.317600 availTrk::28250.000000 sigTrk::6077.317600
[08/13 19:02:48    853s] eee: l::5 avDens::0.073222 usedTrk::1998.949818 availTrk::27300.000000 sigTrk::1998.949818
[08/13 19:02:48    853s] eee: l::6 avDens::0.113786 usedTrk::3021.011493 availTrk::26550.000000 sigTrk::3021.011493
[08/13 19:02:48    853s] eee: l::7 avDens::0.028843 usedTrk::80.761071 availTrk::2800.000000 sigTrk::80.761071
[08/13 19:02:48    853s] eee: l::8 avDens::0.057031 usedTrk::123.567500 availTrk::2166.666667 sigTrk::123.567500
[08/13 19:02:48    853s] eee: l::9 avDens::0.239945 usedTrk::159.563323 availTrk::665.000000 sigTrk::159.563323
[08/13 19:02:48    853s] eee: l::10 avDens::0.178289 usedTrk::371.435711 availTrk::2083.333333 sigTrk::371.435711
[08/13 19:02:48    853s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/13 19:02:48    853s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256549 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.866300 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.373094 siPrev=0 viaL=0.000000 crit=0.022563 shortMod=0.112814 fMod=0.005641 
[08/13 19:02:50    855s] Topological Sorting (REAL = 0:00:00.0, MEM = 3351.7M, InitMEM = 3351.7M)
[08/13 19:02:50    855s] End AAE Lib Interpolated Model. (MEM=3363.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 19:02:54    859s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 19:02:54    859s] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 3378.9M) ***
[08/13 19:02:56    861s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/13 19:02:56    861s] 
[08/13 19:02:56    861s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 19:02:56    861s] Summary for sequential cells identification: 
[08/13 19:02:56    861s]   Identified SBFF number: 16
[08/13 19:02:56    861s]   Identified MBFF number: 0
[08/13 19:02:56    861s]   Identified SB Latch number: 0
[08/13 19:02:56    861s]   Identified MB Latch number: 0
[08/13 19:02:56    861s]   Not identified SBFF number: 0
[08/13 19:02:56    861s]   Not identified MBFF number: 0
[08/13 19:02:56    861s]   Not identified SB Latch number: 0
[08/13 19:02:56    861s]   Not identified MB Latch number: 0
[08/13 19:02:56    861s]   Number of sequential cells which are not FFs: 13
[08/13 19:02:56    861s]  Visiting view : nangate_view_setup
[08/13 19:02:56    861s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 19:02:56    861s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 19:02:56    861s]  Visiting view : nangate_view_hold
[08/13 19:02:56    861s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 19:02:56    861s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 19:02:56    861s] TLC MultiMap info (StdDelay):
[08/13 19:02:56    861s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 19:02:56    861s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 19:02:56    861s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 19:02:56    861s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 19:02:56    861s]  Setting StdDelay to: 8.5ps
[08/13 19:02:56    861s] 
[08/13 19:02:56    861s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 19:02:56    861s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3410.94 MB )
[08/13 19:02:56    861s] (I)      ==================== Layers =====================
[08/13 19:02:56    861s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 19:02:56    861s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/13 19:02:56    861s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 19:02:56    861s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/13 19:02:56    861s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/13 19:02:56    861s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/13 19:02:56    861s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/13 19:02:56    861s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/13 19:02:56    861s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/13 19:02:56    861s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/13 19:02:56    861s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/13 19:02:56    861s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/13 19:02:56    861s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/13 19:02:56    861s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/13 19:02:56    861s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/13 19:02:56    861s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/13 19:02:56    861s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/13 19:02:56    861s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/13 19:02:56    861s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/13 19:02:56    861s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/13 19:02:56    861s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/13 19:02:56    861s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/13 19:02:56    861s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 19:02:56    861s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/13 19:02:56    861s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/13 19:02:56    861s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/13 19:02:56    861s] (I)      +-----+----+---------+---------+--------+-------+
[08/13 19:02:56    861s] (I)      Started Import and model ( Curr Mem: 3410.94 MB )
[08/13 19:02:56    861s] (I)      Default pattern map key = top_default.
[08/13 19:02:56    861s] (I)      == Non-default Options ==
[08/13 19:02:56    861s] (I)      Build term to term wires                           : false
[08/13 19:02:56    861s] (I)      Maximum routing layer                              : 10
[08/13 19:02:56    861s] (I)      Number of threads                                  : 1
[08/13 19:02:56    861s] (I)      Method to set GCell size                           : row
[08/13 19:02:56    861s] (I)      Counted 13264 PG shapes. We will not process PG shapes layer by layer.
[08/13 19:02:56    861s] (I)      Use row-based GCell size
[08/13 19:02:56    861s] (I)      Use row-based GCell align
[08/13 19:02:56    861s] (I)      layer 0 area = 0
[08/13 19:02:56    861s] (I)      layer 1 area = 0
[08/13 19:02:56    861s] (I)      layer 2 area = 0
[08/13 19:02:56    861s] (I)      layer 3 area = 0
[08/13 19:02:56    861s] (I)      layer 4 area = 0
[08/13 19:02:56    861s] (I)      layer 5 area = 0
[08/13 19:02:56    861s] (I)      layer 6 area = 0
[08/13 19:02:56    861s] (I)      layer 7 area = 0
[08/13 19:02:56    861s] (I)      layer 8 area = 0
[08/13 19:02:56    861s] (I)      layer 9 area = 0
[08/13 19:02:56    861s] (I)      GCell unit size   : 2800
[08/13 19:02:56    861s] (I)      GCell multiplier  : 1
[08/13 19:02:56    861s] (I)      GCell row height  : 2800
[08/13 19:02:56    861s] (I)      Actual row height : 2800
[08/13 19:02:56    861s] (I)      GCell align ref   : 20140 20160
[08/13 19:02:56    861s] [NR-eGR] Track table information for default rule: 
[08/13 19:02:56    861s] [NR-eGR] metal1 has single uniform track structure
[08/13 19:02:56    861s] [NR-eGR] metal2 has single uniform track structure
[08/13 19:02:56    861s] [NR-eGR] metal3 has single uniform track structure
[08/13 19:02:56    861s] [NR-eGR] metal4 has single uniform track structure
[08/13 19:02:56    861s] [NR-eGR] metal5 has single uniform track structure
[08/13 19:02:56    861s] [NR-eGR] metal6 has single uniform track structure
[08/13 19:02:56    861s] [NR-eGR] metal7 has single uniform track structure
[08/13 19:02:56    861s] [NR-eGR] metal8 has single uniform track structure
[08/13 19:02:56    861s] [NR-eGR] metal9 has single uniform track structure
[08/13 19:02:56    861s] [NR-eGR] metal10 has single uniform track structure
[08/13 19:02:56    861s] (I)      ============== Default via ===============
[08/13 19:02:56    861s] (I)      +---+------------------+-----------------+
[08/13 19:02:56    861s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/13 19:02:56    861s] (I)      +---+------------------+-----------------+
[08/13 19:02:56    861s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/13 19:02:56    861s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/13 19:02:56    861s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/13 19:02:56    861s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/13 19:02:56    861s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/13 19:02:56    861s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/13 19:02:56    861s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/13 19:02:56    861s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/13 19:02:56    861s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/13 19:02:56    861s] (I)      +---+------------------+-----------------+
[08/13 19:02:56    861s] [NR-eGR] Read 23728 PG shapes
[08/13 19:02:56    861s] [NR-eGR] Read 0 clock shapes
[08/13 19:02:56    861s] [NR-eGR] Read 0 other shapes
[08/13 19:02:56    861s] [NR-eGR] #Routing Blockages  : 0
[08/13 19:02:56    861s] [NR-eGR] #Instance Blockages : 0
[08/13 19:02:56    861s] [NR-eGR] #PG Blockages       : 23728
[08/13 19:02:56    861s] [NR-eGR] #Halo Blockages     : 0
[08/13 19:02:56    861s] [NR-eGR] #Boundary Blockages : 0
[08/13 19:02:56    861s] [NR-eGR] #Clock Blockages    : 0
[08/13 19:02:56    861s] [NR-eGR] #Other Blockages    : 0
[08/13 19:02:56    861s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/13 19:02:56    861s] (I)      early_global_route_priority property id does not exist.
[08/13 19:02:56    861s] (I)      Read Num Blocks=23728  Num Prerouted Wires=15448  Num CS=0
[08/13 19:02:56    861s] (I)      Layer 1 (V) : #blockages 2784 : #preroutes 7396
[08/13 19:02:56    861s] (I)      Layer 2 (H) : #blockages 2784 : #preroutes 6993
[08/13 19:02:56    861s] (I)      Layer 3 (V) : #blockages 2784 : #preroutes 1021
[08/13 19:02:56    861s] (I)      Layer 4 (H) : #blockages 2784 : #preroutes 38
[08/13 19:02:56    861s] (I)      Layer 5 (V) : #blockages 2784 : #preroutes 0
[08/13 19:02:56    861s] (I)      Layer 6 (H) : #blockages 2784 : #preroutes 0
[08/13 19:02:56    861s] (I)      Layer 7 (V) : #blockages 2784 : #preroutes 0
[08/13 19:02:56    861s] (I)      Layer 8 (H) : #blockages 2812 : #preroutes 0
[08/13 19:02:56    861s] (I)      Layer 9 (V) : #blockages 1428 : #preroutes 0
[08/13 19:02:56    861s] (I)      Number of ignored nets                =     55
[08/13 19:02:56    861s] (I)      Number of connected nets              =      0
[08/13 19:02:56    861s] (I)      Number of fixed nets                  =     55.  Ignored: Yes
[08/13 19:02:56    861s] (I)      Number of clock nets                  =     55.  Ignored: No
[08/13 19:02:56    861s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/13 19:02:56    861s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/13 19:02:56    861s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/13 19:02:56    861s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/13 19:02:56    861s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/13 19:02:56    861s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/13 19:02:56    861s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/13 19:02:56    861s] (I)      Ndr track 0 does not exist
[08/13 19:02:56    861s] (I)      ---------------------Grid Graph Info--------------------
[08/13 19:02:56    861s] (I)      Routing area        : (0, 0) - (693880, 687120)
[08/13 19:02:56    861s] (I)      Core area           : (20140, 20160) - (673740, 666960)
[08/13 19:02:56    861s] (I)      Site width          :   380  (dbu)
[08/13 19:02:56    861s] (I)      Row height          :  2800  (dbu)
[08/13 19:02:56    861s] (I)      GCell row height    :  2800  (dbu)
[08/13 19:02:56    861s] (I)      GCell width         :  2800  (dbu)
[08/13 19:02:56    861s] (I)      GCell height        :  2800  (dbu)
[08/13 19:02:56    861s] (I)      Grid                :   248   246    10
[08/13 19:02:56    861s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/13 19:02:56    861s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/13 19:02:56    861s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/13 19:02:56    861s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/13 19:02:56    861s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/13 19:02:56    861s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/13 19:02:56    861s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/13 19:02:56    861s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/13 19:02:56    861s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/13 19:02:56    861s] (I)      Total num of tracks :  2454  1826  2454  1238  1226  1238   408   412   214   206
[08/13 19:02:56    861s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/13 19:02:56    861s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/13 19:02:56    861s] (I)      --------------------------------------------------------
[08/13 19:02:56    861s] 
[08/13 19:02:56    861s] [NR-eGR] ============ Routing rule table ============
[08/13 19:02:56    861s] [NR-eGR] Rule id: 0  Nets: 46209
[08/13 19:02:56    861s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/13 19:02:56    861s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/13 19:02:56    861s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/13 19:02:56    861s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/13 19:02:56    861s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/13 19:02:56    861s] [NR-eGR] ========================================
[08/13 19:02:56    861s] [NR-eGR] 
[08/13 19:02:56    861s] (I)      =============== Blocked Tracks ===============
[08/13 19:02:56    861s] (I)      +-------+---------+----------+---------------+
[08/13 19:02:56    861s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/13 19:02:56    861s] (I)      +-------+---------+----------+---------------+
[08/13 19:02:56    861s] (I)      |     1 |       0 |        0 |         0.00% |
[08/13 19:02:56    861s] (I)      |     2 |  449196 |    30160 |         6.71% |
[08/13 19:02:56    861s] (I)      |     3 |  608592 |     6496 |         1.07% |
[08/13 19:02:56    861s] (I)      |     4 |  304548 |    22040 |         7.24% |
[08/13 19:02:56    861s] (I)      |     5 |  304048 |     7424 |         2.44% |
[08/13 19:02:56    861s] (I)      |     6 |  304548 |    24824 |         8.15% |
[08/13 19:02:56    861s] (I)      |     7 |  101184 |     7657 |         7.57% |
[08/13 19:02:56    861s] (I)      |     8 |  101352 |    10672 |        10.53% |
[08/13 19:02:56    861s] (I)      |     9 |   53072 |     9340 |        17.60% |
[08/13 19:02:56    861s] (I)      |    10 |   50676 |     6999 |        13.81% |
[08/13 19:02:56    861s] (I)      +-------+---------+----------+---------------+
[08/13 19:02:56    861s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 3410.94 MB )
[08/13 19:02:56    861s] (I)      Reset routing kernel
[08/13 19:02:56    861s] (I)      Started Global Routing ( Curr Mem: 3410.94 MB )
[08/13 19:02:56    861s] (I)      totalPins=146265  totalGlobalPin=137099 (93.73%)
[08/13 19:02:56    862s] (I)      total 2D Cap : 2200574 = (1038550 H, 1162024 V)
[08/13 19:02:56    862s] (I)      
[08/13 19:02:56    862s] (I)      ============  Phase 1a Route ============
[08/13 19:02:57    862s] (I)      Usage: 277714 = (130156 H, 147558 V) = (12.53% H, 12.70% V) = (1.822e+05um H, 2.066e+05um V)
[08/13 19:02:57    862s] (I)      
[08/13 19:02:57    862s] (I)      ============  Phase 1b Route ============
[08/13 19:02:57    862s] (I)      Usage: 277714 = (130156 H, 147558 V) = (12.53% H, 12.70% V) = (1.822e+05um H, 2.066e+05um V)
[08/13 19:02:57    862s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.887996e+05um
[08/13 19:02:57    862s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[08/13 19:02:57    862s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/13 19:02:57    862s] (I)      
[08/13 19:02:57    862s] (I)      ============  Phase 1c Route ============
[08/13 19:02:57    862s] (I)      Usage: 277714 = (130156 H, 147558 V) = (12.53% H, 12.70% V) = (1.822e+05um H, 2.066e+05um V)
[08/13 19:02:57    862s] (I)      
[08/13 19:02:57    862s] (I)      ============  Phase 1d Route ============
[08/13 19:02:57    862s] (I)      Usage: 277714 = (130156 H, 147558 V) = (12.53% H, 12.70% V) = (1.822e+05um H, 2.066e+05um V)
[08/13 19:02:57    862s] (I)      
[08/13 19:02:57    862s] (I)      ============  Phase 1e Route ============
[08/13 19:02:57    862s] (I)      Usage: 277714 = (130156 H, 147558 V) = (12.53% H, 12.70% V) = (1.822e+05um H, 2.066e+05um V)
[08/13 19:02:57    862s] (I)      
[08/13 19:02:57    862s] (I)      ============  Phase 1l Route ============
[08/13 19:02:57    862s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/13 19:02:57    862s] (I)      Layer  2:     438322    135087       124           0      447705    ( 0.00%) 
[08/13 19:02:57    862s] (I)      Layer  3:     600760    151505         3           0      607620    ( 0.00%) 
[08/13 19:02:57    862s] (I)      Layer  4:     296037     78873        47           0      303800    ( 0.00%) 
[08/13 19:02:57    862s] (I)      Layer  5:     296957     24533         1           0      303810    ( 0.00%) 
[08/13 19:02:57    862s] (I)      Layer  6:     293438     31271         0           0      303800    ( 0.00%) 
[08/13 19:02:57    862s] (I)      Layer  7:      94158       983         0        3768       97502    ( 3.72%) 
[08/13 19:02:57    862s] (I)      Layer  8:      90268      1507         0        9277       91990    ( 9.16%) 
[08/13 19:02:57    862s] (I)      Layer  9:      43882         0         0       14296       38871    (26.89%) 
[08/13 19:02:57    862s] (I)      Layer 10:      43488         0         0       14388       36246    (28.42%) 
[08/13 19:02:57    862s] (I)      Total:       2197310    423759       175       41726     2231342    ( 1.84%) 
[08/13 19:02:57    862s] (I)      
[08/13 19:02:57    862s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/13 19:02:57    862s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/13 19:02:57    862s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/13 19:02:57    862s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[08/13 19:02:57    862s] [NR-eGR] --------------------------------------------------------------------------------
[08/13 19:02:57    862s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:57    862s] [NR-eGR]  metal2 ( 2)        94( 0.15%)         3( 0.00%)         1( 0.00%)   ( 0.16%) 
[08/13 19:02:57    862s] [NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:57    862s] [NR-eGR]  metal4 ( 4)        43( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[08/13 19:02:57    862s] [NR-eGR]  metal5 ( 5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:57    862s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:57    862s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:57    862s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:57    862s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:57    862s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/13 19:02:57    862s] [NR-eGR] --------------------------------------------------------------------------------
[08/13 19:02:57    862s] [NR-eGR]        Total       141( 0.03%)         3( 0.00%)         1( 0.00%)   ( 0.03%) 
[08/13 19:02:57    862s] [NR-eGR] 
[08/13 19:02:57    862s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 3410.94 MB )
[08/13 19:02:57    862s] (I)      total 2D Cap : 2206122 = (1039433 H, 1166689 V)
[08/13 19:02:57    862s] (I)      ====================================== Runtime Summary =======================================
[08/13 19:02:57    862s] (I)       Step                                         %        Start       Finish      Real       CPU 
[08/13 19:02:57    862s] (I)      ----------------------------------------------------------------------------------------------
[08/13 19:02:57    862s] (I)       Early Global Route kernel              100.00%  7724.04 sec  7724.48 sec  0.45 sec  0.42 sec 
[08/13 19:02:57    862s] (I)       +-Import and model                      40.52%  7724.04 sec  7724.22 sec  0.18 sec  0.17 sec 
[08/13 19:02:57    862s] (I)       | +-Create place DB                     17.11%  7724.04 sec  7724.11 sec  0.08 sec  0.08 sec 
[08/13 19:02:57    862s] (I)       | | +-Import place data                 17.10%  7724.04 sec  7724.11 sec  0.08 sec  0.08 sec 
[08/13 19:02:57    862s] (I)       | | | +-Read instances and placement     4.17%  7724.04 sec  7724.06 sec  0.02 sec  0.02 sec 
[08/13 19:02:57    862s] (I)       | | | +-Read nets                       12.91%  7724.06 sec  7724.11 sec  0.06 sec  0.06 sec 
[08/13 19:02:57    862s] (I)       | +-Create route DB                     20.84%  7724.11 sec  7724.21 sec  0.09 sec  0.08 sec 
[08/13 19:02:57    862s] (I)       | | +-Import route data (1T)            20.79%  7724.11 sec  7724.21 sec  0.09 sec  0.08 sec 
[08/13 19:02:57    862s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.18%  7724.13 sec  7724.14 sec  0.01 sec  0.01 sec 
[08/13 19:02:57    862s] (I)       | | | | +-Read routing blockages         0.00%  7724.13 sec  7724.13 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | | | +-Read instance blockages        0.83%  7724.13 sec  7724.13 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | | | +-Read PG blockages              0.50%  7724.13 sec  7724.13 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | | | +-Read clock blockages           0.09%  7724.13 sec  7724.13 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | | | +-Read other blockages           0.08%  7724.13 sec  7724.13 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | | | +-Read halo blockages            0.10%  7724.13 sec  7724.13 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | | | +-Read boundary cut boxes        0.00%  7724.13 sec  7724.13 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | | +-Read blackboxes                  0.00%  7724.14 sec  7724.14 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | | +-Read prerouted                   7.38%  7724.14 sec  7724.17 sec  0.03 sec  0.03 sec 
[08/13 19:02:57    862s] (I)       | | | +-Read unlegalized nets            0.72%  7724.17 sec  7724.17 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | | +-Read nets                        1.72%  7724.17 sec  7724.18 sec  0.01 sec  0.01 sec 
[08/13 19:02:57    862s] (I)       | | | +-Set up via pillars               0.08%  7724.18 sec  7724.18 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | | +-Initialize 3D grid graph         0.27%  7724.19 sec  7724.19 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | | +-Model blockage capacity          3.36%  7724.19 sec  7724.20 sec  0.01 sec  0.01 sec 
[08/13 19:02:57    862s] (I)       | | | | +-Initialize 3D capacity         3.07%  7724.19 sec  7724.20 sec  0.01 sec  0.01 sec 
[08/13 19:02:57    862s] (I)       | +-Read aux data                        0.00%  7724.21 sec  7724.21 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | +-Others data preparation              0.44%  7724.21 sec  7724.21 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | +-Create route kernel                  1.43%  7724.21 sec  7724.21 sec  0.01 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       +-Global Routing                        56.64%  7724.22 sec  7724.47 sec  0.25 sec  0.24 sec 
[08/13 19:02:57    862s] (I)       | +-Initialization                       2.51%  7724.22 sec  7724.23 sec  0.01 sec  0.01 sec 
[08/13 19:02:57    862s] (I)       | +-Net group 1                         48.41%  7724.23 sec  7724.44 sec  0.22 sec  0.21 sec 
[08/13 19:02:57    862s] (I)       | | +-Generate topology                  5.44%  7724.23 sec  7724.25 sec  0.02 sec  0.02 sec 
[08/13 19:02:57    862s] (I)       | | +-Phase 1a                          13.54%  7724.26 sec  7724.32 sec  0.06 sec  0.06 sec 
[08/13 19:02:57    862s] (I)       | | | +-Pattern routing (1T)            10.95%  7724.26 sec  7724.31 sec  0.05 sec  0.05 sec 
[08/13 19:02:57    862s] (I)       | | | +-Add via demand to 2D             2.45%  7724.31 sec  7724.32 sec  0.01 sec  0.01 sec 
[08/13 19:02:57    862s] (I)       | | +-Phase 1b                           0.09%  7724.32 sec  7724.32 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | +-Phase 1c                           0.00%  7724.32 sec  7724.32 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | +-Phase 1d                           0.00%  7724.32 sec  7724.32 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | +-Phase 1e                           0.05%  7724.32 sec  7724.32 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | | +-Route legalization               0.00%  7724.32 sec  7724.32 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       | | +-Phase 1l                          27.98%  7724.32 sec  7724.44 sec  0.12 sec  0.12 sec 
[08/13 19:02:57    862s] (I)       | | | +-Layer assignment (1T)           27.43%  7724.32 sec  7724.44 sec  0.12 sec  0.12 sec 
[08/13 19:02:57    862s] (I)       | +-Clean cong LA                        0.00%  7724.44 sec  7724.44 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)       +-Export 3D cong map                     1.76%  7724.47 sec  7724.48 sec  0.01 sec  0.01 sec 
[08/13 19:02:57    862s] (I)       | +-Export 2D cong map                   0.16%  7724.48 sec  7724.48 sec  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)      ===================== Summary by functions =====================
[08/13 19:02:57    862s] (I)       Lv  Step                                 %      Real       CPU 
[08/13 19:02:57    862s] (I)      ----------------------------------------------------------------
[08/13 19:02:57    862s] (I)        0  Early Global Route kernel      100.00%  0.45 sec  0.42 sec 
[08/13 19:02:57    862s] (I)        1  Global Routing                  56.64%  0.25 sec  0.24 sec 
[08/13 19:02:57    862s] (I)        1  Import and model                40.52%  0.18 sec  0.17 sec 
[08/13 19:02:57    862s] (I)        1  Export 3D cong map               1.76%  0.01 sec  0.01 sec 
[08/13 19:02:57    862s] (I)        2  Net group 1                     48.41%  0.22 sec  0.21 sec 
[08/13 19:02:57    862s] (I)        2  Create route DB                 20.84%  0.09 sec  0.08 sec 
[08/13 19:02:57    862s] (I)        2  Create place DB                 17.11%  0.08 sec  0.08 sec 
[08/13 19:02:57    862s] (I)        2  Initialization                   2.51%  0.01 sec  0.01 sec 
[08/13 19:02:57    862s] (I)        2  Create route kernel              1.43%  0.01 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        2  Others data preparation          0.44%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        2  Export 2D cong map               0.16%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        3  Phase 1l                        27.98%  0.12 sec  0.12 sec 
[08/13 19:02:57    862s] (I)        3  Import route data (1T)          20.79%  0.09 sec  0.08 sec 
[08/13 19:02:57    862s] (I)        3  Import place data               17.10%  0.08 sec  0.08 sec 
[08/13 19:02:57    862s] (I)        3  Phase 1a                        13.54%  0.06 sec  0.06 sec 
[08/13 19:02:57    862s] (I)        3  Generate topology                5.44%  0.02 sec  0.02 sec 
[08/13 19:02:57    862s] (I)        3  Phase 1b                         0.09%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        3  Phase 1e                         0.05%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        4  Layer assignment (1T)           27.43%  0.12 sec  0.12 sec 
[08/13 19:02:57    862s] (I)        4  Read nets                       14.62%  0.07 sec  0.06 sec 
[08/13 19:02:57    862s] (I)        4  Pattern routing (1T)            10.95%  0.05 sec  0.05 sec 
[08/13 19:02:57    862s] (I)        4  Read prerouted                   7.38%  0.03 sec  0.03 sec 
[08/13 19:02:57    862s] (I)        4  Read instances and placement     4.17%  0.02 sec  0.02 sec 
[08/13 19:02:57    862s] (I)        4  Model blockage capacity          3.36%  0.01 sec  0.01 sec 
[08/13 19:02:57    862s] (I)        4  Add via demand to 2D             2.45%  0.01 sec  0.01 sec 
[08/13 19:02:57    862s] (I)        4  Read blockages ( Layer 2-10 )    2.18%  0.01 sec  0.01 sec 
[08/13 19:02:57    862s] (I)        4  Read unlegalized nets            0.72%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        4  Initialize 3D grid graph         0.27%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        4  Set up via pillars               0.08%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        5  Initialize 3D capacity           3.07%  0.01 sec  0.01 sec 
[08/13 19:02:57    862s] (I)        5  Read instance blockages          0.83%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        5  Read PG blockages                0.50%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        5  Read halo blockages              0.10%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        5  Read clock blockages             0.09%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        5  Read other blockages             0.08%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/13 19:02:57    862s] OPERPROF: Starting HotSpotCal at level 1, MEM:3410.9M, EPOCH TIME: 1755136977.220642
[08/13 19:02:57    862s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 19:02:57    862s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:3410.9M, EPOCH TIME: 1755136977.225310
[08/13 19:02:57    862s] OPERPROF: Starting HotSpotCal at level 1, MEM:3410.9M, EPOCH TIME: 1755136977.225519
[08/13 19:02:57    862s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/13 19:02:57    862s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3410.9M, EPOCH TIME: 1755136977.229349
[08/13 19:02:57    862s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3336.4M, EPOCH TIME: 1755136977.397520
[08/13 19:02:57    862s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:57    862s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:57    862s] 
[08/13 19:02:57    862s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:02:57    862s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:3336.4M, EPOCH TIME: 1755136977.408726
[08/13 19:02:57    862s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:02:57    862s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:02:57    862s] 
[08/13 19:02:57    862s] TimeStamp Deleting Cell Server Begin ...
[08/13 19:02:57    862s] 
[08/13 19:02:57    862s] TimeStamp Deleting Cell Server End ...
[08/13 19:02:58    863s] Topological Sorting (REAL = 0:00:00.0, MEM = 3344.5M, InitMEM = 3344.5M)
[08/13 19:02:58    863s] End AAE Lib Interpolated Model. (MEM=3355.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 19:03:02    867s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 19:03:02    867s] *** CDM Built up (cpu=0:00:04.5  real=0:00:04.0  mem= 3371.7M) ***
[08/13 19:03:04    869s] Topological Sorting (REAL = 0:00:00.0, MEM = 3315.2M, InitMEM = 3315.2M)
[08/13 19:03:04    869s] End AAE Lib Interpolated Model. (MEM=3326.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/13 19:03:09    874s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/13 19:03:09    874s] *** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 3374.4M) ***
[08/13 19:03:11    875s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/13 19:03:11    875s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3341.6M, EPOCH TIME: 1755136991.318010
[08/13 19:03:11    875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:11    875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:11    875s] 
[08/13 19:03:11    875s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:03:11    875s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:3341.6M, EPOCH TIME: 1755136991.330211
[08/13 19:03:11    875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:03:11    875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:11    875s] 
[08/13 19:03:11    875s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3341.6M, EPOCH TIME: 1755136991.355253
[08/13 19:03:11    875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:11    875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:11    875s] 
[08/13 19:03:11    875s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:03:11    875s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:3341.6M, EPOCH TIME: 1755136991.365926
[08/13 19:03:11    875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:03:11    875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:11    875s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3341.6M, EPOCH TIME: 1755136991.390315
[08/13 19:03:11    875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:11    875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:11    875s] 
[08/13 19:03:11    875s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/13 19:03:11    875s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:3341.6M, EPOCH TIME: 1755136991.401115
[08/13 19:03:11    875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:03:11    875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:11    875s] *** Final Summary (holdfix) CPU=0:00:13.3, REAL=0:00:14.0, MEM=3341.6M
[08/13 19:03:11    875s] All LLGs are deleted
[08/13 19:03:11    875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:11    875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:11    875s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3341.6M, EPOCH TIME: 1755136991.472282
[08/13 19:03:11    875s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3341.6M, EPOCH TIME: 1755136991.472351
[08/13 19:03:11    875s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3341.6M, EPOCH TIME: 1755136991.472972
[08/13 19:03:11    875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:11    875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:11    875s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3341.6M, EPOCH TIME: 1755136991.473665
[08/13 19:03:11    875s] Max number of tech site patterns supported in site array is 256.
[08/13 19:03:11    875s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/13 19:03:11    875s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3341.6M, EPOCH TIME: 1755136991.477270
[08/13 19:03:11    875s] After signature check, allow fast init is false, keep pre-filter is true.
[08/13 19:03:11    875s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/13 19:03:11    875s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:3341.6M, EPOCH TIME: 1755136991.483252
[08/13 19:03:11    875s] SiteArray: non-trimmed site array dimensions = 231 x 1720
[08/13 19:03:11    875s] SiteArray: use 2,072,576 bytes
[08/13 19:03:11    875s] SiteArray: current memory after site array memory allocation 3341.6M
[08/13 19:03:11    875s] SiteArray: FP blocked sites are writable
[08/13 19:03:11    875s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3341.6M, EPOCH TIME: 1755136991.488211
[08/13 19:03:11    875s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.006, REAL:0.006, MEM:3341.6M, EPOCH TIME: 1755136991.494345
[08/13 19:03:11    875s] SiteArray: number of non floorplan blocked sites for llg default is 397320
[08/13 19:03:11    875s] Atter site array init, number of instance map data is 0.
[08/13 19:03:11    875s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:3341.6M, EPOCH TIME: 1755136991.497599
[08/13 19:03:11    875s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:3341.6M, EPOCH TIME: 1755136991.498885
[08/13 19:03:11    875s] All LLGs are deleted
[08/13 19:03:11    875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[08/13 19:03:11    875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:11    875s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3341.6M, EPOCH TIME: 1755136991.510114
[08/13 19:03:11    875s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3341.6M, EPOCH TIME: 1755136991.510156
[08/13 19:03:11    875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:11    875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:12    876s] 
[08/13 19:03:12    876s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/13 19:03:12    876s] Summary for sequential cells identification: 
[08/13 19:03:12    876s]   Identified SBFF number: 16
[08/13 19:03:12    876s]   Identified MBFF number: 0
[08/13 19:03:12    876s]   Identified SB Latch number: 0
[08/13 19:03:12    876s]   Identified MB Latch number: 0
[08/13 19:03:12    876s]   Not identified SBFF number: 0
[08/13 19:03:12    876s]   Not identified MBFF number: 0
[08/13 19:03:12    876s]   Not identified SB Latch number: 0
[08/13 19:03:12    876s]   Not identified MB Latch number: 0
[08/13 19:03:12    876s]   Number of sequential cells which are not FFs: 13
[08/13 19:03:12    876s]  Visiting view : nangate_view_setup
[08/13 19:03:12    876s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/13 19:03:12    876s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/13 19:03:12    876s]  Visiting view : nangate_view_hold
[08/13 19:03:12    876s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/13 19:03:12    876s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/13 19:03:12    876s] TLC MultiMap info (StdDelay):
[08/13 19:03:12    876s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/13 19:03:12    876s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/13 19:03:12    876s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/13 19:03:12    876s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/13 19:03:12    876s]  Setting StdDelay to: 8.5ps
[08/13 19:03:12    876s] 
[08/13 19:03:12    876s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/13 19:03:12    876s] clean pInstBBox. size 0
[08/13 19:03:12    876s] All LLGs are deleted
[08/13 19:03:12    876s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:12    876s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/13 19:03:12    876s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3343.6M, EPOCH TIME: 1755136992.351584
[08/13 19:03:12    876s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3343.6M, EPOCH TIME: 1755136992.351638
[08/13 19:03:12    876s] Info: pop threads available for lower-level modules during optimization.
[08/13 19:03:12    876s] 
[08/13 19:03:12    876s] =============================================================================================
[08/13 19:03:12    876s]  Final TAT Report : opt_design #3                                               21.18-s099_1
[08/13 19:03:12    876s] =============================================================================================
[08/13 19:03:12    876s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/13 19:03:12    876s] ---------------------------------------------------------------------------------------------
[08/13 19:03:12    876s] [ InitOpt                ]      1   0:00:07.6  (  11.9 % )     0:00:07.6 /  0:00:07.5    1.0
[08/13 19:03:12    876s] [ HoldOpt                ]      1   0:00:16.0  (  25.1 % )     0:00:17.7 /  0:00:17.7    1.0
[08/13 19:03:12    876s] [ ViewPruning            ]      8   0:00:00.9  (   1.4 % )     0:00:00.9 /  0:00:00.9    1.0
[08/13 19:03:12    876s] [ BuildHoldData          ]      1   0:00:07.2  (  11.3 % )     0:00:14.4 /  0:00:14.3    1.0
[08/13 19:03:12    876s] [ OptSummaryReport       ]      8   0:00:02.1  (   3.3 % )     0:00:15.1 /  0:00:14.3    0.9
[08/13 19:03:12    876s] [ DrvReport              ]      2   0:00:01.7  (   2.7 % )     0:00:01.7 /  0:00:01.0    0.6
[08/13 19:03:12    876s] [ SlackTraversorInit     ]      4   0:00:01.0  (   1.6 % )     0:00:01.0 /  0:00:01.0    1.0
[08/13 19:03:12    876s] [ CellServerInit         ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/13 19:03:12    876s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:03:12    876s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.0
[08/13 19:03:12    876s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/13 19:03:12    876s] [ RefinePlace            ]      1   0:00:01.1  (   1.7 % )     0:00:01.1 /  0:00:01.1    1.0
[08/13 19:03:12    876s] [ EarlyGlobalRoute       ]      1   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.4    0.9
[08/13 19:03:12    876s] [ ExtractRC              ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/13 19:03:12    876s] [ TimingUpdate           ]     35   0:00:03.1  (   4.9 % )     0:00:16.6 /  0:00:16.6    1.0
[08/13 19:03:12    876s] [ FullDelayCalc          ]      5   0:00:18.8  (  29.5 % )     0:00:18.8 /  0:00:18.8    1.0
[08/13 19:03:12    876s] [ TimingReport           ]     10   0:00:01.2  (   1.8 % )     0:00:01.2 /  0:00:01.2    1.0
[08/13 19:03:12    876s] [ GenerateReports        ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.1    0.9
[08/13 19:03:12    876s] [ MISC                   ]          0:00:01.7  (   2.7 % )     0:00:01.7 /  0:00:01.7    1.0
[08/13 19:03:12    876s] ---------------------------------------------------------------------------------------------
[08/13 19:03:12    876s]  opt_design #3 TOTAL                0:01:03.6  ( 100.0 % )     0:01:03.6 /  0:01:02.6    1.0
[08/13 19:03:12    876s] ---------------------------------------------------------------------------------------------
[08/13 19:03:12    876s] 
[08/13 19:03:12    876s] 
[08/13 19:03:12    876s] TimeStamp Deleting Cell Server Begin ...
[08/13 19:03:12    876s] 
[08/13 19:03:12    876s] TimeStamp Deleting Cell Server End ...
report_area 

[08/13 19:13:05    893s]     Hinst Name       Module Name          Inst Count           Total Area
[08/13 19:13:05    893s] ----------------------------------------------------------------------
[08/13 19:13:05    893s] top                                            38411            76817.342
[08/13 19:13:05    893s] @innovus 39> 