Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jun 22 22:18:06 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/sisd_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------+------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                     Instance                     |                        Module                        | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+--------------------------------------------------+------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                     |                                                (top) |        550 |        550 |       0 |    0 | 756 |      0 |      0 |          3 |
|   bd_0_i                                         |                                                 bd_0 |        550 |        550 |       0 |    0 | 756 |      0 |      0 |          3 |
|     hls_inst                                     |                                      bd_0_hls_inst_0 |        550 |        550 |       0 |    0 | 756 |      0 |      0 |          3 |
|       (hls_inst)                                 |                                      bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       U0                                         |                                 bd_0_hls_inst_0_sisd |        550 |        550 |       0 |    0 | 756 |      0 |      0 |          3 |
|         (U0)                                     |                                 bd_0_hls_inst_0_sisd |          2 |          2 |       0 |    0 | 298 |      0 |      0 |          0 |
|         control_s_axi_U                          |                   bd_0_hls_inst_0_sisd_control_s_axi |        227 |        227 |       0 |    0 | 183 |      0 |      0 |          0 |
|         mul_32s_32s_32_2_1_U1                    |              bd_0_hls_inst_0_sisd_mul_32s_32s_32_2_1 |         15 |         15 |       0 |    0 |  17 |      0 |      0 |          3 |
|         sdiv_32s_32s_32_36_seq_1_U2              |        bd_0_hls_inst_0_sisd_sdiv_32s_32s_32_36_seq_1 |        306 |        306 |       0 |    0 | 258 |      0 |      0 |          0 |
|           (sdiv_32s_32s_32_36_seq_1_U2)          |        bd_0_hls_inst_0_sisd_sdiv_32s_32s_32_36_seq_1 |        194 |        194 |       0 |    0 |  97 |      0 |      0 |          0 |
|           sisd_sdiv_32s_32s_32_36_seq_1_divseq_u | bd_0_hls_inst_0_sisd_sdiv_32s_32s_32_36_seq_1_divseq |        112 |        112 |       0 |    0 | 161 |      0 |      0 |          0 |
+--------------------------------------------------+------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+


