--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Temporizador.twx Temporizador.ncd -o Temporizador.twr
Temporizador.pcf -ucf Temporizador.ucf

Design file:              Temporizador.ncd
Physical constraint file: Temporizador.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_100MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1887 paths analyzed, 194 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.744ns.
--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer3/state_reg_FSM_FFd2 (SLICE_X12Y53.B3), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaPCC/vgap/clk_50MHz (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaPCC/vgap/clk_50MHz to dbounce/debouncer3/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   dbounce/debouncer4/q_reg<3>
                                                       vgaPCC/vgap/clk_50MHz
    SLICE_X17Y46.D4      net (fanout=6)        0.891   vgaPCC/vgap/clk_50MHz
    SLICE_X17Y46.D       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>11
    SLICE_X17Y46.A3      net (fanout=1)        0.291   dbounce/debouncer0/m_tick<18>1
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X12Y53.B3      net (fanout=10)       1.247   dbounce/debouncer0/m_tick
    SLICE_X12Y53.CLK     Tas                   0.341   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd2-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.696ns (1.267ns logic, 2.429ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_6 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.600ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.338 - 0.353)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_6 to dbounce/debouncer3/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.CQ      Tcko                  0.408   dbounce/debouncer4/q_reg<7>
                                                       dbounce/debouncer4/q_reg_6
    SLICE_X17Y43.A2      net (fanout=5)        0.618   dbounce/debouncer4/q_reg<6>
    SLICE_X17Y43.A       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X17Y46.A6      net (fanout=1)        0.468   dbounce/debouncer0/m_tick<18>12
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X12Y53.B3      net (fanout=10)       1.247   dbounce/debouncer0/m_tick
    SLICE_X12Y53.CLK     Tas                   0.341   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd2-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.600ns (1.267ns logic, 2.333ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_4 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.338 - 0.353)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_4 to dbounce/debouncer3/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.AQ      Tcko                  0.408   dbounce/debouncer4/q_reg<7>
                                                       dbounce/debouncer4/q_reg_4
    SLICE_X17Y43.A1      net (fanout=5)        0.615   dbounce/debouncer4/q_reg<4>
    SLICE_X17Y43.A       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X17Y46.A6      net (fanout=1)        0.468   dbounce/debouncer0/m_tick<18>12
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X12Y53.B3      net (fanout=10)       1.247   dbounce/debouncer0/m_tick
    SLICE_X12Y53.CLK     Tas                   0.341   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd2-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.267ns logic, 2.330ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer1/state_reg_FSM_FFd2 (SLICE_X13Y53.B4), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaPCC/vgap/clk_50MHz (FF)
  Destination:          dbounce/debouncer1/state_reg_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.679ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaPCC/vgap/clk_50MHz to dbounce/debouncer1/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   dbounce/debouncer4/q_reg<3>
                                                       vgaPCC/vgap/clk_50MHz
    SLICE_X17Y46.D4      net (fanout=6)        0.891   vgaPCC/vgap/clk_50MHz
    SLICE_X17Y46.D       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>11
    SLICE_X17Y46.A3      net (fanout=1)        0.291   dbounce/debouncer0/m_tick<18>1
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X13Y53.B4      net (fanout=10)       1.249   dbounce/debouncer0/m_tick
    SLICE_X13Y53.CLK     Tas                   0.322   dbounce/debouncer1/state_reg_FSM_FFd2
                                                       dbounce/debouncer1/state_reg_FSM_FFd2-In1
                                                       dbounce/debouncer1/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.679ns (1.248ns logic, 2.431ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_6 (FF)
  Destination:          dbounce/debouncer1/state_reg_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.338 - 0.353)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_6 to dbounce/debouncer1/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.CQ      Tcko                  0.408   dbounce/debouncer4/q_reg<7>
                                                       dbounce/debouncer4/q_reg_6
    SLICE_X17Y43.A2      net (fanout=5)        0.618   dbounce/debouncer4/q_reg<6>
    SLICE_X17Y43.A       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X17Y46.A6      net (fanout=1)        0.468   dbounce/debouncer0/m_tick<18>12
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X13Y53.B4      net (fanout=10)       1.249   dbounce/debouncer0/m_tick
    SLICE_X13Y53.CLK     Tas                   0.322   dbounce/debouncer1/state_reg_FSM_FFd2
                                                       dbounce/debouncer1/state_reg_FSM_FFd2-In1
                                                       dbounce/debouncer1/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (1.248ns logic, 2.335ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_4 (FF)
  Destination:          dbounce/debouncer1/state_reg_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.338 - 0.353)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_4 to dbounce/debouncer1/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.AQ      Tcko                  0.408   dbounce/debouncer4/q_reg<7>
                                                       dbounce/debouncer4/q_reg_4
    SLICE_X17Y43.A1      net (fanout=5)        0.615   dbounce/debouncer4/q_reg<4>
    SLICE_X17Y43.A       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X17Y46.A6      net (fanout=1)        0.468   dbounce/debouncer0/m_tick<18>12
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X13Y53.B4      net (fanout=10)       1.249   dbounce/debouncer0/m_tick
    SLICE_X13Y53.CLK     Tas                   0.322   dbounce/debouncer1/state_reg_FSM_FFd2
                                                       dbounce/debouncer1/state_reg_FSM_FFd2-In1
                                                       dbounce/debouncer1/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (1.248ns logic, 2.332ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer1/state_reg_FSM_FFd1 (SLICE_X13Y53.A3), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaPCC/vgap/clk_50MHz (FF)
  Destination:          dbounce/debouncer1/state_reg_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.643ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaPCC/vgap/clk_50MHz to dbounce/debouncer1/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   dbounce/debouncer4/q_reg<3>
                                                       vgaPCC/vgap/clk_50MHz
    SLICE_X17Y46.D4      net (fanout=6)        0.891   vgaPCC/vgap/clk_50MHz
    SLICE_X17Y46.D       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>11
    SLICE_X17Y46.A3      net (fanout=1)        0.291   dbounce/debouncer0/m_tick<18>1
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X13Y53.A3      net (fanout=10)       1.213   dbounce/debouncer0/m_tick
    SLICE_X13Y53.CLK     Tas                   0.322   dbounce/debouncer1/state_reg_FSM_FFd2
                                                       dbounce/debouncer1/state_reg_FSM_FFd1-In1
                                                       dbounce/debouncer1/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (1.248ns logic, 2.395ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_6 (FF)
  Destination:          dbounce/debouncer1/state_reg_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.547ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.338 - 0.353)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_6 to dbounce/debouncer1/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.CQ      Tcko                  0.408   dbounce/debouncer4/q_reg<7>
                                                       dbounce/debouncer4/q_reg_6
    SLICE_X17Y43.A2      net (fanout=5)        0.618   dbounce/debouncer4/q_reg<6>
    SLICE_X17Y43.A       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X17Y46.A6      net (fanout=1)        0.468   dbounce/debouncer0/m_tick<18>12
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X13Y53.A3      net (fanout=10)       1.213   dbounce/debouncer0/m_tick
    SLICE_X13Y53.CLK     Tas                   0.322   dbounce/debouncer1/state_reg_FSM_FFd2
                                                       dbounce/debouncer1/state_reg_FSM_FFd1-In1
                                                       dbounce/debouncer1/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.547ns (1.248ns logic, 2.299ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_4 (FF)
  Destination:          dbounce/debouncer1/state_reg_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.338 - 0.353)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_4 to dbounce/debouncer1/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.AQ      Tcko                  0.408   dbounce/debouncer4/q_reg<7>
                                                       dbounce/debouncer4/q_reg_4
    SLICE_X17Y43.A1      net (fanout=5)        0.615   dbounce/debouncer4/q_reg<4>
    SLICE_X17Y43.A       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X17Y46.A6      net (fanout=1)        0.468   dbounce/debouncer0/m_tick<18>12
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X13Y53.A3      net (fanout=10)       1.213   dbounce/debouncer0/m_tick
    SLICE_X13Y53.CLK     Tas                   0.322   dbounce/debouncer1/state_reg_FSM_FFd2
                                                       dbounce/debouncer1/state_reg_FSM_FFd1-In1
                                                       dbounce/debouncer1/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.248ns logic, 2.296ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_100MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer3/state_reg_FSM_FFd3 (SLICE_X12Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dbounce/debouncer3/state_reg_FSM_FFd2 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dbounce/debouncer3/state_reg_FSM_FFd2 to dbounce/debouncer3/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.BQ      Tcko                  0.200   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd2
    SLICE_X12Y53.B5      net (fanout=2)        0.076   dbounce/debouncer3/state_reg_FSM_FFd2
    SLICE_X12Y53.CLK     Tah         (-Th)    -0.121   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer4/state_reg_FSM_FFd3 (SLICE_X17Y46.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dbounce/debouncer4/state_reg_FSM_FFd2 (FF)
  Destination:          dbounce/debouncer4/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dbounce/debouncer4/state_reg_FSM_FFd2 to dbounce/debouncer4/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.CQ      Tcko                  0.198   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer4/state_reg_FSM_FFd2
    SLICE_X17Y46.C5      net (fanout=2)        0.057   dbounce/debouncer4/state_reg_FSM_FFd2
    SLICE_X17Y46.CLK     Tah         (-Th)    -0.155   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer4/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer4/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.353ns logic, 0.057ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer3/state_reg_FSM_FFd1 (SLICE_X12Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dbounce/debouncer3/state_reg_FSM_FFd1 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dbounce/debouncer3/state_reg_FSM_FFd1 to dbounce/debouncer3/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.AQ      Tcko                  0.200   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd1
    SLICE_X12Y53.A6      net (fanout=5)        0.032   dbounce/debouncer3/state_reg_FSM_FFd1
    SLICE_X12Y53.CLK     Tah         (-Th)    -0.190   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd1-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_100MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: vgaPCC/vgap/font_unit/Mram_data/CLKA
  Logical resource: vgaPCC/vgap/font_unit/Mram_data/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: CLK_100MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_100MHZ_BUFGP/BUFG/I0
  Logical resource: CLK_100MHZ_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_100MHZ_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dbounce/debouncer4/q_reg<3>/CLK
  Logical resource: vgaPCC/vgap/clk_50MHz/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: CLK_100MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_100MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100MHZ     |    3.744|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1887 paths, 0 nets, and 267 connections

Design statistics:
   Minimum period:   3.744ns{1}   (Maximum frequency: 267.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 19 22:12:22 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



