-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLOFDMSS/ofdm_ss_ip_src_Quadrant_Correction.vhd
-- Created: 2024-10-01 22:57:03
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ofdm_ss_ip_src_Quadrant_Correction
-- Source Path: HDLOFDMSS/hdl_wrapper/ofdm_symbol_sync/phase_offset_calculator/HDL_CMA_core/Quadrant_Correction
-- Hierarchy Level: 4
-- Model version: 1.113
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ofdm_ss_ip_src_Quadrant_Correction IS
  PORT( zin                               :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        QA_Control                        :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix5
        zout                              :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
        );
END ofdm_ss_ip_src_Quadrant_Correction;


ARCHITECTURE rtl OF ofdm_ss_ip_src_Quadrant_Correction IS

  -- Signals
  SIGNAL QA_Control_unsigned              : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL yZeroXPositive                   : std_logic;  -- ufix1
  SIGNAL yZeroXNegative                   : std_logic;  -- ufix1
  SIGNAL xyNegative                       : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL AbsRel                           : std_logic;  -- ufix1
  SIGNAL pidivtwo                         : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL zin_signed                       : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL pivdivtwosubout                  : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL mux1out                          : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Negation_cast                    : signed(16 DOWNTO 0);  -- sfix17_En15
  SIGNAL Negation_cast_1                  : signed(16 DOWNTO 0);  -- sfix17_En15
  SIGNAL Negation_cast_2                  : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL mux1out_negate                   : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL pionepos                         : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL pi_subtraction                   : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL pioneneg                         : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL negpi_addition                   : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL mux2out                          : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL mux5out                          : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL zero                             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL mux6out                          : signed(15 DOWNTO 0);  -- sfix16_En15

BEGIN
  QA_Control_unsigned <= unsigned(QA_Control);

  yZeroXPositive <= QA_Control_unsigned(4);

  yZeroXNegative <= QA_Control_unsigned(3);

  xyNegative <= QA_Control_unsigned(1 DOWNTO 0);

  AbsRel <= QA_Control_unsigned(2);

  pidivtwo <= to_signed(16#4000#, 16);

  zin_signed <= signed(zin);

  pivdivtwosubout <= pidivtwo - zin_signed;

  
  mux1out <= pivdivtwosubout WHEN AbsRel = '0' ELSE
      zin_signed;

  Negation_cast <= resize(mux1out, 17);
  Negation_cast_1 <=  - (Negation_cast);
  Negation_cast_2 <= resize(Negation_cast_1, 18);
  mux1out_negate <= Negation_cast_2(15 DOWNTO 0);

  pionepos <= to_signed(16#7FFF#, 16);

  pi_subtraction <= pionepos - mux1out;

  pioneneg <= to_signed(-16#8000#, 16);

  negpi_addition <= pioneneg + mux1out;

  
  mux2out <= mux1out WHEN xyNegative = to_unsigned(16#0#, 2) ELSE
      mux1out_negate WHEN xyNegative = to_unsigned(16#1#, 2) ELSE
      pi_subtraction WHEN xyNegative = to_unsigned(16#2#, 2) ELSE
      negpi_addition;

  
  mux5out <= mux2out WHEN yZeroXNegative = '0' ELSE
      pionepos;

  zero <= to_signed(16#0000#, 16);

  
  mux6out <= mux5out WHEN yZeroXPositive = '0' ELSE
      zero;

  zout <= std_logic_vector(mux6out);

END rtl;

