# gem5_dataope of event Hardware event Feature ID

: Selected Performance counters for Spectr
L3 cache Total cache misses L3 TCM
L3 cache Total cache access L3 TCA
System wide Total branch instruction BR INS
System wide Branch Miss-Predictions BR MSP
System wide Total number of instructions TOT IN


Selected Performance counters for Meltdow




ope of event Hardware event Feature ID
L3 cache Total cache misses L3 TCM
L3 cache Total cache access L3 TCA
System wide Total page faults page faults
System wide Total number of instructions TOT IN





1 CachesData Cache MissesL1-DCMInstruction Cache MissesL1-ICMTotal Cache MissesL1-TCML2 CachesInstruction Cache AccessesL2-ICAInstruction Cache MissesL2-ICMTotal Cache AccessesL2-TCATotal Cache MissesL2-TCML3-CachesInstruction Cache AccessesL3-ICATotal Cache AccessesL3-TCATotal Cache MissesL3-TCMSystem-wideTotal CPU CyclesTOTCYCBranch MispredictionsBRM
