|mandelbrot
clock => pll:pll_inst.inclk0
reset => pipeline:p.reset
reset => vga_fsm:vga.reset
reset => seed.im[-18].ACLR
reset => seed.im[-17].ACLR
reset => seed.im[-16].ACLR
reset => seed.im[-15].ACLR
reset => seed.im[-14].ACLR
reset => seed.im[-13].ACLR
reset => seed.im[-12].ACLR
reset => seed.im[-11].ACLR
reset => seed.im[-10].ACLR
reset => seed.im[-9].ACLR
reset => seed.im[-8].ACLR
reset => seed.im[-7].ACLR
reset => seed.im[-6].ACLR
reset => seed.im[-5].ACLR
reset => seed.im[-4].ACLR
reset => seed.im[-3].ACLR
reset => seed.im[-2].ACLR
reset => seed.im[-1].ACLR
reset => seed.im[0].ACLR
reset => seed.im[1].ACLR
reset => seed.im[2].ACLR
reset => seed.im[3].ACLR
reset => seed.im[4].ACLR
reset => seed.im[5].ACLR
reset => seed.im[6].ACLR
reset => seed.im[7].ACLR
reset => seed.im[8].ACLR
reset => seed.im[9].ACLR
reset => seed.im[10].ACLR
reset => seed.re[-18].ACLR
reset => seed.re[-17].ACLR
reset => seed.re[-16].ACLR
reset => seed.re[-15].ACLR
reset => seed.re[-14].ACLR
reset => seed.re[-13].ACLR
reset => seed.re[-12].ACLR
reset => seed.re[-11].ACLR
reset => seed.re[-10].ACLR
reset => seed.re[-9].ACLR
reset => seed.re[-8].ACLR
reset => seed.re[-7].ACLR
reset => seed.re[-6].ACLR
reset => seed.re[-5].ACLR
reset => seed.re[-4].ACLR
reset => seed.re[-3].ACLR
reset => seed.re[-2].ACLR
reset => seed.re[-1].ACLR
reset => seed.re[0].ACLR
reset => seed.re[1].ACLR
reset => seed.re[2].ACLR
reset => seed.re[3].ACLR
reset => seed.re[4].ACLR
reset => seed.re[5].ACLR
reset => seed.re[6].ACLR
reset => seed.re[7].ACLR
reset => seed.re[8].ACLR
reset => seed.re[9].ACLR
reset => seed.re[10].ACLR
h_sync <= h_sync_sreg[16].DB_MAX_OUTPUT_PORT_TYPE
v_sync <= v_sync_sreg[16].DB_MAX_OUTPUT_PORT_TYPE
color.blue[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
color.blue[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
color.blue[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
color.blue[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
color.green[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
color.green[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
color.green[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
color.green[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
color.red[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
color.red[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
color.red[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
color.red[3] <= color.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p
clock => pipeline_in[16].stage_data[0].CLK
clock => pipeline_in[16].stage_data[1].CLK
clock => pipeline_in[16].stage_data[2].CLK
clock => pipeline_in[16].stage_data[3].CLK
clock => pipeline_in[16].stage_data[4].CLK
clock => pipeline_in[16].stage_data[5].CLK
clock => pipeline_in[16].stage_data[6].CLK
clock => pipeline_in[16].stage_data[7].CLK
clock => pipeline_in[16].stage_data[8].CLK
clock => pipeline_in[16].stage_data[9].CLK
clock => pipeline_in[16].stage_data[10].CLK
clock => pipeline_in[16].stage_data[11].CLK
clock => pipeline_in[16].stage_data[12].CLK
clock => pipeline_in[16].stage_data[13].CLK
clock => pipeline_in[16].stage_data[14].CLK
clock => pipeline_in[16].stage_data[15].CLK
clock => pipeline_in[16].stage_data[16].CLK
clock => pipeline_in[16].stage_data[17].CLK
clock => pipeline_in[16].stage_data[18].CLK
clock => pipeline_in[16].stage_data[19].CLK
clock => pipeline_in[16].stage_data[20].CLK
clock => pipeline_in[16].stage_data[21].CLK
clock => pipeline_in[16].stage_data[22].CLK
clock => pipeline_in[16].stage_data[23].CLK
clock => pipeline_in[16].stage_data[24].CLK
clock => pipeline_in[16].stage_data[25].CLK
clock => pipeline_in[16].stage_data[26].CLK
clock => pipeline_in[16].stage_data[27].CLK
clock => pipeline_in[16].stage_data[28].CLK
clock => pipeline_in[16].stage_data[29].CLK
clock => pipeline_in[16].stage_data[30].CLK
clock => pipeline_in[15].stage_overflow.CLK
clock => pipeline_in[15].stage_data[0].CLK
clock => pipeline_in[15].stage_data[1].CLK
clock => pipeline_in[15].stage_data[2].CLK
clock => pipeline_in[15].stage_data[3].CLK
clock => pipeline_in[15].stage_data[4].CLK
clock => pipeline_in[15].stage_data[5].CLK
clock => pipeline_in[15].stage_data[6].CLK
clock => pipeline_in[15].stage_data[7].CLK
clock => pipeline_in[15].stage_data[8].CLK
clock => pipeline_in[15].stage_data[9].CLK
clock => pipeline_in[15].stage_data[10].CLK
clock => pipeline_in[15].stage_data[11].CLK
clock => pipeline_in[15].stage_data[12].CLK
clock => pipeline_in[15].stage_data[13].CLK
clock => pipeline_in[15].stage_data[14].CLK
clock => pipeline_in[15].stage_data[15].CLK
clock => pipeline_in[15].stage_data[16].CLK
clock => pipeline_in[15].stage_data[17].CLK
clock => pipeline_in[15].stage_data[18].CLK
clock => pipeline_in[15].stage_data[19].CLK
clock => pipeline_in[15].stage_data[20].CLK
clock => pipeline_in[15].stage_data[21].CLK
clock => pipeline_in[15].stage_data[22].CLK
clock => pipeline_in[15].stage_data[23].CLK
clock => pipeline_in[15].stage_data[24].CLK
clock => pipeline_in[15].stage_data[25].CLK
clock => pipeline_in[15].stage_data[26].CLK
clock => pipeline_in[15].stage_data[27].CLK
clock => pipeline_in[15].stage_data[28].CLK
clock => pipeline_in[15].stage_data[29].CLK
clock => pipeline_in[15].stage_data[30].CLK
clock => pipeline_in[15].c.im[-18].CLK
clock => pipeline_in[15].c.im[-17].CLK
clock => pipeline_in[15].c.im[-16].CLK
clock => pipeline_in[15].c.im[-15].CLK
clock => pipeline_in[15].c.im[-14].CLK
clock => pipeline_in[15].c.im[-13].CLK
clock => pipeline_in[15].c.im[-12].CLK
clock => pipeline_in[15].c.im[-11].CLK
clock => pipeline_in[15].c.im[-10].CLK
clock => pipeline_in[15].c.im[-9].CLK
clock => pipeline_in[15].c.im[-8].CLK
clock => pipeline_in[15].c.im[-7].CLK
clock => pipeline_in[15].c.im[-6].CLK
clock => pipeline_in[15].c.im[-5].CLK
clock => pipeline_in[15].c.im[-4].CLK
clock => pipeline_in[15].c.im[-3].CLK
clock => pipeline_in[15].c.im[-2].CLK
clock => pipeline_in[15].c.im[-1].CLK
clock => pipeline_in[15].c.im[0].CLK
clock => pipeline_in[15].c.im[1].CLK
clock => pipeline_in[15].c.im[2].CLK
clock => pipeline_in[15].c.im[3].CLK
clock => pipeline_in[15].c.im[4].CLK
clock => pipeline_in[15].c.im[5].CLK
clock => pipeline_in[15].c.im[6].CLK
clock => pipeline_in[15].c.im[7].CLK
clock => pipeline_in[15].c.im[8].CLK
clock => pipeline_in[15].c.im[9].CLK
clock => pipeline_in[15].c.im[10].CLK
clock => pipeline_in[15].c.re[-18].CLK
clock => pipeline_in[15].c.re[-17].CLK
clock => pipeline_in[15].c.re[-16].CLK
clock => pipeline_in[15].c.re[-15].CLK
clock => pipeline_in[15].c.re[-14].CLK
clock => pipeline_in[15].c.re[-13].CLK
clock => pipeline_in[15].c.re[-12].CLK
clock => pipeline_in[15].c.re[-11].CLK
clock => pipeline_in[15].c.re[-10].CLK
clock => pipeline_in[15].c.re[-9].CLK
clock => pipeline_in[15].c.re[-8].CLK
clock => pipeline_in[15].c.re[-7].CLK
clock => pipeline_in[15].c.re[-6].CLK
clock => pipeline_in[15].c.re[-5].CLK
clock => pipeline_in[15].c.re[-4].CLK
clock => pipeline_in[15].c.re[-3].CLK
clock => pipeline_in[15].c.re[-2].CLK
clock => pipeline_in[15].c.re[-1].CLK
clock => pipeline_in[15].c.re[0].CLK
clock => pipeline_in[15].c.re[1].CLK
clock => pipeline_in[15].c.re[2].CLK
clock => pipeline_in[15].c.re[3].CLK
clock => pipeline_in[15].c.re[4].CLK
clock => pipeline_in[15].c.re[5].CLK
clock => pipeline_in[15].c.re[6].CLK
clock => pipeline_in[15].c.re[7].CLK
clock => pipeline_in[15].c.re[8].CLK
clock => pipeline_in[15].c.re[9].CLK
clock => pipeline_in[15].c.re[10].CLK
clock => pipeline_in[15].z.im[-18].CLK
clock => pipeline_in[15].z.im[-17].CLK
clock => pipeline_in[15].z.im[-16].CLK
clock => pipeline_in[15].z.im[-15].CLK
clock => pipeline_in[15].z.im[-14].CLK
clock => pipeline_in[15].z.im[-13].CLK
clock => pipeline_in[15].z.im[-12].CLK
clock => pipeline_in[15].z.im[-11].CLK
clock => pipeline_in[15].z.im[-10].CLK
clock => pipeline_in[15].z.im[-9].CLK
clock => pipeline_in[15].z.im[-8].CLK
clock => pipeline_in[15].z.im[-7].CLK
clock => pipeline_in[15].z.im[-6].CLK
clock => pipeline_in[15].z.im[-5].CLK
clock => pipeline_in[15].z.im[-4].CLK
clock => pipeline_in[15].z.im[-3].CLK
clock => pipeline_in[15].z.im[-2].CLK
clock => pipeline_in[15].z.im[-1].CLK
clock => pipeline_in[15].z.im[0].CLK
clock => pipeline_in[15].z.im[1].CLK
clock => pipeline_in[15].z.im[2].CLK
clock => pipeline_in[15].z.im[3].CLK
clock => pipeline_in[15].z.im[4].CLK
clock => pipeline_in[15].z.im[5].CLK
clock => pipeline_in[15].z.im[6].CLK
clock => pipeline_in[15].z.im[7].CLK
clock => pipeline_in[15].z.im[8].CLK
clock => pipeline_in[15].z.im[9].CLK
clock => pipeline_in[15].z.im[10].CLK
clock => pipeline_in[15].z.re[-18].CLK
clock => pipeline_in[15].z.re[-17].CLK
clock => pipeline_in[15].z.re[-16].CLK
clock => pipeline_in[15].z.re[-15].CLK
clock => pipeline_in[15].z.re[-14].CLK
clock => pipeline_in[15].z.re[-13].CLK
clock => pipeline_in[15].z.re[-12].CLK
clock => pipeline_in[15].z.re[-11].CLK
clock => pipeline_in[15].z.re[-10].CLK
clock => pipeline_in[15].z.re[-9].CLK
clock => pipeline_in[15].z.re[-8].CLK
clock => pipeline_in[15].z.re[-7].CLK
clock => pipeline_in[15].z.re[-6].CLK
clock => pipeline_in[15].z.re[-5].CLK
clock => pipeline_in[15].z.re[-4].CLK
clock => pipeline_in[15].z.re[-3].CLK
clock => pipeline_in[15].z.re[-2].CLK
clock => pipeline_in[15].z.re[-1].CLK
clock => pipeline_in[15].z.re[0].CLK
clock => pipeline_in[15].z.re[1].CLK
clock => pipeline_in[15].z.re[2].CLK
clock => pipeline_in[15].z.re[3].CLK
clock => pipeline_in[15].z.re[4].CLK
clock => pipeline_in[15].z.re[5].CLK
clock => pipeline_in[15].z.re[6].CLK
clock => pipeline_in[15].z.re[7].CLK
clock => pipeline_in[15].z.re[8].CLK
clock => pipeline_in[15].z.re[9].CLK
clock => pipeline_in[15].z.re[10].CLK
clock => pipeline_in[14].stage_overflow.CLK
clock => pipeline_in[14].stage_data[0].CLK
clock => pipeline_in[14].stage_data[1].CLK
clock => pipeline_in[14].stage_data[2].CLK
clock => pipeline_in[14].stage_data[3].CLK
clock => pipeline_in[14].stage_data[4].CLK
clock => pipeline_in[14].stage_data[5].CLK
clock => pipeline_in[14].stage_data[6].CLK
clock => pipeline_in[14].stage_data[7].CLK
clock => pipeline_in[14].stage_data[8].CLK
clock => pipeline_in[14].stage_data[9].CLK
clock => pipeline_in[14].stage_data[10].CLK
clock => pipeline_in[14].stage_data[11].CLK
clock => pipeline_in[14].stage_data[12].CLK
clock => pipeline_in[14].stage_data[13].CLK
clock => pipeline_in[14].stage_data[14].CLK
clock => pipeline_in[14].stage_data[15].CLK
clock => pipeline_in[14].stage_data[16].CLK
clock => pipeline_in[14].stage_data[17].CLK
clock => pipeline_in[14].stage_data[18].CLK
clock => pipeline_in[14].stage_data[19].CLK
clock => pipeline_in[14].stage_data[20].CLK
clock => pipeline_in[14].stage_data[21].CLK
clock => pipeline_in[14].stage_data[22].CLK
clock => pipeline_in[14].stage_data[23].CLK
clock => pipeline_in[14].stage_data[24].CLK
clock => pipeline_in[14].stage_data[25].CLK
clock => pipeline_in[14].stage_data[26].CLK
clock => pipeline_in[14].stage_data[27].CLK
clock => pipeline_in[14].stage_data[28].CLK
clock => pipeline_in[14].stage_data[29].CLK
clock => pipeline_in[14].stage_data[30].CLK
clock => pipeline_in[14].c.im[-18].CLK
clock => pipeline_in[14].c.im[-17].CLK
clock => pipeline_in[14].c.im[-16].CLK
clock => pipeline_in[14].c.im[-15].CLK
clock => pipeline_in[14].c.im[-14].CLK
clock => pipeline_in[14].c.im[-13].CLK
clock => pipeline_in[14].c.im[-12].CLK
clock => pipeline_in[14].c.im[-11].CLK
clock => pipeline_in[14].c.im[-10].CLK
clock => pipeline_in[14].c.im[-9].CLK
clock => pipeline_in[14].c.im[-8].CLK
clock => pipeline_in[14].c.im[-7].CLK
clock => pipeline_in[14].c.im[-6].CLK
clock => pipeline_in[14].c.im[-5].CLK
clock => pipeline_in[14].c.im[-4].CLK
clock => pipeline_in[14].c.im[-3].CLK
clock => pipeline_in[14].c.im[-2].CLK
clock => pipeline_in[14].c.im[-1].CLK
clock => pipeline_in[14].c.im[0].CLK
clock => pipeline_in[14].c.im[1].CLK
clock => pipeline_in[14].c.im[2].CLK
clock => pipeline_in[14].c.im[3].CLK
clock => pipeline_in[14].c.im[4].CLK
clock => pipeline_in[14].c.im[5].CLK
clock => pipeline_in[14].c.im[6].CLK
clock => pipeline_in[14].c.im[7].CLK
clock => pipeline_in[14].c.im[8].CLK
clock => pipeline_in[14].c.im[9].CLK
clock => pipeline_in[14].c.im[10].CLK
clock => pipeline_in[14].c.re[-18].CLK
clock => pipeline_in[14].c.re[-17].CLK
clock => pipeline_in[14].c.re[-16].CLK
clock => pipeline_in[14].c.re[-15].CLK
clock => pipeline_in[14].c.re[-14].CLK
clock => pipeline_in[14].c.re[-13].CLK
clock => pipeline_in[14].c.re[-12].CLK
clock => pipeline_in[14].c.re[-11].CLK
clock => pipeline_in[14].c.re[-10].CLK
clock => pipeline_in[14].c.re[-9].CLK
clock => pipeline_in[14].c.re[-8].CLK
clock => pipeline_in[14].c.re[-7].CLK
clock => pipeline_in[14].c.re[-6].CLK
clock => pipeline_in[14].c.re[-5].CLK
clock => pipeline_in[14].c.re[-4].CLK
clock => pipeline_in[14].c.re[-3].CLK
clock => pipeline_in[14].c.re[-2].CLK
clock => pipeline_in[14].c.re[-1].CLK
clock => pipeline_in[14].c.re[0].CLK
clock => pipeline_in[14].c.re[1].CLK
clock => pipeline_in[14].c.re[2].CLK
clock => pipeline_in[14].c.re[3].CLK
clock => pipeline_in[14].c.re[4].CLK
clock => pipeline_in[14].c.re[5].CLK
clock => pipeline_in[14].c.re[6].CLK
clock => pipeline_in[14].c.re[7].CLK
clock => pipeline_in[14].c.re[8].CLK
clock => pipeline_in[14].c.re[9].CLK
clock => pipeline_in[14].c.re[10].CLK
clock => pipeline_in[14].z.im[-18].CLK
clock => pipeline_in[14].z.im[-17].CLK
clock => pipeline_in[14].z.im[-16].CLK
clock => pipeline_in[14].z.im[-15].CLK
clock => pipeline_in[14].z.im[-14].CLK
clock => pipeline_in[14].z.im[-13].CLK
clock => pipeline_in[14].z.im[-12].CLK
clock => pipeline_in[14].z.im[-11].CLK
clock => pipeline_in[14].z.im[-10].CLK
clock => pipeline_in[14].z.im[-9].CLK
clock => pipeline_in[14].z.im[-8].CLK
clock => pipeline_in[14].z.im[-7].CLK
clock => pipeline_in[14].z.im[-6].CLK
clock => pipeline_in[14].z.im[-5].CLK
clock => pipeline_in[14].z.im[-4].CLK
clock => pipeline_in[14].z.im[-3].CLK
clock => pipeline_in[14].z.im[-2].CLK
clock => pipeline_in[14].z.im[-1].CLK
clock => pipeline_in[14].z.im[0].CLK
clock => pipeline_in[14].z.im[1].CLK
clock => pipeline_in[14].z.im[2].CLK
clock => pipeline_in[14].z.im[3].CLK
clock => pipeline_in[14].z.im[4].CLK
clock => pipeline_in[14].z.im[5].CLK
clock => pipeline_in[14].z.im[6].CLK
clock => pipeline_in[14].z.im[7].CLK
clock => pipeline_in[14].z.im[8].CLK
clock => pipeline_in[14].z.im[9].CLK
clock => pipeline_in[14].z.im[10].CLK
clock => pipeline_in[14].z.re[-18].CLK
clock => pipeline_in[14].z.re[-17].CLK
clock => pipeline_in[14].z.re[-16].CLK
clock => pipeline_in[14].z.re[-15].CLK
clock => pipeline_in[14].z.re[-14].CLK
clock => pipeline_in[14].z.re[-13].CLK
clock => pipeline_in[14].z.re[-12].CLK
clock => pipeline_in[14].z.re[-11].CLK
clock => pipeline_in[14].z.re[-10].CLK
clock => pipeline_in[14].z.re[-9].CLK
clock => pipeline_in[14].z.re[-8].CLK
clock => pipeline_in[14].z.re[-7].CLK
clock => pipeline_in[14].z.re[-6].CLK
clock => pipeline_in[14].z.re[-5].CLK
clock => pipeline_in[14].z.re[-4].CLK
clock => pipeline_in[14].z.re[-3].CLK
clock => pipeline_in[14].z.re[-2].CLK
clock => pipeline_in[14].z.re[-1].CLK
clock => pipeline_in[14].z.re[0].CLK
clock => pipeline_in[14].z.re[1].CLK
clock => pipeline_in[14].z.re[2].CLK
clock => pipeline_in[14].z.re[3].CLK
clock => pipeline_in[14].z.re[4].CLK
clock => pipeline_in[14].z.re[5].CLK
clock => pipeline_in[14].z.re[6].CLK
clock => pipeline_in[14].z.re[7].CLK
clock => pipeline_in[14].z.re[8].CLK
clock => pipeline_in[14].z.re[9].CLK
clock => pipeline_in[14].z.re[10].CLK
clock => pipeline_in[13].stage_overflow.CLK
clock => pipeline_in[13].stage_data[0].CLK
clock => pipeline_in[13].stage_data[1].CLK
clock => pipeline_in[13].stage_data[2].CLK
clock => pipeline_in[13].stage_data[3].CLK
clock => pipeline_in[13].stage_data[4].CLK
clock => pipeline_in[13].stage_data[5].CLK
clock => pipeline_in[13].stage_data[6].CLK
clock => pipeline_in[13].stage_data[7].CLK
clock => pipeline_in[13].stage_data[8].CLK
clock => pipeline_in[13].stage_data[9].CLK
clock => pipeline_in[13].stage_data[10].CLK
clock => pipeline_in[13].stage_data[11].CLK
clock => pipeline_in[13].stage_data[12].CLK
clock => pipeline_in[13].stage_data[13].CLK
clock => pipeline_in[13].stage_data[14].CLK
clock => pipeline_in[13].stage_data[15].CLK
clock => pipeline_in[13].stage_data[16].CLK
clock => pipeline_in[13].stage_data[17].CLK
clock => pipeline_in[13].stage_data[18].CLK
clock => pipeline_in[13].stage_data[19].CLK
clock => pipeline_in[13].stage_data[20].CLK
clock => pipeline_in[13].stage_data[21].CLK
clock => pipeline_in[13].stage_data[22].CLK
clock => pipeline_in[13].stage_data[23].CLK
clock => pipeline_in[13].stage_data[24].CLK
clock => pipeline_in[13].stage_data[25].CLK
clock => pipeline_in[13].stage_data[26].CLK
clock => pipeline_in[13].stage_data[27].CLK
clock => pipeline_in[13].stage_data[28].CLK
clock => pipeline_in[13].stage_data[29].CLK
clock => pipeline_in[13].stage_data[30].CLK
clock => pipeline_in[13].c.im[-18].CLK
clock => pipeline_in[13].c.im[-17].CLK
clock => pipeline_in[13].c.im[-16].CLK
clock => pipeline_in[13].c.im[-15].CLK
clock => pipeline_in[13].c.im[-14].CLK
clock => pipeline_in[13].c.im[-13].CLK
clock => pipeline_in[13].c.im[-12].CLK
clock => pipeline_in[13].c.im[-11].CLK
clock => pipeline_in[13].c.im[-10].CLK
clock => pipeline_in[13].c.im[-9].CLK
clock => pipeline_in[13].c.im[-8].CLK
clock => pipeline_in[13].c.im[-7].CLK
clock => pipeline_in[13].c.im[-6].CLK
clock => pipeline_in[13].c.im[-5].CLK
clock => pipeline_in[13].c.im[-4].CLK
clock => pipeline_in[13].c.im[-3].CLK
clock => pipeline_in[13].c.im[-2].CLK
clock => pipeline_in[13].c.im[-1].CLK
clock => pipeline_in[13].c.im[0].CLK
clock => pipeline_in[13].c.im[1].CLK
clock => pipeline_in[13].c.im[2].CLK
clock => pipeline_in[13].c.im[3].CLK
clock => pipeline_in[13].c.im[4].CLK
clock => pipeline_in[13].c.im[5].CLK
clock => pipeline_in[13].c.im[6].CLK
clock => pipeline_in[13].c.im[7].CLK
clock => pipeline_in[13].c.im[8].CLK
clock => pipeline_in[13].c.im[9].CLK
clock => pipeline_in[13].c.im[10].CLK
clock => pipeline_in[13].c.re[-18].CLK
clock => pipeline_in[13].c.re[-17].CLK
clock => pipeline_in[13].c.re[-16].CLK
clock => pipeline_in[13].c.re[-15].CLK
clock => pipeline_in[13].c.re[-14].CLK
clock => pipeline_in[13].c.re[-13].CLK
clock => pipeline_in[13].c.re[-12].CLK
clock => pipeline_in[13].c.re[-11].CLK
clock => pipeline_in[13].c.re[-10].CLK
clock => pipeline_in[13].c.re[-9].CLK
clock => pipeline_in[13].c.re[-8].CLK
clock => pipeline_in[13].c.re[-7].CLK
clock => pipeline_in[13].c.re[-6].CLK
clock => pipeline_in[13].c.re[-5].CLK
clock => pipeline_in[13].c.re[-4].CLK
clock => pipeline_in[13].c.re[-3].CLK
clock => pipeline_in[13].c.re[-2].CLK
clock => pipeline_in[13].c.re[-1].CLK
clock => pipeline_in[13].c.re[0].CLK
clock => pipeline_in[13].c.re[1].CLK
clock => pipeline_in[13].c.re[2].CLK
clock => pipeline_in[13].c.re[3].CLK
clock => pipeline_in[13].c.re[4].CLK
clock => pipeline_in[13].c.re[5].CLK
clock => pipeline_in[13].c.re[6].CLK
clock => pipeline_in[13].c.re[7].CLK
clock => pipeline_in[13].c.re[8].CLK
clock => pipeline_in[13].c.re[9].CLK
clock => pipeline_in[13].c.re[10].CLK
clock => pipeline_in[13].z.im[-18].CLK
clock => pipeline_in[13].z.im[-17].CLK
clock => pipeline_in[13].z.im[-16].CLK
clock => pipeline_in[13].z.im[-15].CLK
clock => pipeline_in[13].z.im[-14].CLK
clock => pipeline_in[13].z.im[-13].CLK
clock => pipeline_in[13].z.im[-12].CLK
clock => pipeline_in[13].z.im[-11].CLK
clock => pipeline_in[13].z.im[-10].CLK
clock => pipeline_in[13].z.im[-9].CLK
clock => pipeline_in[13].z.im[-8].CLK
clock => pipeline_in[13].z.im[-7].CLK
clock => pipeline_in[13].z.im[-6].CLK
clock => pipeline_in[13].z.im[-5].CLK
clock => pipeline_in[13].z.im[-4].CLK
clock => pipeline_in[13].z.im[-3].CLK
clock => pipeline_in[13].z.im[-2].CLK
clock => pipeline_in[13].z.im[-1].CLK
clock => pipeline_in[13].z.im[0].CLK
clock => pipeline_in[13].z.im[1].CLK
clock => pipeline_in[13].z.im[2].CLK
clock => pipeline_in[13].z.im[3].CLK
clock => pipeline_in[13].z.im[4].CLK
clock => pipeline_in[13].z.im[5].CLK
clock => pipeline_in[13].z.im[6].CLK
clock => pipeline_in[13].z.im[7].CLK
clock => pipeline_in[13].z.im[8].CLK
clock => pipeline_in[13].z.im[9].CLK
clock => pipeline_in[13].z.im[10].CLK
clock => pipeline_in[13].z.re[-18].CLK
clock => pipeline_in[13].z.re[-17].CLK
clock => pipeline_in[13].z.re[-16].CLK
clock => pipeline_in[13].z.re[-15].CLK
clock => pipeline_in[13].z.re[-14].CLK
clock => pipeline_in[13].z.re[-13].CLK
clock => pipeline_in[13].z.re[-12].CLK
clock => pipeline_in[13].z.re[-11].CLK
clock => pipeline_in[13].z.re[-10].CLK
clock => pipeline_in[13].z.re[-9].CLK
clock => pipeline_in[13].z.re[-8].CLK
clock => pipeline_in[13].z.re[-7].CLK
clock => pipeline_in[13].z.re[-6].CLK
clock => pipeline_in[13].z.re[-5].CLK
clock => pipeline_in[13].z.re[-4].CLK
clock => pipeline_in[13].z.re[-3].CLK
clock => pipeline_in[13].z.re[-2].CLK
clock => pipeline_in[13].z.re[-1].CLK
clock => pipeline_in[13].z.re[0].CLK
clock => pipeline_in[13].z.re[1].CLK
clock => pipeline_in[13].z.re[2].CLK
clock => pipeline_in[13].z.re[3].CLK
clock => pipeline_in[13].z.re[4].CLK
clock => pipeline_in[13].z.re[5].CLK
clock => pipeline_in[13].z.re[6].CLK
clock => pipeline_in[13].z.re[7].CLK
clock => pipeline_in[13].z.re[8].CLK
clock => pipeline_in[13].z.re[9].CLK
clock => pipeline_in[13].z.re[10].CLK
clock => pipeline_in[12].stage_overflow.CLK
clock => pipeline_in[12].stage_data[0].CLK
clock => pipeline_in[12].stage_data[1].CLK
clock => pipeline_in[12].stage_data[2].CLK
clock => pipeline_in[12].stage_data[3].CLK
clock => pipeline_in[12].stage_data[4].CLK
clock => pipeline_in[12].stage_data[5].CLK
clock => pipeline_in[12].stage_data[6].CLK
clock => pipeline_in[12].stage_data[7].CLK
clock => pipeline_in[12].stage_data[8].CLK
clock => pipeline_in[12].stage_data[9].CLK
clock => pipeline_in[12].stage_data[10].CLK
clock => pipeline_in[12].stage_data[11].CLK
clock => pipeline_in[12].stage_data[12].CLK
clock => pipeline_in[12].stage_data[13].CLK
clock => pipeline_in[12].stage_data[14].CLK
clock => pipeline_in[12].stage_data[15].CLK
clock => pipeline_in[12].stage_data[16].CLK
clock => pipeline_in[12].stage_data[17].CLK
clock => pipeline_in[12].stage_data[18].CLK
clock => pipeline_in[12].stage_data[19].CLK
clock => pipeline_in[12].stage_data[20].CLK
clock => pipeline_in[12].stage_data[21].CLK
clock => pipeline_in[12].stage_data[22].CLK
clock => pipeline_in[12].stage_data[23].CLK
clock => pipeline_in[12].stage_data[24].CLK
clock => pipeline_in[12].stage_data[25].CLK
clock => pipeline_in[12].stage_data[26].CLK
clock => pipeline_in[12].stage_data[27].CLK
clock => pipeline_in[12].stage_data[28].CLK
clock => pipeline_in[12].stage_data[29].CLK
clock => pipeline_in[12].stage_data[30].CLK
clock => pipeline_in[12].c.im[-18].CLK
clock => pipeline_in[12].c.im[-17].CLK
clock => pipeline_in[12].c.im[-16].CLK
clock => pipeline_in[12].c.im[-15].CLK
clock => pipeline_in[12].c.im[-14].CLK
clock => pipeline_in[12].c.im[-13].CLK
clock => pipeline_in[12].c.im[-12].CLK
clock => pipeline_in[12].c.im[-11].CLK
clock => pipeline_in[12].c.im[-10].CLK
clock => pipeline_in[12].c.im[-9].CLK
clock => pipeline_in[12].c.im[-8].CLK
clock => pipeline_in[12].c.im[-7].CLK
clock => pipeline_in[12].c.im[-6].CLK
clock => pipeline_in[12].c.im[-5].CLK
clock => pipeline_in[12].c.im[-4].CLK
clock => pipeline_in[12].c.im[-3].CLK
clock => pipeline_in[12].c.im[-2].CLK
clock => pipeline_in[12].c.im[-1].CLK
clock => pipeline_in[12].c.im[0].CLK
clock => pipeline_in[12].c.im[1].CLK
clock => pipeline_in[12].c.im[2].CLK
clock => pipeline_in[12].c.im[3].CLK
clock => pipeline_in[12].c.im[4].CLK
clock => pipeline_in[12].c.im[5].CLK
clock => pipeline_in[12].c.im[6].CLK
clock => pipeline_in[12].c.im[7].CLK
clock => pipeline_in[12].c.im[8].CLK
clock => pipeline_in[12].c.im[9].CLK
clock => pipeline_in[12].c.im[10].CLK
clock => pipeline_in[12].c.re[-18].CLK
clock => pipeline_in[12].c.re[-17].CLK
clock => pipeline_in[12].c.re[-16].CLK
clock => pipeline_in[12].c.re[-15].CLK
clock => pipeline_in[12].c.re[-14].CLK
clock => pipeline_in[12].c.re[-13].CLK
clock => pipeline_in[12].c.re[-12].CLK
clock => pipeline_in[12].c.re[-11].CLK
clock => pipeline_in[12].c.re[-10].CLK
clock => pipeline_in[12].c.re[-9].CLK
clock => pipeline_in[12].c.re[-8].CLK
clock => pipeline_in[12].c.re[-7].CLK
clock => pipeline_in[12].c.re[-6].CLK
clock => pipeline_in[12].c.re[-5].CLK
clock => pipeline_in[12].c.re[-4].CLK
clock => pipeline_in[12].c.re[-3].CLK
clock => pipeline_in[12].c.re[-2].CLK
clock => pipeline_in[12].c.re[-1].CLK
clock => pipeline_in[12].c.re[0].CLK
clock => pipeline_in[12].c.re[1].CLK
clock => pipeline_in[12].c.re[2].CLK
clock => pipeline_in[12].c.re[3].CLK
clock => pipeline_in[12].c.re[4].CLK
clock => pipeline_in[12].c.re[5].CLK
clock => pipeline_in[12].c.re[6].CLK
clock => pipeline_in[12].c.re[7].CLK
clock => pipeline_in[12].c.re[8].CLK
clock => pipeline_in[12].c.re[9].CLK
clock => pipeline_in[12].c.re[10].CLK
clock => pipeline_in[12].z.im[-18].CLK
clock => pipeline_in[12].z.im[-17].CLK
clock => pipeline_in[12].z.im[-16].CLK
clock => pipeline_in[12].z.im[-15].CLK
clock => pipeline_in[12].z.im[-14].CLK
clock => pipeline_in[12].z.im[-13].CLK
clock => pipeline_in[12].z.im[-12].CLK
clock => pipeline_in[12].z.im[-11].CLK
clock => pipeline_in[12].z.im[-10].CLK
clock => pipeline_in[12].z.im[-9].CLK
clock => pipeline_in[12].z.im[-8].CLK
clock => pipeline_in[12].z.im[-7].CLK
clock => pipeline_in[12].z.im[-6].CLK
clock => pipeline_in[12].z.im[-5].CLK
clock => pipeline_in[12].z.im[-4].CLK
clock => pipeline_in[12].z.im[-3].CLK
clock => pipeline_in[12].z.im[-2].CLK
clock => pipeline_in[12].z.im[-1].CLK
clock => pipeline_in[12].z.im[0].CLK
clock => pipeline_in[12].z.im[1].CLK
clock => pipeline_in[12].z.im[2].CLK
clock => pipeline_in[12].z.im[3].CLK
clock => pipeline_in[12].z.im[4].CLK
clock => pipeline_in[12].z.im[5].CLK
clock => pipeline_in[12].z.im[6].CLK
clock => pipeline_in[12].z.im[7].CLK
clock => pipeline_in[12].z.im[8].CLK
clock => pipeline_in[12].z.im[9].CLK
clock => pipeline_in[12].z.im[10].CLK
clock => pipeline_in[12].z.re[-18].CLK
clock => pipeline_in[12].z.re[-17].CLK
clock => pipeline_in[12].z.re[-16].CLK
clock => pipeline_in[12].z.re[-15].CLK
clock => pipeline_in[12].z.re[-14].CLK
clock => pipeline_in[12].z.re[-13].CLK
clock => pipeline_in[12].z.re[-12].CLK
clock => pipeline_in[12].z.re[-11].CLK
clock => pipeline_in[12].z.re[-10].CLK
clock => pipeline_in[12].z.re[-9].CLK
clock => pipeline_in[12].z.re[-8].CLK
clock => pipeline_in[12].z.re[-7].CLK
clock => pipeline_in[12].z.re[-6].CLK
clock => pipeline_in[12].z.re[-5].CLK
clock => pipeline_in[12].z.re[-4].CLK
clock => pipeline_in[12].z.re[-3].CLK
clock => pipeline_in[12].z.re[-2].CLK
clock => pipeline_in[12].z.re[-1].CLK
clock => pipeline_in[12].z.re[0].CLK
clock => pipeline_in[12].z.re[1].CLK
clock => pipeline_in[12].z.re[2].CLK
clock => pipeline_in[12].z.re[3].CLK
clock => pipeline_in[12].z.re[4].CLK
clock => pipeline_in[12].z.re[5].CLK
clock => pipeline_in[12].z.re[6].CLK
clock => pipeline_in[12].z.re[7].CLK
clock => pipeline_in[12].z.re[8].CLK
clock => pipeline_in[12].z.re[9].CLK
clock => pipeline_in[12].z.re[10].CLK
clock => pipeline_in[11].stage_overflow.CLK
clock => pipeline_in[11].stage_data[0].CLK
clock => pipeline_in[11].stage_data[1].CLK
clock => pipeline_in[11].stage_data[2].CLK
clock => pipeline_in[11].stage_data[3].CLK
clock => pipeline_in[11].stage_data[4].CLK
clock => pipeline_in[11].stage_data[5].CLK
clock => pipeline_in[11].stage_data[6].CLK
clock => pipeline_in[11].stage_data[7].CLK
clock => pipeline_in[11].stage_data[8].CLK
clock => pipeline_in[11].stage_data[9].CLK
clock => pipeline_in[11].stage_data[10].CLK
clock => pipeline_in[11].stage_data[11].CLK
clock => pipeline_in[11].stage_data[12].CLK
clock => pipeline_in[11].stage_data[13].CLK
clock => pipeline_in[11].stage_data[14].CLK
clock => pipeline_in[11].stage_data[15].CLK
clock => pipeline_in[11].stage_data[16].CLK
clock => pipeline_in[11].stage_data[17].CLK
clock => pipeline_in[11].stage_data[18].CLK
clock => pipeline_in[11].stage_data[19].CLK
clock => pipeline_in[11].stage_data[20].CLK
clock => pipeline_in[11].stage_data[21].CLK
clock => pipeline_in[11].stage_data[22].CLK
clock => pipeline_in[11].stage_data[23].CLK
clock => pipeline_in[11].stage_data[24].CLK
clock => pipeline_in[11].stage_data[25].CLK
clock => pipeline_in[11].stage_data[26].CLK
clock => pipeline_in[11].stage_data[27].CLK
clock => pipeline_in[11].stage_data[28].CLK
clock => pipeline_in[11].stage_data[29].CLK
clock => pipeline_in[11].stage_data[30].CLK
clock => pipeline_in[11].c.im[-18].CLK
clock => pipeline_in[11].c.im[-17].CLK
clock => pipeline_in[11].c.im[-16].CLK
clock => pipeline_in[11].c.im[-15].CLK
clock => pipeline_in[11].c.im[-14].CLK
clock => pipeline_in[11].c.im[-13].CLK
clock => pipeline_in[11].c.im[-12].CLK
clock => pipeline_in[11].c.im[-11].CLK
clock => pipeline_in[11].c.im[-10].CLK
clock => pipeline_in[11].c.im[-9].CLK
clock => pipeline_in[11].c.im[-8].CLK
clock => pipeline_in[11].c.im[-7].CLK
clock => pipeline_in[11].c.im[-6].CLK
clock => pipeline_in[11].c.im[-5].CLK
clock => pipeline_in[11].c.im[-4].CLK
clock => pipeline_in[11].c.im[-3].CLK
clock => pipeline_in[11].c.im[-2].CLK
clock => pipeline_in[11].c.im[-1].CLK
clock => pipeline_in[11].c.im[0].CLK
clock => pipeline_in[11].c.im[1].CLK
clock => pipeline_in[11].c.im[2].CLK
clock => pipeline_in[11].c.im[3].CLK
clock => pipeline_in[11].c.im[4].CLK
clock => pipeline_in[11].c.im[5].CLK
clock => pipeline_in[11].c.im[6].CLK
clock => pipeline_in[11].c.im[7].CLK
clock => pipeline_in[11].c.im[8].CLK
clock => pipeline_in[11].c.im[9].CLK
clock => pipeline_in[11].c.im[10].CLK
clock => pipeline_in[11].c.re[-18].CLK
clock => pipeline_in[11].c.re[-17].CLK
clock => pipeline_in[11].c.re[-16].CLK
clock => pipeline_in[11].c.re[-15].CLK
clock => pipeline_in[11].c.re[-14].CLK
clock => pipeline_in[11].c.re[-13].CLK
clock => pipeline_in[11].c.re[-12].CLK
clock => pipeline_in[11].c.re[-11].CLK
clock => pipeline_in[11].c.re[-10].CLK
clock => pipeline_in[11].c.re[-9].CLK
clock => pipeline_in[11].c.re[-8].CLK
clock => pipeline_in[11].c.re[-7].CLK
clock => pipeline_in[11].c.re[-6].CLK
clock => pipeline_in[11].c.re[-5].CLK
clock => pipeline_in[11].c.re[-4].CLK
clock => pipeline_in[11].c.re[-3].CLK
clock => pipeline_in[11].c.re[-2].CLK
clock => pipeline_in[11].c.re[-1].CLK
clock => pipeline_in[11].c.re[0].CLK
clock => pipeline_in[11].c.re[1].CLK
clock => pipeline_in[11].c.re[2].CLK
clock => pipeline_in[11].c.re[3].CLK
clock => pipeline_in[11].c.re[4].CLK
clock => pipeline_in[11].c.re[5].CLK
clock => pipeline_in[11].c.re[6].CLK
clock => pipeline_in[11].c.re[7].CLK
clock => pipeline_in[11].c.re[8].CLK
clock => pipeline_in[11].c.re[9].CLK
clock => pipeline_in[11].c.re[10].CLK
clock => pipeline_in[11].z.im[-18].CLK
clock => pipeline_in[11].z.im[-17].CLK
clock => pipeline_in[11].z.im[-16].CLK
clock => pipeline_in[11].z.im[-15].CLK
clock => pipeline_in[11].z.im[-14].CLK
clock => pipeline_in[11].z.im[-13].CLK
clock => pipeline_in[11].z.im[-12].CLK
clock => pipeline_in[11].z.im[-11].CLK
clock => pipeline_in[11].z.im[-10].CLK
clock => pipeline_in[11].z.im[-9].CLK
clock => pipeline_in[11].z.im[-8].CLK
clock => pipeline_in[11].z.im[-7].CLK
clock => pipeline_in[11].z.im[-6].CLK
clock => pipeline_in[11].z.im[-5].CLK
clock => pipeline_in[11].z.im[-4].CLK
clock => pipeline_in[11].z.im[-3].CLK
clock => pipeline_in[11].z.im[-2].CLK
clock => pipeline_in[11].z.im[-1].CLK
clock => pipeline_in[11].z.im[0].CLK
clock => pipeline_in[11].z.im[1].CLK
clock => pipeline_in[11].z.im[2].CLK
clock => pipeline_in[11].z.im[3].CLK
clock => pipeline_in[11].z.im[4].CLK
clock => pipeline_in[11].z.im[5].CLK
clock => pipeline_in[11].z.im[6].CLK
clock => pipeline_in[11].z.im[7].CLK
clock => pipeline_in[11].z.im[8].CLK
clock => pipeline_in[11].z.im[9].CLK
clock => pipeline_in[11].z.im[10].CLK
clock => pipeline_in[11].z.re[-18].CLK
clock => pipeline_in[11].z.re[-17].CLK
clock => pipeline_in[11].z.re[-16].CLK
clock => pipeline_in[11].z.re[-15].CLK
clock => pipeline_in[11].z.re[-14].CLK
clock => pipeline_in[11].z.re[-13].CLK
clock => pipeline_in[11].z.re[-12].CLK
clock => pipeline_in[11].z.re[-11].CLK
clock => pipeline_in[11].z.re[-10].CLK
clock => pipeline_in[11].z.re[-9].CLK
clock => pipeline_in[11].z.re[-8].CLK
clock => pipeline_in[11].z.re[-7].CLK
clock => pipeline_in[11].z.re[-6].CLK
clock => pipeline_in[11].z.re[-5].CLK
clock => pipeline_in[11].z.re[-4].CLK
clock => pipeline_in[11].z.re[-3].CLK
clock => pipeline_in[11].z.re[-2].CLK
clock => pipeline_in[11].z.re[-1].CLK
clock => pipeline_in[11].z.re[0].CLK
clock => pipeline_in[11].z.re[1].CLK
clock => pipeline_in[11].z.re[2].CLK
clock => pipeline_in[11].z.re[3].CLK
clock => pipeline_in[11].z.re[4].CLK
clock => pipeline_in[11].z.re[5].CLK
clock => pipeline_in[11].z.re[6].CLK
clock => pipeline_in[11].z.re[7].CLK
clock => pipeline_in[11].z.re[8].CLK
clock => pipeline_in[11].z.re[9].CLK
clock => pipeline_in[11].z.re[10].CLK
clock => pipeline_in[10].stage_overflow.CLK
clock => pipeline_in[10].stage_data[0].CLK
clock => pipeline_in[10].stage_data[1].CLK
clock => pipeline_in[10].stage_data[2].CLK
clock => pipeline_in[10].stage_data[3].CLK
clock => pipeline_in[10].stage_data[4].CLK
clock => pipeline_in[10].stage_data[5].CLK
clock => pipeline_in[10].stage_data[6].CLK
clock => pipeline_in[10].stage_data[7].CLK
clock => pipeline_in[10].stage_data[8].CLK
clock => pipeline_in[10].stage_data[9].CLK
clock => pipeline_in[10].stage_data[10].CLK
clock => pipeline_in[10].stage_data[11].CLK
clock => pipeline_in[10].stage_data[12].CLK
clock => pipeline_in[10].stage_data[13].CLK
clock => pipeline_in[10].stage_data[14].CLK
clock => pipeline_in[10].stage_data[15].CLK
clock => pipeline_in[10].stage_data[16].CLK
clock => pipeline_in[10].stage_data[17].CLK
clock => pipeline_in[10].stage_data[18].CLK
clock => pipeline_in[10].stage_data[19].CLK
clock => pipeline_in[10].stage_data[20].CLK
clock => pipeline_in[10].stage_data[21].CLK
clock => pipeline_in[10].stage_data[22].CLK
clock => pipeline_in[10].stage_data[23].CLK
clock => pipeline_in[10].stage_data[24].CLK
clock => pipeline_in[10].stage_data[25].CLK
clock => pipeline_in[10].stage_data[26].CLK
clock => pipeline_in[10].stage_data[27].CLK
clock => pipeline_in[10].stage_data[28].CLK
clock => pipeline_in[10].stage_data[29].CLK
clock => pipeline_in[10].stage_data[30].CLK
clock => pipeline_in[10].c.im[-18].CLK
clock => pipeline_in[10].c.im[-17].CLK
clock => pipeline_in[10].c.im[-16].CLK
clock => pipeline_in[10].c.im[-15].CLK
clock => pipeline_in[10].c.im[-14].CLK
clock => pipeline_in[10].c.im[-13].CLK
clock => pipeline_in[10].c.im[-12].CLK
clock => pipeline_in[10].c.im[-11].CLK
clock => pipeline_in[10].c.im[-10].CLK
clock => pipeline_in[10].c.im[-9].CLK
clock => pipeline_in[10].c.im[-8].CLK
clock => pipeline_in[10].c.im[-7].CLK
clock => pipeline_in[10].c.im[-6].CLK
clock => pipeline_in[10].c.im[-5].CLK
clock => pipeline_in[10].c.im[-4].CLK
clock => pipeline_in[10].c.im[-3].CLK
clock => pipeline_in[10].c.im[-2].CLK
clock => pipeline_in[10].c.im[-1].CLK
clock => pipeline_in[10].c.im[0].CLK
clock => pipeline_in[10].c.im[1].CLK
clock => pipeline_in[10].c.im[2].CLK
clock => pipeline_in[10].c.im[3].CLK
clock => pipeline_in[10].c.im[4].CLK
clock => pipeline_in[10].c.im[5].CLK
clock => pipeline_in[10].c.im[6].CLK
clock => pipeline_in[10].c.im[7].CLK
clock => pipeline_in[10].c.im[8].CLK
clock => pipeline_in[10].c.im[9].CLK
clock => pipeline_in[10].c.im[10].CLK
clock => pipeline_in[10].c.re[-18].CLK
clock => pipeline_in[10].c.re[-17].CLK
clock => pipeline_in[10].c.re[-16].CLK
clock => pipeline_in[10].c.re[-15].CLK
clock => pipeline_in[10].c.re[-14].CLK
clock => pipeline_in[10].c.re[-13].CLK
clock => pipeline_in[10].c.re[-12].CLK
clock => pipeline_in[10].c.re[-11].CLK
clock => pipeline_in[10].c.re[-10].CLK
clock => pipeline_in[10].c.re[-9].CLK
clock => pipeline_in[10].c.re[-8].CLK
clock => pipeline_in[10].c.re[-7].CLK
clock => pipeline_in[10].c.re[-6].CLK
clock => pipeline_in[10].c.re[-5].CLK
clock => pipeline_in[10].c.re[-4].CLK
clock => pipeline_in[10].c.re[-3].CLK
clock => pipeline_in[10].c.re[-2].CLK
clock => pipeline_in[10].c.re[-1].CLK
clock => pipeline_in[10].c.re[0].CLK
clock => pipeline_in[10].c.re[1].CLK
clock => pipeline_in[10].c.re[2].CLK
clock => pipeline_in[10].c.re[3].CLK
clock => pipeline_in[10].c.re[4].CLK
clock => pipeline_in[10].c.re[5].CLK
clock => pipeline_in[10].c.re[6].CLK
clock => pipeline_in[10].c.re[7].CLK
clock => pipeline_in[10].c.re[8].CLK
clock => pipeline_in[10].c.re[9].CLK
clock => pipeline_in[10].c.re[10].CLK
clock => pipeline_in[10].z.im[-18].CLK
clock => pipeline_in[10].z.im[-17].CLK
clock => pipeline_in[10].z.im[-16].CLK
clock => pipeline_in[10].z.im[-15].CLK
clock => pipeline_in[10].z.im[-14].CLK
clock => pipeline_in[10].z.im[-13].CLK
clock => pipeline_in[10].z.im[-12].CLK
clock => pipeline_in[10].z.im[-11].CLK
clock => pipeline_in[10].z.im[-10].CLK
clock => pipeline_in[10].z.im[-9].CLK
clock => pipeline_in[10].z.im[-8].CLK
clock => pipeline_in[10].z.im[-7].CLK
clock => pipeline_in[10].z.im[-6].CLK
clock => pipeline_in[10].z.im[-5].CLK
clock => pipeline_in[10].z.im[-4].CLK
clock => pipeline_in[10].z.im[-3].CLK
clock => pipeline_in[10].z.im[-2].CLK
clock => pipeline_in[10].z.im[-1].CLK
clock => pipeline_in[10].z.im[0].CLK
clock => pipeline_in[10].z.im[1].CLK
clock => pipeline_in[10].z.im[2].CLK
clock => pipeline_in[10].z.im[3].CLK
clock => pipeline_in[10].z.im[4].CLK
clock => pipeline_in[10].z.im[5].CLK
clock => pipeline_in[10].z.im[6].CLK
clock => pipeline_in[10].z.im[7].CLK
clock => pipeline_in[10].z.im[8].CLK
clock => pipeline_in[10].z.im[9].CLK
clock => pipeline_in[10].z.im[10].CLK
clock => pipeline_in[10].z.re[-18].CLK
clock => pipeline_in[10].z.re[-17].CLK
clock => pipeline_in[10].z.re[-16].CLK
clock => pipeline_in[10].z.re[-15].CLK
clock => pipeline_in[10].z.re[-14].CLK
clock => pipeline_in[10].z.re[-13].CLK
clock => pipeline_in[10].z.re[-12].CLK
clock => pipeline_in[10].z.re[-11].CLK
clock => pipeline_in[10].z.re[-10].CLK
clock => pipeline_in[10].z.re[-9].CLK
clock => pipeline_in[10].z.re[-8].CLK
clock => pipeline_in[10].z.re[-7].CLK
clock => pipeline_in[10].z.re[-6].CLK
clock => pipeline_in[10].z.re[-5].CLK
clock => pipeline_in[10].z.re[-4].CLK
clock => pipeline_in[10].z.re[-3].CLK
clock => pipeline_in[10].z.re[-2].CLK
clock => pipeline_in[10].z.re[-1].CLK
clock => pipeline_in[10].z.re[0].CLK
clock => pipeline_in[10].z.re[1].CLK
clock => pipeline_in[10].z.re[2].CLK
clock => pipeline_in[10].z.re[3].CLK
clock => pipeline_in[10].z.re[4].CLK
clock => pipeline_in[10].z.re[5].CLK
clock => pipeline_in[10].z.re[6].CLK
clock => pipeline_in[10].z.re[7].CLK
clock => pipeline_in[10].z.re[8].CLK
clock => pipeline_in[10].z.re[9].CLK
clock => pipeline_in[10].z.re[10].CLK
clock => pipeline_in[9].stage_overflow.CLK
clock => pipeline_in[9].stage_data[0].CLK
clock => pipeline_in[9].stage_data[1].CLK
clock => pipeline_in[9].stage_data[2].CLK
clock => pipeline_in[9].stage_data[3].CLK
clock => pipeline_in[9].stage_data[4].CLK
clock => pipeline_in[9].stage_data[5].CLK
clock => pipeline_in[9].stage_data[6].CLK
clock => pipeline_in[9].stage_data[7].CLK
clock => pipeline_in[9].stage_data[8].CLK
clock => pipeline_in[9].stage_data[9].CLK
clock => pipeline_in[9].stage_data[10].CLK
clock => pipeline_in[9].stage_data[11].CLK
clock => pipeline_in[9].stage_data[12].CLK
clock => pipeline_in[9].stage_data[13].CLK
clock => pipeline_in[9].stage_data[14].CLK
clock => pipeline_in[9].stage_data[15].CLK
clock => pipeline_in[9].stage_data[16].CLK
clock => pipeline_in[9].stage_data[17].CLK
clock => pipeline_in[9].stage_data[18].CLK
clock => pipeline_in[9].stage_data[19].CLK
clock => pipeline_in[9].stage_data[20].CLK
clock => pipeline_in[9].stage_data[21].CLK
clock => pipeline_in[9].stage_data[22].CLK
clock => pipeline_in[9].stage_data[23].CLK
clock => pipeline_in[9].stage_data[24].CLK
clock => pipeline_in[9].stage_data[25].CLK
clock => pipeline_in[9].stage_data[26].CLK
clock => pipeline_in[9].stage_data[27].CLK
clock => pipeline_in[9].stage_data[28].CLK
clock => pipeline_in[9].stage_data[29].CLK
clock => pipeline_in[9].stage_data[30].CLK
clock => pipeline_in[9].c.im[-18].CLK
clock => pipeline_in[9].c.im[-17].CLK
clock => pipeline_in[9].c.im[-16].CLK
clock => pipeline_in[9].c.im[-15].CLK
clock => pipeline_in[9].c.im[-14].CLK
clock => pipeline_in[9].c.im[-13].CLK
clock => pipeline_in[9].c.im[-12].CLK
clock => pipeline_in[9].c.im[-11].CLK
clock => pipeline_in[9].c.im[-10].CLK
clock => pipeline_in[9].c.im[-9].CLK
clock => pipeline_in[9].c.im[-8].CLK
clock => pipeline_in[9].c.im[-7].CLK
clock => pipeline_in[9].c.im[-6].CLK
clock => pipeline_in[9].c.im[-5].CLK
clock => pipeline_in[9].c.im[-4].CLK
clock => pipeline_in[9].c.im[-3].CLK
clock => pipeline_in[9].c.im[-2].CLK
clock => pipeline_in[9].c.im[-1].CLK
clock => pipeline_in[9].c.im[0].CLK
clock => pipeline_in[9].c.im[1].CLK
clock => pipeline_in[9].c.im[2].CLK
clock => pipeline_in[9].c.im[3].CLK
clock => pipeline_in[9].c.im[4].CLK
clock => pipeline_in[9].c.im[5].CLK
clock => pipeline_in[9].c.im[6].CLK
clock => pipeline_in[9].c.im[7].CLK
clock => pipeline_in[9].c.im[8].CLK
clock => pipeline_in[9].c.im[9].CLK
clock => pipeline_in[9].c.im[10].CLK
clock => pipeline_in[9].c.re[-18].CLK
clock => pipeline_in[9].c.re[-17].CLK
clock => pipeline_in[9].c.re[-16].CLK
clock => pipeline_in[9].c.re[-15].CLK
clock => pipeline_in[9].c.re[-14].CLK
clock => pipeline_in[9].c.re[-13].CLK
clock => pipeline_in[9].c.re[-12].CLK
clock => pipeline_in[9].c.re[-11].CLK
clock => pipeline_in[9].c.re[-10].CLK
clock => pipeline_in[9].c.re[-9].CLK
clock => pipeline_in[9].c.re[-8].CLK
clock => pipeline_in[9].c.re[-7].CLK
clock => pipeline_in[9].c.re[-6].CLK
clock => pipeline_in[9].c.re[-5].CLK
clock => pipeline_in[9].c.re[-4].CLK
clock => pipeline_in[9].c.re[-3].CLK
clock => pipeline_in[9].c.re[-2].CLK
clock => pipeline_in[9].c.re[-1].CLK
clock => pipeline_in[9].c.re[0].CLK
clock => pipeline_in[9].c.re[1].CLK
clock => pipeline_in[9].c.re[2].CLK
clock => pipeline_in[9].c.re[3].CLK
clock => pipeline_in[9].c.re[4].CLK
clock => pipeline_in[9].c.re[5].CLK
clock => pipeline_in[9].c.re[6].CLK
clock => pipeline_in[9].c.re[7].CLK
clock => pipeline_in[9].c.re[8].CLK
clock => pipeline_in[9].c.re[9].CLK
clock => pipeline_in[9].c.re[10].CLK
clock => pipeline_in[9].z.im[-18].CLK
clock => pipeline_in[9].z.im[-17].CLK
clock => pipeline_in[9].z.im[-16].CLK
clock => pipeline_in[9].z.im[-15].CLK
clock => pipeline_in[9].z.im[-14].CLK
clock => pipeline_in[9].z.im[-13].CLK
clock => pipeline_in[9].z.im[-12].CLK
clock => pipeline_in[9].z.im[-11].CLK
clock => pipeline_in[9].z.im[-10].CLK
clock => pipeline_in[9].z.im[-9].CLK
clock => pipeline_in[9].z.im[-8].CLK
clock => pipeline_in[9].z.im[-7].CLK
clock => pipeline_in[9].z.im[-6].CLK
clock => pipeline_in[9].z.im[-5].CLK
clock => pipeline_in[9].z.im[-4].CLK
clock => pipeline_in[9].z.im[-3].CLK
clock => pipeline_in[9].z.im[-2].CLK
clock => pipeline_in[9].z.im[-1].CLK
clock => pipeline_in[9].z.im[0].CLK
clock => pipeline_in[9].z.im[1].CLK
clock => pipeline_in[9].z.im[2].CLK
clock => pipeline_in[9].z.im[3].CLK
clock => pipeline_in[9].z.im[4].CLK
clock => pipeline_in[9].z.im[5].CLK
clock => pipeline_in[9].z.im[6].CLK
clock => pipeline_in[9].z.im[7].CLK
clock => pipeline_in[9].z.im[8].CLK
clock => pipeline_in[9].z.im[9].CLK
clock => pipeline_in[9].z.im[10].CLK
clock => pipeline_in[9].z.re[-18].CLK
clock => pipeline_in[9].z.re[-17].CLK
clock => pipeline_in[9].z.re[-16].CLK
clock => pipeline_in[9].z.re[-15].CLK
clock => pipeline_in[9].z.re[-14].CLK
clock => pipeline_in[9].z.re[-13].CLK
clock => pipeline_in[9].z.re[-12].CLK
clock => pipeline_in[9].z.re[-11].CLK
clock => pipeline_in[9].z.re[-10].CLK
clock => pipeline_in[9].z.re[-9].CLK
clock => pipeline_in[9].z.re[-8].CLK
clock => pipeline_in[9].z.re[-7].CLK
clock => pipeline_in[9].z.re[-6].CLK
clock => pipeline_in[9].z.re[-5].CLK
clock => pipeline_in[9].z.re[-4].CLK
clock => pipeline_in[9].z.re[-3].CLK
clock => pipeline_in[9].z.re[-2].CLK
clock => pipeline_in[9].z.re[-1].CLK
clock => pipeline_in[9].z.re[0].CLK
clock => pipeline_in[9].z.re[1].CLK
clock => pipeline_in[9].z.re[2].CLK
clock => pipeline_in[9].z.re[3].CLK
clock => pipeline_in[9].z.re[4].CLK
clock => pipeline_in[9].z.re[5].CLK
clock => pipeline_in[9].z.re[6].CLK
clock => pipeline_in[9].z.re[7].CLK
clock => pipeline_in[9].z.re[8].CLK
clock => pipeline_in[9].z.re[9].CLK
clock => pipeline_in[9].z.re[10].CLK
clock => pipeline_in[8].stage_overflow.CLK
clock => pipeline_in[8].stage_data[0].CLK
clock => pipeline_in[8].stage_data[1].CLK
clock => pipeline_in[8].stage_data[2].CLK
clock => pipeline_in[8].stage_data[3].CLK
clock => pipeline_in[8].stage_data[4].CLK
clock => pipeline_in[8].stage_data[5].CLK
clock => pipeline_in[8].stage_data[6].CLK
clock => pipeline_in[8].stage_data[7].CLK
clock => pipeline_in[8].stage_data[8].CLK
clock => pipeline_in[8].stage_data[9].CLK
clock => pipeline_in[8].stage_data[10].CLK
clock => pipeline_in[8].stage_data[11].CLK
clock => pipeline_in[8].stage_data[12].CLK
clock => pipeline_in[8].stage_data[13].CLK
clock => pipeline_in[8].stage_data[14].CLK
clock => pipeline_in[8].stage_data[15].CLK
clock => pipeline_in[8].stage_data[16].CLK
clock => pipeline_in[8].stage_data[17].CLK
clock => pipeline_in[8].stage_data[18].CLK
clock => pipeline_in[8].stage_data[19].CLK
clock => pipeline_in[8].stage_data[20].CLK
clock => pipeline_in[8].stage_data[21].CLK
clock => pipeline_in[8].stage_data[22].CLK
clock => pipeline_in[8].stage_data[23].CLK
clock => pipeline_in[8].stage_data[24].CLK
clock => pipeline_in[8].stage_data[25].CLK
clock => pipeline_in[8].stage_data[26].CLK
clock => pipeline_in[8].stage_data[27].CLK
clock => pipeline_in[8].stage_data[28].CLK
clock => pipeline_in[8].stage_data[29].CLK
clock => pipeline_in[8].stage_data[30].CLK
clock => pipeline_in[8].c.im[-18].CLK
clock => pipeline_in[8].c.im[-17].CLK
clock => pipeline_in[8].c.im[-16].CLK
clock => pipeline_in[8].c.im[-15].CLK
clock => pipeline_in[8].c.im[-14].CLK
clock => pipeline_in[8].c.im[-13].CLK
clock => pipeline_in[8].c.im[-12].CLK
clock => pipeline_in[8].c.im[-11].CLK
clock => pipeline_in[8].c.im[-10].CLK
clock => pipeline_in[8].c.im[-9].CLK
clock => pipeline_in[8].c.im[-8].CLK
clock => pipeline_in[8].c.im[-7].CLK
clock => pipeline_in[8].c.im[-6].CLK
clock => pipeline_in[8].c.im[-5].CLK
clock => pipeline_in[8].c.im[-4].CLK
clock => pipeline_in[8].c.im[-3].CLK
clock => pipeline_in[8].c.im[-2].CLK
clock => pipeline_in[8].c.im[-1].CLK
clock => pipeline_in[8].c.im[0].CLK
clock => pipeline_in[8].c.im[1].CLK
clock => pipeline_in[8].c.im[2].CLK
clock => pipeline_in[8].c.im[3].CLK
clock => pipeline_in[8].c.im[4].CLK
clock => pipeline_in[8].c.im[5].CLK
clock => pipeline_in[8].c.im[6].CLK
clock => pipeline_in[8].c.im[7].CLK
clock => pipeline_in[8].c.im[8].CLK
clock => pipeline_in[8].c.im[9].CLK
clock => pipeline_in[8].c.im[10].CLK
clock => pipeline_in[8].c.re[-18].CLK
clock => pipeline_in[8].c.re[-17].CLK
clock => pipeline_in[8].c.re[-16].CLK
clock => pipeline_in[8].c.re[-15].CLK
clock => pipeline_in[8].c.re[-14].CLK
clock => pipeline_in[8].c.re[-13].CLK
clock => pipeline_in[8].c.re[-12].CLK
clock => pipeline_in[8].c.re[-11].CLK
clock => pipeline_in[8].c.re[-10].CLK
clock => pipeline_in[8].c.re[-9].CLK
clock => pipeline_in[8].c.re[-8].CLK
clock => pipeline_in[8].c.re[-7].CLK
clock => pipeline_in[8].c.re[-6].CLK
clock => pipeline_in[8].c.re[-5].CLK
clock => pipeline_in[8].c.re[-4].CLK
clock => pipeline_in[8].c.re[-3].CLK
clock => pipeline_in[8].c.re[-2].CLK
clock => pipeline_in[8].c.re[-1].CLK
clock => pipeline_in[8].c.re[0].CLK
clock => pipeline_in[8].c.re[1].CLK
clock => pipeline_in[8].c.re[2].CLK
clock => pipeline_in[8].c.re[3].CLK
clock => pipeline_in[8].c.re[4].CLK
clock => pipeline_in[8].c.re[5].CLK
clock => pipeline_in[8].c.re[6].CLK
clock => pipeline_in[8].c.re[7].CLK
clock => pipeline_in[8].c.re[8].CLK
clock => pipeline_in[8].c.re[9].CLK
clock => pipeline_in[8].c.re[10].CLK
clock => pipeline_in[8].z.im[-18].CLK
clock => pipeline_in[8].z.im[-17].CLK
clock => pipeline_in[8].z.im[-16].CLK
clock => pipeline_in[8].z.im[-15].CLK
clock => pipeline_in[8].z.im[-14].CLK
clock => pipeline_in[8].z.im[-13].CLK
clock => pipeline_in[8].z.im[-12].CLK
clock => pipeline_in[8].z.im[-11].CLK
clock => pipeline_in[8].z.im[-10].CLK
clock => pipeline_in[8].z.im[-9].CLK
clock => pipeline_in[8].z.im[-8].CLK
clock => pipeline_in[8].z.im[-7].CLK
clock => pipeline_in[8].z.im[-6].CLK
clock => pipeline_in[8].z.im[-5].CLK
clock => pipeline_in[8].z.im[-4].CLK
clock => pipeline_in[8].z.im[-3].CLK
clock => pipeline_in[8].z.im[-2].CLK
clock => pipeline_in[8].z.im[-1].CLK
clock => pipeline_in[8].z.im[0].CLK
clock => pipeline_in[8].z.im[1].CLK
clock => pipeline_in[8].z.im[2].CLK
clock => pipeline_in[8].z.im[3].CLK
clock => pipeline_in[8].z.im[4].CLK
clock => pipeline_in[8].z.im[5].CLK
clock => pipeline_in[8].z.im[6].CLK
clock => pipeline_in[8].z.im[7].CLK
clock => pipeline_in[8].z.im[8].CLK
clock => pipeline_in[8].z.im[9].CLK
clock => pipeline_in[8].z.im[10].CLK
clock => pipeline_in[8].z.re[-18].CLK
clock => pipeline_in[8].z.re[-17].CLK
clock => pipeline_in[8].z.re[-16].CLK
clock => pipeline_in[8].z.re[-15].CLK
clock => pipeline_in[8].z.re[-14].CLK
clock => pipeline_in[8].z.re[-13].CLK
clock => pipeline_in[8].z.re[-12].CLK
clock => pipeline_in[8].z.re[-11].CLK
clock => pipeline_in[8].z.re[-10].CLK
clock => pipeline_in[8].z.re[-9].CLK
clock => pipeline_in[8].z.re[-8].CLK
clock => pipeline_in[8].z.re[-7].CLK
clock => pipeline_in[8].z.re[-6].CLK
clock => pipeline_in[8].z.re[-5].CLK
clock => pipeline_in[8].z.re[-4].CLK
clock => pipeline_in[8].z.re[-3].CLK
clock => pipeline_in[8].z.re[-2].CLK
clock => pipeline_in[8].z.re[-1].CLK
clock => pipeline_in[8].z.re[0].CLK
clock => pipeline_in[8].z.re[1].CLK
clock => pipeline_in[8].z.re[2].CLK
clock => pipeline_in[8].z.re[3].CLK
clock => pipeline_in[8].z.re[4].CLK
clock => pipeline_in[8].z.re[5].CLK
clock => pipeline_in[8].z.re[6].CLK
clock => pipeline_in[8].z.re[7].CLK
clock => pipeline_in[8].z.re[8].CLK
clock => pipeline_in[8].z.re[9].CLK
clock => pipeline_in[8].z.re[10].CLK
clock => pipeline_in[7].stage_overflow.CLK
clock => pipeline_in[7].stage_data[0].CLK
clock => pipeline_in[7].stage_data[1].CLK
clock => pipeline_in[7].stage_data[2].CLK
clock => pipeline_in[7].stage_data[3].CLK
clock => pipeline_in[7].stage_data[4].CLK
clock => pipeline_in[7].stage_data[5].CLK
clock => pipeline_in[7].stage_data[6].CLK
clock => pipeline_in[7].stage_data[7].CLK
clock => pipeline_in[7].stage_data[8].CLK
clock => pipeline_in[7].stage_data[9].CLK
clock => pipeline_in[7].stage_data[10].CLK
clock => pipeline_in[7].stage_data[11].CLK
clock => pipeline_in[7].stage_data[12].CLK
clock => pipeline_in[7].stage_data[13].CLK
clock => pipeline_in[7].stage_data[14].CLK
clock => pipeline_in[7].stage_data[15].CLK
clock => pipeline_in[7].stage_data[16].CLK
clock => pipeline_in[7].stage_data[17].CLK
clock => pipeline_in[7].stage_data[18].CLK
clock => pipeline_in[7].stage_data[19].CLK
clock => pipeline_in[7].stage_data[20].CLK
clock => pipeline_in[7].stage_data[21].CLK
clock => pipeline_in[7].stage_data[22].CLK
clock => pipeline_in[7].stage_data[23].CLK
clock => pipeline_in[7].stage_data[24].CLK
clock => pipeline_in[7].stage_data[25].CLK
clock => pipeline_in[7].stage_data[26].CLK
clock => pipeline_in[7].stage_data[27].CLK
clock => pipeline_in[7].stage_data[28].CLK
clock => pipeline_in[7].stage_data[29].CLK
clock => pipeline_in[7].stage_data[30].CLK
clock => pipeline_in[7].c.im[-18].CLK
clock => pipeline_in[7].c.im[-17].CLK
clock => pipeline_in[7].c.im[-16].CLK
clock => pipeline_in[7].c.im[-15].CLK
clock => pipeline_in[7].c.im[-14].CLK
clock => pipeline_in[7].c.im[-13].CLK
clock => pipeline_in[7].c.im[-12].CLK
clock => pipeline_in[7].c.im[-11].CLK
clock => pipeline_in[7].c.im[-10].CLK
clock => pipeline_in[7].c.im[-9].CLK
clock => pipeline_in[7].c.im[-8].CLK
clock => pipeline_in[7].c.im[-7].CLK
clock => pipeline_in[7].c.im[-6].CLK
clock => pipeline_in[7].c.im[-5].CLK
clock => pipeline_in[7].c.im[-4].CLK
clock => pipeline_in[7].c.im[-3].CLK
clock => pipeline_in[7].c.im[-2].CLK
clock => pipeline_in[7].c.im[-1].CLK
clock => pipeline_in[7].c.im[0].CLK
clock => pipeline_in[7].c.im[1].CLK
clock => pipeline_in[7].c.im[2].CLK
clock => pipeline_in[7].c.im[3].CLK
clock => pipeline_in[7].c.im[4].CLK
clock => pipeline_in[7].c.im[5].CLK
clock => pipeline_in[7].c.im[6].CLK
clock => pipeline_in[7].c.im[7].CLK
clock => pipeline_in[7].c.im[8].CLK
clock => pipeline_in[7].c.im[9].CLK
clock => pipeline_in[7].c.im[10].CLK
clock => pipeline_in[7].c.re[-18].CLK
clock => pipeline_in[7].c.re[-17].CLK
clock => pipeline_in[7].c.re[-16].CLK
clock => pipeline_in[7].c.re[-15].CLK
clock => pipeline_in[7].c.re[-14].CLK
clock => pipeline_in[7].c.re[-13].CLK
clock => pipeline_in[7].c.re[-12].CLK
clock => pipeline_in[7].c.re[-11].CLK
clock => pipeline_in[7].c.re[-10].CLK
clock => pipeline_in[7].c.re[-9].CLK
clock => pipeline_in[7].c.re[-8].CLK
clock => pipeline_in[7].c.re[-7].CLK
clock => pipeline_in[7].c.re[-6].CLK
clock => pipeline_in[7].c.re[-5].CLK
clock => pipeline_in[7].c.re[-4].CLK
clock => pipeline_in[7].c.re[-3].CLK
clock => pipeline_in[7].c.re[-2].CLK
clock => pipeline_in[7].c.re[-1].CLK
clock => pipeline_in[7].c.re[0].CLK
clock => pipeline_in[7].c.re[1].CLK
clock => pipeline_in[7].c.re[2].CLK
clock => pipeline_in[7].c.re[3].CLK
clock => pipeline_in[7].c.re[4].CLK
clock => pipeline_in[7].c.re[5].CLK
clock => pipeline_in[7].c.re[6].CLK
clock => pipeline_in[7].c.re[7].CLK
clock => pipeline_in[7].c.re[8].CLK
clock => pipeline_in[7].c.re[9].CLK
clock => pipeline_in[7].c.re[10].CLK
clock => pipeline_in[7].z.im[-18].CLK
clock => pipeline_in[7].z.im[-17].CLK
clock => pipeline_in[7].z.im[-16].CLK
clock => pipeline_in[7].z.im[-15].CLK
clock => pipeline_in[7].z.im[-14].CLK
clock => pipeline_in[7].z.im[-13].CLK
clock => pipeline_in[7].z.im[-12].CLK
clock => pipeline_in[7].z.im[-11].CLK
clock => pipeline_in[7].z.im[-10].CLK
clock => pipeline_in[7].z.im[-9].CLK
clock => pipeline_in[7].z.im[-8].CLK
clock => pipeline_in[7].z.im[-7].CLK
clock => pipeline_in[7].z.im[-6].CLK
clock => pipeline_in[7].z.im[-5].CLK
clock => pipeline_in[7].z.im[-4].CLK
clock => pipeline_in[7].z.im[-3].CLK
clock => pipeline_in[7].z.im[-2].CLK
clock => pipeline_in[7].z.im[-1].CLK
clock => pipeline_in[7].z.im[0].CLK
clock => pipeline_in[7].z.im[1].CLK
clock => pipeline_in[7].z.im[2].CLK
clock => pipeline_in[7].z.im[3].CLK
clock => pipeline_in[7].z.im[4].CLK
clock => pipeline_in[7].z.im[5].CLK
clock => pipeline_in[7].z.im[6].CLK
clock => pipeline_in[7].z.im[7].CLK
clock => pipeline_in[7].z.im[8].CLK
clock => pipeline_in[7].z.im[9].CLK
clock => pipeline_in[7].z.im[10].CLK
clock => pipeline_in[7].z.re[-18].CLK
clock => pipeline_in[7].z.re[-17].CLK
clock => pipeline_in[7].z.re[-16].CLK
clock => pipeline_in[7].z.re[-15].CLK
clock => pipeline_in[7].z.re[-14].CLK
clock => pipeline_in[7].z.re[-13].CLK
clock => pipeline_in[7].z.re[-12].CLK
clock => pipeline_in[7].z.re[-11].CLK
clock => pipeline_in[7].z.re[-10].CLK
clock => pipeline_in[7].z.re[-9].CLK
clock => pipeline_in[7].z.re[-8].CLK
clock => pipeline_in[7].z.re[-7].CLK
clock => pipeline_in[7].z.re[-6].CLK
clock => pipeline_in[7].z.re[-5].CLK
clock => pipeline_in[7].z.re[-4].CLK
clock => pipeline_in[7].z.re[-3].CLK
clock => pipeline_in[7].z.re[-2].CLK
clock => pipeline_in[7].z.re[-1].CLK
clock => pipeline_in[7].z.re[0].CLK
clock => pipeline_in[7].z.re[1].CLK
clock => pipeline_in[7].z.re[2].CLK
clock => pipeline_in[7].z.re[3].CLK
clock => pipeline_in[7].z.re[4].CLK
clock => pipeline_in[7].z.re[5].CLK
clock => pipeline_in[7].z.re[6].CLK
clock => pipeline_in[7].z.re[7].CLK
clock => pipeline_in[7].z.re[8].CLK
clock => pipeline_in[7].z.re[9].CLK
clock => pipeline_in[7].z.re[10].CLK
clock => pipeline_in[6].stage_overflow.CLK
clock => pipeline_in[6].stage_data[0].CLK
clock => pipeline_in[6].stage_data[1].CLK
clock => pipeline_in[6].stage_data[2].CLK
clock => pipeline_in[6].stage_data[3].CLK
clock => pipeline_in[6].stage_data[4].CLK
clock => pipeline_in[6].stage_data[5].CLK
clock => pipeline_in[6].stage_data[6].CLK
clock => pipeline_in[6].stage_data[7].CLK
clock => pipeline_in[6].stage_data[8].CLK
clock => pipeline_in[6].stage_data[9].CLK
clock => pipeline_in[6].stage_data[10].CLK
clock => pipeline_in[6].stage_data[11].CLK
clock => pipeline_in[6].stage_data[12].CLK
clock => pipeline_in[6].stage_data[13].CLK
clock => pipeline_in[6].stage_data[14].CLK
clock => pipeline_in[6].stage_data[15].CLK
clock => pipeline_in[6].stage_data[16].CLK
clock => pipeline_in[6].stage_data[17].CLK
clock => pipeline_in[6].stage_data[18].CLK
clock => pipeline_in[6].stage_data[19].CLK
clock => pipeline_in[6].stage_data[20].CLK
clock => pipeline_in[6].stage_data[21].CLK
clock => pipeline_in[6].stage_data[22].CLK
clock => pipeline_in[6].stage_data[23].CLK
clock => pipeline_in[6].stage_data[24].CLK
clock => pipeline_in[6].stage_data[25].CLK
clock => pipeline_in[6].stage_data[26].CLK
clock => pipeline_in[6].stage_data[27].CLK
clock => pipeline_in[6].stage_data[28].CLK
clock => pipeline_in[6].stage_data[29].CLK
clock => pipeline_in[6].stage_data[30].CLK
clock => pipeline_in[6].c.im[-18].CLK
clock => pipeline_in[6].c.im[-17].CLK
clock => pipeline_in[6].c.im[-16].CLK
clock => pipeline_in[6].c.im[-15].CLK
clock => pipeline_in[6].c.im[-14].CLK
clock => pipeline_in[6].c.im[-13].CLK
clock => pipeline_in[6].c.im[-12].CLK
clock => pipeline_in[6].c.im[-11].CLK
clock => pipeline_in[6].c.im[-10].CLK
clock => pipeline_in[6].c.im[-9].CLK
clock => pipeline_in[6].c.im[-8].CLK
clock => pipeline_in[6].c.im[-7].CLK
clock => pipeline_in[6].c.im[-6].CLK
clock => pipeline_in[6].c.im[-5].CLK
clock => pipeline_in[6].c.im[-4].CLK
clock => pipeline_in[6].c.im[-3].CLK
clock => pipeline_in[6].c.im[-2].CLK
clock => pipeline_in[6].c.im[-1].CLK
clock => pipeline_in[6].c.im[0].CLK
clock => pipeline_in[6].c.im[1].CLK
clock => pipeline_in[6].c.im[2].CLK
clock => pipeline_in[6].c.im[3].CLK
clock => pipeline_in[6].c.im[4].CLK
clock => pipeline_in[6].c.im[5].CLK
clock => pipeline_in[6].c.im[6].CLK
clock => pipeline_in[6].c.im[7].CLK
clock => pipeline_in[6].c.im[8].CLK
clock => pipeline_in[6].c.im[9].CLK
clock => pipeline_in[6].c.im[10].CLK
clock => pipeline_in[6].c.re[-18].CLK
clock => pipeline_in[6].c.re[-17].CLK
clock => pipeline_in[6].c.re[-16].CLK
clock => pipeline_in[6].c.re[-15].CLK
clock => pipeline_in[6].c.re[-14].CLK
clock => pipeline_in[6].c.re[-13].CLK
clock => pipeline_in[6].c.re[-12].CLK
clock => pipeline_in[6].c.re[-11].CLK
clock => pipeline_in[6].c.re[-10].CLK
clock => pipeline_in[6].c.re[-9].CLK
clock => pipeline_in[6].c.re[-8].CLK
clock => pipeline_in[6].c.re[-7].CLK
clock => pipeline_in[6].c.re[-6].CLK
clock => pipeline_in[6].c.re[-5].CLK
clock => pipeline_in[6].c.re[-4].CLK
clock => pipeline_in[6].c.re[-3].CLK
clock => pipeline_in[6].c.re[-2].CLK
clock => pipeline_in[6].c.re[-1].CLK
clock => pipeline_in[6].c.re[0].CLK
clock => pipeline_in[6].c.re[1].CLK
clock => pipeline_in[6].c.re[2].CLK
clock => pipeline_in[6].c.re[3].CLK
clock => pipeline_in[6].c.re[4].CLK
clock => pipeline_in[6].c.re[5].CLK
clock => pipeline_in[6].c.re[6].CLK
clock => pipeline_in[6].c.re[7].CLK
clock => pipeline_in[6].c.re[8].CLK
clock => pipeline_in[6].c.re[9].CLK
clock => pipeline_in[6].c.re[10].CLK
clock => pipeline_in[6].z.im[-18].CLK
clock => pipeline_in[6].z.im[-17].CLK
clock => pipeline_in[6].z.im[-16].CLK
clock => pipeline_in[6].z.im[-15].CLK
clock => pipeline_in[6].z.im[-14].CLK
clock => pipeline_in[6].z.im[-13].CLK
clock => pipeline_in[6].z.im[-12].CLK
clock => pipeline_in[6].z.im[-11].CLK
clock => pipeline_in[6].z.im[-10].CLK
clock => pipeline_in[6].z.im[-9].CLK
clock => pipeline_in[6].z.im[-8].CLK
clock => pipeline_in[6].z.im[-7].CLK
clock => pipeline_in[6].z.im[-6].CLK
clock => pipeline_in[6].z.im[-5].CLK
clock => pipeline_in[6].z.im[-4].CLK
clock => pipeline_in[6].z.im[-3].CLK
clock => pipeline_in[6].z.im[-2].CLK
clock => pipeline_in[6].z.im[-1].CLK
clock => pipeline_in[6].z.im[0].CLK
clock => pipeline_in[6].z.im[1].CLK
clock => pipeline_in[6].z.im[2].CLK
clock => pipeline_in[6].z.im[3].CLK
clock => pipeline_in[6].z.im[4].CLK
clock => pipeline_in[6].z.im[5].CLK
clock => pipeline_in[6].z.im[6].CLK
clock => pipeline_in[6].z.im[7].CLK
clock => pipeline_in[6].z.im[8].CLK
clock => pipeline_in[6].z.im[9].CLK
clock => pipeline_in[6].z.im[10].CLK
clock => pipeline_in[6].z.re[-18].CLK
clock => pipeline_in[6].z.re[-17].CLK
clock => pipeline_in[6].z.re[-16].CLK
clock => pipeline_in[6].z.re[-15].CLK
clock => pipeline_in[6].z.re[-14].CLK
clock => pipeline_in[6].z.re[-13].CLK
clock => pipeline_in[6].z.re[-12].CLK
clock => pipeline_in[6].z.re[-11].CLK
clock => pipeline_in[6].z.re[-10].CLK
clock => pipeline_in[6].z.re[-9].CLK
clock => pipeline_in[6].z.re[-8].CLK
clock => pipeline_in[6].z.re[-7].CLK
clock => pipeline_in[6].z.re[-6].CLK
clock => pipeline_in[6].z.re[-5].CLK
clock => pipeline_in[6].z.re[-4].CLK
clock => pipeline_in[6].z.re[-3].CLK
clock => pipeline_in[6].z.re[-2].CLK
clock => pipeline_in[6].z.re[-1].CLK
clock => pipeline_in[6].z.re[0].CLK
clock => pipeline_in[6].z.re[1].CLK
clock => pipeline_in[6].z.re[2].CLK
clock => pipeline_in[6].z.re[3].CLK
clock => pipeline_in[6].z.re[4].CLK
clock => pipeline_in[6].z.re[5].CLK
clock => pipeline_in[6].z.re[6].CLK
clock => pipeline_in[6].z.re[7].CLK
clock => pipeline_in[6].z.re[8].CLK
clock => pipeline_in[6].z.re[9].CLK
clock => pipeline_in[6].z.re[10].CLK
clock => pipeline_in[5].stage_overflow.CLK
clock => pipeline_in[5].stage_data[0].CLK
clock => pipeline_in[5].stage_data[1].CLK
clock => pipeline_in[5].stage_data[2].CLK
clock => pipeline_in[5].stage_data[3].CLK
clock => pipeline_in[5].stage_data[4].CLK
clock => pipeline_in[5].stage_data[5].CLK
clock => pipeline_in[5].stage_data[6].CLK
clock => pipeline_in[5].stage_data[7].CLK
clock => pipeline_in[5].stage_data[8].CLK
clock => pipeline_in[5].stage_data[9].CLK
clock => pipeline_in[5].stage_data[10].CLK
clock => pipeline_in[5].stage_data[11].CLK
clock => pipeline_in[5].stage_data[12].CLK
clock => pipeline_in[5].stage_data[13].CLK
clock => pipeline_in[5].stage_data[14].CLK
clock => pipeline_in[5].stage_data[15].CLK
clock => pipeline_in[5].stage_data[16].CLK
clock => pipeline_in[5].stage_data[17].CLK
clock => pipeline_in[5].stage_data[18].CLK
clock => pipeline_in[5].stage_data[19].CLK
clock => pipeline_in[5].stage_data[20].CLK
clock => pipeline_in[5].stage_data[21].CLK
clock => pipeline_in[5].stage_data[22].CLK
clock => pipeline_in[5].stage_data[23].CLK
clock => pipeline_in[5].stage_data[24].CLK
clock => pipeline_in[5].stage_data[25].CLK
clock => pipeline_in[5].stage_data[26].CLK
clock => pipeline_in[5].stage_data[27].CLK
clock => pipeline_in[5].stage_data[28].CLK
clock => pipeline_in[5].stage_data[29].CLK
clock => pipeline_in[5].stage_data[30].CLK
clock => pipeline_in[5].c.im[-18].CLK
clock => pipeline_in[5].c.im[-17].CLK
clock => pipeline_in[5].c.im[-16].CLK
clock => pipeline_in[5].c.im[-15].CLK
clock => pipeline_in[5].c.im[-14].CLK
clock => pipeline_in[5].c.im[-13].CLK
clock => pipeline_in[5].c.im[-12].CLK
clock => pipeline_in[5].c.im[-11].CLK
clock => pipeline_in[5].c.im[-10].CLK
clock => pipeline_in[5].c.im[-9].CLK
clock => pipeline_in[5].c.im[-8].CLK
clock => pipeline_in[5].c.im[-7].CLK
clock => pipeline_in[5].c.im[-6].CLK
clock => pipeline_in[5].c.im[-5].CLK
clock => pipeline_in[5].c.im[-4].CLK
clock => pipeline_in[5].c.im[-3].CLK
clock => pipeline_in[5].c.im[-2].CLK
clock => pipeline_in[5].c.im[-1].CLK
clock => pipeline_in[5].c.im[0].CLK
clock => pipeline_in[5].c.im[1].CLK
clock => pipeline_in[5].c.im[2].CLK
clock => pipeline_in[5].c.im[3].CLK
clock => pipeline_in[5].c.im[4].CLK
clock => pipeline_in[5].c.im[5].CLK
clock => pipeline_in[5].c.im[6].CLK
clock => pipeline_in[5].c.im[7].CLK
clock => pipeline_in[5].c.im[8].CLK
clock => pipeline_in[5].c.im[9].CLK
clock => pipeline_in[5].c.im[10].CLK
clock => pipeline_in[5].c.re[-18].CLK
clock => pipeline_in[5].c.re[-17].CLK
clock => pipeline_in[5].c.re[-16].CLK
clock => pipeline_in[5].c.re[-15].CLK
clock => pipeline_in[5].c.re[-14].CLK
clock => pipeline_in[5].c.re[-13].CLK
clock => pipeline_in[5].c.re[-12].CLK
clock => pipeline_in[5].c.re[-11].CLK
clock => pipeline_in[5].c.re[-10].CLK
clock => pipeline_in[5].c.re[-9].CLK
clock => pipeline_in[5].c.re[-8].CLK
clock => pipeline_in[5].c.re[-7].CLK
clock => pipeline_in[5].c.re[-6].CLK
clock => pipeline_in[5].c.re[-5].CLK
clock => pipeline_in[5].c.re[-4].CLK
clock => pipeline_in[5].c.re[-3].CLK
clock => pipeline_in[5].c.re[-2].CLK
clock => pipeline_in[5].c.re[-1].CLK
clock => pipeline_in[5].c.re[0].CLK
clock => pipeline_in[5].c.re[1].CLK
clock => pipeline_in[5].c.re[2].CLK
clock => pipeline_in[5].c.re[3].CLK
clock => pipeline_in[5].c.re[4].CLK
clock => pipeline_in[5].c.re[5].CLK
clock => pipeline_in[5].c.re[6].CLK
clock => pipeline_in[5].c.re[7].CLK
clock => pipeline_in[5].c.re[8].CLK
clock => pipeline_in[5].c.re[9].CLK
clock => pipeline_in[5].c.re[10].CLK
clock => pipeline_in[5].z.im[-18].CLK
clock => pipeline_in[5].z.im[-17].CLK
clock => pipeline_in[5].z.im[-16].CLK
clock => pipeline_in[5].z.im[-15].CLK
clock => pipeline_in[5].z.im[-14].CLK
clock => pipeline_in[5].z.im[-13].CLK
clock => pipeline_in[5].z.im[-12].CLK
clock => pipeline_in[5].z.im[-11].CLK
clock => pipeline_in[5].z.im[-10].CLK
clock => pipeline_in[5].z.im[-9].CLK
clock => pipeline_in[5].z.im[-8].CLK
clock => pipeline_in[5].z.im[-7].CLK
clock => pipeline_in[5].z.im[-6].CLK
clock => pipeline_in[5].z.im[-5].CLK
clock => pipeline_in[5].z.im[-4].CLK
clock => pipeline_in[5].z.im[-3].CLK
clock => pipeline_in[5].z.im[-2].CLK
clock => pipeline_in[5].z.im[-1].CLK
clock => pipeline_in[5].z.im[0].CLK
clock => pipeline_in[5].z.im[1].CLK
clock => pipeline_in[5].z.im[2].CLK
clock => pipeline_in[5].z.im[3].CLK
clock => pipeline_in[5].z.im[4].CLK
clock => pipeline_in[5].z.im[5].CLK
clock => pipeline_in[5].z.im[6].CLK
clock => pipeline_in[5].z.im[7].CLK
clock => pipeline_in[5].z.im[8].CLK
clock => pipeline_in[5].z.im[9].CLK
clock => pipeline_in[5].z.im[10].CLK
clock => pipeline_in[5].z.re[-18].CLK
clock => pipeline_in[5].z.re[-17].CLK
clock => pipeline_in[5].z.re[-16].CLK
clock => pipeline_in[5].z.re[-15].CLK
clock => pipeline_in[5].z.re[-14].CLK
clock => pipeline_in[5].z.re[-13].CLK
clock => pipeline_in[5].z.re[-12].CLK
clock => pipeline_in[5].z.re[-11].CLK
clock => pipeline_in[5].z.re[-10].CLK
clock => pipeline_in[5].z.re[-9].CLK
clock => pipeline_in[5].z.re[-8].CLK
clock => pipeline_in[5].z.re[-7].CLK
clock => pipeline_in[5].z.re[-6].CLK
clock => pipeline_in[5].z.re[-5].CLK
clock => pipeline_in[5].z.re[-4].CLK
clock => pipeline_in[5].z.re[-3].CLK
clock => pipeline_in[5].z.re[-2].CLK
clock => pipeline_in[5].z.re[-1].CLK
clock => pipeline_in[5].z.re[0].CLK
clock => pipeline_in[5].z.re[1].CLK
clock => pipeline_in[5].z.re[2].CLK
clock => pipeline_in[5].z.re[3].CLK
clock => pipeline_in[5].z.re[4].CLK
clock => pipeline_in[5].z.re[5].CLK
clock => pipeline_in[5].z.re[6].CLK
clock => pipeline_in[5].z.re[7].CLK
clock => pipeline_in[5].z.re[8].CLK
clock => pipeline_in[5].z.re[9].CLK
clock => pipeline_in[5].z.re[10].CLK
clock => pipeline_in[4].stage_overflow.CLK
clock => pipeline_in[4].stage_data[0].CLK
clock => pipeline_in[4].stage_data[1].CLK
clock => pipeline_in[4].stage_data[2].CLK
clock => pipeline_in[4].stage_data[3].CLK
clock => pipeline_in[4].stage_data[4].CLK
clock => pipeline_in[4].stage_data[5].CLK
clock => pipeline_in[4].stage_data[6].CLK
clock => pipeline_in[4].stage_data[7].CLK
clock => pipeline_in[4].stage_data[8].CLK
clock => pipeline_in[4].stage_data[9].CLK
clock => pipeline_in[4].stage_data[10].CLK
clock => pipeline_in[4].stage_data[11].CLK
clock => pipeline_in[4].stage_data[12].CLK
clock => pipeline_in[4].stage_data[13].CLK
clock => pipeline_in[4].stage_data[14].CLK
clock => pipeline_in[4].stage_data[15].CLK
clock => pipeline_in[4].stage_data[16].CLK
clock => pipeline_in[4].stage_data[17].CLK
clock => pipeline_in[4].stage_data[18].CLK
clock => pipeline_in[4].stage_data[19].CLK
clock => pipeline_in[4].stage_data[20].CLK
clock => pipeline_in[4].stage_data[21].CLK
clock => pipeline_in[4].stage_data[22].CLK
clock => pipeline_in[4].stage_data[23].CLK
clock => pipeline_in[4].stage_data[24].CLK
clock => pipeline_in[4].stage_data[25].CLK
clock => pipeline_in[4].stage_data[26].CLK
clock => pipeline_in[4].stage_data[27].CLK
clock => pipeline_in[4].stage_data[28].CLK
clock => pipeline_in[4].stage_data[29].CLK
clock => pipeline_in[4].stage_data[30].CLK
clock => pipeline_in[4].c.im[-18].CLK
clock => pipeline_in[4].c.im[-17].CLK
clock => pipeline_in[4].c.im[-16].CLK
clock => pipeline_in[4].c.im[-15].CLK
clock => pipeline_in[4].c.im[-14].CLK
clock => pipeline_in[4].c.im[-13].CLK
clock => pipeline_in[4].c.im[-12].CLK
clock => pipeline_in[4].c.im[-11].CLK
clock => pipeline_in[4].c.im[-10].CLK
clock => pipeline_in[4].c.im[-9].CLK
clock => pipeline_in[4].c.im[-8].CLK
clock => pipeline_in[4].c.im[-7].CLK
clock => pipeline_in[4].c.im[-6].CLK
clock => pipeline_in[4].c.im[-5].CLK
clock => pipeline_in[4].c.im[-4].CLK
clock => pipeline_in[4].c.im[-3].CLK
clock => pipeline_in[4].c.im[-2].CLK
clock => pipeline_in[4].c.im[-1].CLK
clock => pipeline_in[4].c.im[0].CLK
clock => pipeline_in[4].c.im[1].CLK
clock => pipeline_in[4].c.im[2].CLK
clock => pipeline_in[4].c.im[3].CLK
clock => pipeline_in[4].c.im[4].CLK
clock => pipeline_in[4].c.im[5].CLK
clock => pipeline_in[4].c.im[6].CLK
clock => pipeline_in[4].c.im[7].CLK
clock => pipeline_in[4].c.im[8].CLK
clock => pipeline_in[4].c.im[9].CLK
clock => pipeline_in[4].c.im[10].CLK
clock => pipeline_in[4].c.re[-18].CLK
clock => pipeline_in[4].c.re[-17].CLK
clock => pipeline_in[4].c.re[-16].CLK
clock => pipeline_in[4].c.re[-15].CLK
clock => pipeline_in[4].c.re[-14].CLK
clock => pipeline_in[4].c.re[-13].CLK
clock => pipeline_in[4].c.re[-12].CLK
clock => pipeline_in[4].c.re[-11].CLK
clock => pipeline_in[4].c.re[-10].CLK
clock => pipeline_in[4].c.re[-9].CLK
clock => pipeline_in[4].c.re[-8].CLK
clock => pipeline_in[4].c.re[-7].CLK
clock => pipeline_in[4].c.re[-6].CLK
clock => pipeline_in[4].c.re[-5].CLK
clock => pipeline_in[4].c.re[-4].CLK
clock => pipeline_in[4].c.re[-3].CLK
clock => pipeline_in[4].c.re[-2].CLK
clock => pipeline_in[4].c.re[-1].CLK
clock => pipeline_in[4].c.re[0].CLK
clock => pipeline_in[4].c.re[1].CLK
clock => pipeline_in[4].c.re[2].CLK
clock => pipeline_in[4].c.re[3].CLK
clock => pipeline_in[4].c.re[4].CLK
clock => pipeline_in[4].c.re[5].CLK
clock => pipeline_in[4].c.re[6].CLK
clock => pipeline_in[4].c.re[7].CLK
clock => pipeline_in[4].c.re[8].CLK
clock => pipeline_in[4].c.re[9].CLK
clock => pipeline_in[4].c.re[10].CLK
clock => pipeline_in[4].z.im[-18].CLK
clock => pipeline_in[4].z.im[-17].CLK
clock => pipeline_in[4].z.im[-16].CLK
clock => pipeline_in[4].z.im[-15].CLK
clock => pipeline_in[4].z.im[-14].CLK
clock => pipeline_in[4].z.im[-13].CLK
clock => pipeline_in[4].z.im[-12].CLK
clock => pipeline_in[4].z.im[-11].CLK
clock => pipeline_in[4].z.im[-10].CLK
clock => pipeline_in[4].z.im[-9].CLK
clock => pipeline_in[4].z.im[-8].CLK
clock => pipeline_in[4].z.im[-7].CLK
clock => pipeline_in[4].z.im[-6].CLK
clock => pipeline_in[4].z.im[-5].CLK
clock => pipeline_in[4].z.im[-4].CLK
clock => pipeline_in[4].z.im[-3].CLK
clock => pipeline_in[4].z.im[-2].CLK
clock => pipeline_in[4].z.im[-1].CLK
clock => pipeline_in[4].z.im[0].CLK
clock => pipeline_in[4].z.im[1].CLK
clock => pipeline_in[4].z.im[2].CLK
clock => pipeline_in[4].z.im[3].CLK
clock => pipeline_in[4].z.im[4].CLK
clock => pipeline_in[4].z.im[5].CLK
clock => pipeline_in[4].z.im[6].CLK
clock => pipeline_in[4].z.im[7].CLK
clock => pipeline_in[4].z.im[8].CLK
clock => pipeline_in[4].z.im[9].CLK
clock => pipeline_in[4].z.im[10].CLK
clock => pipeline_in[4].z.re[-18].CLK
clock => pipeline_in[4].z.re[-17].CLK
clock => pipeline_in[4].z.re[-16].CLK
clock => pipeline_in[4].z.re[-15].CLK
clock => pipeline_in[4].z.re[-14].CLK
clock => pipeline_in[4].z.re[-13].CLK
clock => pipeline_in[4].z.re[-12].CLK
clock => pipeline_in[4].z.re[-11].CLK
clock => pipeline_in[4].z.re[-10].CLK
clock => pipeline_in[4].z.re[-9].CLK
clock => pipeline_in[4].z.re[-8].CLK
clock => pipeline_in[4].z.re[-7].CLK
clock => pipeline_in[4].z.re[-6].CLK
clock => pipeline_in[4].z.re[-5].CLK
clock => pipeline_in[4].z.re[-4].CLK
clock => pipeline_in[4].z.re[-3].CLK
clock => pipeline_in[4].z.re[-2].CLK
clock => pipeline_in[4].z.re[-1].CLK
clock => pipeline_in[4].z.re[0].CLK
clock => pipeline_in[4].z.re[1].CLK
clock => pipeline_in[4].z.re[2].CLK
clock => pipeline_in[4].z.re[3].CLK
clock => pipeline_in[4].z.re[4].CLK
clock => pipeline_in[4].z.re[5].CLK
clock => pipeline_in[4].z.re[6].CLK
clock => pipeline_in[4].z.re[7].CLK
clock => pipeline_in[4].z.re[8].CLK
clock => pipeline_in[4].z.re[9].CLK
clock => pipeline_in[4].z.re[10].CLK
clock => pipeline_in[3].stage_overflow.CLK
clock => pipeline_in[3].stage_data[0].CLK
clock => pipeline_in[3].stage_data[1].CLK
clock => pipeline_in[3].stage_data[2].CLK
clock => pipeline_in[3].stage_data[3].CLK
clock => pipeline_in[3].stage_data[4].CLK
clock => pipeline_in[3].stage_data[5].CLK
clock => pipeline_in[3].stage_data[6].CLK
clock => pipeline_in[3].stage_data[7].CLK
clock => pipeline_in[3].stage_data[8].CLK
clock => pipeline_in[3].stage_data[9].CLK
clock => pipeline_in[3].stage_data[10].CLK
clock => pipeline_in[3].stage_data[11].CLK
clock => pipeline_in[3].stage_data[12].CLK
clock => pipeline_in[3].stage_data[13].CLK
clock => pipeline_in[3].stage_data[14].CLK
clock => pipeline_in[3].stage_data[15].CLK
clock => pipeline_in[3].stage_data[16].CLK
clock => pipeline_in[3].stage_data[17].CLK
clock => pipeline_in[3].stage_data[18].CLK
clock => pipeline_in[3].stage_data[19].CLK
clock => pipeline_in[3].stage_data[20].CLK
clock => pipeline_in[3].stage_data[21].CLK
clock => pipeline_in[3].stage_data[22].CLK
clock => pipeline_in[3].stage_data[23].CLK
clock => pipeline_in[3].stage_data[24].CLK
clock => pipeline_in[3].stage_data[25].CLK
clock => pipeline_in[3].stage_data[26].CLK
clock => pipeline_in[3].stage_data[27].CLK
clock => pipeline_in[3].stage_data[28].CLK
clock => pipeline_in[3].stage_data[29].CLK
clock => pipeline_in[3].stage_data[30].CLK
clock => pipeline_in[3].c.im[-18].CLK
clock => pipeline_in[3].c.im[-17].CLK
clock => pipeline_in[3].c.im[-16].CLK
clock => pipeline_in[3].c.im[-15].CLK
clock => pipeline_in[3].c.im[-14].CLK
clock => pipeline_in[3].c.im[-13].CLK
clock => pipeline_in[3].c.im[-12].CLK
clock => pipeline_in[3].c.im[-11].CLK
clock => pipeline_in[3].c.im[-10].CLK
clock => pipeline_in[3].c.im[-9].CLK
clock => pipeline_in[3].c.im[-8].CLK
clock => pipeline_in[3].c.im[-7].CLK
clock => pipeline_in[3].c.im[-6].CLK
clock => pipeline_in[3].c.im[-5].CLK
clock => pipeline_in[3].c.im[-4].CLK
clock => pipeline_in[3].c.im[-3].CLK
clock => pipeline_in[3].c.im[-2].CLK
clock => pipeline_in[3].c.im[-1].CLK
clock => pipeline_in[3].c.im[0].CLK
clock => pipeline_in[3].c.im[1].CLK
clock => pipeline_in[3].c.im[2].CLK
clock => pipeline_in[3].c.im[3].CLK
clock => pipeline_in[3].c.im[4].CLK
clock => pipeline_in[3].c.im[5].CLK
clock => pipeline_in[3].c.im[6].CLK
clock => pipeline_in[3].c.im[7].CLK
clock => pipeline_in[3].c.im[8].CLK
clock => pipeline_in[3].c.im[9].CLK
clock => pipeline_in[3].c.im[10].CLK
clock => pipeline_in[3].c.re[-18].CLK
clock => pipeline_in[3].c.re[-17].CLK
clock => pipeline_in[3].c.re[-16].CLK
clock => pipeline_in[3].c.re[-15].CLK
clock => pipeline_in[3].c.re[-14].CLK
clock => pipeline_in[3].c.re[-13].CLK
clock => pipeline_in[3].c.re[-12].CLK
clock => pipeline_in[3].c.re[-11].CLK
clock => pipeline_in[3].c.re[-10].CLK
clock => pipeline_in[3].c.re[-9].CLK
clock => pipeline_in[3].c.re[-8].CLK
clock => pipeline_in[3].c.re[-7].CLK
clock => pipeline_in[3].c.re[-6].CLK
clock => pipeline_in[3].c.re[-5].CLK
clock => pipeline_in[3].c.re[-4].CLK
clock => pipeline_in[3].c.re[-3].CLK
clock => pipeline_in[3].c.re[-2].CLK
clock => pipeline_in[3].c.re[-1].CLK
clock => pipeline_in[3].c.re[0].CLK
clock => pipeline_in[3].c.re[1].CLK
clock => pipeline_in[3].c.re[2].CLK
clock => pipeline_in[3].c.re[3].CLK
clock => pipeline_in[3].c.re[4].CLK
clock => pipeline_in[3].c.re[5].CLK
clock => pipeline_in[3].c.re[6].CLK
clock => pipeline_in[3].c.re[7].CLK
clock => pipeline_in[3].c.re[8].CLK
clock => pipeline_in[3].c.re[9].CLK
clock => pipeline_in[3].c.re[10].CLK
clock => pipeline_in[3].z.im[-18].CLK
clock => pipeline_in[3].z.im[-17].CLK
clock => pipeline_in[3].z.im[-16].CLK
clock => pipeline_in[3].z.im[-15].CLK
clock => pipeline_in[3].z.im[-14].CLK
clock => pipeline_in[3].z.im[-13].CLK
clock => pipeline_in[3].z.im[-12].CLK
clock => pipeline_in[3].z.im[-11].CLK
clock => pipeline_in[3].z.im[-10].CLK
clock => pipeline_in[3].z.im[-9].CLK
clock => pipeline_in[3].z.im[-8].CLK
clock => pipeline_in[3].z.im[-7].CLK
clock => pipeline_in[3].z.im[-6].CLK
clock => pipeline_in[3].z.im[-5].CLK
clock => pipeline_in[3].z.im[-4].CLK
clock => pipeline_in[3].z.im[-3].CLK
clock => pipeline_in[3].z.im[-2].CLK
clock => pipeline_in[3].z.im[-1].CLK
clock => pipeline_in[3].z.im[0].CLK
clock => pipeline_in[3].z.im[1].CLK
clock => pipeline_in[3].z.im[2].CLK
clock => pipeline_in[3].z.im[3].CLK
clock => pipeline_in[3].z.im[4].CLK
clock => pipeline_in[3].z.im[5].CLK
clock => pipeline_in[3].z.im[6].CLK
clock => pipeline_in[3].z.im[7].CLK
clock => pipeline_in[3].z.im[8].CLK
clock => pipeline_in[3].z.im[9].CLK
clock => pipeline_in[3].z.im[10].CLK
clock => pipeline_in[3].z.re[-18].CLK
clock => pipeline_in[3].z.re[-17].CLK
clock => pipeline_in[3].z.re[-16].CLK
clock => pipeline_in[3].z.re[-15].CLK
clock => pipeline_in[3].z.re[-14].CLK
clock => pipeline_in[3].z.re[-13].CLK
clock => pipeline_in[3].z.re[-12].CLK
clock => pipeline_in[3].z.re[-11].CLK
clock => pipeline_in[3].z.re[-10].CLK
clock => pipeline_in[3].z.re[-9].CLK
clock => pipeline_in[3].z.re[-8].CLK
clock => pipeline_in[3].z.re[-7].CLK
clock => pipeline_in[3].z.re[-6].CLK
clock => pipeline_in[3].z.re[-5].CLK
clock => pipeline_in[3].z.re[-4].CLK
clock => pipeline_in[3].z.re[-3].CLK
clock => pipeline_in[3].z.re[-2].CLK
clock => pipeline_in[3].z.re[-1].CLK
clock => pipeline_in[3].z.re[0].CLK
clock => pipeline_in[3].z.re[1].CLK
clock => pipeline_in[3].z.re[2].CLK
clock => pipeline_in[3].z.re[3].CLK
clock => pipeline_in[3].z.re[4].CLK
clock => pipeline_in[3].z.re[5].CLK
clock => pipeline_in[3].z.re[6].CLK
clock => pipeline_in[3].z.re[7].CLK
clock => pipeline_in[3].z.re[8].CLK
clock => pipeline_in[3].z.re[9].CLK
clock => pipeline_in[3].z.re[10].CLK
clock => pipeline_in[2].stage_overflow.CLK
clock => pipeline_in[2].stage_data[0].CLK
clock => pipeline_in[2].stage_data[1].CLK
clock => pipeline_in[2].stage_data[2].CLK
clock => pipeline_in[2].stage_data[3].CLK
clock => pipeline_in[2].stage_data[4].CLK
clock => pipeline_in[2].stage_data[5].CLK
clock => pipeline_in[2].stage_data[6].CLK
clock => pipeline_in[2].stage_data[7].CLK
clock => pipeline_in[2].stage_data[8].CLK
clock => pipeline_in[2].stage_data[9].CLK
clock => pipeline_in[2].stage_data[10].CLK
clock => pipeline_in[2].stage_data[11].CLK
clock => pipeline_in[2].stage_data[12].CLK
clock => pipeline_in[2].stage_data[13].CLK
clock => pipeline_in[2].stage_data[14].CLK
clock => pipeline_in[2].stage_data[15].CLK
clock => pipeline_in[2].stage_data[16].CLK
clock => pipeline_in[2].stage_data[17].CLK
clock => pipeline_in[2].stage_data[18].CLK
clock => pipeline_in[2].stage_data[19].CLK
clock => pipeline_in[2].stage_data[20].CLK
clock => pipeline_in[2].stage_data[21].CLK
clock => pipeline_in[2].stage_data[22].CLK
clock => pipeline_in[2].stage_data[23].CLK
clock => pipeline_in[2].stage_data[24].CLK
clock => pipeline_in[2].stage_data[25].CLK
clock => pipeline_in[2].stage_data[26].CLK
clock => pipeline_in[2].stage_data[27].CLK
clock => pipeline_in[2].stage_data[28].CLK
clock => pipeline_in[2].stage_data[29].CLK
clock => pipeline_in[2].stage_data[30].CLK
clock => pipeline_in[2].c.im[-18].CLK
clock => pipeline_in[2].c.im[-17].CLK
clock => pipeline_in[2].c.im[-16].CLK
clock => pipeline_in[2].c.im[-15].CLK
clock => pipeline_in[2].c.im[-14].CLK
clock => pipeline_in[2].c.im[-13].CLK
clock => pipeline_in[2].c.im[-12].CLK
clock => pipeline_in[2].c.im[-11].CLK
clock => pipeline_in[2].c.im[-10].CLK
clock => pipeline_in[2].c.im[-9].CLK
clock => pipeline_in[2].c.im[-8].CLK
clock => pipeline_in[2].c.im[-7].CLK
clock => pipeline_in[2].c.im[-6].CLK
clock => pipeline_in[2].c.im[-5].CLK
clock => pipeline_in[2].c.im[-4].CLK
clock => pipeline_in[2].c.im[-3].CLK
clock => pipeline_in[2].c.im[-2].CLK
clock => pipeline_in[2].c.im[-1].CLK
clock => pipeline_in[2].c.im[0].CLK
clock => pipeline_in[2].c.im[1].CLK
clock => pipeline_in[2].c.im[2].CLK
clock => pipeline_in[2].c.im[3].CLK
clock => pipeline_in[2].c.im[4].CLK
clock => pipeline_in[2].c.im[5].CLK
clock => pipeline_in[2].c.im[6].CLK
clock => pipeline_in[2].c.im[7].CLK
clock => pipeline_in[2].c.im[8].CLK
clock => pipeline_in[2].c.im[9].CLK
clock => pipeline_in[2].c.im[10].CLK
clock => pipeline_in[2].c.re[-18].CLK
clock => pipeline_in[2].c.re[-17].CLK
clock => pipeline_in[2].c.re[-16].CLK
clock => pipeline_in[2].c.re[-15].CLK
clock => pipeline_in[2].c.re[-14].CLK
clock => pipeline_in[2].c.re[-13].CLK
clock => pipeline_in[2].c.re[-12].CLK
clock => pipeline_in[2].c.re[-11].CLK
clock => pipeline_in[2].c.re[-10].CLK
clock => pipeline_in[2].c.re[-9].CLK
clock => pipeline_in[2].c.re[-8].CLK
clock => pipeline_in[2].c.re[-7].CLK
clock => pipeline_in[2].c.re[-6].CLK
clock => pipeline_in[2].c.re[-5].CLK
clock => pipeline_in[2].c.re[-4].CLK
clock => pipeline_in[2].c.re[-3].CLK
clock => pipeline_in[2].c.re[-2].CLK
clock => pipeline_in[2].c.re[-1].CLK
clock => pipeline_in[2].c.re[0].CLK
clock => pipeline_in[2].c.re[1].CLK
clock => pipeline_in[2].c.re[2].CLK
clock => pipeline_in[2].c.re[3].CLK
clock => pipeline_in[2].c.re[4].CLK
clock => pipeline_in[2].c.re[5].CLK
clock => pipeline_in[2].c.re[6].CLK
clock => pipeline_in[2].c.re[7].CLK
clock => pipeline_in[2].c.re[8].CLK
clock => pipeline_in[2].c.re[9].CLK
clock => pipeline_in[2].c.re[10].CLK
clock => pipeline_in[2].z.im[-18].CLK
clock => pipeline_in[2].z.im[-17].CLK
clock => pipeline_in[2].z.im[-16].CLK
clock => pipeline_in[2].z.im[-15].CLK
clock => pipeline_in[2].z.im[-14].CLK
clock => pipeline_in[2].z.im[-13].CLK
clock => pipeline_in[2].z.im[-12].CLK
clock => pipeline_in[2].z.im[-11].CLK
clock => pipeline_in[2].z.im[-10].CLK
clock => pipeline_in[2].z.im[-9].CLK
clock => pipeline_in[2].z.im[-8].CLK
clock => pipeline_in[2].z.im[-7].CLK
clock => pipeline_in[2].z.im[-6].CLK
clock => pipeline_in[2].z.im[-5].CLK
clock => pipeline_in[2].z.im[-4].CLK
clock => pipeline_in[2].z.im[-3].CLK
clock => pipeline_in[2].z.im[-2].CLK
clock => pipeline_in[2].z.im[-1].CLK
clock => pipeline_in[2].z.im[0].CLK
clock => pipeline_in[2].z.im[1].CLK
clock => pipeline_in[2].z.im[2].CLK
clock => pipeline_in[2].z.im[3].CLK
clock => pipeline_in[2].z.im[4].CLK
clock => pipeline_in[2].z.im[5].CLK
clock => pipeline_in[2].z.im[6].CLK
clock => pipeline_in[2].z.im[7].CLK
clock => pipeline_in[2].z.im[8].CLK
clock => pipeline_in[2].z.im[9].CLK
clock => pipeline_in[2].z.im[10].CLK
clock => pipeline_in[2].z.re[-18].CLK
clock => pipeline_in[2].z.re[-17].CLK
clock => pipeline_in[2].z.re[-16].CLK
clock => pipeline_in[2].z.re[-15].CLK
clock => pipeline_in[2].z.re[-14].CLK
clock => pipeline_in[2].z.re[-13].CLK
clock => pipeline_in[2].z.re[-12].CLK
clock => pipeline_in[2].z.re[-11].CLK
clock => pipeline_in[2].z.re[-10].CLK
clock => pipeline_in[2].z.re[-9].CLK
clock => pipeline_in[2].z.re[-8].CLK
clock => pipeline_in[2].z.re[-7].CLK
clock => pipeline_in[2].z.re[-6].CLK
clock => pipeline_in[2].z.re[-5].CLK
clock => pipeline_in[2].z.re[-4].CLK
clock => pipeline_in[2].z.re[-3].CLK
clock => pipeline_in[2].z.re[-2].CLK
clock => pipeline_in[2].z.re[-1].CLK
clock => pipeline_in[2].z.re[0].CLK
clock => pipeline_in[2].z.re[1].CLK
clock => pipeline_in[2].z.re[2].CLK
clock => pipeline_in[2].z.re[3].CLK
clock => pipeline_in[2].z.re[4].CLK
clock => pipeline_in[2].z.re[5].CLK
clock => pipeline_in[2].z.re[6].CLK
clock => pipeline_in[2].z.re[7].CLK
clock => pipeline_in[2].z.re[8].CLK
clock => pipeline_in[2].z.re[9].CLK
clock => pipeline_in[2].z.re[10].CLK
clock => pipeline_in[1].stage_overflow.CLK
clock => pipeline_in[1].stage_data[0].CLK
clock => pipeline_in[1].stage_data[1].CLK
clock => pipeline_in[1].stage_data[2].CLK
clock => pipeline_in[1].stage_data[3].CLK
clock => pipeline_in[1].stage_data[4].CLK
clock => pipeline_in[1].stage_data[5].CLK
clock => pipeline_in[1].stage_data[6].CLK
clock => pipeline_in[1].stage_data[7].CLK
clock => pipeline_in[1].stage_data[8].CLK
clock => pipeline_in[1].stage_data[9].CLK
clock => pipeline_in[1].stage_data[10].CLK
clock => pipeline_in[1].stage_data[11].CLK
clock => pipeline_in[1].stage_data[12].CLK
clock => pipeline_in[1].stage_data[13].CLK
clock => pipeline_in[1].stage_data[14].CLK
clock => pipeline_in[1].stage_data[15].CLK
clock => pipeline_in[1].stage_data[16].CLK
clock => pipeline_in[1].stage_data[17].CLK
clock => pipeline_in[1].stage_data[18].CLK
clock => pipeline_in[1].stage_data[19].CLK
clock => pipeline_in[1].stage_data[20].CLK
clock => pipeline_in[1].stage_data[21].CLK
clock => pipeline_in[1].stage_data[22].CLK
clock => pipeline_in[1].stage_data[23].CLK
clock => pipeline_in[1].stage_data[24].CLK
clock => pipeline_in[1].stage_data[25].CLK
clock => pipeline_in[1].stage_data[26].CLK
clock => pipeline_in[1].stage_data[27].CLK
clock => pipeline_in[1].stage_data[28].CLK
clock => pipeline_in[1].stage_data[29].CLK
clock => pipeline_in[1].stage_data[30].CLK
clock => pipeline_in[1].c.im[-18].CLK
clock => pipeline_in[1].c.im[-17].CLK
clock => pipeline_in[1].c.im[-16].CLK
clock => pipeline_in[1].c.im[-15].CLK
clock => pipeline_in[1].c.im[-14].CLK
clock => pipeline_in[1].c.im[-13].CLK
clock => pipeline_in[1].c.im[-12].CLK
clock => pipeline_in[1].c.im[-11].CLK
clock => pipeline_in[1].c.im[-10].CLK
clock => pipeline_in[1].c.im[-9].CLK
clock => pipeline_in[1].c.im[-8].CLK
clock => pipeline_in[1].c.im[-7].CLK
clock => pipeline_in[1].c.im[-6].CLK
clock => pipeline_in[1].c.im[-5].CLK
clock => pipeline_in[1].c.im[-4].CLK
clock => pipeline_in[1].c.im[-3].CLK
clock => pipeline_in[1].c.im[-2].CLK
clock => pipeline_in[1].c.im[-1].CLK
clock => pipeline_in[1].c.im[0].CLK
clock => pipeline_in[1].c.im[1].CLK
clock => pipeline_in[1].c.im[2].CLK
clock => pipeline_in[1].c.im[3].CLK
clock => pipeline_in[1].c.im[4].CLK
clock => pipeline_in[1].c.im[5].CLK
clock => pipeline_in[1].c.im[6].CLK
clock => pipeline_in[1].c.im[7].CLK
clock => pipeline_in[1].c.im[8].CLK
clock => pipeline_in[1].c.im[9].CLK
clock => pipeline_in[1].c.im[10].CLK
clock => pipeline_in[1].c.re[-18].CLK
clock => pipeline_in[1].c.re[-17].CLK
clock => pipeline_in[1].c.re[-16].CLK
clock => pipeline_in[1].c.re[-15].CLK
clock => pipeline_in[1].c.re[-14].CLK
clock => pipeline_in[1].c.re[-13].CLK
clock => pipeline_in[1].c.re[-12].CLK
clock => pipeline_in[1].c.re[-11].CLK
clock => pipeline_in[1].c.re[-10].CLK
clock => pipeline_in[1].c.re[-9].CLK
clock => pipeline_in[1].c.re[-8].CLK
clock => pipeline_in[1].c.re[-7].CLK
clock => pipeline_in[1].c.re[-6].CLK
clock => pipeline_in[1].c.re[-5].CLK
clock => pipeline_in[1].c.re[-4].CLK
clock => pipeline_in[1].c.re[-3].CLK
clock => pipeline_in[1].c.re[-2].CLK
clock => pipeline_in[1].c.re[-1].CLK
clock => pipeline_in[1].c.re[0].CLK
clock => pipeline_in[1].c.re[1].CLK
clock => pipeline_in[1].c.re[2].CLK
clock => pipeline_in[1].c.re[3].CLK
clock => pipeline_in[1].c.re[4].CLK
clock => pipeline_in[1].c.re[5].CLK
clock => pipeline_in[1].c.re[6].CLK
clock => pipeline_in[1].c.re[7].CLK
clock => pipeline_in[1].c.re[8].CLK
clock => pipeline_in[1].c.re[9].CLK
clock => pipeline_in[1].c.re[10].CLK
clock => pipeline_in[1].z.im[-18].CLK
clock => pipeline_in[1].z.im[-17].CLK
clock => pipeline_in[1].z.im[-16].CLK
clock => pipeline_in[1].z.im[-15].CLK
clock => pipeline_in[1].z.im[-14].CLK
clock => pipeline_in[1].z.im[-13].CLK
clock => pipeline_in[1].z.im[-12].CLK
clock => pipeline_in[1].z.im[-11].CLK
clock => pipeline_in[1].z.im[-10].CLK
clock => pipeline_in[1].z.im[-9].CLK
clock => pipeline_in[1].z.im[-8].CLK
clock => pipeline_in[1].z.im[-7].CLK
clock => pipeline_in[1].z.im[-6].CLK
clock => pipeline_in[1].z.im[-5].CLK
clock => pipeline_in[1].z.im[-4].CLK
clock => pipeline_in[1].z.im[-3].CLK
clock => pipeline_in[1].z.im[-2].CLK
clock => pipeline_in[1].z.im[-1].CLK
clock => pipeline_in[1].z.im[0].CLK
clock => pipeline_in[1].z.im[1].CLK
clock => pipeline_in[1].z.im[2].CLK
clock => pipeline_in[1].z.im[3].CLK
clock => pipeline_in[1].z.im[4].CLK
clock => pipeline_in[1].z.im[5].CLK
clock => pipeline_in[1].z.im[6].CLK
clock => pipeline_in[1].z.im[7].CLK
clock => pipeline_in[1].z.im[8].CLK
clock => pipeline_in[1].z.im[9].CLK
clock => pipeline_in[1].z.im[10].CLK
clock => pipeline_in[1].z.re[-18].CLK
clock => pipeline_in[1].z.re[-17].CLK
clock => pipeline_in[1].z.re[-16].CLK
clock => pipeline_in[1].z.re[-15].CLK
clock => pipeline_in[1].z.re[-14].CLK
clock => pipeline_in[1].z.re[-13].CLK
clock => pipeline_in[1].z.re[-12].CLK
clock => pipeline_in[1].z.re[-11].CLK
clock => pipeline_in[1].z.re[-10].CLK
clock => pipeline_in[1].z.re[-9].CLK
clock => pipeline_in[1].z.re[-8].CLK
clock => pipeline_in[1].z.re[-7].CLK
clock => pipeline_in[1].z.re[-6].CLK
clock => pipeline_in[1].z.re[-5].CLK
clock => pipeline_in[1].z.re[-4].CLK
clock => pipeline_in[1].z.re[-3].CLK
clock => pipeline_in[1].z.re[-2].CLK
clock => pipeline_in[1].z.re[-1].CLK
clock => pipeline_in[1].z.re[0].CLK
clock => pipeline_in[1].z.re[1].CLK
clock => pipeline_in[1].z.re[2].CLK
clock => pipeline_in[1].z.re[3].CLK
clock => pipeline_in[1].z.re[4].CLK
clock => pipeline_in[1].z.re[5].CLK
clock => pipeline_in[1].z.re[6].CLK
clock => pipeline_in[1].z.re[7].CLK
clock => pipeline_in[1].z.re[8].CLK
clock => pipeline_in[1].z.re[9].CLK
clock => pipeline_in[1].z.re[10].CLK
reset => pipeline_in[1].stage_overflow.ACLR
reset => pipeline_in[1].stage_data[0].ACLR
reset => pipeline_in[1].stage_data[1].ACLR
reset => pipeline_in[1].stage_data[2].ACLR
reset => pipeline_in[1].stage_data[3].ACLR
reset => pipeline_in[1].stage_data[4].ACLR
reset => pipeline_in[1].stage_data[5].ACLR
reset => pipeline_in[1].stage_data[6].ACLR
reset => pipeline_in[1].stage_data[7].ACLR
reset => pipeline_in[1].stage_data[8].ACLR
reset => pipeline_in[1].stage_data[9].ACLR
reset => pipeline_in[1].stage_data[10].ACLR
reset => pipeline_in[1].stage_data[11].ACLR
reset => pipeline_in[1].stage_data[12].ACLR
reset => pipeline_in[1].stage_data[13].ACLR
reset => pipeline_in[1].stage_data[14].ACLR
reset => pipeline_in[1].stage_data[15].ACLR
reset => pipeline_in[1].stage_data[16].ACLR
reset => pipeline_in[1].stage_data[17].ACLR
reset => pipeline_in[1].stage_data[18].ACLR
reset => pipeline_in[1].stage_data[19].ACLR
reset => pipeline_in[1].stage_data[20].ACLR
reset => pipeline_in[1].stage_data[21].ACLR
reset => pipeline_in[1].stage_data[22].ACLR
reset => pipeline_in[1].stage_data[23].ACLR
reset => pipeline_in[1].stage_data[24].ACLR
reset => pipeline_in[1].stage_data[25].ACLR
reset => pipeline_in[1].stage_data[26].ACLR
reset => pipeline_in[1].stage_data[27].ACLR
reset => pipeline_in[1].stage_data[28].ACLR
reset => pipeline_in[1].stage_data[29].ACLR
reset => pipeline_in[1].stage_data[30].ACLR
reset => pipeline_in[1].c.im[-18].ACLR
reset => pipeline_in[1].c.im[-17].ACLR
reset => pipeline_in[1].c.im[-16].ACLR
reset => pipeline_in[1].c.im[-15].ACLR
reset => pipeline_in[1].c.im[-14].ACLR
reset => pipeline_in[1].c.im[-13].ACLR
reset => pipeline_in[1].c.im[-12].ACLR
reset => pipeline_in[1].c.im[-11].ACLR
reset => pipeline_in[1].c.im[-10].ACLR
reset => pipeline_in[1].c.im[-9].ACLR
reset => pipeline_in[1].c.im[-8].ACLR
reset => pipeline_in[1].c.im[-7].ACLR
reset => pipeline_in[1].c.im[-6].ACLR
reset => pipeline_in[1].c.im[-5].ACLR
reset => pipeline_in[1].c.im[-4].ACLR
reset => pipeline_in[1].c.im[-3].ACLR
reset => pipeline_in[1].c.im[-2].ACLR
reset => pipeline_in[1].c.im[-1].ACLR
reset => pipeline_in[1].c.im[0].ACLR
reset => pipeline_in[1].c.im[1].ACLR
reset => pipeline_in[1].c.im[2].ACLR
reset => pipeline_in[1].c.im[3].ACLR
reset => pipeline_in[1].c.im[4].ACLR
reset => pipeline_in[1].c.im[5].ACLR
reset => pipeline_in[1].c.im[6].ACLR
reset => pipeline_in[1].c.im[7].ACLR
reset => pipeline_in[1].c.im[8].ACLR
reset => pipeline_in[1].c.im[9].ACLR
reset => pipeline_in[1].c.im[10].ACLR
reset => pipeline_in[1].c.re[-18].ACLR
reset => pipeline_in[1].c.re[-17].ACLR
reset => pipeline_in[1].c.re[-16].ACLR
reset => pipeline_in[1].c.re[-15].ACLR
reset => pipeline_in[1].c.re[-14].ACLR
reset => pipeline_in[1].c.re[-13].ACLR
reset => pipeline_in[1].c.re[-12].ACLR
reset => pipeline_in[1].c.re[-11].ACLR
reset => pipeline_in[1].c.re[-10].ACLR
reset => pipeline_in[1].c.re[-9].ACLR
reset => pipeline_in[1].c.re[-8].ACLR
reset => pipeline_in[1].c.re[-7].ACLR
reset => pipeline_in[1].c.re[-6].ACLR
reset => pipeline_in[1].c.re[-5].ACLR
reset => pipeline_in[1].c.re[-4].ACLR
reset => pipeline_in[1].c.re[-3].ACLR
reset => pipeline_in[1].c.re[-2].ACLR
reset => pipeline_in[1].c.re[-1].ACLR
reset => pipeline_in[1].c.re[0].ACLR
reset => pipeline_in[1].c.re[1].ACLR
reset => pipeline_in[1].c.re[2].ACLR
reset => pipeline_in[1].c.re[3].ACLR
reset => pipeline_in[1].c.re[4].ACLR
reset => pipeline_in[1].c.re[5].ACLR
reset => pipeline_in[1].c.re[6].ACLR
reset => pipeline_in[1].c.re[7].ACLR
reset => pipeline_in[1].c.re[8].ACLR
reset => pipeline_in[1].c.re[9].ACLR
reset => pipeline_in[1].c.re[10].ACLR
reset => pipeline_in[1].z.im[-18].ACLR
reset => pipeline_in[1].z.im[-17].ACLR
reset => pipeline_in[1].z.im[-16].ACLR
reset => pipeline_in[1].z.im[-15].ACLR
reset => pipeline_in[1].z.im[-14].ACLR
reset => pipeline_in[1].z.im[-13].ACLR
reset => pipeline_in[1].z.im[-12].ACLR
reset => pipeline_in[1].z.im[-11].ACLR
reset => pipeline_in[1].z.im[-10].ACLR
reset => pipeline_in[1].z.im[-9].ACLR
reset => pipeline_in[1].z.im[-8].ACLR
reset => pipeline_in[1].z.im[-7].ACLR
reset => pipeline_in[1].z.im[-6].ACLR
reset => pipeline_in[1].z.im[-5].ACLR
reset => pipeline_in[1].z.im[-4].ACLR
reset => pipeline_in[1].z.im[-3].ACLR
reset => pipeline_in[1].z.im[-2].ACLR
reset => pipeline_in[1].z.im[-1].ACLR
reset => pipeline_in[1].z.im[0].ACLR
reset => pipeline_in[1].z.im[1].ACLR
reset => pipeline_in[1].z.im[2].ACLR
reset => pipeline_in[1].z.im[3].ACLR
reset => pipeline_in[1].z.im[4].ACLR
reset => pipeline_in[1].z.im[5].ACLR
reset => pipeline_in[1].z.im[6].ACLR
reset => pipeline_in[1].z.im[7].ACLR
reset => pipeline_in[1].z.im[8].ACLR
reset => pipeline_in[1].z.im[9].ACLR
reset => pipeline_in[1].z.im[10].ACLR
reset => pipeline_in[1].z.re[-18].ACLR
reset => pipeline_in[1].z.re[-17].ACLR
reset => pipeline_in[1].z.re[-16].ACLR
reset => pipeline_in[1].z.re[-15].ACLR
reset => pipeline_in[1].z.re[-14].ACLR
reset => pipeline_in[1].z.re[-13].ACLR
reset => pipeline_in[1].z.re[-12].ACLR
reset => pipeline_in[1].z.re[-11].ACLR
reset => pipeline_in[1].z.re[-10].ACLR
reset => pipeline_in[1].z.re[-9].ACLR
reset => pipeline_in[1].z.re[-8].ACLR
reset => pipeline_in[1].z.re[-7].ACLR
reset => pipeline_in[1].z.re[-6].ACLR
reset => pipeline_in[1].z.re[-5].ACLR
reset => pipeline_in[1].z.re[-4].ACLR
reset => pipeline_in[1].z.re[-3].ACLR
reset => pipeline_in[1].z.re[-2].ACLR
reset => pipeline_in[1].z.re[-1].ACLR
reset => pipeline_in[1].z.re[0].ACLR
reset => pipeline_in[1].z.re[1].ACLR
reset => pipeline_in[1].z.re[2].ACLR
reset => pipeline_in[1].z.re[3].ACLR
reset => pipeline_in[1].z.re[4].ACLR
reset => pipeline_in[1].z.re[5].ACLR
reset => pipeline_in[1].z.re[6].ACLR
reset => pipeline_in[1].z.re[7].ACLR
reset => pipeline_in[1].z.re[8].ACLR
reset => pipeline_in[1].z.re[9].ACLR
reset => pipeline_in[1].z.re[10].ACLR
reset => pipeline_in[16].stage_data[0].ACLR
reset => pipeline_in[16].stage_data[1].ACLR
reset => pipeline_in[16].stage_data[2].ACLR
reset => pipeline_in[16].stage_data[3].ACLR
reset => pipeline_in[16].stage_data[4].ACLR
reset => pipeline_in[16].stage_data[5].ACLR
reset => pipeline_in[16].stage_data[6].ACLR
reset => pipeline_in[16].stage_data[7].ACLR
reset => pipeline_in[16].stage_data[8].ACLR
reset => pipeline_in[16].stage_data[9].ACLR
reset => pipeline_in[16].stage_data[10].ACLR
reset => pipeline_in[16].stage_data[11].ACLR
reset => pipeline_in[16].stage_data[12].ACLR
reset => pipeline_in[16].stage_data[13].ACLR
reset => pipeline_in[16].stage_data[14].ACLR
reset => pipeline_in[16].stage_data[15].ACLR
reset => pipeline_in[16].stage_data[16].ACLR
reset => pipeline_in[16].stage_data[17].ACLR
reset => pipeline_in[16].stage_data[18].ACLR
reset => pipeline_in[16].stage_data[19].ACLR
reset => pipeline_in[16].stage_data[20].ACLR
reset => pipeline_in[16].stage_data[21].ACLR
reset => pipeline_in[16].stage_data[22].ACLR
reset => pipeline_in[16].stage_data[23].ACLR
reset => pipeline_in[16].stage_data[24].ACLR
reset => pipeline_in[16].stage_data[25].ACLR
reset => pipeline_in[16].stage_data[26].ACLR
reset => pipeline_in[16].stage_data[27].ACLR
reset => pipeline_in[16].stage_data[28].ACLR
reset => pipeline_in[16].stage_data[29].ACLR
reset => pipeline_in[16].stage_data[30].ACLR
reset => pipeline_in[2].stage_overflow.ACLR
reset => pipeline_in[2].stage_data[0].ACLR
reset => pipeline_in[2].stage_data[1].ACLR
reset => pipeline_in[2].stage_data[2].ACLR
reset => pipeline_in[2].stage_data[3].ACLR
reset => pipeline_in[2].stage_data[4].ACLR
reset => pipeline_in[2].stage_data[5].ACLR
reset => pipeline_in[2].stage_data[6].ACLR
reset => pipeline_in[2].stage_data[7].ACLR
reset => pipeline_in[2].stage_data[8].ACLR
reset => pipeline_in[2].stage_data[9].ACLR
reset => pipeline_in[2].stage_data[10].ACLR
reset => pipeline_in[2].stage_data[11].ACLR
reset => pipeline_in[2].stage_data[12].ACLR
reset => pipeline_in[2].stage_data[13].ACLR
reset => pipeline_in[2].stage_data[14].ACLR
reset => pipeline_in[2].stage_data[15].ACLR
reset => pipeline_in[2].stage_data[16].ACLR
reset => pipeline_in[2].stage_data[17].ACLR
reset => pipeline_in[2].stage_data[18].ACLR
reset => pipeline_in[2].stage_data[19].ACLR
reset => pipeline_in[2].stage_data[20].ACLR
reset => pipeline_in[2].stage_data[21].ACLR
reset => pipeline_in[2].stage_data[22].ACLR
reset => pipeline_in[2].stage_data[23].ACLR
reset => pipeline_in[2].stage_data[24].ACLR
reset => pipeline_in[2].stage_data[25].ACLR
reset => pipeline_in[2].stage_data[26].ACLR
reset => pipeline_in[2].stage_data[27].ACLR
reset => pipeline_in[2].stage_data[28].ACLR
reset => pipeline_in[2].stage_data[29].ACLR
reset => pipeline_in[2].stage_data[30].ACLR
reset => pipeline_in[2].c.im[-18].ACLR
reset => pipeline_in[2].c.im[-17].ACLR
reset => pipeline_in[2].c.im[-16].ACLR
reset => pipeline_in[2].c.im[-15].ACLR
reset => pipeline_in[2].c.im[-14].ACLR
reset => pipeline_in[2].c.im[-13].ACLR
reset => pipeline_in[2].c.im[-12].ACLR
reset => pipeline_in[2].c.im[-11].ACLR
reset => pipeline_in[2].c.im[-10].ACLR
reset => pipeline_in[2].c.im[-9].ACLR
reset => pipeline_in[2].c.im[-8].ACLR
reset => pipeline_in[2].c.im[-7].ACLR
reset => pipeline_in[2].c.im[-6].ACLR
reset => pipeline_in[2].c.im[-5].ACLR
reset => pipeline_in[2].c.im[-4].ACLR
reset => pipeline_in[2].c.im[-3].ACLR
reset => pipeline_in[2].c.im[-2].ACLR
reset => pipeline_in[2].c.im[-1].ACLR
reset => pipeline_in[2].c.im[0].ACLR
reset => pipeline_in[2].c.im[1].ACLR
reset => pipeline_in[2].c.im[2].ACLR
reset => pipeline_in[2].c.im[3].ACLR
reset => pipeline_in[2].c.im[4].ACLR
reset => pipeline_in[2].c.im[5].ACLR
reset => pipeline_in[2].c.im[6].ACLR
reset => pipeline_in[2].c.im[7].ACLR
reset => pipeline_in[2].c.im[8].ACLR
reset => pipeline_in[2].c.im[9].ACLR
reset => pipeline_in[2].c.im[10].ACLR
reset => pipeline_in[2].c.re[-18].ACLR
reset => pipeline_in[2].c.re[-17].ACLR
reset => pipeline_in[2].c.re[-16].ACLR
reset => pipeline_in[2].c.re[-15].ACLR
reset => pipeline_in[2].c.re[-14].ACLR
reset => pipeline_in[2].c.re[-13].ACLR
reset => pipeline_in[2].c.re[-12].ACLR
reset => pipeline_in[2].c.re[-11].ACLR
reset => pipeline_in[2].c.re[-10].ACLR
reset => pipeline_in[2].c.re[-9].ACLR
reset => pipeline_in[2].c.re[-8].ACLR
reset => pipeline_in[2].c.re[-7].ACLR
reset => pipeline_in[2].c.re[-6].ACLR
reset => pipeline_in[2].c.re[-5].ACLR
reset => pipeline_in[2].c.re[-4].ACLR
reset => pipeline_in[2].c.re[-3].ACLR
reset => pipeline_in[2].c.re[-2].ACLR
reset => pipeline_in[2].c.re[-1].ACLR
reset => pipeline_in[2].c.re[0].ACLR
reset => pipeline_in[2].c.re[1].ACLR
reset => pipeline_in[2].c.re[2].ACLR
reset => pipeline_in[2].c.re[3].ACLR
reset => pipeline_in[2].c.re[4].ACLR
reset => pipeline_in[2].c.re[5].ACLR
reset => pipeline_in[2].c.re[6].ACLR
reset => pipeline_in[2].c.re[7].ACLR
reset => pipeline_in[2].c.re[8].ACLR
reset => pipeline_in[2].c.re[9].ACLR
reset => pipeline_in[2].c.re[10].ACLR
reset => pipeline_in[2].z.im[-18].ACLR
reset => pipeline_in[2].z.im[-17].ACLR
reset => pipeline_in[2].z.im[-16].ACLR
reset => pipeline_in[2].z.im[-15].ACLR
reset => pipeline_in[2].z.im[-14].ACLR
reset => pipeline_in[2].z.im[-13].ACLR
reset => pipeline_in[2].z.im[-12].ACLR
reset => pipeline_in[2].z.im[-11].ACLR
reset => pipeline_in[2].z.im[-10].ACLR
reset => pipeline_in[2].z.im[-9].ACLR
reset => pipeline_in[2].z.im[-8].ACLR
reset => pipeline_in[2].z.im[-7].ACLR
reset => pipeline_in[2].z.im[-6].ACLR
reset => pipeline_in[2].z.im[-5].ACLR
reset => pipeline_in[2].z.im[-4].ACLR
reset => pipeline_in[2].z.im[-3].ACLR
reset => pipeline_in[2].z.im[-2].ACLR
reset => pipeline_in[2].z.im[-1].ACLR
reset => pipeline_in[2].z.im[0].ACLR
reset => pipeline_in[2].z.im[1].ACLR
reset => pipeline_in[2].z.im[2].ACLR
reset => pipeline_in[2].z.im[3].ACLR
reset => pipeline_in[2].z.im[4].ACLR
reset => pipeline_in[2].z.im[5].ACLR
reset => pipeline_in[2].z.im[6].ACLR
reset => pipeline_in[2].z.im[7].ACLR
reset => pipeline_in[2].z.im[8].ACLR
reset => pipeline_in[2].z.im[9].ACLR
reset => pipeline_in[2].z.im[10].ACLR
reset => pipeline_in[2].z.re[-18].ACLR
reset => pipeline_in[2].z.re[-17].ACLR
reset => pipeline_in[2].z.re[-16].ACLR
reset => pipeline_in[2].z.re[-15].ACLR
reset => pipeline_in[2].z.re[-14].ACLR
reset => pipeline_in[2].z.re[-13].ACLR
reset => pipeline_in[2].z.re[-12].ACLR
reset => pipeline_in[2].z.re[-11].ACLR
reset => pipeline_in[2].z.re[-10].ACLR
reset => pipeline_in[2].z.re[-9].ACLR
reset => pipeline_in[2].z.re[-8].ACLR
reset => pipeline_in[2].z.re[-7].ACLR
reset => pipeline_in[2].z.re[-6].ACLR
reset => pipeline_in[2].z.re[-5].ACLR
reset => pipeline_in[2].z.re[-4].ACLR
reset => pipeline_in[2].z.re[-3].ACLR
reset => pipeline_in[2].z.re[-2].ACLR
reset => pipeline_in[2].z.re[-1].ACLR
reset => pipeline_in[2].z.re[0].ACLR
reset => pipeline_in[2].z.re[1].ACLR
reset => pipeline_in[2].z.re[2].ACLR
reset => pipeline_in[2].z.re[3].ACLR
reset => pipeline_in[2].z.re[4].ACLR
reset => pipeline_in[2].z.re[5].ACLR
reset => pipeline_in[2].z.re[6].ACLR
reset => pipeline_in[2].z.re[7].ACLR
reset => pipeline_in[2].z.re[8].ACLR
reset => pipeline_in[2].z.re[9].ACLR
reset => pipeline_in[2].z.re[10].ACLR
reset => pipeline_in[3].stage_overflow.ACLR
reset => pipeline_in[3].stage_data[0].ACLR
reset => pipeline_in[3].stage_data[1].ACLR
reset => pipeline_in[3].stage_data[2].ACLR
reset => pipeline_in[3].stage_data[3].ACLR
reset => pipeline_in[3].stage_data[4].ACLR
reset => pipeline_in[3].stage_data[5].ACLR
reset => pipeline_in[3].stage_data[6].ACLR
reset => pipeline_in[3].stage_data[7].ACLR
reset => pipeline_in[3].stage_data[8].ACLR
reset => pipeline_in[3].stage_data[9].ACLR
reset => pipeline_in[3].stage_data[10].ACLR
reset => pipeline_in[3].stage_data[11].ACLR
reset => pipeline_in[3].stage_data[12].ACLR
reset => pipeline_in[3].stage_data[13].ACLR
reset => pipeline_in[3].stage_data[14].ACLR
reset => pipeline_in[3].stage_data[15].ACLR
reset => pipeline_in[3].stage_data[16].ACLR
reset => pipeline_in[3].stage_data[17].ACLR
reset => pipeline_in[3].stage_data[18].ACLR
reset => pipeline_in[3].stage_data[19].ACLR
reset => pipeline_in[3].stage_data[20].ACLR
reset => pipeline_in[3].stage_data[21].ACLR
reset => pipeline_in[3].stage_data[22].ACLR
reset => pipeline_in[3].stage_data[23].ACLR
reset => pipeline_in[3].stage_data[24].ACLR
reset => pipeline_in[3].stage_data[25].ACLR
reset => pipeline_in[3].stage_data[26].ACLR
reset => pipeline_in[3].stage_data[27].ACLR
reset => pipeline_in[3].stage_data[28].ACLR
reset => pipeline_in[3].stage_data[29].ACLR
reset => pipeline_in[3].stage_data[30].ACLR
reset => pipeline_in[3].c.im[-18].ACLR
reset => pipeline_in[3].c.im[-17].ACLR
reset => pipeline_in[3].c.im[-16].ACLR
reset => pipeline_in[3].c.im[-15].ACLR
reset => pipeline_in[3].c.im[-14].ACLR
reset => pipeline_in[3].c.im[-13].ACLR
reset => pipeline_in[3].c.im[-12].ACLR
reset => pipeline_in[3].c.im[-11].ACLR
reset => pipeline_in[3].c.im[-10].ACLR
reset => pipeline_in[3].c.im[-9].ACLR
reset => pipeline_in[3].c.im[-8].ACLR
reset => pipeline_in[3].c.im[-7].ACLR
reset => pipeline_in[3].c.im[-6].ACLR
reset => pipeline_in[3].c.im[-5].ACLR
reset => pipeline_in[3].c.im[-4].ACLR
reset => pipeline_in[3].c.im[-3].ACLR
reset => pipeline_in[3].c.im[-2].ACLR
reset => pipeline_in[3].c.im[-1].ACLR
reset => pipeline_in[3].c.im[0].ACLR
reset => pipeline_in[3].c.im[1].ACLR
reset => pipeline_in[3].c.im[2].ACLR
reset => pipeline_in[3].c.im[3].ACLR
reset => pipeline_in[3].c.im[4].ACLR
reset => pipeline_in[3].c.im[5].ACLR
reset => pipeline_in[3].c.im[6].ACLR
reset => pipeline_in[3].c.im[7].ACLR
reset => pipeline_in[3].c.im[8].ACLR
reset => pipeline_in[3].c.im[9].ACLR
reset => pipeline_in[3].c.im[10].ACLR
reset => pipeline_in[3].c.re[-18].ACLR
reset => pipeline_in[3].c.re[-17].ACLR
reset => pipeline_in[3].c.re[-16].ACLR
reset => pipeline_in[3].c.re[-15].ACLR
reset => pipeline_in[3].c.re[-14].ACLR
reset => pipeline_in[3].c.re[-13].ACLR
reset => pipeline_in[3].c.re[-12].ACLR
reset => pipeline_in[3].c.re[-11].ACLR
reset => pipeline_in[3].c.re[-10].ACLR
reset => pipeline_in[3].c.re[-9].ACLR
reset => pipeline_in[3].c.re[-8].ACLR
reset => pipeline_in[3].c.re[-7].ACLR
reset => pipeline_in[3].c.re[-6].ACLR
reset => pipeline_in[3].c.re[-5].ACLR
reset => pipeline_in[3].c.re[-4].ACLR
reset => pipeline_in[3].c.re[-3].ACLR
reset => pipeline_in[3].c.re[-2].ACLR
reset => pipeline_in[3].c.re[-1].ACLR
reset => pipeline_in[3].c.re[0].ACLR
reset => pipeline_in[3].c.re[1].ACLR
reset => pipeline_in[3].c.re[2].ACLR
reset => pipeline_in[3].c.re[3].ACLR
reset => pipeline_in[3].c.re[4].ACLR
reset => pipeline_in[3].c.re[5].ACLR
reset => pipeline_in[3].c.re[6].ACLR
reset => pipeline_in[3].c.re[7].ACLR
reset => pipeline_in[3].c.re[8].ACLR
reset => pipeline_in[3].c.re[9].ACLR
reset => pipeline_in[3].c.re[10].ACLR
reset => pipeline_in[3].z.im[-18].ACLR
reset => pipeline_in[3].z.im[-17].ACLR
reset => pipeline_in[3].z.im[-16].ACLR
reset => pipeline_in[3].z.im[-15].ACLR
reset => pipeline_in[3].z.im[-14].ACLR
reset => pipeline_in[3].z.im[-13].ACLR
reset => pipeline_in[3].z.im[-12].ACLR
reset => pipeline_in[3].z.im[-11].ACLR
reset => pipeline_in[3].z.im[-10].ACLR
reset => pipeline_in[3].z.im[-9].ACLR
reset => pipeline_in[3].z.im[-8].ACLR
reset => pipeline_in[3].z.im[-7].ACLR
reset => pipeline_in[3].z.im[-6].ACLR
reset => pipeline_in[3].z.im[-5].ACLR
reset => pipeline_in[3].z.im[-4].ACLR
reset => pipeline_in[3].z.im[-3].ACLR
reset => pipeline_in[3].z.im[-2].ACLR
reset => pipeline_in[3].z.im[-1].ACLR
reset => pipeline_in[3].z.im[0].ACLR
reset => pipeline_in[3].z.im[1].ACLR
reset => pipeline_in[3].z.im[2].ACLR
reset => pipeline_in[3].z.im[3].ACLR
reset => pipeline_in[3].z.im[4].ACLR
reset => pipeline_in[3].z.im[5].ACLR
reset => pipeline_in[3].z.im[6].ACLR
reset => pipeline_in[3].z.im[7].ACLR
reset => pipeline_in[3].z.im[8].ACLR
reset => pipeline_in[3].z.im[9].ACLR
reset => pipeline_in[3].z.im[10].ACLR
reset => pipeline_in[3].z.re[-18].ACLR
reset => pipeline_in[3].z.re[-17].ACLR
reset => pipeline_in[3].z.re[-16].ACLR
reset => pipeline_in[3].z.re[-15].ACLR
reset => pipeline_in[3].z.re[-14].ACLR
reset => pipeline_in[3].z.re[-13].ACLR
reset => pipeline_in[3].z.re[-12].ACLR
reset => pipeline_in[3].z.re[-11].ACLR
reset => pipeline_in[3].z.re[-10].ACLR
reset => pipeline_in[3].z.re[-9].ACLR
reset => pipeline_in[3].z.re[-8].ACLR
reset => pipeline_in[3].z.re[-7].ACLR
reset => pipeline_in[3].z.re[-6].ACLR
reset => pipeline_in[3].z.re[-5].ACLR
reset => pipeline_in[3].z.re[-4].ACLR
reset => pipeline_in[3].z.re[-3].ACLR
reset => pipeline_in[3].z.re[-2].ACLR
reset => pipeline_in[3].z.re[-1].ACLR
reset => pipeline_in[3].z.re[0].ACLR
reset => pipeline_in[3].z.re[1].ACLR
reset => pipeline_in[3].z.re[2].ACLR
reset => pipeline_in[3].z.re[3].ACLR
reset => pipeline_in[3].z.re[4].ACLR
reset => pipeline_in[3].z.re[5].ACLR
reset => pipeline_in[3].z.re[6].ACLR
reset => pipeline_in[3].z.re[7].ACLR
reset => pipeline_in[3].z.re[8].ACLR
reset => pipeline_in[3].z.re[9].ACLR
reset => pipeline_in[3].z.re[10].ACLR
reset => pipeline_in[4].stage_overflow.ACLR
reset => pipeline_in[4].stage_data[0].ACLR
reset => pipeline_in[4].stage_data[1].ACLR
reset => pipeline_in[4].stage_data[2].ACLR
reset => pipeline_in[4].stage_data[3].ACLR
reset => pipeline_in[4].stage_data[4].ACLR
reset => pipeline_in[4].stage_data[5].ACLR
reset => pipeline_in[4].stage_data[6].ACLR
reset => pipeline_in[4].stage_data[7].ACLR
reset => pipeline_in[4].stage_data[8].ACLR
reset => pipeline_in[4].stage_data[9].ACLR
reset => pipeline_in[4].stage_data[10].ACLR
reset => pipeline_in[4].stage_data[11].ACLR
reset => pipeline_in[4].stage_data[12].ACLR
reset => pipeline_in[4].stage_data[13].ACLR
reset => pipeline_in[4].stage_data[14].ACLR
reset => pipeline_in[4].stage_data[15].ACLR
reset => pipeline_in[4].stage_data[16].ACLR
reset => pipeline_in[4].stage_data[17].ACLR
reset => pipeline_in[4].stage_data[18].ACLR
reset => pipeline_in[4].stage_data[19].ACLR
reset => pipeline_in[4].stage_data[20].ACLR
reset => pipeline_in[4].stage_data[21].ACLR
reset => pipeline_in[4].stage_data[22].ACLR
reset => pipeline_in[4].stage_data[23].ACLR
reset => pipeline_in[4].stage_data[24].ACLR
reset => pipeline_in[4].stage_data[25].ACLR
reset => pipeline_in[4].stage_data[26].ACLR
reset => pipeline_in[4].stage_data[27].ACLR
reset => pipeline_in[4].stage_data[28].ACLR
reset => pipeline_in[4].stage_data[29].ACLR
reset => pipeline_in[4].stage_data[30].ACLR
reset => pipeline_in[4].c.im[-18].ACLR
reset => pipeline_in[4].c.im[-17].ACLR
reset => pipeline_in[4].c.im[-16].ACLR
reset => pipeline_in[4].c.im[-15].ACLR
reset => pipeline_in[4].c.im[-14].ACLR
reset => pipeline_in[4].c.im[-13].ACLR
reset => pipeline_in[4].c.im[-12].ACLR
reset => pipeline_in[4].c.im[-11].ACLR
reset => pipeline_in[4].c.im[-10].ACLR
reset => pipeline_in[4].c.im[-9].ACLR
reset => pipeline_in[4].c.im[-8].ACLR
reset => pipeline_in[4].c.im[-7].ACLR
reset => pipeline_in[4].c.im[-6].ACLR
reset => pipeline_in[4].c.im[-5].ACLR
reset => pipeline_in[4].c.im[-4].ACLR
reset => pipeline_in[4].c.im[-3].ACLR
reset => pipeline_in[4].c.im[-2].ACLR
reset => pipeline_in[4].c.im[-1].ACLR
reset => pipeline_in[4].c.im[0].ACLR
reset => pipeline_in[4].c.im[1].ACLR
reset => pipeline_in[4].c.im[2].ACLR
reset => pipeline_in[4].c.im[3].ACLR
reset => pipeline_in[4].c.im[4].ACLR
reset => pipeline_in[4].c.im[5].ACLR
reset => pipeline_in[4].c.im[6].ACLR
reset => pipeline_in[4].c.im[7].ACLR
reset => pipeline_in[4].c.im[8].ACLR
reset => pipeline_in[4].c.im[9].ACLR
reset => pipeline_in[4].c.im[10].ACLR
reset => pipeline_in[4].c.re[-18].ACLR
reset => pipeline_in[4].c.re[-17].ACLR
reset => pipeline_in[4].c.re[-16].ACLR
reset => pipeline_in[4].c.re[-15].ACLR
reset => pipeline_in[4].c.re[-14].ACLR
reset => pipeline_in[4].c.re[-13].ACLR
reset => pipeline_in[4].c.re[-12].ACLR
reset => pipeline_in[4].c.re[-11].ACLR
reset => pipeline_in[4].c.re[-10].ACLR
reset => pipeline_in[4].c.re[-9].ACLR
reset => pipeline_in[4].c.re[-8].ACLR
reset => pipeline_in[4].c.re[-7].ACLR
reset => pipeline_in[4].c.re[-6].ACLR
reset => pipeline_in[4].c.re[-5].ACLR
reset => pipeline_in[4].c.re[-4].ACLR
reset => pipeline_in[4].c.re[-3].ACLR
reset => pipeline_in[4].c.re[-2].ACLR
reset => pipeline_in[4].c.re[-1].ACLR
reset => pipeline_in[4].c.re[0].ACLR
reset => pipeline_in[4].c.re[1].ACLR
reset => pipeline_in[4].c.re[2].ACLR
reset => pipeline_in[4].c.re[3].ACLR
reset => pipeline_in[4].c.re[4].ACLR
reset => pipeline_in[4].c.re[5].ACLR
reset => pipeline_in[4].c.re[6].ACLR
reset => pipeline_in[4].c.re[7].ACLR
reset => pipeline_in[4].c.re[8].ACLR
reset => pipeline_in[4].c.re[9].ACLR
reset => pipeline_in[4].c.re[10].ACLR
reset => pipeline_in[4].z.im[-18].ACLR
reset => pipeline_in[4].z.im[-17].ACLR
reset => pipeline_in[4].z.im[-16].ACLR
reset => pipeline_in[4].z.im[-15].ACLR
reset => pipeline_in[4].z.im[-14].ACLR
reset => pipeline_in[4].z.im[-13].ACLR
reset => pipeline_in[4].z.im[-12].ACLR
reset => pipeline_in[4].z.im[-11].ACLR
reset => pipeline_in[4].z.im[-10].ACLR
reset => pipeline_in[4].z.im[-9].ACLR
reset => pipeline_in[4].z.im[-8].ACLR
reset => pipeline_in[4].z.im[-7].ACLR
reset => pipeline_in[4].z.im[-6].ACLR
reset => pipeline_in[4].z.im[-5].ACLR
reset => pipeline_in[4].z.im[-4].ACLR
reset => pipeline_in[4].z.im[-3].ACLR
reset => pipeline_in[4].z.im[-2].ACLR
reset => pipeline_in[4].z.im[-1].ACLR
reset => pipeline_in[4].z.im[0].ACLR
reset => pipeline_in[4].z.im[1].ACLR
reset => pipeline_in[4].z.im[2].ACLR
reset => pipeline_in[4].z.im[3].ACLR
reset => pipeline_in[4].z.im[4].ACLR
reset => pipeline_in[4].z.im[5].ACLR
reset => pipeline_in[4].z.im[6].ACLR
reset => pipeline_in[4].z.im[7].ACLR
reset => pipeline_in[4].z.im[8].ACLR
reset => pipeline_in[4].z.im[9].ACLR
reset => pipeline_in[4].z.im[10].ACLR
reset => pipeline_in[4].z.re[-18].ACLR
reset => pipeline_in[4].z.re[-17].ACLR
reset => pipeline_in[4].z.re[-16].ACLR
reset => pipeline_in[4].z.re[-15].ACLR
reset => pipeline_in[4].z.re[-14].ACLR
reset => pipeline_in[4].z.re[-13].ACLR
reset => pipeline_in[4].z.re[-12].ACLR
reset => pipeline_in[4].z.re[-11].ACLR
reset => pipeline_in[4].z.re[-10].ACLR
reset => pipeline_in[4].z.re[-9].ACLR
reset => pipeline_in[4].z.re[-8].ACLR
reset => pipeline_in[4].z.re[-7].ACLR
reset => pipeline_in[4].z.re[-6].ACLR
reset => pipeline_in[4].z.re[-5].ACLR
reset => pipeline_in[4].z.re[-4].ACLR
reset => pipeline_in[4].z.re[-3].ACLR
reset => pipeline_in[4].z.re[-2].ACLR
reset => pipeline_in[4].z.re[-1].ACLR
reset => pipeline_in[4].z.re[0].ACLR
reset => pipeline_in[4].z.re[1].ACLR
reset => pipeline_in[4].z.re[2].ACLR
reset => pipeline_in[4].z.re[3].ACLR
reset => pipeline_in[4].z.re[4].ACLR
reset => pipeline_in[4].z.re[5].ACLR
reset => pipeline_in[4].z.re[6].ACLR
reset => pipeline_in[4].z.re[7].ACLR
reset => pipeline_in[4].z.re[8].ACLR
reset => pipeline_in[4].z.re[9].ACLR
reset => pipeline_in[4].z.re[10].ACLR
reset => pipeline_in[5].stage_overflow.ACLR
reset => pipeline_in[5].stage_data[0].ACLR
reset => pipeline_in[5].stage_data[1].ACLR
reset => pipeline_in[5].stage_data[2].ACLR
reset => pipeline_in[5].stage_data[3].ACLR
reset => pipeline_in[5].stage_data[4].ACLR
reset => pipeline_in[5].stage_data[5].ACLR
reset => pipeline_in[5].stage_data[6].ACLR
reset => pipeline_in[5].stage_data[7].ACLR
reset => pipeline_in[5].stage_data[8].ACLR
reset => pipeline_in[5].stage_data[9].ACLR
reset => pipeline_in[5].stage_data[10].ACLR
reset => pipeline_in[5].stage_data[11].ACLR
reset => pipeline_in[5].stage_data[12].ACLR
reset => pipeline_in[5].stage_data[13].ACLR
reset => pipeline_in[5].stage_data[14].ACLR
reset => pipeline_in[5].stage_data[15].ACLR
reset => pipeline_in[5].stage_data[16].ACLR
reset => pipeline_in[5].stage_data[17].ACLR
reset => pipeline_in[5].stage_data[18].ACLR
reset => pipeline_in[5].stage_data[19].ACLR
reset => pipeline_in[5].stage_data[20].ACLR
reset => pipeline_in[5].stage_data[21].ACLR
reset => pipeline_in[5].stage_data[22].ACLR
reset => pipeline_in[5].stage_data[23].ACLR
reset => pipeline_in[5].stage_data[24].ACLR
reset => pipeline_in[5].stage_data[25].ACLR
reset => pipeline_in[5].stage_data[26].ACLR
reset => pipeline_in[5].stage_data[27].ACLR
reset => pipeline_in[5].stage_data[28].ACLR
reset => pipeline_in[5].stage_data[29].ACLR
reset => pipeline_in[5].stage_data[30].ACLR
reset => pipeline_in[5].c.im[-18].ACLR
reset => pipeline_in[5].c.im[-17].ACLR
reset => pipeline_in[5].c.im[-16].ACLR
reset => pipeline_in[5].c.im[-15].ACLR
reset => pipeline_in[5].c.im[-14].ACLR
reset => pipeline_in[5].c.im[-13].ACLR
reset => pipeline_in[5].c.im[-12].ACLR
reset => pipeline_in[5].c.im[-11].ACLR
reset => pipeline_in[5].c.im[-10].ACLR
reset => pipeline_in[5].c.im[-9].ACLR
reset => pipeline_in[5].c.im[-8].ACLR
reset => pipeline_in[5].c.im[-7].ACLR
reset => pipeline_in[5].c.im[-6].ACLR
reset => pipeline_in[5].c.im[-5].ACLR
reset => pipeline_in[5].c.im[-4].ACLR
reset => pipeline_in[5].c.im[-3].ACLR
reset => pipeline_in[5].c.im[-2].ACLR
reset => pipeline_in[5].c.im[-1].ACLR
reset => pipeline_in[5].c.im[0].ACLR
reset => pipeline_in[5].c.im[1].ACLR
reset => pipeline_in[5].c.im[2].ACLR
reset => pipeline_in[5].c.im[3].ACLR
reset => pipeline_in[5].c.im[4].ACLR
reset => pipeline_in[5].c.im[5].ACLR
reset => pipeline_in[5].c.im[6].ACLR
reset => pipeline_in[5].c.im[7].ACLR
reset => pipeline_in[5].c.im[8].ACLR
reset => pipeline_in[5].c.im[9].ACLR
reset => pipeline_in[5].c.im[10].ACLR
reset => pipeline_in[5].c.re[-18].ACLR
reset => pipeline_in[5].c.re[-17].ACLR
reset => pipeline_in[5].c.re[-16].ACLR
reset => pipeline_in[5].c.re[-15].ACLR
reset => pipeline_in[5].c.re[-14].ACLR
reset => pipeline_in[5].c.re[-13].ACLR
reset => pipeline_in[5].c.re[-12].ACLR
reset => pipeline_in[5].c.re[-11].ACLR
reset => pipeline_in[5].c.re[-10].ACLR
reset => pipeline_in[5].c.re[-9].ACLR
reset => pipeline_in[5].c.re[-8].ACLR
reset => pipeline_in[5].c.re[-7].ACLR
reset => pipeline_in[5].c.re[-6].ACLR
reset => pipeline_in[5].c.re[-5].ACLR
reset => pipeline_in[5].c.re[-4].ACLR
reset => pipeline_in[5].c.re[-3].ACLR
reset => pipeline_in[5].c.re[-2].ACLR
reset => pipeline_in[5].c.re[-1].ACLR
reset => pipeline_in[5].c.re[0].ACLR
reset => pipeline_in[5].c.re[1].ACLR
reset => pipeline_in[5].c.re[2].ACLR
reset => pipeline_in[5].c.re[3].ACLR
reset => pipeline_in[5].c.re[4].ACLR
reset => pipeline_in[5].c.re[5].ACLR
reset => pipeline_in[5].c.re[6].ACLR
reset => pipeline_in[5].c.re[7].ACLR
reset => pipeline_in[5].c.re[8].ACLR
reset => pipeline_in[5].c.re[9].ACLR
reset => pipeline_in[5].c.re[10].ACLR
reset => pipeline_in[5].z.im[-18].ACLR
reset => pipeline_in[5].z.im[-17].ACLR
reset => pipeline_in[5].z.im[-16].ACLR
reset => pipeline_in[5].z.im[-15].ACLR
reset => pipeline_in[5].z.im[-14].ACLR
reset => pipeline_in[5].z.im[-13].ACLR
reset => pipeline_in[5].z.im[-12].ACLR
reset => pipeline_in[5].z.im[-11].ACLR
reset => pipeline_in[5].z.im[-10].ACLR
reset => pipeline_in[5].z.im[-9].ACLR
reset => pipeline_in[5].z.im[-8].ACLR
reset => pipeline_in[5].z.im[-7].ACLR
reset => pipeline_in[5].z.im[-6].ACLR
reset => pipeline_in[5].z.im[-5].ACLR
reset => pipeline_in[5].z.im[-4].ACLR
reset => pipeline_in[5].z.im[-3].ACLR
reset => pipeline_in[5].z.im[-2].ACLR
reset => pipeline_in[5].z.im[-1].ACLR
reset => pipeline_in[5].z.im[0].ACLR
reset => pipeline_in[5].z.im[1].ACLR
reset => pipeline_in[5].z.im[2].ACLR
reset => pipeline_in[5].z.im[3].ACLR
reset => pipeline_in[5].z.im[4].ACLR
reset => pipeline_in[5].z.im[5].ACLR
reset => pipeline_in[5].z.im[6].ACLR
reset => pipeline_in[5].z.im[7].ACLR
reset => pipeline_in[5].z.im[8].ACLR
reset => pipeline_in[5].z.im[9].ACLR
reset => pipeline_in[5].z.im[10].ACLR
reset => pipeline_in[5].z.re[-18].ACLR
reset => pipeline_in[5].z.re[-17].ACLR
reset => pipeline_in[5].z.re[-16].ACLR
reset => pipeline_in[5].z.re[-15].ACLR
reset => pipeline_in[5].z.re[-14].ACLR
reset => pipeline_in[5].z.re[-13].ACLR
reset => pipeline_in[5].z.re[-12].ACLR
reset => pipeline_in[5].z.re[-11].ACLR
reset => pipeline_in[5].z.re[-10].ACLR
reset => pipeline_in[5].z.re[-9].ACLR
reset => pipeline_in[5].z.re[-8].ACLR
reset => pipeline_in[5].z.re[-7].ACLR
reset => pipeline_in[5].z.re[-6].ACLR
reset => pipeline_in[5].z.re[-5].ACLR
reset => pipeline_in[5].z.re[-4].ACLR
reset => pipeline_in[5].z.re[-3].ACLR
reset => pipeline_in[5].z.re[-2].ACLR
reset => pipeline_in[5].z.re[-1].ACLR
reset => pipeline_in[5].z.re[0].ACLR
reset => pipeline_in[5].z.re[1].ACLR
reset => pipeline_in[5].z.re[2].ACLR
reset => pipeline_in[5].z.re[3].ACLR
reset => pipeline_in[5].z.re[4].ACLR
reset => pipeline_in[5].z.re[5].ACLR
reset => pipeline_in[5].z.re[6].ACLR
reset => pipeline_in[5].z.re[7].ACLR
reset => pipeline_in[5].z.re[8].ACLR
reset => pipeline_in[5].z.re[9].ACLR
reset => pipeline_in[5].z.re[10].ACLR
reset => pipeline_in[6].stage_overflow.ACLR
reset => pipeline_in[6].stage_data[0].ACLR
reset => pipeline_in[6].stage_data[1].ACLR
reset => pipeline_in[6].stage_data[2].ACLR
reset => pipeline_in[6].stage_data[3].ACLR
reset => pipeline_in[6].stage_data[4].ACLR
reset => pipeline_in[6].stage_data[5].ACLR
reset => pipeline_in[6].stage_data[6].ACLR
reset => pipeline_in[6].stage_data[7].ACLR
reset => pipeline_in[6].stage_data[8].ACLR
reset => pipeline_in[6].stage_data[9].ACLR
reset => pipeline_in[6].stage_data[10].ACLR
reset => pipeline_in[6].stage_data[11].ACLR
reset => pipeline_in[6].stage_data[12].ACLR
reset => pipeline_in[6].stage_data[13].ACLR
reset => pipeline_in[6].stage_data[14].ACLR
reset => pipeline_in[6].stage_data[15].ACLR
reset => pipeline_in[6].stage_data[16].ACLR
reset => pipeline_in[6].stage_data[17].ACLR
reset => pipeline_in[6].stage_data[18].ACLR
reset => pipeline_in[6].stage_data[19].ACLR
reset => pipeline_in[6].stage_data[20].ACLR
reset => pipeline_in[6].stage_data[21].ACLR
reset => pipeline_in[6].stage_data[22].ACLR
reset => pipeline_in[6].stage_data[23].ACLR
reset => pipeline_in[6].stage_data[24].ACLR
reset => pipeline_in[6].stage_data[25].ACLR
reset => pipeline_in[6].stage_data[26].ACLR
reset => pipeline_in[6].stage_data[27].ACLR
reset => pipeline_in[6].stage_data[28].ACLR
reset => pipeline_in[6].stage_data[29].ACLR
reset => pipeline_in[6].stage_data[30].ACLR
reset => pipeline_in[6].c.im[-18].ACLR
reset => pipeline_in[6].c.im[-17].ACLR
reset => pipeline_in[6].c.im[-16].ACLR
reset => pipeline_in[6].c.im[-15].ACLR
reset => pipeline_in[6].c.im[-14].ACLR
reset => pipeline_in[6].c.im[-13].ACLR
reset => pipeline_in[6].c.im[-12].ACLR
reset => pipeline_in[6].c.im[-11].ACLR
reset => pipeline_in[6].c.im[-10].ACLR
reset => pipeline_in[6].c.im[-9].ACLR
reset => pipeline_in[6].c.im[-8].ACLR
reset => pipeline_in[6].c.im[-7].ACLR
reset => pipeline_in[6].c.im[-6].ACLR
reset => pipeline_in[6].c.im[-5].ACLR
reset => pipeline_in[6].c.im[-4].ACLR
reset => pipeline_in[6].c.im[-3].ACLR
reset => pipeline_in[6].c.im[-2].ACLR
reset => pipeline_in[6].c.im[-1].ACLR
reset => pipeline_in[6].c.im[0].ACLR
reset => pipeline_in[6].c.im[1].ACLR
reset => pipeline_in[6].c.im[2].ACLR
reset => pipeline_in[6].c.im[3].ACLR
reset => pipeline_in[6].c.im[4].ACLR
reset => pipeline_in[6].c.im[5].ACLR
reset => pipeline_in[6].c.im[6].ACLR
reset => pipeline_in[6].c.im[7].ACLR
reset => pipeline_in[6].c.im[8].ACLR
reset => pipeline_in[6].c.im[9].ACLR
reset => pipeline_in[6].c.im[10].ACLR
reset => pipeline_in[6].c.re[-18].ACLR
reset => pipeline_in[6].c.re[-17].ACLR
reset => pipeline_in[6].c.re[-16].ACLR
reset => pipeline_in[6].c.re[-15].ACLR
reset => pipeline_in[6].c.re[-14].ACLR
reset => pipeline_in[6].c.re[-13].ACLR
reset => pipeline_in[6].c.re[-12].ACLR
reset => pipeline_in[6].c.re[-11].ACLR
reset => pipeline_in[6].c.re[-10].ACLR
reset => pipeline_in[6].c.re[-9].ACLR
reset => pipeline_in[6].c.re[-8].ACLR
reset => pipeline_in[6].c.re[-7].ACLR
reset => pipeline_in[6].c.re[-6].ACLR
reset => pipeline_in[6].c.re[-5].ACLR
reset => pipeline_in[6].c.re[-4].ACLR
reset => pipeline_in[6].c.re[-3].ACLR
reset => pipeline_in[6].c.re[-2].ACLR
reset => pipeline_in[6].c.re[-1].ACLR
reset => pipeline_in[6].c.re[0].ACLR
reset => pipeline_in[6].c.re[1].ACLR
reset => pipeline_in[6].c.re[2].ACLR
reset => pipeline_in[6].c.re[3].ACLR
reset => pipeline_in[6].c.re[4].ACLR
reset => pipeline_in[6].c.re[5].ACLR
reset => pipeline_in[6].c.re[6].ACLR
reset => pipeline_in[6].c.re[7].ACLR
reset => pipeline_in[6].c.re[8].ACLR
reset => pipeline_in[6].c.re[9].ACLR
reset => pipeline_in[6].c.re[10].ACLR
reset => pipeline_in[6].z.im[-18].ACLR
reset => pipeline_in[6].z.im[-17].ACLR
reset => pipeline_in[6].z.im[-16].ACLR
reset => pipeline_in[6].z.im[-15].ACLR
reset => pipeline_in[6].z.im[-14].ACLR
reset => pipeline_in[6].z.im[-13].ACLR
reset => pipeline_in[6].z.im[-12].ACLR
reset => pipeline_in[6].z.im[-11].ACLR
reset => pipeline_in[6].z.im[-10].ACLR
reset => pipeline_in[6].z.im[-9].ACLR
reset => pipeline_in[6].z.im[-8].ACLR
reset => pipeline_in[6].z.im[-7].ACLR
reset => pipeline_in[6].z.im[-6].ACLR
reset => pipeline_in[6].z.im[-5].ACLR
reset => pipeline_in[6].z.im[-4].ACLR
reset => pipeline_in[6].z.im[-3].ACLR
reset => pipeline_in[6].z.im[-2].ACLR
reset => pipeline_in[6].z.im[-1].ACLR
reset => pipeline_in[6].z.im[0].ACLR
reset => pipeline_in[6].z.im[1].ACLR
reset => pipeline_in[6].z.im[2].ACLR
reset => pipeline_in[6].z.im[3].ACLR
reset => pipeline_in[6].z.im[4].ACLR
reset => pipeline_in[6].z.im[5].ACLR
reset => pipeline_in[6].z.im[6].ACLR
reset => pipeline_in[6].z.im[7].ACLR
reset => pipeline_in[6].z.im[8].ACLR
reset => pipeline_in[6].z.im[9].ACLR
reset => pipeline_in[6].z.im[10].ACLR
reset => pipeline_in[6].z.re[-18].ACLR
reset => pipeline_in[6].z.re[-17].ACLR
reset => pipeline_in[6].z.re[-16].ACLR
reset => pipeline_in[6].z.re[-15].ACLR
reset => pipeline_in[6].z.re[-14].ACLR
reset => pipeline_in[6].z.re[-13].ACLR
reset => pipeline_in[6].z.re[-12].ACLR
reset => pipeline_in[6].z.re[-11].ACLR
reset => pipeline_in[6].z.re[-10].ACLR
reset => pipeline_in[6].z.re[-9].ACLR
reset => pipeline_in[6].z.re[-8].ACLR
reset => pipeline_in[6].z.re[-7].ACLR
reset => pipeline_in[6].z.re[-6].ACLR
reset => pipeline_in[6].z.re[-5].ACLR
reset => pipeline_in[6].z.re[-4].ACLR
reset => pipeline_in[6].z.re[-3].ACLR
reset => pipeline_in[6].z.re[-2].ACLR
reset => pipeline_in[6].z.re[-1].ACLR
reset => pipeline_in[6].z.re[0].ACLR
reset => pipeline_in[6].z.re[1].ACLR
reset => pipeline_in[6].z.re[2].ACLR
reset => pipeline_in[6].z.re[3].ACLR
reset => pipeline_in[6].z.re[4].ACLR
reset => pipeline_in[6].z.re[5].ACLR
reset => pipeline_in[6].z.re[6].ACLR
reset => pipeline_in[6].z.re[7].ACLR
reset => pipeline_in[6].z.re[8].ACLR
reset => pipeline_in[6].z.re[9].ACLR
reset => pipeline_in[6].z.re[10].ACLR
reset => pipeline_in[7].stage_overflow.ACLR
reset => pipeline_in[7].stage_data[0].ACLR
reset => pipeline_in[7].stage_data[1].ACLR
reset => pipeline_in[7].stage_data[2].ACLR
reset => pipeline_in[7].stage_data[3].ACLR
reset => pipeline_in[7].stage_data[4].ACLR
reset => pipeline_in[7].stage_data[5].ACLR
reset => pipeline_in[7].stage_data[6].ACLR
reset => pipeline_in[7].stage_data[7].ACLR
reset => pipeline_in[7].stage_data[8].ACLR
reset => pipeline_in[7].stage_data[9].ACLR
reset => pipeline_in[7].stage_data[10].ACLR
reset => pipeline_in[7].stage_data[11].ACLR
reset => pipeline_in[7].stage_data[12].ACLR
reset => pipeline_in[7].stage_data[13].ACLR
reset => pipeline_in[7].stage_data[14].ACLR
reset => pipeline_in[7].stage_data[15].ACLR
reset => pipeline_in[7].stage_data[16].ACLR
reset => pipeline_in[7].stage_data[17].ACLR
reset => pipeline_in[7].stage_data[18].ACLR
reset => pipeline_in[7].stage_data[19].ACLR
reset => pipeline_in[7].stage_data[20].ACLR
reset => pipeline_in[7].stage_data[21].ACLR
reset => pipeline_in[7].stage_data[22].ACLR
reset => pipeline_in[7].stage_data[23].ACLR
reset => pipeline_in[7].stage_data[24].ACLR
reset => pipeline_in[7].stage_data[25].ACLR
reset => pipeline_in[7].stage_data[26].ACLR
reset => pipeline_in[7].stage_data[27].ACLR
reset => pipeline_in[7].stage_data[28].ACLR
reset => pipeline_in[7].stage_data[29].ACLR
reset => pipeline_in[7].stage_data[30].ACLR
reset => pipeline_in[7].c.im[-18].ACLR
reset => pipeline_in[7].c.im[-17].ACLR
reset => pipeline_in[7].c.im[-16].ACLR
reset => pipeline_in[7].c.im[-15].ACLR
reset => pipeline_in[7].c.im[-14].ACLR
reset => pipeline_in[7].c.im[-13].ACLR
reset => pipeline_in[7].c.im[-12].ACLR
reset => pipeline_in[7].c.im[-11].ACLR
reset => pipeline_in[7].c.im[-10].ACLR
reset => pipeline_in[7].c.im[-9].ACLR
reset => pipeline_in[7].c.im[-8].ACLR
reset => pipeline_in[7].c.im[-7].ACLR
reset => pipeline_in[7].c.im[-6].ACLR
reset => pipeline_in[7].c.im[-5].ACLR
reset => pipeline_in[7].c.im[-4].ACLR
reset => pipeline_in[7].c.im[-3].ACLR
reset => pipeline_in[7].c.im[-2].ACLR
reset => pipeline_in[7].c.im[-1].ACLR
reset => pipeline_in[7].c.im[0].ACLR
reset => pipeline_in[7].c.im[1].ACLR
reset => pipeline_in[7].c.im[2].ACLR
reset => pipeline_in[7].c.im[3].ACLR
reset => pipeline_in[7].c.im[4].ACLR
reset => pipeline_in[7].c.im[5].ACLR
reset => pipeline_in[7].c.im[6].ACLR
reset => pipeline_in[7].c.im[7].ACLR
reset => pipeline_in[7].c.im[8].ACLR
reset => pipeline_in[7].c.im[9].ACLR
reset => pipeline_in[7].c.im[10].ACLR
reset => pipeline_in[7].c.re[-18].ACLR
reset => pipeline_in[7].c.re[-17].ACLR
reset => pipeline_in[7].c.re[-16].ACLR
reset => pipeline_in[7].c.re[-15].ACLR
reset => pipeline_in[7].c.re[-14].ACLR
reset => pipeline_in[7].c.re[-13].ACLR
reset => pipeline_in[7].c.re[-12].ACLR
reset => pipeline_in[7].c.re[-11].ACLR
reset => pipeline_in[7].c.re[-10].ACLR
reset => pipeline_in[7].c.re[-9].ACLR
reset => pipeline_in[7].c.re[-8].ACLR
reset => pipeline_in[7].c.re[-7].ACLR
reset => pipeline_in[7].c.re[-6].ACLR
reset => pipeline_in[7].c.re[-5].ACLR
reset => pipeline_in[7].c.re[-4].ACLR
reset => pipeline_in[7].c.re[-3].ACLR
reset => pipeline_in[7].c.re[-2].ACLR
reset => pipeline_in[7].c.re[-1].ACLR
reset => pipeline_in[7].c.re[0].ACLR
reset => pipeline_in[7].c.re[1].ACLR
reset => pipeline_in[7].c.re[2].ACLR
reset => pipeline_in[7].c.re[3].ACLR
reset => pipeline_in[7].c.re[4].ACLR
reset => pipeline_in[7].c.re[5].ACLR
reset => pipeline_in[7].c.re[6].ACLR
reset => pipeline_in[7].c.re[7].ACLR
reset => pipeline_in[7].c.re[8].ACLR
reset => pipeline_in[7].c.re[9].ACLR
reset => pipeline_in[7].c.re[10].ACLR
reset => pipeline_in[7].z.im[-18].ACLR
reset => pipeline_in[7].z.im[-17].ACLR
reset => pipeline_in[7].z.im[-16].ACLR
reset => pipeline_in[7].z.im[-15].ACLR
reset => pipeline_in[7].z.im[-14].ACLR
reset => pipeline_in[7].z.im[-13].ACLR
reset => pipeline_in[7].z.im[-12].ACLR
reset => pipeline_in[7].z.im[-11].ACLR
reset => pipeline_in[7].z.im[-10].ACLR
reset => pipeline_in[7].z.im[-9].ACLR
reset => pipeline_in[7].z.im[-8].ACLR
reset => pipeline_in[7].z.im[-7].ACLR
reset => pipeline_in[7].z.im[-6].ACLR
reset => pipeline_in[7].z.im[-5].ACLR
reset => pipeline_in[7].z.im[-4].ACLR
reset => pipeline_in[7].z.im[-3].ACLR
reset => pipeline_in[7].z.im[-2].ACLR
reset => pipeline_in[7].z.im[-1].ACLR
reset => pipeline_in[7].z.im[0].ACLR
reset => pipeline_in[7].z.im[1].ACLR
reset => pipeline_in[7].z.im[2].ACLR
reset => pipeline_in[7].z.im[3].ACLR
reset => pipeline_in[7].z.im[4].ACLR
reset => pipeline_in[7].z.im[5].ACLR
reset => pipeline_in[7].z.im[6].ACLR
reset => pipeline_in[7].z.im[7].ACLR
reset => pipeline_in[7].z.im[8].ACLR
reset => pipeline_in[7].z.im[9].ACLR
reset => pipeline_in[7].z.im[10].ACLR
reset => pipeline_in[7].z.re[-18].ACLR
reset => pipeline_in[7].z.re[-17].ACLR
reset => pipeline_in[7].z.re[-16].ACLR
reset => pipeline_in[7].z.re[-15].ACLR
reset => pipeline_in[7].z.re[-14].ACLR
reset => pipeline_in[7].z.re[-13].ACLR
reset => pipeline_in[7].z.re[-12].ACLR
reset => pipeline_in[7].z.re[-11].ACLR
reset => pipeline_in[7].z.re[-10].ACLR
reset => pipeline_in[7].z.re[-9].ACLR
reset => pipeline_in[7].z.re[-8].ACLR
reset => pipeline_in[7].z.re[-7].ACLR
reset => pipeline_in[7].z.re[-6].ACLR
reset => pipeline_in[7].z.re[-5].ACLR
reset => pipeline_in[7].z.re[-4].ACLR
reset => pipeline_in[7].z.re[-3].ACLR
reset => pipeline_in[7].z.re[-2].ACLR
reset => pipeline_in[7].z.re[-1].ACLR
reset => pipeline_in[7].z.re[0].ACLR
reset => pipeline_in[7].z.re[1].ACLR
reset => pipeline_in[7].z.re[2].ACLR
reset => pipeline_in[7].z.re[3].ACLR
reset => pipeline_in[7].z.re[4].ACLR
reset => pipeline_in[7].z.re[5].ACLR
reset => pipeline_in[7].z.re[6].ACLR
reset => pipeline_in[7].z.re[7].ACLR
reset => pipeline_in[7].z.re[8].ACLR
reset => pipeline_in[7].z.re[9].ACLR
reset => pipeline_in[7].z.re[10].ACLR
reset => pipeline_in[8].stage_overflow.ACLR
reset => pipeline_in[8].stage_data[0].ACLR
reset => pipeline_in[8].stage_data[1].ACLR
reset => pipeline_in[8].stage_data[2].ACLR
reset => pipeline_in[8].stage_data[3].ACLR
reset => pipeline_in[8].stage_data[4].ACLR
reset => pipeline_in[8].stage_data[5].ACLR
reset => pipeline_in[8].stage_data[6].ACLR
reset => pipeline_in[8].stage_data[7].ACLR
reset => pipeline_in[8].stage_data[8].ACLR
reset => pipeline_in[8].stage_data[9].ACLR
reset => pipeline_in[8].stage_data[10].ACLR
reset => pipeline_in[8].stage_data[11].ACLR
reset => pipeline_in[8].stage_data[12].ACLR
reset => pipeline_in[8].stage_data[13].ACLR
reset => pipeline_in[8].stage_data[14].ACLR
reset => pipeline_in[8].stage_data[15].ACLR
reset => pipeline_in[8].stage_data[16].ACLR
reset => pipeline_in[8].stage_data[17].ACLR
reset => pipeline_in[8].stage_data[18].ACLR
reset => pipeline_in[8].stage_data[19].ACLR
reset => pipeline_in[8].stage_data[20].ACLR
reset => pipeline_in[8].stage_data[21].ACLR
reset => pipeline_in[8].stage_data[22].ACLR
reset => pipeline_in[8].stage_data[23].ACLR
reset => pipeline_in[8].stage_data[24].ACLR
reset => pipeline_in[8].stage_data[25].ACLR
reset => pipeline_in[8].stage_data[26].ACLR
reset => pipeline_in[8].stage_data[27].ACLR
reset => pipeline_in[8].stage_data[28].ACLR
reset => pipeline_in[8].stage_data[29].ACLR
reset => pipeline_in[8].stage_data[30].ACLR
reset => pipeline_in[8].c.im[-18].ACLR
reset => pipeline_in[8].c.im[-17].ACLR
reset => pipeline_in[8].c.im[-16].ACLR
reset => pipeline_in[8].c.im[-15].ACLR
reset => pipeline_in[8].c.im[-14].ACLR
reset => pipeline_in[8].c.im[-13].ACLR
reset => pipeline_in[8].c.im[-12].ACLR
reset => pipeline_in[8].c.im[-11].ACLR
reset => pipeline_in[8].c.im[-10].ACLR
reset => pipeline_in[8].c.im[-9].ACLR
reset => pipeline_in[8].c.im[-8].ACLR
reset => pipeline_in[8].c.im[-7].ACLR
reset => pipeline_in[8].c.im[-6].ACLR
reset => pipeline_in[8].c.im[-5].ACLR
reset => pipeline_in[8].c.im[-4].ACLR
reset => pipeline_in[8].c.im[-3].ACLR
reset => pipeline_in[8].c.im[-2].ACLR
reset => pipeline_in[8].c.im[-1].ACLR
reset => pipeline_in[8].c.im[0].ACLR
reset => pipeline_in[8].c.im[1].ACLR
reset => pipeline_in[8].c.im[2].ACLR
reset => pipeline_in[8].c.im[3].ACLR
reset => pipeline_in[8].c.im[4].ACLR
reset => pipeline_in[8].c.im[5].ACLR
reset => pipeline_in[8].c.im[6].ACLR
reset => pipeline_in[8].c.im[7].ACLR
reset => pipeline_in[8].c.im[8].ACLR
reset => pipeline_in[8].c.im[9].ACLR
reset => pipeline_in[8].c.im[10].ACLR
reset => pipeline_in[8].c.re[-18].ACLR
reset => pipeline_in[8].c.re[-17].ACLR
reset => pipeline_in[8].c.re[-16].ACLR
reset => pipeline_in[8].c.re[-15].ACLR
reset => pipeline_in[8].c.re[-14].ACLR
reset => pipeline_in[8].c.re[-13].ACLR
reset => pipeline_in[8].c.re[-12].ACLR
reset => pipeline_in[8].c.re[-11].ACLR
reset => pipeline_in[8].c.re[-10].ACLR
reset => pipeline_in[8].c.re[-9].ACLR
reset => pipeline_in[8].c.re[-8].ACLR
reset => pipeline_in[8].c.re[-7].ACLR
reset => pipeline_in[8].c.re[-6].ACLR
reset => pipeline_in[8].c.re[-5].ACLR
reset => pipeline_in[8].c.re[-4].ACLR
reset => pipeline_in[8].c.re[-3].ACLR
reset => pipeline_in[8].c.re[-2].ACLR
reset => pipeline_in[8].c.re[-1].ACLR
reset => pipeline_in[8].c.re[0].ACLR
reset => pipeline_in[8].c.re[1].ACLR
reset => pipeline_in[8].c.re[2].ACLR
reset => pipeline_in[8].c.re[3].ACLR
reset => pipeline_in[8].c.re[4].ACLR
reset => pipeline_in[8].c.re[5].ACLR
reset => pipeline_in[8].c.re[6].ACLR
reset => pipeline_in[8].c.re[7].ACLR
reset => pipeline_in[8].c.re[8].ACLR
reset => pipeline_in[8].c.re[9].ACLR
reset => pipeline_in[8].c.re[10].ACLR
reset => pipeline_in[8].z.im[-18].ACLR
reset => pipeline_in[8].z.im[-17].ACLR
reset => pipeline_in[8].z.im[-16].ACLR
reset => pipeline_in[8].z.im[-15].ACLR
reset => pipeline_in[8].z.im[-14].ACLR
reset => pipeline_in[8].z.im[-13].ACLR
reset => pipeline_in[8].z.im[-12].ACLR
reset => pipeline_in[8].z.im[-11].ACLR
reset => pipeline_in[8].z.im[-10].ACLR
reset => pipeline_in[8].z.im[-9].ACLR
reset => pipeline_in[8].z.im[-8].ACLR
reset => pipeline_in[8].z.im[-7].ACLR
reset => pipeline_in[8].z.im[-6].ACLR
reset => pipeline_in[8].z.im[-5].ACLR
reset => pipeline_in[8].z.im[-4].ACLR
reset => pipeline_in[8].z.im[-3].ACLR
reset => pipeline_in[8].z.im[-2].ACLR
reset => pipeline_in[8].z.im[-1].ACLR
reset => pipeline_in[8].z.im[0].ACLR
reset => pipeline_in[8].z.im[1].ACLR
reset => pipeline_in[8].z.im[2].ACLR
reset => pipeline_in[8].z.im[3].ACLR
reset => pipeline_in[8].z.im[4].ACLR
reset => pipeline_in[8].z.im[5].ACLR
reset => pipeline_in[8].z.im[6].ACLR
reset => pipeline_in[8].z.im[7].ACLR
reset => pipeline_in[8].z.im[8].ACLR
reset => pipeline_in[8].z.im[9].ACLR
reset => pipeline_in[8].z.im[10].ACLR
reset => pipeline_in[8].z.re[-18].ACLR
reset => pipeline_in[8].z.re[-17].ACLR
reset => pipeline_in[8].z.re[-16].ACLR
reset => pipeline_in[8].z.re[-15].ACLR
reset => pipeline_in[8].z.re[-14].ACLR
reset => pipeline_in[8].z.re[-13].ACLR
reset => pipeline_in[8].z.re[-12].ACLR
reset => pipeline_in[8].z.re[-11].ACLR
reset => pipeline_in[8].z.re[-10].ACLR
reset => pipeline_in[8].z.re[-9].ACLR
reset => pipeline_in[8].z.re[-8].ACLR
reset => pipeline_in[8].z.re[-7].ACLR
reset => pipeline_in[8].z.re[-6].ACLR
reset => pipeline_in[8].z.re[-5].ACLR
reset => pipeline_in[8].z.re[-4].ACLR
reset => pipeline_in[8].z.re[-3].ACLR
reset => pipeline_in[8].z.re[-2].ACLR
reset => pipeline_in[8].z.re[-1].ACLR
reset => pipeline_in[8].z.re[0].ACLR
reset => pipeline_in[8].z.re[1].ACLR
reset => pipeline_in[8].z.re[2].ACLR
reset => pipeline_in[8].z.re[3].ACLR
reset => pipeline_in[8].z.re[4].ACLR
reset => pipeline_in[8].z.re[5].ACLR
reset => pipeline_in[8].z.re[6].ACLR
reset => pipeline_in[8].z.re[7].ACLR
reset => pipeline_in[8].z.re[8].ACLR
reset => pipeline_in[8].z.re[9].ACLR
reset => pipeline_in[8].z.re[10].ACLR
reset => pipeline_in[9].stage_overflow.ACLR
reset => pipeline_in[9].stage_data[0].ACLR
reset => pipeline_in[9].stage_data[1].ACLR
reset => pipeline_in[9].stage_data[2].ACLR
reset => pipeline_in[9].stage_data[3].ACLR
reset => pipeline_in[9].stage_data[4].ACLR
reset => pipeline_in[9].stage_data[5].ACLR
reset => pipeline_in[9].stage_data[6].ACLR
reset => pipeline_in[9].stage_data[7].ACLR
reset => pipeline_in[9].stage_data[8].ACLR
reset => pipeline_in[9].stage_data[9].ACLR
reset => pipeline_in[9].stage_data[10].ACLR
reset => pipeline_in[9].stage_data[11].ACLR
reset => pipeline_in[9].stage_data[12].ACLR
reset => pipeline_in[9].stage_data[13].ACLR
reset => pipeline_in[9].stage_data[14].ACLR
reset => pipeline_in[9].stage_data[15].ACLR
reset => pipeline_in[9].stage_data[16].ACLR
reset => pipeline_in[9].stage_data[17].ACLR
reset => pipeline_in[9].stage_data[18].ACLR
reset => pipeline_in[9].stage_data[19].ACLR
reset => pipeline_in[9].stage_data[20].ACLR
reset => pipeline_in[9].stage_data[21].ACLR
reset => pipeline_in[9].stage_data[22].ACLR
reset => pipeline_in[9].stage_data[23].ACLR
reset => pipeline_in[9].stage_data[24].ACLR
reset => pipeline_in[9].stage_data[25].ACLR
reset => pipeline_in[9].stage_data[26].ACLR
reset => pipeline_in[9].stage_data[27].ACLR
reset => pipeline_in[9].stage_data[28].ACLR
reset => pipeline_in[9].stage_data[29].ACLR
reset => pipeline_in[9].stage_data[30].ACLR
reset => pipeline_in[9].c.im[-18].ACLR
reset => pipeline_in[9].c.im[-17].ACLR
reset => pipeline_in[9].c.im[-16].ACLR
reset => pipeline_in[9].c.im[-15].ACLR
reset => pipeline_in[9].c.im[-14].ACLR
reset => pipeline_in[9].c.im[-13].ACLR
reset => pipeline_in[9].c.im[-12].ACLR
reset => pipeline_in[9].c.im[-11].ACLR
reset => pipeline_in[9].c.im[-10].ACLR
reset => pipeline_in[9].c.im[-9].ACLR
reset => pipeline_in[9].c.im[-8].ACLR
reset => pipeline_in[9].c.im[-7].ACLR
reset => pipeline_in[9].c.im[-6].ACLR
reset => pipeline_in[9].c.im[-5].ACLR
reset => pipeline_in[9].c.im[-4].ACLR
reset => pipeline_in[9].c.im[-3].ACLR
reset => pipeline_in[9].c.im[-2].ACLR
reset => pipeline_in[9].c.im[-1].ACLR
reset => pipeline_in[9].c.im[0].ACLR
reset => pipeline_in[9].c.im[1].ACLR
reset => pipeline_in[9].c.im[2].ACLR
reset => pipeline_in[9].c.im[3].ACLR
reset => pipeline_in[9].c.im[4].ACLR
reset => pipeline_in[9].c.im[5].ACLR
reset => pipeline_in[9].c.im[6].ACLR
reset => pipeline_in[9].c.im[7].ACLR
reset => pipeline_in[9].c.im[8].ACLR
reset => pipeline_in[9].c.im[9].ACLR
reset => pipeline_in[9].c.im[10].ACLR
reset => pipeline_in[9].c.re[-18].ACLR
reset => pipeline_in[9].c.re[-17].ACLR
reset => pipeline_in[9].c.re[-16].ACLR
reset => pipeline_in[9].c.re[-15].ACLR
reset => pipeline_in[9].c.re[-14].ACLR
reset => pipeline_in[9].c.re[-13].ACLR
reset => pipeline_in[9].c.re[-12].ACLR
reset => pipeline_in[9].c.re[-11].ACLR
reset => pipeline_in[9].c.re[-10].ACLR
reset => pipeline_in[9].c.re[-9].ACLR
reset => pipeline_in[9].c.re[-8].ACLR
reset => pipeline_in[9].c.re[-7].ACLR
reset => pipeline_in[9].c.re[-6].ACLR
reset => pipeline_in[9].c.re[-5].ACLR
reset => pipeline_in[9].c.re[-4].ACLR
reset => pipeline_in[9].c.re[-3].ACLR
reset => pipeline_in[9].c.re[-2].ACLR
reset => pipeline_in[9].c.re[-1].ACLR
reset => pipeline_in[9].c.re[0].ACLR
reset => pipeline_in[9].c.re[1].ACLR
reset => pipeline_in[9].c.re[2].ACLR
reset => pipeline_in[9].c.re[3].ACLR
reset => pipeline_in[9].c.re[4].ACLR
reset => pipeline_in[9].c.re[5].ACLR
reset => pipeline_in[9].c.re[6].ACLR
reset => pipeline_in[9].c.re[7].ACLR
reset => pipeline_in[9].c.re[8].ACLR
reset => pipeline_in[9].c.re[9].ACLR
reset => pipeline_in[9].c.re[10].ACLR
reset => pipeline_in[9].z.im[-18].ACLR
reset => pipeline_in[9].z.im[-17].ACLR
reset => pipeline_in[9].z.im[-16].ACLR
reset => pipeline_in[9].z.im[-15].ACLR
reset => pipeline_in[9].z.im[-14].ACLR
reset => pipeline_in[9].z.im[-13].ACLR
reset => pipeline_in[9].z.im[-12].ACLR
reset => pipeline_in[9].z.im[-11].ACLR
reset => pipeline_in[9].z.im[-10].ACLR
reset => pipeline_in[9].z.im[-9].ACLR
reset => pipeline_in[9].z.im[-8].ACLR
reset => pipeline_in[9].z.im[-7].ACLR
reset => pipeline_in[9].z.im[-6].ACLR
reset => pipeline_in[9].z.im[-5].ACLR
reset => pipeline_in[9].z.im[-4].ACLR
reset => pipeline_in[9].z.im[-3].ACLR
reset => pipeline_in[9].z.im[-2].ACLR
reset => pipeline_in[9].z.im[-1].ACLR
reset => pipeline_in[9].z.im[0].ACLR
reset => pipeline_in[9].z.im[1].ACLR
reset => pipeline_in[9].z.im[2].ACLR
reset => pipeline_in[9].z.im[3].ACLR
reset => pipeline_in[9].z.im[4].ACLR
reset => pipeline_in[9].z.im[5].ACLR
reset => pipeline_in[9].z.im[6].ACLR
reset => pipeline_in[9].z.im[7].ACLR
reset => pipeline_in[9].z.im[8].ACLR
reset => pipeline_in[9].z.im[9].ACLR
reset => pipeline_in[9].z.im[10].ACLR
reset => pipeline_in[9].z.re[-18].ACLR
reset => pipeline_in[9].z.re[-17].ACLR
reset => pipeline_in[9].z.re[-16].ACLR
reset => pipeline_in[9].z.re[-15].ACLR
reset => pipeline_in[9].z.re[-14].ACLR
reset => pipeline_in[9].z.re[-13].ACLR
reset => pipeline_in[9].z.re[-12].ACLR
reset => pipeline_in[9].z.re[-11].ACLR
reset => pipeline_in[9].z.re[-10].ACLR
reset => pipeline_in[9].z.re[-9].ACLR
reset => pipeline_in[9].z.re[-8].ACLR
reset => pipeline_in[9].z.re[-7].ACLR
reset => pipeline_in[9].z.re[-6].ACLR
reset => pipeline_in[9].z.re[-5].ACLR
reset => pipeline_in[9].z.re[-4].ACLR
reset => pipeline_in[9].z.re[-3].ACLR
reset => pipeline_in[9].z.re[-2].ACLR
reset => pipeline_in[9].z.re[-1].ACLR
reset => pipeline_in[9].z.re[0].ACLR
reset => pipeline_in[9].z.re[1].ACLR
reset => pipeline_in[9].z.re[2].ACLR
reset => pipeline_in[9].z.re[3].ACLR
reset => pipeline_in[9].z.re[4].ACLR
reset => pipeline_in[9].z.re[5].ACLR
reset => pipeline_in[9].z.re[6].ACLR
reset => pipeline_in[9].z.re[7].ACLR
reset => pipeline_in[9].z.re[8].ACLR
reset => pipeline_in[9].z.re[9].ACLR
reset => pipeline_in[9].z.re[10].ACLR
reset => pipeline_in[10].stage_overflow.ACLR
reset => pipeline_in[10].stage_data[0].ACLR
reset => pipeline_in[10].stage_data[1].ACLR
reset => pipeline_in[10].stage_data[2].ACLR
reset => pipeline_in[10].stage_data[3].ACLR
reset => pipeline_in[10].stage_data[4].ACLR
reset => pipeline_in[10].stage_data[5].ACLR
reset => pipeline_in[10].stage_data[6].ACLR
reset => pipeline_in[10].stage_data[7].ACLR
reset => pipeline_in[10].stage_data[8].ACLR
reset => pipeline_in[10].stage_data[9].ACLR
reset => pipeline_in[10].stage_data[10].ACLR
reset => pipeline_in[10].stage_data[11].ACLR
reset => pipeline_in[10].stage_data[12].ACLR
reset => pipeline_in[10].stage_data[13].ACLR
reset => pipeline_in[10].stage_data[14].ACLR
reset => pipeline_in[10].stage_data[15].ACLR
reset => pipeline_in[10].stage_data[16].ACLR
reset => pipeline_in[10].stage_data[17].ACLR
reset => pipeline_in[10].stage_data[18].ACLR
reset => pipeline_in[10].stage_data[19].ACLR
reset => pipeline_in[10].stage_data[20].ACLR
reset => pipeline_in[10].stage_data[21].ACLR
reset => pipeline_in[10].stage_data[22].ACLR
reset => pipeline_in[10].stage_data[23].ACLR
reset => pipeline_in[10].stage_data[24].ACLR
reset => pipeline_in[10].stage_data[25].ACLR
reset => pipeline_in[10].stage_data[26].ACLR
reset => pipeline_in[10].stage_data[27].ACLR
reset => pipeline_in[10].stage_data[28].ACLR
reset => pipeline_in[10].stage_data[29].ACLR
reset => pipeline_in[10].stage_data[30].ACLR
reset => pipeline_in[10].c.im[-18].ACLR
reset => pipeline_in[10].c.im[-17].ACLR
reset => pipeline_in[10].c.im[-16].ACLR
reset => pipeline_in[10].c.im[-15].ACLR
reset => pipeline_in[10].c.im[-14].ACLR
reset => pipeline_in[10].c.im[-13].ACLR
reset => pipeline_in[10].c.im[-12].ACLR
reset => pipeline_in[10].c.im[-11].ACLR
reset => pipeline_in[10].c.im[-10].ACLR
reset => pipeline_in[10].c.im[-9].ACLR
reset => pipeline_in[10].c.im[-8].ACLR
reset => pipeline_in[10].c.im[-7].ACLR
reset => pipeline_in[10].c.im[-6].ACLR
reset => pipeline_in[10].c.im[-5].ACLR
reset => pipeline_in[10].c.im[-4].ACLR
reset => pipeline_in[10].c.im[-3].ACLR
reset => pipeline_in[10].c.im[-2].ACLR
reset => pipeline_in[10].c.im[-1].ACLR
reset => pipeline_in[10].c.im[0].ACLR
reset => pipeline_in[10].c.im[1].ACLR
reset => pipeline_in[10].c.im[2].ACLR
reset => pipeline_in[10].c.im[3].ACLR
reset => pipeline_in[10].c.im[4].ACLR
reset => pipeline_in[10].c.im[5].ACLR
reset => pipeline_in[10].c.im[6].ACLR
reset => pipeline_in[10].c.im[7].ACLR
reset => pipeline_in[10].c.im[8].ACLR
reset => pipeline_in[10].c.im[9].ACLR
reset => pipeline_in[10].c.im[10].ACLR
reset => pipeline_in[10].c.re[-18].ACLR
reset => pipeline_in[10].c.re[-17].ACLR
reset => pipeline_in[10].c.re[-16].ACLR
reset => pipeline_in[10].c.re[-15].ACLR
reset => pipeline_in[10].c.re[-14].ACLR
reset => pipeline_in[10].c.re[-13].ACLR
reset => pipeline_in[10].c.re[-12].ACLR
reset => pipeline_in[10].c.re[-11].ACLR
reset => pipeline_in[10].c.re[-10].ACLR
reset => pipeline_in[10].c.re[-9].ACLR
reset => pipeline_in[10].c.re[-8].ACLR
reset => pipeline_in[10].c.re[-7].ACLR
reset => pipeline_in[10].c.re[-6].ACLR
reset => pipeline_in[10].c.re[-5].ACLR
reset => pipeline_in[10].c.re[-4].ACLR
reset => pipeline_in[10].c.re[-3].ACLR
reset => pipeline_in[10].c.re[-2].ACLR
reset => pipeline_in[10].c.re[-1].ACLR
reset => pipeline_in[10].c.re[0].ACLR
reset => pipeline_in[10].c.re[1].ACLR
reset => pipeline_in[10].c.re[2].ACLR
reset => pipeline_in[10].c.re[3].ACLR
reset => pipeline_in[10].c.re[4].ACLR
reset => pipeline_in[10].c.re[5].ACLR
reset => pipeline_in[10].c.re[6].ACLR
reset => pipeline_in[10].c.re[7].ACLR
reset => pipeline_in[10].c.re[8].ACLR
reset => pipeline_in[10].c.re[9].ACLR
reset => pipeline_in[10].c.re[10].ACLR
reset => pipeline_in[10].z.im[-18].ACLR
reset => pipeline_in[10].z.im[-17].ACLR
reset => pipeline_in[10].z.im[-16].ACLR
reset => pipeline_in[10].z.im[-15].ACLR
reset => pipeline_in[10].z.im[-14].ACLR
reset => pipeline_in[10].z.im[-13].ACLR
reset => pipeline_in[10].z.im[-12].ACLR
reset => pipeline_in[10].z.im[-11].ACLR
reset => pipeline_in[10].z.im[-10].ACLR
reset => pipeline_in[10].z.im[-9].ACLR
reset => pipeline_in[10].z.im[-8].ACLR
reset => pipeline_in[10].z.im[-7].ACLR
reset => pipeline_in[10].z.im[-6].ACLR
reset => pipeline_in[10].z.im[-5].ACLR
reset => pipeline_in[10].z.im[-4].ACLR
reset => pipeline_in[10].z.im[-3].ACLR
reset => pipeline_in[10].z.im[-2].ACLR
reset => pipeline_in[10].z.im[-1].ACLR
reset => pipeline_in[10].z.im[0].ACLR
reset => pipeline_in[10].z.im[1].ACLR
reset => pipeline_in[10].z.im[2].ACLR
reset => pipeline_in[10].z.im[3].ACLR
reset => pipeline_in[10].z.im[4].ACLR
reset => pipeline_in[10].z.im[5].ACLR
reset => pipeline_in[10].z.im[6].ACLR
reset => pipeline_in[10].z.im[7].ACLR
reset => pipeline_in[10].z.im[8].ACLR
reset => pipeline_in[10].z.im[9].ACLR
reset => pipeline_in[10].z.im[10].ACLR
reset => pipeline_in[10].z.re[-18].ACLR
reset => pipeline_in[10].z.re[-17].ACLR
reset => pipeline_in[10].z.re[-16].ACLR
reset => pipeline_in[10].z.re[-15].ACLR
reset => pipeline_in[10].z.re[-14].ACLR
reset => pipeline_in[10].z.re[-13].ACLR
reset => pipeline_in[10].z.re[-12].ACLR
reset => pipeline_in[10].z.re[-11].ACLR
reset => pipeline_in[10].z.re[-10].ACLR
reset => pipeline_in[10].z.re[-9].ACLR
reset => pipeline_in[10].z.re[-8].ACLR
reset => pipeline_in[10].z.re[-7].ACLR
reset => pipeline_in[10].z.re[-6].ACLR
reset => pipeline_in[10].z.re[-5].ACLR
reset => pipeline_in[10].z.re[-4].ACLR
reset => pipeline_in[10].z.re[-3].ACLR
reset => pipeline_in[10].z.re[-2].ACLR
reset => pipeline_in[10].z.re[-1].ACLR
reset => pipeline_in[10].z.re[0].ACLR
reset => pipeline_in[10].z.re[1].ACLR
reset => pipeline_in[10].z.re[2].ACLR
reset => pipeline_in[10].z.re[3].ACLR
reset => pipeline_in[10].z.re[4].ACLR
reset => pipeline_in[10].z.re[5].ACLR
reset => pipeline_in[10].z.re[6].ACLR
reset => pipeline_in[10].z.re[7].ACLR
reset => pipeline_in[10].z.re[8].ACLR
reset => pipeline_in[10].z.re[9].ACLR
reset => pipeline_in[10].z.re[10].ACLR
reset => pipeline_in[11].stage_overflow.ACLR
reset => pipeline_in[11].stage_data[0].ACLR
reset => pipeline_in[11].stage_data[1].ACLR
reset => pipeline_in[11].stage_data[2].ACLR
reset => pipeline_in[11].stage_data[3].ACLR
reset => pipeline_in[11].stage_data[4].ACLR
reset => pipeline_in[11].stage_data[5].ACLR
reset => pipeline_in[11].stage_data[6].ACLR
reset => pipeline_in[11].stage_data[7].ACLR
reset => pipeline_in[11].stage_data[8].ACLR
reset => pipeline_in[11].stage_data[9].ACLR
reset => pipeline_in[11].stage_data[10].ACLR
reset => pipeline_in[11].stage_data[11].ACLR
reset => pipeline_in[11].stage_data[12].ACLR
reset => pipeline_in[11].stage_data[13].ACLR
reset => pipeline_in[11].stage_data[14].ACLR
reset => pipeline_in[11].stage_data[15].ACLR
reset => pipeline_in[11].stage_data[16].ACLR
reset => pipeline_in[11].stage_data[17].ACLR
reset => pipeline_in[11].stage_data[18].ACLR
reset => pipeline_in[11].stage_data[19].ACLR
reset => pipeline_in[11].stage_data[20].ACLR
reset => pipeline_in[11].stage_data[21].ACLR
reset => pipeline_in[11].stage_data[22].ACLR
reset => pipeline_in[11].stage_data[23].ACLR
reset => pipeline_in[11].stage_data[24].ACLR
reset => pipeline_in[11].stage_data[25].ACLR
reset => pipeline_in[11].stage_data[26].ACLR
reset => pipeline_in[11].stage_data[27].ACLR
reset => pipeline_in[11].stage_data[28].ACLR
reset => pipeline_in[11].stage_data[29].ACLR
reset => pipeline_in[11].stage_data[30].ACLR
reset => pipeline_in[11].c.im[-18].ACLR
reset => pipeline_in[11].c.im[-17].ACLR
reset => pipeline_in[11].c.im[-16].ACLR
reset => pipeline_in[11].c.im[-15].ACLR
reset => pipeline_in[11].c.im[-14].ACLR
reset => pipeline_in[11].c.im[-13].ACLR
reset => pipeline_in[11].c.im[-12].ACLR
reset => pipeline_in[11].c.im[-11].ACLR
reset => pipeline_in[11].c.im[-10].ACLR
reset => pipeline_in[11].c.im[-9].ACLR
reset => pipeline_in[11].c.im[-8].ACLR
reset => pipeline_in[11].c.im[-7].ACLR
reset => pipeline_in[11].c.im[-6].ACLR
reset => pipeline_in[11].c.im[-5].ACLR
reset => pipeline_in[11].c.im[-4].ACLR
reset => pipeline_in[11].c.im[-3].ACLR
reset => pipeline_in[11].c.im[-2].ACLR
reset => pipeline_in[11].c.im[-1].ACLR
reset => pipeline_in[11].c.im[0].ACLR
reset => pipeline_in[11].c.im[1].ACLR
reset => pipeline_in[11].c.im[2].ACLR
reset => pipeline_in[11].c.im[3].ACLR
reset => pipeline_in[11].c.im[4].ACLR
reset => pipeline_in[11].c.im[5].ACLR
reset => pipeline_in[11].c.im[6].ACLR
reset => pipeline_in[11].c.im[7].ACLR
reset => pipeline_in[11].c.im[8].ACLR
reset => pipeline_in[11].c.im[9].ACLR
reset => pipeline_in[11].c.im[10].ACLR
reset => pipeline_in[11].c.re[-18].ACLR
reset => pipeline_in[11].c.re[-17].ACLR
reset => pipeline_in[11].c.re[-16].ACLR
reset => pipeline_in[11].c.re[-15].ACLR
reset => pipeline_in[11].c.re[-14].ACLR
reset => pipeline_in[11].c.re[-13].ACLR
reset => pipeline_in[11].c.re[-12].ACLR
reset => pipeline_in[11].c.re[-11].ACLR
reset => pipeline_in[11].c.re[-10].ACLR
reset => pipeline_in[11].c.re[-9].ACLR
reset => pipeline_in[11].c.re[-8].ACLR
reset => pipeline_in[11].c.re[-7].ACLR
reset => pipeline_in[11].c.re[-6].ACLR
reset => pipeline_in[11].c.re[-5].ACLR
reset => pipeline_in[11].c.re[-4].ACLR
reset => pipeline_in[11].c.re[-3].ACLR
reset => pipeline_in[11].c.re[-2].ACLR
reset => pipeline_in[11].c.re[-1].ACLR
reset => pipeline_in[11].c.re[0].ACLR
reset => pipeline_in[11].c.re[1].ACLR
reset => pipeline_in[11].c.re[2].ACLR
reset => pipeline_in[11].c.re[3].ACLR
reset => pipeline_in[11].c.re[4].ACLR
reset => pipeline_in[11].c.re[5].ACLR
reset => pipeline_in[11].c.re[6].ACLR
reset => pipeline_in[11].c.re[7].ACLR
reset => pipeline_in[11].c.re[8].ACLR
reset => pipeline_in[11].c.re[9].ACLR
reset => pipeline_in[11].c.re[10].ACLR
reset => pipeline_in[11].z.im[-18].ACLR
reset => pipeline_in[11].z.im[-17].ACLR
reset => pipeline_in[11].z.im[-16].ACLR
reset => pipeline_in[11].z.im[-15].ACLR
reset => pipeline_in[11].z.im[-14].ACLR
reset => pipeline_in[11].z.im[-13].ACLR
reset => pipeline_in[11].z.im[-12].ACLR
reset => pipeline_in[11].z.im[-11].ACLR
reset => pipeline_in[11].z.im[-10].ACLR
reset => pipeline_in[11].z.im[-9].ACLR
reset => pipeline_in[11].z.im[-8].ACLR
reset => pipeline_in[11].z.im[-7].ACLR
reset => pipeline_in[11].z.im[-6].ACLR
reset => pipeline_in[11].z.im[-5].ACLR
reset => pipeline_in[11].z.im[-4].ACLR
reset => pipeline_in[11].z.im[-3].ACLR
reset => pipeline_in[11].z.im[-2].ACLR
reset => pipeline_in[11].z.im[-1].ACLR
reset => pipeline_in[11].z.im[0].ACLR
reset => pipeline_in[11].z.im[1].ACLR
reset => pipeline_in[11].z.im[2].ACLR
reset => pipeline_in[11].z.im[3].ACLR
reset => pipeline_in[11].z.im[4].ACLR
reset => pipeline_in[11].z.im[5].ACLR
reset => pipeline_in[11].z.im[6].ACLR
reset => pipeline_in[11].z.im[7].ACLR
reset => pipeline_in[11].z.im[8].ACLR
reset => pipeline_in[11].z.im[9].ACLR
reset => pipeline_in[11].z.im[10].ACLR
reset => pipeline_in[11].z.re[-18].ACLR
reset => pipeline_in[11].z.re[-17].ACLR
reset => pipeline_in[11].z.re[-16].ACLR
reset => pipeline_in[11].z.re[-15].ACLR
reset => pipeline_in[11].z.re[-14].ACLR
reset => pipeline_in[11].z.re[-13].ACLR
reset => pipeline_in[11].z.re[-12].ACLR
reset => pipeline_in[11].z.re[-11].ACLR
reset => pipeline_in[11].z.re[-10].ACLR
reset => pipeline_in[11].z.re[-9].ACLR
reset => pipeline_in[11].z.re[-8].ACLR
reset => pipeline_in[11].z.re[-7].ACLR
reset => pipeline_in[11].z.re[-6].ACLR
reset => pipeline_in[11].z.re[-5].ACLR
reset => pipeline_in[11].z.re[-4].ACLR
reset => pipeline_in[11].z.re[-3].ACLR
reset => pipeline_in[11].z.re[-2].ACLR
reset => pipeline_in[11].z.re[-1].ACLR
reset => pipeline_in[11].z.re[0].ACLR
reset => pipeline_in[11].z.re[1].ACLR
reset => pipeline_in[11].z.re[2].ACLR
reset => pipeline_in[11].z.re[3].ACLR
reset => pipeline_in[11].z.re[4].ACLR
reset => pipeline_in[11].z.re[5].ACLR
reset => pipeline_in[11].z.re[6].ACLR
reset => pipeline_in[11].z.re[7].ACLR
reset => pipeline_in[11].z.re[8].ACLR
reset => pipeline_in[11].z.re[9].ACLR
reset => pipeline_in[11].z.re[10].ACLR
reset => pipeline_in[12].stage_overflow.ACLR
reset => pipeline_in[12].stage_data[0].ACLR
reset => pipeline_in[12].stage_data[1].ACLR
reset => pipeline_in[12].stage_data[2].ACLR
reset => pipeline_in[12].stage_data[3].ACLR
reset => pipeline_in[12].stage_data[4].ACLR
reset => pipeline_in[12].stage_data[5].ACLR
reset => pipeline_in[12].stage_data[6].ACLR
reset => pipeline_in[12].stage_data[7].ACLR
reset => pipeline_in[12].stage_data[8].ACLR
reset => pipeline_in[12].stage_data[9].ACLR
reset => pipeline_in[12].stage_data[10].ACLR
reset => pipeline_in[12].stage_data[11].ACLR
reset => pipeline_in[12].stage_data[12].ACLR
reset => pipeline_in[12].stage_data[13].ACLR
reset => pipeline_in[12].stage_data[14].ACLR
reset => pipeline_in[12].stage_data[15].ACLR
reset => pipeline_in[12].stage_data[16].ACLR
reset => pipeline_in[12].stage_data[17].ACLR
reset => pipeline_in[12].stage_data[18].ACLR
reset => pipeline_in[12].stage_data[19].ACLR
reset => pipeline_in[12].stage_data[20].ACLR
reset => pipeline_in[12].stage_data[21].ACLR
reset => pipeline_in[12].stage_data[22].ACLR
reset => pipeline_in[12].stage_data[23].ACLR
reset => pipeline_in[12].stage_data[24].ACLR
reset => pipeline_in[12].stage_data[25].ACLR
reset => pipeline_in[12].stage_data[26].ACLR
reset => pipeline_in[12].stage_data[27].ACLR
reset => pipeline_in[12].stage_data[28].ACLR
reset => pipeline_in[12].stage_data[29].ACLR
reset => pipeline_in[12].stage_data[30].ACLR
reset => pipeline_in[12].c.im[-18].ACLR
reset => pipeline_in[12].c.im[-17].ACLR
reset => pipeline_in[12].c.im[-16].ACLR
reset => pipeline_in[12].c.im[-15].ACLR
reset => pipeline_in[12].c.im[-14].ACLR
reset => pipeline_in[12].c.im[-13].ACLR
reset => pipeline_in[12].c.im[-12].ACLR
reset => pipeline_in[12].c.im[-11].ACLR
reset => pipeline_in[12].c.im[-10].ACLR
reset => pipeline_in[12].c.im[-9].ACLR
reset => pipeline_in[12].c.im[-8].ACLR
reset => pipeline_in[12].c.im[-7].ACLR
reset => pipeline_in[12].c.im[-6].ACLR
reset => pipeline_in[12].c.im[-5].ACLR
reset => pipeline_in[12].c.im[-4].ACLR
reset => pipeline_in[12].c.im[-3].ACLR
reset => pipeline_in[12].c.im[-2].ACLR
reset => pipeline_in[12].c.im[-1].ACLR
reset => pipeline_in[12].c.im[0].ACLR
reset => pipeline_in[12].c.im[1].ACLR
reset => pipeline_in[12].c.im[2].ACLR
reset => pipeline_in[12].c.im[3].ACLR
reset => pipeline_in[12].c.im[4].ACLR
reset => pipeline_in[12].c.im[5].ACLR
reset => pipeline_in[12].c.im[6].ACLR
reset => pipeline_in[12].c.im[7].ACLR
reset => pipeline_in[12].c.im[8].ACLR
reset => pipeline_in[12].c.im[9].ACLR
reset => pipeline_in[12].c.im[10].ACLR
reset => pipeline_in[12].c.re[-18].ACLR
reset => pipeline_in[12].c.re[-17].ACLR
reset => pipeline_in[12].c.re[-16].ACLR
reset => pipeline_in[12].c.re[-15].ACLR
reset => pipeline_in[12].c.re[-14].ACLR
reset => pipeline_in[12].c.re[-13].ACLR
reset => pipeline_in[12].c.re[-12].ACLR
reset => pipeline_in[12].c.re[-11].ACLR
reset => pipeline_in[12].c.re[-10].ACLR
reset => pipeline_in[12].c.re[-9].ACLR
reset => pipeline_in[12].c.re[-8].ACLR
reset => pipeline_in[12].c.re[-7].ACLR
reset => pipeline_in[12].c.re[-6].ACLR
reset => pipeline_in[12].c.re[-5].ACLR
reset => pipeline_in[12].c.re[-4].ACLR
reset => pipeline_in[12].c.re[-3].ACLR
reset => pipeline_in[12].c.re[-2].ACLR
reset => pipeline_in[12].c.re[-1].ACLR
reset => pipeline_in[12].c.re[0].ACLR
reset => pipeline_in[12].c.re[1].ACLR
reset => pipeline_in[12].c.re[2].ACLR
reset => pipeline_in[12].c.re[3].ACLR
reset => pipeline_in[12].c.re[4].ACLR
reset => pipeline_in[12].c.re[5].ACLR
reset => pipeline_in[12].c.re[6].ACLR
reset => pipeline_in[12].c.re[7].ACLR
reset => pipeline_in[12].c.re[8].ACLR
reset => pipeline_in[12].c.re[9].ACLR
reset => pipeline_in[12].c.re[10].ACLR
reset => pipeline_in[12].z.im[-18].ACLR
reset => pipeline_in[12].z.im[-17].ACLR
reset => pipeline_in[12].z.im[-16].ACLR
reset => pipeline_in[12].z.im[-15].ACLR
reset => pipeline_in[12].z.im[-14].ACLR
reset => pipeline_in[12].z.im[-13].ACLR
reset => pipeline_in[12].z.im[-12].ACLR
reset => pipeline_in[12].z.im[-11].ACLR
reset => pipeline_in[12].z.im[-10].ACLR
reset => pipeline_in[12].z.im[-9].ACLR
reset => pipeline_in[12].z.im[-8].ACLR
reset => pipeline_in[12].z.im[-7].ACLR
reset => pipeline_in[12].z.im[-6].ACLR
reset => pipeline_in[12].z.im[-5].ACLR
reset => pipeline_in[12].z.im[-4].ACLR
reset => pipeline_in[12].z.im[-3].ACLR
reset => pipeline_in[12].z.im[-2].ACLR
reset => pipeline_in[12].z.im[-1].ACLR
reset => pipeline_in[12].z.im[0].ACLR
reset => pipeline_in[12].z.im[1].ACLR
reset => pipeline_in[12].z.im[2].ACLR
reset => pipeline_in[12].z.im[3].ACLR
reset => pipeline_in[12].z.im[4].ACLR
reset => pipeline_in[12].z.im[5].ACLR
reset => pipeline_in[12].z.im[6].ACLR
reset => pipeline_in[12].z.im[7].ACLR
reset => pipeline_in[12].z.im[8].ACLR
reset => pipeline_in[12].z.im[9].ACLR
reset => pipeline_in[12].z.im[10].ACLR
reset => pipeline_in[12].z.re[-18].ACLR
reset => pipeline_in[12].z.re[-17].ACLR
reset => pipeline_in[12].z.re[-16].ACLR
reset => pipeline_in[12].z.re[-15].ACLR
reset => pipeline_in[12].z.re[-14].ACLR
reset => pipeline_in[12].z.re[-13].ACLR
reset => pipeline_in[12].z.re[-12].ACLR
reset => pipeline_in[12].z.re[-11].ACLR
reset => pipeline_in[12].z.re[-10].ACLR
reset => pipeline_in[12].z.re[-9].ACLR
reset => pipeline_in[12].z.re[-8].ACLR
reset => pipeline_in[12].z.re[-7].ACLR
reset => pipeline_in[12].z.re[-6].ACLR
reset => pipeline_in[12].z.re[-5].ACLR
reset => pipeline_in[12].z.re[-4].ACLR
reset => pipeline_in[12].z.re[-3].ACLR
reset => pipeline_in[12].z.re[-2].ACLR
reset => pipeline_in[12].z.re[-1].ACLR
reset => pipeline_in[12].z.re[0].ACLR
reset => pipeline_in[12].z.re[1].ACLR
reset => pipeline_in[12].z.re[2].ACLR
reset => pipeline_in[12].z.re[3].ACLR
reset => pipeline_in[12].z.re[4].ACLR
reset => pipeline_in[12].z.re[5].ACLR
reset => pipeline_in[12].z.re[6].ACLR
reset => pipeline_in[12].z.re[7].ACLR
reset => pipeline_in[12].z.re[8].ACLR
reset => pipeline_in[12].z.re[9].ACLR
reset => pipeline_in[12].z.re[10].ACLR
reset => pipeline_in[13].stage_overflow.ACLR
reset => pipeline_in[13].stage_data[0].ACLR
reset => pipeline_in[13].stage_data[1].ACLR
reset => pipeline_in[13].stage_data[2].ACLR
reset => pipeline_in[13].stage_data[3].ACLR
reset => pipeline_in[13].stage_data[4].ACLR
reset => pipeline_in[13].stage_data[5].ACLR
reset => pipeline_in[13].stage_data[6].ACLR
reset => pipeline_in[13].stage_data[7].ACLR
reset => pipeline_in[13].stage_data[8].ACLR
reset => pipeline_in[13].stage_data[9].ACLR
reset => pipeline_in[13].stage_data[10].ACLR
reset => pipeline_in[13].stage_data[11].ACLR
reset => pipeline_in[13].stage_data[12].ACLR
reset => pipeline_in[13].stage_data[13].ACLR
reset => pipeline_in[13].stage_data[14].ACLR
reset => pipeline_in[13].stage_data[15].ACLR
reset => pipeline_in[13].stage_data[16].ACLR
reset => pipeline_in[13].stage_data[17].ACLR
reset => pipeline_in[13].stage_data[18].ACLR
reset => pipeline_in[13].stage_data[19].ACLR
reset => pipeline_in[13].stage_data[20].ACLR
reset => pipeline_in[13].stage_data[21].ACLR
reset => pipeline_in[13].stage_data[22].ACLR
reset => pipeline_in[13].stage_data[23].ACLR
reset => pipeline_in[13].stage_data[24].ACLR
reset => pipeline_in[13].stage_data[25].ACLR
reset => pipeline_in[13].stage_data[26].ACLR
reset => pipeline_in[13].stage_data[27].ACLR
reset => pipeline_in[13].stage_data[28].ACLR
reset => pipeline_in[13].stage_data[29].ACLR
reset => pipeline_in[13].stage_data[30].ACLR
reset => pipeline_in[13].c.im[-18].ACLR
reset => pipeline_in[13].c.im[-17].ACLR
reset => pipeline_in[13].c.im[-16].ACLR
reset => pipeline_in[13].c.im[-15].ACLR
reset => pipeline_in[13].c.im[-14].ACLR
reset => pipeline_in[13].c.im[-13].ACLR
reset => pipeline_in[13].c.im[-12].ACLR
reset => pipeline_in[13].c.im[-11].ACLR
reset => pipeline_in[13].c.im[-10].ACLR
reset => pipeline_in[13].c.im[-9].ACLR
reset => pipeline_in[13].c.im[-8].ACLR
reset => pipeline_in[13].c.im[-7].ACLR
reset => pipeline_in[13].c.im[-6].ACLR
reset => pipeline_in[13].c.im[-5].ACLR
reset => pipeline_in[13].c.im[-4].ACLR
reset => pipeline_in[13].c.im[-3].ACLR
reset => pipeline_in[13].c.im[-2].ACLR
reset => pipeline_in[13].c.im[-1].ACLR
reset => pipeline_in[13].c.im[0].ACLR
reset => pipeline_in[13].c.im[1].ACLR
reset => pipeline_in[13].c.im[2].ACLR
reset => pipeline_in[13].c.im[3].ACLR
reset => pipeline_in[13].c.im[4].ACLR
reset => pipeline_in[13].c.im[5].ACLR
reset => pipeline_in[13].c.im[6].ACLR
reset => pipeline_in[13].c.im[7].ACLR
reset => pipeline_in[13].c.im[8].ACLR
reset => pipeline_in[13].c.im[9].ACLR
reset => pipeline_in[13].c.im[10].ACLR
reset => pipeline_in[13].c.re[-18].ACLR
reset => pipeline_in[13].c.re[-17].ACLR
reset => pipeline_in[13].c.re[-16].ACLR
reset => pipeline_in[13].c.re[-15].ACLR
reset => pipeline_in[13].c.re[-14].ACLR
reset => pipeline_in[13].c.re[-13].ACLR
reset => pipeline_in[13].c.re[-12].ACLR
reset => pipeline_in[13].c.re[-11].ACLR
reset => pipeline_in[13].c.re[-10].ACLR
reset => pipeline_in[13].c.re[-9].ACLR
reset => pipeline_in[13].c.re[-8].ACLR
reset => pipeline_in[13].c.re[-7].ACLR
reset => pipeline_in[13].c.re[-6].ACLR
reset => pipeline_in[13].c.re[-5].ACLR
reset => pipeline_in[13].c.re[-4].ACLR
reset => pipeline_in[13].c.re[-3].ACLR
reset => pipeline_in[13].c.re[-2].ACLR
reset => pipeline_in[13].c.re[-1].ACLR
reset => pipeline_in[13].c.re[0].ACLR
reset => pipeline_in[13].c.re[1].ACLR
reset => pipeline_in[13].c.re[2].ACLR
reset => pipeline_in[13].c.re[3].ACLR
reset => pipeline_in[13].c.re[4].ACLR
reset => pipeline_in[13].c.re[5].ACLR
reset => pipeline_in[13].c.re[6].ACLR
reset => pipeline_in[13].c.re[7].ACLR
reset => pipeline_in[13].c.re[8].ACLR
reset => pipeline_in[13].c.re[9].ACLR
reset => pipeline_in[13].c.re[10].ACLR
reset => pipeline_in[13].z.im[-18].ACLR
reset => pipeline_in[13].z.im[-17].ACLR
reset => pipeline_in[13].z.im[-16].ACLR
reset => pipeline_in[13].z.im[-15].ACLR
reset => pipeline_in[13].z.im[-14].ACLR
reset => pipeline_in[13].z.im[-13].ACLR
reset => pipeline_in[13].z.im[-12].ACLR
reset => pipeline_in[13].z.im[-11].ACLR
reset => pipeline_in[13].z.im[-10].ACLR
reset => pipeline_in[13].z.im[-9].ACLR
reset => pipeline_in[13].z.im[-8].ACLR
reset => pipeline_in[13].z.im[-7].ACLR
reset => pipeline_in[13].z.im[-6].ACLR
reset => pipeline_in[13].z.im[-5].ACLR
reset => pipeline_in[13].z.im[-4].ACLR
reset => pipeline_in[13].z.im[-3].ACLR
reset => pipeline_in[13].z.im[-2].ACLR
reset => pipeline_in[13].z.im[-1].ACLR
reset => pipeline_in[13].z.im[0].ACLR
reset => pipeline_in[13].z.im[1].ACLR
reset => pipeline_in[13].z.im[2].ACLR
reset => pipeline_in[13].z.im[3].ACLR
reset => pipeline_in[13].z.im[4].ACLR
reset => pipeline_in[13].z.im[5].ACLR
reset => pipeline_in[13].z.im[6].ACLR
reset => pipeline_in[13].z.im[7].ACLR
reset => pipeline_in[13].z.im[8].ACLR
reset => pipeline_in[13].z.im[9].ACLR
reset => pipeline_in[13].z.im[10].ACLR
reset => pipeline_in[13].z.re[-18].ACLR
reset => pipeline_in[13].z.re[-17].ACLR
reset => pipeline_in[13].z.re[-16].ACLR
reset => pipeline_in[13].z.re[-15].ACLR
reset => pipeline_in[13].z.re[-14].ACLR
reset => pipeline_in[13].z.re[-13].ACLR
reset => pipeline_in[13].z.re[-12].ACLR
reset => pipeline_in[13].z.re[-11].ACLR
reset => pipeline_in[13].z.re[-10].ACLR
reset => pipeline_in[13].z.re[-9].ACLR
reset => pipeline_in[13].z.re[-8].ACLR
reset => pipeline_in[13].z.re[-7].ACLR
reset => pipeline_in[13].z.re[-6].ACLR
reset => pipeline_in[13].z.re[-5].ACLR
reset => pipeline_in[13].z.re[-4].ACLR
reset => pipeline_in[13].z.re[-3].ACLR
reset => pipeline_in[13].z.re[-2].ACLR
reset => pipeline_in[13].z.re[-1].ACLR
reset => pipeline_in[13].z.re[0].ACLR
reset => pipeline_in[13].z.re[1].ACLR
reset => pipeline_in[13].z.re[2].ACLR
reset => pipeline_in[13].z.re[3].ACLR
reset => pipeline_in[13].z.re[4].ACLR
reset => pipeline_in[13].z.re[5].ACLR
reset => pipeline_in[13].z.re[6].ACLR
reset => pipeline_in[13].z.re[7].ACLR
reset => pipeline_in[13].z.re[8].ACLR
reset => pipeline_in[13].z.re[9].ACLR
reset => pipeline_in[13].z.re[10].ACLR
reset => pipeline_in[14].stage_overflow.ACLR
reset => pipeline_in[14].stage_data[0].ACLR
reset => pipeline_in[14].stage_data[1].ACLR
reset => pipeline_in[14].stage_data[2].ACLR
reset => pipeline_in[14].stage_data[3].ACLR
reset => pipeline_in[14].stage_data[4].ACLR
reset => pipeline_in[14].stage_data[5].ACLR
reset => pipeline_in[14].stage_data[6].ACLR
reset => pipeline_in[14].stage_data[7].ACLR
reset => pipeline_in[14].stage_data[8].ACLR
reset => pipeline_in[14].stage_data[9].ACLR
reset => pipeline_in[14].stage_data[10].ACLR
reset => pipeline_in[14].stage_data[11].ACLR
reset => pipeline_in[14].stage_data[12].ACLR
reset => pipeline_in[14].stage_data[13].ACLR
reset => pipeline_in[14].stage_data[14].ACLR
reset => pipeline_in[14].stage_data[15].ACLR
reset => pipeline_in[14].stage_data[16].ACLR
reset => pipeline_in[14].stage_data[17].ACLR
reset => pipeline_in[14].stage_data[18].ACLR
reset => pipeline_in[14].stage_data[19].ACLR
reset => pipeline_in[14].stage_data[20].ACLR
reset => pipeline_in[14].stage_data[21].ACLR
reset => pipeline_in[14].stage_data[22].ACLR
reset => pipeline_in[14].stage_data[23].ACLR
reset => pipeline_in[14].stage_data[24].ACLR
reset => pipeline_in[14].stage_data[25].ACLR
reset => pipeline_in[14].stage_data[26].ACLR
reset => pipeline_in[14].stage_data[27].ACLR
reset => pipeline_in[14].stage_data[28].ACLR
reset => pipeline_in[14].stage_data[29].ACLR
reset => pipeline_in[14].stage_data[30].ACLR
reset => pipeline_in[14].c.im[-18].ACLR
reset => pipeline_in[14].c.im[-17].ACLR
reset => pipeline_in[14].c.im[-16].ACLR
reset => pipeline_in[14].c.im[-15].ACLR
reset => pipeline_in[14].c.im[-14].ACLR
reset => pipeline_in[14].c.im[-13].ACLR
reset => pipeline_in[14].c.im[-12].ACLR
reset => pipeline_in[14].c.im[-11].ACLR
reset => pipeline_in[14].c.im[-10].ACLR
reset => pipeline_in[14].c.im[-9].ACLR
reset => pipeline_in[14].c.im[-8].ACLR
reset => pipeline_in[14].c.im[-7].ACLR
reset => pipeline_in[14].c.im[-6].ACLR
reset => pipeline_in[14].c.im[-5].ACLR
reset => pipeline_in[14].c.im[-4].ACLR
reset => pipeline_in[14].c.im[-3].ACLR
reset => pipeline_in[14].c.im[-2].ACLR
reset => pipeline_in[14].c.im[-1].ACLR
reset => pipeline_in[14].c.im[0].ACLR
reset => pipeline_in[14].c.im[1].ACLR
reset => pipeline_in[14].c.im[2].ACLR
reset => pipeline_in[14].c.im[3].ACLR
reset => pipeline_in[14].c.im[4].ACLR
reset => pipeline_in[14].c.im[5].ACLR
reset => pipeline_in[14].c.im[6].ACLR
reset => pipeline_in[14].c.im[7].ACLR
reset => pipeline_in[14].c.im[8].ACLR
reset => pipeline_in[14].c.im[9].ACLR
reset => pipeline_in[14].c.im[10].ACLR
reset => pipeline_in[14].c.re[-18].ACLR
reset => pipeline_in[14].c.re[-17].ACLR
reset => pipeline_in[14].c.re[-16].ACLR
reset => pipeline_in[14].c.re[-15].ACLR
reset => pipeline_in[14].c.re[-14].ACLR
reset => pipeline_in[14].c.re[-13].ACLR
reset => pipeline_in[14].c.re[-12].ACLR
reset => pipeline_in[14].c.re[-11].ACLR
reset => pipeline_in[14].c.re[-10].ACLR
reset => pipeline_in[14].c.re[-9].ACLR
reset => pipeline_in[14].c.re[-8].ACLR
reset => pipeline_in[14].c.re[-7].ACLR
reset => pipeline_in[14].c.re[-6].ACLR
reset => pipeline_in[14].c.re[-5].ACLR
reset => pipeline_in[14].c.re[-4].ACLR
reset => pipeline_in[14].c.re[-3].ACLR
reset => pipeline_in[14].c.re[-2].ACLR
reset => pipeline_in[14].c.re[-1].ACLR
reset => pipeline_in[14].c.re[0].ACLR
reset => pipeline_in[14].c.re[1].ACLR
reset => pipeline_in[14].c.re[2].ACLR
reset => pipeline_in[14].c.re[3].ACLR
reset => pipeline_in[14].c.re[4].ACLR
reset => pipeline_in[14].c.re[5].ACLR
reset => pipeline_in[14].c.re[6].ACLR
reset => pipeline_in[14].c.re[7].ACLR
reset => pipeline_in[14].c.re[8].ACLR
reset => pipeline_in[14].c.re[9].ACLR
reset => pipeline_in[14].c.re[10].ACLR
reset => pipeline_in[14].z.im[-18].ACLR
reset => pipeline_in[14].z.im[-17].ACLR
reset => pipeline_in[14].z.im[-16].ACLR
reset => pipeline_in[14].z.im[-15].ACLR
reset => pipeline_in[14].z.im[-14].ACLR
reset => pipeline_in[14].z.im[-13].ACLR
reset => pipeline_in[14].z.im[-12].ACLR
reset => pipeline_in[14].z.im[-11].ACLR
reset => pipeline_in[14].z.im[-10].ACLR
reset => pipeline_in[14].z.im[-9].ACLR
reset => pipeline_in[14].z.im[-8].ACLR
reset => pipeline_in[14].z.im[-7].ACLR
reset => pipeline_in[14].z.im[-6].ACLR
reset => pipeline_in[14].z.im[-5].ACLR
reset => pipeline_in[14].z.im[-4].ACLR
reset => pipeline_in[14].z.im[-3].ACLR
reset => pipeline_in[14].z.im[-2].ACLR
reset => pipeline_in[14].z.im[-1].ACLR
reset => pipeline_in[14].z.im[0].ACLR
reset => pipeline_in[14].z.im[1].ACLR
reset => pipeline_in[14].z.im[2].ACLR
reset => pipeline_in[14].z.im[3].ACLR
reset => pipeline_in[14].z.im[4].ACLR
reset => pipeline_in[14].z.im[5].ACLR
reset => pipeline_in[14].z.im[6].ACLR
reset => pipeline_in[14].z.im[7].ACLR
reset => pipeline_in[14].z.im[8].ACLR
reset => pipeline_in[14].z.im[9].ACLR
reset => pipeline_in[14].z.im[10].ACLR
reset => pipeline_in[14].z.re[-18].ACLR
reset => pipeline_in[14].z.re[-17].ACLR
reset => pipeline_in[14].z.re[-16].ACLR
reset => pipeline_in[14].z.re[-15].ACLR
reset => pipeline_in[14].z.re[-14].ACLR
reset => pipeline_in[14].z.re[-13].ACLR
reset => pipeline_in[14].z.re[-12].ACLR
reset => pipeline_in[14].z.re[-11].ACLR
reset => pipeline_in[14].z.re[-10].ACLR
reset => pipeline_in[14].z.re[-9].ACLR
reset => pipeline_in[14].z.re[-8].ACLR
reset => pipeline_in[14].z.re[-7].ACLR
reset => pipeline_in[14].z.re[-6].ACLR
reset => pipeline_in[14].z.re[-5].ACLR
reset => pipeline_in[14].z.re[-4].ACLR
reset => pipeline_in[14].z.re[-3].ACLR
reset => pipeline_in[14].z.re[-2].ACLR
reset => pipeline_in[14].z.re[-1].ACLR
reset => pipeline_in[14].z.re[0].ACLR
reset => pipeline_in[14].z.re[1].ACLR
reset => pipeline_in[14].z.re[2].ACLR
reset => pipeline_in[14].z.re[3].ACLR
reset => pipeline_in[14].z.re[4].ACLR
reset => pipeline_in[14].z.re[5].ACLR
reset => pipeline_in[14].z.re[6].ACLR
reset => pipeline_in[14].z.re[7].ACLR
reset => pipeline_in[14].z.re[8].ACLR
reset => pipeline_in[14].z.re[9].ACLR
reset => pipeline_in[14].z.re[10].ACLR
reset => pipeline_in[15].stage_overflow.ACLR
reset => pipeline_in[15].stage_data[0].ACLR
reset => pipeline_in[15].stage_data[1].ACLR
reset => pipeline_in[15].stage_data[2].ACLR
reset => pipeline_in[15].stage_data[3].ACLR
reset => pipeline_in[15].stage_data[4].ACLR
reset => pipeline_in[15].stage_data[5].ACLR
reset => pipeline_in[15].stage_data[6].ACLR
reset => pipeline_in[15].stage_data[7].ACLR
reset => pipeline_in[15].stage_data[8].ACLR
reset => pipeline_in[15].stage_data[9].ACLR
reset => pipeline_in[15].stage_data[10].ACLR
reset => pipeline_in[15].stage_data[11].ACLR
reset => pipeline_in[15].stage_data[12].ACLR
reset => pipeline_in[15].stage_data[13].ACLR
reset => pipeline_in[15].stage_data[14].ACLR
reset => pipeline_in[15].stage_data[15].ACLR
reset => pipeline_in[15].stage_data[16].ACLR
reset => pipeline_in[15].stage_data[17].ACLR
reset => pipeline_in[15].stage_data[18].ACLR
reset => pipeline_in[15].stage_data[19].ACLR
reset => pipeline_in[15].stage_data[20].ACLR
reset => pipeline_in[15].stage_data[21].ACLR
reset => pipeline_in[15].stage_data[22].ACLR
reset => pipeline_in[15].stage_data[23].ACLR
reset => pipeline_in[15].stage_data[24].ACLR
reset => pipeline_in[15].stage_data[25].ACLR
reset => pipeline_in[15].stage_data[26].ACLR
reset => pipeline_in[15].stage_data[27].ACLR
reset => pipeline_in[15].stage_data[28].ACLR
reset => pipeline_in[15].stage_data[29].ACLR
reset => pipeline_in[15].stage_data[30].ACLR
reset => pipeline_in[15].c.im[-18].ACLR
reset => pipeline_in[15].c.im[-17].ACLR
reset => pipeline_in[15].c.im[-16].ACLR
reset => pipeline_in[15].c.im[-15].ACLR
reset => pipeline_in[15].c.im[-14].ACLR
reset => pipeline_in[15].c.im[-13].ACLR
reset => pipeline_in[15].c.im[-12].ACLR
reset => pipeline_in[15].c.im[-11].ACLR
reset => pipeline_in[15].c.im[-10].ACLR
reset => pipeline_in[15].c.im[-9].ACLR
reset => pipeline_in[15].c.im[-8].ACLR
reset => pipeline_in[15].c.im[-7].ACLR
reset => pipeline_in[15].c.im[-6].ACLR
reset => pipeline_in[15].c.im[-5].ACLR
reset => pipeline_in[15].c.im[-4].ACLR
reset => pipeline_in[15].c.im[-3].ACLR
reset => pipeline_in[15].c.im[-2].ACLR
reset => pipeline_in[15].c.im[-1].ACLR
reset => pipeline_in[15].c.im[0].ACLR
reset => pipeline_in[15].c.im[1].ACLR
reset => pipeline_in[15].c.im[2].ACLR
reset => pipeline_in[15].c.im[3].ACLR
reset => pipeline_in[15].c.im[4].ACLR
reset => pipeline_in[15].c.im[5].ACLR
reset => pipeline_in[15].c.im[6].ACLR
reset => pipeline_in[15].c.im[7].ACLR
reset => pipeline_in[15].c.im[8].ACLR
reset => pipeline_in[15].c.im[9].ACLR
reset => pipeline_in[15].c.im[10].ACLR
reset => pipeline_in[15].c.re[-18].ACLR
reset => pipeline_in[15].c.re[-17].ACLR
reset => pipeline_in[15].c.re[-16].ACLR
reset => pipeline_in[15].c.re[-15].ACLR
reset => pipeline_in[15].c.re[-14].ACLR
reset => pipeline_in[15].c.re[-13].ACLR
reset => pipeline_in[15].c.re[-12].ACLR
reset => pipeline_in[15].c.re[-11].ACLR
reset => pipeline_in[15].c.re[-10].ACLR
reset => pipeline_in[15].c.re[-9].ACLR
reset => pipeline_in[15].c.re[-8].ACLR
reset => pipeline_in[15].c.re[-7].ACLR
reset => pipeline_in[15].c.re[-6].ACLR
reset => pipeline_in[15].c.re[-5].ACLR
reset => pipeline_in[15].c.re[-4].ACLR
reset => pipeline_in[15].c.re[-3].ACLR
reset => pipeline_in[15].c.re[-2].ACLR
reset => pipeline_in[15].c.re[-1].ACLR
reset => pipeline_in[15].c.re[0].ACLR
reset => pipeline_in[15].c.re[1].ACLR
reset => pipeline_in[15].c.re[2].ACLR
reset => pipeline_in[15].c.re[3].ACLR
reset => pipeline_in[15].c.re[4].ACLR
reset => pipeline_in[15].c.re[5].ACLR
reset => pipeline_in[15].c.re[6].ACLR
reset => pipeline_in[15].c.re[7].ACLR
reset => pipeline_in[15].c.re[8].ACLR
reset => pipeline_in[15].c.re[9].ACLR
reset => pipeline_in[15].c.re[10].ACLR
reset => pipeline_in[15].z.im[-18].ACLR
reset => pipeline_in[15].z.im[-17].ACLR
reset => pipeline_in[15].z.im[-16].ACLR
reset => pipeline_in[15].z.im[-15].ACLR
reset => pipeline_in[15].z.im[-14].ACLR
reset => pipeline_in[15].z.im[-13].ACLR
reset => pipeline_in[15].z.im[-12].ACLR
reset => pipeline_in[15].z.im[-11].ACLR
reset => pipeline_in[15].z.im[-10].ACLR
reset => pipeline_in[15].z.im[-9].ACLR
reset => pipeline_in[15].z.im[-8].ACLR
reset => pipeline_in[15].z.im[-7].ACLR
reset => pipeline_in[15].z.im[-6].ACLR
reset => pipeline_in[15].z.im[-5].ACLR
reset => pipeline_in[15].z.im[-4].ACLR
reset => pipeline_in[15].z.im[-3].ACLR
reset => pipeline_in[15].z.im[-2].ACLR
reset => pipeline_in[15].z.im[-1].ACLR
reset => pipeline_in[15].z.im[0].ACLR
reset => pipeline_in[15].z.im[1].ACLR
reset => pipeline_in[15].z.im[2].ACLR
reset => pipeline_in[15].z.im[3].ACLR
reset => pipeline_in[15].z.im[4].ACLR
reset => pipeline_in[15].z.im[5].ACLR
reset => pipeline_in[15].z.im[6].ACLR
reset => pipeline_in[15].z.im[7].ACLR
reset => pipeline_in[15].z.im[8].ACLR
reset => pipeline_in[15].z.im[9].ACLR
reset => pipeline_in[15].z.im[10].ACLR
reset => pipeline_in[15].z.re[-18].ACLR
reset => pipeline_in[15].z.re[-17].ACLR
reset => pipeline_in[15].z.re[-16].ACLR
reset => pipeline_in[15].z.re[-15].ACLR
reset => pipeline_in[15].z.re[-14].ACLR
reset => pipeline_in[15].z.re[-13].ACLR
reset => pipeline_in[15].z.re[-12].ACLR
reset => pipeline_in[15].z.re[-11].ACLR
reset => pipeline_in[15].z.re[-10].ACLR
reset => pipeline_in[15].z.re[-9].ACLR
reset => pipeline_in[15].z.re[-8].ACLR
reset => pipeline_in[15].z.re[-7].ACLR
reset => pipeline_in[15].z.re[-6].ACLR
reset => pipeline_in[15].z.re[-5].ACLR
reset => pipeline_in[15].z.re[-4].ACLR
reset => pipeline_in[15].z.re[-3].ACLR
reset => pipeline_in[15].z.re[-2].ACLR
reset => pipeline_in[15].z.re[-1].ACLR
reset => pipeline_in[15].z.re[0].ACLR
reset => pipeline_in[15].z.re[1].ACLR
reset => pipeline_in[15].z.re[2].ACLR
reset => pipeline_in[15].z.re[3].ACLR
reset => pipeline_in[15].z.re[4].ACLR
reset => pipeline_in[15].z.re[5].ACLR
reset => pipeline_in[15].z.re[6].ACLR
reset => pipeline_in[15].z.re[7].ACLR
reset => pipeline_in[15].z.re[8].ACLR
reset => pipeline_in[15].z.re[9].ACLR
reset => pipeline_in[15].z.re[10].ACLR
c.im[-18] => pipeline_stage:stages:0:s.stage_input.c.im[-18]
c.im[-17] => pipeline_stage:stages:0:s.stage_input.c.im[-17]
c.im[-16] => pipeline_stage:stages:0:s.stage_input.c.im[-16]
c.im[-15] => pipeline_stage:stages:0:s.stage_input.c.im[-15]
c.im[-14] => pipeline_stage:stages:0:s.stage_input.c.im[-14]
c.im[-13] => pipeline_stage:stages:0:s.stage_input.c.im[-13]
c.im[-12] => pipeline_stage:stages:0:s.stage_input.c.im[-12]
c.im[-11] => pipeline_stage:stages:0:s.stage_input.c.im[-11]
c.im[-10] => pipeline_stage:stages:0:s.stage_input.c.im[-10]
c.im[-9] => pipeline_stage:stages:0:s.stage_input.c.im[-9]
c.im[-8] => pipeline_stage:stages:0:s.stage_input.c.im[-8]
c.im[-7] => pipeline_stage:stages:0:s.stage_input.c.im[-7]
c.im[-6] => pipeline_stage:stages:0:s.stage_input.c.im[-6]
c.im[-5] => pipeline_stage:stages:0:s.stage_input.c.im[-5]
c.im[-4] => pipeline_stage:stages:0:s.stage_input.c.im[-4]
c.im[-3] => pipeline_stage:stages:0:s.stage_input.c.im[-3]
c.im[-2] => pipeline_stage:stages:0:s.stage_input.c.im[-2]
c.im[-1] => pipeline_stage:stages:0:s.stage_input.c.im[-1]
c.im[0] => pipeline_stage:stages:0:s.stage_input.c.im[0]
c.im[1] => pipeline_stage:stages:0:s.stage_input.c.im[1]
c.im[2] => pipeline_stage:stages:0:s.stage_input.c.im[2]
c.im[3] => pipeline_stage:stages:0:s.stage_input.c.im[3]
c.im[4] => pipeline_stage:stages:0:s.stage_input.c.im[4]
c.im[5] => pipeline_stage:stages:0:s.stage_input.c.im[5]
c.im[6] => pipeline_stage:stages:0:s.stage_input.c.im[6]
c.im[7] => pipeline_stage:stages:0:s.stage_input.c.im[7]
c.im[8] => pipeline_stage:stages:0:s.stage_input.c.im[8]
c.im[9] => pipeline_stage:stages:0:s.stage_input.c.im[9]
c.im[10] => pipeline_stage:stages:0:s.stage_input.c.im[10]
c.re[-18] => pipeline_stage:stages:0:s.stage_input.c.re[-18]
c.re[-17] => pipeline_stage:stages:0:s.stage_input.c.re[-17]
c.re[-16] => pipeline_stage:stages:0:s.stage_input.c.re[-16]
c.re[-15] => pipeline_stage:stages:0:s.stage_input.c.re[-15]
c.re[-14] => pipeline_stage:stages:0:s.stage_input.c.re[-14]
c.re[-13] => pipeline_stage:stages:0:s.stage_input.c.re[-13]
c.re[-12] => pipeline_stage:stages:0:s.stage_input.c.re[-12]
c.re[-11] => pipeline_stage:stages:0:s.stage_input.c.re[-11]
c.re[-10] => pipeline_stage:stages:0:s.stage_input.c.re[-10]
c.re[-9] => pipeline_stage:stages:0:s.stage_input.c.re[-9]
c.re[-8] => pipeline_stage:stages:0:s.stage_input.c.re[-8]
c.re[-7] => pipeline_stage:stages:0:s.stage_input.c.re[-7]
c.re[-6] => pipeline_stage:stages:0:s.stage_input.c.re[-6]
c.re[-5] => pipeline_stage:stages:0:s.stage_input.c.re[-5]
c.re[-4] => pipeline_stage:stages:0:s.stage_input.c.re[-4]
c.re[-3] => pipeline_stage:stages:0:s.stage_input.c.re[-3]
c.re[-2] => pipeline_stage:stages:0:s.stage_input.c.re[-2]
c.re[-1] => pipeline_stage:stages:0:s.stage_input.c.re[-1]
c.re[0] => pipeline_stage:stages:0:s.stage_input.c.re[0]
c.re[1] => pipeline_stage:stages:0:s.stage_input.c.re[1]
c.re[2] => pipeline_stage:stages:0:s.stage_input.c.re[2]
c.re[3] => pipeline_stage:stages:0:s.stage_input.c.re[3]
c.re[4] => pipeline_stage:stages:0:s.stage_input.c.re[4]
c.re[5] => pipeline_stage:stages:0:s.stage_input.c.re[5]
c.re[6] => pipeline_stage:stages:0:s.stage_input.c.re[6]
c.re[7] => pipeline_stage:stages:0:s.stage_input.c.re[7]
c.re[8] => pipeline_stage:stages:0:s.stage_input.c.re[8]
c.re[9] => pipeline_stage:stages:0:s.stage_input.c.re[9]
c.re[10] => pipeline_stage:stages:0:s.stage_input.c.re[10]
z.im[-18] => pipeline_stage:stages:0:s.stage_input.z.im[-18]
z.im[-17] => pipeline_stage:stages:0:s.stage_input.z.im[-17]
z.im[-16] => pipeline_stage:stages:0:s.stage_input.z.im[-16]
z.im[-15] => pipeline_stage:stages:0:s.stage_input.z.im[-15]
z.im[-14] => pipeline_stage:stages:0:s.stage_input.z.im[-14]
z.im[-13] => pipeline_stage:stages:0:s.stage_input.z.im[-13]
z.im[-12] => pipeline_stage:stages:0:s.stage_input.z.im[-12]
z.im[-11] => pipeline_stage:stages:0:s.stage_input.z.im[-11]
z.im[-10] => pipeline_stage:stages:0:s.stage_input.z.im[-10]
z.im[-9] => pipeline_stage:stages:0:s.stage_input.z.im[-9]
z.im[-8] => pipeline_stage:stages:0:s.stage_input.z.im[-8]
z.im[-7] => pipeline_stage:stages:0:s.stage_input.z.im[-7]
z.im[-6] => pipeline_stage:stages:0:s.stage_input.z.im[-6]
z.im[-5] => pipeline_stage:stages:0:s.stage_input.z.im[-5]
z.im[-4] => pipeline_stage:stages:0:s.stage_input.z.im[-4]
z.im[-3] => pipeline_stage:stages:0:s.stage_input.z.im[-3]
z.im[-2] => pipeline_stage:stages:0:s.stage_input.z.im[-2]
z.im[-1] => pipeline_stage:stages:0:s.stage_input.z.im[-1]
z.im[0] => pipeline_stage:stages:0:s.stage_input.z.im[0]
z.im[1] => pipeline_stage:stages:0:s.stage_input.z.im[1]
z.im[2] => pipeline_stage:stages:0:s.stage_input.z.im[2]
z.im[3] => pipeline_stage:stages:0:s.stage_input.z.im[3]
z.im[4] => pipeline_stage:stages:0:s.stage_input.z.im[4]
z.im[5] => pipeline_stage:stages:0:s.stage_input.z.im[5]
z.im[6] => pipeline_stage:stages:0:s.stage_input.z.im[6]
z.im[7] => pipeline_stage:stages:0:s.stage_input.z.im[7]
z.im[8] => pipeline_stage:stages:0:s.stage_input.z.im[8]
z.im[9] => pipeline_stage:stages:0:s.stage_input.z.im[9]
z.im[10] => pipeline_stage:stages:0:s.stage_input.z.im[10]
z.re[-18] => pipeline_stage:stages:0:s.stage_input.z.re[-18]
z.re[-17] => pipeline_stage:stages:0:s.stage_input.z.re[-17]
z.re[-16] => pipeline_stage:stages:0:s.stage_input.z.re[-16]
z.re[-15] => pipeline_stage:stages:0:s.stage_input.z.re[-15]
z.re[-14] => pipeline_stage:stages:0:s.stage_input.z.re[-14]
z.re[-13] => pipeline_stage:stages:0:s.stage_input.z.re[-13]
z.re[-12] => pipeline_stage:stages:0:s.stage_input.z.re[-12]
z.re[-11] => pipeline_stage:stages:0:s.stage_input.z.re[-11]
z.re[-10] => pipeline_stage:stages:0:s.stage_input.z.re[-10]
z.re[-9] => pipeline_stage:stages:0:s.stage_input.z.re[-9]
z.re[-8] => pipeline_stage:stages:0:s.stage_input.z.re[-8]
z.re[-7] => pipeline_stage:stages:0:s.stage_input.z.re[-7]
z.re[-6] => pipeline_stage:stages:0:s.stage_input.z.re[-6]
z.re[-5] => pipeline_stage:stages:0:s.stage_input.z.re[-5]
z.re[-4] => pipeline_stage:stages:0:s.stage_input.z.re[-4]
z.re[-3] => pipeline_stage:stages:0:s.stage_input.z.re[-3]
z.re[-2] => pipeline_stage:stages:0:s.stage_input.z.re[-2]
z.re[-1] => pipeline_stage:stages:0:s.stage_input.z.re[-1]
z.re[0] => pipeline_stage:stages:0:s.stage_input.z.re[0]
z.re[1] => pipeline_stage:stages:0:s.stage_input.z.re[1]
z.re[2] => pipeline_stage:stages:0:s.stage_input.z.re[2]
z.re[3] => pipeline_stage:stages:0:s.stage_input.z.re[3]
z.re[4] => pipeline_stage:stages:0:s.stage_input.z.re[4]
z.re[5] => pipeline_stage:stages:0:s.stage_input.z.re[5]
z.re[6] => pipeline_stage:stages:0:s.stage_input.z.re[6]
z.re[7] => pipeline_stage:stages:0:s.stage_input.z.re[7]
z.re[8] => pipeline_stage:stages:0:s.stage_input.z.re[8]
z.re[9] => pipeline_stage:stages:0:s.stage_input.z.re[9]
z.re[10] => pipeline_stage:stages:0:s.stage_input.z.re[10]
ov_out[0] <= pipeline_in[16].stage_data[0].DB_MAX_OUTPUT_PORT_TYPE
ov_out[1] <= pipeline_in[16].stage_data[1].DB_MAX_OUTPUT_PORT_TYPE
ov_out[2] <= pipeline_in[16].stage_data[2].DB_MAX_OUTPUT_PORT_TYPE
ov_out[3] <= pipeline_in[16].stage_data[3].DB_MAX_OUTPUT_PORT_TYPE
ov_out[4] <= pipeline_in[16].stage_data[4].DB_MAX_OUTPUT_PORT_TYPE
ov_out[5] <= pipeline_in[16].stage_data[5].DB_MAX_OUTPUT_PORT_TYPE
ov_out[6] <= pipeline_in[16].stage_data[6].DB_MAX_OUTPUT_PORT_TYPE
ov_out[7] <= pipeline_in[16].stage_data[7].DB_MAX_OUTPUT_PORT_TYPE
ov_out[8] <= pipeline_in[16].stage_data[8].DB_MAX_OUTPUT_PORT_TYPE
ov_out[9] <= pipeline_in[16].stage_data[9].DB_MAX_OUTPUT_PORT_TYPE
ov_out[10] <= pipeline_in[16].stage_data[10].DB_MAX_OUTPUT_PORT_TYPE
ov_out[11] <= pipeline_in[16].stage_data[11].DB_MAX_OUTPUT_PORT_TYPE
ov_out[12] <= pipeline_in[16].stage_data[12].DB_MAX_OUTPUT_PORT_TYPE
ov_out[13] <= pipeline_in[16].stage_data[13].DB_MAX_OUTPUT_PORT_TYPE
ov_out[14] <= pipeline_in[16].stage_data[14].DB_MAX_OUTPUT_PORT_TYPE
ov_out[15] <= pipeline_in[16].stage_data[15].DB_MAX_OUTPUT_PORT_TYPE
ov_out[16] <= pipeline_in[16].stage_data[16].DB_MAX_OUTPUT_PORT_TYPE
ov_out[17] <= pipeline_in[16].stage_data[17].DB_MAX_OUTPUT_PORT_TYPE
ov_out[18] <= pipeline_in[16].stage_data[18].DB_MAX_OUTPUT_PORT_TYPE
ov_out[19] <= pipeline_in[16].stage_data[19].DB_MAX_OUTPUT_PORT_TYPE
ov_out[20] <= pipeline_in[16].stage_data[20].DB_MAX_OUTPUT_PORT_TYPE
ov_out[21] <= pipeline_in[16].stage_data[21].DB_MAX_OUTPUT_PORT_TYPE
ov_out[22] <= pipeline_in[16].stage_data[22].DB_MAX_OUTPUT_PORT_TYPE
ov_out[23] <= pipeline_in[16].stage_data[23].DB_MAX_OUTPUT_PORT_TYPE
ov_out[24] <= pipeline_in[16].stage_data[24].DB_MAX_OUTPUT_PORT_TYPE
ov_out[25] <= pipeline_in[16].stage_data[25].DB_MAX_OUTPUT_PORT_TYPE
ov_out[26] <= pipeline_in[16].stage_data[26].DB_MAX_OUTPUT_PORT_TYPE
ov_out[27] <= pipeline_in[16].stage_data[27].DB_MAX_OUTPUT_PORT_TYPE
ov_out[28] <= pipeline_in[16].stage_data[28].DB_MAX_OUTPUT_PORT_TYPE
ov_out[29] <= pipeline_in[16].stage_data[29].DB_MAX_OUTPUT_PORT_TYPE
ov_out[30] <= pipeline_in[16].stage_data[30].DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:0:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:1:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:2:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:3:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:4:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:5:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:6:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:7:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:8:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:9:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:10:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:11:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:12:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:13:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:14:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pipeline:p|pipeline_stage:\stages:15:s
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_data.OUTPUTSELECT
stage_input.stage_overflow => stage_overflow.IN1
stage_input.stage_data[0] => stage_data.DATAB
stage_input.stage_data[1] => stage_data.DATAB
stage_input.stage_data[2] => stage_data.DATAB
stage_input.stage_data[3] => stage_data.DATAB
stage_input.stage_data[4] => stage_data.DATAB
stage_input.stage_data[5] => stage_data.DATAB
stage_input.stage_data[6] => stage_data.DATAB
stage_input.stage_data[7] => stage_data.DATAB
stage_input.stage_data[8] => stage_data.DATAB
stage_input.stage_data[9] => stage_data.DATAB
stage_input.stage_data[10] => stage_data.DATAB
stage_input.stage_data[11] => stage_data.DATAB
stage_input.stage_data[12] => stage_data.DATAB
stage_input.stage_data[13] => stage_data.DATAB
stage_input.stage_data[14] => stage_data.DATAB
stage_input.stage_data[15] => stage_data.DATAB
stage_input.stage_data[16] => stage_data.DATAB
stage_input.stage_data[17] => stage_data.DATAB
stage_input.stage_data[18] => stage_data.DATAB
stage_input.stage_data[19] => stage_data.DATAB
stage_input.stage_data[20] => stage_data.DATAB
stage_input.stage_data[21] => stage_data.DATAB
stage_input.stage_data[22] => stage_data.DATAB
stage_input.stage_data[23] => stage_data.DATAB
stage_input.stage_data[24] => stage_data.DATAB
stage_input.stage_data[25] => stage_data.DATAB
stage_input.stage_data[26] => stage_data.DATAB
stage_input.stage_data[27] => stage_data.DATAB
stage_input.stage_data[28] => stage_data.DATAB
stage_input.stage_data[29] => stage_data.DATAB
stage_input.stage_data[30] => stage_data.DATAB
stage_input.c.im[-18] => Add2.IN58
stage_input.c.im[-18] => stage_output.c.im[-18].DATAIN
stage_input.c.im[-17] => Add2.IN57
stage_input.c.im[-17] => stage_output.c.im[-17].DATAIN
stage_input.c.im[-16] => Add2.IN56
stage_input.c.im[-16] => stage_output.c.im[-16].DATAIN
stage_input.c.im[-15] => Add2.IN55
stage_input.c.im[-15] => stage_output.c.im[-15].DATAIN
stage_input.c.im[-14] => Add2.IN54
stage_input.c.im[-14] => stage_output.c.im[-14].DATAIN
stage_input.c.im[-13] => Add2.IN53
stage_input.c.im[-13] => stage_output.c.im[-13].DATAIN
stage_input.c.im[-12] => Add2.IN52
stage_input.c.im[-12] => stage_output.c.im[-12].DATAIN
stage_input.c.im[-11] => Add2.IN51
stage_input.c.im[-11] => stage_output.c.im[-11].DATAIN
stage_input.c.im[-10] => Add2.IN50
stage_input.c.im[-10] => stage_output.c.im[-10].DATAIN
stage_input.c.im[-9] => Add2.IN49
stage_input.c.im[-9] => stage_output.c.im[-9].DATAIN
stage_input.c.im[-8] => Add2.IN48
stage_input.c.im[-8] => stage_output.c.im[-8].DATAIN
stage_input.c.im[-7] => Add2.IN47
stage_input.c.im[-7] => stage_output.c.im[-7].DATAIN
stage_input.c.im[-6] => Add2.IN46
stage_input.c.im[-6] => stage_output.c.im[-6].DATAIN
stage_input.c.im[-5] => Add2.IN45
stage_input.c.im[-5] => stage_output.c.im[-5].DATAIN
stage_input.c.im[-4] => Add2.IN44
stage_input.c.im[-4] => stage_output.c.im[-4].DATAIN
stage_input.c.im[-3] => Add2.IN43
stage_input.c.im[-3] => stage_output.c.im[-3].DATAIN
stage_input.c.im[-2] => Add2.IN42
stage_input.c.im[-2] => stage_output.c.im[-2].DATAIN
stage_input.c.im[-1] => Add2.IN41
stage_input.c.im[-1] => stage_output.c.im[-1].DATAIN
stage_input.c.im[0] => Add2.IN40
stage_input.c.im[0] => stage_output.c.im[0].DATAIN
stage_input.c.im[1] => Add2.IN39
stage_input.c.im[1] => stage_output.c.im[1].DATAIN
stage_input.c.im[2] => Add2.IN38
stage_input.c.im[2] => stage_output.c.im[2].DATAIN
stage_input.c.im[3] => Add2.IN37
stage_input.c.im[3] => stage_output.c.im[3].DATAIN
stage_input.c.im[4] => Add2.IN36
stage_input.c.im[4] => stage_output.c.im[4].DATAIN
stage_input.c.im[5] => Add2.IN35
stage_input.c.im[5] => stage_output.c.im[5].DATAIN
stage_input.c.im[6] => Add2.IN34
stage_input.c.im[6] => stage_output.c.im[6].DATAIN
stage_input.c.im[7] => Add2.IN33
stage_input.c.im[7] => stage_output.c.im[7].DATAIN
stage_input.c.im[8] => Add2.IN32
stage_input.c.im[8] => stage_output.c.im[8].DATAIN
stage_input.c.im[9] => Add2.IN31
stage_input.c.im[9] => stage_output.c.im[9].DATAIN
stage_input.c.im[10] => Add2.IN30
stage_input.c.im[10] => underflow.IN1
stage_input.c.im[10] => stage_output.c.im[10].DATAIN
stage_input.c.im[10] => overflow.IN1
stage_input.c.re[-18] => Add1.IN58
stage_input.c.re[-18] => stage_output.c.re[-18].DATAIN
stage_input.c.re[-17] => Add1.IN57
stage_input.c.re[-17] => stage_output.c.re[-17].DATAIN
stage_input.c.re[-16] => Add1.IN56
stage_input.c.re[-16] => stage_output.c.re[-16].DATAIN
stage_input.c.re[-15] => Add1.IN55
stage_input.c.re[-15] => stage_output.c.re[-15].DATAIN
stage_input.c.re[-14] => Add1.IN54
stage_input.c.re[-14] => stage_output.c.re[-14].DATAIN
stage_input.c.re[-13] => Add1.IN53
stage_input.c.re[-13] => stage_output.c.re[-13].DATAIN
stage_input.c.re[-12] => Add1.IN52
stage_input.c.re[-12] => stage_output.c.re[-12].DATAIN
stage_input.c.re[-11] => Add1.IN51
stage_input.c.re[-11] => stage_output.c.re[-11].DATAIN
stage_input.c.re[-10] => Add1.IN50
stage_input.c.re[-10] => stage_output.c.re[-10].DATAIN
stage_input.c.re[-9] => Add1.IN49
stage_input.c.re[-9] => stage_output.c.re[-9].DATAIN
stage_input.c.re[-8] => Add1.IN48
stage_input.c.re[-8] => stage_output.c.re[-8].DATAIN
stage_input.c.re[-7] => Add1.IN47
stage_input.c.re[-7] => stage_output.c.re[-7].DATAIN
stage_input.c.re[-6] => Add1.IN46
stage_input.c.re[-6] => stage_output.c.re[-6].DATAIN
stage_input.c.re[-5] => Add1.IN45
stage_input.c.re[-5] => stage_output.c.re[-5].DATAIN
stage_input.c.re[-4] => Add1.IN44
stage_input.c.re[-4] => stage_output.c.re[-4].DATAIN
stage_input.c.re[-3] => Add1.IN43
stage_input.c.re[-3] => stage_output.c.re[-3].DATAIN
stage_input.c.re[-2] => Add1.IN42
stage_input.c.re[-2] => stage_output.c.re[-2].DATAIN
stage_input.c.re[-1] => Add1.IN41
stage_input.c.re[-1] => stage_output.c.re[-1].DATAIN
stage_input.c.re[0] => Add1.IN40
stage_input.c.re[0] => stage_output.c.re[0].DATAIN
stage_input.c.re[1] => Add1.IN39
stage_input.c.re[1] => stage_output.c.re[1].DATAIN
stage_input.c.re[2] => Add1.IN38
stage_input.c.re[2] => stage_output.c.re[2].DATAIN
stage_input.c.re[3] => Add1.IN37
stage_input.c.re[3] => stage_output.c.re[3].DATAIN
stage_input.c.re[4] => Add1.IN36
stage_input.c.re[4] => stage_output.c.re[4].DATAIN
stage_input.c.re[5] => Add1.IN35
stage_input.c.re[5] => stage_output.c.re[5].DATAIN
stage_input.c.re[6] => Add1.IN34
stage_input.c.re[6] => stage_output.c.re[6].DATAIN
stage_input.c.re[7] => Add1.IN33
stage_input.c.re[7] => stage_output.c.re[7].DATAIN
stage_input.c.re[8] => Add1.IN32
stage_input.c.re[8] => stage_output.c.re[8].DATAIN
stage_input.c.re[9] => Add1.IN31
stage_input.c.re[9] => stage_output.c.re[9].DATAIN
stage_input.c.re[10] => Add1.IN30
stage_input.c.re[10] => underflow.IN1
stage_input.c.re[10] => stage_output.c.re[10].DATAIN
stage_input.c.re[10] => overflow.IN1
stage_input.z.im[-18] => Mult0.IN57
stage_input.z.im[-18] => Equal1.IN57
stage_input.z.im[-18] => Mult2.IN56
stage_input.z.im[-18] => Mult2.IN57
stage_input.z.im[-17] => Mult0.IN56
stage_input.z.im[-17] => Equal1.IN56
stage_input.z.im[-17] => Mult2.IN54
stage_input.z.im[-17] => Mult2.IN55
stage_input.z.im[-16] => Mult0.IN55
stage_input.z.im[-16] => Equal1.IN55
stage_input.z.im[-16] => Mult2.IN52
stage_input.z.im[-16] => Mult2.IN53
stage_input.z.im[-15] => Mult0.IN54
stage_input.z.im[-15] => Equal1.IN54
stage_input.z.im[-15] => Mult2.IN50
stage_input.z.im[-15] => Mult2.IN51
stage_input.z.im[-14] => Mult0.IN53
stage_input.z.im[-14] => Equal1.IN53
stage_input.z.im[-14] => Mult2.IN48
stage_input.z.im[-14] => Mult2.IN49
stage_input.z.im[-13] => Mult0.IN52
stage_input.z.im[-13] => Equal1.IN52
stage_input.z.im[-13] => Mult2.IN46
stage_input.z.im[-13] => Mult2.IN47
stage_input.z.im[-12] => Mult0.IN51
stage_input.z.im[-12] => Equal1.IN51
stage_input.z.im[-12] => Mult2.IN44
stage_input.z.im[-12] => Mult2.IN45
stage_input.z.im[-11] => Mult0.IN50
stage_input.z.im[-11] => Equal1.IN50
stage_input.z.im[-11] => Mult2.IN42
stage_input.z.im[-11] => Mult2.IN43
stage_input.z.im[-10] => Mult0.IN49
stage_input.z.im[-10] => Equal1.IN49
stage_input.z.im[-10] => Mult2.IN40
stage_input.z.im[-10] => Mult2.IN41
stage_input.z.im[-9] => Mult0.IN48
stage_input.z.im[-9] => Equal1.IN48
stage_input.z.im[-9] => Mult2.IN38
stage_input.z.im[-9] => Mult2.IN39
stage_input.z.im[-8] => Mult0.IN47
stage_input.z.im[-8] => Equal1.IN47
stage_input.z.im[-8] => Mult2.IN36
stage_input.z.im[-8] => Mult2.IN37
stage_input.z.im[-7] => Mult0.IN46
stage_input.z.im[-7] => Equal1.IN46
stage_input.z.im[-7] => Mult2.IN34
stage_input.z.im[-7] => Mult2.IN35
stage_input.z.im[-6] => Mult0.IN45
stage_input.z.im[-6] => Equal1.IN45
stage_input.z.im[-6] => Mult2.IN32
stage_input.z.im[-6] => Mult2.IN33
stage_input.z.im[-5] => Mult0.IN44
stage_input.z.im[-5] => Equal1.IN44
stage_input.z.im[-5] => Mult2.IN30
stage_input.z.im[-5] => Mult2.IN31
stage_input.z.im[-4] => Mult0.IN43
stage_input.z.im[-4] => Equal1.IN43
stage_input.z.im[-4] => Mult2.IN28
stage_input.z.im[-4] => Mult2.IN29
stage_input.z.im[-3] => Mult0.IN42
stage_input.z.im[-3] => Equal1.IN42
stage_input.z.im[-3] => Mult2.IN26
stage_input.z.im[-3] => Mult2.IN27
stage_input.z.im[-2] => Mult0.IN41
stage_input.z.im[-2] => Equal1.IN41
stage_input.z.im[-2] => Mult2.IN24
stage_input.z.im[-2] => Mult2.IN25
stage_input.z.im[-1] => Mult0.IN40
stage_input.z.im[-1] => Equal1.IN40
stage_input.z.im[-1] => Mult2.IN22
stage_input.z.im[-1] => Mult2.IN23
stage_input.z.im[0] => Mult0.IN39
stage_input.z.im[0] => Equal1.IN39
stage_input.z.im[0] => Mult2.IN20
stage_input.z.im[0] => Mult2.IN21
stage_input.z.im[1] => Mult0.IN38
stage_input.z.im[1] => Equal1.IN38
stage_input.z.im[1] => Mult2.IN18
stage_input.z.im[1] => Mult2.IN19
stage_input.z.im[2] => Mult0.IN37
stage_input.z.im[2] => Equal1.IN37
stage_input.z.im[2] => Mult2.IN16
stage_input.z.im[2] => Mult2.IN17
stage_input.z.im[3] => Mult0.IN36
stage_input.z.im[3] => Equal1.IN36
stage_input.z.im[3] => Mult2.IN14
stage_input.z.im[3] => Mult2.IN15
stage_input.z.im[4] => Mult0.IN35
stage_input.z.im[4] => Equal1.IN35
stage_input.z.im[4] => Mult2.IN12
stage_input.z.im[4] => Mult2.IN13
stage_input.z.im[5] => Mult0.IN34
stage_input.z.im[5] => Equal1.IN34
stage_input.z.im[5] => Mult2.IN10
stage_input.z.im[5] => Mult2.IN11
stage_input.z.im[6] => Mult0.IN33
stage_input.z.im[6] => Equal1.IN33
stage_input.z.im[6] => Mult2.IN8
stage_input.z.im[6] => Mult2.IN9
stage_input.z.im[7] => Mult0.IN32
stage_input.z.im[7] => Equal1.IN32
stage_input.z.im[7] => Mult2.IN6
stage_input.z.im[7] => Mult2.IN7
stage_input.z.im[8] => Mult0.IN31
stage_input.z.im[8] => Equal1.IN31
stage_input.z.im[8] => Mult2.IN4
stage_input.z.im[8] => Mult2.IN5
stage_input.z.im[9] => Mult0.IN30
stage_input.z.im[9] => Equal1.IN30
stage_input.z.im[9] => Mult2.IN2
stage_input.z.im[9] => Mult2.IN3
stage_input.z.im[10] => Mult0.IN29
stage_input.z.im[10] => overflow.IN0
stage_input.z.im[10] => underflow.IN0
stage_input.z.im[10] => Equal1.IN29
stage_input.z.im[10] => Mult2.IN0
stage_input.z.im[10] => Mult2.IN1
stage_input.z.im[10] => overflow.IN0
stage_input.z.re[-18] => Mult0.IN28
stage_input.z.re[-18] => Equal0.IN57
stage_input.z.re[-18] => Mult1.IN56
stage_input.z.re[-18] => Mult1.IN57
stage_input.z.re[-17] => Mult0.IN27
stage_input.z.re[-17] => Equal0.IN56
stage_input.z.re[-17] => Mult1.IN54
stage_input.z.re[-17] => Mult1.IN55
stage_input.z.re[-16] => Mult0.IN26
stage_input.z.re[-16] => Equal0.IN55
stage_input.z.re[-16] => Mult1.IN52
stage_input.z.re[-16] => Mult1.IN53
stage_input.z.re[-15] => Mult0.IN25
stage_input.z.re[-15] => Equal0.IN54
stage_input.z.re[-15] => Mult1.IN50
stage_input.z.re[-15] => Mult1.IN51
stage_input.z.re[-14] => Mult0.IN24
stage_input.z.re[-14] => Equal0.IN53
stage_input.z.re[-14] => Mult1.IN48
stage_input.z.re[-14] => Mult1.IN49
stage_input.z.re[-13] => Mult0.IN23
stage_input.z.re[-13] => Equal0.IN52
stage_input.z.re[-13] => Mult1.IN46
stage_input.z.re[-13] => Mult1.IN47
stage_input.z.re[-12] => Mult0.IN22
stage_input.z.re[-12] => Equal0.IN51
stage_input.z.re[-12] => Mult1.IN44
stage_input.z.re[-12] => Mult1.IN45
stage_input.z.re[-11] => Mult0.IN21
stage_input.z.re[-11] => Equal0.IN50
stage_input.z.re[-11] => Mult1.IN42
stage_input.z.re[-11] => Mult1.IN43
stage_input.z.re[-10] => Mult0.IN20
stage_input.z.re[-10] => Equal0.IN49
stage_input.z.re[-10] => Mult1.IN40
stage_input.z.re[-10] => Mult1.IN41
stage_input.z.re[-9] => Mult0.IN19
stage_input.z.re[-9] => Equal0.IN48
stage_input.z.re[-9] => Mult1.IN38
stage_input.z.re[-9] => Mult1.IN39
stage_input.z.re[-8] => Mult0.IN18
stage_input.z.re[-8] => Equal0.IN47
stage_input.z.re[-8] => Mult1.IN36
stage_input.z.re[-8] => Mult1.IN37
stage_input.z.re[-7] => Mult0.IN17
stage_input.z.re[-7] => Equal0.IN46
stage_input.z.re[-7] => Mult1.IN34
stage_input.z.re[-7] => Mult1.IN35
stage_input.z.re[-6] => Mult0.IN16
stage_input.z.re[-6] => Equal0.IN45
stage_input.z.re[-6] => Mult1.IN32
stage_input.z.re[-6] => Mult1.IN33
stage_input.z.re[-5] => Mult0.IN15
stage_input.z.re[-5] => Equal0.IN44
stage_input.z.re[-5] => Mult1.IN30
stage_input.z.re[-5] => Mult1.IN31
stage_input.z.re[-4] => Mult0.IN14
stage_input.z.re[-4] => Equal0.IN43
stage_input.z.re[-4] => Mult1.IN28
stage_input.z.re[-4] => Mult1.IN29
stage_input.z.re[-3] => Mult0.IN13
stage_input.z.re[-3] => Equal0.IN42
stage_input.z.re[-3] => Mult1.IN26
stage_input.z.re[-3] => Mult1.IN27
stage_input.z.re[-2] => Mult0.IN12
stage_input.z.re[-2] => Equal0.IN41
stage_input.z.re[-2] => Mult1.IN24
stage_input.z.re[-2] => Mult1.IN25
stage_input.z.re[-1] => Mult0.IN11
stage_input.z.re[-1] => Equal0.IN40
stage_input.z.re[-1] => Mult1.IN22
stage_input.z.re[-1] => Mult1.IN23
stage_input.z.re[0] => Mult0.IN10
stage_input.z.re[0] => Equal0.IN39
stage_input.z.re[0] => Mult1.IN20
stage_input.z.re[0] => Mult1.IN21
stage_input.z.re[1] => Mult0.IN9
stage_input.z.re[1] => Equal0.IN38
stage_input.z.re[1] => Mult1.IN18
stage_input.z.re[1] => Mult1.IN19
stage_input.z.re[2] => Mult0.IN8
stage_input.z.re[2] => Equal0.IN37
stage_input.z.re[2] => Mult1.IN16
stage_input.z.re[2] => Mult1.IN17
stage_input.z.re[3] => Mult0.IN7
stage_input.z.re[3] => Equal0.IN36
stage_input.z.re[3] => Mult1.IN14
stage_input.z.re[3] => Mult1.IN15
stage_input.z.re[4] => Mult0.IN6
stage_input.z.re[4] => Equal0.IN35
stage_input.z.re[4] => Mult1.IN12
stage_input.z.re[4] => Mult1.IN13
stage_input.z.re[5] => Mult0.IN5
stage_input.z.re[5] => Equal0.IN34
stage_input.z.re[5] => Mult1.IN10
stage_input.z.re[5] => Mult1.IN11
stage_input.z.re[6] => Mult0.IN4
stage_input.z.re[6] => Equal0.IN33
stage_input.z.re[6] => Mult1.IN8
stage_input.z.re[6] => Mult1.IN9
stage_input.z.re[7] => Mult0.IN3
stage_input.z.re[7] => Equal0.IN32
stage_input.z.re[7] => Mult1.IN6
stage_input.z.re[7] => Mult1.IN7
stage_input.z.re[8] => Mult0.IN2
stage_input.z.re[8] => Equal0.IN31
stage_input.z.re[8] => Mult1.IN4
stage_input.z.re[8] => Mult1.IN5
stage_input.z.re[9] => Mult0.IN1
stage_input.z.re[9] => Equal0.IN30
stage_input.z.re[9] => Mult1.IN2
stage_input.z.re[9] => Mult1.IN3
stage_input.z.re[10] => Mult0.IN0
stage_input.z.re[10] => overflow.IN1
stage_input.z.re[10] => underflow.IN1
stage_input.z.re[10] => Equal0.IN29
stage_input.z.re[10] => Mult1.IN0
stage_input.z.re[10] => Mult1.IN1
stage_input.z.re[10] => overflow.IN1
stage_output.stage_overflow <= stage_overflow.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[0] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[1] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[2] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[3] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[4] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[5] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[6] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[7] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[8] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[9] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[10] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[11] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[12] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[13] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[14] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[15] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[16] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[17] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[18] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[19] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[20] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[21] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[22] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[23] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[24] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[25] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[26] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[27] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[28] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[29] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.stage_data[30] <= stage_data.DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-18] <= stage_input.c.im[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-17] <= stage_input.c.im[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-16] <= stage_input.c.im[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-15] <= stage_input.c.im[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-14] <= stage_input.c.im[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-13] <= stage_input.c.im[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-12] <= stage_input.c.im[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-11] <= stage_input.c.im[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-10] <= stage_input.c.im[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-9] <= stage_input.c.im[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-8] <= stage_input.c.im[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-7] <= stage_input.c.im[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-6] <= stage_input.c.im[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-5] <= stage_input.c.im[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-4] <= stage_input.c.im[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-3] <= stage_input.c.im[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-2] <= stage_input.c.im[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[-1] <= stage_input.c.im[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[0] <= stage_input.c.im[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[1] <= stage_input.c.im[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[2] <= stage_input.c.im[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[3] <= stage_input.c.im[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[4] <= stage_input.c.im[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[5] <= stage_input.c.im[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[6] <= stage_input.c.im[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[7] <= stage_input.c.im[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[8] <= stage_input.c.im[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[9] <= stage_input.c.im[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.im[10] <= stage_input.c.im[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-18] <= stage_input.c.re[-18].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-17] <= stage_input.c.re[-17].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-16] <= stage_input.c.re[-16].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-15] <= stage_input.c.re[-15].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-14] <= stage_input.c.re[-14].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-13] <= stage_input.c.re[-13].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-12] <= stage_input.c.re[-12].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-11] <= stage_input.c.re[-11].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-10] <= stage_input.c.re[-10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-9] <= stage_input.c.re[-9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-8] <= stage_input.c.re[-8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-7] <= stage_input.c.re[-7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-6] <= stage_input.c.re[-6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-5] <= stage_input.c.re[-5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-4] <= stage_input.c.re[-4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-3] <= stage_input.c.re[-3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-2] <= stage_input.c.re[-2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[-1] <= stage_input.c.re[-1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[0] <= stage_input.c.re[0].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[1] <= stage_input.c.re[1].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[2] <= stage_input.c.re[2].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[3] <= stage_input.c.re[3].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[4] <= stage_input.c.re[4].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[5] <= stage_input.c.re[5].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[6] <= stage_input.c.re[6].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[7] <= stage_input.c.re[7].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[8] <= stage_input.c.re[8].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[9] <= stage_input.c.re[9].DB_MAX_OUTPUT_PORT_TYPE
stage_output.c.re[10] <= stage_input.c.re[10].DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.im[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-18] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-17] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-16] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-15] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-14] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-13] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-12] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-11] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-10] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[-1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
stage_output.z.re[10] <= result.DB_MAX_OUTPUT_PORT_TYPE


|mandelbrot|pll:pll_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|mandelbrot|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|mandelbrot|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|mandelbrot|vga_fsm:vga
vga_clock => point_valid~reg0.CLK
vga_clock => v_sync~reg0.CLK
vga_clock => h_sync~reg0.CLK
vga_clock => point.y[0]~reg0.CLK
vga_clock => point.y[1]~reg0.CLK
vga_clock => point.y[2]~reg0.CLK
vga_clock => point.y[3]~reg0.CLK
vga_clock => point.y[4]~reg0.CLK
vga_clock => point.y[5]~reg0.CLK
vga_clock => point.y[6]~reg0.CLK
vga_clock => point.y[7]~reg0.CLK
vga_clock => point.y[8]~reg0.CLK
vga_clock => point.y[9]~reg0.CLK
vga_clock => point.y[10]~reg0.CLK
vga_clock => point.y[11]~reg0.CLK
vga_clock => point.y[12]~reg0.CLK
vga_clock => point.y[13]~reg0.CLK
vga_clock => point.y[14]~reg0.CLK
vga_clock => point.y[15]~reg0.CLK
vga_clock => point.y[16]~reg0.CLK
vga_clock => point.y[17]~reg0.CLK
vga_clock => point.y[18]~reg0.CLK
vga_clock => point.y[19]~reg0.CLK
vga_clock => point.y[20]~reg0.CLK
vga_clock => point.y[21]~reg0.CLK
vga_clock => point.y[22]~reg0.CLK
vga_clock => point.y[23]~reg0.CLK
vga_clock => point.y[24]~reg0.CLK
vga_clock => point.y[25]~reg0.CLK
vga_clock => point.y[26]~reg0.CLK
vga_clock => point.y[27]~reg0.CLK
vga_clock => point.y[28]~reg0.CLK
vga_clock => point.y[29]~reg0.CLK
vga_clock => point.y[30]~reg0.CLK
vga_clock => point.x[0]~reg0.CLK
vga_clock => point.x[1]~reg0.CLK
vga_clock => point.x[2]~reg0.CLK
vga_clock => point.x[3]~reg0.CLK
vga_clock => point.x[4]~reg0.CLK
vga_clock => point.x[5]~reg0.CLK
vga_clock => point.x[6]~reg0.CLK
vga_clock => point.x[7]~reg0.CLK
vga_clock => point.x[8]~reg0.CLK
vga_clock => point.x[9]~reg0.CLK
vga_clock => point.x[10]~reg0.CLK
vga_clock => point.x[11]~reg0.CLK
vga_clock => point.x[12]~reg0.CLK
vga_clock => point.x[13]~reg0.CLK
vga_clock => point.x[14]~reg0.CLK
vga_clock => point.x[15]~reg0.CLK
vga_clock => point.x[16]~reg0.CLK
vga_clock => point.x[17]~reg0.CLK
vga_clock => point.x[18]~reg0.CLK
vga_clock => point.x[19]~reg0.CLK
vga_clock => point.x[20]~reg0.CLK
vga_clock => point.x[21]~reg0.CLK
vga_clock => point.x[22]~reg0.CLK
vga_clock => point.x[23]~reg0.CLK
vga_clock => point.x[24]~reg0.CLK
vga_clock => point.x[25]~reg0.CLK
vga_clock => point.x[26]~reg0.CLK
vga_clock => point.x[27]~reg0.CLK
vga_clock => point.x[28]~reg0.CLK
vga_clock => point.x[29]~reg0.CLK
vga_clock => point.x[30]~reg0.CLK
vga_clock => current_point.y[0].CLK
vga_clock => current_point.y[1].CLK
vga_clock => current_point.y[2].CLK
vga_clock => current_point.y[3].CLK
vga_clock => current_point.y[4].CLK
vga_clock => current_point.y[5].CLK
vga_clock => current_point.y[6].CLK
vga_clock => current_point.y[7].CLK
vga_clock => current_point.y[8].CLK
vga_clock => current_point.y[9].CLK
vga_clock => current_point.y[10].CLK
vga_clock => current_point.y[11].CLK
vga_clock => current_point.y[12].CLK
vga_clock => current_point.y[13].CLK
vga_clock => current_point.y[14].CLK
vga_clock => current_point.y[15].CLK
vga_clock => current_point.y[16].CLK
vga_clock => current_point.y[17].CLK
vga_clock => current_point.y[18].CLK
vga_clock => current_point.y[19].CLK
vga_clock => current_point.y[20].CLK
vga_clock => current_point.y[21].CLK
vga_clock => current_point.y[22].CLK
vga_clock => current_point.y[23].CLK
vga_clock => current_point.y[24].CLK
vga_clock => current_point.y[25].CLK
vga_clock => current_point.y[26].CLK
vga_clock => current_point.y[27].CLK
vga_clock => current_point.y[28].CLK
vga_clock => current_point.y[29].CLK
vga_clock => current_point.y[30].CLK
vga_clock => current_point.x[0].CLK
vga_clock => current_point.x[1].CLK
vga_clock => current_point.x[2].CLK
vga_clock => current_point.x[3].CLK
vga_clock => current_point.x[4].CLK
vga_clock => current_point.x[5].CLK
vga_clock => current_point.x[6].CLK
vga_clock => current_point.x[7].CLK
vga_clock => current_point.x[8].CLK
vga_clock => current_point.x[9].CLK
vga_clock => current_point.x[10].CLK
vga_clock => current_point.x[11].CLK
vga_clock => current_point.x[12].CLK
vga_clock => current_point.x[13].CLK
vga_clock => current_point.x[14].CLK
vga_clock => current_point.x[15].CLK
vga_clock => current_point.x[16].CLK
vga_clock => current_point.x[17].CLK
vga_clock => current_point.x[18].CLK
vga_clock => current_point.x[19].CLK
vga_clock => current_point.x[20].CLK
vga_clock => current_point.x[21].CLK
vga_clock => current_point.x[22].CLK
vga_clock => current_point.x[23].CLK
vga_clock => current_point.x[24].CLK
vga_clock => current_point.x[25].CLK
vga_clock => current_point.x[26].CLK
vga_clock => current_point.x[27].CLK
vga_clock => current_point.x[28].CLK
vga_clock => current_point.x[29].CLK
vga_clock => current_point.x[30].CLK
reset => current_point.y[0].ACLR
reset => current_point.y[1].ACLR
reset => current_point.y[2].ACLR
reset => current_point.y[3].ACLR
reset => current_point.y[4].ACLR
reset => current_point.y[5].ACLR
reset => current_point.y[6].ACLR
reset => current_point.y[7].ACLR
reset => current_point.y[8].ACLR
reset => current_point.y[9].ACLR
reset => current_point.y[10].ACLR
reset => current_point.y[11].ACLR
reset => current_point.y[12].ACLR
reset => current_point.y[13].ACLR
reset => current_point.y[14].ACLR
reset => current_point.y[15].ACLR
reset => current_point.y[16].ACLR
reset => current_point.y[17].ACLR
reset => current_point.y[18].ACLR
reset => current_point.y[19].ACLR
reset => current_point.y[20].ACLR
reset => current_point.y[21].ACLR
reset => current_point.y[22].ACLR
reset => current_point.y[23].ACLR
reset => current_point.y[24].ACLR
reset => current_point.y[25].ACLR
reset => current_point.y[26].ACLR
reset => current_point.y[27].ACLR
reset => current_point.y[28].ACLR
reset => current_point.y[29].ACLR
reset => current_point.y[30].ACLR
reset => current_point.x[0].ACLR
reset => current_point.x[1].ACLR
reset => current_point.x[2].ACLR
reset => current_point.x[3].ACLR
reset => current_point.x[4].ACLR
reset => current_point.x[5].ACLR
reset => current_point.x[6].ACLR
reset => current_point.x[7].ACLR
reset => current_point.x[8].ACLR
reset => current_point.x[9].ACLR
reset => current_point.x[10].ACLR
reset => current_point.x[11].ACLR
reset => current_point.x[12].ACLR
reset => current_point.x[13].ACLR
reset => current_point.x[14].ACLR
reset => current_point.x[15].ACLR
reset => current_point.x[16].ACLR
reset => current_point.x[17].ACLR
reset => current_point.x[18].ACLR
reset => current_point.x[19].ACLR
reset => current_point.x[20].ACLR
reset => current_point.x[21].ACLR
reset => current_point.x[22].ACLR
reset => current_point.x[23].ACLR
reset => current_point.x[24].ACLR
reset => current_point.x[25].ACLR
reset => current_point.x[26].ACLR
reset => current_point.x[27].ACLR
reset => current_point.x[28].ACLR
reset => current_point.x[29].ACLR
reset => current_point.x[30].ACLR
point.y[0] <= point.y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[1] <= point.y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[2] <= point.y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[3] <= point.y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[4] <= point.y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[5] <= point.y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[6] <= point.y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[7] <= point.y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[8] <= point.y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[9] <= point.y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[10] <= point.y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[11] <= point.y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[12] <= point.y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[13] <= point.y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[14] <= point.y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[15] <= point.y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[16] <= point.y[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[17] <= point.y[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[18] <= point.y[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[19] <= point.y[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[20] <= point.y[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[21] <= point.y[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[22] <= point.y[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[23] <= point.y[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[24] <= point.y[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[25] <= point.y[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[26] <= point.y[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[27] <= point.y[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[28] <= point.y[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[29] <= point.y[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[30] <= point.y[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[0] <= point.x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[1] <= point.x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[2] <= point.x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[3] <= point.x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[4] <= point.x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[5] <= point.x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[6] <= point.x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[7] <= point.x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[8] <= point.x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[9] <= point.x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[10] <= point.x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[11] <= point.x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[12] <= point.x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[13] <= point.x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[14] <= point.x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[15] <= point.x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[16] <= point.x[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[17] <= point.x[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[18] <= point.x[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[19] <= point.x[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[20] <= point.x[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[21] <= point.x[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[22] <= point.x[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[23] <= point.x[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[24] <= point.x[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[25] <= point.x[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[26] <= point.x[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[27] <= point.x[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[28] <= point.x[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[29] <= point.x[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[30] <= point.x[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_valid <= point_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_sync <= h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_sync <= v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE


