
**** 09/16/19 17:16:31 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-JEDL_Project_1"  [ h:\00_fall_2019\jedl\project1\pspice\jedl_project_1-pspicefiles\schematic1\jedl_project_1


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "JEDL_Project_1.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.LIB "../../../jedl_project_1-pspicefiles/jedl_project_1.lib" 
* From [PSPICE NETLIST] section of C:\Users\o167m805\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 1 0 0.001 SKIPBP 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source JEDL_PROJECT_1
V_V2         N00351 0  
+SIN 0 28 120Hz 0 0 0
D_D1         0 N00351 Dbreak 
D_D2         0 0 Dbreak 
D_D3         N00351 N00579 Dbreak 
D_D4         0 N00579 Dbreak 
C_Filtering_Capacitor         0 N00579  1000u  TC=0,0 
X_U1         N03579 N03973 N04033 N37582 N29598 0 N14816 N14816 N00579 N00579
+  N03521 LM723
C_Frequency_Compensation         N04033 N03521  1u  TC=0,0 
R_RI         0 N04033  3.243k TC=0,0 
Q_Q1         N00579 N14816 N03579 QbreakN 
R_R3         0 N29598  0.981k TC=0,0 
R_R5         N04033 N03973  4.56k TC=0,0 
R_RSC         N03579 N03973  0.95 TC=0,0 
C_C1         N37389 0  100u  TC=0,0 
V_V3         N37381 0  
+PULSE 0 5 0 1n 1n 1.3333333m 2m
R_R6         N37381 N37389  680 TC=0,0 
V_Arduino         N37582 0 5Vdc
R_R7         N39401 N03579  468k TC=0,0 
R_R8         0 N39401  330k TC=0,0 
R_R9         0 N03973  1k TC=0,0 

**** RESUMING JEDL_Project_1.cir ****
.END

**** 09/16/19 17:16:31 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-JEDL_Project_1"  [ h:\00_fall_2019\jedl\project1\pspice\jedl_project_1-pspicefiles\schematic1\jedl_project_1


 ****     Diode MODEL PARAMETERS


******************************************************************************




               Dbreak          X_U1.Dz         
          IS   10.000000E-15   50.000000E-15 
          BV                    5.79         
         IBV                   50.000000E-09 
          RS     .1             4            
         CJO  100.000000E-15                 


**** 09/16/19 17:16:31 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-JEDL_Project_1"  [ h:\00_fall_2019\jedl\project1\pspice\jedl_project_1-pspicefiles\schematic1\jedl_project_1


 ****     BJT MODEL PARAMETERS


******************************************************************************




               QbreakN         X_U1.Npn1       
               NPN             NPN             
       LEVEL    1               1            
          IS  100.000000E-18   10.000000E-15 
          BF   50              55            
          NF    1               1            
          BR    1               1            
          NR    1               1            
         ISS    0               0            
          RE    0               0            
          RC    0               0            
         CJE    0               0            
         VJE     .75             .75         
         CJC    0               0            
         VJC     .75             .75         
         MJC     .33             .33         
        XCJC    1               1            
         CJS    0               0            
         VJS     .75             .75         
          KF    0               0            
          AF    1               1            
          CN    2.42            2.42         
           D     .87             .87         

Reducing minimum delta to make the circuit converge.


          JOB CONCLUDED

**** 09/16/19 17:16:31 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-JEDL_Project_1"  [ h:\00_fall_2019\jedl\project1\pspice\jedl_project_1-pspicefiles\schematic1\jedl_project_1


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  License check-out time            =       62.31
  Total job time (using Solver 1)   =        2.41
