<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="12"/>
<c f="1" b="19" e="19"/>
<c f="1" b="20" e="20"/>
<c f="1" b="21" e="21"/>
<c f="1" b="22" e="21"/>
<c f="1" b="26" e="26"/>
<c f="1" b="27" e="27"/>
<c f="1" b="28" e="28"/>
<c f="1" b="29" e="29"/>
<c f="1" b="30" e="30"/>
<c f="1" b="31" e="31"/>
<c f="1" b="32" e="32"/>
<c f="1" b="33" e="32"/>
</Comments>
<Macros/>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="14" e="12"/>
<c f="2" b="31" e="31"/>
<c f="2" b="32" e="32"/>
<c f="2" b="33" e="33"/>
<c f="2" b="34" e="34"/>
<c f="2" b="35" e="35"/>
<c f="2" b="36" e="36"/>
<c f="2" b="37" e="36"/>
<c f="2" b="40" e="40"/>
<c f="2" b="41" e="40"/>
<c f="2" b="43" e="43"/>
<c f="2" b="44" e="44"/>
<c f="2" b="45" e="44"/>
<c f="2" b="50" e="50"/>
<c f="2" b="51" e="51"/>
<c f="2" b="52" e="52"/>
<c f="2" b="53" e="53"/>
<c f="2" b="54" e="53"/>
<c f="2" b="59" e="59"/>
<c f="2" b="60" e="59"/>
<c f="2" b="62" e="62"/>
<c f="2" b="63" e="63"/>
<c f="2" b="64" e="64"/>
<c f="2" b="65" e="65"/>
<c f="2" b="66" e="66"/>
<c f="2" b="67" e="66"/>
<c f="2" b="69" e="69"/>
<c f="2" b="70" e="70"/>
<c f="2" b="71" e="71"/>
<c f="2" b="72" e="72"/>
<c f="2" b="73" e="73"/>
<c f="2" b="74" e="73"/>
<c f="2" b="76" e="76"/>
<c f="2" b="77" e="76"/>
<c f="2" b="79" e="79"/>
<c f="2" b="80" e="80"/>
<c f="2" b="81" e="81"/>
<c f="2" b="82" e="82"/>
<c f="2" b="83" e="83"/>
<c f="2" b="84" e="83"/>
<c f="2" b="89" e="89"/>
<c f="2" b="90" e="90"/>
<c f="2" b="91" e="90"/>
<c f="2" b="94" e="94"/>
<c f="2" b="95" e="95"/>
<c f="2" b="96" e="95"/>
<c f="2" b="100" e="100"/>
<c f="2" b="101" e="101"/>
<c f="2" b="102" e="102"/>
<c f="2" b="103" e="102"/>
<c f="2" b="107" e="107"/>
<c f="2" b="108" e="108"/>
<c f="2" b="109" e="108"/>
<c f="2" b="113" e="113"/>
<c f="2" b="114" e="114"/>
<c f="2" b="115" e="115"/>
<c f="2" b="116" e="116"/>
<c f="2" b="117" e="116"/>
<c f="2" b="119" e="119"/>
<c f="2" b="120" e="120"/>
<c f="2" b="121" e="120"/>
<c f="2" b="123" e="123"/>
<c f="2" b="124" e="123"/>
<c f="2" b="126" e="126"/>
<c f="2" b="127" e="126"/>
<c f="2" b="131" e="131"/>
<c f="2" b="133" e="131"/>
</Comments>
<Macros>
<m f="2" bl="38" bc="51" el="38" ec="51"/>
<m f="2" bl="39" bc="46" el="39" ec="46"/>
</Macros>
<tun>
<ns name="llvm" id="0781fffcd635d820a7f74e261caa02d7_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="20" lineend="131" original="">
<cr namespace="llvm" access="none" kind="class" name="MachineFunction" id="0781fffcd635d820a7f74e261caa02d7_7a76e175133a980deee19d81d954fcc0" file="2" linestart="22" lineend="22"/>
<cr namespace="llvm" access="none" kind="class" name="MachineInstr" id="0781fffcd635d820a7f74e261caa02d7_6044ca844a7ec5fb9a6c63d2c45cb3c4" file="2" linestart="23" lineend="23"/>
<cr namespace="llvm" access="none" kind="class" name="SDep" id="0781fffcd635d820a7f74e261caa02d7_a82d711a2cc16da522d74141ed157271" file="2" linestart="24" lineend="24"/>
<cr namespace="llvm" access="none" kind="class" name="SUnit" id="0781fffcd635d820a7f74e261caa02d7_e6e0bef73ec0f29fb1f80553ba33467e" file="2" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="TargetRegisterClass" id="0781fffcd635d820a7f74e261caa02d7_e5ad748063c898b7dab27775bba1a499" file="2" linestart="26" lineend="26"/>
<cr namespace="llvm" access="none" kind="class" name="TargetSchedModel" id="0781fffcd635d820a7f74e261caa02d7_5acb55a401cd87fe6359346e119c1173" file="2" linestart="27" lineend="27"/>
<cr namespace="llvm" access="none" kind="struct" name="MachineSchedPolicy" id="0781fffcd635d820a7f74e261caa02d7_7fda816f091e983a50f4996e271dd94d" file="2" linestart="28" lineend="28"/>
<tm namespace="llvm" access="none" kind="class" name="SmallVectorImpl" id="0781fffcd635d820a7f74e261caa02d7_0ea384b878b9f0ea4b12ff167bce70bf" file="2" linestart="29" lineend="29" previous="96ed60b524dd53b8d6b92c178537632e_0ea384b878b9f0ea4b12ff167bce70bf">
<template_parameters>
<ttp name="T" id="0781fffcd635d820a7f74e261caa02d7_74e6d19455bf8091bee937f7cb9cab30" depth="" index="" proto="type-parameter-0-0"/>
</template_parameters>
<cr namespace="llvm" access="none" kind="class" name="SmallVectorImpl" id="0781fffcd635d820a7f74e261caa02d7_de149a278b9bdd7657798d3ddb9a06b4" file="2" linestart="29" lineend="29" previous="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
</tm>
<cr namespace="llvm" access="none" depth="1" kind="class" name="TargetSubtargetInfo" id="0781fffcd635d820a7f74e261caa02d7_00c12b8656a07c06a75b4b5e52fcd2ea" file="2" linestart="37" lineend="129">
<base access="public">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</base>
<cr access="public" kind="class" name="TargetSubtargetInfo" id="0781fffcd635d820a7f74e261caa02d7_69b31a2b641695501e4effb59663e6d7" file="2" linestart="37" lineend="37"/>
<c name="TargetSubtargetInfo" id="0781fffcd635d820a7f74e261caa02d7_04c8d4e5035d703c15bba5216083b499" file="2" linestart="38" lineend="38" copyconst="true" access="private" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::TargetSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="0781fffcd635d820a7f74e261caa02d7_00c12b8656a07c06a75b4b5e52fcd2ea"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="operator=" id="0781fffcd635d820a7f74e261caa02d7_c1b094e0af31fe7d6c4dbbe8505b5c7d" file="2" linestart="39" lineend="39" operator="true" access="private" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::TargetSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="0781fffcd635d820a7f74e261caa02d7_00c12b8656a07c06a75b4b5e52fcd2ea"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="protected"/>
<c name="TargetSubtargetInfo" id="0781fffcd635d820a7f74e261caa02d7_dee4506026338d13cc63692bbbfeb097" file="2" linestart="41" lineend="41" access="protected" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</c>
<Decl access="public"/>
<e parent="0781fffcd635d820a7f74e261caa02d7_00c12b8656a07c06a75b4b5e52fcd2ea" access="public" name="AntiDepBreakMode" id="0781fffcd635d820a7f74e261caa02d7_e896fa18974035b0fb9f33483f707930" file="2" linestart="45" lineend="45" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="ANTIDEP_NONE" id="0781fffcd635d820a7f74e261caa02d7_32599384398405e7cc4f356507e03c71" file="2" linestart="45" lineend="45">
<et>
<e id="0781fffcd635d820a7f74e261caa02d7_e896fa18974035b0fb9f33483f707930"/>
</et>
</ec>
<ec name="ANTIDEP_CRITICAL" id="0781fffcd635d820a7f74e261caa02d7_a1b3e1454bc1e3a728943ad99c34b326" file="2" linestart="45" lineend="45">
<et>
<e id="0781fffcd635d820a7f74e261caa02d7_e896fa18974035b0fb9f33483f707930"/>
</et>
</ec>
<ec name="ANTIDEP_ALL" id="0781fffcd635d820a7f74e261caa02d7_f85bc9b602a88abcd362b5ec59646a4b" file="2" linestart="45" lineend="45">
<et>
<e id="0781fffcd635d820a7f74e261caa02d7_e896fa18974035b0fb9f33483f707930"/>
</et>
</ec>
</e>
<tyd name="AntiDepBreakMode" id="0781fffcd635d820a7f74e261caa02d7_5bbd947604d99a1db633ce05e039f1d4" file="2" linestart="45" lineend="45">
<ety>
<et>
<e id="0781fffcd635d820a7f74e261caa02d7_e896fa18974035b0fb9f33483f707930"/>
</et>
</ety>
</tyd>
<tyd name="RegClassVector" id="0781fffcd635d820a7f74e261caa02d7_ed89b7e889f6a317ab7826f16a74ca4b" file="2" linestart="46" lineend="46">
<tss>
<templatebase id="0781fffcd635d820a7f74e261caa02d7_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<QualType const="true">
<rt>
<cr id="0781fffcd635d820a7f74e261caa02d7_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</template_arguments>
</tss>
</tyd>
<d name="~TargetSubtargetInfo" id="0781fffcd635d820a7f74e261caa02d7_2a73dd5e8ce5022f56a56966f08bcdf1" file="2" linestart="48" lineend="48" virtual="true" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
</d>
<m name="resolveSchedClass" id="0781fffcd635d820a7f74e261caa02d7_588aab248316cc657626befd21bb730d" file="2" linestart="54" lineend="57" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="SchedClass" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="0781fffcd635d820a7f74e261caa02d7_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SchedModel" proto="const llvm::TargetSchedModel *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="0781fffcd635d820a7f74e261caa02d7_5acb55a401cd87fe6359346e119c1173"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="55" cb="80" le="57" ce="3">
<rx lb="56" cb="5" le="56" ce="12" pvirg="true">
<n32 lb="56" cb="12">
<n45 lb="56" cb="12">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="useMachineScheduler" id="0781fffcd635d820a7f74e261caa02d7_29134fdf78b517a1aa6e5699afe39c4f" file="2" linestart="60" lineend="60" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="enableMachineScheduler" id="0781fffcd635d820a7f74e261caa02d7_e1ce20e5929c54aaadbe83f87b8f3036" file="2" linestart="67" lineend="67" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="enablePostMachineScheduler" id="0781fffcd635d820a7f74e261caa02d7_68f92f11657ed07f17228f295c972342" file="2" linestart="74" lineend="74" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="enableAtomicExpandLoadLinked" id="0781fffcd635d820a7f74e261caa02d7_24a0a2d142bb9425664762143024452f" file="2" linestart="77" lineend="77" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="overrideSchedPolicy" id="0781fffcd635d820a7f74e261caa02d7_21476eaceb54cc6b75397314a60fbee4" file="2" linestart="84" lineend="87" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Policy" proto="llvm::MachineSchedPolicy &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0781fffcd635d820a7f74e261caa02d7_7fda816f091e983a50f4996e271dd94d"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="begin" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="0781fffcd635d820a7f74e261caa02d7_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="end" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="0781fffcd635d820a7f74e261caa02d7_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NumRegionInstrs" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="87" cb="68" le="87" ce="69"/>

</Stmt>
</m>
<m name="adjustSchedDependency" id="0781fffcd635d820a7f74e261caa02d7_544599c254e59cfc8253ef43a590a19c" file="2" linestart="91" lineend="92" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="def" proto="llvm::SUnit *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="0781fffcd635d820a7f74e261caa02d7_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="use" proto="llvm::SUnit *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="0781fffcd635d820a7f74e261caa02d7_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="dep" proto="llvm::SDep &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0781fffcd635d820a7f74e261caa02d7_a82d711a2cc16da522d74141ed157271"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="92" cb="55" le="92" ce="57"/>

</Stmt>
</m>
<m name="getAntiDepBreakMode" id="0781fffcd635d820a7f74e261caa02d7_dcc22c0642070fe9054ef8b415492e2e" file="2" linestart="96" lineend="98" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="AntiDepBreakMode">
<Tdef>
<ety>
<et>
<e id="0781fffcd635d820a7f74e261caa02d7_e896fa18974035b0fb9f33483f707930"/>
</et>
</ety>
</Tdef>
</fpt>
<Stmt>
<u lb="96" cb="56" le="98" ce="3">
<rx lb="97" cb="5" le="97" ce="12" pvirg="true">
<drx lb="97" cb="12" id="0781fffcd635d820a7f74e261caa02d7_32599384398405e7cc4f356507e03c71" nm="ANTIDEP_NONE"/>
</rx>
</u>

</Stmt>
</m>
<m name="getCriticalPathRCs" id="0781fffcd635d820a7f74e261caa02d7_9287a393a42cf93f50c72bb250f319f5" file="2" linestart="103" lineend="105" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="CriticalPathRCs" proto="RegClassVector &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<tss>
<templatebase id="0781fffcd635d820a7f74e261caa02d7_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<QualType const="true">
<rt>
<cr id="0781fffcd635d820a7f74e261caa02d7_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</template_arguments>
</tss>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="103" cb="74" le="105" ce="3">
<rx lb="104" cb="5" le="104" ce="34" pvirg="true">
<mce lb="104" cb="12" le="104" ce="34" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_d898fca543751f6d43130d4d23b402ff">
<exp pvirg="true"/>
<mex lb="104" cb="12" le="104" ce="28" id="cc7c47255f6621964b49dbeb63bbaba4_d898fca543751f6d43130d4d23b402ff" nm="clear" point="1">
<drx lb="104" cb="12" kind="lvalue" nm="CriticalPathRCs"/>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getOptLevelToEnablePostRAScheduler" id="0781fffcd635d820a7f74e261caa02d7_f65f3012a66c91e2ed226aa6406f15a5" file="2" linestart="109" lineend="111" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="CodeGenOpt::Level">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_0b0f3000a15bf2f9868b7887fbc0ad22"/>
</et>
</ety>
</fpt>
<Stmt>
<u lb="109" cb="72" le="111" ce="3">
<rx lb="110" cb="5" le="110" ce="24" pvirg="true">
<drx lb="110" cb="12" le="110" ce="24" id="45c615104112f38418593d19b274cd4b_54303084907501a61a26e92fdddc7ab6" nm="Default"/>
</rx>
</u>

</Stmt>
</m>
<m name="enableRALocalReassignment" id="0781fffcd635d820a7f74e261caa02d7_e809b6ac7eb788f130bb6a1201b6f8d2" file="2" linestart="117" lineend="117" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="OptLevel" proto="CodeGenOpt::Level" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_0b0f3000a15bf2f9868b7887fbc0ad22"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="useAA" id="0781fffcd635d820a7f74e261caa02d7_e859dc6167572625f02a51011b90abde" file="2" linestart="121" lineend="121" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="enableEarlyIfConversion" id="0781fffcd635d820a7f74e261caa02d7_2c5451818faaadd73c1ea050f737999f" file="2" linestart="124" lineend="124" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="124" cb="48" le="124" ce="64">
<rx lb="124" cb="50" le="124" ce="57" pvirg="true">
<n9 lb="124" cb="57"/>
</rx>
</u>

</Stmt>
</m>
<m name="resetSubtargetFeatures" id="0781fffcd635d820a7f74e261caa02d7_c425994f1367cd8a1aff17907f37a857" file="2" linestart="127" lineend="127" virtual="true" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="0781fffcd635d820a7f74e261caa02d7_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="127" cb="66" le="127" ce="68"/>

</Stmt>
</m>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="3b44b81979b457038fde8ce9f82472d4_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="17" lineend="17"/>
<c name="TargetSubtargetInfo" id="3b44b81979b457038fde8ce9f82472d4_dee4506026338d13cc63692bbbfeb097" file="1" linestart="22" lineend="22" previous="0781fffcd635d820a7f74e261caa02d7_dee4506026338d13cc63692bbbfeb097" access="protected" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<BaseInit>
<n10 lb="22" cb="22">
<typeptr id="8d3106597c32b172c14281d3ca7a27f5_504452802b93ed6dc7d78caba1d66592"/>
<temp/>
</n10>

</BaseInit>
<Stmt>
<u lb="22" cb="44" le="22" ce="45"/>

</Stmt>
</c>
<d name="~TargetSubtargetInfo" id="3b44b81979b457038fde8ce9f82472d4_2a73dd5e8ce5022f56a56966f08bcdf1" file="1" linestart="24" lineend="24" previous="0781fffcd635d820a7f74e261caa02d7_2a73dd5e8ce5022f56a56966f08bcdf1" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
<Stmt>
<u lb="24" cb="45" le="24" ce="46"/>

</Stmt>
</d>
<v name="BenchMachineSched" proto="cl::opt&lt;bool&gt;" id="3b44b81979b457038fde8ce9f82472d4_ec4401fc1327e015795b8b3276b4b9ae" file="1" linestart="33" lineend="34" storage="static" init="true" access2="none">
<ety>
<tss>
<templatebase id="8fc81b0a2dcd5b35a26a25e1b5d39036_c9bf7b6e3f4fc6a48ff30ddf07d50932"/>
<template_arguments>
<bt name="bool"/>
</template_arguments>
</tss>
</ety>
<Stmt>
<n10 lb="33" cb="22" le="34" ce="79">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_159a4ec02d6437f83aff29832008bf3b">
<template_arguments>
<bt name="bool"/>
<integer value="0"/>
<rt>
<cts id="8fc81b0a2dcd5b35a26a25e1b5d39036_a751ccbbc5743d753794c031d9d4ddac">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n52 lb="33" cb="40">
<slit/>
</n52>
<mte lb="33" cb="57" le="33" ce="61">
<exp pvirg="true"/>
<drx lb="33" cb="57" le="33" ce="61" id="8fc81b0a2dcd5b35a26a25e1b5d39036_ebc6e7e374084e5cf055cea2105032a8" nm="Hidden"/>
</mte>
<mte lb="34" cb="5" le="34" ce="78">
<exp pvirg="true"/>
<n32 lb="34" cb="5" le="34" ce="78">
<n26 lb="34" cb="5" le="34" ce="78">
<n10 lb="34" cb="5" le="34" ce="14">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_b8a5dec72d1dadf41da5e57211f1fda6"/>
<temp/>
<n32 lb="34" cb="14">
<n52 lb="34" cb="14">
<slit/>
</n52>
</n32>
</n10>
</n26>
</n32>
</mte>
</n10>

</Stmt>
</v>
<m name="useMachineScheduler" id="3b44b81979b457038fde8ce9f82472d4_29134fdf78b517a1aa6e5699afe39c4f" file="1" linestart="36" lineend="40" previous="0781fffcd635d820a7f74e261caa02d7_29134fdf78b517a1aa6e5699afe39c4f" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="36" cb="55" le="40" ce="1">
<if lb="37" cb="3" le="38" ce="12">
<n32 lb="37" cb="7" le="37" ce="43">
<mce lb="37" cb="7" le="37" ce="43" nbparm="0" id="8fc81b0a2dcd5b35a26a25e1b5d39036_db0f6fcdceae85fa8ae70dd95911435b">
<exp pvirg="true"/>
<mex lb="37" cb="7" le="37" ce="25" id="8fc81b0a2dcd5b35a26a25e1b5d39036_db0f6fcdceae85fa8ae70dd95911435b" nm="getNumOccurrences" point="1">
<n32 lb="37" cb="7">
<drx lb="37" cb="7" kind="lvalue" id="3b44b81979b457038fde8ce9f82472d4_ec4401fc1327e015795b8b3276b4b9ae" nm="BenchMachineSched"/>
</n32>
</mex>
</mce>
</n32>
<rx lb="38" cb="5" le="38" ce="12" pvirg="true">
<n32 lb="38" cb="12">
<mce lb="38" cb="12" nbparm="0" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e">
<exp pvirg="true"/>
<mex lb="38" cb="12" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e" nm="operator _Bool" point="1">
<n32 lb="38" cb="12">
<drx lb="38" cb="12" kind="lvalue" id="3b44b81979b457038fde8ce9f82472d4_ec4401fc1327e015795b8b3276b4b9ae" nm="BenchMachineSched"/>
</n32>
</mex>
</mce>
</n32>
</rx>
</if>
<rx lb="39" cb="3" le="39" ce="33" pvirg="true">
<mce lb="39" cb="10" le="39" ce="33" nbparm="0" id="0781fffcd635d820a7f74e261caa02d7_e1ce20e5929c54aaadbe83f87b8f3036">
<exp pvirg="true"/>
<mex lb="39" cb="10" id="0781fffcd635d820a7f74e261caa02d7_e1ce20e5929c54aaadbe83f87b8f3036" nm="enableMachineScheduler" arrow="1">
<n19 lb="39" cb="10"/>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="enableAtomicExpandLoadLinked" id="3b44b81979b457038fde8ce9f82472d4_24a0a2d142bb9425664762143024452f" file="1" linestart="42" lineend="44" previous="0781fffcd635d820a7f74e261caa02d7_24a0a2d142bb9425664762143024452f" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="42" cb="64" le="44" ce="1">
<rx lb="43" cb="3" le="43" ce="10" pvirg="true">
<n9 lb="43" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="enableMachineScheduler" id="3b44b81979b457038fde8ce9f82472d4_e1ce20e5929c54aaadbe83f87b8f3036" file="1" linestart="46" lineend="48" previous="0781fffcd635d820a7f74e261caa02d7_e1ce20e5929c54aaadbe83f87b8f3036" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="46" cb="58" le="48" ce="1">
<rx lb="47" cb="3" le="47" ce="10" pvirg="true">
<n9 lb="47" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="enableRALocalReassignment" id="3b44b81979b457038fde8ce9f82472d4_e809b6ac7eb788f130bb6a1201b6f8d2" file="1" linestart="50" lineend="53" previous="0781fffcd635d820a7f74e261caa02d7_e809b6ac7eb788f130bb6a1201b6f8d2" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="OptLevel" proto="CodeGenOpt::Level" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_0b0f3000a15bf2f9868b7887fbc0ad22"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="51" cb="39" le="53" ce="1">
<rx lb="52" cb="3" le="52" ce="10" pvirg="true">
<n9 lb="52" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="enablePostMachineScheduler" id="3b44b81979b457038fde8ce9f82472d4_68f92f11657ed07f17228f295c972342" file="1" linestart="55" lineend="57" previous="0781fffcd635d820a7f74e261caa02d7_68f92f11657ed07f17228f295c972342" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="55" cb="62" le="57" ce="1">
<rx lb="56" cb="3" le="56" ce="27" pvirg="true">
<n32 lb="56" cb="10" le="56" ce="27">
<mex lb="56" cb="10" le="56" ce="27" kind="lvalue" id="85f760b23bda1d3803f26693a8f98c1c_22ae5ef0eb5135204a6659e80fb39f3e" nm="PostRAScheduler" arrow="1">
<mce lb="56" cb="10" le="56" ce="24" nbparm="0" id="8d3106597c32b172c14281d3ca7a27f5_b4a9a7cb735bd8c667d92ee796c8c905">
<exp pvirg="true"/>
<mex lb="56" cb="10" id="8d3106597c32b172c14281d3ca7a27f5_b4a9a7cb735bd8c667d92ee796c8c905" nm="getSchedModel" arrow="1">
<n32 lb="56" cb="10">
<n19 lb="56" cb="10"/>
</n32>
</mex>
</mce>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="useAA" id="3b44b81979b457038fde8ce9f82472d4_e859dc6167572625f02a51011b90abde" file="1" linestart="59" lineend="61" previous="0781fffcd635d820a7f74e261caa02d7_e859dc6167572625f02a51011b90abde" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="59" cb="41" le="61" ce="1">
<rx lb="60" cb="3" le="60" ce="10" pvirg="true">
<n9 lb="60" cb="10"/>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
