// Seed: 3010366427
module module_0;
  assign module_2.id_2 = 0;
  logic id_1;
  logic id_2;
  assign module_1.id_4 = 0;
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    input wand id_4
);
  module_0 modCall_1 ();
  wire id_6;
endmodule
module module_2 (
    input  wand  id_0,
    input  tri1  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  wor   id_4,
    output tri1  id_5,
    input  wand  id_6,
    output wire  id_7
);
  final begin : LABEL_0
    $signed(65);
    ;
  end
  assign id_5 = id_2 * "";
  assign id_5 = 1;
  logic [7:0] id_9;
  ;
  module_0 modCall_1 ();
  generate
    assign id_9 = id_9[(-1)+1][1];
  endgenerate
endmodule
