# //  Questa Sim
# //  Version 2019.3_2 linux Sep 24 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do fm_radio.do
# -9
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 2019.3_2 Lib Mapping Utility 2019.09 Sep 24 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:47 on Mar 14,2025
# vlog -reportprogress 300 -work work ../sv/add.sv 
# -- Compiling package GLOBALS
# -- Compiling module add_two_inputs
# 
# Top level modules:
# 	add_two_inputs
# End time: 15:12:47 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:47 on Mar 14,2025
# vlog -reportprogress 300 -work work ../sv/demodulate.sv 
# -- Compiling package GLOBALS
# -- Compiling module fifo
# -- Compiling module divide_two_inputs
# -- Compiling module qarctan_two_inputs
# -- Compiling module qarctan_stage_1
# -- Importing package GLOBALS
# -- Compiling module qarctan_stage_3
# -- Compiling module demodulate_two_inputs
# -- Compiling module demodulate_stage_1
# -- Compiling module demodulate_stage_2
# 
# Top level modules:
# 	demodulate_two_inputs
# End time: 15:12:47 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:47 on Mar 14,2025
# vlog -reportprogress 300 -work work ../sv/divide.sv 
# -- Compiling package GLOBALS
# -- Compiling module divide_two_inputs
# 
# Top level modules:
# 	divide_two_inputs
# End time: 15:12:47 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:47 on Mar 14,2025
# vlog -reportprogress 300 -work work ../sv/fifo.sv 
# -- Compiling package GLOBALS
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 15:12:47 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:47 on Mar 14,2025
# vlog -reportprogress 300 -work work ../sv/fir_cmplx.sv 
# -- Compiling package GLOBALS
# -- Compiling module fir_cmplx
# -- Importing package GLOBALS
# 
# Top level modules:
# 	fir_cmplx
# End time: 15:12:47 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:47 on Mar 14,2025
# vlog -reportprogress 300 -work work ../sv/fir.sv 
# -- Compiling package GLOBALS
# -- Compiling module fir
# -- Importing package GLOBALS
# 
# Top level modules:
# 	fir
# End time: 15:12:47 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:47 on Mar 14,2025
# vlog -reportprogress 300 -work work ../sv/gain.sv 
# -- Compiling package GLOBALS
# -- Compiling module gain_one_input
# -- Importing package GLOBALS
# 
# Top level modules:
# 	gain_one_input
# End time: 15:12:47 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:47 on Mar 14,2025
# vlog -reportprogress 300 -work work ../sv/global.sv 
# -- Compiling package GLOBALS
# 
# Top level modules:
# 	--none--
# End time: 15:12:47 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:47 on Mar 14,2025
# vlog -reportprogress 300 -work work ../sv/iir.sv 
# -- Compiling package GLOBALS
# -- Compiling module iir
# -- Importing package GLOBALS
# 
# Top level modules:
# 	iir
# End time: 15:12:47 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:47 on Mar 14,2025
# vlog -reportprogress 300 -work work ../sv/multiply.sv 
# -- Compiling package GLOBALS
# -- Compiling module multiply_two_inputs
# -- Importing package GLOBALS
# 
# Top level modules:
# 	multiply_two_inputs
# End time: 15:12:47 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:47 on Mar 14,2025
# vlog -reportprogress 300 -work work ../sv/qarctan.sv 
# -- Compiling package GLOBALS
# -- Compiling module fifo
# -- Compiling module divide_two_inputs
# -- Compiling module qarctan_two_inputs
# -- Compiling module qarctan_stage_1
# -- Importing package GLOBALS
# -- Compiling module qarctan_stage_3
# 
# Top level modules:
# 	qarctan_two_inputs
# End time: 15:12:47 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:47 on Mar 14,2025
# vlog -reportprogress 300 -work work ../sv/readIQ.sv 
# -- Compiling package GLOBALS
# -- Compiling module read_iq
# -- Importing package GLOBALS
# 
# Top level modules:
# 	read_iq
# End time: 15:12:47 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:47 on Mar 14,2025
# vlog -reportprogress 300 -work work ../sv/sub.sv 
# -- Compiling package GLOBALS
# -- Compiling module sub_two_inputs
# 
# Top level modules:
# 	sub_two_inputs
# End time: 15:12:48 on Mar 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:48 on Mar 14,2025
# vlog -reportprogress 300 -work work ../sv/fm_radio.sv 
# -- Compiling package GLOBALS
# -- Compiling module add_two_inputs
# -- Compiling module sub_two_inputs
# -- Compiling module multiply_two_inputs
# -- Importing package GLOBALS
# -- Compiling module fifo
# -- Compiling module divide_two_inputs
# -- Compiling module qarctan_two_inputs
# -- Compiling module qarctan_stage_1
# -- Compiling module qarctan_stage_3
# -- Compiling module demodulate_two_inputs
# -- Compiling module demodulate_stage_1
# -- Compiling module demodulate_stage_2
# -- Compiling module fir
# -- Compiling module fir_cmplx
# -- Compiling module read_iq
# -- Compiling module gain_one_input
# -- Compiling module iir
# -- Compiling module fm_radio
# ** Warning: ../sv/fm_radio.sv(875): (vlog-2283) Extra semicolon in $unit (global) scope.
# -- Compiling package fm_radio_sv_unit
# 
# Top level modules:
# 	fm_radio
# End time: 15:12:48 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:48 on Mar 14,2025
# vlog -reportprogress 300 -work work "+incdir+/vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src" /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src/uvm.sv 
# -- Compiling package uvm_pkg (uvm-1.2 Built-in)
# 
# Top level modules:
# 	--none--
# End time: 15:12:48 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:48 on Mar 14,2025
# vlog -reportprogress 300 -work work "+incdir+/vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src" /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh 
# End time: 15:12:48 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:48 on Mar 14,2025
# vlog -reportprogress 300 -work work "+incdir+/vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src" /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv 
# -- Compiling package questa_uvm_pkg
# -- Importing package uvm_pkg (uvm-1.2 Built-in)
# 
# Top level modules:
# 	--none--
# End time: 15:12:49 on Mar 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:49 on Mar 14,2025
# vlog -reportprogress 300 -work work "+incdir+/vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src" ../uvm/my_uvm_pkg.sv 
# -- Compiling package my_uvm_package
# -- Importing package uvm_pkg (uvm-1.2 Built-in)
# 
# Top level modules:
# 	--none--
# End time: 15:12:49 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 15:12:49 on Mar 14,2025
# vlog -reportprogress 300 -work work "+incdir+/vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src" ../uvm/my_uvm_tb.sv 
# -- Compiling package my_uvm_tb_sv_unit
# -- Importing package uvm_pkg (uvm-1.2 Built-in)
# -- Importing package my_uvm_package
# -- Compiling interface my_uvm_if
# -- Compiling module my_uvm_tb
# 
# Top level modules:
# 	my_uvm_tb
# End time: 15:12:50 on Mar 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -classdebug -voptargs="+acc" "+notimingchecks" -L work work.my_uvm_tb -wlf my_uvm_tb.wlf -sv_lib lib/uvm_dpi -dpicpppath /usr/bin/gcc "+incdir+/vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/" 
# Start time: 15:12:50 on Mar 14,2025
# Loading /tmp/swp8132@cobblepott.ece.northwestern.edu_dpi_14147/linux_gcc-8/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.my_uvm_if(fast)
# Loading work.uvm_pkg(fast)
# Loading work.my_uvm_package(fast)
# Loading work.my_uvm_tb_sv_unit(fast)
# Loading work.questa_uvm_pkg(fast)
# Loading work.my_uvm_tb(fast)
# Loading work.my_uvm_if(fast)
# Loading work.fm_radio_sv_unit(fast)
# Loading work.fm_radio(fast)
# Loading work.fifo(fast)
# Loading work.GLOBALS(fast)
# Loading work.read_iq(fast)
# Loading work.fir_cmplx(fast)
# Loading work.demodulate_two_inputs(fast)
# Loading work.fifo(fast__1)
# Loading work.demodulate_stage_1(fast)
# Loading work.qarctan_two_inputs(fast)
# Loading work.fifo(fast__2)
# Loading work.fifo(fast__3)
# Loading work.qarctan_stage_1(fast)
# Loading work.divide_two_inputs(fast)
# Loading work.qarctan_stage_3(fast)
# Loading work.demodulate_stage_2(fast)
# Loading work.fir(fast)
# Loading work.multiply_two_inputs(fast)
# Loading work.fir(fast__1)
# Loading work.fir(fast__2)
# Loading work.fir(fast__3)
# Loading work.add_two_inputs(fast)
# Loading work.iir(fast)
# Loading work.sub_two_inputs(fast)
# Loading work.gain_one_input(fast)
# Compiling /tmp/swp8132@cobblepott.ece.northwestern.edu_dpi_14147/linux_gcc-8/exportwrapper.c
# Loading /tmp/swp8132@cobblepott.ece.northwestern.edu_dpi_14147/linux_gcc-8/vsim_auto_compile.so
# Loading ./lib/uvm_dpi.so
# UVM_INFO /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_uvm_test...
# UVM_INFO /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# ------------------------------------------------------------------
# Name                       Type                        Size  Value
# ------------------------------------------------------------------
# uvm_test_top               my_uvm_test                 -     @359 
#   env                      my_uvm_env                  -     @371 
#     agent                  my_uvm_agent                -     @379 
#       agent_ap_compare     uvm_analysis_port           -     @413 
#       agent_ap_output      uvm_analysis_port           -     @404 
#       drvr                 my_uvm_driver               -     @545 
#         rsp_port           uvm_analysis_port           -     @562 
#         seq_item_port      uvm_seq_item_pull_port      -     @553 
#       mon_cmp              my_uvm_monitor_compare      -     @579 
#         mon_ap_compare     uvm_analysis_port           -     @589 
#       mon_out              my_uvm_monitor_output       -     @571 
#         mon_ap_output      uvm_analysis_port           -     @599 
#       seqr                 uvm_sequencer               -     @422 
#         rsp_export         uvm_analysis_export         -     @430 
#         seq_item_export    uvm_seq_item_pull_imp       -     @536 
#         arbitration_queue  array                       0     -    
#         lock_queue         array                       0     -    
#         num_last_reqs      integral                    32    'd1  
#         num_last_rsps      integral                    32    'd1  
#     sb                     my_uvm_scoreboard           -     @387 
#       compare_fifo         uvm_tlm_analysis_fifo #(T)  -     @684 
#         analysis_export    uvm_analysis_imp            -     @728 
#         get_ap             uvm_analysis_port           -     @719 
#         get_peek_export    uvm_get_peek_imp            -     @701 
#         put_ap             uvm_analysis_port           -     @710 
#         put_export         uvm_put_imp                 -     @692 
#       output_fifo          uvm_tlm_analysis_fifo #(T)  -     @631 
#         analysis_export    uvm_analysis_imp            -     @675 
#         get_ap             uvm_analysis_port           -     @666 
#         get_peek_export    uvm_get_peek_imp            -     @648 
#         put_ap             uvm_analysis_port           -     @657 
#         put_export         uvm_put_imp                 -     @639 
#       sb_export_compare    uvm_analysis_export         -     @622 
#       sb_export_output     uvm_analysis_export         -     @613 
# ------------------------------------------------------------------
# 
# UVM_INFO ../uvm/my_uvm_sequence.sv(45) @ 0: uvm_test_top.env.agent.seqr@@seq [SEQ_RUN] Loading file in.bin...
# UVM_INFO ../uvm/my_uvm_sequence.sv(66) @ 10215: uvm_test_top.env.agent.seqr@@seq [SEQ_RUN] Closing file in.bin...
add wave -position insertpoint sim:/my_uvm_tb/fm_radio_instance/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.my_uvm_if(fast)
# Loading work.uvm_pkg(fast)
# Loading work.my_uvm_package(fast)
# Loading work.my_uvm_tb_sv_unit(fast)
# Loading work.questa_uvm_pkg(fast)
# Loading work.my_uvm_tb(fast)
# Loading work.my_uvm_if(fast)
# Loading work.fm_radio_sv_unit(fast)
# Loading work.fm_radio(fast)
# Loading work.fifo(fast)
# Loading work.GLOBALS(fast)
# Loading work.read_iq(fast)
# Loading work.fir_cmplx(fast)
# Loading work.demodulate_two_inputs(fast)
# Loading work.fifo(fast__1)
# Loading work.demodulate_stage_1(fast)
# Loading work.qarctan_two_inputs(fast)
# Loading work.fifo(fast__2)
# Loading work.fifo(fast__3)
# Loading work.qarctan_stage_1(fast)
# Loading work.divide_two_inputs(fast)
# Loading work.qarctan_stage_3(fast)
# Loading work.demodulate_stage_2(fast)
# Loading work.fir(fast)
# Loading work.multiply_two_inputs(fast)
# Loading work.fir(fast__1)
# Loading work.fir(fast__2)
# Loading work.fir(fast__3)
# Loading work.add_two_inputs(fast)
# Loading work.iir(fast)
# Loading work.sub_two_inputs(fast)
# Loading work.gain_one_input(fast)
# Loading /tmp/swp8132@cobblepott.ece.northwestern.edu_dpi_14147/linux_gcc-8/vsim_auto_compile.so
# Loading ./lib/uvm_dpi.so
run a-ll
# Invalid time value: a-ll
run -all
# UVM_INFO /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_uvm_test...
# UVM_INFO /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# ------------------------------------------------------------------
# Name                       Type                        Size  Value
# ------------------------------------------------------------------
# uvm_test_top               my_uvm_test                 -     @359 
#   env                      my_uvm_env                  -     @371 
#     agent                  my_uvm_agent                -     @379 
#       agent_ap_compare     uvm_analysis_port           -     @413 
#       agent_ap_output      uvm_analysis_port           -     @404 
#       drvr                 my_uvm_driver               -     @545 
#         rsp_port           uvm_analysis_port           -     @562 
#         seq_item_port      uvm_seq_item_pull_port      -     @553 
#       mon_cmp              my_uvm_monitor_compare      -     @579 
#         mon_ap_compare     uvm_analysis_port           -     @589 
#       mon_out              my_uvm_monitor_output       -     @571 
#         mon_ap_output      uvm_analysis_port           -     @599 
#       seqr                 uvm_sequencer               -     @422 
#         rsp_export         uvm_analysis_export         -     @430 
#         seq_item_export    uvm_seq_item_pull_imp       -     @536 
#         arbitration_queue  array                       0     -    
#         lock_queue         array                       0     -    
#         num_last_reqs      integral                    32    'd1  
#         num_last_rsps      integral                    32    'd1  
#     sb                     my_uvm_scoreboard           -     @387 
#       compare_fifo         uvm_tlm_analysis_fifo #(T)  -     @684 
#         analysis_export    uvm_analysis_imp            -     @728 
#         get_ap             uvm_analysis_port           -     @719 
#         get_peek_export    uvm_get_peek_imp            -     @701 
#         put_ap             uvm_analysis_port           -     @710 
#         put_export         uvm_put_imp                 -     @692 
#       output_fifo          uvm_tlm_analysis_fifo #(T)  -     @631 
#         analysis_export    uvm_analysis_imp            -     @675 
#         get_ap             uvm_analysis_port           -     @666 
#         get_peek_export    uvm_get_peek_imp            -     @648 
#         put_ap             uvm_analysis_port           -     @657 
#         put_export         uvm_put_imp                 -     @639 
#       sb_export_compare    uvm_analysis_export         -     @622 
#       sb_export_output     uvm_analysis_export         -     @613 
# ------------------------------------------------------------------
# 
# UVM_INFO ../uvm/my_uvm_sequence.sv(45) @ 0: uvm_test_top.env.agent.seqr@@seq [SEQ_RUN] Loading file in.bin...
# UVM_INFO ../uvm/my_uvm_sequence.sv(66) @ 10215: uvm_test_top.env.agent.seqr@@seq [SEQ_RUN] Closing file in.bin...
quit
# End time: 15:13:56 on Mar 14,2025, Elapsed time: 0:01:06
# Errors: 2, Warnings: 0
