-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (10 downto 0);
    demosaic_out_data241_dout : IN STD_LOGIC_VECTOR (29 downto 0);
    demosaic_out_data241_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    demosaic_out_data241_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    demosaic_out_data241_empty_n : IN STD_LOGIC;
    demosaic_out_data241_read : OUT STD_LOGIC;
    impop_data1_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    impop_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    impop_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    impop_data1_full_n : IN STD_LOGIC;
    impop_data1_write : OUT STD_LOGIC;
    hist_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    hist_0_ce0 : OUT STD_LOGIC;
    hist_0_we0 : OUT STD_LOGIC;
    hist_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    hist_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    hist_1_ce0 : OUT STD_LOGIC;
    hist_1_we0 : OUT STD_LOGIC;
    hist_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    hist_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    hist_2_ce0 : OUT STD_LOGIC;
    hist_2_we0 : OUT STD_LOGIC;
    hist_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal p_read1_cast_fu_410_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_read1_cast_reg_684 : STD_LOGIC_VECTOR (11 downto 0);
    signal cmp6214_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp6214_reg_689 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_2_fu_428_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal row_2_reg_696 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_36_reg_701 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln509_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_37_reg_706 : STD_LOGIC_VECTOR (31 downto 0);
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_38_reg_711 : STD_LOGIC_VECTOR (31 downto 0);
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_39_reg_716 : STD_LOGIC_VECTOR (31 downto 0);
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_40_reg_721 : STD_LOGIC_VECTOR (31 downto 0);
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_41_reg_726 : STD_LOGIC_VECTOR (31 downto 0);
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_42_reg_731 : STD_LOGIC_VECTOR (31 downto 0);
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_43_reg_736 : STD_LOGIC_VECTOR (31 downto 0);
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_44_reg_741 : STD_LOGIC_VECTOR (31 downto 0);
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_45_reg_746 : STD_LOGIC_VECTOR (31 downto 0);
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_46_reg_751 : STD_LOGIC_VECTOR (31 downto 0);
    signal void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_47_reg_756 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_54_fu_449_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_54_reg_761 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_hist_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_hist_V_ce0 : STD_LOGIC;
    signal tmp_hist_V_we0 : STD_LOGIC;
    signal tmp_hist_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_hist_V_1_ce0 : STD_LOGIC;
    signal tmp_hist_V_1_we0 : STD_LOGIC;
    signal tmp_hist_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_hist_V_2_ce0 : STD_LOGIC;
    signal tmp_hist_V_2_we0 : STD_LOGIC;
    signal tmp_hist_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_hist1_V_ce0 : STD_LOGIC;
    signal tmp_hist1_V_we0 : STD_LOGIC;
    signal tmp_hist1_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_hist1_V_1_ce0 : STD_LOGIC;
    signal tmp_hist1_V_1_we0 : STD_LOGIC;
    signal tmp_hist1_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_hist1_V_2_ce0 : STD_LOGIC;
    signal tmp_hist1_V_2_we0 : STD_LOGIC;
    signal tmp_hist1_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_hist1_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_start : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_done : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_idle : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_ready : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_start : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_done : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_idle : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_ready : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_start : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_done : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_idle : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_ready : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_demosaic_out_data241_read : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_impop_data1_din : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_impop_data1_write : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc1_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc1_4_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc_4_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp1_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp1_5_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_5_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc1_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc1_2_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc_2_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp1_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp1_4_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_4_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc1_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp1_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp1_3_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_3_out_ap_vld : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_start : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_done : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_idle : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_ready : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_we0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_1_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_2_ce0 : STD_LOGIC;
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_start_reg : STD_LOGIC := '0';
    signal grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_start_reg : STD_LOGIC := '0';
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln575_fu_458_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln576_fu_463_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln575_1_fu_468_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln576_1_fu_473_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln575_2_fu_478_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln576_2_fu_483_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal row_fu_98 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal add_ln515_fu_434_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_53_fu_439_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hist_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist_2_ce0 : OUT STD_LOGIC;
        hist_2_we0 : OUT STD_LOGIC;
        hist_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist_1_ce0 : OUT STD_LOGIC;
        hist_1_we0 : OUT STD_LOGIC;
        hist_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist_0_ce0 : OUT STD_LOGIC;
        hist_0_we0 : OUT STD_LOGIC;
        hist_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ISPPipeline_accel_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_hist1_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist1_V_2_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_2_we0 : OUT STD_LOGIC;
        tmp_hist1_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist1_V_1_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_1_we0 : OUT STD_LOGIC;
        tmp_hist1_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist1_V_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_we0 : OUT STD_LOGIC;
        tmp_hist1_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist_V_2_ce0 : OUT STD_LOGIC;
        tmp_hist_V_2_we0 : OUT STD_LOGIC;
        tmp_hist_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist_V_1_ce0 : OUT STD_LOGIC;
        tmp_hist_V_1_we0 : OUT STD_LOGIC;
        tmp_hist_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist_V_ce0 : OUT STD_LOGIC;
        tmp_hist_V_we0 : OUT STD_LOGIC;
        tmp_hist_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        demosaic_out_data241_dout : IN STD_LOGIC_VECTOR (29 downto 0);
        demosaic_out_data241_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        demosaic_out_data241_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        demosaic_out_data241_empty_n : IN STD_LOGIC;
        demosaic_out_data241_read : OUT STD_LOGIC;
        impop_data1_din : OUT STD_LOGIC_VECTOR (29 downto 0);
        impop_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        impop_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        impop_data1_full_n : IN STD_LOGIC;
        impop_data1_write : OUT STD_LOGIC;
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_23 : IN STD_LOGIC_VECTOR (31 downto 0);
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_22 : IN STD_LOGIC_VECTOR (31 downto 0);
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_21 : IN STD_LOGIC_VECTOR (31 downto 0);
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_20 : IN STD_LOGIC_VECTOR (31 downto 0);
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_19 : IN STD_LOGIC_VECTOR (31 downto 0);
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_18 : IN STD_LOGIC_VECTOR (31 downto 0);
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_17 : IN STD_LOGIC_VECTOR (31 downto 0);
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (11 downto 0);
        tmp_hist_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist_V_ce0 : OUT STD_LOGIC;
        tmp_hist_V_we0 : OUT STD_LOGIC;
        tmp_hist_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist1_V_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_we0 : OUT STD_LOGIC;
        tmp_hist1_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist_V_1_ce0 : OUT STD_LOGIC;
        tmp_hist_V_1_we0 : OUT STD_LOGIC;
        tmp_hist_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist1_V_1_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_1_we0 : OUT STD_LOGIC;
        tmp_hist1_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist_V_2_ce0 : OUT STD_LOGIC;
        tmp_hist_V_2_we0 : OUT STD_LOGIC;
        tmp_hist_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist1_V_2_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_2_we0 : OUT STD_LOGIC;
        tmp_hist1_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc1_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc1_4_out_ap_vld : OUT STD_LOGIC;
        tmp_acc_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc_4_out_ap_vld : OUT STD_LOGIC;
        tmp1_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp1_5_out_ap_vld : OUT STD_LOGIC;
        tmp_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_5_out_ap_vld : OUT STD_LOGIC;
        tmp_acc1_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc1_2_out_ap_vld : OUT STD_LOGIC;
        tmp_acc_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc_2_out_ap_vld : OUT STD_LOGIC;
        tmp1_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp1_4_out_ap_vld : OUT STD_LOGIC;
        tmp_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_4_out_ap_vld : OUT STD_LOGIC;
        tmp_acc1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc1_out_ap_vld : OUT STD_LOGIC;
        tmp_acc_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_acc_out_ap_vld : OUT STD_LOGIC;
        tmp1_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp1_3_out_ap_vld : OUT STD_LOGIC;
        tmp_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hist_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist_2_ce0 : OUT STD_LOGIC;
        hist_2_we0 : OUT STD_LOGIC;
        hist_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist_1_ce0 : OUT STD_LOGIC;
        hist_1_we0 : OUT STD_LOGIC;
        hist_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist_0_ce0 : OUT STD_LOGIC;
        hist_0_we0 : OUT STD_LOGIC;
        hist_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist_V_ce0 : OUT STD_LOGIC;
        tmp_hist_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist1_V_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist_V_1_ce0 : OUT STD_LOGIC;
        tmp_hist_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist1_V_1_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist_V_2_ce0 : OUT STD_LOGIC;
        tmp_hist_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_hist1_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        tmp_hist1_V_2_ce0 : OUT STD_LOGIC;
        tmp_hist1_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    tmp_hist_V_U : component ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist_V_address0,
        ce0 => tmp_hist_V_ce0,
        we0 => tmp_hist_V_we0,
        d0 => tmp_hist_V_d0,
        q0 => tmp_hist_V_q0);

    tmp_hist_V_1_U : component ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist_V_1_address0,
        ce0 => tmp_hist_V_1_ce0,
        we0 => tmp_hist_V_1_we0,
        d0 => tmp_hist_V_1_d0,
        q0 => tmp_hist_V_1_q0);

    tmp_hist_V_2_U : component ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist_V_2_address0,
        ce0 => tmp_hist_V_2_ce0,
        we0 => tmp_hist_V_2_we0,
        d0 => tmp_hist_V_2_d0,
        q0 => tmp_hist_V_2_q0);

    tmp_hist1_V_U : component ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist1_V_address0,
        ce0 => tmp_hist1_V_ce0,
        we0 => tmp_hist1_V_we0,
        d0 => tmp_hist1_V_d0,
        q0 => tmp_hist1_V_q0);

    tmp_hist1_V_1_U : component ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist1_V_1_address0,
        ce0 => tmp_hist1_V_1_ce0,
        we0 => tmp_hist1_V_1_we0,
        d0 => tmp_hist1_V_1_d0,
        q0 => tmp_hist1_V_1_q0);

    tmp_hist1_V_2_U : component ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_hist1_V_2_address0,
        ce0 => tmp_hist1_V_2_ce0,
        we0 => tmp_hist1_V_2_we0,
        d0 => tmp_hist1_V_2_d0,
        q0 => tmp_hist1_V_2_q0);

    grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258 : component ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_start,
        ap_done => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_done,
        ap_idle => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_idle,
        ap_ready => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_ready,
        hist_2_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_address0,
        hist_2_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_ce0,
        hist_2_we0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_we0,
        hist_2_d0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_d0,
        hist_1_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_address0,
        hist_1_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_ce0,
        hist_1_we0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_we0,
        hist_1_d0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_d0,
        hist_0_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_address0,
        hist_0_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_ce0,
        hist_0_we0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_we0,
        hist_0_d0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_d0);

    grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268 : component ISPPipeline_accel_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_start,
        ap_done => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_done,
        ap_idle => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_idle,
        ap_ready => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_ready,
        tmp_hist1_V_2_address0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_address0,
        tmp_hist1_V_2_ce0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_ce0,
        tmp_hist1_V_2_we0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_we0,
        tmp_hist1_V_2_d0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_d0,
        tmp_hist1_V_1_address0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_address0,
        tmp_hist1_V_1_ce0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_ce0,
        tmp_hist1_V_1_we0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_we0,
        tmp_hist1_V_1_d0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_d0,
        tmp_hist1_V_address0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_address0,
        tmp_hist1_V_ce0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_ce0,
        tmp_hist1_V_we0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_we0,
        tmp_hist1_V_d0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_d0,
        tmp_hist_V_2_address0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_address0,
        tmp_hist_V_2_ce0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_ce0,
        tmp_hist_V_2_we0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_we0,
        tmp_hist_V_2_d0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_d0,
        tmp_hist_V_1_address0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_address0,
        tmp_hist_V_1_ce0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_ce0,
        tmp_hist_V_1_we0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_we0,
        tmp_hist_V_1_d0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_d0,
        tmp_hist_V_address0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_address0,
        tmp_hist_V_ce0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_ce0,
        tmp_hist_V_we0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_we0,
        tmp_hist_V_d0 => grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_d0);

    grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284 : component ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_start,
        ap_done => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_done,
        ap_idle => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_idle,
        ap_ready => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_ready,
        demosaic_out_data241_dout => demosaic_out_data241_dout,
        demosaic_out_data241_num_data_valid => ap_const_lv2_0,
        demosaic_out_data241_fifo_cap => ap_const_lv2_0,
        demosaic_out_data241_empty_n => demosaic_out_data241_empty_n,
        demosaic_out_data241_read => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_demosaic_out_data241_read,
        impop_data1_din => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_impop_data1_din,
        impop_data1_num_data_valid => ap_const_lv2_0,
        impop_data1_fifo_cap => ap_const_lv2_0,
        impop_data1_full_n => impop_data1_full_n,
        impop_data1_write => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_impop_data1_write,
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_23 => void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_47_reg_756,
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_22 => void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_46_reg_751,
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_21 => void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_45_reg_746,
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_20 => void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_44_reg_741,
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_19 => void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_43_reg_736,
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_18 => void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_42_reg_731,
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_17 => void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_41_reg_726,
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_16 => void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_40_reg_721,
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_15 => void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_39_reg_716,
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_14 => void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_38_reg_711,
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_13 => void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_37_reg_706,
        void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_12 => void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_36_reg_701,
        empty => tmp_54_reg_761,
        tmp_hist_V_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_address0,
        tmp_hist_V_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_ce0,
        tmp_hist_V_we0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_we0,
        tmp_hist_V_d0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_d0,
        tmp_hist_V_q0 => tmp_hist_V_q0,
        tmp_hist1_V_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_address0,
        tmp_hist1_V_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_ce0,
        tmp_hist1_V_we0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_we0,
        tmp_hist1_V_d0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_d0,
        tmp_hist1_V_q0 => tmp_hist1_V_q0,
        tmp_hist_V_1_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_address0,
        tmp_hist_V_1_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_ce0,
        tmp_hist_V_1_we0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_we0,
        tmp_hist_V_1_d0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_d0,
        tmp_hist_V_1_q0 => tmp_hist_V_1_q0,
        tmp_hist1_V_1_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_address0,
        tmp_hist1_V_1_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_ce0,
        tmp_hist1_V_1_we0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_we0,
        tmp_hist1_V_1_d0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_d0,
        tmp_hist1_V_1_q0 => tmp_hist1_V_1_q0,
        tmp_hist_V_2_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_address0,
        tmp_hist_V_2_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_ce0,
        tmp_hist_V_2_we0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_we0,
        tmp_hist_V_2_d0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_d0,
        tmp_hist_V_2_q0 => tmp_hist_V_2_q0,
        tmp_hist1_V_2_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_address0,
        tmp_hist1_V_2_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_ce0,
        tmp_hist1_V_2_we0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_we0,
        tmp_hist1_V_2_d0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_d0,
        tmp_hist1_V_2_q0 => tmp_hist1_V_2_q0,
        tmp_acc1_4_out => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc1_4_out,
        tmp_acc1_4_out_ap_vld => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc1_4_out_ap_vld,
        tmp_acc_4_out => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc_4_out,
        tmp_acc_4_out_ap_vld => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc_4_out_ap_vld,
        tmp1_5_out => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp1_5_out,
        tmp1_5_out_ap_vld => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp1_5_out_ap_vld,
        tmp_5_out => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_5_out,
        tmp_5_out_ap_vld => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_5_out_ap_vld,
        tmp_acc1_2_out => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc1_2_out,
        tmp_acc1_2_out_ap_vld => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc1_2_out_ap_vld,
        tmp_acc_2_out => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc_2_out,
        tmp_acc_2_out_ap_vld => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc_2_out_ap_vld,
        tmp1_4_out => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp1_4_out,
        tmp1_4_out_ap_vld => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp1_4_out_ap_vld,
        tmp_4_out => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_4_out,
        tmp_4_out_ap_vld => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_4_out_ap_vld,
        tmp_acc1_out => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc1_out,
        tmp_acc1_out_ap_vld => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc1_out_ap_vld,
        tmp_acc_out => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc_out,
        tmp_acc_out_ap_vld => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc_out_ap_vld,
        tmp1_3_out => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp1_3_out,
        tmp1_3_out_ap_vld => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp1_3_out_ap_vld,
        tmp_3_out => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_3_out,
        tmp_3_out_ap_vld => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_3_out_ap_vld);

    grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323 : component ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_start,
        ap_done => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_done,
        ap_idle => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_idle,
        ap_ready => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_ready,
        hist_2_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_address0,
        hist_2_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_ce0,
        hist_2_we0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_we0,
        hist_2_d0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_d0,
        hist_1_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_address0,
        hist_1_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_ce0,
        hist_1_we0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_we0,
        hist_1_d0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_d0,
        hist_0_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_address0,
        hist_0_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_ce0,
        hist_0_we0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_we0,
        hist_0_d0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_d0,
        tmp_hist_V_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_address0,
        tmp_hist_V_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_ce0,
        tmp_hist_V_q0 => tmp_hist_V_q0,
        tmp_hist1_V_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_address0,
        tmp_hist1_V_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_ce0,
        tmp_hist1_V_q0 => tmp_hist1_V_q0,
        tmp_hist_V_1_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_1_address0,
        tmp_hist_V_1_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_1_ce0,
        tmp_hist_V_1_q0 => tmp_hist_V_1_q0,
        tmp_hist1_V_1_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_1_address0,
        tmp_hist1_V_1_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_1_ce0,
        tmp_hist1_V_1_q0 => tmp_hist1_V_1_q0,
        tmp_hist_V_2_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_2_address0,
        tmp_hist_V_2_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_2_ce0,
        tmp_hist_V_2_q0 => tmp_hist_V_2_q0,
        tmp_hist1_V_2_address0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_2_address0,
        tmp_hist1_V_2_ce0 => grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_2_ce0,
        tmp_hist1_V_2_q0 => tmp_hist1_V_2_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln509_fu_423_p2 = ap_const_lv1_0) and (cmp6214_reg_689 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_ready = ap_const_logic_1)) then 
                    grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_ready = ap_const_logic_1)) then 
                    grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_ready = ap_const_logic_1)) then 
                    grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_ready = ap_const_logic_1)) then 
                    grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    row_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_fu_98 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                row_fu_98 <= row_2_reg_696;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                cmp6214_reg_689 <= cmp6214_fu_414_p2;
                    p_read1_cast_reg_684(10 downto 0) <= p_read1_cast_fu_410_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                row_2_reg_696 <= row_2_fu_428_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln509_fu_423_p2 = ap_const_lv1_0) and (cmp6214_reg_689 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    tmp_54_reg_761(11 downto 1) <= tmp_54_fu_449_p3(11 downto 1);
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_36_reg_701 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_37_reg_706 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_38_reg_711 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_39_reg_716 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_40_reg_721 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_41_reg_726 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_42_reg_731 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_43_reg_736 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_44_reg_741 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_45_reg_746 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_46_reg_751 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_47_reg_756 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp6214_reg_689 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp1_5_out;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp1_4_out;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc_2_out;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc_out;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp1_3_out;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_5_out;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_4_out;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_3_out;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc1_4_out;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc1_2_out;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc1_out;
                void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_acc_4_out;
            end if;
        end if;
    end process;
    p_read1_cast_reg_684(11) <= '0';
    tmp_54_reg_761(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, cmp6214_reg_689, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_done, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln509_fu_423_p2 = ap_const_lv1_0) and (cmp6214_reg_689 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif (((icmp_ln509_fu_423_p2 = ap_const_lv1_0) and (cmp6214_reg_689 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state4 => 
                if (((grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln515_fu_434_p2 <= std_logic_vector(unsigned(p_read1_cast_reg_684) + unsigned(ap_const_lv12_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_done)
    begin
        if ((grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_done)
    begin
        if ((grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_done, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_done = ap_const_logic_0) or (grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_done, ap_CS_fsm_state7)
    begin
        if ((((grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_done, ap_CS_fsm_state7)
    begin
        if (((grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp6214_fu_414_p2 <= "1" when (p_read1 = ap_const_lv11_0) else "0";

    demosaic_out_data241_read_assign_proc : process(grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_demosaic_out_data241_read, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            demosaic_out_data241_read <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_demosaic_out_data241_read;
        else 
            demosaic_out_data241_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_start <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_ap_start_reg;
    grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_start <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_ap_start_reg;
    grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_start <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_ap_start_reg;
    grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_start <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_ap_start_reg;

    hist_0_address0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_address0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_0_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_0_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_address0;
        else 
            hist_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    hist_0_ce0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_ce0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_0_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_0_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_ce0;
        else 
            hist_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hist_0_d0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_d0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_0_d0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_0_d0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_d0;
        else 
            hist_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hist_0_we0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_we0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_0_we0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_0_we0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_0_we0;
        else 
            hist_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hist_1_address0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_address0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_1_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_1_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_address0;
        else 
            hist_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    hist_1_ce0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_ce0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_1_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_1_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_ce0;
        else 
            hist_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hist_1_d0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_d0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_1_d0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_1_d0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_d0;
        else 
            hist_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hist_1_we0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_we0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_1_we0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_1_we0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_1_we0;
        else 
            hist_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hist_2_address0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_address0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_2_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_2_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_address0;
        else 
            hist_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    hist_2_ce0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_ce0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_2_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_2_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_ce0;
        else 
            hist_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hist_2_d0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_d0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_2_d0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_2_d0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_d0;
        else 
            hist_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hist_2_we0_assign_proc : process(ap_CS_fsm_state2, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_we0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hist_2_we0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_hist_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_2_we0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258_hist_2_we0;
        else 
            hist_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln509_fu_423_p2 <= "1" when (row_fu_98 = p_read) else "0";
    impop_data1_din <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_impop_data1_din;

    impop_data1_write_assign_proc : process(grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_impop_data1_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            impop_data1_write <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_impop_data1_write;
        else 
            impop_data1_write <= ap_const_logic_0;
        end if; 
    end process;

    p_read1_cast_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read1),12));
    row_2_fu_428_p2 <= std_logic_vector(unsigned(row_fu_98) + unsigned(ap_const_lv11_1));
    tmp_53_fu_439_p4 <= add_ln515_fu_434_p2(11 downto 1);
    tmp_54_fu_449_p3 <= (tmp_53_fu_439_p4 & ap_const_lv1_0);

    tmp_hist1_V_1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_address0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_address0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln576_1_fu_473_p1)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist1_V_1_address0 <= zext_ln576_1_fu_473_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_1_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_1_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_1_address0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_address0;
        else 
            tmp_hist1_V_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_1_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_ce0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_ce0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist1_V_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_1_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_1_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_1_ce0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_ce0;
        else 
            tmp_hist1_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_1_d0_assign_proc : process(void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_d0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_d0, ap_CS_fsm_state4)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist1_V_1_d0 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_1_d0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_1_d0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_d0;
        else 
            tmp_hist1_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_1_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_we0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_we0, ap_CS_fsm_state4)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist1_V_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_1_we0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_1_we0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_1_we0;
        else 
            tmp_hist1_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_2_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_address0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_address0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln576_2_fu_483_p1)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist1_V_2_address0 <= zext_ln576_2_fu_483_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_2_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_2_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_2_address0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_address0;
        else 
            tmp_hist1_V_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_2_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_ce0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_ce0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist1_V_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_2_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_2_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_2_ce0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_ce0;
        else 
            tmp_hist1_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_2_d0_assign_proc : process(void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_d0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_d0, ap_CS_fsm_state4)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist1_V_2_d0 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_2_d0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_2_d0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_d0;
        else 
            tmp_hist1_V_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_2_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_we0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_we0, ap_CS_fsm_state4)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist1_V_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_2_we0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_2_we0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_2_we0;
        else 
            tmp_hist1_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_address0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_address0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln576_fu_463_p1)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist1_V_address0 <= zext_ln576_fu_463_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_address0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_address0;
        else 
            tmp_hist1_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_ce0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_ce0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist1_V_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist1_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_ce0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_ce0;
        else 
            tmp_hist1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_d0_assign_proc : process(void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_d0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_d0, ap_CS_fsm_state4)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist1_V_d0 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_d0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_d0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_d0;
        else 
            tmp_hist1_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_we0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_we0, ap_CS_fsm_state4)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist1_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist1_V_we0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist1_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist1_V_we0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist1_V_we0;
        else 
            tmp_hist1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_address0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_address0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln575_1_fu_468_p1)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist_V_1_address0 <= zext_ln575_1_fu_468_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_1_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_1_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_1_address0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_address0;
        else 
            tmp_hist_V_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_1_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_ce0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_ce0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist_V_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_1_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_1_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_1_ce0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_ce0;
        else 
            tmp_hist_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_1_d0_assign_proc : process(void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_d0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_d0, ap_CS_fsm_state4)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist_V_1_d0 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_1_d0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_1_d0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_d0;
        else 
            tmp_hist_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_1_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_we0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_we0, ap_CS_fsm_state4)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist_V_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_1_we0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_1_we0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_1_we0;
        else 
            tmp_hist_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_2_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_address0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_address0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln575_2_fu_478_p1)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist_V_2_address0 <= zext_ln575_2_fu_478_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_2_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_2_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_2_address0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_address0;
        else 
            tmp_hist_V_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_2_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_ce0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_ce0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist_V_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_2_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_2_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_2_ce0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_ce0;
        else 
            tmp_hist_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_2_d0_assign_proc : process(void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_d0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_d0, ap_CS_fsm_state4)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist_V_2_d0 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_2_d0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_2_d0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_d0;
        else 
            tmp_hist_V_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_2_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_we0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_we0, ap_CS_fsm_state4)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist_V_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_2_we0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_2_we0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_2_we0;
        else 
            tmp_hist_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_address0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_address0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, zext_ln575_fu_458_p1)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist_V_address0 <= zext_ln575_fu_458_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_address0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_address0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_address0;
        else 
            tmp_hist_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_ce0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_ce0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_hist_V_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323_tmp_hist_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_ce0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_ce0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_ce0;
        else 
            tmp_hist_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_d0_assign_proc : process(void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_d0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_d0, ap_CS_fsm_state4)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist_V_d0 <= void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_d0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_d0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_d0;
        else 
            tmp_hist_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln509_fu_423_p2, grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_we0, grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_we0, ap_CS_fsm_state4)
    begin
        if (((icmp_ln509_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmp_hist_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_hist_V_we0 <= grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284_tmp_hist_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_hist_V_we0 <= grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268_tmp_hist_V_we0;
        else 
            tmp_hist_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln575_1_fu_468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4),64));
    zext_ln575_2_fu_478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3),64));
    zext_ln575_fu_458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5),64));
    zext_ln576_1_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1),64));
    zext_ln576_2_fu_483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float),64));
    zext_ln576_fu_463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2),64));
end behav;
