// Seed: 3527006726
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout tri1 id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire [-1 : -1] id_12;
  assign id_9  = -1;
  assign id_12 = id_12;
  wire id_13;
  ;
  wire id_14;
endmodule
module module_1 #(
    parameter id_1  = 32'd66,
    parameter id_10 = 32'd67,
    parameter id_4  = 32'd63
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11
);
  inout wire id_11;
  inout wire _id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output logic [7:0] id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_8,
      id_11,
      id_8,
      id_2,
      id_2,
      id_3,
      id_5,
      id_5,
      id_11
  );
  inout wire id_2;
  input wire _id_1;
  integer [id_10 : -1 'b0 <  id_1  -  id_4] id_12;
  ;
  assign id_6[-1] = 1 - id_7;
endmodule
