Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Mar  2 12:21:48 2025
| Host         : DESKTOP-HM2P47S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Traffic_Light_Controller_timing_summary_routed.rpt -pb Traffic_Light_Controller_timing_summary_routed.pb -rpx Traffic_Light_Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Traffic_Light_Controller
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   29          inf        0.000                      0                   29           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_ps_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            light_M1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.890ns  (logic 2.883ns (58.945%)  route 2.008ns (41.055%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE                         0.000     0.000 r  FSM_onehot_ps_reg[0]/C
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[0]/Q
                         net (fo=9, routed)           0.722     0.991    light_M2_OBUF[0]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.063     1.054 r  light_M1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.286     2.340    light_M1_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.551     4.890 r  light_M1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.890    light_M1[0]
    U16                                                               r  light_M1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            light_S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.886ns  (logic 2.763ns (56.554%)  route 2.123ns (43.446%))
  Logic Levels:           3  (FDPE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE                         0.000     0.000 r  FSM_onehot_ps_reg[0]/C
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[0]/Q
                         net (fo=9, routed)           0.722     0.991    light_M2_OBUF[0]
    SLICE_X0Y4           LUT5 (Prop_lut5_I2_O)        0.053     1.044 r  light_S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.401     2.445    light_S_OBUF[2]
    T19                  OBUF (Prop_obuf_I_O)         2.441     4.886 r  light_S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.886    light_S[2]
    T19                                                               r  light_S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_M1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.829ns  (logic 2.768ns (57.322%)  route 2.061ns (42.678%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[4]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[4]/Q
                         net (fo=8, routed)           0.645     0.914    light_S_OBUF[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.053     0.967 r  light_M1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.416     2.383    light_M1_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         2.446     4.829 r  light_M1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.829    light_M1[2]
    R18                                                               r  light_M1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_MT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.734ns  (logic 2.766ns (58.433%)  route 1.968ns (41.567%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[1]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[1]/Q
                         net (fo=8, routed)           0.618     0.887    light_M2_OBUF[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.053     0.940 r  light_MT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.350     2.290    light_MT_OBUF[2]
    R16                  OBUF (Prop_obuf_I_O)         2.444     4.734 r  light_MT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.734    light_MT[2]
    R16                                                               r  light_MT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_M2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.661ns  (logic 2.865ns (61.466%)  route 1.796ns (38.534%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[5]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.246     0.246 r  FSM_onehot_ps_reg[5]/Q
                         net (fo=8, routed)           0.556     0.802    FSM_onehot_ps_reg_n_0_[5]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.158     0.960 r  light_M2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.240     2.200    light_M2_OBUF[2]
    M19                  OBUF (Prop_obuf_I_O)         2.461     4.661 r  light_M2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.661    light_M2[2]
    M19                                                               r  light_M2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            light_M2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.289ns  (logic 2.688ns (62.684%)  route 1.600ns (37.316%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE                         0.000     0.000 r  FSM_onehot_ps_reg[0]/C
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[0]/Q
                         net (fo=9, routed)           1.600     1.869    light_M2_OBUF[0]
    T17                  OBUF (Prop_obuf_I_O)         2.419     4.289 r  light_M2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.289    light_M2[0]
    T17                                                               r  light_M2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_M1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.285ns  (logic 2.720ns (63.475%)  route 1.565ns (36.525%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[3]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[3]/Q
                         net (fo=8, routed)           1.565     1.834    light_MT_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         2.451     4.285 r  light_M1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.285    light_M1[1]
    P18                                                               r  light_M1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.112ns  (logic 2.713ns (65.982%)  route 1.399ns (34.018%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[4]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[4]/Q
                         net (fo=8, routed)           1.399     1.668    light_S_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         2.444     4.112 r  light_S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.112    light_S[0]
    N17                                                               r  light_S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_MT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.019ns  (logic 2.710ns (67.425%)  route 1.309ns (32.575%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[3]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[3]/Q
                         net (fo=8, routed)           1.309     1.578    light_MT_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         2.441     4.019 r  light_MT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.019    light_MT[1]
    R17                                                               r  light_MT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_M2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.975ns  (logic 2.686ns (67.587%)  route 1.288ns (32.413%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[1]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[1]/Q
                         net (fo=8, routed)           1.288     1.557    light_M2_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         2.417     3.975 r  light_M2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.975    light_M2[1]
    U17                                                               r  light_M2[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_ps_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.977%)  route 0.118ns (48.023%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[2]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_ps_reg[2]/Q
                         net (fo=9, routed)           0.118     0.218    light_MT_OBUF[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.028     0.246 r  FSM_onehot_ps[3]_i_1/O
                         net (fo=1, routed)           0.000     0.246    FSM_onehot_ps[3]_i_1_n_0
    SLICE_X0Y6           FDCE                                         r  FSM_onehot_ps_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (50.034%)  route 0.128ns (49.966%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[0]/Q
                         net (fo=11, routed)          0.128     0.228    count__0[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I2_O)        0.028     0.256 r  FSM_onehot_ps[1]_i_1/O
                         net (fo=1, routed)           0.000     0.256    FSM_onehot_ps[1]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  FSM_onehot_ps_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.839%)  route 0.129ns (50.161%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[0]/Q
                         net (fo=11, routed)          0.129     0.229    count__0[0]
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.028     0.257 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.257    count[2]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.128ns (44.129%)  route 0.162ns (55.871%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[2]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_ps_reg[2]/Q
                         net (fo=9, routed)           0.162     0.262    light_MT_OBUF[0]
    SLICE_X1Y6           LUT5 (Prop_lut5_I1_O)        0.028     0.290 r  FSM_onehot_ps[2]_i_1/O
                         net (fo=1, routed)           0.000     0.290    FSM_onehot_ps[2]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  FSM_onehot_ps_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.128ns (42.720%)  route 0.172ns (57.280%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[0]/Q
                         net (fo=11, routed)          0.172     0.272    count__0[0]
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.028     0.300 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.300    count[0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.156ns (51.743%)  route 0.145ns (48.257%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  count_reg[2]/Q
                         net (fo=10, routed)          0.085     0.185    count__0[2]
    SLICE_X1Y5           LUT5 (Prop_lut5_I3_O)        0.028     0.213 r  count[1]_i_2/O
                         net (fo=2, routed)           0.061     0.273    count[1]_i_2_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I1_O)        0.028     0.301 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.301    count[1]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.157ns (51.164%)  route 0.150ns (48.836%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[5]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.091     0.091 r  FSM_onehot_ps_reg[5]/Q
                         net (fo=8, routed)           0.150     0.241    FSM_onehot_ps_reg_n_0_[5]
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.066     0.307 r  FSM_onehot_ps[0]_i_1/O
                         net (fo=1, routed)           0.000     0.307    FSM_onehot_ps[0]_i_1_n_0
    SLICE_X0Y6           FDPE                                         r  FSM_onehot_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.128ns (41.171%)  route 0.183ns (58.829%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[2]/Q
                         net (fo=10, routed)          0.183     0.283    count__0[2]
    SLICE_X0Y6           LUT5 (Prop_lut5_I3_O)        0.028     0.311 r  FSM_onehot_ps[4]_i_1/O
                         net (fo=1, routed)           0.000     0.311    FSM_onehot_ps[4]_i_1_n_0
    SLICE_X0Y6           FDCE                                         r  FSM_onehot_ps_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.079ns (14.983%)  route 0.448ns (85.017%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.079     0.079 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.448     0.527    rst_IBUF
    SLICE_X1Y5           FDCE                                         f  count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.079ns (14.983%)  route 0.448ns (85.017%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.079     0.079 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.448     0.527    rst_IBUF
    SLICE_X1Y5           FDCE                                         f  count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





