module top_module(
    input clk,
    input areset,
    input predict_valid,
    input [6:0] predict_pc,
    output predict_taken,
    output [6:0] predict_history,
    input train_valid,
    input train_taken,
    input train_mispredicted,
    input [6:0] train_history,
    input [6:0] train_pc
);
    reg [6:0] ghr;
    reg [1:0] pht [127:0];
    integer i;
    wire [6:0] predict_index=predict_pc^ghr;
    assign predict_history=ghr;
    assign predict_taken=pht[predict_index][1];
    wire [6:0] train_index=train_pc^train_history;
    always @(posedge clk or posedge areset)begin
        if(areset)begin
            ghr<=7'b0;
            for(i=0;i<128;i=i+1)begin
                pht[i]<=2'b01;
            end
        end else begin
            if(train_valid)begin
                if(train_taken)begin
                    if(pht[train_index]!=2'b11) pht[train_index]<=pht[train_index]+1'b1;
                end else begin
                    if(pht[train_index]!=2'b00) pht[train_index]<=pht[train_index]-1'b1;
                end
            end
            if(train_valid&&train_mispredicted)begin
                ghr<={train_history[5:0],train_taken};
            end else if(predict_valid)begin
                ghr<={ghr[5:0],predict_taken};
            end
        end
    end

endmodule