$date
	Tue Sep  9 10:01:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_dff $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
x!
$end
#5
0!
1$
1"
#10
0"
#12
1#
0$
#15
1!
1"
#20
0"
#22
0#
#25
0!
1"
#30
0"
#35
1"
#40
0"
#42
1#
#45
1!
1"
#47
0!
1$
#50
0"
#55
1"
#60
0"
#65
1"
#67
0$
#70
0"
#75
1!
1"
#80
0"
#85
1"
#87
