

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Jun  7 15:21:39 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sec2_5
* Solution:       solution9
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 9.00 ns | 7.190 ns |   1.12 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23| 0.207 us | 0.207 us |   23|   23|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |       22|       22|         2|          -|          -|    11|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      4|       0|     105|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      74|       8|    0|
|Multiplexer      |        -|      -|       -|     108|    -|
|Register         |        -|      -|     137|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      4|     211|     221|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |c1_U         |fir_c1         |        0|  10|   2|    0|    11|   10|     1|          110|
    |shift_reg_U  |fir_shift_reg  |        0|  64|   6|    0|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |               |        0|  74|   8|    0|    22|   42|     2|          462|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln18_fu_134_p2   |     *    |      2|  0|  20|          32|           6|
    |mul_ln22_fu_172_p2   |     *    |      2|  0|  20|          32|          10|
    |acc_fu_179_p2        |     +    |      0|  0|  39|          32|          32|
    |grp_fu_127_p2        |     +    |      0|  0|  15|           5|           2|
    |icmp_ln17_fu_152_p2  |   icmp   |      0|  0|  11|           5|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      4|  0| 105|         106|          51|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |acc_0_reg_93                   |   9|          2|   32|         64|
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_phi_mux_p_pn_phi_fu_121_p4  |   9|          2|   32|         64|
    |grp_fu_127_p0                  |  15|          3|    5|         15|
    |i_0_reg_106                    |   9|          2|    5|         10|
    |p_pn_reg_118                   |   9|          2|   32|         64|
    |shift_reg_address0             |  21|          4|    4|         16|
    |shift_reg_d0                   |  15|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 108|         22|  143|        333|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |acc_0_reg_93         |  32|   0|   32|          0|
    |ap_CS_fsm            |   3|   0|    3|          0|
    |i_0_reg_106          |   5|   0|    5|          0|
    |icmp_ln17_reg_198    |   1|   0|    1|          0|
    |mul_ln18_reg_190     |  32|   0|   32|          0|
    |p_pn_reg_118         |  32|   0|   32|          0|
    |zext_ln21_1_reg_207  |  32|   0|   64|         32|
    +---------------------+----+----+-----+-----------+
    |Total                | 137|   0|  169|         32|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

