# 
# Steps log generated by SDx
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running xocc
Environment variables :
------------------------------------------
_RDI_DONT_SET_XILINX_AS_PATH=True
HOSTNAME=88551fa3e309
XILINX_DSP=
TERM=xterm
MAKEFLAGS=si
FALCONLM_LICENSE_FILE=
MARS_COMPILER_HOME=/opt/merlin/build/../
MYVIVADO=
MERLIN_COMPILER_HOME=/opt/merlin/build/../
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2019.1.op2552052/tps/lnx64
HDI_PROCESSOR=x86_64
SYNTH_COMMON=/opt/Xilinx/SDx/2019.1.op2552052/scripts/rt/data
RDI_JAVA_VERSION=9.0.4
RT_TCL_PATH=/opt/Xilinx/SDx/2019.1.op2552052/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/Xilinx/SDK/2019.1.op2552052/bin
RDI_OPT_EXT=.o
LD_LIBRARY_PATH=/opt/Xilinx/SDx/2019.1.op2552052/lib/lnx64.o/Default:/opt/Xilinx/SDx/2019.1.op2552052/lib/lnx64.o:/opt/Xilinx/SDx/2019.1.op2552052/tps/lnx64/jre9.0.4/lib/:/opt/Xilinx/SDx/2019.1.op2552052/tps/lnx64/jre9.0.4/lib//server:/opt/Xilinx/SDx/2019.1.op2552052/lib/lnx64.o/Default:/opt/Xilinx/SDx/2019.1.op2552052/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/Xilinx/SDx/2019.1.op2552052/lib/lnx64.o/Default:/opt/Xilinx/SDx/2019.1.op2552052/lib/lnx64.o:/opt/Xilinx/SDx/2019.1.op2552052/runtime/lib/x86_64:/usr/lib/jvm/jre/lib/amd64:/usr/lib/jvm/jre/lib/amd64/server:/opt/merlin/source-opt/lib/rose/lib::/opt/Xilinx/SDx/2019.1.op2552052/bin/../lnx64/tools/dot/lib
RDI_PATCHROOT=
TCL_LIBRARY=/opt/Xilinx/SDx/2019.1.op2552052/tps/tcl/tcl8.5
RDI_PLATFORM=lnx64
XILINXD_LICENSE_FILE=
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=-si
RT_LIBPATH=/opt/Xilinx/SDx/2019.1.op2552052/scripts/rt/data
RDI_LIBDIR=/opt/Xilinx/SDx/2019.1.op2552052/lib/lnx64.o/Default:/opt/Xilinx/SDx/2019.1.op2552052/lib/lnx64.o
PATH=/opt/Xilinx/Vivado/2019.1.op2552052/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/SDK/2019.1.op2552052/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/SDx/2019.1.op2552052/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/SDK/2019.1.op2552052/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2019.1.op2552052/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/SDx/2019.1.op2552052/bin:/opt/Xilinx/SDx/2019.1.op2552052/tps/lnx64/jre9.0.4/bin:/opt/Xilinx/SDK/2019.1.op2552052/bin:/opt/Xilinx/Vivado/2019.1.op2552052/bin:/opt/merlin/build/..//bin/unwrapped:/opt/xilinx/xrt/bin:/opt/Xilinx/SDK/2019.1.op2552052/gnu/microblaze/lin/bin:/opt/Xilinx/SDK/2019.1.op2552052/gnu/arm/lin/bin:/opt/Xilinx/SDK/2019.1.op2552052/gnu/microblaze/linux_toolchain/lin64_be/bin:/opt/Xilinx/SDK/2019.1.op2552052/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/SDK/2019.1.op2552052/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/SDK/2019.1.op2552052/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/SDK/2019.1.op2552052/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/SDK/2019.1.op2552052/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/SDK/2019.1.op2552052/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/SDK/2019.1.op2552052/tps/lnx64/cmake-3.3.2/bin:/opt/Xilinx/Vivado/2019.1.op2552052/lnx64/tools/bin:/opt/merlin/build/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin
PWD=/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
MERLIN_CURR_PROJECT=/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2019.1.op2552052
HDI_APPROOT=/opt/Xilinx/SDx/2019.1.op2552052
LM_LICENSE_FILE=:/opt/merlin/license/license.lic
XILINX_VIVADO=/opt/Xilinx/Vivado/2019.1.op2552052
PERL5SHELL=tcsh
XILINX_SDK=/opt/Xilinx/SDK/2019.1.op2552052
XILINX_OPENCL=/opt/Xilinx/SDx/2019.1.op2552052
ISL_IOSTREAMS_RSA=/opt/Xilinx/SDx/2019.1.op2552052/tps/isl
HOME=/tmp/home
SHLVL=19
RDI_BASEROOT=/opt/Xilinx/SDx
RDI_APPROOT=/opt/Xilinx/SDx/2019.1.op2552052
RDI_JAVA_PLATFORM=
FALCON_LICENSE_CHECKEOUT=CHECKOUT
OPTIMIZER_HOME=/opt/merlin/build/..//optimizers
RDI_BINROOT=/opt/Xilinx/SDx/2019.1.op2552052/bin
ESLOPT_HOME=/opt/merlin/build/..//legacy
XILINX_SDX=/opt/Xilinx/SDx/2019.1.op2552052
RDI_PROG=/opt/Xilinx/SDx/2019.1.op2552052/bin/unwrapped/lnx64.o/xocc
MARS_BUILD_DIR=/opt/merlin/build/..//mars-gen
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/Xilinx/SDx/2019.1.op2552052
HDIPRELDPATH=/opt/Xilinx/SDx/2019.1.op2552052/lib/lnx64.o/Default:/opt/Xilinx/SDx/2019.1.op2552052/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/Xilinx/SDx/2019.1.op2552052/lib/lnx64.o/Default:/opt/Xilinx/SDx/2019.1.op2552052/lib/lnx64.o:/opt/Xilinx/SDx/2019.1.op2552052/runtime/lib/x86_64:/usr/lib/jvm/jre/lib/amd64:/usr/lib/jvm/jre/lib/amd64/server:/opt/merlin/source-opt/lib/rose/lib::/opt/Xilinx/SDx/2019.1.op2552052/bin/../lnx64/tools/dot/lib
MARS_TEST_HOME_GIT=/opt/merlin/build/..//regression_test/
RDI_INSTALLVER=2019.1.op2552052
RDI_DATADIR=/opt/Xilinx/SDx/2019.1.op2552052/data
MARS_HOME=/opt/merlin/build/..//source-opt
WITH_DOCKER=1
RDI_INSTALLROOT=/opt/Xilinx
_=/opt/Xilinx/SDx/2019.1.op2552052/bin/unwrapped/lnx64.o/xocc
XILINX_RS_PORT=34244
XILINX_RS_SESSION=6fab7c47-fcd4-4929-9c94-9178e1a63862


XOCC command line :
------------------------------------------
/opt/Xilinx/SDx/2019.1.op2552052/bin/unwrapped/lnx64.o/xocc -t hw_emu --report estimate -o gcnconv_kernel.xo -c __merlinkernel_gcnconv_kernel.cpp -k gcnconv_kernel -s --platform xilinx_aws-vu9p-f1-04261818_dynamic_5_0 -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin -I/home/centos/CS_259/Project/GCN_FPGA/src/merlin/./ -I/opt/merlin/build/..//mars-gen/lib/merlin --include ./ -D XILINX --xp prop:solution.hls_pre_tcl=my_hls_pre.tcl 
  Options from -O    :  --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"
  Options from *.ini : 
  Options from DSA   : 

Target platform : /opt/Xilinx/SDx/2019.1.op2552052/platforms/xilinx_aws-vu9p-f1-04261818_dynamic_5_0/xilinx_aws-vu9p-f1-04261818_dynamic_5_0.xpfm


==========================================
new:  steps log generated by SDx for new launch 
timestamp: 12 Dec 2019 01:07:18
------------------------------------------
step: performing high-level synthesis for kernel:gcnconv_kernel
timestamp: 12 Dec 2019 01:08:16
launch dir: /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel
cmd: vivado_hls -f /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/gcnconv_kernel/gcnconv_kernel/gcnconv_kernel.tcl -messageDb vivado_hls.pb
------------------------------------------
XOCC internal step: generating system estimate report file
timestamp: 12 Dec 2019 01:08:16
output: /home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/_x/reports/gcnconv_kernel/system_estimate_gcnconv_kernel.xtxt
