/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2017 Samsung Electronics
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 */

#ifndef _CPU_TURBO_TRAV_CPU_H_
#define _CPU_TURBO_TRAV_CPU_H_

#include <arch/io.h>
#include <symbols.h>

#define TRAV_COUNTER_FREQ			0x16E3600//0x1800000
#define TRAV_CHECK_SLEEP			0x00000BAD
#define PHY_IRAM_BASE				0x00000

/* Base address registers */
#define	TRAV_CMU_CAM_CSI					0x12610000
#define	TRAV_CMU_CAM_DPRX0					0x14C10000
#define	TRAV_DPRX3					        0x14C80000
#define	TRAV_DPRX2					        0x14CC0000
#define	TRAV_CMU_CAM_DPRX1					0x14E10000
#define	TRAV_DPRX1					        0x14E80000
#define	TRAV_DPRX0					        0x14EC0000
#define	TRAV_CMU_FSYS0						0x15010000
#define	TRAV_CMU_FSYS1						0x16810000
#define	TRAV_CMU_ISP						0x12010000
#define	TRAV_CMU_TRIP0						0x13C10000
#define	TRAV_CMU_TRIP1						0x13E10000
#define	TRAV_SYSREG_CAM_CSI					0x12630000
#define	TRAV_CMU_CMU						0x11C10000
#define	TRAV_SYSREG_CMU						0x11C30000
#define	TRAV_CMU_CORE_GT					0x11310000
#define	TRAV_CMU_CORE_MIFL					0x11B10000
#define	TRAV_CMU_CORE_MIFR					0x11A10000
#define	TRAV_CMU_CPUCL						0x11010000
#define	TRAV_SYSREG_CPUCL0					0x11030000
#define	TRAV_SYSREG_CPUCL1					0x11040000
#define	TRAV_SYSREG_CPUCL2					0x11050000
#define	TRAV_BUSIF_HPM_CPUCL				0x11060000
#define	TRAV_DUMP_PC_CPUCL0					0x11090000
#define	TRAV_DUMP_PC_CPUCL1					0x110A0000
#define	TRAV_DUMP_PC_CPUCL2					0x110B0000
#define	TRAV_DROOP_DETECTOR0_CPUCL0			0x11100000
#define	TRAV_DROOP_DETECTOR1_CPUCL0			0x11110000
#define	TRAV_DROOP_DETECTOR2_CPUCL0			0x11120000
#define	TRAV_DROOP_DETECTOR3_CPUCL0			0x11130000
#define	TRAV_DROOP_DETECTOR0_CPUCL1			0x11140000
#define	TRAV_DROOP_DETECTOR1_CPUCL1			0x11150000
#define	TRAV_DROOP_DETECTOR2_CPUCL1			0x11160000
#define	TRAV_DROOP_DETECTOR3_CPUCL1			0x11170000
#define	TRAV_DROOP_DETECTOR0_CPUCL2			0x11180000
#define	TRAV_DROOP_DETECTOR1_CPUCL2			0x11190000
#define	TRAV_DROOP_DETECTOR2_CPUCL2			0x111A0000
#define	TRAV_DROOP_DETECTOR3_CPUCL2			0x111B0000
#define	TRAV_CMU_FSYS0						0x15010000
#define	TRAV_GPIO_FSYS0						0x15020000
#define	TRAV_SYSREG_FSYS0					0x15030000
#define	TRAV_USB20DRD						0x15100000
#define	TRAV_UFS0_UNIPRO					0x15110000
#define	TRAV_UFS0_HCI						0x15120000
#define	TRAV_UFS0_FMP						0x15130000
#define	TRAV_UFS1_UNIPRO					0x15150000
#define	TRAV_UFS1_HCI						0x15160000
#define	TRAV_UFS1_FMP						0x15170000
#define	TRAV_EQOS_TOP0						0x15200000
#define	TRAV_BUS_P_FSYS0					0x15500000
#define TRAV_BUS_S0_FSYS1					0x16C00000
#define	TRAV_USB30_LINK						0x15600000
#define	TRAV_BUS_S_FSYS0					0x15700000
#define	TRAV_CMU_FSYS1						0x16810000
#define	TRAV_SYSREG_FSYS1					0x16830000
#define	TRAV_CMU_GPU						0x14410000
#define	TRAV_SYSREG_GPU						0x14430000
#define	TRAV_BUSIF_HPMGPU					0x14440000
#define	TRAV_DROOP_DETECTOR0_GPU			0x14450000
#define	TRAV_DROOP_DETECTOR1_GPU			0x14460000
#define	TRAV_DROOP_DETECTOR2_GPU			0x14470000
#define	TRAV_DROOP_DETECTOR3_GPU			0x14480000
#define	TRAV_GPU							0x14500000
#define	TRAV_BUS_P_GPU						0x14700000
#define	TRAV_OTP_CON_TOP					0x10000000
#define	TRAV_CMU_IMEM						0x10010000
#define	TRAV_SYSREG_IMEM					0x10030000
#define	TRAV_MCT							0x10040000
#define	TRAV_Mailbox_SCS_CA72				0x10080000
#define	TRAV_Mailbox_SMS_CA72				0x10090000
#define	TRAV_WDT0							0x100A0000
#define	TRAV_WDT1							0x100B0000
#define	TRAV_WDT2							0x100C0000
#define	TRAV_DMA0							0x10100000
#define	TRAV_DMA1							0x10110000
#define	TRAV_DMA2							0x10120000
#define	TRAV_DMA3							0x10130000
#define	TRAV_TMU_CPU0						0x10180000
#define	TRAV_TMU_CPU1						0x10184000
#define	TRAV_TMU_TRIP0						0x10188000
#define	TRAV_TMU_TRIP1						0x1018C000
#define	TRAV_TMU_GPU						0x10190000
#define	TRAV_TCU							0x10200000
#define	TRAV_BUS_P_IMEM						0x10300000
#define	TRAV_GIC							0x10400000
#define	TRAV_CMU_MFC						0x12810000
#define	TRAV_SYSREG_MFC						0x12830000
#define	TRAV_PPMU_MFCD0						0x12840000
#define	TRAV_PPMU_MFCD1						0x12850000
#define	TRAV_MFC							0x12880000
#define	TRAV_CMU_MIF0						0x10810000
#define	TRAV_SYSREG_MIF0					0x10830000
#define	TRAV_DMC_MIF0						0x10880000
#define	TRAV_PPC_DMC_MIF0					0x10890000
#define	TRAV_LPDDR4PHY_MIF0					0x20000000
#define	TRAV_CMU_MIF1						0x10910000
#define	TRAV_SYSREG_MIF1					0x10930000
#define	TRAV_DMC_MIF1						0x10980000
#define	TRAV_PPC_DMC_MIF1					0x10990000
#define	TRAV_LPDDR4PHY_MIF1					0x22000000
#define	TRAV_CMU_MIF2						0x10A10000
#define	TRAV_SYSREG_MIF2					0x10A30000
#define	TRAV_DMC_MIF2						0x10A80000
#define	TRAV_PPC_DMC_MIF2					0x10A90000
#define	TRAV_LPDDR4PHY_MIF2					0x24000000
#define	TRAV_CMU_MIF3						0x10B10000
#define	TRAV_SYSREG_MIF3					0x10B30000
#define	TRAV_DMC_MIF3						0x10B80000
#define	TRAV_PPC_DMC_MIF3					0x10B90000
#define	TRAV_LPDDR4PHY_MIF3					0x26000000
#define	TRAV_CMU_MIF4						0x10C10000
#define	TRAV_SYSREG_MIF4					0x10C30000
#define	TRAV_DMC_MIF4						0x10C80000
#define	TRAV_PPC_DMC_MIF4					0x10C90000
#define	TRAV_LPDDR4PHY_MIF4					0x28000000
#define	TRAV_CMU_MIF5						0x10D10000
#define	TRAV_SYSREG_MIF5					0x10D30000
#define	TRAV_DMC_MIF5						0x10D80000
#define	TRAV_PPC_DMC_MIF5					0x10D90000
#define	TRAV_LPDDR4PHY_MIF5					0x2A000000
#define	TRAV_CMU_MIF6						0x10E10000
#define	TRAV_SYSREG_MIF6					0x10E30000
#define	TRAV_DMC_MIF6						0x10E80000
#define	TRAV_PPC_DMC_MIF6					0x10E90000
#define	TRAV_LPDDR4PHY_MIF6					0x2C000000
#define	TRAV_CMU_MIF7						0x10F10000
#define	TRAV_SYSREG_MIF7					0x10F30000
#define	TRAV_DMC_MIF7						0x10F80000
#define	TRAV_PPC_DMC_MIF7					0x10F90000
#define	TRAV_LPDDR4PHY_MIF7					0x2E000000
#define	TRAV_CMU_PERIC						0x14010000
#define	TRAV_EQOS_TOP						0x14300000
#define	TRAV_BUS_P_PERIC					0x14800000
#define	TRAV_SYSREG_PERIC					0x14030000
#define	TRAV_GPIO_PERIC						0x141F0000
#define	TRAV_PERIC_I2C0						0x14200000
#define	TRAV_PERIC_I2C1						0x14210000
#define	TRAV_PERIC_I2C2						0x14220000
#define	TRAV_PERIC_I2C3						0x14230000
#define	TRAV_PERIC_I2C4						0x14240000
#define	TRAV_PERIC_I2C5						0x14250000
#define	TRAV_PERIC_I2C6						0x14260000
#define	TRAV_PERIC_I2C7						0x14270000
#define	TRAV_PERIC_ADC0						0x141A0000
#define	TRAV_PERIC_ADC1						0x141B0000
#define	TRAV_PERIC_ADC2						0x141C0000
#define	TRAV_PERIC_ADC3						0x141D0000
#define	TRAV_PERIC_UART0					0x14180000
#define	TRAV_PERIC_UART1					0x14190000
#define	TRAV_PERIC_SPI0						0x14140000
#define	TRAV_PERIC_SPI1						0x14150000
#define	TRAV_PERIC_SPI2						0x14160000
#define	TRAV_PERIC_TWM0						0x14100000
#define	TRAV_PERIC_TWM1						0x14110000
#define	TRAV_PERIC_TDM0						0x140E0000
#define	TRAV_PERIC_TDM1						0x140F0000
#define	TRAV_PERIC_CAN_TOP0					0x14080000
#define	TRAV_PERIC_CAN_TOP1					0x14090000
#define	TRAV_PERIC_CAN_TOP2					0x140A0000
#define	TRAV_PERIC_CAN_TOP3					0x140B0000
#define	TRAV_CENTRAL_PMU					0x11400000
#define	TRAV_CMU_PMU						0x11410000
#define	TRAV_SYSREG_PMU						0x11430000
#define	TRAV_GPIO_PMU						0x114F0000
#define TRAV_SYSREG_CAM_DPRX0					0x14C30000
#define TRAV_SYSREG_CAM_DPRX1					0x14E30000
#define TRAV_SYSREG_CORE					0x11330000
#define TRAV_SYSREG_ISP						0x12030000
#define TRAV_BUS_P_ISP						0x12300000
#define TRAV_SYSREG_TRIP0					0x13C30000
#define TRAV_SYSREG_TRIP1					0x13E30000
#define TRAV_BUS_P_CAM_DPRX0					0x14D00000
#define TRAV_BUS_P_CAM_DPRX1					0x14F00000

#define MAX_DRAM_ADDRESS		0xFFFF0000
#endif	/* _CPU_TURBO_TRAV_CPU_H_ */
