var group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e =
[
    [ "Register : fpga2soc_rate_ad_main_RateAdapter_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e___f2_h___r_a_t_e___a_d_b66578a2bcc1559cee9d0249681f7c9c.html", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e___f2_h___r_a_t_e___a_d_b66578a2bcc1559cee9d0249681f7c9c" ],
    [ "Register : fpga2soc_rate_ad_main_RateAdapter_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e___r_e_v_i_d.html", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e___r_e_v_i_d" ],
    [ "Register : fpga2soc_rate_ad_main_RateAdapter_Rate", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e___r_a_t_e.html", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e___r_a_t_e" ],
    [ "Register : fpga2soc_rate_ad_main_RateAdapter_Bypass", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e___f2_h___r_a_t_e___a_d_4c206dc20922891fcad8625b8d441ca0.html", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e___f2_h___r_a_t_e___a_d_4c206dc20922891fcad8625b8d441ca0" ],
    [ "ALT_NOC_MPU_F2H_RATE_AD_MAIN_RATE_s", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e.html#struct_a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e__s", [
      [ "fpga2soc_rate_ad_main_RateAdapter_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e.html#afc015f38930e1c0366ff34bd6fe37c8a", null ],
      [ "fpga2soc_rate_ad_main_RateAdapter_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e.html#a570d9212311aec4fa2d3c7ff10bc6f99", null ],
      [ "fpga2soc_rate_ad_main_RateAdapter_Rate", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e.html#aa44c8e9fb7707c3d75d34a0b2d6a6c65", null ],
      [ "fpga2soc_rate_ad_main_RateAdapter_Bypass", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e.html#ac130a57ada2da3bf037f2b3800ace022", null ],
      [ "_pad_0x10_0x80", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e.html#a6dc860b1b2bd30ab303a23a384813774", null ]
    ] ],
    [ "ALT_NOC_MPU_F2H_RATE_AD_MAIN_RATE_raw_s", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e.html#struct_a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e__raw__s", [
      [ "fpga2soc_rate_ad_main_RateAdapter_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e.html#ab7144726073ba388e3e01c5527bc7821", null ],
      [ "fpga2soc_rate_ad_main_RateAdapter_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e.html#a531da1d18addfd72599cb0fce065505b", null ],
      [ "fpga2soc_rate_ad_main_RateAdapter_Rate", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e.html#a9b842cf04a48098926463dcde11b3bc9", null ],
      [ "fpga2soc_rate_ad_main_RateAdapter_Bypass", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e.html#a0dccf97b8bcc2530d111e80241b4fdce", null ],
      [ "_pad_0x10_0x80", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e.html#a8189fbc62a4ca2d5e6235e8babe3b617", null ]
    ] ],
    [ "ALT_NOC_MPU_F2H_RATE_AD_MAIN_RATE_t", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e.html#ga5e7d32020dd0d8feee000eb650d87c47", null ],
    [ "ALT_NOC_MPU_F2H_RATE_AD_MAIN_RATE_raw_t", "group___a_l_t___n_o_c___m_p_u___f2_h___r_a_t_e___a_d___m_a_i_n___r_a_t_e.html#ga8075ce70d1923c5a968078121dc7a473", null ]
];