# RISCV Microarchitecture
![RISCV_Single_Cycle](https://github.com/Mujtabadar537/RISCV_Single_Cycle_Core/assets/111755551/9d4cb413-b544-4bff-8718-cee9c2dcbe25)

# Waveform of Core
![waveform_single_cycle](https://github.com/Mujtabadar537/RISCV_Single_Cycle_Core/assets/111755551/10e13ce0-6f72-4c44-92f3-527d4f6b717e)

# RISCV Test Program
```python
addi x1 , x0 , 1
addi x2 , x0 , 2
beq x1 , x2 , LABEL1
sub x4 , x2 , 1
LABEL1:
xor x3 , x1 , x2
```


