// Seed: 2062826420
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9;
  assign id_5 = 1'd0;
  wire id_10;
  supply1 id_11 = id_5 & id_11;
  assign id_4 = 1;
  wire id_12;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output wor id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    output tri1 id_6,
    output wor id_7,
    input tri1 id_8,
    input uwire id_9,
    input supply0 id_10,
    output uwire id_11,
    input wor id_12,
    input uwire id_13,
    input tri0 id_14,
    input wand id_15,
    input wor id_16,
    output supply1 id_17,
    output wor id_18,
    input supply1 id_19,
    output wor id_20
);
  wire id_22;
  module_0(
      id_22, id_22, id_22, id_22, id_22, id_22, id_22
  );
endmodule
