// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="mandel_calc,hls_ip_2017_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7a35tcpg236-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=346.880000,HLS_SYN_LAT=15,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=90,HLS_SYN_FF=4540,HLS_SYN_LUT=7671}" *)

module mandel_calc (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        re_V,
        im_V,
        count_out_V_TDATA,
        count_out_V_TVALID,
        count_out_V_TREADY
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_state7 = 4'd4;
parameter    ap_ST_fsm_state8 = 4'd8;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [17:0] re_V;
input  [17:0] im_V;
output  [7:0] count_out_V_TDATA;
output   count_out_V_TVALID;
input   count_out_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;

reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    count_out_V_1_vld_in;
reg    count_out_V_1_ack_in;
wire    count_out_V_1_ack_out;
reg   [7:0] count_out_V_1_data_reg;
reg    count_out_V_1_sRdy;
reg    count_out_V_1_mVld;
reg    count_out_V_1_areset_d;
reg    count_out_V_TDATA_blk_n;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg   [35:0] z_im_V_reg_141;
reg   [35:0] z_re_V_reg_150;
reg   [7:0] t_V_reg_159;
reg   [7:0] count_V_reg_170;
wire  signed [35:0] z0_re_V_cast_fu_259_p1;
reg  signed [35:0] z0_re_V_cast_reg_3613;
wire  signed [35:0] z0_im_V_cast_fu_271_p1;
reg  signed [35:0] z0_im_V_cast_reg_3648;
wire   [0:0] exitcond_fu_275_p2;
reg   [0:0] exitcond_reg_3683;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter1_exitcond_reg_3683;
reg   [0:0] ap_reg_pp0_iter2_exitcond_reg_3683;
reg   [0:0] ap_reg_pp0_iter3_exitcond_reg_3683;
wire  signed [35:0] p_Val2_3_fu_2986_p2;
reg  signed [35:0] p_Val2_3_reg_3687;
wire  signed [35:0] p_Val2_5_fu_2992_p2;
reg  signed [35:0] p_Val2_5_reg_3693;
wire  signed [34:0] r_V5_fu_2998_p2;
reg  signed [34:0] r_V5_reg_3699;
wire   [0:0] exitcond_1_fu_323_p2;
reg   [0:0] exitcond_1_reg_3704;
reg   [0:0] ap_reg_pp0_iter1_exitcond_1_reg_3704;
reg   [0:0] ap_reg_pp0_iter2_exitcond_1_reg_3704;
reg   [0:0] ap_reg_pp0_iter3_exitcond_1_reg_3704;
wire   [0:0] exitcond_2_fu_329_p2;
reg   [0:0] exitcond_2_reg_3708;
reg   [0:0] ap_reg_pp0_iter1_exitcond_2_reg_3708;
reg   [0:0] ap_reg_pp0_iter2_exitcond_2_reg_3708;
reg   [0:0] ap_reg_pp0_iter3_exitcond_2_reg_3708;
wire   [0:0] exitcond_3_fu_335_p2;
reg   [0:0] exitcond_3_reg_3712;
reg   [0:0] ap_reg_pp0_iter1_exitcond_3_reg_3712;
reg   [0:0] ap_reg_pp0_iter2_exitcond_3_reg_3712;
reg   [0:0] ap_reg_pp0_iter3_exitcond_3_reg_3712;
wire   [0:0] exitcond_4_fu_341_p2;
reg   [0:0] exitcond_4_reg_3716;
reg   [0:0] ap_reg_pp0_iter1_exitcond_4_reg_3716;
reg   [0:0] ap_reg_pp0_iter2_exitcond_4_reg_3716;
reg   [0:0] ap_reg_pp0_iter3_exitcond_4_reg_3716;
wire   [0:0] exitcond_5_fu_347_p2;
reg   [0:0] exitcond_5_reg_3720;
reg   [0:0] ap_reg_pp0_iter1_exitcond_5_reg_3720;
reg   [0:0] ap_reg_pp0_iter2_exitcond_5_reg_3720;
reg   [0:0] ap_reg_pp0_iter3_exitcond_5_reg_3720;
wire   [0:0] exitcond_6_fu_353_p2;
reg   [0:0] exitcond_6_reg_3724;
reg   [0:0] ap_reg_pp0_iter1_exitcond_6_reg_3724;
reg   [0:0] ap_reg_pp0_iter2_exitcond_6_reg_3724;
reg   [0:0] ap_reg_pp0_iter3_exitcond_6_reg_3724;
wire   [0:0] exitcond_7_fu_359_p2;
reg   [0:0] exitcond_7_reg_3728;
reg   [0:0] ap_reg_pp0_iter1_exitcond_7_reg_3728;
reg   [0:0] ap_reg_pp0_iter2_exitcond_7_reg_3728;
reg   [0:0] ap_reg_pp0_iter3_exitcond_7_reg_3728;
wire   [0:0] exitcond_8_fu_365_p2;
reg   [0:0] exitcond_8_reg_3732;
reg   [0:0] ap_reg_pp0_iter1_exitcond_8_reg_3732;
reg   [0:0] ap_reg_pp0_iter2_exitcond_8_reg_3732;
reg   [0:0] ap_reg_pp0_iter3_exitcond_8_reg_3732;
wire   [0:0] exitcond_9_fu_371_p2;
reg   [0:0] exitcond_9_reg_3736;
reg   [0:0] ap_reg_pp0_iter1_exitcond_9_reg_3736;
reg   [0:0] ap_reg_pp0_iter2_exitcond_9_reg_3736;
reg   [0:0] ap_reg_pp0_iter3_exitcond_9_reg_3736;
wire   [0:0] exitcond_s_fu_377_p2;
reg   [0:0] exitcond_s_reg_3740;
reg   [0:0] ap_reg_pp0_iter1_exitcond_s_reg_3740;
reg   [0:0] ap_reg_pp0_iter2_exitcond_s_reg_3740;
reg   [0:0] ap_reg_pp0_iter3_exitcond_s_reg_3740;
wire   [0:0] exitcond_10_fu_383_p2;
reg   [0:0] exitcond_10_reg_3744;
reg   [0:0] ap_reg_pp0_iter1_exitcond_10_reg_3744;
reg   [0:0] ap_reg_pp0_iter2_exitcond_10_reg_3744;
reg   [0:0] ap_reg_pp0_iter3_exitcond_10_reg_3744;
wire   [0:0] exitcond_11_fu_389_p2;
reg   [0:0] exitcond_11_reg_3748;
reg   [0:0] ap_reg_pp0_iter1_exitcond_11_reg_3748;
reg   [0:0] ap_reg_pp0_iter2_exitcond_11_reg_3748;
reg   [0:0] ap_reg_pp0_iter3_exitcond_11_reg_3748;
wire   [0:0] exitcond_12_fu_395_p2;
reg   [0:0] exitcond_12_reg_3752;
reg   [0:0] ap_reg_pp0_iter1_exitcond_12_reg_3752;
reg   [0:0] ap_reg_pp0_iter2_exitcond_12_reg_3752;
reg   [0:0] ap_reg_pp0_iter3_exitcond_12_reg_3752;
wire   [0:0] exitcond_13_fu_401_p2;
reg   [0:0] exitcond_13_reg_3756;
reg   [0:0] ap_reg_pp0_iter1_exitcond_13_reg_3756;
reg   [0:0] ap_reg_pp0_iter2_exitcond_13_reg_3756;
reg   [0:0] ap_reg_pp0_iter3_exitcond_13_reg_3756;
wire   [0:0] exitcond_14_fu_407_p2;
reg   [0:0] exitcond_14_reg_3760;
reg   [0:0] ap_reg_pp0_iter1_exitcond_14_reg_3760;
reg   [0:0] ap_reg_pp0_iter2_exitcond_14_reg_3760;
reg   [0:0] ap_reg_pp0_iter3_exitcond_14_reg_3760;
wire   [0:0] exitcond_15_fu_413_p2;
reg   [0:0] exitcond_15_reg_3764;
reg   [0:0] ap_reg_pp0_iter1_exitcond_15_reg_3764;
reg   [0:0] ap_reg_pp0_iter2_exitcond_15_reg_3764;
reg   [0:0] ap_reg_pp0_iter3_exitcond_15_reg_3764;
wire   [0:0] exitcond_16_fu_419_p2;
reg   [0:0] exitcond_16_reg_3768;
reg   [0:0] ap_reg_pp0_iter1_exitcond_16_reg_3768;
reg   [0:0] ap_reg_pp0_iter2_exitcond_16_reg_3768;
reg   [0:0] ap_reg_pp0_iter3_exitcond_16_reg_3768;
wire   [0:0] exitcond_17_fu_425_p2;
reg   [0:0] exitcond_17_reg_3772;
reg   [0:0] ap_reg_pp0_iter1_exitcond_17_reg_3772;
reg   [0:0] ap_reg_pp0_iter2_exitcond_17_reg_3772;
reg   [0:0] ap_reg_pp0_iter3_exitcond_17_reg_3772;
wire   [0:0] exitcond_18_fu_431_p2;
reg   [0:0] exitcond_18_reg_3776;
reg   [0:0] ap_reg_pp0_iter1_exitcond_18_reg_3776;
reg   [0:0] ap_reg_pp0_iter2_exitcond_18_reg_3776;
reg   [0:0] ap_reg_pp0_iter3_exitcond_18_reg_3776;
wire   [0:0] exitcond_19_fu_437_p2;
reg   [0:0] exitcond_19_reg_3780;
reg   [0:0] ap_reg_pp0_iter1_exitcond_19_reg_3780;
reg   [0:0] ap_reg_pp0_iter2_exitcond_19_reg_3780;
reg   [0:0] ap_reg_pp0_iter3_exitcond_19_reg_3780;
wire   [0:0] exitcond_20_fu_443_p2;
reg   [0:0] exitcond_20_reg_3784;
reg   [0:0] ap_reg_pp0_iter1_exitcond_20_reg_3784;
reg   [0:0] ap_reg_pp0_iter2_exitcond_20_reg_3784;
reg   [0:0] ap_reg_pp0_iter3_exitcond_20_reg_3784;
wire   [0:0] exitcond_21_fu_449_p2;
reg   [0:0] exitcond_21_reg_3788;
reg   [0:0] ap_reg_pp0_iter1_exitcond_21_reg_3788;
reg   [0:0] ap_reg_pp0_iter2_exitcond_21_reg_3788;
reg   [0:0] ap_reg_pp0_iter3_exitcond_21_reg_3788;
wire   [0:0] exitcond_22_fu_455_p2;
reg   [0:0] exitcond_22_reg_3792;
reg   [0:0] ap_reg_pp0_iter1_exitcond_22_reg_3792;
reg   [0:0] ap_reg_pp0_iter2_exitcond_22_reg_3792;
reg   [0:0] ap_reg_pp0_iter3_exitcond_22_reg_3792;
wire   [0:0] exitcond_23_fu_461_p2;
reg   [0:0] exitcond_23_reg_3796;
reg   [0:0] ap_reg_pp0_iter1_exitcond_23_reg_3796;
reg   [0:0] ap_reg_pp0_iter2_exitcond_23_reg_3796;
reg   [0:0] ap_reg_pp0_iter3_exitcond_23_reg_3796;
wire   [0:0] exitcond_24_fu_467_p2;
reg   [0:0] exitcond_24_reg_3800;
reg   [0:0] ap_reg_pp0_iter1_exitcond_24_reg_3800;
reg   [0:0] ap_reg_pp0_iter2_exitcond_24_reg_3800;
reg   [0:0] ap_reg_pp0_iter3_exitcond_24_reg_3800;
wire   [0:0] exitcond_25_fu_473_p2;
reg   [0:0] exitcond_25_reg_3804;
reg   [0:0] ap_reg_pp0_iter1_exitcond_25_reg_3804;
reg   [0:0] ap_reg_pp0_iter2_exitcond_25_reg_3804;
reg   [0:0] ap_reg_pp0_iter3_exitcond_25_reg_3804;
wire   [0:0] exitcond_26_fu_479_p2;
reg   [0:0] exitcond_26_reg_3808;
reg   [0:0] ap_reg_pp0_iter1_exitcond_26_reg_3808;
reg   [0:0] ap_reg_pp0_iter2_exitcond_26_reg_3808;
reg   [0:0] ap_reg_pp0_iter3_exitcond_26_reg_3808;
wire   [0:0] exitcond_27_fu_485_p2;
reg   [0:0] exitcond_27_reg_3812;
reg   [0:0] ap_reg_pp0_iter1_exitcond_27_reg_3812;
reg   [0:0] ap_reg_pp0_iter2_exitcond_27_reg_3812;
reg   [0:0] ap_reg_pp0_iter3_exitcond_27_reg_3812;
wire   [0:0] exitcond_28_fu_491_p2;
reg   [0:0] exitcond_28_reg_3816;
reg   [0:0] ap_reg_pp0_iter1_exitcond_28_reg_3816;
reg   [0:0] ap_reg_pp0_iter2_exitcond_28_reg_3816;
reg   [0:0] ap_reg_pp0_iter3_exitcond_28_reg_3816;
wire   [7:0] tmp_19_1_fu_497_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] val_assign_fu_536_p2;
reg   [0:0] val_assign_reg_3825;
reg   [0:0] ap_reg_pp0_iter2_val_assign_reg_3825;
wire  signed [35:0] p_Val2_3_1_fu_3004_p2;
reg  signed [35:0] p_Val2_3_1_reg_3830;
wire  signed [35:0] p_Val2_5_1_fu_3011_p2;
reg  signed [35:0] p_Val2_5_1_reg_3835;
wire  signed [35:0] p_Val2_3_2_fu_3025_p2;
reg  signed [35:0] p_Val2_3_2_reg_3840;
wire  signed [35:0] p_Val2_5_2_fu_3032_p2;
reg  signed [35:0] p_Val2_5_2_reg_3845;
wire  signed [35:0] p_Val2_3_3_fu_3046_p2;
reg  signed [35:0] p_Val2_3_3_reg_3850;
wire  signed [35:0] p_Val2_5_3_fu_3053_p2;
reg  signed [35:0] p_Val2_5_3_reg_3855;
wire  signed [35:0] p_Val2_3_4_fu_3067_p2;
reg  signed [35:0] p_Val2_3_4_reg_3860;
wire  signed [35:0] p_Val2_5_4_fu_3074_p2;
reg  signed [35:0] p_Val2_5_4_reg_3865;
wire  signed [35:0] p_Val2_3_5_fu_3088_p2;
reg  signed [35:0] p_Val2_3_5_reg_3870;
wire  signed [35:0] p_Val2_5_5_fu_3095_p2;
reg  signed [35:0] p_Val2_5_5_reg_3875;
wire  signed [35:0] p_Val2_3_6_fu_3109_p2;
reg  signed [35:0] p_Val2_3_6_reg_3880;
wire  signed [35:0] p_Val2_5_6_fu_3116_p2;
reg  signed [35:0] p_Val2_5_6_reg_3885;
wire  signed [35:0] p_Val2_3_7_fu_3130_p2;
reg  signed [35:0] p_Val2_3_7_reg_3890;
wire  signed [35:0] p_Val2_5_7_fu_3137_p2;
reg  signed [35:0] p_Val2_5_7_reg_3895;
wire  signed [35:0] p_Val2_3_8_fu_3151_p2;
reg  signed [35:0] p_Val2_3_8_reg_3900;
wire  signed [35:0] p_Val2_5_8_fu_3158_p2;
reg  signed [35:0] p_Val2_5_8_reg_3905;
wire  signed [35:0] p_Val2_3_9_fu_3172_p2;
reg  signed [35:0] p_Val2_3_9_reg_3910;
wire  signed [35:0] p_Val2_5_9_fu_3179_p2;
reg  signed [35:0] p_Val2_5_9_reg_3915;
wire  signed [35:0] p_Val2_3_s_fu_3193_p2;
reg  signed [35:0] p_Val2_3_s_reg_3920;
wire  signed [35:0] p_Val2_5_s_fu_3200_p2;
reg  signed [35:0] p_Val2_5_s_reg_3925;
wire  signed [35:0] p_Val2_3_10_fu_3214_p2;
reg  signed [35:0] p_Val2_3_10_reg_3930;
wire  signed [35:0] p_Val2_5_10_fu_3221_p2;
reg  signed [35:0] p_Val2_5_10_reg_3935;
wire  signed [35:0] p_Val2_3_11_fu_3235_p2;
reg  signed [35:0] p_Val2_3_11_reg_3940;
wire  signed [35:0] p_Val2_5_11_fu_3242_p2;
reg  signed [35:0] p_Val2_5_11_reg_3945;
wire  signed [35:0] p_Val2_3_12_fu_3256_p2;
reg  signed [35:0] p_Val2_3_12_reg_3950;
wire  signed [35:0] p_Val2_5_12_fu_3263_p2;
reg  signed [35:0] p_Val2_5_12_reg_3955;
wire  signed [35:0] p_Val2_3_13_fu_3277_p2;
reg  signed [35:0] p_Val2_3_13_reg_3960;
wire  signed [35:0] p_Val2_5_13_fu_3284_p2;
reg  signed [35:0] p_Val2_5_13_reg_3965;
wire  signed [35:0] p_Val2_3_14_fu_3298_p2;
reg  signed [35:0] p_Val2_3_14_reg_3970;
wire  signed [35:0] p_Val2_5_14_fu_3305_p2;
reg  signed [35:0] p_Val2_5_14_reg_3975;
wire  signed [35:0] p_Val2_3_15_fu_3319_p2;
reg  signed [35:0] p_Val2_3_15_reg_3980;
wire  signed [35:0] p_Val2_5_15_fu_3326_p2;
reg  signed [35:0] p_Val2_5_15_reg_3985;
wire  signed [35:0] p_Val2_3_16_fu_3340_p2;
reg  signed [35:0] p_Val2_3_16_reg_3990;
wire  signed [35:0] p_Val2_5_16_fu_3347_p2;
reg  signed [35:0] p_Val2_5_16_reg_3995;
wire  signed [35:0] p_Val2_3_17_fu_3361_p2;
reg  signed [35:0] p_Val2_3_17_reg_4000;
wire  signed [35:0] p_Val2_5_17_fu_3368_p2;
reg  signed [35:0] p_Val2_5_17_reg_4005;
wire  signed [35:0] p_Val2_3_18_fu_3382_p2;
reg  signed [35:0] p_Val2_3_18_reg_4010;
wire  signed [35:0] p_Val2_5_18_fu_3389_p2;
reg  signed [35:0] p_Val2_5_18_reg_4015;
wire  signed [35:0] p_Val2_3_19_fu_3403_p2;
reg  signed [35:0] p_Val2_3_19_reg_4020;
wire  signed [35:0] p_Val2_5_19_fu_3410_p2;
reg  signed [35:0] p_Val2_5_19_reg_4025;
wire  signed [35:0] p_Val2_3_20_fu_3424_p2;
reg  signed [35:0] p_Val2_3_20_reg_4030;
wire  signed [35:0] p_Val2_5_20_fu_3431_p2;
reg  signed [35:0] p_Val2_5_20_reg_4035;
wire  signed [35:0] p_Val2_3_21_fu_3445_p2;
reg  signed [35:0] p_Val2_3_21_reg_4040;
wire  signed [35:0] p_Val2_5_21_fu_3452_p2;
reg  signed [35:0] p_Val2_5_21_reg_4045;
wire  signed [35:0] p_Val2_3_22_fu_3466_p2;
reg  signed [35:0] p_Val2_3_22_reg_4050;
wire  signed [35:0] p_Val2_5_22_fu_3473_p2;
reg  signed [35:0] p_Val2_5_22_reg_4055;
wire  signed [35:0] p_Val2_3_23_fu_3487_p2;
reg  signed [35:0] p_Val2_3_23_reg_4060;
wire  signed [35:0] p_Val2_5_23_fu_3494_p2;
reg  signed [35:0] p_Val2_5_23_reg_4065;
wire  signed [35:0] p_Val2_3_24_fu_3508_p2;
reg  signed [35:0] p_Val2_3_24_reg_4070;
wire  signed [35:0] p_Val2_5_24_fu_3515_p2;
reg  signed [35:0] p_Val2_5_24_reg_4075;
wire  signed [35:0] p_Val2_3_25_fu_3529_p2;
reg  signed [35:0] p_Val2_3_25_reg_4080;
wire  signed [35:0] p_Val2_5_25_fu_3536_p2;
reg  signed [35:0] p_Val2_5_25_reg_4085;
wire  signed [35:0] p_Val2_3_26_fu_3550_p2;
reg  signed [35:0] p_Val2_3_26_reg_4090;
wire  signed [35:0] p_Val2_5_26_fu_3557_p2;
reg  signed [35:0] p_Val2_5_26_reg_4095;
wire  signed [35:0] p_Val2_3_27_fu_3571_p2;
reg  signed [35:0] p_Val2_3_27_reg_4100;
wire  signed [35:0] p_Val2_5_27_fu_3578_p2;
reg  signed [35:0] p_Val2_5_27_reg_4105;
wire  signed [35:0] p_Val2_3_28_fu_3592_p2;
reg  signed [35:0] p_Val2_3_28_reg_4110;
wire  signed [35:0] p_Val2_5_28_fu_3599_p2;
reg  signed [35:0] p_Val2_5_28_reg_4115;
wire   [35:0] p_Val2_8_28_fu_2181_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [35:0] p_Val2_11_28_fu_2190_p2;
wire   [0:0] val_assign_1_fu_2207_p2;
reg   [0:0] val_assign_1_reg_4130;
wire   [0:0] val_assign_2_fu_2225_p2;
reg   [0:0] val_assign_2_reg_4135;
wire   [0:0] val_assign_3_fu_2243_p2;
reg   [0:0] val_assign_3_reg_4140;
wire   [0:0] val_assign_4_fu_2261_p2;
reg   [0:0] val_assign_4_reg_4145;
wire   [0:0] val_assign_5_fu_2279_p2;
reg   [0:0] val_assign_5_reg_4150;
wire   [0:0] val_assign_6_fu_2297_p2;
reg   [0:0] val_assign_6_reg_4155;
wire   [0:0] val_assign_7_fu_2315_p2;
reg   [0:0] val_assign_7_reg_4160;
wire   [0:0] val_assign_8_fu_2333_p2;
reg   [0:0] val_assign_8_reg_4165;
wire   [0:0] val_assign_9_fu_2351_p2;
reg   [0:0] val_assign_9_reg_4170;
wire   [0:0] val_assign_s_fu_2369_p2;
reg   [0:0] val_assign_s_reg_4175;
wire   [0:0] val_assign_10_fu_2387_p2;
reg   [0:0] val_assign_10_reg_4180;
wire   [0:0] val_assign_11_fu_2405_p2;
reg   [0:0] val_assign_11_reg_4185;
wire   [0:0] val_assign_12_fu_2423_p2;
reg   [0:0] val_assign_12_reg_4190;
wire   [0:0] val_assign_13_fu_2441_p2;
reg   [0:0] val_assign_13_reg_4195;
wire   [0:0] val_assign_14_fu_2459_p2;
reg   [0:0] val_assign_14_reg_4200;
wire   [0:0] val_assign_15_fu_2477_p2;
reg   [0:0] val_assign_15_reg_4205;
wire   [0:0] val_assign_16_fu_2495_p2;
reg   [0:0] val_assign_16_reg_4210;
wire   [0:0] val_assign_17_fu_2513_p2;
reg   [0:0] val_assign_17_reg_4215;
wire   [0:0] val_assign_18_fu_2531_p2;
reg   [0:0] val_assign_18_reg_4220;
wire   [0:0] val_assign_19_fu_2549_p2;
reg   [0:0] val_assign_19_reg_4225;
wire   [0:0] val_assign_20_fu_2567_p2;
reg   [0:0] val_assign_20_reg_4230;
wire   [0:0] val_assign_21_fu_2585_p2;
reg   [0:0] val_assign_21_reg_4235;
wire   [0:0] val_assign_22_fu_2603_p2;
reg   [0:0] val_assign_22_reg_4240;
wire   [0:0] val_assign_23_fu_2621_p2;
reg   [0:0] val_assign_23_reg_4245;
wire   [0:0] val_assign_24_fu_2639_p2;
reg   [0:0] val_assign_24_reg_4250;
wire   [0:0] val_assign_25_fu_2657_p2;
reg   [0:0] val_assign_25_reg_4255;
wire   [0:0] val_assign_26_fu_2675_p2;
reg   [0:0] val_assign_26_reg_4260;
wire   [0:0] val_assign_27_fu_2693_p2;
reg   [0:0] val_assign_27_reg_4265;
reg   [0:0] ap_reg_pp0_iter3_val_assign_27_reg_4265;
wire   [0:0] val_assign_28_fu_2711_p2;
reg   [0:0] val_assign_28_reg_4270;
reg   [0:0] ap_reg_pp0_iter3_val_assign_28_reg_4270;
wire   [7:0] tmp_12_fu_2720_p2;
reg    ap_enable_reg_pp0_iter3;
wire   [7:0] tmp_18_1_fu_2729_p2;
wire   [7:0] tmp_18_2_fu_2738_p2;
reg   [7:0] tmp_18_2_reg_4285;
wire   [7:0] tmp_18_3_fu_2747_p2;
reg   [7:0] tmp_18_3_reg_4290;
wire   [7:0] tmp_18_4_fu_2756_p2;
reg   [7:0] tmp_18_4_reg_4295;
wire   [7:0] tmp_18_5_fu_2765_p2;
reg   [7:0] tmp_18_5_reg_4300;
wire   [7:0] tmp_18_6_fu_2774_p2;
reg   [7:0] tmp_18_6_reg_4305;
wire   [7:0] tmp_18_7_fu_2783_p2;
reg   [7:0] tmp_18_7_reg_4310;
wire   [7:0] tmp_18_8_fu_2792_p2;
reg   [7:0] tmp_18_8_reg_4315;
wire   [7:0] tmp_18_9_fu_2801_p2;
reg   [7:0] tmp_18_9_reg_4320;
wire   [7:0] tmp_18_s_fu_2810_p2;
reg   [7:0] tmp_18_s_reg_4325;
wire   [7:0] tmp_18_10_fu_2819_p2;
reg   [7:0] tmp_18_10_reg_4330;
wire   [7:0] tmp_18_11_fu_2828_p2;
reg   [7:0] tmp_18_11_reg_4335;
wire   [7:0] tmp_18_12_fu_2837_p2;
reg   [7:0] tmp_18_12_reg_4340;
wire   [7:0] tmp_18_13_fu_2846_p2;
reg   [7:0] tmp_18_13_reg_4345;
wire   [7:0] tmp_18_14_fu_2855_p2;
reg   [7:0] tmp_18_14_reg_4350;
wire   [7:0] tmp_18_15_fu_2864_p2;
reg   [7:0] tmp_18_15_reg_4355;
wire   [7:0] tmp_18_16_fu_2873_p2;
reg   [7:0] tmp_18_16_reg_4360;
wire   [7:0] tmp_18_17_fu_2882_p2;
reg   [7:0] tmp_18_17_reg_4365;
wire   [7:0] tmp_18_18_fu_2891_p2;
reg   [7:0] tmp_18_18_reg_4370;
wire   [7:0] tmp_18_19_fu_2900_p2;
reg   [7:0] tmp_18_19_reg_4375;
wire   [7:0] tmp_18_20_fu_2909_p2;
reg   [7:0] tmp_18_20_reg_4380;
wire   [7:0] tmp_18_21_fu_2918_p2;
reg   [7:0] tmp_18_21_reg_4385;
wire   [7:0] tmp_18_22_fu_2927_p2;
reg   [7:0] tmp_18_22_reg_4390;
wire   [7:0] tmp_18_23_fu_2936_p2;
reg   [7:0] tmp_18_23_reg_4395;
wire   [7:0] tmp_18_24_fu_2945_p2;
reg   [7:0] tmp_18_24_reg_4400;
wire   [7:0] tmp_18_25_fu_2954_p2;
reg   [7:0] tmp_18_25_reg_4405;
wire   [7:0] tmp_18_26_fu_2963_p2;
reg   [7:0] tmp_18_26_reg_4410;
wire   [7:0] tmp_18_27_fu_2972_p2;
reg    ap_enable_reg_pp0_iter4;
wire   [7:0] tmp_18_28_fu_2980_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_predicate_tran6to7_state2;
reg    ap_enable_reg_pp0_iter2;
reg   [35:0] ap_phi_mux_z_im_V_phi_fu_144_p4;
wire    ap_block_pp0_stage0;
reg   [35:0] ap_phi_mux_z_re_V_phi_fu_153_p4;
reg   [7:0] ap_phi_mux_count_V_phi_fu_174_p4;
reg   [7:0] tmp_4_lcssa_reg_182;
wire   [33:0] z0_re_V_fu_251_p3;
wire   [33:0] z0_im_V_fu_263_p3;
wire  signed [17:0] tmp_7_fu_281_p4;
wire  signed [17:0] tmp_8_fu_295_p4;
wire   [7:0] tmp_19_s_fu_317_p2;
wire   [35:0] p_Val2_7_fu_503_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_fu_521_p2;
wire  signed [36:0] tmp_s_fu_518_p1;
wire  signed [36:0] tmp_2_fu_515_p1;
wire   [36:0] r_V_1_fu_530_p2;
wire   [35:0] p_Val2_s_fu_525_p2;
wire  signed [17:0] tmp_7_1_fu_542_p4;
wire   [35:0] p_Val2_8_fu_510_p2;
wire  signed [17:0] tmp_8_1_fu_556_p4;
wire  signed [34:0] r_V5_1_fu_3018_p2;
wire   [35:0] p_Val2_7_1_fu_578_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_1_fu_590_p2;
wire   [35:0] p_Val2_11_1_fu_594_p2;
wire  signed [17:0] tmp_7_2_fu_599_p4;
wire   [35:0] p_Val2_8_1_fu_585_p2;
wire  signed [17:0] tmp_8_2_fu_613_p4;
wire  signed [34:0] r_V5_2_fu_3039_p2;
wire   [35:0] p_Val2_7_2_fu_635_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_2_fu_647_p2;
wire   [35:0] p_Val2_11_2_fu_651_p2;
wire  signed [17:0] tmp_7_3_fu_656_p4;
wire   [35:0] p_Val2_8_2_fu_642_p2;
wire  signed [17:0] tmp_8_3_fu_670_p4;
wire  signed [34:0] r_V5_3_fu_3060_p2;
wire   [35:0] p_Val2_7_3_fu_692_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_3_fu_704_p2;
wire   [35:0] p_Val2_11_3_fu_708_p2;
wire  signed [17:0] tmp_7_4_fu_713_p4;
wire   [35:0] p_Val2_8_3_fu_699_p2;
wire  signed [17:0] tmp_8_4_fu_727_p4;
wire  signed [34:0] r_V5_4_fu_3081_p2;
wire   [35:0] p_Val2_7_4_fu_749_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_4_fu_761_p2;
wire   [35:0] p_Val2_11_4_fu_765_p2;
wire  signed [17:0] tmp_7_5_fu_770_p4;
wire   [35:0] p_Val2_8_4_fu_756_p2;
wire  signed [17:0] tmp_8_5_fu_784_p4;
wire  signed [34:0] r_V5_5_fu_3102_p2;
wire   [35:0] p_Val2_7_5_fu_806_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_5_fu_818_p2;
wire   [35:0] p_Val2_11_5_fu_822_p2;
wire  signed [17:0] tmp_7_6_fu_827_p4;
wire   [35:0] p_Val2_8_5_fu_813_p2;
wire  signed [17:0] tmp_8_6_fu_841_p4;
wire  signed [34:0] r_V5_6_fu_3123_p2;
wire   [35:0] p_Val2_7_6_fu_863_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_6_fu_875_p2;
wire   [35:0] p_Val2_11_6_fu_879_p2;
wire  signed [17:0] tmp_7_7_fu_884_p4;
wire   [35:0] p_Val2_8_6_fu_870_p2;
wire  signed [17:0] tmp_8_7_fu_898_p4;
wire  signed [34:0] r_V5_7_fu_3144_p2;
wire   [35:0] p_Val2_7_7_fu_920_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_7_fu_932_p2;
wire   [35:0] p_Val2_11_7_fu_936_p2;
wire  signed [17:0] tmp_7_8_fu_941_p4;
wire   [35:0] p_Val2_8_7_fu_927_p2;
wire  signed [17:0] tmp_8_8_fu_955_p4;
wire  signed [34:0] r_V5_8_fu_3165_p2;
wire   [35:0] p_Val2_7_8_fu_977_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_8_fu_989_p2;
wire   [35:0] p_Val2_11_8_fu_993_p2;
wire  signed [17:0] tmp_7_9_fu_998_p4;
wire   [35:0] p_Val2_8_8_fu_984_p2;
wire  signed [17:0] tmp_8_9_fu_1012_p4;
wire  signed [34:0] r_V5_9_fu_3186_p2;
wire   [35:0] p_Val2_7_9_fu_1034_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_9_fu_1046_p2;
wire   [35:0] p_Val2_11_9_fu_1050_p2;
wire  signed [17:0] tmp_7_s_fu_1055_p4;
wire   [35:0] p_Val2_8_9_fu_1041_p2;
wire  signed [17:0] tmp_8_s_fu_1069_p4;
wire  signed [34:0] r_V5_s_fu_3207_p2;
wire   [35:0] p_Val2_7_s_fu_1091_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_s_fu_1103_p2;
wire   [35:0] p_Val2_11_s_fu_1107_p2;
wire  signed [17:0] tmp_7_10_fu_1112_p4;
wire   [35:0] p_Val2_8_s_fu_1098_p2;
wire  signed [17:0] tmp_8_10_fu_1126_p4;
wire  signed [34:0] r_V5_10_fu_3228_p2;
wire   [35:0] p_Val2_7_10_fu_1148_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_10_fu_1160_p2;
wire   [35:0] p_Val2_11_10_fu_1164_p2;
wire  signed [17:0] tmp_7_11_fu_1169_p4;
wire   [35:0] p_Val2_8_10_fu_1155_p2;
wire  signed [17:0] tmp_8_11_fu_1183_p4;
wire  signed [34:0] r_V5_11_fu_3249_p2;
wire   [35:0] p_Val2_7_11_fu_1205_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_11_fu_1217_p2;
wire   [35:0] p_Val2_11_11_fu_1221_p2;
wire  signed [17:0] tmp_7_12_fu_1226_p4;
wire   [35:0] p_Val2_8_11_fu_1212_p2;
wire  signed [17:0] tmp_8_12_fu_1240_p4;
wire  signed [34:0] r_V5_12_fu_3270_p2;
wire   [35:0] p_Val2_7_12_fu_1262_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_12_fu_1274_p2;
wire   [35:0] p_Val2_11_12_fu_1278_p2;
wire  signed [17:0] tmp_7_13_fu_1283_p4;
wire   [35:0] p_Val2_8_12_fu_1269_p2;
wire  signed [17:0] tmp_8_13_fu_1297_p4;
wire  signed [34:0] r_V5_13_fu_3291_p2;
wire   [35:0] p_Val2_7_13_fu_1319_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_13_fu_1331_p2;
wire   [35:0] p_Val2_11_13_fu_1335_p2;
wire  signed [17:0] tmp_7_14_fu_1340_p4;
wire   [35:0] p_Val2_8_13_fu_1326_p2;
wire  signed [17:0] tmp_8_14_fu_1354_p4;
wire  signed [34:0] r_V5_14_fu_3312_p2;
wire   [35:0] p_Val2_7_14_fu_1376_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_14_fu_1388_p2;
wire   [35:0] p_Val2_11_14_fu_1392_p2;
wire  signed [17:0] tmp_7_15_fu_1397_p4;
wire   [35:0] p_Val2_8_14_fu_1383_p2;
wire  signed [17:0] tmp_8_15_fu_1411_p4;
wire  signed [34:0] r_V5_15_fu_3333_p2;
wire   [35:0] p_Val2_7_15_fu_1433_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_15_fu_1445_p2;
wire   [35:0] p_Val2_11_15_fu_1449_p2;
wire  signed [17:0] tmp_7_16_fu_1454_p4;
wire   [35:0] p_Val2_8_15_fu_1440_p2;
wire  signed [17:0] tmp_8_16_fu_1468_p4;
wire  signed [34:0] r_V5_16_fu_3354_p2;
wire   [35:0] p_Val2_7_16_fu_1490_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_16_fu_1502_p2;
wire   [35:0] p_Val2_11_16_fu_1506_p2;
wire  signed [17:0] tmp_7_17_fu_1511_p4;
wire   [35:0] p_Val2_8_16_fu_1497_p2;
wire  signed [17:0] tmp_8_17_fu_1525_p4;
wire  signed [34:0] r_V5_17_fu_3375_p2;
wire   [35:0] p_Val2_7_17_fu_1547_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_17_fu_1559_p2;
wire   [35:0] p_Val2_11_17_fu_1563_p2;
wire  signed [17:0] tmp_7_18_fu_1568_p4;
wire   [35:0] p_Val2_8_17_fu_1554_p2;
wire  signed [17:0] tmp_8_18_fu_1582_p4;
wire  signed [34:0] r_V5_18_fu_3396_p2;
wire   [35:0] p_Val2_7_18_fu_1604_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_18_fu_1616_p2;
wire   [35:0] p_Val2_11_18_fu_1620_p2;
wire  signed [17:0] tmp_7_19_fu_1625_p4;
wire   [35:0] p_Val2_8_18_fu_1611_p2;
wire  signed [17:0] tmp_8_19_fu_1639_p4;
wire  signed [34:0] r_V5_19_fu_3417_p2;
wire   [35:0] p_Val2_7_19_fu_1661_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_19_fu_1673_p2;
wire   [35:0] p_Val2_11_19_fu_1677_p2;
wire  signed [17:0] tmp_7_20_fu_1682_p4;
wire   [35:0] p_Val2_8_19_fu_1668_p2;
wire  signed [17:0] tmp_8_20_fu_1696_p4;
wire  signed [34:0] r_V5_20_fu_3438_p2;
wire   [35:0] p_Val2_7_20_fu_1718_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_20_fu_1730_p2;
wire   [35:0] p_Val2_11_20_fu_1734_p2;
wire  signed [17:0] tmp_7_21_fu_1739_p4;
wire   [35:0] p_Val2_8_20_fu_1725_p2;
wire  signed [17:0] tmp_8_21_fu_1753_p4;
wire  signed [34:0] r_V5_21_fu_3459_p2;
wire   [35:0] p_Val2_7_21_fu_1775_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_21_fu_1787_p2;
wire   [35:0] p_Val2_11_21_fu_1791_p2;
wire  signed [17:0] tmp_7_22_fu_1796_p4;
wire   [35:0] p_Val2_8_21_fu_1782_p2;
wire  signed [17:0] tmp_8_22_fu_1810_p4;
wire  signed [34:0] r_V5_22_fu_3480_p2;
wire   [35:0] p_Val2_7_22_fu_1832_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_22_fu_1844_p2;
wire   [35:0] p_Val2_11_22_fu_1848_p2;
wire  signed [17:0] tmp_7_23_fu_1853_p4;
wire   [35:0] p_Val2_8_22_fu_1839_p2;
wire  signed [17:0] tmp_8_23_fu_1867_p4;
wire  signed [34:0] r_V5_23_fu_3501_p2;
wire   [35:0] p_Val2_7_23_fu_1889_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_23_fu_1901_p2;
wire   [35:0] p_Val2_11_23_fu_1905_p2;
wire  signed [17:0] tmp_7_24_fu_1910_p4;
wire   [35:0] p_Val2_8_23_fu_1896_p2;
wire  signed [17:0] tmp_8_24_fu_1924_p4;
wire  signed [34:0] r_V5_24_fu_3522_p2;
wire   [35:0] p_Val2_7_24_fu_1946_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_24_fu_1958_p2;
wire   [35:0] p_Val2_11_24_fu_1962_p2;
wire  signed [17:0] tmp_7_25_fu_1967_p4;
wire   [35:0] p_Val2_8_24_fu_1953_p2;
wire  signed [17:0] tmp_8_25_fu_1981_p4;
wire  signed [34:0] r_V5_25_fu_3543_p2;
wire   [35:0] p_Val2_7_25_fu_2003_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_25_fu_2015_p2;
wire   [35:0] p_Val2_11_25_fu_2019_p2;
wire  signed [17:0] tmp_7_26_fu_2024_p4;
wire   [35:0] p_Val2_8_25_fu_2010_p2;
wire  signed [17:0] tmp_8_26_fu_2038_p4;
wire  signed [34:0] r_V5_26_fu_3564_p2;
wire   [35:0] p_Val2_7_26_fu_2060_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_26_fu_2072_p2;
wire   [35:0] p_Val2_11_26_fu_2076_p2;
wire  signed [17:0] tmp_7_27_fu_2081_p4;
wire   [35:0] p_Val2_8_26_fu_2067_p2;
wire  signed [17:0] tmp_8_27_fu_2095_p4;
wire  signed [34:0] r_V5_27_fu_3585_p2;
wire   [35:0] p_Val2_7_27_fu_2117_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_27_fu_2129_p2;
wire   [35:0] p_Val2_11_27_fu_2133_p2;
wire  signed [17:0] tmp_7_28_fu_2138_p4;
wire   [35:0] p_Val2_8_27_fu_2124_p2;
wire  signed [17:0] tmp_8_28_fu_2152_p4;
wire  signed [34:0] r_V5_28_fu_3606_p2;
wire   [35:0] p_Val2_7_28_fu_2174_p3;
(* use_dsp48 = "no" *) wire   [35:0] p_Val2_9_28_fu_2186_p2;
wire  signed [36:0] tmp_13_1_fu_2198_p1;
wire  signed [36:0] tmp_12_1_fu_2195_p1;
wire   [36:0] r_V_1_1_fu_2201_p2;
wire  signed [36:0] tmp_13_2_fu_2216_p1;
wire  signed [36:0] tmp_12_2_fu_2213_p1;
wire   [36:0] r_V_1_2_fu_2219_p2;
wire  signed [36:0] tmp_13_3_fu_2234_p1;
wire  signed [36:0] tmp_12_3_fu_2231_p1;
wire   [36:0] r_V_1_3_fu_2237_p2;
wire  signed [36:0] tmp_13_4_fu_2252_p1;
wire  signed [36:0] tmp_12_4_fu_2249_p1;
wire   [36:0] r_V_1_4_fu_2255_p2;
wire  signed [36:0] tmp_13_5_fu_2270_p1;
wire  signed [36:0] tmp_12_5_fu_2267_p1;
wire   [36:0] r_V_1_5_fu_2273_p2;
wire  signed [36:0] tmp_13_6_fu_2288_p1;
wire  signed [36:0] tmp_12_6_fu_2285_p1;
wire   [36:0] r_V_1_6_fu_2291_p2;
wire  signed [36:0] tmp_13_7_fu_2306_p1;
wire  signed [36:0] tmp_12_7_fu_2303_p1;
wire   [36:0] r_V_1_7_fu_2309_p2;
wire  signed [36:0] tmp_13_8_fu_2324_p1;
wire  signed [36:0] tmp_12_8_fu_2321_p1;
wire   [36:0] r_V_1_8_fu_2327_p2;
wire  signed [36:0] tmp_13_9_fu_2342_p1;
wire  signed [36:0] tmp_12_9_fu_2339_p1;
wire   [36:0] r_V_1_9_fu_2345_p2;
wire  signed [36:0] tmp_13_s_fu_2360_p1;
wire  signed [36:0] tmp_12_s_fu_2357_p1;
wire   [36:0] r_V_1_s_fu_2363_p2;
wire  signed [36:0] tmp_13_10_fu_2378_p1;
wire  signed [36:0] tmp_12_10_fu_2375_p1;
wire   [36:0] r_V_1_10_fu_2381_p2;
wire  signed [36:0] tmp_13_11_fu_2396_p1;
wire  signed [36:0] tmp_12_11_fu_2393_p1;
wire   [36:0] r_V_1_11_fu_2399_p2;
wire  signed [36:0] tmp_13_12_fu_2414_p1;
wire  signed [36:0] tmp_12_12_fu_2411_p1;
wire   [36:0] r_V_1_12_fu_2417_p2;
wire  signed [36:0] tmp_13_13_fu_2432_p1;
wire  signed [36:0] tmp_12_13_fu_2429_p1;
wire   [36:0] r_V_1_13_fu_2435_p2;
wire  signed [36:0] tmp_13_14_fu_2450_p1;
wire  signed [36:0] tmp_12_14_fu_2447_p1;
wire   [36:0] r_V_1_14_fu_2453_p2;
wire  signed [36:0] tmp_13_15_fu_2468_p1;
wire  signed [36:0] tmp_12_15_fu_2465_p1;
wire   [36:0] r_V_1_15_fu_2471_p2;
wire  signed [36:0] tmp_13_16_fu_2486_p1;
wire  signed [36:0] tmp_12_16_fu_2483_p1;
wire   [36:0] r_V_1_16_fu_2489_p2;
wire  signed [36:0] tmp_13_17_fu_2504_p1;
wire  signed [36:0] tmp_12_17_fu_2501_p1;
wire   [36:0] r_V_1_17_fu_2507_p2;
wire  signed [36:0] tmp_13_18_fu_2522_p1;
wire  signed [36:0] tmp_12_18_fu_2519_p1;
wire   [36:0] r_V_1_18_fu_2525_p2;
wire  signed [36:0] tmp_13_19_fu_2540_p1;
wire  signed [36:0] tmp_12_19_fu_2537_p1;
wire   [36:0] r_V_1_19_fu_2543_p2;
wire  signed [36:0] tmp_13_20_fu_2558_p1;
wire  signed [36:0] tmp_12_20_fu_2555_p1;
wire   [36:0] r_V_1_20_fu_2561_p2;
wire  signed [36:0] tmp_13_21_fu_2576_p1;
wire  signed [36:0] tmp_12_21_fu_2573_p1;
wire   [36:0] r_V_1_21_fu_2579_p2;
wire  signed [36:0] tmp_13_22_fu_2594_p1;
wire  signed [36:0] tmp_12_22_fu_2591_p1;
wire   [36:0] r_V_1_22_fu_2597_p2;
wire  signed [36:0] tmp_13_23_fu_2612_p1;
wire  signed [36:0] tmp_12_23_fu_2609_p1;
wire   [36:0] r_V_1_23_fu_2615_p2;
wire  signed [36:0] tmp_13_24_fu_2630_p1;
wire  signed [36:0] tmp_12_24_fu_2627_p1;
wire   [36:0] r_V_1_24_fu_2633_p2;
wire  signed [36:0] tmp_13_25_fu_2648_p1;
wire  signed [36:0] tmp_12_25_fu_2645_p1;
wire   [36:0] r_V_1_25_fu_2651_p2;
wire  signed [36:0] tmp_13_26_fu_2666_p1;
wire  signed [36:0] tmp_12_26_fu_2663_p1;
wire   [36:0] r_V_1_26_fu_2669_p2;
wire  signed [36:0] tmp_13_27_fu_2684_p1;
wire  signed [36:0] tmp_12_27_fu_2681_p1;
wire   [36:0] r_V_1_27_fu_2687_p2;
wire  signed [36:0] tmp_13_28_fu_2702_p1;
wire  signed [36:0] tmp_12_28_fu_2699_p1;
wire   [36:0] r_V_1_28_fu_2705_p2;
wire   [7:0] tmp_6_fu_2717_p1;
wire   [7:0] tmp_17_1_fu_2726_p1;
wire   [7:0] tmp_17_2_fu_2735_p1;
wire   [7:0] tmp_17_3_fu_2744_p1;
wire   [7:0] tmp_17_4_fu_2753_p1;
wire   [7:0] tmp_17_5_fu_2762_p1;
wire   [7:0] tmp_17_6_fu_2771_p1;
wire   [7:0] tmp_17_7_fu_2780_p1;
wire   [7:0] tmp_17_8_fu_2789_p1;
wire   [7:0] tmp_17_9_fu_2798_p1;
wire   [7:0] tmp_17_s_fu_2807_p1;
wire   [7:0] tmp_17_10_fu_2816_p1;
wire   [7:0] tmp_17_11_fu_2825_p1;
wire   [7:0] tmp_17_12_fu_2834_p1;
wire   [7:0] tmp_17_13_fu_2843_p1;
wire   [7:0] tmp_17_14_fu_2852_p1;
wire   [7:0] tmp_17_15_fu_2861_p1;
wire   [7:0] tmp_17_16_fu_2870_p1;
wire   [7:0] tmp_17_17_fu_2879_p1;
wire   [7:0] tmp_17_18_fu_2888_p1;
wire   [7:0] tmp_17_19_fu_2897_p1;
wire   [7:0] tmp_17_20_fu_2906_p1;
wire   [7:0] tmp_17_21_fu_2915_p1;
wire   [7:0] tmp_17_22_fu_2924_p1;
wire   [7:0] tmp_17_23_fu_2933_p1;
wire   [7:0] tmp_17_24_fu_2942_p1;
wire   [7:0] tmp_17_25_fu_2951_p1;
wire   [7:0] tmp_17_26_fu_2960_p1;
wire   [7:0] tmp_17_27_fu_2969_p1;
wire   [7:0] tmp_17_28_fu_2977_p1;
wire  signed [17:0] p_Val2_3_fu_2986_p0;
wire  signed [35:0] OP1_V_fu_291_p1;
wire  signed [17:0] p_Val2_3_fu_2986_p1;
wire  signed [17:0] p_Val2_5_fu_2992_p0;
wire  signed [35:0] OP1_V_1_fu_305_p1;
wire  signed [17:0] p_Val2_5_fu_2992_p1;
wire  signed [17:0] p_Val2_3_1_fu_3004_p0;
wire  signed [35:0] OP1_V_s_fu_552_p1;
wire  signed [17:0] p_Val2_3_1_fu_3004_p1;
wire  signed [17:0] p_Val2_5_1_fu_3011_p0;
wire  signed [35:0] OP1_V_1_1_fu_566_p1;
wire  signed [17:0] p_Val2_5_1_fu_3011_p1;
wire  signed [17:0] p_Val2_3_2_fu_3025_p0;
wire  signed [35:0] OP1_V_2_fu_609_p1;
wire  signed [17:0] p_Val2_3_2_fu_3025_p1;
wire  signed [17:0] p_Val2_5_2_fu_3032_p0;
wire  signed [35:0] OP1_V_1_2_fu_623_p1;
wire  signed [17:0] p_Val2_5_2_fu_3032_p1;
wire  signed [17:0] p_Val2_3_3_fu_3046_p0;
wire  signed [35:0] OP1_V_3_fu_666_p1;
wire  signed [17:0] p_Val2_3_3_fu_3046_p1;
wire  signed [17:0] p_Val2_5_3_fu_3053_p0;
wire  signed [35:0] OP1_V_1_3_fu_680_p1;
wire  signed [17:0] p_Val2_5_3_fu_3053_p1;
wire  signed [17:0] p_Val2_3_4_fu_3067_p0;
wire  signed [35:0] OP1_V_4_fu_723_p1;
wire  signed [17:0] p_Val2_3_4_fu_3067_p1;
wire  signed [17:0] p_Val2_5_4_fu_3074_p0;
wire  signed [35:0] OP1_V_1_4_fu_737_p1;
wire  signed [17:0] p_Val2_5_4_fu_3074_p1;
wire  signed [17:0] p_Val2_3_5_fu_3088_p0;
wire  signed [35:0] OP1_V_5_fu_780_p1;
wire  signed [17:0] p_Val2_3_5_fu_3088_p1;
wire  signed [17:0] p_Val2_5_5_fu_3095_p0;
wire  signed [35:0] OP1_V_1_5_fu_794_p1;
wire  signed [17:0] p_Val2_5_5_fu_3095_p1;
wire  signed [17:0] p_Val2_3_6_fu_3109_p0;
wire  signed [35:0] OP1_V_6_fu_837_p1;
wire  signed [17:0] p_Val2_3_6_fu_3109_p1;
wire  signed [17:0] p_Val2_5_6_fu_3116_p0;
wire  signed [35:0] OP1_V_1_6_fu_851_p1;
wire  signed [17:0] p_Val2_5_6_fu_3116_p1;
wire  signed [17:0] p_Val2_3_7_fu_3130_p0;
wire  signed [35:0] OP1_V_7_fu_894_p1;
wire  signed [17:0] p_Val2_3_7_fu_3130_p1;
wire  signed [17:0] p_Val2_5_7_fu_3137_p0;
wire  signed [35:0] OP1_V_1_7_fu_908_p1;
wire  signed [17:0] p_Val2_5_7_fu_3137_p1;
wire  signed [17:0] p_Val2_3_8_fu_3151_p0;
wire  signed [35:0] OP1_V_8_fu_951_p1;
wire  signed [17:0] p_Val2_3_8_fu_3151_p1;
wire  signed [17:0] p_Val2_5_8_fu_3158_p0;
wire  signed [35:0] OP1_V_1_8_fu_965_p1;
wire  signed [17:0] p_Val2_5_8_fu_3158_p1;
wire  signed [17:0] p_Val2_3_9_fu_3172_p0;
wire  signed [35:0] OP1_V_9_fu_1008_p1;
wire  signed [17:0] p_Val2_3_9_fu_3172_p1;
wire  signed [17:0] p_Val2_5_9_fu_3179_p0;
wire  signed [35:0] OP1_V_1_9_fu_1022_p1;
wire  signed [17:0] p_Val2_5_9_fu_3179_p1;
wire  signed [17:0] p_Val2_3_s_fu_3193_p0;
wire  signed [35:0] OP1_V_10_fu_1065_p1;
wire  signed [17:0] p_Val2_3_s_fu_3193_p1;
wire  signed [17:0] p_Val2_5_s_fu_3200_p0;
wire  signed [35:0] OP1_V_1_s_fu_1079_p1;
wire  signed [17:0] p_Val2_5_s_fu_3200_p1;
wire  signed [17:0] p_Val2_3_10_fu_3214_p0;
wire  signed [35:0] OP1_V_11_fu_1122_p1;
wire  signed [17:0] p_Val2_3_10_fu_3214_p1;
wire  signed [17:0] p_Val2_5_10_fu_3221_p0;
wire  signed [35:0] OP1_V_1_10_fu_1136_p1;
wire  signed [17:0] p_Val2_5_10_fu_3221_p1;
wire  signed [17:0] p_Val2_3_11_fu_3235_p0;
wire  signed [35:0] OP1_V_12_fu_1179_p1;
wire  signed [17:0] p_Val2_3_11_fu_3235_p1;
wire  signed [17:0] p_Val2_5_11_fu_3242_p0;
wire  signed [35:0] OP1_V_1_11_fu_1193_p1;
wire  signed [17:0] p_Val2_5_11_fu_3242_p1;
wire  signed [17:0] p_Val2_3_12_fu_3256_p0;
wire  signed [35:0] OP1_V_13_fu_1236_p1;
wire  signed [17:0] p_Val2_3_12_fu_3256_p1;
wire  signed [17:0] p_Val2_5_12_fu_3263_p0;
wire  signed [35:0] OP1_V_1_12_fu_1250_p1;
wire  signed [17:0] p_Val2_5_12_fu_3263_p1;
wire  signed [17:0] p_Val2_3_13_fu_3277_p0;
wire  signed [35:0] OP1_V_14_fu_1293_p1;
wire  signed [17:0] p_Val2_3_13_fu_3277_p1;
wire  signed [17:0] p_Val2_5_13_fu_3284_p0;
wire  signed [35:0] OP1_V_1_13_fu_1307_p1;
wire  signed [17:0] p_Val2_5_13_fu_3284_p1;
wire  signed [17:0] p_Val2_3_14_fu_3298_p0;
wire  signed [35:0] OP1_V_15_fu_1350_p1;
wire  signed [17:0] p_Val2_3_14_fu_3298_p1;
wire  signed [17:0] p_Val2_5_14_fu_3305_p0;
wire  signed [35:0] OP1_V_1_14_fu_1364_p1;
wire  signed [17:0] p_Val2_5_14_fu_3305_p1;
wire  signed [17:0] p_Val2_3_15_fu_3319_p0;
wire  signed [35:0] OP1_V_16_fu_1407_p1;
wire  signed [17:0] p_Val2_3_15_fu_3319_p1;
wire  signed [17:0] p_Val2_5_15_fu_3326_p0;
wire  signed [35:0] OP1_V_1_15_fu_1421_p1;
wire  signed [17:0] p_Val2_5_15_fu_3326_p1;
wire  signed [17:0] p_Val2_3_16_fu_3340_p0;
wire  signed [35:0] OP1_V_17_fu_1464_p1;
wire  signed [17:0] p_Val2_3_16_fu_3340_p1;
wire  signed [17:0] p_Val2_5_16_fu_3347_p0;
wire  signed [35:0] OP1_V_1_16_fu_1478_p1;
wire  signed [17:0] p_Val2_5_16_fu_3347_p1;
wire  signed [17:0] p_Val2_3_17_fu_3361_p0;
wire  signed [35:0] OP1_V_18_fu_1521_p1;
wire  signed [17:0] p_Val2_3_17_fu_3361_p1;
wire  signed [17:0] p_Val2_5_17_fu_3368_p0;
wire  signed [35:0] OP1_V_1_17_fu_1535_p1;
wire  signed [17:0] p_Val2_5_17_fu_3368_p1;
wire  signed [17:0] p_Val2_3_18_fu_3382_p0;
wire  signed [35:0] OP1_V_19_fu_1578_p1;
wire  signed [17:0] p_Val2_3_18_fu_3382_p1;
wire  signed [17:0] p_Val2_5_18_fu_3389_p0;
wire  signed [35:0] OP1_V_1_18_fu_1592_p1;
wire  signed [17:0] p_Val2_5_18_fu_3389_p1;
wire  signed [17:0] p_Val2_3_19_fu_3403_p0;
wire  signed [35:0] OP1_V_20_fu_1635_p1;
wire  signed [17:0] p_Val2_3_19_fu_3403_p1;
wire  signed [17:0] p_Val2_5_19_fu_3410_p0;
wire  signed [35:0] OP1_V_1_19_fu_1649_p1;
wire  signed [17:0] p_Val2_5_19_fu_3410_p1;
wire  signed [17:0] p_Val2_3_20_fu_3424_p0;
wire  signed [35:0] OP1_V_21_fu_1692_p1;
wire  signed [17:0] p_Val2_3_20_fu_3424_p1;
wire  signed [17:0] p_Val2_5_20_fu_3431_p0;
wire  signed [35:0] OP1_V_1_20_fu_1706_p1;
wire  signed [17:0] p_Val2_5_20_fu_3431_p1;
wire  signed [17:0] p_Val2_3_21_fu_3445_p0;
wire  signed [35:0] OP1_V_22_fu_1749_p1;
wire  signed [17:0] p_Val2_3_21_fu_3445_p1;
wire  signed [17:0] p_Val2_5_21_fu_3452_p0;
wire  signed [35:0] OP1_V_1_21_fu_1763_p1;
wire  signed [17:0] p_Val2_5_21_fu_3452_p1;
wire  signed [17:0] p_Val2_3_22_fu_3466_p0;
wire  signed [35:0] OP1_V_23_fu_1806_p1;
wire  signed [17:0] p_Val2_3_22_fu_3466_p1;
wire  signed [17:0] p_Val2_5_22_fu_3473_p0;
wire  signed [35:0] OP1_V_1_22_fu_1820_p1;
wire  signed [17:0] p_Val2_5_22_fu_3473_p1;
wire  signed [17:0] p_Val2_3_23_fu_3487_p0;
wire  signed [35:0] OP1_V_24_fu_1863_p1;
wire  signed [17:0] p_Val2_3_23_fu_3487_p1;
wire  signed [17:0] p_Val2_5_23_fu_3494_p0;
wire  signed [35:0] OP1_V_1_23_fu_1877_p1;
wire  signed [17:0] p_Val2_5_23_fu_3494_p1;
wire  signed [17:0] p_Val2_3_24_fu_3508_p0;
wire  signed [35:0] OP1_V_25_fu_1920_p1;
wire  signed [17:0] p_Val2_3_24_fu_3508_p1;
wire  signed [17:0] p_Val2_5_24_fu_3515_p0;
wire  signed [35:0] OP1_V_1_24_fu_1934_p1;
wire  signed [17:0] p_Val2_5_24_fu_3515_p1;
wire  signed [17:0] p_Val2_3_25_fu_3529_p0;
wire  signed [35:0] OP1_V_26_fu_1977_p1;
wire  signed [17:0] p_Val2_3_25_fu_3529_p1;
wire  signed [17:0] p_Val2_5_25_fu_3536_p0;
wire  signed [35:0] OP1_V_1_25_fu_1991_p1;
wire  signed [17:0] p_Val2_5_25_fu_3536_p1;
wire  signed [17:0] p_Val2_3_26_fu_3550_p0;
wire  signed [35:0] OP1_V_27_fu_2034_p1;
wire  signed [17:0] p_Val2_3_26_fu_3550_p1;
wire  signed [17:0] p_Val2_5_26_fu_3557_p0;
wire  signed [35:0] OP1_V_1_26_fu_2048_p1;
wire  signed [17:0] p_Val2_5_26_fu_3557_p1;
wire  signed [17:0] p_Val2_3_27_fu_3571_p0;
wire  signed [35:0] OP1_V_28_fu_2091_p1;
wire  signed [17:0] p_Val2_3_27_fu_3571_p1;
wire  signed [17:0] p_Val2_5_27_fu_3578_p0;
wire  signed [35:0] OP1_V_1_27_fu_2105_p1;
wire  signed [17:0] p_Val2_5_27_fu_3578_p1;
wire  signed [17:0] p_Val2_3_28_fu_3592_p0;
wire  signed [35:0] OP1_V_29_fu_2148_p1;
wire  signed [17:0] p_Val2_3_28_fu_3592_p1;
wire  signed [17:0] p_Val2_5_28_fu_3599_p0;
wire  signed [35:0] OP1_V_1_28_fu_2162_p1;
wire  signed [17:0] p_Val2_5_28_fu_3599_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_3819;
reg    ap_condition_3823;
reg    ap_condition_3829;
reg    ap_condition_3833;
reg    ap_condition_3837;
reg    ap_condition_3841;
reg    ap_condition_3845;
reg    ap_condition_3849;
reg    ap_condition_3853;
reg    ap_condition_3857;
reg    ap_condition_3861;
reg    ap_condition_3865;
reg    ap_condition_3869;
reg    ap_condition_3873;
reg    ap_condition_3877;
reg    ap_condition_3881;
reg    ap_condition_3885;
reg    ap_condition_3889;
reg    ap_condition_3893;
reg    ap_condition_3897;
reg    ap_condition_3901;
reg    ap_condition_3905;
reg    ap_condition_3909;
reg    ap_condition_3913;
reg    ap_condition_3917;
reg    ap_condition_3921;
reg    ap_condition_3925;
reg    ap_condition_3929;
reg    ap_condition_3933;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 count_out_V_1_mVld = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U1(
    .din0(p_Val2_3_fu_2986_p0),
    .din1(p_Val2_3_fu_2986_p1),
    .dout(p_Val2_3_fu_2986_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U2(
    .din0(p_Val2_5_fu_2992_p0),
    .din1(p_Val2_5_fu_2992_p1),
    .dout(p_Val2_5_fu_2992_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U3(
    .din0(tmp_8_fu_295_p4),
    .din1(tmp_7_fu_281_p4),
    .dout(r_V5_fu_2998_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U4(
    .din0(p_Val2_3_1_fu_3004_p0),
    .din1(p_Val2_3_1_fu_3004_p1),
    .dout(p_Val2_3_1_fu_3004_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U5(
    .din0(p_Val2_5_1_fu_3011_p0),
    .din1(p_Val2_5_1_fu_3011_p1),
    .dout(p_Val2_5_1_fu_3011_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U6(
    .din0(tmp_8_1_fu_556_p4),
    .din1(tmp_7_1_fu_542_p4),
    .dout(r_V5_1_fu_3018_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U7(
    .din0(p_Val2_3_2_fu_3025_p0),
    .din1(p_Val2_3_2_fu_3025_p1),
    .dout(p_Val2_3_2_fu_3025_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U8(
    .din0(p_Val2_5_2_fu_3032_p0),
    .din1(p_Val2_5_2_fu_3032_p1),
    .dout(p_Val2_5_2_fu_3032_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U9(
    .din0(tmp_8_2_fu_613_p4),
    .din1(tmp_7_2_fu_599_p4),
    .dout(r_V5_2_fu_3039_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U10(
    .din0(p_Val2_3_3_fu_3046_p0),
    .din1(p_Val2_3_3_fu_3046_p1),
    .dout(p_Val2_3_3_fu_3046_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U11(
    .din0(p_Val2_5_3_fu_3053_p0),
    .din1(p_Val2_5_3_fu_3053_p1),
    .dout(p_Val2_5_3_fu_3053_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U12(
    .din0(tmp_8_3_fu_670_p4),
    .din1(tmp_7_3_fu_656_p4),
    .dout(r_V5_3_fu_3060_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U13(
    .din0(p_Val2_3_4_fu_3067_p0),
    .din1(p_Val2_3_4_fu_3067_p1),
    .dout(p_Val2_3_4_fu_3067_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U14(
    .din0(p_Val2_5_4_fu_3074_p0),
    .din1(p_Val2_5_4_fu_3074_p1),
    .dout(p_Val2_5_4_fu_3074_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U15(
    .din0(tmp_8_4_fu_727_p4),
    .din1(tmp_7_4_fu_713_p4),
    .dout(r_V5_4_fu_3081_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U16(
    .din0(p_Val2_3_5_fu_3088_p0),
    .din1(p_Val2_3_5_fu_3088_p1),
    .dout(p_Val2_3_5_fu_3088_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U17(
    .din0(p_Val2_5_5_fu_3095_p0),
    .din1(p_Val2_5_5_fu_3095_p1),
    .dout(p_Val2_5_5_fu_3095_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U18(
    .din0(tmp_8_5_fu_784_p4),
    .din1(tmp_7_5_fu_770_p4),
    .dout(r_V5_5_fu_3102_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U19(
    .din0(p_Val2_3_6_fu_3109_p0),
    .din1(p_Val2_3_6_fu_3109_p1),
    .dout(p_Val2_3_6_fu_3109_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U20(
    .din0(p_Val2_5_6_fu_3116_p0),
    .din1(p_Val2_5_6_fu_3116_p1),
    .dout(p_Val2_5_6_fu_3116_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U21(
    .din0(tmp_8_6_fu_841_p4),
    .din1(tmp_7_6_fu_827_p4),
    .dout(r_V5_6_fu_3123_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U22(
    .din0(p_Val2_3_7_fu_3130_p0),
    .din1(p_Val2_3_7_fu_3130_p1),
    .dout(p_Val2_3_7_fu_3130_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U23(
    .din0(p_Val2_5_7_fu_3137_p0),
    .din1(p_Val2_5_7_fu_3137_p1),
    .dout(p_Val2_5_7_fu_3137_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U24(
    .din0(tmp_8_7_fu_898_p4),
    .din1(tmp_7_7_fu_884_p4),
    .dout(r_V5_7_fu_3144_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U25(
    .din0(p_Val2_3_8_fu_3151_p0),
    .din1(p_Val2_3_8_fu_3151_p1),
    .dout(p_Val2_3_8_fu_3151_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U26(
    .din0(p_Val2_5_8_fu_3158_p0),
    .din1(p_Val2_5_8_fu_3158_p1),
    .dout(p_Val2_5_8_fu_3158_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U27(
    .din0(tmp_8_8_fu_955_p4),
    .din1(tmp_7_8_fu_941_p4),
    .dout(r_V5_8_fu_3165_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U28(
    .din0(p_Val2_3_9_fu_3172_p0),
    .din1(p_Val2_3_9_fu_3172_p1),
    .dout(p_Val2_3_9_fu_3172_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U29(
    .din0(p_Val2_5_9_fu_3179_p0),
    .din1(p_Val2_5_9_fu_3179_p1),
    .dout(p_Val2_5_9_fu_3179_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U30(
    .din0(tmp_8_9_fu_1012_p4),
    .din1(tmp_7_9_fu_998_p4),
    .dout(r_V5_9_fu_3186_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U31(
    .din0(p_Val2_3_s_fu_3193_p0),
    .din1(p_Val2_3_s_fu_3193_p1),
    .dout(p_Val2_3_s_fu_3193_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U32(
    .din0(p_Val2_5_s_fu_3200_p0),
    .din1(p_Val2_5_s_fu_3200_p1),
    .dout(p_Val2_5_s_fu_3200_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U33(
    .din0(tmp_8_s_fu_1069_p4),
    .din1(tmp_7_s_fu_1055_p4),
    .dout(r_V5_s_fu_3207_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U34(
    .din0(p_Val2_3_10_fu_3214_p0),
    .din1(p_Val2_3_10_fu_3214_p1),
    .dout(p_Val2_3_10_fu_3214_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U35(
    .din0(p_Val2_5_10_fu_3221_p0),
    .din1(p_Val2_5_10_fu_3221_p1),
    .dout(p_Val2_5_10_fu_3221_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U36(
    .din0(tmp_8_10_fu_1126_p4),
    .din1(tmp_7_10_fu_1112_p4),
    .dout(r_V5_10_fu_3228_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U37(
    .din0(p_Val2_3_11_fu_3235_p0),
    .din1(p_Val2_3_11_fu_3235_p1),
    .dout(p_Val2_3_11_fu_3235_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U38(
    .din0(p_Val2_5_11_fu_3242_p0),
    .din1(p_Val2_5_11_fu_3242_p1),
    .dout(p_Val2_5_11_fu_3242_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U39(
    .din0(tmp_8_11_fu_1183_p4),
    .din1(tmp_7_11_fu_1169_p4),
    .dout(r_V5_11_fu_3249_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U40(
    .din0(p_Val2_3_12_fu_3256_p0),
    .din1(p_Val2_3_12_fu_3256_p1),
    .dout(p_Val2_3_12_fu_3256_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U41(
    .din0(p_Val2_5_12_fu_3263_p0),
    .din1(p_Val2_5_12_fu_3263_p1),
    .dout(p_Val2_5_12_fu_3263_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U42(
    .din0(tmp_8_12_fu_1240_p4),
    .din1(tmp_7_12_fu_1226_p4),
    .dout(r_V5_12_fu_3270_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U43(
    .din0(p_Val2_3_13_fu_3277_p0),
    .din1(p_Val2_3_13_fu_3277_p1),
    .dout(p_Val2_3_13_fu_3277_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U44(
    .din0(p_Val2_5_13_fu_3284_p0),
    .din1(p_Val2_5_13_fu_3284_p1),
    .dout(p_Val2_5_13_fu_3284_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U45(
    .din0(tmp_8_13_fu_1297_p4),
    .din1(tmp_7_13_fu_1283_p4),
    .dout(r_V5_13_fu_3291_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U46(
    .din0(p_Val2_3_14_fu_3298_p0),
    .din1(p_Val2_3_14_fu_3298_p1),
    .dout(p_Val2_3_14_fu_3298_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U47(
    .din0(p_Val2_5_14_fu_3305_p0),
    .din1(p_Val2_5_14_fu_3305_p1),
    .dout(p_Val2_5_14_fu_3305_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U48(
    .din0(tmp_8_14_fu_1354_p4),
    .din1(tmp_7_14_fu_1340_p4),
    .dout(r_V5_14_fu_3312_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U49(
    .din0(p_Val2_3_15_fu_3319_p0),
    .din1(p_Val2_3_15_fu_3319_p1),
    .dout(p_Val2_3_15_fu_3319_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U50(
    .din0(p_Val2_5_15_fu_3326_p0),
    .din1(p_Val2_5_15_fu_3326_p1),
    .dout(p_Val2_5_15_fu_3326_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U51(
    .din0(tmp_8_15_fu_1411_p4),
    .din1(tmp_7_15_fu_1397_p4),
    .dout(r_V5_15_fu_3333_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U52(
    .din0(p_Val2_3_16_fu_3340_p0),
    .din1(p_Val2_3_16_fu_3340_p1),
    .dout(p_Val2_3_16_fu_3340_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U53(
    .din0(p_Val2_5_16_fu_3347_p0),
    .din1(p_Val2_5_16_fu_3347_p1),
    .dout(p_Val2_5_16_fu_3347_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U54(
    .din0(tmp_8_16_fu_1468_p4),
    .din1(tmp_7_16_fu_1454_p4),
    .dout(r_V5_16_fu_3354_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U55(
    .din0(p_Val2_3_17_fu_3361_p0),
    .din1(p_Val2_3_17_fu_3361_p1),
    .dout(p_Val2_3_17_fu_3361_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U56(
    .din0(p_Val2_5_17_fu_3368_p0),
    .din1(p_Val2_5_17_fu_3368_p1),
    .dout(p_Val2_5_17_fu_3368_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U57(
    .din0(tmp_8_17_fu_1525_p4),
    .din1(tmp_7_17_fu_1511_p4),
    .dout(r_V5_17_fu_3375_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U58(
    .din0(p_Val2_3_18_fu_3382_p0),
    .din1(p_Val2_3_18_fu_3382_p1),
    .dout(p_Val2_3_18_fu_3382_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U59(
    .din0(p_Val2_5_18_fu_3389_p0),
    .din1(p_Val2_5_18_fu_3389_p1),
    .dout(p_Val2_5_18_fu_3389_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U60(
    .din0(tmp_8_18_fu_1582_p4),
    .din1(tmp_7_18_fu_1568_p4),
    .dout(r_V5_18_fu_3396_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U61(
    .din0(p_Val2_3_19_fu_3403_p0),
    .din1(p_Val2_3_19_fu_3403_p1),
    .dout(p_Val2_3_19_fu_3403_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U62(
    .din0(p_Val2_5_19_fu_3410_p0),
    .din1(p_Val2_5_19_fu_3410_p1),
    .dout(p_Val2_5_19_fu_3410_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U63(
    .din0(tmp_8_19_fu_1639_p4),
    .din1(tmp_7_19_fu_1625_p4),
    .dout(r_V5_19_fu_3417_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U64(
    .din0(p_Val2_3_20_fu_3424_p0),
    .din1(p_Val2_3_20_fu_3424_p1),
    .dout(p_Val2_3_20_fu_3424_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U65(
    .din0(p_Val2_5_20_fu_3431_p0),
    .din1(p_Val2_5_20_fu_3431_p1),
    .dout(p_Val2_5_20_fu_3431_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U66(
    .din0(tmp_8_20_fu_1696_p4),
    .din1(tmp_7_20_fu_1682_p4),
    .dout(r_V5_20_fu_3438_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U67(
    .din0(p_Val2_3_21_fu_3445_p0),
    .din1(p_Val2_3_21_fu_3445_p1),
    .dout(p_Val2_3_21_fu_3445_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U68(
    .din0(p_Val2_5_21_fu_3452_p0),
    .din1(p_Val2_5_21_fu_3452_p1),
    .dout(p_Val2_5_21_fu_3452_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U69(
    .din0(tmp_8_21_fu_1753_p4),
    .din1(tmp_7_21_fu_1739_p4),
    .dout(r_V5_21_fu_3459_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U70(
    .din0(p_Val2_3_22_fu_3466_p0),
    .din1(p_Val2_3_22_fu_3466_p1),
    .dout(p_Val2_3_22_fu_3466_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U71(
    .din0(p_Val2_5_22_fu_3473_p0),
    .din1(p_Val2_5_22_fu_3473_p1),
    .dout(p_Val2_5_22_fu_3473_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U72(
    .din0(tmp_8_22_fu_1810_p4),
    .din1(tmp_7_22_fu_1796_p4),
    .dout(r_V5_22_fu_3480_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U73(
    .din0(p_Val2_3_23_fu_3487_p0),
    .din1(p_Val2_3_23_fu_3487_p1),
    .dout(p_Val2_3_23_fu_3487_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U74(
    .din0(p_Val2_5_23_fu_3494_p0),
    .din1(p_Val2_5_23_fu_3494_p1),
    .dout(p_Val2_5_23_fu_3494_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U75(
    .din0(tmp_8_23_fu_1867_p4),
    .din1(tmp_7_23_fu_1853_p4),
    .dout(r_V5_23_fu_3501_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U76(
    .din0(p_Val2_3_24_fu_3508_p0),
    .din1(p_Val2_3_24_fu_3508_p1),
    .dout(p_Val2_3_24_fu_3508_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U77(
    .din0(p_Val2_5_24_fu_3515_p0),
    .din1(p_Val2_5_24_fu_3515_p1),
    .dout(p_Val2_5_24_fu_3515_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U78(
    .din0(tmp_8_24_fu_1924_p4),
    .din1(tmp_7_24_fu_1910_p4),
    .dout(r_V5_24_fu_3522_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U79(
    .din0(p_Val2_3_25_fu_3529_p0),
    .din1(p_Val2_3_25_fu_3529_p1),
    .dout(p_Val2_3_25_fu_3529_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U80(
    .din0(p_Val2_5_25_fu_3536_p0),
    .din1(p_Val2_5_25_fu_3536_p1),
    .dout(p_Val2_5_25_fu_3536_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U81(
    .din0(tmp_8_25_fu_1981_p4),
    .din1(tmp_7_25_fu_1967_p4),
    .dout(r_V5_25_fu_3543_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U82(
    .din0(p_Val2_3_26_fu_3550_p0),
    .din1(p_Val2_3_26_fu_3550_p1),
    .dout(p_Val2_3_26_fu_3550_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U83(
    .din0(p_Val2_5_26_fu_3557_p0),
    .din1(p_Val2_5_26_fu_3557_p1),
    .dout(p_Val2_5_26_fu_3557_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U84(
    .din0(tmp_8_26_fu_2038_p4),
    .din1(tmp_7_26_fu_2024_p4),
    .dout(r_V5_26_fu_3564_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U85(
    .din0(p_Val2_3_27_fu_3571_p0),
    .din1(p_Val2_3_27_fu_3571_p1),
    .dout(p_Val2_3_27_fu_3571_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U86(
    .din0(p_Val2_5_27_fu_3578_p0),
    .din1(p_Val2_5_27_fu_3578_p1),
    .dout(p_Val2_5_27_fu_3578_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U87(
    .din0(tmp_8_27_fu_2095_p4),
    .din1(tmp_7_27_fu_2081_p4),
    .dout(r_V5_27_fu_3585_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U88(
    .din0(p_Val2_3_28_fu_3592_p0),
    .din1(p_Val2_3_28_fu_3592_p1),
    .dout(p_Val2_3_28_fu_3592_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U89(
    .din0(p_Val2_5_28_fu_3599_p0),
    .din1(p_Val2_5_28_fu_3599_p1),
    .dout(p_Val2_5_28_fu_3599_p2)
);

mandel_calc_mul_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mandel_calc_mul_mcud_U90(
    .din0(tmp_8_28_fu_2152_p4),
    .din1(tmp_7_28_fu_2138_p4),
    .dout(r_V5_28_fu_3606_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_predicate_tran6to7_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        count_out_V_1_mVld <= 1'b0;
    end else begin
        if ((count_out_V_1_vld_in == 1'b1)) begin
            count_out_V_1_mVld <= 1'b1;
        end else if ((count_out_V_1_ack_out == 1'b1)) begin
            count_out_V_1_mVld <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_28_reg_3816 == 1'd0) & (ap_reg_pp0_iter3_exitcond_27_reg_3812 == 1'd0) & (ap_reg_pp0_iter3_exitcond_26_reg_3808 == 1'd0) & (ap_reg_pp0_iter3_exitcond_25_reg_3804 == 1'd0) & (ap_reg_pp0_iter3_exitcond_24_reg_3800 == 1'd0) & (ap_reg_pp0_iter3_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter3_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter3_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter3_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter3_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter3_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter3_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter3_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0))) begin
        count_V_reg_170 <= tmp_18_28_fu_2980_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        count_V_reg_170 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_28_fu_491_p2 == 1'd0) & (exitcond_27_fu_485_p2 == 1'd0) & (exitcond_26_fu_479_p2 == 1'd0) & (exitcond_25_fu_473_p2 == 1'd0) & (exitcond_24_fu_467_p2 == 1'd0) & (exitcond_23_fu_461_p2 == 1'd0) & (exitcond_22_fu_455_p2 == 1'd0) & (exitcond_21_fu_449_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        t_V_reg_159 <= tmp_19_1_fu_497_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        t_V_reg_159 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_3933)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_27_fu_2972_p2;
        end else if ((1'b1 == ap_condition_3929)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_26_reg_4410;
        end else if ((1'b1 == ap_condition_3925)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_25_reg_4405;
        end else if ((1'b1 == ap_condition_3921)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_24_reg_4400;
        end else if ((1'b1 == ap_condition_3917)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_23_reg_4395;
        end else if ((1'b1 == ap_condition_3913)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_22_reg_4390;
        end else if ((1'b1 == ap_condition_3909)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_21_reg_4385;
        end else if ((1'b1 == ap_condition_3905)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_20_reg_4380;
        end else if ((1'b1 == ap_condition_3901)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_19_reg_4375;
        end else if ((1'b1 == ap_condition_3897)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_18_reg_4370;
        end else if ((1'b1 == ap_condition_3893)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_17_reg_4365;
        end else if ((1'b1 == ap_condition_3889)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_16_reg_4360;
        end else if ((1'b1 == ap_condition_3885)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_15_reg_4355;
        end else if ((1'b1 == ap_condition_3881)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_14_reg_4350;
        end else if ((1'b1 == ap_condition_3877)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_13_reg_4345;
        end else if ((1'b1 == ap_condition_3873)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_12_reg_4340;
        end else if ((1'b1 == ap_condition_3869)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_11_reg_4335;
        end else if ((1'b1 == ap_condition_3865)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_10_reg_4330;
        end else if ((1'b1 == ap_condition_3861)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_s_reg_4325;
        end else if ((1'b1 == ap_condition_3857)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_9_reg_4320;
        end else if ((1'b1 == ap_condition_3853)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_8_reg_4315;
        end else if ((1'b1 == ap_condition_3849)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_7_reg_4310;
        end else if ((1'b1 == ap_condition_3845)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_6_reg_4305;
        end else if ((1'b1 == ap_condition_3841)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_5_reg_4300;
        end else if ((1'b1 == ap_condition_3837)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_4_reg_4295;
        end else if ((1'b1 == ap_condition_3833)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_3_reg_4290;
        end else if ((1'b1 == ap_condition_3829)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_2_reg_4285;
        end else if ((1'b1 == ap_condition_3823)) begin
            tmp_4_lcssa_reg_182 <= tmp_18_1_fu_2729_p2;
        end else if ((1'b1 == ap_condition_3819)) begin
            tmp_4_lcssa_reg_182 <= tmp_12_fu_2720_p2;
        end else if (((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            tmp_4_lcssa_reg_182 <= count_V_reg_170;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_28_reg_3816 == 1'd0) & (exitcond_27_reg_3812 == 1'd0) & (exitcond_26_reg_3808 == 1'd0) & (exitcond_25_reg_3804 == 1'd0) & (exitcond_24_reg_3800 == 1'd0) & (exitcond_23_reg_3796 == 1'd0) & (exitcond_22_reg_3792 == 1'd0) & (exitcond_21_reg_3788 == 1'd0) & (exitcond_20_reg_3784 == 1'd0) & (exitcond_19_reg_3780 == 1'd0) & (exitcond_18_reg_3776 == 1'd0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
                z_im_V_reg_141[35 : 1] <= p_Val2_8_28_fu_2181_p2[35 : 1];
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                z_im_V_reg_141[35 : 1] <= z0_im_V_cast_fu_271_p1[35 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_28_reg_3816 == 1'd0) & (exitcond_27_reg_3812 == 1'd0) & (exitcond_26_reg_3808 == 1'd0) & (exitcond_25_reg_3804 == 1'd0) & (exitcond_24_reg_3800 == 1'd0) & (exitcond_23_reg_3796 == 1'd0) & (exitcond_22_reg_3792 == 1'd0) & (exitcond_21_reg_3788 == 1'd0) & (exitcond_20_reg_3784 == 1'd0) & (exitcond_19_reg_3780 == 1'd0) & (exitcond_18_reg_3776 == 1'd0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        z_re_V_reg_150 <= p_Val2_11_28_fu_2190_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        z_re_V_reg_150 <= z0_re_V_cast_fu_259_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_exitcond_10_reg_3744 <= exitcond_10_reg_3744;
        ap_reg_pp0_iter1_exitcond_11_reg_3748 <= exitcond_11_reg_3748;
        ap_reg_pp0_iter1_exitcond_12_reg_3752 <= exitcond_12_reg_3752;
        ap_reg_pp0_iter1_exitcond_13_reg_3756 <= exitcond_13_reg_3756;
        ap_reg_pp0_iter1_exitcond_14_reg_3760 <= exitcond_14_reg_3760;
        ap_reg_pp0_iter1_exitcond_15_reg_3764 <= exitcond_15_reg_3764;
        ap_reg_pp0_iter1_exitcond_16_reg_3768 <= exitcond_16_reg_3768;
        ap_reg_pp0_iter1_exitcond_17_reg_3772 <= exitcond_17_reg_3772;
        ap_reg_pp0_iter1_exitcond_18_reg_3776 <= exitcond_18_reg_3776;
        ap_reg_pp0_iter1_exitcond_19_reg_3780 <= exitcond_19_reg_3780;
        ap_reg_pp0_iter1_exitcond_1_reg_3704 <= exitcond_1_reg_3704;
        ap_reg_pp0_iter1_exitcond_20_reg_3784 <= exitcond_20_reg_3784;
        ap_reg_pp0_iter1_exitcond_21_reg_3788 <= exitcond_21_reg_3788;
        ap_reg_pp0_iter1_exitcond_22_reg_3792 <= exitcond_22_reg_3792;
        ap_reg_pp0_iter1_exitcond_23_reg_3796 <= exitcond_23_reg_3796;
        ap_reg_pp0_iter1_exitcond_24_reg_3800 <= exitcond_24_reg_3800;
        ap_reg_pp0_iter1_exitcond_25_reg_3804 <= exitcond_25_reg_3804;
        ap_reg_pp0_iter1_exitcond_26_reg_3808 <= exitcond_26_reg_3808;
        ap_reg_pp0_iter1_exitcond_27_reg_3812 <= exitcond_27_reg_3812;
        ap_reg_pp0_iter1_exitcond_28_reg_3816 <= exitcond_28_reg_3816;
        ap_reg_pp0_iter1_exitcond_2_reg_3708 <= exitcond_2_reg_3708;
        ap_reg_pp0_iter1_exitcond_3_reg_3712 <= exitcond_3_reg_3712;
        ap_reg_pp0_iter1_exitcond_4_reg_3716 <= exitcond_4_reg_3716;
        ap_reg_pp0_iter1_exitcond_5_reg_3720 <= exitcond_5_reg_3720;
        ap_reg_pp0_iter1_exitcond_6_reg_3724 <= exitcond_6_reg_3724;
        ap_reg_pp0_iter1_exitcond_7_reg_3728 <= exitcond_7_reg_3728;
        ap_reg_pp0_iter1_exitcond_8_reg_3732 <= exitcond_8_reg_3732;
        ap_reg_pp0_iter1_exitcond_9_reg_3736 <= exitcond_9_reg_3736;
        ap_reg_pp0_iter1_exitcond_reg_3683 <= exitcond_reg_3683;
        ap_reg_pp0_iter1_exitcond_s_reg_3740 <= exitcond_s_reg_3740;
        exitcond_reg_3683 <= exitcond_fu_275_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter2_exitcond_10_reg_3744 <= ap_reg_pp0_iter1_exitcond_10_reg_3744;
        ap_reg_pp0_iter2_exitcond_11_reg_3748 <= ap_reg_pp0_iter1_exitcond_11_reg_3748;
        ap_reg_pp0_iter2_exitcond_12_reg_3752 <= ap_reg_pp0_iter1_exitcond_12_reg_3752;
        ap_reg_pp0_iter2_exitcond_13_reg_3756 <= ap_reg_pp0_iter1_exitcond_13_reg_3756;
        ap_reg_pp0_iter2_exitcond_14_reg_3760 <= ap_reg_pp0_iter1_exitcond_14_reg_3760;
        ap_reg_pp0_iter2_exitcond_15_reg_3764 <= ap_reg_pp0_iter1_exitcond_15_reg_3764;
        ap_reg_pp0_iter2_exitcond_16_reg_3768 <= ap_reg_pp0_iter1_exitcond_16_reg_3768;
        ap_reg_pp0_iter2_exitcond_17_reg_3772 <= ap_reg_pp0_iter1_exitcond_17_reg_3772;
        ap_reg_pp0_iter2_exitcond_18_reg_3776 <= ap_reg_pp0_iter1_exitcond_18_reg_3776;
        ap_reg_pp0_iter2_exitcond_19_reg_3780 <= ap_reg_pp0_iter1_exitcond_19_reg_3780;
        ap_reg_pp0_iter2_exitcond_1_reg_3704 <= ap_reg_pp0_iter1_exitcond_1_reg_3704;
        ap_reg_pp0_iter2_exitcond_20_reg_3784 <= ap_reg_pp0_iter1_exitcond_20_reg_3784;
        ap_reg_pp0_iter2_exitcond_21_reg_3788 <= ap_reg_pp0_iter1_exitcond_21_reg_3788;
        ap_reg_pp0_iter2_exitcond_22_reg_3792 <= ap_reg_pp0_iter1_exitcond_22_reg_3792;
        ap_reg_pp0_iter2_exitcond_23_reg_3796 <= ap_reg_pp0_iter1_exitcond_23_reg_3796;
        ap_reg_pp0_iter2_exitcond_24_reg_3800 <= ap_reg_pp0_iter1_exitcond_24_reg_3800;
        ap_reg_pp0_iter2_exitcond_25_reg_3804 <= ap_reg_pp0_iter1_exitcond_25_reg_3804;
        ap_reg_pp0_iter2_exitcond_26_reg_3808 <= ap_reg_pp0_iter1_exitcond_26_reg_3808;
        ap_reg_pp0_iter2_exitcond_27_reg_3812 <= ap_reg_pp0_iter1_exitcond_27_reg_3812;
        ap_reg_pp0_iter2_exitcond_28_reg_3816 <= ap_reg_pp0_iter1_exitcond_28_reg_3816;
        ap_reg_pp0_iter2_exitcond_2_reg_3708 <= ap_reg_pp0_iter1_exitcond_2_reg_3708;
        ap_reg_pp0_iter2_exitcond_3_reg_3712 <= ap_reg_pp0_iter1_exitcond_3_reg_3712;
        ap_reg_pp0_iter2_exitcond_4_reg_3716 <= ap_reg_pp0_iter1_exitcond_4_reg_3716;
        ap_reg_pp0_iter2_exitcond_5_reg_3720 <= ap_reg_pp0_iter1_exitcond_5_reg_3720;
        ap_reg_pp0_iter2_exitcond_6_reg_3724 <= ap_reg_pp0_iter1_exitcond_6_reg_3724;
        ap_reg_pp0_iter2_exitcond_7_reg_3728 <= ap_reg_pp0_iter1_exitcond_7_reg_3728;
        ap_reg_pp0_iter2_exitcond_8_reg_3732 <= ap_reg_pp0_iter1_exitcond_8_reg_3732;
        ap_reg_pp0_iter2_exitcond_9_reg_3736 <= ap_reg_pp0_iter1_exitcond_9_reg_3736;
        ap_reg_pp0_iter2_exitcond_reg_3683 <= ap_reg_pp0_iter1_exitcond_reg_3683;
        ap_reg_pp0_iter2_exitcond_s_reg_3740 <= ap_reg_pp0_iter1_exitcond_s_reg_3740;
        ap_reg_pp0_iter2_val_assign_reg_3825 <= val_assign_reg_3825;
        ap_reg_pp0_iter3_exitcond_10_reg_3744 <= ap_reg_pp0_iter2_exitcond_10_reg_3744;
        ap_reg_pp0_iter3_exitcond_11_reg_3748 <= ap_reg_pp0_iter2_exitcond_11_reg_3748;
        ap_reg_pp0_iter3_exitcond_12_reg_3752 <= ap_reg_pp0_iter2_exitcond_12_reg_3752;
        ap_reg_pp0_iter3_exitcond_13_reg_3756 <= ap_reg_pp0_iter2_exitcond_13_reg_3756;
        ap_reg_pp0_iter3_exitcond_14_reg_3760 <= ap_reg_pp0_iter2_exitcond_14_reg_3760;
        ap_reg_pp0_iter3_exitcond_15_reg_3764 <= ap_reg_pp0_iter2_exitcond_15_reg_3764;
        ap_reg_pp0_iter3_exitcond_16_reg_3768 <= ap_reg_pp0_iter2_exitcond_16_reg_3768;
        ap_reg_pp0_iter3_exitcond_17_reg_3772 <= ap_reg_pp0_iter2_exitcond_17_reg_3772;
        ap_reg_pp0_iter3_exitcond_18_reg_3776 <= ap_reg_pp0_iter2_exitcond_18_reg_3776;
        ap_reg_pp0_iter3_exitcond_19_reg_3780 <= ap_reg_pp0_iter2_exitcond_19_reg_3780;
        ap_reg_pp0_iter3_exitcond_1_reg_3704 <= ap_reg_pp0_iter2_exitcond_1_reg_3704;
        ap_reg_pp0_iter3_exitcond_20_reg_3784 <= ap_reg_pp0_iter2_exitcond_20_reg_3784;
        ap_reg_pp0_iter3_exitcond_21_reg_3788 <= ap_reg_pp0_iter2_exitcond_21_reg_3788;
        ap_reg_pp0_iter3_exitcond_22_reg_3792 <= ap_reg_pp0_iter2_exitcond_22_reg_3792;
        ap_reg_pp0_iter3_exitcond_23_reg_3796 <= ap_reg_pp0_iter2_exitcond_23_reg_3796;
        ap_reg_pp0_iter3_exitcond_24_reg_3800 <= ap_reg_pp0_iter2_exitcond_24_reg_3800;
        ap_reg_pp0_iter3_exitcond_25_reg_3804 <= ap_reg_pp0_iter2_exitcond_25_reg_3804;
        ap_reg_pp0_iter3_exitcond_26_reg_3808 <= ap_reg_pp0_iter2_exitcond_26_reg_3808;
        ap_reg_pp0_iter3_exitcond_27_reg_3812 <= ap_reg_pp0_iter2_exitcond_27_reg_3812;
        ap_reg_pp0_iter3_exitcond_28_reg_3816 <= ap_reg_pp0_iter2_exitcond_28_reg_3816;
        ap_reg_pp0_iter3_exitcond_2_reg_3708 <= ap_reg_pp0_iter2_exitcond_2_reg_3708;
        ap_reg_pp0_iter3_exitcond_3_reg_3712 <= ap_reg_pp0_iter2_exitcond_3_reg_3712;
        ap_reg_pp0_iter3_exitcond_4_reg_3716 <= ap_reg_pp0_iter2_exitcond_4_reg_3716;
        ap_reg_pp0_iter3_exitcond_5_reg_3720 <= ap_reg_pp0_iter2_exitcond_5_reg_3720;
        ap_reg_pp0_iter3_exitcond_6_reg_3724 <= ap_reg_pp0_iter2_exitcond_6_reg_3724;
        ap_reg_pp0_iter3_exitcond_7_reg_3728 <= ap_reg_pp0_iter2_exitcond_7_reg_3728;
        ap_reg_pp0_iter3_exitcond_8_reg_3732 <= ap_reg_pp0_iter2_exitcond_8_reg_3732;
        ap_reg_pp0_iter3_exitcond_9_reg_3736 <= ap_reg_pp0_iter2_exitcond_9_reg_3736;
        ap_reg_pp0_iter3_exitcond_reg_3683 <= ap_reg_pp0_iter2_exitcond_reg_3683;
        ap_reg_pp0_iter3_exitcond_s_reg_3740 <= ap_reg_pp0_iter2_exitcond_s_reg_3740;
        ap_reg_pp0_iter3_val_assign_27_reg_4265 <= val_assign_27_reg_4265;
        ap_reg_pp0_iter3_val_assign_28_reg_4270 <= val_assign_28_reg_4270;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        count_out_V_1_areset_d <= ap_rst_n_inv;
    end
end

always @ (posedge ap_clk) begin
    if (((count_out_V_1_sRdy == 1'b1) & (count_out_V_1_vld_in == 1'b1))) begin
        count_out_V_1_data_reg <= tmp_4_lcssa_reg_182;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_10_reg_3744 <= exitcond_10_fu_383_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_11_reg_3748 <= exitcond_11_fu_389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_12_reg_3752 <= exitcond_12_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_13_reg_3756 <= exitcond_13_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_14_reg_3760 <= exitcond_14_fu_407_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_15_reg_3764 <= exitcond_15_fu_413_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_16_reg_3768 <= exitcond_16_fu_419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_17_reg_3772 <= exitcond_17_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_18_reg_3776 <= exitcond_18_fu_431_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_19_reg_3780 <= exitcond_19_fu_437_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_1_reg_3704 <= exitcond_1_fu_323_p2;
        p_Val2_3_reg_3687 <= p_Val2_3_fu_2986_p2;
        p_Val2_5_reg_3693 <= p_Val2_5_fu_2992_p2;
        r_V5_reg_3699 <= r_V5_fu_2998_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_20_reg_3784 <= exitcond_20_fu_443_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_21_reg_3788 <= exitcond_21_fu_449_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_21_fu_449_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_22_reg_3792 <= exitcond_22_fu_455_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_22_fu_455_p2 == 1'd0) & (exitcond_21_fu_449_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_23_reg_3796 <= exitcond_23_fu_461_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_23_fu_461_p2 == 1'd0) & (exitcond_22_fu_455_p2 == 1'd0) & (exitcond_21_fu_449_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_24_reg_3800 <= exitcond_24_fu_467_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_24_fu_467_p2 == 1'd0) & (exitcond_23_fu_461_p2 == 1'd0) & (exitcond_22_fu_455_p2 == 1'd0) & (exitcond_21_fu_449_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_25_reg_3804 <= exitcond_25_fu_473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_25_fu_473_p2 == 1'd0) & (exitcond_24_fu_467_p2 == 1'd0) & (exitcond_23_fu_461_p2 == 1'd0) & (exitcond_22_fu_455_p2 == 1'd0) & (exitcond_21_fu_449_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_26_reg_3808 <= exitcond_26_fu_479_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_26_fu_479_p2 == 1'd0) & (exitcond_25_fu_473_p2 == 1'd0) & (exitcond_24_fu_467_p2 == 1'd0) & (exitcond_23_fu_461_p2 == 1'd0) & (exitcond_22_fu_455_p2 == 1'd0) & (exitcond_21_fu_449_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_27_reg_3812 <= exitcond_27_fu_485_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_27_fu_485_p2 == 1'd0) & (exitcond_26_fu_479_p2 == 1'd0) & (exitcond_25_fu_473_p2 == 1'd0) & (exitcond_24_fu_467_p2 == 1'd0) & (exitcond_23_fu_461_p2 == 1'd0) & (exitcond_22_fu_455_p2 == 1'd0) & (exitcond_21_fu_449_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_28_reg_3816 <= exitcond_28_fu_491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_2_reg_3708 <= exitcond_2_fu_329_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_3_reg_3712 <= exitcond_3_fu_335_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_4_reg_3716 <= exitcond_4_fu_341_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_5_reg_3720 <= exitcond_5_fu_347_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_6_reg_3724 <= exitcond_6_fu_353_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_7_reg_3728 <= exitcond_7_fu_359_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_8_reg_3732 <= exitcond_8_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_9_reg_3736 <= exitcond_9_fu_371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0))) begin
        exitcond_s_reg_3740 <= exitcond_s_fu_377_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_10_reg_3930 <= p_Val2_3_10_fu_3214_p2;
        p_Val2_5_10_reg_3935 <= p_Val2_5_10_fu_3221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_11_reg_3940 <= p_Val2_3_11_fu_3235_p2;
        p_Val2_5_11_reg_3945 <= p_Val2_5_11_fu_3242_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_12_reg_3950 <= p_Val2_3_12_fu_3256_p2;
        p_Val2_5_12_reg_3955 <= p_Val2_5_12_fu_3263_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_13_reg_3960 <= p_Val2_3_13_fu_3277_p2;
        p_Val2_5_13_reg_3965 <= p_Val2_5_13_fu_3284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_14_reg_3970 <= p_Val2_3_14_fu_3298_p2;
        p_Val2_5_14_reg_3975 <= p_Val2_5_14_fu_3305_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_15_reg_3980 <= p_Val2_3_15_fu_3319_p2;
        p_Val2_5_15_reg_3985 <= p_Val2_5_15_fu_3326_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_16_reg_3990 <= p_Val2_3_16_fu_3340_p2;
        p_Val2_5_16_reg_3995 <= p_Val2_5_16_fu_3347_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_17_reg_4000 <= p_Val2_3_17_fu_3361_p2;
        p_Val2_5_17_reg_4005 <= p_Val2_5_17_fu_3368_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_18_reg_3776 == 1'd0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_18_reg_4010 <= p_Val2_3_18_fu_3382_p2;
        p_Val2_5_18_reg_4015 <= p_Val2_5_18_fu_3389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_19_reg_3780 == 1'd0) & (exitcond_18_reg_3776 == 1'd0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_19_reg_4020 <= p_Val2_3_19_fu_3403_p2;
        p_Val2_5_19_reg_4025 <= p_Val2_5_19_fu_3410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_1_reg_3830 <= p_Val2_3_1_fu_3004_p2;
        p_Val2_5_1_reg_3835 <= p_Val2_5_1_fu_3011_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_20_reg_3784 == 1'd0) & (exitcond_19_reg_3780 == 1'd0) & (exitcond_18_reg_3776 == 1'd0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_20_reg_4030 <= p_Val2_3_20_fu_3424_p2;
        p_Val2_5_20_reg_4035 <= p_Val2_5_20_fu_3431_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_21_reg_3788 == 1'd0) & (exitcond_20_reg_3784 == 1'd0) & (exitcond_19_reg_3780 == 1'd0) & (exitcond_18_reg_3776 == 1'd0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_21_reg_4040 <= p_Val2_3_21_fu_3445_p2;
        p_Val2_5_21_reg_4045 <= p_Val2_5_21_fu_3452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_22_reg_3792 == 1'd0) & (exitcond_21_reg_3788 == 1'd0) & (exitcond_20_reg_3784 == 1'd0) & (exitcond_19_reg_3780 == 1'd0) & (exitcond_18_reg_3776 == 1'd0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_22_reg_4050 <= p_Val2_3_22_fu_3466_p2;
        p_Val2_5_22_reg_4055 <= p_Val2_5_22_fu_3473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_23_reg_3796 == 1'd0) & (exitcond_22_reg_3792 == 1'd0) & (exitcond_21_reg_3788 == 1'd0) & (exitcond_20_reg_3784 == 1'd0) & (exitcond_19_reg_3780 == 1'd0) & (exitcond_18_reg_3776 == 1'd0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_23_reg_4060 <= p_Val2_3_23_fu_3487_p2;
        p_Val2_5_23_reg_4065 <= p_Val2_5_23_fu_3494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_24_reg_3800 == 1'd0) & (exitcond_23_reg_3796 == 1'd0) & (exitcond_22_reg_3792 == 1'd0) & (exitcond_21_reg_3788 == 1'd0) & (exitcond_20_reg_3784 == 1'd0) & (exitcond_19_reg_3780 == 1'd0) & (exitcond_18_reg_3776 == 1'd0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_24_reg_4070 <= p_Val2_3_24_fu_3508_p2;
        p_Val2_5_24_reg_4075 <= p_Val2_5_24_fu_3515_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_25_reg_3804 == 1'd0) & (exitcond_24_reg_3800 == 1'd0) & (exitcond_23_reg_3796 == 1'd0) & (exitcond_22_reg_3792 == 1'd0) & (exitcond_21_reg_3788 == 1'd0) & (exitcond_20_reg_3784 == 1'd0) & (exitcond_19_reg_3780 == 1'd0) & (exitcond_18_reg_3776 == 1'd0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_25_reg_4080 <= p_Val2_3_25_fu_3529_p2;
        p_Val2_5_25_reg_4085 <= p_Val2_5_25_fu_3536_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_26_reg_3808 == 1'd0) & (exitcond_25_reg_3804 == 1'd0) & (exitcond_24_reg_3800 == 1'd0) & (exitcond_23_reg_3796 == 1'd0) & (exitcond_22_reg_3792 == 1'd0) & (exitcond_21_reg_3788 == 1'd0) & (exitcond_20_reg_3784 == 1'd0) & (exitcond_19_reg_3780 == 1'd0) & (exitcond_18_reg_3776 == 1'd0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_26_reg_4090 <= p_Val2_3_26_fu_3550_p2;
        p_Val2_5_26_reg_4095 <= p_Val2_5_26_fu_3557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_27_reg_3812 == 1'd0) & (exitcond_26_reg_3808 == 1'd0) & (exitcond_25_reg_3804 == 1'd0) & (exitcond_24_reg_3800 == 1'd0) & (exitcond_23_reg_3796 == 1'd0) & (exitcond_22_reg_3792 == 1'd0) & (exitcond_21_reg_3788 == 1'd0) & (exitcond_20_reg_3784 == 1'd0) & (exitcond_19_reg_3780 == 1'd0) & (exitcond_18_reg_3776 == 1'd0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_27_reg_4100 <= p_Val2_3_27_fu_3571_p2;
        p_Val2_5_27_reg_4105 <= p_Val2_5_27_fu_3578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_28_reg_3816 == 1'd0) & (exitcond_27_reg_3812 == 1'd0) & (exitcond_26_reg_3808 == 1'd0) & (exitcond_25_reg_3804 == 1'd0) & (exitcond_24_reg_3800 == 1'd0) & (exitcond_23_reg_3796 == 1'd0) & (exitcond_22_reg_3792 == 1'd0) & (exitcond_21_reg_3788 == 1'd0) & (exitcond_20_reg_3784 == 1'd0) & (exitcond_19_reg_3780 == 1'd0) & (exitcond_18_reg_3776 == 1'd0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_28_reg_4110 <= p_Val2_3_28_fu_3592_p2;
        p_Val2_5_28_reg_4115 <= p_Val2_5_28_fu_3599_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_2_reg_3840 <= p_Val2_3_2_fu_3025_p2;
        p_Val2_5_2_reg_3845 <= p_Val2_5_2_fu_3032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_3_reg_3850 <= p_Val2_3_3_fu_3046_p2;
        p_Val2_5_3_reg_3855 <= p_Val2_5_3_fu_3053_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_4_reg_3860 <= p_Val2_3_4_fu_3067_p2;
        p_Val2_5_4_reg_3865 <= p_Val2_5_4_fu_3074_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_5_reg_3870 <= p_Val2_3_5_fu_3088_p2;
        p_Val2_5_5_reg_3875 <= p_Val2_5_5_fu_3095_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_6_reg_3880 <= p_Val2_3_6_fu_3109_p2;
        p_Val2_5_6_reg_3885 <= p_Val2_5_6_fu_3116_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_7_reg_3890 <= p_Val2_3_7_fu_3130_p2;
        p_Val2_5_7_reg_3895 <= p_Val2_5_7_fu_3137_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_8_reg_3900 <= p_Val2_3_8_fu_3151_p2;
        p_Val2_5_8_reg_3905 <= p_Val2_5_8_fu_3158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_9_reg_3910 <= p_Val2_3_9_fu_3172_p2;
        p_Val2_5_9_reg_3915 <= p_Val2_5_9_fu_3179_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        p_Val2_3_s_reg_3920 <= p_Val2_3_s_fu_3193_p2;
        p_Val2_5_s_reg_3925 <= p_Val2_5_s_fu_3200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_10_reg_4330 <= tmp_18_10_fu_2819_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_11_reg_4335 <= tmp_18_11_fu_2828_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_12_reg_4340 <= tmp_18_12_fu_2837_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter2_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_13_reg_4345 <= tmp_18_13_fu_2846_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter2_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter2_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_14_reg_4350 <= tmp_18_14_fu_2855_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter2_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter2_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter2_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_15_reg_4355 <= tmp_18_15_fu_2864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter2_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter2_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter2_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter2_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_16_reg_4360 <= tmp_18_16_fu_2873_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter2_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter2_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter2_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter2_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter2_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_17_reg_4365 <= tmp_18_17_fu_2882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter2_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter2_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter2_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter2_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter2_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter2_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_18_reg_4370 <= tmp_18_18_fu_2891_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter2_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter2_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter2_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter2_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter2_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter2_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter2_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_19_reg_4375 <= tmp_18_19_fu_2900_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter2_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter2_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter2_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter2_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter2_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter2_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter2_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter2_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_20_reg_4380 <= tmp_18_20_fu_2909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter2_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter2_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter2_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter2_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter2_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter2_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter2_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter2_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter2_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_21_reg_4385 <= tmp_18_21_fu_2918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter2_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter2_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter2_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter2_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter2_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter2_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter2_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter2_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter2_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter2_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_22_reg_4390 <= tmp_18_22_fu_2927_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter2_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter2_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter2_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter2_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter2_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter2_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter2_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter2_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter2_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter2_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter2_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_23_reg_4395 <= tmp_18_23_fu_2936_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_24_reg_3800 == 1'd0) & (ap_reg_pp0_iter2_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter2_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter2_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter2_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter2_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter2_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter2_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter2_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter2_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter2_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter2_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter2_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_24_reg_4400 <= tmp_18_24_fu_2945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_25_reg_3804 == 1'd0) & (ap_reg_pp0_iter2_exitcond_24_reg_3800 == 1'd0) & (ap_reg_pp0_iter2_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter2_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter2_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter2_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter2_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter2_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter2_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter2_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter2_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter2_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter2_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter2_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_25_reg_4405 <= tmp_18_25_fu_2954_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_26_reg_3808 == 1'd0) & (ap_reg_pp0_iter2_exitcond_25_reg_3804 == 1'd0) & (ap_reg_pp0_iter2_exitcond_24_reg_3800 == 1'd0) & (ap_reg_pp0_iter2_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter2_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter2_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter2_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter2_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter2_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter2_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter2_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter2_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter2_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter2_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter2_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter2_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter2_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_26_reg_4410 <= tmp_18_26_fu_2963_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_2_reg_4285 <= tmp_18_2_fu_2738_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_3_reg_4290 <= tmp_18_3_fu_2747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_4_reg_4295 <= tmp_18_4_fu_2756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_5_reg_4300 <= tmp_18_5_fu_2765_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_6_reg_4305 <= tmp_18_6_fu_2774_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_7_reg_4310 <= tmp_18_7_fu_2783_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_8_reg_4315 <= tmp_18_8_fu_2792_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_9_reg_4320 <= tmp_18_9_fu_2801_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter2_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter2_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter2_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter2_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter2_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter2_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter2_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0))) begin
        tmp_18_s_reg_4325 <= tmp_18_s_fu_2810_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_10_reg_4180 <= val_assign_10_fu_2387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_11_reg_4185 <= val_assign_11_fu_2405_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_12_reg_4190 <= val_assign_12_fu_2423_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_13_reg_4195 <= val_assign_13_fu_2441_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_14_reg_4200 <= val_assign_14_fu_2459_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter1_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_15_reg_4205 <= val_assign_15_fu_2477_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter1_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter1_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_16_reg_4210 <= val_assign_16_fu_2495_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter1_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter1_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter1_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_17_reg_4215 <= val_assign_17_fu_2513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter1_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter1_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter1_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter1_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_18_reg_4220 <= val_assign_18_fu_2531_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter1_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter1_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter1_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter1_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter1_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_19_reg_4225 <= val_assign_19_fu_2549_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_1_reg_4130 <= val_assign_1_fu_2207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter1_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter1_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter1_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter1_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter1_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter1_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_20_reg_4230 <= val_assign_20_fu_2567_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter1_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter1_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter1_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter1_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter1_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter1_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter1_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_21_reg_4235 <= val_assign_21_fu_2585_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter1_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter1_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter1_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter1_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter1_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter1_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter1_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter1_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_22_reg_4240 <= val_assign_22_fu_2603_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter1_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter1_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter1_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter1_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter1_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter1_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter1_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter1_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter1_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_23_reg_4245 <= val_assign_23_fu_2621_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_24_reg_3800 == 1'd0) & (ap_reg_pp0_iter1_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter1_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter1_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter1_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter1_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter1_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter1_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter1_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter1_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter1_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_24_reg_4250 <= val_assign_24_fu_2639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_25_reg_3804 == 1'd0) & (ap_reg_pp0_iter1_exitcond_24_reg_3800 == 1'd0) & (ap_reg_pp0_iter1_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter1_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter1_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter1_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter1_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter1_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter1_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter1_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter1_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter1_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_25_reg_4255 <= val_assign_25_fu_2657_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_26_reg_3808 == 1'd0) & (ap_reg_pp0_iter1_exitcond_25_reg_3804 == 1'd0) & (ap_reg_pp0_iter1_exitcond_24_reg_3800 == 1'd0) & (ap_reg_pp0_iter1_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter1_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter1_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter1_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter1_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter1_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter1_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter1_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter1_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter1_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_26_reg_4260 <= val_assign_26_fu_2675_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_27_reg_3812 == 1'd0) & (ap_reg_pp0_iter1_exitcond_26_reg_3808 == 1'd0) & (ap_reg_pp0_iter1_exitcond_25_reg_3804 == 1'd0) & (ap_reg_pp0_iter1_exitcond_24_reg_3800 == 1'd0) & (ap_reg_pp0_iter1_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter1_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter1_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter1_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter1_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter1_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter1_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter1_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter1_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter1_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_27_reg_4265 <= val_assign_27_fu_2693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_28_reg_3816 == 1'd0) & (ap_reg_pp0_iter1_exitcond_27_reg_3812 == 1'd0) & (ap_reg_pp0_iter1_exitcond_26_reg_3808 == 1'd0) & (ap_reg_pp0_iter1_exitcond_25_reg_3804 == 1'd0) & (ap_reg_pp0_iter1_exitcond_24_reg_3800 == 1'd0) & (ap_reg_pp0_iter1_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter1_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter1_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter1_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter1_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter1_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter1_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter1_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter1_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter1_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter1_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter1_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter1_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter1_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_28_reg_4270 <= val_assign_28_fu_2711_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_2_reg_4135 <= val_assign_2_fu_2225_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_3_reg_4140 <= val_assign_3_fu_2243_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_4_reg_4145 <= val_assign_4_fu_2261_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_5_reg_4150 <= val_assign_5_fu_2279_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_6_reg_4155 <= val_assign_6_fu_2297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_7_reg_4160 <= val_assign_7_fu_2315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_8_reg_4165 <= val_assign_8_fu_2333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_9_reg_4170 <= val_assign_9_fu_2351_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        val_assign_reg_3825 <= val_assign_fu_536_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_reg_3683 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter1_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter1_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter1_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter1_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter1_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter1_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter1_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter1_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter1_exitcond_1_reg_3704 == 1'd0))) begin
        val_assign_s_reg_4175 <= val_assign_s_fu_2369_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        z0_im_V_cast_reg_3648[35 : 16] <= z0_im_V_cast_fu_271_p1[35 : 16];
        z0_re_V_cast_reg_3613[35 : 16] <= z0_re_V_cast_fu_259_p1[35 : 16];
    end
end

always @ (*) begin
    if (((count_out_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_reg_pp0_iter3_exitcond_28_reg_3816 == 1'd0) & (ap_reg_pp0_iter3_exitcond_27_reg_3812 == 1'd0) & (ap_reg_pp0_iter3_exitcond_26_reg_3808 == 1'd0) & (ap_reg_pp0_iter3_exitcond_25_reg_3804 == 1'd0) & (ap_reg_pp0_iter3_exitcond_24_reg_3800 == 1'd0) & (ap_reg_pp0_iter3_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter3_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter3_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter3_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter3_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter3_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter3_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter3_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0))) begin
        ap_phi_mux_count_V_phi_fu_174_p4 = tmp_18_28_fu_2980_p2;
    end else begin
        ap_phi_mux_count_V_phi_fu_174_p4 = count_V_reg_170;
    end
end

always @ (*) begin
    if (((exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (exitcond_28_reg_3816 == 1'd0) & (exitcond_27_reg_3812 == 1'd0) & (exitcond_26_reg_3808 == 1'd0) & (exitcond_25_reg_3804 == 1'd0) & (exitcond_24_reg_3800 == 1'd0) & (exitcond_23_reg_3796 == 1'd0) & (exitcond_22_reg_3792 == 1'd0) & (exitcond_21_reg_3788 == 1'd0) & (exitcond_20_reg_3784 == 1'd0) & (exitcond_19_reg_3780 == 1'd0) & (exitcond_18_reg_3776 == 1'd0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        ap_phi_mux_z_im_V_phi_fu_144_p4 = p_Val2_8_28_fu_2181_p2;
    end else begin
        ap_phi_mux_z_im_V_phi_fu_144_p4 = z_im_V_reg_141;
    end
end

always @ (*) begin
    if (((exitcond_reg_3683 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (exitcond_28_reg_3816 == 1'd0) & (exitcond_27_reg_3812 == 1'd0) & (exitcond_26_reg_3808 == 1'd0) & (exitcond_25_reg_3804 == 1'd0) & (exitcond_24_reg_3800 == 1'd0) & (exitcond_23_reg_3796 == 1'd0) & (exitcond_22_reg_3792 == 1'd0) & (exitcond_21_reg_3788 == 1'd0) & (exitcond_20_reg_3784 == 1'd0) & (exitcond_19_reg_3780 == 1'd0) & (exitcond_18_reg_3776 == 1'd0) & (exitcond_17_reg_3772 == 1'd0) & (exitcond_16_reg_3768 == 1'd0) & (exitcond_15_reg_3764 == 1'd0) & (exitcond_14_reg_3760 == 1'd0) & (exitcond_13_reg_3756 == 1'd0) & (exitcond_12_reg_3752 == 1'd0) & (exitcond_11_reg_3748 == 1'd0) & (exitcond_10_reg_3744 == 1'd0) & (exitcond_s_reg_3740 == 1'd0) & (exitcond_9_reg_3736 == 1'd0) & (exitcond_8_reg_3732 == 1'd0) & (exitcond_7_reg_3728 == 1'd0) & (exitcond_6_reg_3724 == 1'd0) & (exitcond_5_reg_3720 == 1'd0) & (exitcond_4_reg_3716 == 1'd0) & (exitcond_3_reg_3712 == 1'd0) & (exitcond_2_reg_3708 == 1'd0) & (exitcond_1_reg_3704 == 1'd0))) begin
        ap_phi_mux_z_re_V_phi_fu_153_p4 = p_Val2_11_28_fu_2190_p2;
    end else begin
        ap_phi_mux_z_re_V_phi_fu_153_p4 = z_re_V_reg_150;
    end
end

always @ (*) begin
    if (((count_out_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((count_out_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        count_out_V_1_vld_in = 1'b1;
    end else begin
        count_out_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        count_out_V_TDATA_blk_n = count_out_V_1_sRdy;
    end else begin
        count_out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((count_out_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((count_out_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_10_fu_1065_p1 = tmp_7_s_fu_1055_p4;

assign OP1_V_11_fu_1122_p1 = tmp_7_10_fu_1112_p4;

assign OP1_V_12_fu_1179_p1 = tmp_7_11_fu_1169_p4;

assign OP1_V_13_fu_1236_p1 = tmp_7_12_fu_1226_p4;

assign OP1_V_14_fu_1293_p1 = tmp_7_13_fu_1283_p4;

assign OP1_V_15_fu_1350_p1 = tmp_7_14_fu_1340_p4;

assign OP1_V_16_fu_1407_p1 = tmp_7_15_fu_1397_p4;

assign OP1_V_17_fu_1464_p1 = tmp_7_16_fu_1454_p4;

assign OP1_V_18_fu_1521_p1 = tmp_7_17_fu_1511_p4;

assign OP1_V_19_fu_1578_p1 = tmp_7_18_fu_1568_p4;

assign OP1_V_1_10_fu_1136_p1 = tmp_8_10_fu_1126_p4;

assign OP1_V_1_11_fu_1193_p1 = tmp_8_11_fu_1183_p4;

assign OP1_V_1_12_fu_1250_p1 = tmp_8_12_fu_1240_p4;

assign OP1_V_1_13_fu_1307_p1 = tmp_8_13_fu_1297_p4;

assign OP1_V_1_14_fu_1364_p1 = tmp_8_14_fu_1354_p4;

assign OP1_V_1_15_fu_1421_p1 = tmp_8_15_fu_1411_p4;

assign OP1_V_1_16_fu_1478_p1 = tmp_8_16_fu_1468_p4;

assign OP1_V_1_17_fu_1535_p1 = tmp_8_17_fu_1525_p4;

assign OP1_V_1_18_fu_1592_p1 = tmp_8_18_fu_1582_p4;

assign OP1_V_1_19_fu_1649_p1 = tmp_8_19_fu_1639_p4;

assign OP1_V_1_1_fu_566_p1 = tmp_8_1_fu_556_p4;

assign OP1_V_1_20_fu_1706_p1 = tmp_8_20_fu_1696_p4;

assign OP1_V_1_21_fu_1763_p1 = tmp_8_21_fu_1753_p4;

assign OP1_V_1_22_fu_1820_p1 = tmp_8_22_fu_1810_p4;

assign OP1_V_1_23_fu_1877_p1 = tmp_8_23_fu_1867_p4;

assign OP1_V_1_24_fu_1934_p1 = tmp_8_24_fu_1924_p4;

assign OP1_V_1_25_fu_1991_p1 = tmp_8_25_fu_1981_p4;

assign OP1_V_1_26_fu_2048_p1 = tmp_8_26_fu_2038_p4;

assign OP1_V_1_27_fu_2105_p1 = tmp_8_27_fu_2095_p4;

assign OP1_V_1_28_fu_2162_p1 = tmp_8_28_fu_2152_p4;

assign OP1_V_1_2_fu_623_p1 = tmp_8_2_fu_613_p4;

assign OP1_V_1_3_fu_680_p1 = tmp_8_3_fu_670_p4;

assign OP1_V_1_4_fu_737_p1 = tmp_8_4_fu_727_p4;

assign OP1_V_1_5_fu_794_p1 = tmp_8_5_fu_784_p4;

assign OP1_V_1_6_fu_851_p1 = tmp_8_6_fu_841_p4;

assign OP1_V_1_7_fu_908_p1 = tmp_8_7_fu_898_p4;

assign OP1_V_1_8_fu_965_p1 = tmp_8_8_fu_955_p4;

assign OP1_V_1_9_fu_1022_p1 = tmp_8_9_fu_1012_p4;

assign OP1_V_1_fu_305_p1 = tmp_8_fu_295_p4;

assign OP1_V_1_s_fu_1079_p1 = tmp_8_s_fu_1069_p4;

assign OP1_V_20_fu_1635_p1 = tmp_7_19_fu_1625_p4;

assign OP1_V_21_fu_1692_p1 = tmp_7_20_fu_1682_p4;

assign OP1_V_22_fu_1749_p1 = tmp_7_21_fu_1739_p4;

assign OP1_V_23_fu_1806_p1 = tmp_7_22_fu_1796_p4;

assign OP1_V_24_fu_1863_p1 = tmp_7_23_fu_1853_p4;

assign OP1_V_25_fu_1920_p1 = tmp_7_24_fu_1910_p4;

assign OP1_V_26_fu_1977_p1 = tmp_7_25_fu_1967_p4;

assign OP1_V_27_fu_2034_p1 = tmp_7_26_fu_2024_p4;

assign OP1_V_28_fu_2091_p1 = tmp_7_27_fu_2081_p4;

assign OP1_V_29_fu_2148_p1 = tmp_7_28_fu_2138_p4;

assign OP1_V_2_fu_609_p1 = tmp_7_2_fu_599_p4;

assign OP1_V_3_fu_666_p1 = tmp_7_3_fu_656_p4;

assign OP1_V_4_fu_723_p1 = tmp_7_4_fu_713_p4;

assign OP1_V_5_fu_780_p1 = tmp_7_5_fu_770_p4;

assign OP1_V_6_fu_837_p1 = tmp_7_6_fu_827_p4;

assign OP1_V_7_fu_894_p1 = tmp_7_7_fu_884_p4;

assign OP1_V_8_fu_951_p1 = tmp_7_8_fu_941_p4;

assign OP1_V_9_fu_1008_p1 = tmp_7_9_fu_998_p4;

assign OP1_V_fu_291_p1 = tmp_7_fu_281_p4;

assign OP1_V_s_fu_552_p1 = tmp_7_1_fu_542_p4;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_3819 = ((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd1));
end

always @ (*) begin
    ap_condition_3823 = ((ap_reg_pp0_iter2_exitcond_reg_3683 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond_2_reg_3708 == 1'd1) & (ap_reg_pp0_iter2_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3829 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd1) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3833 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd1) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3837 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd1) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3841 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd1) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3845 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd1) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3849 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd1) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3853 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd1) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3857 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd1) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3861 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3865 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3869 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3873 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3877 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3881 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3885 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_16_reg_3768 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3889 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_17_reg_3772 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3893 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_18_reg_3776 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter3_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3897 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_19_reg_3780 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter3_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter3_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3901 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_20_reg_3784 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter3_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter3_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter3_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3905 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_21_reg_3788 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter3_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter3_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter3_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter3_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3909 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_22_reg_3792 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter3_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter3_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter3_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter3_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter3_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3913 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_23_reg_3796 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter3_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter3_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter3_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter3_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter3_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter3_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3917 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_24_reg_3800 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter3_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter3_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter3_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter3_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter3_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter3_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter3_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3921 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_25_reg_3804 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_24_reg_3800 == 1'd0) & (ap_reg_pp0_iter3_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter3_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter3_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter3_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter3_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter3_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter3_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter3_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3925 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_26_reg_3808 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_25_reg_3804 == 1'd0) & (ap_reg_pp0_iter3_exitcond_24_reg_3800 == 1'd0) & (ap_reg_pp0_iter3_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter3_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter3_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter3_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter3_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter3_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter3_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter3_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3929 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_27_reg_3812 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_26_reg_3808 == 1'd0) & (ap_reg_pp0_iter3_exitcond_25_reg_3804 == 1'd0) & (ap_reg_pp0_iter3_exitcond_24_reg_3800 == 1'd0) & (ap_reg_pp0_iter3_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter3_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter3_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter3_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter3_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter3_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter3_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter3_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_condition_3933 = ((ap_reg_pp0_iter3_exitcond_reg_3683 == 1'd0) & (ap_reg_pp0_iter3_exitcond_28_reg_3816 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond_27_reg_3812 == 1'd0) & (ap_reg_pp0_iter3_exitcond_26_reg_3808 == 1'd0) & (ap_reg_pp0_iter3_exitcond_25_reg_3804 == 1'd0) & (ap_reg_pp0_iter3_exitcond_24_reg_3800 == 1'd0) & (ap_reg_pp0_iter3_exitcond_23_reg_3796 == 1'd0) & (ap_reg_pp0_iter3_exitcond_22_reg_3792 == 1'd0) & (ap_reg_pp0_iter3_exitcond_21_reg_3788 == 1'd0) & (ap_reg_pp0_iter3_exitcond_20_reg_3784 == 1'd0) & (ap_reg_pp0_iter3_exitcond_19_reg_3780 == 1'd0) & (ap_reg_pp0_iter3_exitcond_18_reg_3776 == 1'd0) & (ap_reg_pp0_iter3_exitcond_17_reg_3772 == 1'd0) & (ap_reg_pp0_iter3_exitcond_16_reg_3768 == 1'd0) & (ap_reg_pp0_iter3_exitcond_15_reg_3764 == 1'd0) & (ap_reg_pp0_iter3_exitcond_14_reg_3760 == 1'd0) & (ap_reg_pp0_iter3_exitcond_13_reg_3756 == 1'd0) & (ap_reg_pp0_iter3_exitcond_12_reg_3752 == 1'd0) & (ap_reg_pp0_iter3_exitcond_11_reg_3748 == 1'd0) & (ap_reg_pp0_iter3_exitcond_10_reg_3744 == 1'd0) & (ap_reg_pp0_iter3_exitcond_s_reg_3740 == 1'd0) & (ap_reg_pp0_iter3_exitcond_9_reg_3736 == 1'd0) & (ap_reg_pp0_iter3_exitcond_8_reg_3732 == 1'd0) & (ap_reg_pp0_iter3_exitcond_7_reg_3728 == 1'd0) & (ap_reg_pp0_iter3_exitcond_6_reg_3724 == 1'd0) & (ap_reg_pp0_iter3_exitcond_5_reg_3720 == 1'd0) & (ap_reg_pp0_iter3_exitcond_4_reg_3716 == 1'd0) & (ap_reg_pp0_iter3_exitcond_3_reg_3712 == 1'd0) & (ap_reg_pp0_iter3_exitcond_2_reg_3708 == 1'd0) & (ap_reg_pp0_iter3_exitcond_1_reg_3704 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_tran6to7_state2 = ((exitcond_fu_275_p2 == 1'd1) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd1)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd1) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd1) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd1) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd1) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd1) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd1) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd1) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd1) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd1) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd1) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd1) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd1) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd1) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_28_fu_491_p2 == 1'd1) & (exitcond_27_fu_485_p2 == 1'd0) & (exitcond_26_fu_479_p2 == 1'd0) & (exitcond_25_fu_473_p2 == 1'd0) & (exitcond_24_fu_467_p2 == 1'd0) & (exitcond_23_fu_461_p2 == 1'd0) & (exitcond_22_fu_455_p2 == 1'd0) & (exitcond_21_fu_449_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_27_fu_485_p2 == 1'd1) & (exitcond_26_fu_479_p2 == 1'd0) & (exitcond_25_fu_473_p2 == 1'd0) & (exitcond_24_fu_467_p2 == 1'd0) & (exitcond_23_fu_461_p2 == 1'd0) & (exitcond_22_fu_455_p2 == 1'd0) & (exitcond_21_fu_449_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_26_fu_479_p2 == 1'd1) & (exitcond_25_fu_473_p2 == 1'd0) & (exitcond_24_fu_467_p2 == 1'd0) & (exitcond_23_fu_461_p2 == 1'd0) & (exitcond_22_fu_455_p2 == 1'd0) & (exitcond_21_fu_449_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_25_fu_473_p2 == 1'd1) & (exitcond_24_fu_467_p2 == 1'd0) & (exitcond_23_fu_461_p2 == 1'd0) & (exitcond_22_fu_455_p2 == 1'd0) & (exitcond_21_fu_449_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_24_fu_467_p2 == 1'd1) & (exitcond_23_fu_461_p2 == 1'd0) & (exitcond_22_fu_455_p2 == 1'd0) & (exitcond_21_fu_449_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_23_fu_461_p2 == 1'd1) & (exitcond_22_fu_455_p2 == 1'd0) & (exitcond_21_fu_449_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_22_fu_455_p2 == 1'd1) & (exitcond_21_fu_449_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_21_fu_449_p2 == 1'd1) & (exitcond_20_fu_443_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_20_fu_443_p2 == 1'd1) & (exitcond_19_fu_437_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_19_fu_437_p2 == 1'd1) & (exitcond_18_fu_431_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_18_fu_431_p2 == 1'd1) & (exitcond_17_fu_425_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_17_fu_425_p2 == 1'd1) & (exitcond_16_fu_419_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_16_fu_419_p2 == 1'd1) & (exitcond_15_fu_413_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_15_fu_413_p2 == 1'd1) & (exitcond_14_fu_407_p2 == 1'd0) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)) | ((exitcond_fu_275_p2 == 1'd0) & (exitcond_14_fu_407_p2 == 1'd1) & (exitcond_13_fu_401_p2 == 1'd0) & (exitcond_12_fu_395_p2 == 1'd0) & (exitcond_11_fu_389_p2 == 1'd0) & (exitcond_10_fu_383_p2 == 1'd0) & (exitcond_s_fu_377_p2 == 1'd0) & (exitcond_9_fu_371_p2 == 1'd0) & (exitcond_8_fu_365_p2 == 1'd0) & (exitcond_7_fu_359_p2 == 1'd0) & (exitcond_6_fu_353_p2 == 1'd0) & (exitcond_5_fu_347_p2 == 1'd0) & (exitcond_4_fu_341_p2 == 1'd0) & (exitcond_3_fu_335_p2 == 1'd0) & (exitcond_2_fu_329_p2 == 1'd0) & (exitcond_1_fu_323_p2 == 1'd0)));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    count_out_V_1_ack_in = (~count_out_V_1_areset_d & (~count_out_V_1_mVld | count_out_V_TREADY));
end

assign count_out_V_1_ack_out = count_out_V_TREADY;

always @ (*) begin
    count_out_V_1_sRdy = (~count_out_V_1_areset_d & (~count_out_V_1_mVld | count_out_V_TREADY));
end

assign count_out_V_TDATA = count_out_V_1_data_reg;

assign count_out_V_TVALID = count_out_V_1_mVld;

assign exitcond_10_fu_383_p2 = ((t_V_reg_159 == 8'd228) ? 1'b1 : 1'b0);

assign exitcond_11_fu_389_p2 = ((t_V_reg_159 == 8'd227) ? 1'b1 : 1'b0);

assign exitcond_12_fu_395_p2 = ((t_V_reg_159 == 8'd226) ? 1'b1 : 1'b0);

assign exitcond_13_fu_401_p2 = ((t_V_reg_159 == 8'd225) ? 1'b1 : 1'b0);

assign exitcond_14_fu_407_p2 = ((t_V_reg_159 == 8'd224) ? 1'b1 : 1'b0);

assign exitcond_15_fu_413_p2 = ((t_V_reg_159 == 8'd223) ? 1'b1 : 1'b0);

assign exitcond_16_fu_419_p2 = ((t_V_reg_159 == 8'd222) ? 1'b1 : 1'b0);

assign exitcond_17_fu_425_p2 = ((t_V_reg_159 == 8'd221) ? 1'b1 : 1'b0);

assign exitcond_18_fu_431_p2 = ((t_V_reg_159 == 8'd220) ? 1'b1 : 1'b0);

assign exitcond_19_fu_437_p2 = ((t_V_reg_159 == 8'd219) ? 1'b1 : 1'b0);

assign exitcond_1_fu_323_p2 = ((tmp_19_s_fu_317_p2 == 8'd239) ? 1'b1 : 1'b0);

assign exitcond_20_fu_443_p2 = ((t_V_reg_159 == 8'd218) ? 1'b1 : 1'b0);

assign exitcond_21_fu_449_p2 = ((t_V_reg_159 == 8'd217) ? 1'b1 : 1'b0);

assign exitcond_22_fu_455_p2 = ((t_V_reg_159 == 8'd216) ? 1'b1 : 1'b0);

assign exitcond_23_fu_461_p2 = ((t_V_reg_159 == 8'd215) ? 1'b1 : 1'b0);

assign exitcond_24_fu_467_p2 = ((t_V_reg_159 == 8'd214) ? 1'b1 : 1'b0);

assign exitcond_25_fu_473_p2 = ((t_V_reg_159 == 8'd213) ? 1'b1 : 1'b0);

assign exitcond_26_fu_479_p2 = ((t_V_reg_159 == 8'd212) ? 1'b1 : 1'b0);

assign exitcond_27_fu_485_p2 = ((t_V_reg_159 == 8'd211) ? 1'b1 : 1'b0);

assign exitcond_28_fu_491_p2 = ((t_V_reg_159 == 8'd210) ? 1'b1 : 1'b0);

assign exitcond_2_fu_329_p2 = ((t_V_reg_159 == 8'd237) ? 1'b1 : 1'b0);

assign exitcond_3_fu_335_p2 = ((t_V_reg_159 == 8'd236) ? 1'b1 : 1'b0);

assign exitcond_4_fu_341_p2 = ((t_V_reg_159 == 8'd235) ? 1'b1 : 1'b0);

assign exitcond_5_fu_347_p2 = ((t_V_reg_159 == 8'd234) ? 1'b1 : 1'b0);

assign exitcond_6_fu_353_p2 = ((t_V_reg_159 == 8'd233) ? 1'b1 : 1'b0);

assign exitcond_7_fu_359_p2 = ((t_V_reg_159 == 8'd232) ? 1'b1 : 1'b0);

assign exitcond_8_fu_365_p2 = ((t_V_reg_159 == 8'd231) ? 1'b1 : 1'b0);

assign exitcond_9_fu_371_p2 = ((t_V_reg_159 == 8'd230) ? 1'b1 : 1'b0);

assign exitcond_fu_275_p2 = ((t_V_reg_159 == 8'd239) ? 1'b1 : 1'b0);

assign exitcond_s_fu_377_p2 = ((t_V_reg_159 == 8'd229) ? 1'b1 : 1'b0);

assign p_Val2_11_10_fu_1164_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_10_fu_1160_p2));

assign p_Val2_11_11_fu_1221_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_11_fu_1217_p2));

assign p_Val2_11_12_fu_1278_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_12_fu_1274_p2));

assign p_Val2_11_13_fu_1335_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_13_fu_1331_p2));

assign p_Val2_11_14_fu_1392_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_14_fu_1388_p2));

assign p_Val2_11_15_fu_1449_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_15_fu_1445_p2));

assign p_Val2_11_16_fu_1506_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_16_fu_1502_p2));

assign p_Val2_11_17_fu_1563_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_17_fu_1559_p2));

assign p_Val2_11_18_fu_1620_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_18_fu_1616_p2));

assign p_Val2_11_19_fu_1677_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_19_fu_1673_p2));

assign p_Val2_11_1_fu_594_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_1_fu_590_p2));

assign p_Val2_11_20_fu_1734_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_20_fu_1730_p2));

assign p_Val2_11_21_fu_1791_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_21_fu_1787_p2));

assign p_Val2_11_22_fu_1848_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_22_fu_1844_p2));

assign p_Val2_11_23_fu_1905_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_23_fu_1901_p2));

assign p_Val2_11_24_fu_1962_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_24_fu_1958_p2));

assign p_Val2_11_25_fu_2019_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_25_fu_2015_p2));

assign p_Val2_11_26_fu_2076_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_26_fu_2072_p2));

assign p_Val2_11_27_fu_2133_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_27_fu_2129_p2));

assign p_Val2_11_28_fu_2190_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_28_fu_2186_p2));

assign p_Val2_11_2_fu_651_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_2_fu_647_p2));

assign p_Val2_11_3_fu_708_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_3_fu_704_p2));

assign p_Val2_11_4_fu_765_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_4_fu_761_p2));

assign p_Val2_11_5_fu_822_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_5_fu_818_p2));

assign p_Val2_11_6_fu_879_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_6_fu_875_p2));

assign p_Val2_11_7_fu_936_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_7_fu_932_p2));

assign p_Val2_11_8_fu_993_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_8_fu_989_p2));

assign p_Val2_11_9_fu_1050_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_9_fu_1046_p2));

assign p_Val2_11_s_fu_1107_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_s_fu_1103_p2));

assign p_Val2_3_10_fu_3214_p0 = OP1_V_11_fu_1122_p1;

assign p_Val2_3_10_fu_3214_p1 = OP1_V_11_fu_1122_p1;

assign p_Val2_3_11_fu_3235_p0 = OP1_V_12_fu_1179_p1;

assign p_Val2_3_11_fu_3235_p1 = OP1_V_12_fu_1179_p1;

assign p_Val2_3_12_fu_3256_p0 = OP1_V_13_fu_1236_p1;

assign p_Val2_3_12_fu_3256_p1 = OP1_V_13_fu_1236_p1;

assign p_Val2_3_13_fu_3277_p0 = OP1_V_14_fu_1293_p1;

assign p_Val2_3_13_fu_3277_p1 = OP1_V_14_fu_1293_p1;

assign p_Val2_3_14_fu_3298_p0 = OP1_V_15_fu_1350_p1;

assign p_Val2_3_14_fu_3298_p1 = OP1_V_15_fu_1350_p1;

assign p_Val2_3_15_fu_3319_p0 = OP1_V_16_fu_1407_p1;

assign p_Val2_3_15_fu_3319_p1 = OP1_V_16_fu_1407_p1;

assign p_Val2_3_16_fu_3340_p0 = OP1_V_17_fu_1464_p1;

assign p_Val2_3_16_fu_3340_p1 = OP1_V_17_fu_1464_p1;

assign p_Val2_3_17_fu_3361_p0 = OP1_V_18_fu_1521_p1;

assign p_Val2_3_17_fu_3361_p1 = OP1_V_18_fu_1521_p1;

assign p_Val2_3_18_fu_3382_p0 = OP1_V_19_fu_1578_p1;

assign p_Val2_3_18_fu_3382_p1 = OP1_V_19_fu_1578_p1;

assign p_Val2_3_19_fu_3403_p0 = OP1_V_20_fu_1635_p1;

assign p_Val2_3_19_fu_3403_p1 = OP1_V_20_fu_1635_p1;

assign p_Val2_3_1_fu_3004_p0 = OP1_V_s_fu_552_p1;

assign p_Val2_3_1_fu_3004_p1 = OP1_V_s_fu_552_p1;

assign p_Val2_3_20_fu_3424_p0 = OP1_V_21_fu_1692_p1;

assign p_Val2_3_20_fu_3424_p1 = OP1_V_21_fu_1692_p1;

assign p_Val2_3_21_fu_3445_p0 = OP1_V_22_fu_1749_p1;

assign p_Val2_3_21_fu_3445_p1 = OP1_V_22_fu_1749_p1;

assign p_Val2_3_22_fu_3466_p0 = OP1_V_23_fu_1806_p1;

assign p_Val2_3_22_fu_3466_p1 = OP1_V_23_fu_1806_p1;

assign p_Val2_3_23_fu_3487_p0 = OP1_V_24_fu_1863_p1;

assign p_Val2_3_23_fu_3487_p1 = OP1_V_24_fu_1863_p1;

assign p_Val2_3_24_fu_3508_p0 = OP1_V_25_fu_1920_p1;

assign p_Val2_3_24_fu_3508_p1 = OP1_V_25_fu_1920_p1;

assign p_Val2_3_25_fu_3529_p0 = OP1_V_26_fu_1977_p1;

assign p_Val2_3_25_fu_3529_p1 = OP1_V_26_fu_1977_p1;

assign p_Val2_3_26_fu_3550_p0 = OP1_V_27_fu_2034_p1;

assign p_Val2_3_26_fu_3550_p1 = OP1_V_27_fu_2034_p1;

assign p_Val2_3_27_fu_3571_p0 = OP1_V_28_fu_2091_p1;

assign p_Val2_3_27_fu_3571_p1 = OP1_V_28_fu_2091_p1;

assign p_Val2_3_28_fu_3592_p0 = OP1_V_29_fu_2148_p1;

assign p_Val2_3_28_fu_3592_p1 = OP1_V_29_fu_2148_p1;

assign p_Val2_3_2_fu_3025_p0 = OP1_V_2_fu_609_p1;

assign p_Val2_3_2_fu_3025_p1 = OP1_V_2_fu_609_p1;

assign p_Val2_3_3_fu_3046_p0 = OP1_V_3_fu_666_p1;

assign p_Val2_3_3_fu_3046_p1 = OP1_V_3_fu_666_p1;

assign p_Val2_3_4_fu_3067_p0 = OP1_V_4_fu_723_p1;

assign p_Val2_3_4_fu_3067_p1 = OP1_V_4_fu_723_p1;

assign p_Val2_3_5_fu_3088_p0 = OP1_V_5_fu_780_p1;

assign p_Val2_3_5_fu_3088_p1 = OP1_V_5_fu_780_p1;

assign p_Val2_3_6_fu_3109_p0 = OP1_V_6_fu_837_p1;

assign p_Val2_3_6_fu_3109_p1 = OP1_V_6_fu_837_p1;

assign p_Val2_3_7_fu_3130_p0 = OP1_V_7_fu_894_p1;

assign p_Val2_3_7_fu_3130_p1 = OP1_V_7_fu_894_p1;

assign p_Val2_3_8_fu_3151_p0 = OP1_V_8_fu_951_p1;

assign p_Val2_3_8_fu_3151_p1 = OP1_V_8_fu_951_p1;

assign p_Val2_3_9_fu_3172_p0 = OP1_V_9_fu_1008_p1;

assign p_Val2_3_9_fu_3172_p1 = OP1_V_9_fu_1008_p1;

assign p_Val2_3_fu_2986_p0 = OP1_V_fu_291_p1;

assign p_Val2_3_fu_2986_p1 = OP1_V_fu_291_p1;

assign p_Val2_3_s_fu_3193_p0 = OP1_V_10_fu_1065_p1;

assign p_Val2_3_s_fu_3193_p1 = OP1_V_10_fu_1065_p1;

assign p_Val2_5_10_fu_3221_p0 = OP1_V_1_10_fu_1136_p1;

assign p_Val2_5_10_fu_3221_p1 = OP1_V_1_10_fu_1136_p1;

assign p_Val2_5_11_fu_3242_p0 = OP1_V_1_11_fu_1193_p1;

assign p_Val2_5_11_fu_3242_p1 = OP1_V_1_11_fu_1193_p1;

assign p_Val2_5_12_fu_3263_p0 = OP1_V_1_12_fu_1250_p1;

assign p_Val2_5_12_fu_3263_p1 = OP1_V_1_12_fu_1250_p1;

assign p_Val2_5_13_fu_3284_p0 = OP1_V_1_13_fu_1307_p1;

assign p_Val2_5_13_fu_3284_p1 = OP1_V_1_13_fu_1307_p1;

assign p_Val2_5_14_fu_3305_p0 = OP1_V_1_14_fu_1364_p1;

assign p_Val2_5_14_fu_3305_p1 = OP1_V_1_14_fu_1364_p1;

assign p_Val2_5_15_fu_3326_p0 = OP1_V_1_15_fu_1421_p1;

assign p_Val2_5_15_fu_3326_p1 = OP1_V_1_15_fu_1421_p1;

assign p_Val2_5_16_fu_3347_p0 = OP1_V_1_16_fu_1478_p1;

assign p_Val2_5_16_fu_3347_p1 = OP1_V_1_16_fu_1478_p1;

assign p_Val2_5_17_fu_3368_p0 = OP1_V_1_17_fu_1535_p1;

assign p_Val2_5_17_fu_3368_p1 = OP1_V_1_17_fu_1535_p1;

assign p_Val2_5_18_fu_3389_p0 = OP1_V_1_18_fu_1592_p1;

assign p_Val2_5_18_fu_3389_p1 = OP1_V_1_18_fu_1592_p1;

assign p_Val2_5_19_fu_3410_p0 = OP1_V_1_19_fu_1649_p1;

assign p_Val2_5_19_fu_3410_p1 = OP1_V_1_19_fu_1649_p1;

assign p_Val2_5_1_fu_3011_p0 = OP1_V_1_1_fu_566_p1;

assign p_Val2_5_1_fu_3011_p1 = OP1_V_1_1_fu_566_p1;

assign p_Val2_5_20_fu_3431_p0 = OP1_V_1_20_fu_1706_p1;

assign p_Val2_5_20_fu_3431_p1 = OP1_V_1_20_fu_1706_p1;

assign p_Val2_5_21_fu_3452_p0 = OP1_V_1_21_fu_1763_p1;

assign p_Val2_5_21_fu_3452_p1 = OP1_V_1_21_fu_1763_p1;

assign p_Val2_5_22_fu_3473_p0 = OP1_V_1_22_fu_1820_p1;

assign p_Val2_5_22_fu_3473_p1 = OP1_V_1_22_fu_1820_p1;

assign p_Val2_5_23_fu_3494_p0 = OP1_V_1_23_fu_1877_p1;

assign p_Val2_5_23_fu_3494_p1 = OP1_V_1_23_fu_1877_p1;

assign p_Val2_5_24_fu_3515_p0 = OP1_V_1_24_fu_1934_p1;

assign p_Val2_5_24_fu_3515_p1 = OP1_V_1_24_fu_1934_p1;

assign p_Val2_5_25_fu_3536_p0 = OP1_V_1_25_fu_1991_p1;

assign p_Val2_5_25_fu_3536_p1 = OP1_V_1_25_fu_1991_p1;

assign p_Val2_5_26_fu_3557_p0 = OP1_V_1_26_fu_2048_p1;

assign p_Val2_5_26_fu_3557_p1 = OP1_V_1_26_fu_2048_p1;

assign p_Val2_5_27_fu_3578_p0 = OP1_V_1_27_fu_2105_p1;

assign p_Val2_5_27_fu_3578_p1 = OP1_V_1_27_fu_2105_p1;

assign p_Val2_5_28_fu_3599_p0 = OP1_V_1_28_fu_2162_p1;

assign p_Val2_5_28_fu_3599_p1 = OP1_V_1_28_fu_2162_p1;

assign p_Val2_5_2_fu_3032_p0 = OP1_V_1_2_fu_623_p1;

assign p_Val2_5_2_fu_3032_p1 = OP1_V_1_2_fu_623_p1;

assign p_Val2_5_3_fu_3053_p0 = OP1_V_1_3_fu_680_p1;

assign p_Val2_5_3_fu_3053_p1 = OP1_V_1_3_fu_680_p1;

assign p_Val2_5_4_fu_3074_p0 = OP1_V_1_4_fu_737_p1;

assign p_Val2_5_4_fu_3074_p1 = OP1_V_1_4_fu_737_p1;

assign p_Val2_5_5_fu_3095_p0 = OP1_V_1_5_fu_794_p1;

assign p_Val2_5_5_fu_3095_p1 = OP1_V_1_5_fu_794_p1;

assign p_Val2_5_6_fu_3116_p0 = OP1_V_1_6_fu_851_p1;

assign p_Val2_5_6_fu_3116_p1 = OP1_V_1_6_fu_851_p1;

assign p_Val2_5_7_fu_3137_p0 = OP1_V_1_7_fu_908_p1;

assign p_Val2_5_7_fu_3137_p1 = OP1_V_1_7_fu_908_p1;

assign p_Val2_5_8_fu_3158_p0 = OP1_V_1_8_fu_965_p1;

assign p_Val2_5_8_fu_3158_p1 = OP1_V_1_8_fu_965_p1;

assign p_Val2_5_9_fu_3179_p0 = OP1_V_1_9_fu_1022_p1;

assign p_Val2_5_9_fu_3179_p1 = OP1_V_1_9_fu_1022_p1;

assign p_Val2_5_fu_2992_p0 = OP1_V_1_fu_305_p1;

assign p_Val2_5_fu_2992_p1 = OP1_V_1_fu_305_p1;

assign p_Val2_5_s_fu_3200_p0 = OP1_V_1_s_fu_1079_p1;

assign p_Val2_5_s_fu_3200_p1 = OP1_V_1_s_fu_1079_p1;

assign p_Val2_7_10_fu_1148_p3 = {{r_V5_10_fu_3228_p2}, {1'd0}};

assign p_Val2_7_11_fu_1205_p3 = {{r_V5_11_fu_3249_p2}, {1'd0}};

assign p_Val2_7_12_fu_1262_p3 = {{r_V5_12_fu_3270_p2}, {1'd0}};

assign p_Val2_7_13_fu_1319_p3 = {{r_V5_13_fu_3291_p2}, {1'd0}};

assign p_Val2_7_14_fu_1376_p3 = {{r_V5_14_fu_3312_p2}, {1'd0}};

assign p_Val2_7_15_fu_1433_p3 = {{r_V5_15_fu_3333_p2}, {1'd0}};

assign p_Val2_7_16_fu_1490_p3 = {{r_V5_16_fu_3354_p2}, {1'd0}};

assign p_Val2_7_17_fu_1547_p3 = {{r_V5_17_fu_3375_p2}, {1'd0}};

assign p_Val2_7_18_fu_1604_p3 = {{r_V5_18_fu_3396_p2}, {1'd0}};

assign p_Val2_7_19_fu_1661_p3 = {{r_V5_19_fu_3417_p2}, {1'd0}};

assign p_Val2_7_1_fu_578_p3 = {{r_V5_1_fu_3018_p2}, {1'd0}};

assign p_Val2_7_20_fu_1718_p3 = {{r_V5_20_fu_3438_p2}, {1'd0}};

assign p_Val2_7_21_fu_1775_p3 = {{r_V5_21_fu_3459_p2}, {1'd0}};

assign p_Val2_7_22_fu_1832_p3 = {{r_V5_22_fu_3480_p2}, {1'd0}};

assign p_Val2_7_23_fu_1889_p3 = {{r_V5_23_fu_3501_p2}, {1'd0}};

assign p_Val2_7_24_fu_1946_p3 = {{r_V5_24_fu_3522_p2}, {1'd0}};

assign p_Val2_7_25_fu_2003_p3 = {{r_V5_25_fu_3543_p2}, {1'd0}};

assign p_Val2_7_26_fu_2060_p3 = {{r_V5_26_fu_3564_p2}, {1'd0}};

assign p_Val2_7_27_fu_2117_p3 = {{r_V5_27_fu_3585_p2}, {1'd0}};

assign p_Val2_7_28_fu_2174_p3 = {{r_V5_28_fu_3606_p2}, {1'd0}};

assign p_Val2_7_2_fu_635_p3 = {{r_V5_2_fu_3039_p2}, {1'd0}};

assign p_Val2_7_3_fu_692_p3 = {{r_V5_3_fu_3060_p2}, {1'd0}};

assign p_Val2_7_4_fu_749_p3 = {{r_V5_4_fu_3081_p2}, {1'd0}};

assign p_Val2_7_5_fu_806_p3 = {{r_V5_5_fu_3102_p2}, {1'd0}};

assign p_Val2_7_6_fu_863_p3 = {{r_V5_6_fu_3123_p2}, {1'd0}};

assign p_Val2_7_7_fu_920_p3 = {{r_V5_7_fu_3144_p2}, {1'd0}};

assign p_Val2_7_8_fu_977_p3 = {{r_V5_8_fu_3165_p2}, {1'd0}};

assign p_Val2_7_9_fu_1034_p3 = {{r_V5_9_fu_3186_p2}, {1'd0}};

assign p_Val2_7_fu_503_p3 = {{r_V5_reg_3699}, {1'd0}};

assign p_Val2_7_s_fu_1091_p3 = {{r_V5_s_fu_3207_p2}, {1'd0}};

assign p_Val2_8_10_fu_1155_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_10_fu_1148_p3));

assign p_Val2_8_11_fu_1212_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_11_fu_1205_p3));

assign p_Val2_8_12_fu_1269_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_12_fu_1262_p3));

assign p_Val2_8_13_fu_1326_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_13_fu_1319_p3));

assign p_Val2_8_14_fu_1383_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_14_fu_1376_p3));

assign p_Val2_8_15_fu_1440_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_15_fu_1433_p3));

assign p_Val2_8_16_fu_1497_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_16_fu_1490_p3));

assign p_Val2_8_17_fu_1554_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_17_fu_1547_p3));

assign p_Val2_8_18_fu_1611_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_18_fu_1604_p3));

assign p_Val2_8_19_fu_1668_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_19_fu_1661_p3));

assign p_Val2_8_1_fu_585_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_1_fu_578_p3));

assign p_Val2_8_20_fu_1725_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_20_fu_1718_p3));

assign p_Val2_8_21_fu_1782_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_21_fu_1775_p3));

assign p_Val2_8_22_fu_1839_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_22_fu_1832_p3));

assign p_Val2_8_23_fu_1896_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_23_fu_1889_p3));

assign p_Val2_8_24_fu_1953_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_24_fu_1946_p3));

assign p_Val2_8_25_fu_2010_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_25_fu_2003_p3));

assign p_Val2_8_26_fu_2067_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_26_fu_2060_p3));

assign p_Val2_8_27_fu_2124_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_27_fu_2117_p3));

assign p_Val2_8_28_fu_2181_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_28_fu_2174_p3));

assign p_Val2_8_2_fu_642_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_2_fu_635_p3));

assign p_Val2_8_3_fu_699_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_3_fu_692_p3));

assign p_Val2_8_4_fu_756_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_4_fu_749_p3));

assign p_Val2_8_5_fu_813_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_5_fu_806_p3));

assign p_Val2_8_6_fu_870_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_6_fu_863_p3));

assign p_Val2_8_7_fu_927_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_7_fu_920_p3));

assign p_Val2_8_8_fu_984_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_8_fu_977_p3));

assign p_Val2_8_9_fu_1041_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_9_fu_1034_p3));

assign p_Val2_8_fu_510_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_fu_503_p3));

assign p_Val2_8_s_fu_1098_p2 = ($signed(z0_im_V_cast_reg_3648) + $signed(p_Val2_7_s_fu_1091_p3));

assign p_Val2_9_10_fu_1160_p2 = ($signed(p_Val2_3_10_fu_3214_p2) - $signed(p_Val2_5_10_fu_3221_p2));

assign p_Val2_9_11_fu_1217_p2 = ($signed(p_Val2_3_11_fu_3235_p2) - $signed(p_Val2_5_11_fu_3242_p2));

assign p_Val2_9_12_fu_1274_p2 = ($signed(p_Val2_3_12_fu_3256_p2) - $signed(p_Val2_5_12_fu_3263_p2));

assign p_Val2_9_13_fu_1331_p2 = ($signed(p_Val2_3_13_fu_3277_p2) - $signed(p_Val2_5_13_fu_3284_p2));

assign p_Val2_9_14_fu_1388_p2 = ($signed(p_Val2_3_14_fu_3298_p2) - $signed(p_Val2_5_14_fu_3305_p2));

assign p_Val2_9_15_fu_1445_p2 = ($signed(p_Val2_3_15_fu_3319_p2) - $signed(p_Val2_5_15_fu_3326_p2));

assign p_Val2_9_16_fu_1502_p2 = ($signed(p_Val2_3_16_fu_3340_p2) - $signed(p_Val2_5_16_fu_3347_p2));

assign p_Val2_9_17_fu_1559_p2 = ($signed(p_Val2_3_17_fu_3361_p2) - $signed(p_Val2_5_17_fu_3368_p2));

assign p_Val2_9_18_fu_1616_p2 = ($signed(p_Val2_3_18_fu_3382_p2) - $signed(p_Val2_5_18_fu_3389_p2));

assign p_Val2_9_19_fu_1673_p2 = ($signed(p_Val2_3_19_fu_3403_p2) - $signed(p_Val2_5_19_fu_3410_p2));

assign p_Val2_9_1_fu_590_p2 = ($signed(p_Val2_3_1_fu_3004_p2) - $signed(p_Val2_5_1_fu_3011_p2));

assign p_Val2_9_20_fu_1730_p2 = ($signed(p_Val2_3_20_fu_3424_p2) - $signed(p_Val2_5_20_fu_3431_p2));

assign p_Val2_9_21_fu_1787_p2 = ($signed(p_Val2_3_21_fu_3445_p2) - $signed(p_Val2_5_21_fu_3452_p2));

assign p_Val2_9_22_fu_1844_p2 = ($signed(p_Val2_3_22_fu_3466_p2) - $signed(p_Val2_5_22_fu_3473_p2));

assign p_Val2_9_23_fu_1901_p2 = ($signed(p_Val2_3_23_fu_3487_p2) - $signed(p_Val2_5_23_fu_3494_p2));

assign p_Val2_9_24_fu_1958_p2 = ($signed(p_Val2_3_24_fu_3508_p2) - $signed(p_Val2_5_24_fu_3515_p2));

assign p_Val2_9_25_fu_2015_p2 = ($signed(p_Val2_3_25_fu_3529_p2) - $signed(p_Val2_5_25_fu_3536_p2));

assign p_Val2_9_26_fu_2072_p2 = ($signed(p_Val2_3_26_fu_3550_p2) - $signed(p_Val2_5_26_fu_3557_p2));

assign p_Val2_9_27_fu_2129_p2 = ($signed(p_Val2_3_27_fu_3571_p2) - $signed(p_Val2_5_27_fu_3578_p2));

assign p_Val2_9_28_fu_2186_p2 = ($signed(p_Val2_3_28_fu_3592_p2) - $signed(p_Val2_5_28_fu_3599_p2));

assign p_Val2_9_2_fu_647_p2 = ($signed(p_Val2_3_2_fu_3025_p2) - $signed(p_Val2_5_2_fu_3032_p2));

assign p_Val2_9_3_fu_704_p2 = ($signed(p_Val2_3_3_fu_3046_p2) - $signed(p_Val2_5_3_fu_3053_p2));

assign p_Val2_9_4_fu_761_p2 = ($signed(p_Val2_3_4_fu_3067_p2) - $signed(p_Val2_5_4_fu_3074_p2));

assign p_Val2_9_5_fu_818_p2 = ($signed(p_Val2_3_5_fu_3088_p2) - $signed(p_Val2_5_5_fu_3095_p2));

assign p_Val2_9_6_fu_875_p2 = ($signed(p_Val2_3_6_fu_3109_p2) - $signed(p_Val2_5_6_fu_3116_p2));

assign p_Val2_9_7_fu_932_p2 = ($signed(p_Val2_3_7_fu_3130_p2) - $signed(p_Val2_5_7_fu_3137_p2));

assign p_Val2_9_8_fu_989_p2 = ($signed(p_Val2_3_8_fu_3151_p2) - $signed(p_Val2_5_8_fu_3158_p2));

assign p_Val2_9_9_fu_1046_p2 = ($signed(p_Val2_3_9_fu_3172_p2) - $signed(p_Val2_5_9_fu_3179_p2));

assign p_Val2_9_fu_521_p2 = ($signed(p_Val2_3_reg_3687) - $signed(p_Val2_5_reg_3693));

assign p_Val2_9_s_fu_1103_p2 = ($signed(p_Val2_3_s_fu_3193_p2) - $signed(p_Val2_5_s_fu_3200_p2));

assign p_Val2_s_fu_525_p2 = ($signed(z0_re_V_cast_reg_3613) + $signed(p_Val2_9_fu_521_p2));

assign r_V_1_10_fu_2381_p2 = ($signed(tmp_13_10_fu_2378_p1) + $signed(tmp_12_10_fu_2375_p1));

assign r_V_1_11_fu_2399_p2 = ($signed(tmp_13_11_fu_2396_p1) + $signed(tmp_12_11_fu_2393_p1));

assign r_V_1_12_fu_2417_p2 = ($signed(tmp_13_12_fu_2414_p1) + $signed(tmp_12_12_fu_2411_p1));

assign r_V_1_13_fu_2435_p2 = ($signed(tmp_13_13_fu_2432_p1) + $signed(tmp_12_13_fu_2429_p1));

assign r_V_1_14_fu_2453_p2 = ($signed(tmp_13_14_fu_2450_p1) + $signed(tmp_12_14_fu_2447_p1));

assign r_V_1_15_fu_2471_p2 = ($signed(tmp_13_15_fu_2468_p1) + $signed(tmp_12_15_fu_2465_p1));

assign r_V_1_16_fu_2489_p2 = ($signed(tmp_13_16_fu_2486_p1) + $signed(tmp_12_16_fu_2483_p1));

assign r_V_1_17_fu_2507_p2 = ($signed(tmp_13_17_fu_2504_p1) + $signed(tmp_12_17_fu_2501_p1));

assign r_V_1_18_fu_2525_p2 = ($signed(tmp_13_18_fu_2522_p1) + $signed(tmp_12_18_fu_2519_p1));

assign r_V_1_19_fu_2543_p2 = ($signed(tmp_13_19_fu_2540_p1) + $signed(tmp_12_19_fu_2537_p1));

assign r_V_1_1_fu_2201_p2 = ($signed(tmp_13_1_fu_2198_p1) + $signed(tmp_12_1_fu_2195_p1));

assign r_V_1_20_fu_2561_p2 = ($signed(tmp_13_20_fu_2558_p1) + $signed(tmp_12_20_fu_2555_p1));

assign r_V_1_21_fu_2579_p2 = ($signed(tmp_13_21_fu_2576_p1) + $signed(tmp_12_21_fu_2573_p1));

assign r_V_1_22_fu_2597_p2 = ($signed(tmp_13_22_fu_2594_p1) + $signed(tmp_12_22_fu_2591_p1));

assign r_V_1_23_fu_2615_p2 = ($signed(tmp_13_23_fu_2612_p1) + $signed(tmp_12_23_fu_2609_p1));

assign r_V_1_24_fu_2633_p2 = ($signed(tmp_13_24_fu_2630_p1) + $signed(tmp_12_24_fu_2627_p1));

assign r_V_1_25_fu_2651_p2 = ($signed(tmp_13_25_fu_2648_p1) + $signed(tmp_12_25_fu_2645_p1));

assign r_V_1_26_fu_2669_p2 = ($signed(tmp_13_26_fu_2666_p1) + $signed(tmp_12_26_fu_2663_p1));

assign r_V_1_27_fu_2687_p2 = ($signed(tmp_13_27_fu_2684_p1) + $signed(tmp_12_27_fu_2681_p1));

assign r_V_1_28_fu_2705_p2 = ($signed(tmp_13_28_fu_2702_p1) + $signed(tmp_12_28_fu_2699_p1));

assign r_V_1_2_fu_2219_p2 = ($signed(tmp_13_2_fu_2216_p1) + $signed(tmp_12_2_fu_2213_p1));

assign r_V_1_3_fu_2237_p2 = ($signed(tmp_13_3_fu_2234_p1) + $signed(tmp_12_3_fu_2231_p1));

assign r_V_1_4_fu_2255_p2 = ($signed(tmp_13_4_fu_2252_p1) + $signed(tmp_12_4_fu_2249_p1));

assign r_V_1_5_fu_2273_p2 = ($signed(tmp_13_5_fu_2270_p1) + $signed(tmp_12_5_fu_2267_p1));

assign r_V_1_6_fu_2291_p2 = ($signed(tmp_13_6_fu_2288_p1) + $signed(tmp_12_6_fu_2285_p1));

assign r_V_1_7_fu_2309_p2 = ($signed(tmp_13_7_fu_2306_p1) + $signed(tmp_12_7_fu_2303_p1));

assign r_V_1_8_fu_2327_p2 = ($signed(tmp_13_8_fu_2324_p1) + $signed(tmp_12_8_fu_2321_p1));

assign r_V_1_9_fu_2345_p2 = ($signed(tmp_13_9_fu_2342_p1) + $signed(tmp_12_9_fu_2339_p1));

assign r_V_1_fu_530_p2 = ($signed(tmp_s_fu_518_p1) + $signed(tmp_2_fu_515_p1));

assign r_V_1_s_fu_2363_p2 = ($signed(tmp_13_s_fu_2360_p1) + $signed(tmp_12_s_fu_2357_p1));

assign tmp_12_10_fu_2375_p1 = p_Val2_3_10_reg_3930;

assign tmp_12_11_fu_2393_p1 = p_Val2_3_11_reg_3940;

assign tmp_12_12_fu_2411_p1 = p_Val2_3_12_reg_3950;

assign tmp_12_13_fu_2429_p1 = p_Val2_3_13_reg_3960;

assign tmp_12_14_fu_2447_p1 = p_Val2_3_14_reg_3970;

assign tmp_12_15_fu_2465_p1 = p_Val2_3_15_reg_3980;

assign tmp_12_16_fu_2483_p1 = p_Val2_3_16_reg_3990;

assign tmp_12_17_fu_2501_p1 = p_Val2_3_17_reg_4000;

assign tmp_12_18_fu_2519_p1 = p_Val2_3_18_reg_4010;

assign tmp_12_19_fu_2537_p1 = p_Val2_3_19_reg_4020;

assign tmp_12_1_fu_2195_p1 = p_Val2_3_1_reg_3830;

assign tmp_12_20_fu_2555_p1 = p_Val2_3_20_reg_4030;

assign tmp_12_21_fu_2573_p1 = p_Val2_3_21_reg_4040;

assign tmp_12_22_fu_2591_p1 = p_Val2_3_22_reg_4050;

assign tmp_12_23_fu_2609_p1 = p_Val2_3_23_reg_4060;

assign tmp_12_24_fu_2627_p1 = p_Val2_3_24_reg_4070;

assign tmp_12_25_fu_2645_p1 = p_Val2_3_25_reg_4080;

assign tmp_12_26_fu_2663_p1 = p_Val2_3_26_reg_4090;

assign tmp_12_27_fu_2681_p1 = p_Val2_3_27_reg_4100;

assign tmp_12_28_fu_2699_p1 = p_Val2_3_28_reg_4110;

assign tmp_12_2_fu_2213_p1 = p_Val2_3_2_reg_3840;

assign tmp_12_3_fu_2231_p1 = p_Val2_3_3_reg_3850;

assign tmp_12_4_fu_2249_p1 = p_Val2_3_4_reg_3860;

assign tmp_12_5_fu_2267_p1 = p_Val2_3_5_reg_3870;

assign tmp_12_6_fu_2285_p1 = p_Val2_3_6_reg_3880;

assign tmp_12_7_fu_2303_p1 = p_Val2_3_7_reg_3890;

assign tmp_12_8_fu_2321_p1 = p_Val2_3_8_reg_3900;

assign tmp_12_9_fu_2339_p1 = p_Val2_3_9_reg_3910;

assign tmp_12_fu_2720_p2 = (tmp_6_fu_2717_p1 + ap_phi_mux_count_V_phi_fu_174_p4);

assign tmp_12_s_fu_2357_p1 = p_Val2_3_s_reg_3920;

assign tmp_13_10_fu_2378_p1 = p_Val2_5_10_reg_3935;

assign tmp_13_11_fu_2396_p1 = p_Val2_5_11_reg_3945;

assign tmp_13_12_fu_2414_p1 = p_Val2_5_12_reg_3955;

assign tmp_13_13_fu_2432_p1 = p_Val2_5_13_reg_3965;

assign tmp_13_14_fu_2450_p1 = p_Val2_5_14_reg_3975;

assign tmp_13_15_fu_2468_p1 = p_Val2_5_15_reg_3985;

assign tmp_13_16_fu_2486_p1 = p_Val2_5_16_reg_3995;

assign tmp_13_17_fu_2504_p1 = p_Val2_5_17_reg_4005;

assign tmp_13_18_fu_2522_p1 = p_Val2_5_18_reg_4015;

assign tmp_13_19_fu_2540_p1 = p_Val2_5_19_reg_4025;

assign tmp_13_1_fu_2198_p1 = p_Val2_5_1_reg_3835;

assign tmp_13_20_fu_2558_p1 = p_Val2_5_20_reg_4035;

assign tmp_13_21_fu_2576_p1 = p_Val2_5_21_reg_4045;

assign tmp_13_22_fu_2594_p1 = p_Val2_5_22_reg_4055;

assign tmp_13_23_fu_2612_p1 = p_Val2_5_23_reg_4065;

assign tmp_13_24_fu_2630_p1 = p_Val2_5_24_reg_4075;

assign tmp_13_25_fu_2648_p1 = p_Val2_5_25_reg_4085;

assign tmp_13_26_fu_2666_p1 = p_Val2_5_26_reg_4095;

assign tmp_13_27_fu_2684_p1 = p_Val2_5_27_reg_4105;

assign tmp_13_28_fu_2702_p1 = p_Val2_5_28_reg_4115;

assign tmp_13_2_fu_2216_p1 = p_Val2_5_2_reg_3845;

assign tmp_13_3_fu_2234_p1 = p_Val2_5_3_reg_3855;

assign tmp_13_4_fu_2252_p1 = p_Val2_5_4_reg_3865;

assign tmp_13_5_fu_2270_p1 = p_Val2_5_5_reg_3875;

assign tmp_13_6_fu_2288_p1 = p_Val2_5_6_reg_3885;

assign tmp_13_7_fu_2306_p1 = p_Val2_5_7_reg_3895;

assign tmp_13_8_fu_2324_p1 = p_Val2_5_8_reg_3905;

assign tmp_13_9_fu_2342_p1 = p_Val2_5_9_reg_3915;

assign tmp_13_s_fu_2360_p1 = p_Val2_5_s_reg_3925;

assign tmp_17_10_fu_2816_p1 = val_assign_10_reg_4180;

assign tmp_17_11_fu_2825_p1 = val_assign_11_reg_4185;

assign tmp_17_12_fu_2834_p1 = val_assign_12_reg_4190;

assign tmp_17_13_fu_2843_p1 = val_assign_13_reg_4195;

assign tmp_17_14_fu_2852_p1 = val_assign_14_reg_4200;

assign tmp_17_15_fu_2861_p1 = val_assign_15_reg_4205;

assign tmp_17_16_fu_2870_p1 = val_assign_16_reg_4210;

assign tmp_17_17_fu_2879_p1 = val_assign_17_reg_4215;

assign tmp_17_18_fu_2888_p1 = val_assign_18_reg_4220;

assign tmp_17_19_fu_2897_p1 = val_assign_19_reg_4225;

assign tmp_17_1_fu_2726_p1 = val_assign_1_reg_4130;

assign tmp_17_20_fu_2906_p1 = val_assign_20_reg_4230;

assign tmp_17_21_fu_2915_p1 = val_assign_21_reg_4235;

assign tmp_17_22_fu_2924_p1 = val_assign_22_reg_4240;

assign tmp_17_23_fu_2933_p1 = val_assign_23_reg_4245;

assign tmp_17_24_fu_2942_p1 = val_assign_24_reg_4250;

assign tmp_17_25_fu_2951_p1 = val_assign_25_reg_4255;

assign tmp_17_26_fu_2960_p1 = val_assign_26_reg_4260;

assign tmp_17_27_fu_2969_p1 = ap_reg_pp0_iter3_val_assign_27_reg_4265;

assign tmp_17_28_fu_2977_p1 = ap_reg_pp0_iter3_val_assign_28_reg_4270;

assign tmp_17_2_fu_2735_p1 = val_assign_2_reg_4135;

assign tmp_17_3_fu_2744_p1 = val_assign_3_reg_4140;

assign tmp_17_4_fu_2753_p1 = val_assign_4_reg_4145;

assign tmp_17_5_fu_2762_p1 = val_assign_5_reg_4150;

assign tmp_17_6_fu_2771_p1 = val_assign_6_reg_4155;

assign tmp_17_7_fu_2780_p1 = val_assign_7_reg_4160;

assign tmp_17_8_fu_2789_p1 = val_assign_8_reg_4165;

assign tmp_17_9_fu_2798_p1 = val_assign_9_reg_4170;

assign tmp_17_s_fu_2807_p1 = val_assign_s_reg_4175;

assign tmp_18_10_fu_2819_p2 = (tmp_17_10_fu_2816_p1 + tmp_18_s_fu_2810_p2);

assign tmp_18_11_fu_2828_p2 = (tmp_17_11_fu_2825_p1 + tmp_18_10_fu_2819_p2);

assign tmp_18_12_fu_2837_p2 = (tmp_17_12_fu_2834_p1 + tmp_18_11_fu_2828_p2);

assign tmp_18_13_fu_2846_p2 = (tmp_17_13_fu_2843_p1 + tmp_18_12_fu_2837_p2);

assign tmp_18_14_fu_2855_p2 = (tmp_17_14_fu_2852_p1 + tmp_18_13_fu_2846_p2);

assign tmp_18_15_fu_2864_p2 = (tmp_17_15_fu_2861_p1 + tmp_18_14_fu_2855_p2);

assign tmp_18_16_fu_2873_p2 = (tmp_17_16_fu_2870_p1 + tmp_18_15_fu_2864_p2);

assign tmp_18_17_fu_2882_p2 = (tmp_17_17_fu_2879_p1 + tmp_18_16_fu_2873_p2);

assign tmp_18_18_fu_2891_p2 = (tmp_17_18_fu_2888_p1 + tmp_18_17_fu_2882_p2);

assign tmp_18_19_fu_2900_p2 = (tmp_17_19_fu_2897_p1 + tmp_18_18_fu_2891_p2);

assign tmp_18_1_fu_2729_p2 = (tmp_17_1_fu_2726_p1 + tmp_12_fu_2720_p2);

assign tmp_18_20_fu_2909_p2 = (tmp_17_20_fu_2906_p1 + tmp_18_19_fu_2900_p2);

assign tmp_18_21_fu_2918_p2 = (tmp_17_21_fu_2915_p1 + tmp_18_20_fu_2909_p2);

assign tmp_18_22_fu_2927_p2 = (tmp_17_22_fu_2924_p1 + tmp_18_21_fu_2918_p2);

assign tmp_18_23_fu_2936_p2 = (tmp_17_23_fu_2933_p1 + tmp_18_22_fu_2927_p2);

assign tmp_18_24_fu_2945_p2 = (tmp_17_24_fu_2942_p1 + tmp_18_23_fu_2936_p2);

assign tmp_18_25_fu_2954_p2 = (tmp_17_25_fu_2951_p1 + tmp_18_24_fu_2945_p2);

assign tmp_18_26_fu_2963_p2 = (tmp_17_26_fu_2960_p1 + tmp_18_25_fu_2954_p2);

assign tmp_18_27_fu_2972_p2 = (tmp_17_27_fu_2969_p1 + tmp_18_26_reg_4410);

assign tmp_18_28_fu_2980_p2 = (tmp_17_28_fu_2977_p1 + tmp_18_27_fu_2972_p2);

assign tmp_18_2_fu_2738_p2 = (tmp_17_2_fu_2735_p1 + tmp_18_1_fu_2729_p2);

assign tmp_18_3_fu_2747_p2 = (tmp_17_3_fu_2744_p1 + tmp_18_2_fu_2738_p2);

assign tmp_18_4_fu_2756_p2 = (tmp_17_4_fu_2753_p1 + tmp_18_3_fu_2747_p2);

assign tmp_18_5_fu_2765_p2 = (tmp_17_5_fu_2762_p1 + tmp_18_4_fu_2756_p2);

assign tmp_18_6_fu_2774_p2 = (tmp_17_6_fu_2771_p1 + tmp_18_5_fu_2765_p2);

assign tmp_18_7_fu_2783_p2 = (tmp_17_7_fu_2780_p1 + tmp_18_6_fu_2774_p2);

assign tmp_18_8_fu_2792_p2 = (tmp_17_8_fu_2789_p1 + tmp_18_7_fu_2783_p2);

assign tmp_18_9_fu_2801_p2 = (tmp_17_9_fu_2798_p1 + tmp_18_8_fu_2792_p2);

assign tmp_18_s_fu_2810_p2 = (tmp_17_s_fu_2807_p1 + tmp_18_9_fu_2801_p2);

assign tmp_19_1_fu_497_p2 = (t_V_reg_159 + 8'd30);

assign tmp_19_s_fu_317_p2 = (t_V_reg_159 | 8'd1);

assign tmp_2_fu_515_p1 = p_Val2_3_reg_3687;

assign tmp_6_fu_2717_p1 = ap_reg_pp0_iter2_val_assign_reg_3825;

assign tmp_7_10_fu_1112_p4 = {{p_Val2_11_s_fu_1107_p2[33:16]}};

assign tmp_7_11_fu_1169_p4 = {{p_Val2_11_10_fu_1164_p2[33:16]}};

assign tmp_7_12_fu_1226_p4 = {{p_Val2_11_11_fu_1221_p2[33:16]}};

assign tmp_7_13_fu_1283_p4 = {{p_Val2_11_12_fu_1278_p2[33:16]}};

assign tmp_7_14_fu_1340_p4 = {{p_Val2_11_13_fu_1335_p2[33:16]}};

assign tmp_7_15_fu_1397_p4 = {{p_Val2_11_14_fu_1392_p2[33:16]}};

assign tmp_7_16_fu_1454_p4 = {{p_Val2_11_15_fu_1449_p2[33:16]}};

assign tmp_7_17_fu_1511_p4 = {{p_Val2_11_16_fu_1506_p2[33:16]}};

assign tmp_7_18_fu_1568_p4 = {{p_Val2_11_17_fu_1563_p2[33:16]}};

assign tmp_7_19_fu_1625_p4 = {{p_Val2_11_18_fu_1620_p2[33:16]}};

assign tmp_7_1_fu_542_p4 = {{p_Val2_s_fu_525_p2[33:16]}};

assign tmp_7_20_fu_1682_p4 = {{p_Val2_11_19_fu_1677_p2[33:16]}};

assign tmp_7_21_fu_1739_p4 = {{p_Val2_11_20_fu_1734_p2[33:16]}};

assign tmp_7_22_fu_1796_p4 = {{p_Val2_11_21_fu_1791_p2[33:16]}};

assign tmp_7_23_fu_1853_p4 = {{p_Val2_11_22_fu_1848_p2[33:16]}};

assign tmp_7_24_fu_1910_p4 = {{p_Val2_11_23_fu_1905_p2[33:16]}};

assign tmp_7_25_fu_1967_p4 = {{p_Val2_11_24_fu_1962_p2[33:16]}};

assign tmp_7_26_fu_2024_p4 = {{p_Val2_11_25_fu_2019_p2[33:16]}};

assign tmp_7_27_fu_2081_p4 = {{p_Val2_11_26_fu_2076_p2[33:16]}};

assign tmp_7_28_fu_2138_p4 = {{p_Val2_11_27_fu_2133_p2[33:16]}};

assign tmp_7_2_fu_599_p4 = {{p_Val2_11_1_fu_594_p2[33:16]}};

assign tmp_7_3_fu_656_p4 = {{p_Val2_11_2_fu_651_p2[33:16]}};

assign tmp_7_4_fu_713_p4 = {{p_Val2_11_3_fu_708_p2[33:16]}};

assign tmp_7_5_fu_770_p4 = {{p_Val2_11_4_fu_765_p2[33:16]}};

assign tmp_7_6_fu_827_p4 = {{p_Val2_11_5_fu_822_p2[33:16]}};

assign tmp_7_7_fu_884_p4 = {{p_Val2_11_6_fu_879_p2[33:16]}};

assign tmp_7_8_fu_941_p4 = {{p_Val2_11_7_fu_936_p2[33:16]}};

assign tmp_7_9_fu_998_p4 = {{p_Val2_11_8_fu_993_p2[33:16]}};

assign tmp_7_fu_281_p4 = {{ap_phi_mux_z_re_V_phi_fu_153_p4[33:16]}};

assign tmp_7_s_fu_1055_p4 = {{p_Val2_11_9_fu_1050_p2[33:16]}};

assign tmp_8_10_fu_1126_p4 = {{p_Val2_8_s_fu_1098_p2[33:16]}};

assign tmp_8_11_fu_1183_p4 = {{p_Val2_8_10_fu_1155_p2[33:16]}};

assign tmp_8_12_fu_1240_p4 = {{p_Val2_8_11_fu_1212_p2[33:16]}};

assign tmp_8_13_fu_1297_p4 = {{p_Val2_8_12_fu_1269_p2[33:16]}};

assign tmp_8_14_fu_1354_p4 = {{p_Val2_8_13_fu_1326_p2[33:16]}};

assign tmp_8_15_fu_1411_p4 = {{p_Val2_8_14_fu_1383_p2[33:16]}};

assign tmp_8_16_fu_1468_p4 = {{p_Val2_8_15_fu_1440_p2[33:16]}};

assign tmp_8_17_fu_1525_p4 = {{p_Val2_8_16_fu_1497_p2[33:16]}};

assign tmp_8_18_fu_1582_p4 = {{p_Val2_8_17_fu_1554_p2[33:16]}};

assign tmp_8_19_fu_1639_p4 = {{p_Val2_8_18_fu_1611_p2[33:16]}};

assign tmp_8_1_fu_556_p4 = {{p_Val2_8_fu_510_p2[33:16]}};

assign tmp_8_20_fu_1696_p4 = {{p_Val2_8_19_fu_1668_p2[33:16]}};

assign tmp_8_21_fu_1753_p4 = {{p_Val2_8_20_fu_1725_p2[33:16]}};

assign tmp_8_22_fu_1810_p4 = {{p_Val2_8_21_fu_1782_p2[33:16]}};

assign tmp_8_23_fu_1867_p4 = {{p_Val2_8_22_fu_1839_p2[33:16]}};

assign tmp_8_24_fu_1924_p4 = {{p_Val2_8_23_fu_1896_p2[33:16]}};

assign tmp_8_25_fu_1981_p4 = {{p_Val2_8_24_fu_1953_p2[33:16]}};

assign tmp_8_26_fu_2038_p4 = {{p_Val2_8_25_fu_2010_p2[33:16]}};

assign tmp_8_27_fu_2095_p4 = {{p_Val2_8_26_fu_2067_p2[33:16]}};

assign tmp_8_28_fu_2152_p4 = {{p_Val2_8_27_fu_2124_p2[33:16]}};

assign tmp_8_2_fu_613_p4 = {{p_Val2_8_1_fu_585_p2[33:16]}};

assign tmp_8_3_fu_670_p4 = {{p_Val2_8_2_fu_642_p2[33:16]}};

assign tmp_8_4_fu_727_p4 = {{p_Val2_8_3_fu_699_p2[33:16]}};

assign tmp_8_5_fu_784_p4 = {{p_Val2_8_4_fu_756_p2[33:16]}};

assign tmp_8_6_fu_841_p4 = {{p_Val2_8_5_fu_813_p2[33:16]}};

assign tmp_8_7_fu_898_p4 = {{p_Val2_8_6_fu_870_p2[33:16]}};

assign tmp_8_8_fu_955_p4 = {{p_Val2_8_7_fu_927_p2[33:16]}};

assign tmp_8_9_fu_1012_p4 = {{p_Val2_8_8_fu_984_p2[33:16]}};

assign tmp_8_fu_295_p4 = {{ap_phi_mux_z_im_V_phi_fu_144_p4[33:16]}};

assign tmp_8_s_fu_1069_p4 = {{p_Val2_8_9_fu_1041_p2[33:16]}};

assign tmp_s_fu_518_p1 = p_Val2_5_reg_3693;

assign val_assign_10_fu_2387_p2 = (($signed(r_V_1_10_fu_2381_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_11_fu_2405_p2 = (($signed(r_V_1_11_fu_2399_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_12_fu_2423_p2 = (($signed(r_V_1_12_fu_2417_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_13_fu_2441_p2 = (($signed(r_V_1_13_fu_2435_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_14_fu_2459_p2 = (($signed(r_V_1_14_fu_2453_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_15_fu_2477_p2 = (($signed(r_V_1_15_fu_2471_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_16_fu_2495_p2 = (($signed(r_V_1_16_fu_2489_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_17_fu_2513_p2 = (($signed(r_V_1_17_fu_2507_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_18_fu_2531_p2 = (($signed(r_V_1_18_fu_2525_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_19_fu_2549_p2 = (($signed(r_V_1_19_fu_2543_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_1_fu_2207_p2 = (($signed(r_V_1_1_fu_2201_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_20_fu_2567_p2 = (($signed(r_V_1_20_fu_2561_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_21_fu_2585_p2 = (($signed(r_V_1_21_fu_2579_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_22_fu_2603_p2 = (($signed(r_V_1_22_fu_2597_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_23_fu_2621_p2 = (($signed(r_V_1_23_fu_2615_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_24_fu_2639_p2 = (($signed(r_V_1_24_fu_2633_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_25_fu_2657_p2 = (($signed(r_V_1_25_fu_2651_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_26_fu_2675_p2 = (($signed(r_V_1_26_fu_2669_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_27_fu_2693_p2 = (($signed(r_V_1_27_fu_2687_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_28_fu_2711_p2 = (($signed(r_V_1_28_fu_2705_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_2_fu_2225_p2 = (($signed(r_V_1_2_fu_2219_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_3_fu_2243_p2 = (($signed(r_V_1_3_fu_2237_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_4_fu_2261_p2 = (($signed(r_V_1_4_fu_2255_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_5_fu_2279_p2 = (($signed(r_V_1_5_fu_2273_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_6_fu_2297_p2 = (($signed(r_V_1_6_fu_2291_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_7_fu_2315_p2 = (($signed(r_V_1_7_fu_2309_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_8_fu_2333_p2 = (($signed(r_V_1_8_fu_2327_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_9_fu_2351_p2 = (($signed(r_V_1_9_fu_2345_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_fu_536_p2 = (($signed(r_V_1_fu_530_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign val_assign_s_fu_2369_p2 = (($signed(r_V_1_s_fu_2363_p2) < $signed(37'd17179869185)) ? 1'b1 : 1'b0);

assign z0_im_V_cast_fu_271_p1 = $signed(z0_im_V_fu_263_p3);

assign z0_im_V_fu_263_p3 = {{im_V}, {16'd0}};

assign z0_re_V_cast_fu_259_p1 = $signed(z0_re_V_fu_251_p3);

assign z0_re_V_fu_251_p3 = {{re_V}, {16'd0}};

always @ (posedge ap_clk) begin
    z_im_V_reg_141[0] <= 1'b0;
    z0_re_V_cast_reg_3613[15:0] <= 16'b0000000000000000;
    z0_im_V_cast_reg_3648[15:0] <= 16'b0000000000000000;
end

endmodule //mandel_calc
