{
	"author": ["Wujie Wen", "Yaojun Zhang", "Mengjie Mao", "Yiran Chen"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2014",
	"dblpkey": "conf/dac/WenZMC14",
	"doi": "10.1145/2593069.2593220",
	"ee": "http://doi.acm.org/10.1145/2593069.2593220",
	"pages": "35:1-35:6",
	"publisher": "ACM",
	"stemmed": ["state", "restrict", "mlc", "stt", "ram", "design", "for", "high", "reliabl", "high", "perform", "memori", "system"],
	"tag": ["design", "memory management", "strict"],
	"title": "State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2014
}