// Seed: 4241018388
module module_0 (
    output tri0 id_0
);
  logic id_2;
  ;
  assign id_0 = id_2;
  logic id_3;
  localparam id_4 = "";
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input tri1 id_2
    , id_14,
    input tri id_3,
    input wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    inout supply1 id_7,
    output logic id_8,
    input uwire id_9,
    input wire id_10,
    input uwire id_11,
    output uwire id_12
);
  assign id_12 = -1;
  id_15 :
  assert property (@(posedge id_10 or negedge -1) 1'h0) @(posedge (!id_10)) id_8 = 1'd0;
  parameter id_16 = 1;
  id_17(
      1, id_6, -1, id_16
  );
  module_0 modCall_1 (id_7);
  assign modCall_1.id_0 = 0;
  logic id_18;
  ;
  assign id_12 = 1;
  wire id_19;
endmodule
