// Seed: 3146098433
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    output id_6
);
  logic id_7;
  assign id_2 = id_0 ? id_1 : 1;
  logic id_8 = 1;
  assign id_8 = (id_4) === 1'h0;
  assign id_8 = id_4;
  logic id_9;
  assign id_9 = 1;
endmodule
