INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/Documents/Zynq/spi_fpga/spi_fpga.srcs/sources_1/imports/SPI/shiftregister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/Documents/Zynq/spi_fpga/spi_fpga.srcs/sources_1/imports/SPI/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/Documents/Zynq/spi_fpga/spi_fpga.srcs/sources_1/imports/SPI/inputconditioner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputconditioner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/Documents/Zynq/spi_fpga/spi_fpga.srcs/sources_1/imports/SPI/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/Documents/Zynq/spi_fpga/spi_fpga.srcs/sources_1/imports/SPI/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/Documents/Zynq/spi_fpga/spi_fpga.srcs/sources_1/imports/SPI/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/Documents/Zynq/spi_fpga/spi_fpga.srcs/sources_1/imports/SPI/addresslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addresslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/Documents/Zynq/spi_fpga/spi_fpga.srcs/sources_1/imports/SPI/spiMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/Documents/Zynq/spi_fpga/spi_fpga.srcs/sources_1/imports/SPI/mp2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/Documents/Zynq/spi_fpga/spi_fpga.srcs/sim_1/imports/SPI/mp2_tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mp2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/Documents/Zynq/spi_fpga/spi_fpga.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
