// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="lbus_fifo_write,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu19eg-ffvc1760-2-i,HLS_INPUT_CLOCK=3.103000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.942250,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1503,HLS_SYN_LUT=1142,HLS_VERSION=2019_1}" *)

module lbus_fifo_write (
        ap_clk,
        ap_rst,
        lbus_0_data_V,
        lbus_1_data_V,
        lbus_2_data_V,
        lbus_3_data_V,
        lbus_0_ena_V,
        lbus_1_ena_V,
        lbus_2_ena_V,
        lbus_3_ena_V,
        lbus_0_sop_V,
        lbus_1_sop_V,
        lbus_2_sop_V,
        lbus_3_sop_V,
        lbus_0_eop_V,
        lbus_1_eop_V,
        lbus_2_eop_V,
        lbus_3_eop_V,
        lbus_0_err_V,
        lbus_1_err_V,
        lbus_2_err_V,
        lbus_3_err_V,
        lbus_0_mty_V,
        lbus_1_mty_V,
        lbus_2_mty_V,
        lbus_3_mty_V,
        lbus_fifo,
        lbus_fifo_we_V,
        lbus_fifo_pkt_end,
        lbus_fifo_pkt_end_we_V,
        error_V
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input  [127:0] lbus_0_data_V;
input  [127:0] lbus_1_data_V;
input  [127:0] lbus_2_data_V;
input  [127:0] lbus_3_data_V;
input  [0:0] lbus_0_ena_V;
input  [0:0] lbus_1_ena_V;
input  [0:0] lbus_2_ena_V;
input  [0:0] lbus_3_ena_V;
input  [0:0] lbus_0_sop_V;
input  [0:0] lbus_1_sop_V;
input  [0:0] lbus_2_sop_V;
input  [0:0] lbus_3_sop_V;
input  [0:0] lbus_0_eop_V;
input  [0:0] lbus_1_eop_V;
input  [0:0] lbus_2_eop_V;
input  [0:0] lbus_3_eop_V;
input  [0:0] lbus_0_err_V;
input  [0:0] lbus_1_err_V;
input  [0:0] lbus_2_err_V;
input  [0:0] lbus_3_err_V;
input  [3:0] lbus_0_mty_V;
input  [3:0] lbus_1_mty_V;
input  [3:0] lbus_2_mty_V;
input  [3:0] lbus_3_mty_V;
output  [543:0] lbus_fifo;
output  [0:0] lbus_fifo_we_V;
output  [407:0] lbus_fifo_pkt_end;
output  [0:0] lbus_fifo_pkt_end_we_V;
output  [0:0] error_V;

reg   [0:0] fifo_write_V;
reg   [127:0] lbus_output_reg0_dat;
reg   [0:0] lbus_output_reg0_ena;
reg   [0:0] lbus_output_reg0_sop;
reg   [0:0] lbus_output_reg0_eop;
reg   [0:0] lbus_output_reg0_err;
reg   [3:0] lbus_output_reg0_mty;
reg   [127:0] lbus_output_reg1_dat;
reg   [0:0] lbus_output_reg1_ena;
reg   [0:0] lbus_output_reg1_sop;
reg   [0:0] lbus_output_reg1_eop;
reg   [0:0] lbus_output_reg1_err;
reg   [3:0] lbus_output_reg1_mty;
reg   [127:0] lbus_output_reg2_dat;
reg   [0:0] lbus_output_reg2_ena;
reg   [0:0] lbus_output_reg2_sop;
reg   [0:0] lbus_output_reg2_eop;
reg   [0:0] lbus_output_reg2_err;
reg   [3:0] lbus_output_reg2_mty;
reg   [127:0] lbus_output_reg3_dat;
reg   [0:0] lbus_output_reg3_ena;
reg   [0:0] lbus_output_reg3_sop;
reg   [0:0] lbus_output_reg3_eop;
reg   [0:0] lbus_output_reg3_err;
reg   [3:0] lbus_output_reg3_mty;
reg   [127:0] lbus_endpkt_reg0_dat;
reg   [0:0] lbus_endpkt_reg0_ena;
reg   [0:0] lbus_endpkt_reg0_sop;
reg   [0:0] lbus_endpkt_reg0_eop;
reg   [0:0] lbus_endpkt_reg0_err;
reg   [3:0] lbus_endpkt_reg0_mty;
reg   [127:0] lbus_endpkt_reg1_dat;
reg   [0:0] lbus_endpkt_reg1_ena;
reg   [0:0] lbus_endpkt_reg1_sop;
reg   [0:0] lbus_endpkt_reg1_eop;
reg   [0:0] lbus_endpkt_reg1_err;
reg   [3:0] lbus_endpkt_reg1_mty;
reg   [127:0] lbus_endpkt_reg2_dat;
reg   [0:0] lbus_endpkt_reg2_ena;
reg   [0:0] lbus_endpkt_reg2_sop;
reg   [0:0] lbus_endpkt_reg2_eop;
reg   [0:0] lbus_endpkt_reg2_err;
reg   [3:0] lbus_endpkt_reg2_mty;
reg   [0:0] lbus_input_reg0_ena_s;
reg   [0:0] input_reg_eop_zero_V;
reg   [127:0] lbus_input_reg1_data;
reg   [0:0] lbus_input_reg1_ena_s;
reg   [0:0] lbus_input_reg1_sop_s;
reg   [0:0] lbus_input_reg1_eop_s;
reg   [0:0] lbus_input_reg1_err_s;
reg   [3:0] lbus_input_reg1_mty_s;
reg   [127:0] lbus_input_reg2_data;
reg   [0:0] lbus_input_reg2_ena_s;
reg   [0:0] lbus_input_reg2_sop_s;
reg   [0:0] lbus_input_reg2_eop_s;
reg   [0:0] lbus_input_reg2_err_s;
reg   [3:0] lbus_input_reg2_mty_s;
reg   [127:0] lbus_input_reg3_data;
reg   [0:0] lbus_input_reg3_ena_s;
reg   [0:0] lbus_input_reg3_sop_s;
reg   [0:0] lbus_input_reg3_eop_s;
reg   [0:0] lbus_input_reg3_err_s;
reg   [3:0] lbus_input_reg3_mty_s;
reg   [1:0] start_position_reg_V;
reg   [0:0] outputreg_partial_lo;
reg   [0:0] outputreg_eop_V;
reg   [127:0] lbus_input_reg0_data;
reg   [0:0] lbus_input_reg0_sop_s;
reg   [0:0] lbus_input_reg0_eop_s;
reg   [0:0] lbus_input_reg0_err_s;
reg   [3:0] lbus_input_reg0_mty_s;
reg   [0:0] ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] ret_V_5_fu_992_p2;
wire   [1:0] start_position_reg_V_1_load_fu_1081_p1;
wire   [0:0] lhs_V_5_load_fu_988_p1;
reg   [0:0] ap_phi_mux_storemerge1807_phi_fu_439_p8;
wire   [0:0] ret_V_73_fu_1341_p2;
wire   [0:0] ret_V_29_fu_1353_p2;
wire   [0:0] ret_V_34_fu_1365_p2;
reg   [0:0] ap_phi_mux_storemerge1810_phi_fu_456_p8;
wire   [0:0] ret_V_65_fu_1611_p2;
wire   [0:0] ret_V_28_fu_1635_p2;
wire   [0:0] ret_V_32_fu_1647_p2;
reg   [0:0] ap_phi_mux_storemerge1812_phi_fu_473_p6;
wire   [0:0] ret_V_10_fu_1941_p2;
wire   [0:0] ret_V_24_fu_1993_p2;
wire   [0:0] or_ln191_fu_1107_p2;
wire   [0:0] ret_V_30_fu_1161_p2;
wire   [0:0] ret_V_35_fu_1089_p2;
wire   [0:0] lhs_V_20_read_fu_248_p2;
wire   [0:0] and_ln176_fu_1491_p2;
wire   [0:0] ret_V_38_fu_1851_p2;
wire   [0:0] ret_V_45_fu_2463_p2;
wire   [0:0] ret_V_46_fu_2475_p2;
wire   [0:0] ret_V_47_fu_2481_p2;
wire   [0:0] ret_V_48_fu_2487_p2;
wire   [0:0] ret_V_49_fu_2493_p2;
wire   [0:0] ret_V_36_fu_1323_p2;
wire   [0:0] ret_V_40_fu_1581_p2;
wire   [0:0] ret_V_39_fu_1905_p2;
wire   [0:0] ret_V_50_fu_676_p2;
wire   [0:0] ret_V_51_fu_682_p2;
wire   [0:0] ret_V_52_fu_688_p2;
wire   [0:0] ret_V_53_fu_694_p2;
wire   [0:0] or_ln1356_2_fu_706_p2;
wire   [0:0] or_ln1356_1_fu_700_p2;
wire   [0:0] ret_V_75_fu_1095_p2;
wire   [0:0] or_ln191_1_fu_1101_p2;
wire   [0:0] rhs_V_30_fu_1155_p2;
wire   [0:0] or_ln1355_1_fu_1311_p2;
wire   [0:0] xor_ln1355_1_fu_1317_p2;
wire   [0:0] ret_V_71_fu_1329_p2;
wire   [0:0] ret_V_72_fu_1335_p2;
wire   [0:0] and_ln1355_fu_1347_p2;
wire   [0:0] ret_V_74_fu_1359_p2;
wire   [0:0] or_ln1356_fu_1485_p2;
wire   [0:0] or_ln1355_3_fu_1569_p2;
wire   [0:0] xor_ln1355_3_fu_1575_p2;
wire   [0:0] ret_V_63_fu_1593_p2;
wire   [0:0] ret_V_64_fu_1599_p2;
wire   [0:0] or_ln1356_7_fu_1605_p2;
wire   [0:0] ret_V_62_fu_1587_p2;
wire   [0:0] ret_V_66_fu_1617_p2;
wire   [0:0] ret_V_67_fu_1623_p2;
wire   [0:0] ret_V_68_fu_1629_p2;
wire   [0:0] ret_V_69_fu_1641_p2;
wire   [0:0] or_ln1356_15_fu_1839_p2;
wire   [0:0] ret_V_70_fu_1845_p2;
wire   [0:0] or_ln1355_2_fu_1893_p2;
wire   [0:0] xor_ln1355_2_fu_1899_p2;
wire   [0:0] ret_V_55_fu_1917_p2;
wire   [0:0] ret_V_56_fu_1923_p2;
wire   [0:0] or_ln1356_5_fu_1929_p2;
wire   [0:0] ret_V_54_fu_1911_p2;
wire   [0:0] ret_V_57_fu_1935_p2;
wire   [0:0] rhs_V_23_fu_1947_p2;
wire   [0:0] or_ln1355_fu_1963_p2;
wire   [0:0] xor_ln1355_fu_1969_p2;
wire   [0:0] ret_V_58_fu_1953_p2;
wire   [0:0] ret_V_59_fu_1975_p2;
wire   [0:0] ret_V_60_fu_1981_p2;
wire   [0:0] ret_V_61_fu_1987_p2;
wire   [0:0] ret_V_76_fu_2427_p2;
wire   [0:0] ret_V_77_fu_2433_p2;
wire   [0:0] ret_V_78_fu_2439_p2;
wire   [0:0] ret_V_79_fu_2445_p2;
wire   [0:0] or_ln1356_18_fu_2457_p2;
wire   [0:0] or_ln1356_17_fu_2451_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_condition_210;
reg    ap_condition_824;
reg    ap_condition_828;
reg    ap_condition_422;
reg    ap_condition_425;

// power-on initialization
initial begin
#0 fifo_write_V = 1'd0;
#0 lbus_output_reg0_dat = 128'd0;
#0 lbus_output_reg0_ena = 1'd0;
#0 lbus_output_reg0_sop = 1'd0;
#0 lbus_output_reg0_eop = 1'd0;
#0 lbus_output_reg0_err = 1'd0;
#0 lbus_output_reg0_mty = 4'd0;
#0 lbus_output_reg1_dat = 128'd0;
#0 lbus_output_reg1_ena = 1'd0;
#0 lbus_output_reg1_sop = 1'd0;
#0 lbus_output_reg1_eop = 1'd0;
#0 lbus_output_reg1_err = 1'd0;
#0 lbus_output_reg1_mty = 4'd0;
#0 lbus_output_reg2_dat = 128'd0;
#0 lbus_output_reg2_ena = 1'd0;
#0 lbus_output_reg2_sop = 1'd0;
#0 lbus_output_reg2_eop = 1'd0;
#0 lbus_output_reg2_err = 1'd0;
#0 lbus_output_reg2_mty = 4'd0;
#0 lbus_output_reg3_dat = 128'd0;
#0 lbus_output_reg3_ena = 1'd0;
#0 lbus_output_reg3_sop = 1'd0;
#0 lbus_output_reg3_eop = 1'd0;
#0 lbus_output_reg3_err = 1'd0;
#0 lbus_output_reg3_mty = 4'd0;
#0 lbus_endpkt_reg0_dat = 128'd0;
#0 lbus_endpkt_reg0_ena = 1'd0;
#0 lbus_endpkt_reg0_sop = 1'd0;
#0 lbus_endpkt_reg0_eop = 1'd0;
#0 lbus_endpkt_reg0_err = 1'd0;
#0 lbus_endpkt_reg0_mty = 4'd0;
#0 lbus_endpkt_reg1_dat = 128'd0;
#0 lbus_endpkt_reg1_ena = 1'd0;
#0 lbus_endpkt_reg1_sop = 1'd0;
#0 lbus_endpkt_reg1_eop = 1'd0;
#0 lbus_endpkt_reg1_err = 1'd0;
#0 lbus_endpkt_reg1_mty = 4'd0;
#0 lbus_endpkt_reg2_dat = 128'd0;
#0 lbus_endpkt_reg2_ena = 1'd0;
#0 lbus_endpkt_reg2_sop = 1'd0;
#0 lbus_endpkt_reg2_eop = 1'd0;
#0 lbus_endpkt_reg2_err = 1'd0;
#0 lbus_endpkt_reg2_mty = 4'd0;
#0 lbus_input_reg0_ena_s = 1'd0;
#0 input_reg_eop_zero_V = 1'd0;
#0 lbus_input_reg1_data = 128'd0;
#0 lbus_input_reg1_ena_s = 1'd0;
#0 lbus_input_reg1_sop_s = 1'd0;
#0 lbus_input_reg1_eop_s = 1'd0;
#0 lbus_input_reg1_err_s = 1'd0;
#0 lbus_input_reg1_mty_s = 4'd0;
#0 lbus_input_reg2_data = 128'd0;
#0 lbus_input_reg2_ena_s = 1'd0;
#0 lbus_input_reg2_sop_s = 1'd0;
#0 lbus_input_reg2_eop_s = 1'd0;
#0 lbus_input_reg2_err_s = 1'd0;
#0 lbus_input_reg2_mty_s = 4'd0;
#0 lbus_input_reg3_data = 128'd0;
#0 lbus_input_reg3_ena_s = 1'd0;
#0 lbus_input_reg3_sop_s = 1'd0;
#0 lbus_input_reg3_eop_s = 1'd0;
#0 lbus_input_reg3_err_s = 1'd0;
#0 lbus_input_reg3_mty_s = 4'd0;
#0 start_position_reg_V = 2'd0;
#0 outputreg_partial_lo = 1'd0;
#0 outputreg_eop_V = 1'd0;
#0 lbus_input_reg0_data = 128'd0;
#0 lbus_input_reg0_sop_s = 1'd0;
#0 lbus_input_reg0_eop_s = 1'd0;
#0 lbus_input_reg0_err_s = 1'd0;
#0 lbus_input_reg0_mty_s = 4'd0;
#0 ap_CS_fsm = 1'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        fifo_write_V <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            if (((ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
                fifo_write_V <= ap_phi_mux_storemerge1812_phi_fu_473_p6;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
                fifo_write_V <= ap_phi_mux_storemerge1810_phi_fu_456_p8;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_5_fu_992_p2 == 1'd1))) begin
                fifo_write_V <= ap_phi_mux_storemerge1807_phi_fu_439_p8;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1))) begin
                fifo_write_V <= or_ln191_fu_1107_p2;
            end else if ((ret_V_5_fu_992_p2 == 1'd0)) begin
                fifo_write_V <= 1'd0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_reg_eop_zero_V <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            input_reg_eop_zero_V <= ret_V_45_fu_2463_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg0_dat <= 128'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg0_dat <= lbus_0_data_V;
        end else if (((ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_28_fu_1635_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg0_dat <= lbus_1_data_V;
        end else if (((ret_V_73_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_29_fu_1353_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg0_dat <= lbus_2_data_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((ret_V_28_fu_1635_p2 == 1'd0) & (ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_32_fu_1647_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_65_fu_1611_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_29_fu_1353_p2 == 1'd0) & (ret_V_73_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_34_fu_1365_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_73_fu_1341_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg0_dat <= 128'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg0_ena <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg0_ena <= 1'd1;
        end else if (((ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_28_fu_1635_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg0_ena <= lbus_1_ena_V;
        end else if (((ret_V_73_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_29_fu_1353_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg0_ena <= lbus_2_ena_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((ret_V_28_fu_1635_p2 == 1'd0) & (ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_32_fu_1647_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_65_fu_1611_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_29_fu_1353_p2 == 1'd0) & (ret_V_73_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_34_fu_1365_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_73_fu_1341_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg0_ena <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg0_eop <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg0_eop <= lbus_0_eop_V;
        end else if (((ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_28_fu_1635_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg0_eop <= lbus_1_eop_V;
        end else if (((ret_V_73_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_29_fu_1353_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg0_eop <= lbus_2_eop_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((ret_V_28_fu_1635_p2 == 1'd0) & (ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_32_fu_1647_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_65_fu_1611_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_29_fu_1353_p2 == 1'd0) & (ret_V_73_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_34_fu_1365_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_73_fu_1341_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg0_eop <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg0_err <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg0_err <= lbus_0_err_V;
        end else if (((ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_28_fu_1635_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg0_err <= lbus_1_err_V;
        end else if (((ret_V_73_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_29_fu_1353_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg0_err <= lbus_2_err_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((ret_V_28_fu_1635_p2 == 1'd0) & (ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_32_fu_1647_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_65_fu_1611_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_29_fu_1353_p2 == 1'd0) & (ret_V_73_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_34_fu_1365_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_73_fu_1341_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg0_err <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg0_mty <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg0_mty <= lbus_0_mty_V;
        end else if (((ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_28_fu_1635_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg0_mty <= lbus_1_mty_V;
        end else if (((ret_V_73_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_29_fu_1353_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg0_mty <= lbus_2_mty_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((ret_V_28_fu_1635_p2 == 1'd0) & (ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_32_fu_1647_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_65_fu_1611_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_29_fu_1353_p2 == 1'd0) & (ret_V_73_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_34_fu_1365_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_73_fu_1341_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg0_mty <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg0_sop <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg0_sop <= lbus_0_sop_V;
        end else if (((ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_28_fu_1635_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg0_sop <= lbus_1_sop_V;
        end else if (((ret_V_73_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_29_fu_1353_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg0_sop <= lbus_2_sop_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((ret_V_28_fu_1635_p2 == 1'd0) & (ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_32_fu_1647_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_65_fu_1611_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_29_fu_1353_p2 == 1'd0) & (ret_V_73_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_34_fu_1365_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_73_fu_1341_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg0_sop <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg1_dat <= 128'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg1_dat <= lbus_1_data_V;
        end else if (((ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_28_fu_1635_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg1_dat <= lbus_2_data_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((ret_V_28_fu_1635_p2 == 1'd0) & (ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_32_fu_1647_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_65_fu_1611_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg1_dat <= 128'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg1_ena <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg1_ena <= lbus_1_ena_V;
        end else if (((ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_28_fu_1635_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg1_ena <= lbus_2_ena_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((ret_V_28_fu_1635_p2 == 1'd0) & (ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_32_fu_1647_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_65_fu_1611_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg1_ena <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg1_eop <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg1_eop <= lbus_1_eop_V;
        end else if (((ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_28_fu_1635_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg1_eop <= lbus_2_eop_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((ret_V_28_fu_1635_p2 == 1'd0) & (ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_32_fu_1647_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_65_fu_1611_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg1_eop <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg1_err <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg1_err <= lbus_1_err_V;
        end else if (((ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_28_fu_1635_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg1_err <= lbus_2_err_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((ret_V_28_fu_1635_p2 == 1'd0) & (ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_32_fu_1647_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_65_fu_1611_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg1_err <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg1_mty <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg1_mty <= lbus_1_mty_V;
        end else if (((ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_28_fu_1635_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg1_mty <= lbus_2_mty_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((ret_V_28_fu_1635_p2 == 1'd0) & (ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_32_fu_1647_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_65_fu_1611_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg1_mty <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg1_sop <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg1_sop <= lbus_1_sop_V;
        end else if (((ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_28_fu_1635_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_endpkt_reg1_sop <= lbus_2_sop_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((ret_V_28_fu_1635_p2 == 1'd0) & (ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_32_fu_1647_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_65_fu_1611_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg1_sop <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg2_dat <= 128'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg2_dat <= lbus_2_data_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg2_dat <= 128'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg2_ena <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg2_ena <= lbus_2_ena_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg2_ena <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg2_eop <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg2_eop <= lbus_2_eop_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg2_eop <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg2_err <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg2_err <= lbus_2_err_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg2_err <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg2_mty <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg2_mty <= lbus_2_mty_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg2_mty <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_endpkt_reg2_sop <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_endpkt_reg2_sop <= lbus_2_sop_V;
        end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_endpkt_reg2_sop <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg0_data <= 128'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg0_data <= lbus_0_data_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg0_ena_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg0_ena_s <= lbus_0_ena_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg0_eop_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg0_eop_s <= lbus_0_eop_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg0_err_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg0_err_s <= lbus_0_err_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg0_mty_s <= 4'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg0_mty_s <= lbus_0_mty_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg0_sop_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg0_sop_s <= lbus_0_sop_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg1_data <= 128'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg1_data <= lbus_1_data_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg1_ena_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg1_ena_s <= lbus_1_ena_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg1_eop_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg1_eop_s <= lbus_1_eop_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg1_err_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg1_err_s <= lbus_1_err_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg1_mty_s <= 4'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg1_mty_s <= lbus_1_mty_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg1_sop_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg1_sop_s <= lbus_1_sop_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg2_data <= 128'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg2_data <= lbus_2_data_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg2_ena_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg2_ena_s <= lbus_2_ena_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg2_eop_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg2_eop_s <= lbus_2_eop_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg2_err_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg2_err_s <= lbus_2_err_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg2_mty_s <= 4'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg2_mty_s <= lbus_2_mty_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg2_sop_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg2_sop_s <= lbus_2_sop_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg3_data <= 128'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg3_data <= lbus_3_data_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg3_ena_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg3_ena_s <= lbus_3_ena_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg3_eop_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg3_eop_s <= lbus_3_eop_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg3_err_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg3_err_s <= lbus_3_err_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg3_mty_s <= 4'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg3_mty_s <= lbus_3_mty_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_input_reg3_sop_s <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lbus_input_reg3_sop_s <= lbus_3_sop_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg0_dat <= 128'd0;
    end else begin
        if ((1'b1 == ap_condition_824)) begin
            if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) begin
                lbus_output_reg0_dat <= lbus_input_reg0_data;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd1)) begin
                lbus_output_reg0_dat <= lbus_input_reg1_data;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd2)) begin
                lbus_output_reg0_dat <= lbus_input_reg2_data;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd3)) begin
                lbus_output_reg0_dat <= lbus_input_reg3_data;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg0_ena <= 1'd0;
    end else begin
        if ((1'b1 == ap_condition_824)) begin
            if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) begin
                lbus_output_reg0_ena <= 1'd1;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd1)) begin
                lbus_output_reg0_ena <= lbus_input_reg1_ena_s;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd2)) begin
                lbus_output_reg0_ena <= lbus_input_reg2_ena_s;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd3)) begin
                lbus_output_reg0_ena <= lbus_input_reg3_ena_s;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg0_eop <= 1'd0;
    end else begin
        if ((1'b1 == ap_condition_824)) begin
            if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) begin
                lbus_output_reg0_eop <= lbus_input_reg0_eop_s;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd1)) begin
                lbus_output_reg0_eop <= lbus_input_reg1_eop_s;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd2)) begin
                lbus_output_reg0_eop <= lbus_input_reg2_eop_s;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd3)) begin
                lbus_output_reg0_eop <= lbus_input_reg3_eop_s;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg0_err <= 1'd0;
    end else begin
        if ((1'b1 == ap_condition_824)) begin
            if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) begin
                lbus_output_reg0_err <= lbus_input_reg0_err_s;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd1)) begin
                lbus_output_reg0_err <= lbus_input_reg1_err_s;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd2)) begin
                lbus_output_reg0_err <= lbus_input_reg2_err_s;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd3)) begin
                lbus_output_reg0_err <= lbus_input_reg3_err_s;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg0_mty <= 4'd0;
    end else begin
        if ((1'b1 == ap_condition_824)) begin
            if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) begin
                lbus_output_reg0_mty <= lbus_input_reg0_mty_s;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd1)) begin
                lbus_output_reg0_mty <= lbus_input_reg1_mty_s;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd2)) begin
                lbus_output_reg0_mty <= lbus_input_reg2_mty_s;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd3)) begin
                lbus_output_reg0_mty <= lbus_input_reg3_mty_s;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg0_sop <= 1'd0;
    end else begin
        if ((1'b1 == ap_condition_824)) begin
            if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) begin
                lbus_output_reg0_sop <= lbus_input_reg0_sop_s;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd1)) begin
                lbus_output_reg0_sop <= lbus_input_reg1_sop_s;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd2)) begin
                lbus_output_reg0_sop <= lbus_input_reg2_sop_s;
            end else if ((start_position_reg_V_1_load_fu_1081_p1 == 2'd3)) begin
                lbus_output_reg0_sop <= lbus_input_reg3_sop_s;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg1_dat <= 128'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            if (((lhs_V_5_load_fu_988_p1 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
                lbus_output_reg1_dat <= lbus_input_reg1_data;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_5_load_fu_988_p1 == 1'd1))) begin
                lbus_output_reg1_dat <= lbus_input_reg2_data;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_5_load_fu_988_p1 == 1'd1))) begin
                lbus_output_reg1_dat <= lbus_input_reg3_data;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1))) begin
                lbus_output_reg1_dat <= lbus_0_data_V;
            end else if ((1'b1 == ap_condition_828)) begin
                lbus_output_reg1_dat <= 128'd0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg1_ena <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            if (((lhs_V_5_load_fu_988_p1 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
                lbus_output_reg1_ena <= lbus_input_reg1_ena_s;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_5_load_fu_988_p1 == 1'd1))) begin
                lbus_output_reg1_ena <= lbus_input_reg2_ena_s;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_5_load_fu_988_p1 == 1'd1))) begin
                lbus_output_reg1_ena <= lbus_input_reg3_ena_s;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1))) begin
                lbus_output_reg1_ena <= 1'd1;
            end else if ((1'b1 == ap_condition_828)) begin
                lbus_output_reg1_ena <= 1'd0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg1_eop <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            if (((lhs_V_5_load_fu_988_p1 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
                lbus_output_reg1_eop <= lbus_input_reg1_eop_s;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_5_load_fu_988_p1 == 1'd1))) begin
                lbus_output_reg1_eop <= lbus_input_reg2_eop_s;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_5_load_fu_988_p1 == 1'd1))) begin
                lbus_output_reg1_eop <= lbus_input_reg3_eop_s;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1))) begin
                lbus_output_reg1_eop <= lbus_0_eop_V;
            end else if ((1'b1 == ap_condition_828)) begin
                lbus_output_reg1_eop <= 1'd0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg1_err <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            if (((lhs_V_5_load_fu_988_p1 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
                lbus_output_reg1_err <= lbus_input_reg1_err_s;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_5_load_fu_988_p1 == 1'd1))) begin
                lbus_output_reg1_err <= lbus_input_reg2_err_s;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_5_load_fu_988_p1 == 1'd1))) begin
                lbus_output_reg1_err <= lbus_input_reg3_err_s;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1))) begin
                lbus_output_reg1_err <= lbus_0_err_V;
            end else if ((1'b1 == ap_condition_828)) begin
                lbus_output_reg1_err <= 1'd0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg1_mty <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            if (((lhs_V_5_load_fu_988_p1 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
                lbus_output_reg1_mty <= lbus_input_reg1_mty_s;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_5_load_fu_988_p1 == 1'd1))) begin
                lbus_output_reg1_mty <= lbus_input_reg2_mty_s;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_5_load_fu_988_p1 == 1'd1))) begin
                lbus_output_reg1_mty <= lbus_input_reg3_mty_s;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1))) begin
                lbus_output_reg1_mty <= lbus_0_mty_V;
            end else if ((1'b1 == ap_condition_828)) begin
                lbus_output_reg1_mty <= 4'd0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg1_sop <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            if (((lhs_V_5_load_fu_988_p1 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
                lbus_output_reg1_sop <= lbus_input_reg1_sop_s;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_5_load_fu_988_p1 == 1'd1))) begin
                lbus_output_reg1_sop <= lbus_input_reg2_sop_s;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_5_load_fu_988_p1 == 1'd1))) begin
                lbus_output_reg1_sop <= lbus_input_reg3_sop_s;
            end else if (((start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1))) begin
                lbus_output_reg1_sop <= lbus_0_sop_V;
            end else if ((1'b1 == ap_condition_828)) begin
                lbus_output_reg1_sop <= 1'd0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg2_dat <= 128'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_output_reg2_dat <= lbus_input_reg2_data;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_dat <= lbus_input_reg3_data;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_dat <= lbus_0_data_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_dat <= lbus_1_data_V;
        end else if ((((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (1'd1 == and_ln176_fu_1491_p2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_30_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_35_fu_1089_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_output_reg2_dat <= 128'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg2_ena <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_output_reg2_ena <= lbus_input_reg2_ena_s;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_ena <= lbus_input_reg3_ena_s;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_ena <= 1'd1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_ena <= lbus_1_ena_V;
        end else if ((((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (1'd1 == and_ln176_fu_1491_p2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_30_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_35_fu_1089_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_output_reg2_ena <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg2_eop <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_output_reg2_eop <= lbus_input_reg2_eop_s;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_eop <= lbus_input_reg3_eop_s;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_eop <= lbus_0_eop_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_eop <= lbus_1_eop_V;
        end else if ((((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (1'd1 == and_ln176_fu_1491_p2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_30_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_35_fu_1089_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_output_reg2_eop <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg2_err <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_output_reg2_err <= lbus_input_reg2_err_s;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_err <= lbus_input_reg3_err_s;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_err <= lbus_0_err_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_err <= lbus_1_err_V;
        end else if ((((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (1'd1 == and_ln176_fu_1491_p2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_30_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_35_fu_1089_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_output_reg2_err <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg2_mty <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_output_reg2_mty <= lbus_input_reg2_mty_s;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_mty <= lbus_input_reg3_mty_s;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_mty <= lbus_0_mty_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_mty <= lbus_1_mty_V;
        end else if ((((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (1'd1 == and_ln176_fu_1491_p2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_30_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_35_fu_1089_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_output_reg2_mty <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg2_sop <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_output_reg2_sop <= lbus_input_reg2_sop_s;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_sop <= lbus_input_reg3_sop_s;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_sop <= lbus_0_sop_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg2_sop <= lbus_1_sop_V;
        end else if ((((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (1'd1 == and_ln176_fu_1491_p2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_30_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_35_fu_1089_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_output_reg2_sop <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg3_dat <= 128'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_output_reg3_dat <= lbus_input_reg3_data;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_dat <= lbus_0_data_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_dat <= lbus_1_data_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_dat <= lbus_2_data_V;
        end else if ((((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_38_fu_1851_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (1'd1 == and_ln176_fu_1491_p2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_30_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_35_fu_1089_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_output_reg3_dat <= 128'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg3_ena <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_output_reg3_ena <= lbus_input_reg3_ena_s;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_ena <= 1'd1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_ena <= lbus_1_ena_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_ena <= lbus_2_ena_V;
        end else if ((((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_38_fu_1851_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (1'd1 == and_ln176_fu_1491_p2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_30_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_35_fu_1089_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_output_reg3_ena <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg3_eop <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_output_reg3_eop <= lbus_input_reg3_eop_s;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_eop <= lbus_0_eop_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_eop <= lbus_1_eop_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_eop <= lbus_2_eop_V;
        end else if ((((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_38_fu_1851_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (1'd1 == and_ln176_fu_1491_p2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_30_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_35_fu_1089_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_output_reg3_eop <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg3_err <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_output_reg3_err <= lbus_input_reg3_err_s;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_err <= lbus_0_err_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_err <= lbus_1_err_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_err <= lbus_2_err_V;
        end else if ((((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_38_fu_1851_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (1'd1 == and_ln176_fu_1491_p2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_30_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_35_fu_1089_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_output_reg3_err <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg3_mty <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_output_reg3_mty <= lbus_input_reg3_mty_s;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_mty <= lbus_0_mty_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_mty <= lbus_1_mty_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_mty <= lbus_2_mty_V;
        end else if ((((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_38_fu_1851_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (1'd1 == and_ln176_fu_1491_p2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_30_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_35_fu_1089_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_output_reg3_mty <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lbus_output_reg3_sop <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            lbus_output_reg3_sop <= lbus_input_reg3_sop_s;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_sop <= lbus_0_sop_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_sop <= lbus_1_sop_V;
        end else if (((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_30_fu_1161_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
            lbus_output_reg3_sop <= lbus_2_sop_V;
        end else if ((((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_38_fu_1851_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((lhs_V_20_read_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (1'd1 == and_ln176_fu_1491_p2) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_30_fu_1161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_35_fu_1089_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            lbus_output_reg3_sop <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        outputreg_eop_V <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
            outputreg_eop_V <= input_reg_eop_zero_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        outputreg_partial_lo <= 1'd0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_39_fu_1905_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_40_fu_1581_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_36_fu_1323_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            outputreg_partial_lo <= 1'd1;
        end else if ((((ret_V_39_fu_1905_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_40_fu_1581_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_36_fu_1323_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (lhs_V_20_read_fu_248_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
            outputreg_partial_lo <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_position_reg_V <= 2'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            if ((ret_V_46_fu_2475_p2 == 1'd1)) begin
                start_position_reg_V <= 2'd0;
            end else if (((ret_V_46_fu_2475_p2 == 1'd0) & (ret_V_47_fu_2481_p2 == 1'd1))) begin
                start_position_reg_V <= 2'd1;
            end else if ((1'b1 == ap_condition_425)) begin
                start_position_reg_V <= 2'd2;
            end else if ((1'b1 == ap_condition_422)) begin
                start_position_reg_V <= 2'd3;
            end
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_210)) begin
        if ((lhs_V_5_load_fu_988_p1 == 1'd0)) begin
            ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4 = lbus_output_reg0_eop;
        end else if ((lhs_V_5_load_fu_988_p1 == 1'd1)) begin
            ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4 = lbus_input_reg3_eop_s;
        end else begin
            ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4 = 'bx;
    end
end

always @ (*) begin
    if (((ret_V_34_fu_1365_p2 == 1'd0) & (ret_V_29_fu_1353_p2 == 1'd0) & (ret_V_73_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_5_fu_992_p2 == 1'd1))) begin
        ap_phi_mux_storemerge1807_phi_fu_439_p8 = 1'd0;
    end else if ((((ret_V_29_fu_1353_p2 == 1'd0) & (ret_V_73_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_34_fu_1365_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_73_fu_1341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_29_fu_1353_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd2) & (ret_V_73_fu_1341_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
        ap_phi_mux_storemerge1807_phi_fu_439_p8 = 1'd1;
    end else begin
        ap_phi_mux_storemerge1807_phi_fu_439_p8 = 'bx;
    end
end

always @ (*) begin
    if (((ret_V_32_fu_1647_p2 == 1'd0) & (ret_V_28_fu_1635_p2 == 1'd0) & (ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_5_fu_992_p2 == 1'd1))) begin
        ap_phi_mux_storemerge1810_phi_fu_456_p8 = 1'd0;
    end else if ((((ret_V_28_fu_1635_p2 == 1'd0) & (ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_32_fu_1647_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((ret_V_65_fu_1611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_28_fu_1635_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd1) & (ret_V_65_fu_1611_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1)))) begin
        ap_phi_mux_storemerge1810_phi_fu_456_p8 = 1'd1;
    end else begin
        ap_phi_mux_storemerge1810_phi_fu_456_p8 = 'bx;
    end
end

always @ (*) begin
    if (((ret_V_24_fu_1993_p2 == 1'd0) & (ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0))) begin
        ap_phi_mux_storemerge1812_phi_fu_473_p6 = 1'd0;
    end else if ((((ret_V_10_fu_1941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ret_V_24_fu_1993_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)) | ((1'b1 == ap_CS_fsm_state1) & (ret_V_10_fu_1941_p2 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd0)))) begin
        ap_phi_mux_storemerge1812_phi_fu_473_p6 = 1'd1;
    end else begin
        ap_phi_mux_storemerge1812_phi_fu_473_p6 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln1355_fu_1347_p2 = (lbus_3_sop_V & lbus_0_ena_V);

assign and_ln176_fu_1491_p2 = (or_ln1356_fu_1485_p2 & lbus_input_reg0_ena_s);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_condition_210 = ((1'b1 == ap_CS_fsm_state1) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_5_fu_992_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_422 = ((ret_V_48_fu_2487_p2 == 1'd0) & (ret_V_47_fu_2481_p2 == 1'd0) & (ret_V_46_fu_2475_p2 == 1'd0) & (ret_V_49_fu_2493_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_425 = ((ret_V_47_fu_2481_p2 == 1'd0) & (ret_V_46_fu_2475_p2 == 1'd0) & (ret_V_48_fu_2487_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_824 = ((1'b1 == ap_CS_fsm_state1) & (lhs_V_5_load_fu_988_p1 == 1'd1) & (ret_V_5_fu_992_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_828 = ((ret_V_30_fu_1161_p2 == 1'd0) & (start_position_reg_V_1_load_fu_1081_p1 == 2'd3) & (ret_V_35_fu_1089_p2 == 1'd1));
end

assign error_V = (or_ln1356_2_fu_706_p2 | or_ln1356_1_fu_700_p2);

assign lbus_fifo = {{{{{{{{{{{{{{{{{{{{{{{{lbus_output_reg3_mty}, {lbus_output_reg3_err}}, {lbus_output_reg3_eop}}, {lbus_output_reg3_sop}}, {lbus_output_reg3_ena}}, {lbus_output_reg3_dat}}, {lbus_output_reg2_mty}}, {lbus_output_reg2_err}}, {lbus_output_reg2_eop}}, {lbus_output_reg2_sop}}, {lbus_output_reg2_ena}}, {lbus_output_reg2_dat}}, {lbus_output_reg1_mty}}, {lbus_output_reg1_err}}, {lbus_output_reg1_eop}}, {lbus_output_reg1_sop}}, {lbus_output_reg1_ena}}, {lbus_output_reg1_dat}}, {lbus_output_reg0_mty}}, {lbus_output_reg0_err}}, {lbus_output_reg0_eop}}, {lbus_output_reg0_sop}}, {lbus_output_reg0_ena}}, {lbus_output_reg0_dat}};

assign lbus_fifo_pkt_end = {{{{{{{{{{{{{{{{{{lbus_endpkt_reg2_mty}, {lbus_endpkt_reg2_err}}, {lbus_endpkt_reg2_eop}}, {lbus_endpkt_reg2_sop}}, {lbus_endpkt_reg2_ena}}, {lbus_endpkt_reg2_dat}}, {lbus_endpkt_reg1_mty}}, {lbus_endpkt_reg1_err}}, {lbus_endpkt_reg1_eop}}, {lbus_endpkt_reg1_sop}}, {lbus_endpkt_reg1_ena}}, {lbus_endpkt_reg1_dat}}, {lbus_endpkt_reg0_mty}}, {lbus_endpkt_reg0_err}}, {lbus_endpkt_reg0_eop}}, {lbus_endpkt_reg0_sop}}, {lbus_endpkt_reg0_ena}}, {lbus_endpkt_reg0_dat}};

assign lbus_fifo_pkt_end_we_V = fifo_write_V;

assign lbus_fifo_we_V = fifo_write_V;

assign lhs_V_20_read_fu_248_p2 = lbus_0_ena_V;

assign lhs_V_5_load_fu_988_p1 = lbus_input_reg0_ena_s;

assign or_ln1355_1_fu_1311_p2 = (ret_V_35_fu_1089_p2 | lbus_0_ena_V);

assign or_ln1355_2_fu_1893_p2 = (ret_V_65_fu_1611_p2 | lbus_0_ena_V);

assign or_ln1355_3_fu_1569_p2 = (ret_V_73_fu_1341_p2 | lbus_0_ena_V);

assign or_ln1355_fu_1963_p2 = (outputreg_eop_V | lbus_input_reg0_ena_s);

assign or_ln1356_15_fu_1839_p2 = (lbus_input_reg3_eop_s | lbus_input_reg2_eop_s);

assign or_ln1356_17_fu_2451_p2 = (ret_V_77_fu_2433_p2 | ret_V_76_fu_2427_p2);

assign or_ln1356_18_fu_2457_p2 = (ret_V_79_fu_2445_p2 | ret_V_78_fu_2439_p2);

assign or_ln1356_1_fu_700_p2 = (ret_V_51_fu_682_p2 | ret_V_50_fu_676_p2);

assign or_ln1356_2_fu_706_p2 = (ret_V_53_fu_694_p2 | ret_V_52_fu_688_p2);

assign or_ln1356_5_fu_1929_p2 = (ret_V_56_fu_1923_p2 | ret_V_55_fu_1917_p2);

assign or_ln1356_7_fu_1605_p2 = (ret_V_64_fu_1599_p2 | ret_V_63_fu_1593_p2);

assign or_ln1356_fu_1485_p2 = (lbus_input_reg3_eop_s | lbus_input_reg2_eop_s);

assign or_ln191_1_fu_1101_p2 = (ret_V_75_fu_1095_p2 | ret_V_35_fu_1089_p2);

assign or_ln191_fu_1107_p2 = (outputreg_partial_lo | or_ln191_1_fu_1101_p2);

assign ret_V_10_fu_1941_p2 = (ret_V_57_fu_1935_p2 & lbus_0_ena_V);

assign ret_V_24_fu_1993_p2 = (ret_V_61_fu_1987_p2 | input_reg_eop_zero_V);

assign ret_V_28_fu_1635_p2 = (ret_V_68_fu_1629_p2 & lbus_0_ena_V);

assign ret_V_29_fu_1353_p2 = (lbus_3_ena_V & and_ln1355_fu_1347_p2);

assign ret_V_30_fu_1161_p2 = (rhs_V_30_fu_1155_p2 & lbus_0_ena_V);

assign ret_V_32_fu_1647_p2 = (ret_V_69_fu_1641_p2 | outputreg_partial_lo);

assign ret_V_34_fu_1365_p2 = (ret_V_74_fu_1359_p2 | outputreg_partial_lo);

assign ret_V_35_fu_1089_p2 = (lbus_input_reg3_eop_s & lbus_input_reg3_ena_s);

assign ret_V_36_fu_1323_p2 = (xor_ln1355_1_fu_1317_p2 & lbus_input_reg0_ena_s);

assign ret_V_38_fu_1851_p2 = (ret_V_70_fu_1845_p2 & lbus_input_reg0_ena_s);

assign ret_V_39_fu_1905_p2 = (xor_ln1355_2_fu_1899_p2 & lbus_input_reg0_ena_s);

assign ret_V_40_fu_1581_p2 = (xor_ln1355_3_fu_1575_p2 & lbus_input_reg0_ena_s);

assign ret_V_45_fu_2463_p2 = (or_ln1356_18_fu_2457_p2 | or_ln1356_17_fu_2451_p2);

assign ret_V_46_fu_2475_p2 = (lbus_0_sop_V & lbus_0_ena_V);

assign ret_V_47_fu_2481_p2 = (lbus_1_sop_V & lbus_1_ena_V);

assign ret_V_48_fu_2487_p2 = (lbus_2_sop_V & lbus_2_ena_V);

assign ret_V_49_fu_2493_p2 = (lbus_3_sop_V & lbus_3_ena_V);

assign ret_V_50_fu_676_p2 = (lbus_0_err_V & lbus_0_ena_V);

assign ret_V_51_fu_682_p2 = (lbus_1_err_V & lbus_1_ena_V);

assign ret_V_52_fu_688_p2 = (lbus_2_err_V & lbus_2_ena_V);

assign ret_V_53_fu_694_p2 = (lbus_3_err_V & lbus_3_ena_V);

assign ret_V_54_fu_1911_p2 = (lbus_1_sop_V & lbus_1_ena_V);

assign ret_V_55_fu_1917_p2 = (lbus_2_sop_V & lbus_2_ena_V);

assign ret_V_56_fu_1923_p2 = (lbus_3_sop_V & lbus_3_ena_V);

assign ret_V_57_fu_1935_p2 = (ret_V_54_fu_1911_p2 | or_ln1356_5_fu_1929_p2);

assign ret_V_58_fu_1953_p2 = (rhs_V_23_fu_1947_p2 & lbus_input_reg0_ena_s);

assign ret_V_59_fu_1975_p2 = (xor_ln1355_fu_1969_p2 & lbus_output_reg0_ena);

assign ret_V_5_fu_992_p2 = (lbus_input_reg0_ena_s | lbus_0_ena_V);

assign ret_V_60_fu_1981_p2 = (ret_V_59_fu_1975_p2 | ret_V_58_fu_1953_p2);

assign ret_V_61_fu_1987_p2 = (ret_V_60_fu_1981_p2 & lbus_0_ena_V);

assign ret_V_62_fu_1587_p2 = (lbus_input_reg1_eop_s & lbus_input_reg1_ena_s);

assign ret_V_63_fu_1593_p2 = (lbus_input_reg2_eop_s & lbus_input_reg2_ena_s);

assign ret_V_64_fu_1599_p2 = (lbus_input_reg3_eop_s & lbus_input_reg3_ena_s);

assign ret_V_65_fu_1611_p2 = (ret_V_62_fu_1587_p2 | or_ln1356_7_fu_1605_p2);

assign ret_V_66_fu_1617_p2 = (lbus_2_sop_V & lbus_2_ena_V);

assign ret_V_67_fu_1623_p2 = (lbus_3_sop_V & lbus_3_ena_V);

assign ret_V_68_fu_1629_p2 = (ret_V_67_fu_1623_p2 | ret_V_66_fu_1617_p2);

assign ret_V_69_fu_1641_p2 = (lbus_input_reg0_ena_s & lbus_0_ena_V);

assign ret_V_70_fu_1845_p2 = (or_ln1356_15_fu_1839_p2 | lbus_input_reg1_eop_s);

assign ret_V_71_fu_1329_p2 = (lbus_input_reg2_eop_s & lbus_input_reg2_ena_s);

assign ret_V_72_fu_1335_p2 = (lbus_input_reg3_eop_s & lbus_input_reg3_ena_s);

assign ret_V_73_fu_1341_p2 = (ret_V_72_fu_1335_p2 | ret_V_71_fu_1329_p2);

assign ret_V_74_fu_1359_p2 = (lbus_input_reg0_ena_s & lbus_0_ena_V);

assign ret_V_75_fu_1095_p2 = (lbus_input_reg0_ena_s & lbus_0_ena_V);

assign ret_V_76_fu_2427_p2 = (lbus_0_eop_V & lbus_0_ena_V);

assign ret_V_77_fu_2433_p2 = (lbus_1_eop_V & lbus_1_ena_V);

assign ret_V_78_fu_2439_p2 = (lbus_2_eop_V & lbus_2_ena_V);

assign ret_V_79_fu_2445_p2 = (lbus_3_eop_V & lbus_3_ena_V);

assign rhs_V_23_fu_1947_p2 = (input_reg_eop_zero_V ^ 1'd1);

assign rhs_V_30_fu_1155_p2 = (ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4 ^ 1'd1);

assign start_position_reg_V_1_load_fu_1081_p1 = start_position_reg_V;

assign xor_ln1355_1_fu_1317_p2 = (or_ln1355_1_fu_1311_p2 ^ 1'd1);

assign xor_ln1355_2_fu_1899_p2 = (or_ln1355_2_fu_1893_p2 ^ 1'd1);

assign xor_ln1355_3_fu_1575_p2 = (or_ln1355_3_fu_1569_p2 ^ 1'd1);

assign xor_ln1355_fu_1969_p2 = (or_ln1355_fu_1963_p2 ^ 1'd1);

endmodule //lbus_fifo_write
