[
  {
    "owner": "riscv",
    "repo": "riscv-isa-manual",
    "content": "TITLE: Defining Memory Ordering Graph in DOT Language\nDESCRIPTION: This DOT language snippet defines a directed graph 'G' that visually represents memory ordering constraints in a RISC-V system. It defines several nodes representing memory access events (read/write to variables Ry, Wx, Rx, Rt, Wy) and edges that represent dependencies between these events using different colors to denote various relationships such as fences, program order, register file dependencies and address dependencies.  The graph aids in understanding memory consistency models and potential race conditions.\nSOURCE: https://github.com/riscv/riscv-isa-manual/blob/main/src/images/graphviz/litmus_addrpo.txt#_snippet_0\n\nLANGUAGE: DOT\nCODE:\n```\ndigraph G {\n\nsplines=spline;\npad=\"0.000000\";\n\n\n/* the unlocked events */\neiid0 [label=\"a: Ry=1\", shape=\"none\", fontsize=8, pos=\"1.000000,1.125000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid1 [label=\"c: Wx=t\", shape=\"none\", fontsize=8, pos=\"1.000000,0.562500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid2 [label=\"d: Rx=t\", shape=\"none\", fontsize=8, pos=\"2.500000,1.125000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid3 [label=\"e: Rt=v\", shape=\"none\", fontsize=8, pos=\"2.500000,0.562500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid4 [label=\"f: Wy=1\", shape=\"none\", fontsize=8, pos=\"2.500000,0.000000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\n\n/* the intra_causality_data edges */\n\n\n/* the intra_causality_control edges */\n\n/* the poi edges */\n/* the rfmap edges */\n\n\n/* The viewed-before edges */\neiid0 -> eiid1 [label=<<font color=\"darkgreen\">fence</font><font color=\"indigo\">ppo</font>>, color=\"darkgreen:indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid1 -> eiid2 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid3 [label=<<font color=\"indigo\">addr</font><font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid4 [label=<<font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid3 -> eiid4 [label=<<font color=\"black\">po</font>>, color=\"black\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid4 -> eiid0 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\n}\n```\n\n----------------------------------------\n\nTITLE: Define Memory Model Graph using DOT Language\nDESCRIPTION: This snippet defines a directed graph representing the RISC-V memory model using the DOT language.  It specifies nodes representing memory events (reads and writes) and edges representing dependencies (rf, addr, data, fence) between these events. The graph visualizes the allowed orderings of memory operations and helps in understanding memory consistency properties.  The edges represent relationships such as read-from (rf), address dependency (addr), data dependency (data) and program order (ppo).\nSOURCE: https://github.com/riscv/riscv-isa-manual/blob/main/src/images/graphviz/litmus_datarfi.txt#_snippet_0\n\nLANGUAGE: DOT\nCODE:\n```\ndigraph G {\n\nsplines=spline;\npad=\"0.000000\";\n\n\n/* the unlocked events */\neiid0 [label=\"a: Wx=1\", shape=\"none\", fontsize=8, pos=\"1.000000,1.687500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid1 [label=\"c: Wy=1\", shape=\"none\", fontsize=8, pos=\"1.000000,1.125000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid2 [label=\"d: Ry=1\", shape=\"none\", fontsize=8, pos=\"2.500000,2.250000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid3 [label=\"e: Wz=1\", shape=\"none\", fontsize=8, pos=\"2.500000,1.687500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid4 [label=\"f: Rz=1\", shape=\"none\", fontsize=8, pos=\"2.500000,1.125000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid5 [label=\"g: Rx=0\", shape=\"none\", fontsize=8, pos=\"2.500000,0.562500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\n\n/* the intra_causality_data edges */\n\n\n/* the intra_causality_control edges */\n\n/* the poi edges */\n/* the rfmap edges */\n\n\n/* The viewed-before edges */\neiid0 -> eiid1 [label=<<font color=\"darkgreen\">fence</font><font color=\"indigo\">ppo</font>>, color=\"darkgreen:indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid1 -> eiid2 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid3 [label=<<font color=\"indigo\">data</font><font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid4 [label=<<font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid3 -> eiid4 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid4 -> eiid5 [label=<<font color=\"indigo\">addr</font><font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid5 -> eiid0 [label=<<font color=\"#ffa040\">fr</font>>, color=\"#ffa040\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\n}\n```\n\n----------------------------------------\n\nTITLE: DOT Graph Definition for PPOCA Litmus Test\nDESCRIPTION: This code defines a directed graph in DOT language to visualize a PPOCA store buffer forwarding litmus test. It specifies nodes representing memory events (reads and writes), and edges representing dependencies (fence, rf, ctrl, addr, fr). The graph helps understand the allowed execution order and data flow within the litmus test.\nSOURCE: https://github.com/riscv/riscv-isa-manual/blob/main/src/images/graphviz/litmus_ppoca.txt#_snippet_0\n\nLANGUAGE: DOT\nCODE:\n```\ndigraph G {\n\nsplines=spline;\npad=\"0.000000\";\nlabel=\"The PPOCA store buffer forwarding litmus test (outcome permitted).\"\n\n/* the unlocked events */\neiid0 [label=\"a: Wx=1\", shape=\"none\", fontsize=8, pos=\"1.000000,1.687500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid1 [label=\"c: Wy=1\", shape=\"none\", fontsize=8, pos=\"1.000000,1.125000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid2 [label=\"d: Ry=1\", shape=\"none\", fontsize=8, pos=\"2.500000,2.250000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid3 [label=\"e: Wz=1\", shape=\"none\", fontsize=8, pos=\"2.500000,1.687500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid4 [label=\"f: Rz=1\", shape=\"none\", fontsize=8, pos=\"2.500000,1.125000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid5 [label=\"g: Rx=0\", shape=\"none\", fontsize=8, pos=\"2.500000,0.562500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\n\n/* the intra_causality_data edges */\n\n\n/* the intra_causality_control edges */\n\n/* the poi edges */\n/* the rfmap edges */\n\n\n/* The viewed-before edges */\neiid0 -> eiid1 [label=<<font color=\"darkgreen\">fence</font><font color=\"indigo\">ppo</font>>, color=\"darkgreen:indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid1 -> eiid2 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid3 [label=<<font color=\"indigo\">ctrl</font><font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid4 [label=<<font color=\"indigo\">ctrl</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid5 [label=<<font color=\"indigo\">ctrl</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid3 -> eiid4 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid4 -> eiid5 [label=<<font color=\"indigo\">addr</font><font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid5 -> eiid0 [label=<<font color=\"#ffa040\">fr</font>>, color=\"#ffa040\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\n}\n```\n\n----------------------------------------\n\nTITLE: Define Memory Ordering Graph in DOT\nDESCRIPTION: Defines a directed graph illustrating memory ordering. Nodes represent memory events like reads (R) and writes (W) to memory locations (x, y, z). Edges denote relationships such as 'fence ppo' (program order), 'rf' (read from), 'data ppo', 'co ppo' (coherence order), 'addr ppo' (address dependency), and 'fr' (from read). Colors indicate the type of dependency. The graph's purpose is to visualize memory ordering constraints and potential reordering scenarios.\nSOURCE: https://github.com/riscv/riscv-isa-manual/blob/main/src/images/graphviz/litmus_datacoirfi.txt#_snippet_0\n\nLANGUAGE: DOT\nCODE:\n```\ndigraph G {\n\nsplines=spline;\npad=\"0.000000\";\n\n\n/* the unlocked events */\neiid0 [label=\"a: Wx=1\", shape=\"none\", fontsize=8, pos=\"1.000000,2.250000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid1 [label=\"c: Wy=1\", shape=\"none\", fontsize=8, pos=\"1.000000,1.687500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid2 [label=\"d: Ry=1\", shape=\"none\", fontsize=8, pos=\"2.500000,3.093750!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid3 [label=\"e: Wz=1\", shape=\"none\", fontsize=8, pos=\"2.500000,2.531250!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid4 [label=\"f: Wz=1\", shape=\"none\", fontsize=8, pos=\"2.500000,1.968750!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid5 [label=\"g: Rz=1\", shape=\"none\", fontsize=8, pos=\"2.500000,1.406250!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid6 [label=\"h: Rx=0\", shape=\"none\", fontsize=8, pos=\"2.500000,0.843750!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\n\n/* the intra_causality_data edges */\n\n\n/* the intra_causality_control edges */\n\n/* the poi edges */\n/* the rfmap edges */\n\n\n/* The viewed-before edges */\neiid0 -> eiid1 [label=<<font color=\"darkgreen\">fence</font><font color=\"indigo\">ppo</font>>, color=\"darkgreen:indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid1 -> eiid2 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid3 [label=<<font color=\"indigo\">data</font><font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid3 -> eiid4 [label=<<font color=\"blue\">co</font><font color=\"indigo\">ppo</font>>, color=\"bluf:indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid4 -> eiid5 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid5 -> eiid6 [label=<<font color=\"indigo\">addr</font><font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid6 -> eiid0 [label=<<font color=\"#ffa040\">fr</font>>, color=\"#ffa040\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\n}\n```\n\n----------------------------------------\n\nTITLE: Define Graph for RISC-V Litmus Test in DOT\nDESCRIPTION: This code defines a directed graph in the DOT language to visualize the memory consistency behavior of a RISC-V litmus test. It specifies nodes representing memory operations (reads and writes) and edges representing dependencies (data, control, and memory ordering). The visual representation is useful for understanding the possible execution orders and memory consistency effects, considering fences and other memory ordering constraints.\nSOURCE: https://github.com/riscv/riscv-isa-manual/blob/main/src/images/graphviz/litmus_mp_fenceww_fri_rfi_addr.txt#_snippet_0\n\nLANGUAGE: DOT\nCODE:\n```\ndigraph G {\n\nsplines=spline;\npad=\"0.000000\";\nlabel=\"Litmus test MP+fence.w.w+fri-rfi-addr (outcome permitted)\"\n\n/* the unlocked events */\neiid0 [label=\"a: Wx=1\", shape=\"none\", fontsize=8, pos=\"1.000000,1.575000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid1 [label=\"c: Wy=1\", shape=\"none\", fontsize=8, pos=\"1.000000,1.050000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid2 [label=\"d: Ry=1\", shape=\"none\", fontsize=8, pos=\"2.500000,1.575000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid3 [label=\"e: Wy=2\", shape=\"none\", fontsize=8, pos=\"2.500000,1.050000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid4 [label=\"f: Ry=2\", shape=\"none\", fontsize=8, pos=\"2.500000,0.525000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid5 [label=\"i: Rx=0\", shape=\"none\", fontsize=8, pos=\"2.500000,0.000000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\n\n/* the intra_causality_data edges */\n\n\n/* the intra_causality_control edges */\n\n/* the poi edges */\n/* the rfmap edges */\n\n\n/* The viewed-before edges */\neiid0 -> eiid1 [label=<<font color=\"darkgreen\">fence</font><font color=\"indigo\">ppo</font>>, color=\"darkgreen:indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid1 -> eiid2 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid1 -> eiid3 [label=<<font color=\"blue\">co</font>>, color=\"blue\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid3 [label=<<font color=\"#ffa040\">fr</font><font color=\"indigo\">ppo</font>>, color=\"#ffa040:indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid3 -> eiid4 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid4 -> eiid5 [label=<<font color=\"indigo\">addr</font><font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid5 -> eiid0 [label=<<font color=\"#ffa040\">fr</font>>, color=\"#ffa040\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\n}\n\n```\n\n----------------------------------------\n\nTITLE: Define Litmus Test Graph in DOT\nDESCRIPTION: This DOT code defines a directed graph representing a store buffer forwarding litmus test. The nodes represent memory operations (writes and reads) with specific values, and the edges represent dependencies like data forwarding (rf) and memory ordering constraints (fence/ppo).  The fr edges indicate a 'from-read' relationship. The aim is to visualize possible execution paths and outcomes related to memory consistency.\nSOURCE: https://github.com/riscv/riscv-isa-manual/blob/main/src/images/graphviz/litmus_sb_fwd.txt#_snippet_0\n\nLANGUAGE: DOT\nCODE:\n```\ndigraph G {\n\nsplines=spline;\npad=\"0.000000\";\nlabel=\"A store buffer forwarding litmus test (outcome permitted).\";\n\n/* the unlocked events */\neiid0 [label=\"a: Wx=1\", shape=\"none\", fontsize=8, pos=\"1.000000,1.125000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid1 [label=\"b: Rx=1\", shape=\"none\", fontsize=8, pos=\"1.000000,0.562500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid2 [label=\"d: Ry=0\", shape=\"none\", fontsize=8, pos=\"1.000000,0.000000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid3 [label=\"e: Wy=1\", shape=\"none\", fontsize=8, pos=\"2.500000,1.125000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid4 [label=\"f: Ry=1\", shape=\"none\", fontsize=8, pos=\"2.500000,0.562500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid5 [label=\"h: Rx=0\", shape=\"none\", fontsize=8, pos=\"2.500000,0.000000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\n\n/* the intra_causality_data edges */\n\n\n/* the intra_causality_control edges */\n\n/* the poi edges */\n/* the rfmap edges */\n\n\n/* The viewed-before edges */\neiid0 -> eiid1 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid1 -> eiid2 [label=<<font color=\"darkgreen\">fence</font><font color=\"indigo\">ppo</font>>, color=\"darkgreen:indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid3 [label=<<font color=\"#ffa040\">fr</font>>, color=\"#ffa040\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid3 -> eiid4 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid4 -> eiid5 [label=<<font color=\"darkgreen\">fence</font><font color=\"indigo\">ppo</font>>, color=\"darkgreen:indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid5 -> eiid0 [label=<<font color=\"#ffa040\">fr</font>>, color=\"#ffa040\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\n}\n```\n\n----------------------------------------\n\nTITLE: Define Litmus Test Graph using DOT\nDESCRIPTION: This DOT code defines a directed graph (digraph) that represents a litmus test for memory models. It specifies nodes representing memory events (reads and writes) and edges that represent relationships between these events, such as program order (po), data dependencies, and read-from edges (rf). The graph is visualized using tools like Graphviz.\nSOURCE: https://github.com/riscv/riscv-isa-manual/blob/main/src/images/graphviz/litmus_lb_lrsc.txt#_snippet_0\n\nLANGUAGE: DOT\nCODE:\n```\ndigraph G {\n\nsplines=spline;\npad=\"0.000000\";\nlabel=\"A sample litmus test and one forbidden execution (a0-1).\"\n\n/* the unlocked events */\neiid0 [label=\"a: Rx=0\", shape=\"none\", fontsize=8, pos=\"1.000000,1.687500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid1 [label=\"b: Rz*=0\", shape=\"none\", fontsize=8, pos=\"1.000000,1.125000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.666667\"];\neiid2 [label=\"c: Wz*=0\", shape=\"none\", fontsize=8, pos=\"1.000000,0.562500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.666667\"];\neiid3 [label=\"d: Wy=0\", shape=\"none\", fontsize=8, pos=\"1.000000,0.000000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid4 [label=\"e: Ry=0\", shape=\"none\", fontsize=8, pos=\"2.500000,1.687500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid5 [label=\"f: Wx=0\", shape=\"none\", fontsize=8, pos=\"2.500000,1.125000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\n\n/* the intra_causality_data edges */\n\n\n/* the intra_causality_control edges */\n\n/* the poi edges */\n/* the rfmap edges */\n\n\n/* The viewed-before edges */\neiid0 -> eiid1 [label=<<font color=\"black\">po</font>>, color=\"black\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid0 -> eiid2 [label=<<font color=\"indigo\">data</font><font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid1 -> eiid2 [label=<<font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid3 [label=<<font color=\"indigo\">data</font><font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid3 -> eiid4 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid4 -> eiid5 [label=<<font color=\"indigo\">data</font><font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid5 -> eiid0 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\n}\n```\n\n----------------------------------------\n\nTITLE: Define Litmus Test RSW Graph in DOT\nDESCRIPTION: This DOT graph defines the structure and dependencies of a Litmus test. It specifies nodes representing memory operations (reads and writes) and edges representing relationships like data flow ('rf'), program order ('po'), address dependencies ('addr'), fences ('ppo'), and from-read dependencies ('fr').\nSOURCE: https://github.com/riscv/riscv-isa-manual/blob/main/src/images/graphviz/litmus_rsw.txt#_snippet_0\n\nLANGUAGE: DOT\nCODE:\n```\ndigraph G {\n\nsplines=spline;\npad=\"0.000000\";\nlabel=\"Litmus test RSW (outcome permitted).\"\n\n/* the unlocked events */\neiid0 [label=\"a: Wx=1\", shape=\"none\", fontsize=8, pos=\"1.000000,2.025000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid1 [label=\"c: Wy=1\", shape=\"none\", fontsize=8, pos=\"1.000000,1.575000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid2 [label=\"d: Ry=1\", shape=\"none\", fontsize=8, pos=\"2.000000,2.025000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid3 [label=\"g: Rz=$v$\", shape=\"none\", fontsize=8, pos=\"2.000000,1.575000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid4 [label=\"h: Rz=$v$\", shape=\"none\", fontsize=8, pos=\"2.000000,1.125000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid5 [label=\"k: Rx=0\", shape=\"none\", fontsize=8, pos=\"2.000000,0.675000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid6 [label=\" Wz=$v$\", shape=\"none\", fontsize=8, pos=\"3.000000,1.350000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\n\n/* the intra_causality_data edges */\n\n\n/* the intra_causality_control edges */\n\n/* the poi edges */\n/* the rfmap edges */\n\n\n/* The viewed-before edges */\neiid0 -> eiid1 [label=<<font color=\"darkgreen\">fence</font><font color=\"indigo\">ppo</font>>, color=\"darkgreen:indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid1 -> eiid2 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid3 [label=<<font color=\"indigo\">addr</font><font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid3 -> eiid4 [label=<<font color=\"black\">po</font>>, color=\"black\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid4 -> eiid5 [label=<<font color=\"indigo\">addr</font><font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid5 -> eiid0 [label=<<font color=\"#ffa040\">fr</font>>, color=\"#ffa040\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid6 -> eiid3 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid6 -> eiid4 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\n}\n```\n\n----------------------------------------\n\nTITLE: Graphviz Litmus Test Visualization\nDESCRIPTION: This snippet defines a directed graph using the Graphviz dot language. It represents a litmus test, visualizing the order and dependencies of memory operations.  The graph includes nodes for memory write (Wx) and read (Rx) operations, connected by edges that represent coherence (co), read-from (rf), and from-read (fr) relationships. The label indicates this represents a sample litmus test and one forbidden execution (a0=1).\nSOURCE: https://github.com/riscv/riscv-isa-manual/blob/main/src/images/graphviz/litmus_sample.txt#_snippet_0\n\nLANGUAGE: Graphviz\nCODE:\n```\ndigraph G {\n\nsplines=spline;\npad=\"0.000000\";\nlabel=\"A sample litmus test and one forbidden execution (a0=1).\";\n\n\n/* the unlocked events */\neiid0 [label=\"a: Wx=1\", shape=\"none\", fontsize=8, pos=\"1.000000,2.109375!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid1 [label=\"b: Wx=2\", shape=\"none\", fontsize=8, pos=\"1.000000,1.546875!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid2 [label=\"c: Rx=1\", shape=\"none\", fontsize=8, pos=\"1.000000,0.984375!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid3 [label=\"d: Wx=3\", shape=\"none\", fontsize=8, pos=\"1.000000,0.421875!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid4 [label=\"e: Wx=4\", shape=\"none\", fontsize=8, pos=\"1.850000,1.687500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiiid6 [label=\"\", shape=none, width=0.05, height=0.1, pos=\"1.0,1.85!\";]\neiid5 [label=\"f: Wx=5\", shape=\"none\", fontsize=8, pos=\"1.850000,1.125000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\n\n/* the intra_causality_data edges */\n\n\n/* the intra_causality_control edges */\n\n/* the poi edges */\n/* the rfmap edges */\n\n\n/* The viewed-before edges */\neiid0 -> eiid1 [label=<<font color=\"blue\">co</font>>, color=\"blue\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid0 -> eiid2 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid1 -> eiid0 [label=<<font color=\"blue\">co</font>>, color=\"blue\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid1 -> eiid3 [label=<<font color=\"blue\">co</font>>, color=\"blue\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid0 [label=<<font color=\"#ffa040\">fr</font>>, color=\"#ffa040\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid1 [label=<<font color=\"#ffa040\">fr</font>>, color=\"#ffa040\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid3 [label=<<font color=\"#ffa040\">fr</font>>, color=\"#ffa040\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiiid6 [label=\"\", shape=none, width=0.05, height=0.1, pos=\"1.0,1.85!\";]\neiid4 -> eiid5 [label=<<font color=\"blue\">co</font>>, color=\"blue\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\n}\n```\n\n----------------------------------------\n\nTITLE: Defining Edges Representing Relationships in DOT\nDESCRIPTION: This DOT snippet defines edges between the memory model events, representing relationships like program order (ppo), coherence order (co), and read-from (rf).  The edges are styled with different colors and labels to indicate the type of relationship.  The 'fence' keyword suggests the use of memory barriers.\nSOURCE: https://github.com/riscv/riscv-isa-manual/blob/main/src/images/graphviz/litmus_subsumption.txt#_snippet_2\n\nLANGUAGE: DOT\nCODE:\n```\n/* The viewed-before edges */\neiid0 -> eiid1 [label=<<font color=\"darkgreen\">fence</font><font color=\"indigo\">ppo</font>>, color=\"darkgreen:indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid0 -> eiid3 [label=<<font color=\"blue\">co</font>>, color=\"blue\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid1 -> eiid2 [label=<<font color=\"red\">rf</font>>, color=\"red\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid2 -> eiid3 [label=<<font color=\"indigo\">data</font><font color=\"indigo\">ppo</font>>, color=\"indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\neiid3 -> eiid4 [label=<<font color=\"blue\">co</font><font color=\"indigo\">ppo</font>>, color=\"blue:indigo\", fontsize=11, penwidth=\"3.000000\", arrowsize=\"0.666700\"];\n}\n\n```\n\n----------------------------------------\n\nTITLE: Defining Memory Model Events in DOT\nDESCRIPTION: This DOT snippet defines five nodes representing memory model events, labeled 'eiid0' to 'eiid4'. Each node is assigned a label representing the type of memory operation (read or write) and the variable involved (x or y), along with visual attributes like shape, fontsize, position, and size.\nSOURCE: https://github.com/riscv/riscv-isa-manual/blob/main/src/images/graphviz/litmus_subsumption.txt#_snippet_1\n\nLANGUAGE: DOT\nCODE:\n```\n/* the unlocked events */\neiid0 [label=\"a: Wx=3\", shape=\"none\", fontsize=8, pos=\"1.000000,1.125000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid1 [label=\"b: Wy=1\", shape=\"none\", fontsize=8, pos=\"1.000000,0.562500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid2 [label=\"c: Ry=1\", shape=\"none\", fontsize=8, pos=\"2.500000,1.125000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid3 [label=\"d: Wx=1\", shape=\"none\", fontsize=8, pos=\"2.500000,0.562500!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\neiid4 [label=\"e: Wx=2\", shape=\"none\", fontsize=8, pos=\"2.500000,0.000000!\", fixedsize=\"false\", height=\"0.111111\", width=\"0.555556\"];\n\n\n```\n\n----------------------------------------\n\nTITLE: Defining a Graph in DOT Language\nDESCRIPTION: This DOT snippet defines a directed graph named 'G' and sets global graph attributes like 'splines' and 'pad'. It initializes basic graph settings before defining nodes and edges.\nSOURCE: https://github.com/riscv/riscv-isa-manual/blob/main/src/images/graphviz/litmus_subsumption.txt#_snippet_0\n\nLANGUAGE: DOT\nCODE:\n```\ndigraph G {\n\nsplines=spline;\npad=\"0.000000\";\n\n\n```"
  }
]