INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cristian/ECE524/FPGA-ASIC-Design/syntax_examples/syntax_examples.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cristian/ECE524/FPGA-ASIC-Design/syntax_examples/syntax_examples.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cristian/ECE524/FPGA-ASIC-Design/syntax_examples/syntax_examples.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
