// Seed: 180200666
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    output uwire id_2,
    output wire id_3,
    output supply0 id_4,
    output tri0 id_5,
    output supply1 id_6,
    output uwire id_7,
    input wor id_8,
    output tri0 id_9,
    input tri1 id_10,
    input wand id_11,
    output tri0 id_12,
    input tri0 id_13,
    input tri0 id_14,
    output wor id_15,
    input tri id_16,
    output tri0 id_17,
    output tri1 id_18,
    output supply1 id_19,
    input tri1 id_20,
    input supply0 id_21
    , id_44,
    input supply1 id_22,
    input supply0 id_23,
    input supply0 id_24,
    output uwire id_25,
    output tri id_26,
    input wor id_27,
    input wand id_28,
    output supply0 id_29,
    input wor id_30,
    input wand id_31,
    input supply1 id_32,
    output tri1 id_33,
    output uwire id_34,
    input wand id_35,
    input tri1 id_36,
    input wor id_37,
    input uwire id_38,
    input supply1 id_39,
    output tri id_40,
    input supply1 id_41,
    output uwire id_42
);
  assign id_19 = id_22;
  assign id_2  = id_31;
  module_0();
  initial begin
    id_33 = id_23;
  end
endmodule
