INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/KPL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KPL
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'nr' is not allowed [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/KPL.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sim_1/new/KPL_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KPL_TB
