// Seed: 1479561038
module module_0 (
    input tri id_0,
    output wand id_1,
    input tri1 id_2,
    input wand id_3,
    input supply0 id_4,
    input uwire module_0,
    output uwire id_6
);
  always @(posedge id_5) release id_1;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output uwire id_2,
    input logic id_3
    , id_16,
    output logic id_4,
    input tri0 id_5
    , id_17,
    input supply1 id_6,
    input wor id_7,
    output uwire id_8,
    input wand id_9,
    output supply1 id_10,
    input wire id_11,
    output logic id_12,
    input wire id_13
    , id_18,
    input wand id_14
);
  always @(1'h0 - 1) begin
    id_12 = id_3;
    id_4 <= id_3;
  end
  wire id_19;
  wire id_20;
  wire id_21;
  module_0(
      id_0, id_2, id_7, id_5, id_0, id_9, id_8
  );
endmodule
