{
  "module_name": "clk-mt8186-apmixedsys.c",
  "hash_id": "1e08cb71953c282454a305e609d1e55f8754da4188b0be0bdaf118af1cacb3be",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8186-apmixedsys.c",
  "human_readable_source": "\n\n\n\n\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n#include <dt-bindings/clock/mt8186-clk.h>\n\n#include \"clk-fhctl.h\"\n#include \"clk-mtk.h\"\n#include \"clk-pll.h\"\n#include \"clk-pllfh.h\"\n\n#define MT8186_PLL_FMAX\t\t(3800UL * MHZ)\n#define MT8186_PLL_FMIN\t\t(1500UL * MHZ)\n#define MT8186_INTEGER_BITS\t(8)\n\n#define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags,\t\t\\\n\t    _rst_bar_mask, _pcwbits, _pd_reg, _pd_shift,\t\t\\\n\t    _tuner_reg, _tuner_en_reg, _tuner_en_bit,\t\t\t\\\n\t    _pcw_reg) {\t\t\t\t\t\t\t\\\n\t\t.id = _id,\t\t\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\t\t\\\n\t\t.reg = _reg,\t\t\t\t\t\t\\\n\t\t.pwr_reg = _pwr_reg,\t\t\t\t\t\\\n\t\t.en_mask = _en_mask,\t\t\t\t\t\\\n\t\t.flags = _flags,\t\t\t\t\t\\\n\t\t.rst_bar_mask = _rst_bar_mask,\t\t\t\t\\\n\t\t.fmax = MT8186_PLL_FMAX,\t\t\t\t\\\n\t\t.fmin = MT8186_PLL_FMIN,\t\t\t\t\\\n\t\t.pcwbits = _pcwbits,\t\t\t\t\t\\\n\t\t.pcwibits = MT8186_INTEGER_BITS,\t\t\t\\\n\t\t.pd_reg = _pd_reg,\t\t\t\t\t\\\n\t\t.pd_shift = _pd_shift,\t\t\t\t\t\\\n\t\t.tuner_reg = _tuner_reg,\t\t\t\t\\\n\t\t.tuner_en_reg = _tuner_en_reg,\t\t\t\t\\\n\t\t.tuner_en_bit = _tuner_en_bit,\t\t\t\t\\\n\t\t.pcw_reg = _pcw_reg,\t\t\t\t\t\\\n\t\t.pcw_shift = 0,\t\t\t\t\t\t\\\n\t\t.pcw_chg_reg = 0,\t\t\t\t\t\\\n\t\t.en_reg = 0,\t\t\t\t\t\t\\\n\t\t.pll_en_bit = 0,\t\t\t\t\t\\\n\t}\n\nstatic const struct mtk_pll_data plls[] = {\n\t \n\tPLL(CLK_APMIXED_ARMPLL_LL, \"armpll_ll\", 0x0204, 0x0210, 0,\n\t    PLL_AO, 0, 22, 0x0208, 24, 0, 0, 0, 0x0208),\n\tPLL(CLK_APMIXED_ARMPLL_BL, \"armpll_bl\", 0x0214, 0x0220, 0,\n\t    PLL_AO, 0, 22, 0x0218, 24, 0, 0, 0, 0x0218),\n\tPLL(CLK_APMIXED_CCIPLL, \"ccipll\", 0x0224, 0x0230, 0,\n\t    PLL_AO, 0, 22, 0x0228, 24, 0, 0, 0, 0x0228),\n\tPLL(CLK_APMIXED_MAINPLL, \"mainpll\", 0x0244, 0x0250, 0xff000000,\n\t    HAVE_RST_BAR, BIT(23), 22, 0x0248, 24, 0, 0, 0, 0x0248),\n\tPLL(CLK_APMIXED_UNIV2PLL, \"univ2pll\", 0x0324, 0x0330, 0xff000000,\n\t    HAVE_RST_BAR, BIT(23), 22, 0x0328, 24, 0, 0, 0, 0x0328),\n\tPLL(CLK_APMIXED_MSDCPLL, \"msdcpll\", 0x038C, 0x0398, 0,\n\t    0, 0, 22, 0x0390, 24, 0, 0, 0, 0x0390),\n\tPLL(CLK_APMIXED_MMPLL, \"mmpll\", 0x0254, 0x0260, 0,\n\t    0, 0, 22, 0x0258, 24, 0, 0, 0, 0x0258),\n\tPLL(CLK_APMIXED_NNAPLL, \"nnapll\", 0x035C, 0x0368, 0,\n\t    0, 0, 22, 0x0360, 24, 0, 0, 0, 0x0360),\n\tPLL(CLK_APMIXED_NNA2PLL, \"nna2pll\", 0x036C, 0x0378, 0,\n\t    0, 0, 22, 0x0370, 24, 0, 0, 0, 0x0370),\n\tPLL(CLK_APMIXED_ADSPPLL, \"adsppll\", 0x0304, 0x0310, 0,\n\t    0, 0, 22, 0x0308, 24, 0, 0, 0, 0x0308),\n\tPLL(CLK_APMIXED_MFGPLL, \"mfgpll\", 0x0314, 0x0320, 0,\n\t    0, 0, 22, 0x0318, 24, 0, 0, 0, 0x0318),\n\tPLL(CLK_APMIXED_TVDPLL, \"tvdpll\", 0x0264, 0x0270, 0,\n\t    0, 0, 22, 0x0268, 24, 0, 0, 0, 0x0268),\n\tPLL(CLK_APMIXED_APLL1, \"apll1\", 0x0334, 0x0344, 0,\n\t    0, 0, 32, 0x0338, 24, 0x0040, 0x000C, 0, 0x033C),\n\tPLL(CLK_APMIXED_APLL2, \"apll2\", 0x0348, 0x0358, 0,\n\t    0, 0, 32, 0x034C, 24, 0x0044, 0x000C, 5, 0x0350),\n};\n\nenum fh_pll_id {\n\tFH_ARMPLL_LL,\n\tFH_ARMPLL_BL,\n\tFH_CCIPLL,\n\tFH_MAINPLL,\n\tFH_MMPLL,\n\tFH_TVDPLL,\n\tFH_RESERVE6,\n\tFH_ADSPPLL,\n\tFH_MFGPLL,\n\tFH_NNAPLL,\n\tFH_NNA2PLL,\n\tFH_MSDCPLL,\n\tFH_RESERVE12,\n\tFH_NR_FH,\n};\n\n#define FH(_pllid, _fhid, _offset) {\t\t\t\t\t\\\n\t\t.data = {\t\t\t\t\t\t\\\n\t\t\t.pll_id = _pllid,\t\t\t\t\\\n\t\t\t.fh_id = _fhid,\t\t\t\t\t\\\n\t\t\t.fh_ver = FHCTL_PLLFH_V2,\t\t\t\\\n\t\t\t.fhx_offset = _offset,\t\t\t\t\\\n\t\t\t.dds_mask = GENMASK(21, 0),\t\t\t\\\n\t\t\t.slope0_value = 0x6003c97,\t\t\t\\\n\t\t\t.slope1_value = 0x6003c97,\t\t\t\\\n\t\t\t.sfstrx_en = BIT(2),\t\t\t\t\\\n\t\t\t.frddsx_en = BIT(1),\t\t\t\t\\\n\t\t\t.fhctlx_en = BIT(0),\t\t\t\t\\\n\t\t\t.tgl_org = BIT(31),\t\t\t\t\\\n\t\t\t.dvfs_tri = BIT(31),\t\t\t\t\\\n\t\t\t.pcwchg = BIT(31),\t\t\t\t\\\n\t\t\t.dt_val = 0x0,\t\t\t\t\t\\\n\t\t\t.df_val = 0x9,\t\t\t\t\t\\\n\t\t\t.updnlmt_shft = 16,\t\t\t\t\\\n\t\t\t.msk_frddsx_dys = GENMASK(23, 20),\t\t\\\n\t\t\t.msk_frddsx_dts = GENMASK(19, 16),\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t}\n\nstatic struct mtk_pllfh_data pllfhs[] = {\n\tFH(CLK_APMIXED_ARMPLL_LL, FH_ARMPLL_LL, 0x003C),\n\tFH(CLK_APMIXED_ARMPLL_BL, FH_ARMPLL_BL, 0x0050),\n\tFH(CLK_APMIXED_CCIPLL, FH_CCIPLL, 0x0064),\n\tFH(CLK_APMIXED_MAINPLL, FH_MAINPLL, 0x0078),\n\tFH(CLK_APMIXED_MMPLL, FH_MMPLL, 0x008C),\n\tFH(CLK_APMIXED_TVDPLL, FH_TVDPLL, 0x00A0),\n\tFH(CLK_APMIXED_ADSPPLL, FH_ADSPPLL, 0x00C8),\n\tFH(CLK_APMIXED_MFGPLL, FH_MFGPLL, 0x00DC),\n\tFH(CLK_APMIXED_NNAPLL, FH_NNAPLL, 0x00F0),\n\tFH(CLK_APMIXED_NNA2PLL, FH_NNA2PLL, 0x0104),\n\tFH(CLK_APMIXED_MSDCPLL, FH_MSDCPLL, 0x0118),\n};\n\nstatic const struct of_device_id of_match_clk_mt8186_apmixed[] = {\n\t{ .compatible = \"mediatek,mt8186-apmixedsys\", },\n\t{}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8186_apmixed);\n\nstatic int clk_mt8186_apmixed_probe(struct platform_device *pdev)\n{\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct device_node *node = pdev->dev.of_node;\n\tconst u8 *fhctl_node = \"mediatek,mt8186-fhctl\";\n\tint r;\n\n\tclk_data = mtk_alloc_clk_data(CLK_APMIXED_NR_CLK);\n\tif (!clk_data)\n\t\treturn -ENOMEM;\n\n\tfhctl_parse_dt(fhctl_node, pllfhs, ARRAY_SIZE(pllfhs));\n\n\tr = mtk_clk_register_pllfhs(node, plls, ARRAY_SIZE(plls),\n\t\t\t\t    pllfhs, ARRAY_SIZE(pllfhs), clk_data);\n\tif (r)\n\t\tgoto free_apmixed_data;\n\n\tr = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);\n\tif (r)\n\t\tgoto unregister_plls;\n\n\tplatform_set_drvdata(pdev, clk_data);\n\n\treturn r;\n\nunregister_plls:\n\tmtk_clk_unregister_pllfhs(plls, ARRAY_SIZE(plls), pllfhs,\n\t\t\t\t  ARRAY_SIZE(pllfhs), clk_data);\nfree_apmixed_data:\n\tmtk_free_clk_data(clk_data);\n\treturn r;\n}\n\nstatic void clk_mt8186_apmixed_remove(struct platform_device *pdev)\n{\n\tstruct device_node *node = pdev->dev.of_node;\n\tstruct clk_hw_onecell_data *clk_data = platform_get_drvdata(pdev);\n\n\tof_clk_del_provider(node);\n\tmtk_clk_unregister_pllfhs(plls, ARRAY_SIZE(plls), pllfhs,\n\t\t\t\t  ARRAY_SIZE(pllfhs), clk_data);\n\tmtk_free_clk_data(clk_data);\n}\n\nstatic struct platform_driver clk_mt8186_apmixed_drv = {\n\t.probe = clk_mt8186_apmixed_probe,\n\t.remove_new = clk_mt8186_apmixed_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8186-apmixed\",\n\t\t.of_match_table = of_match_clk_mt8186_apmixed,\n\t},\n};\nmodule_platform_driver(clk_mt8186_apmixed_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}