Single cycle mips cpu from book H&H "Digital design and computer architecture"

Support command: R-type commands, lw, sw, beq, addi.

Testbench use this command. 

Don't support byte-addressing!

![single_cycle_mips_cpu](https://user-images.githubusercontent.com/91779588/183292978-bb21998c-9639-459a-b2b1-3d906be5ae2b.png)

