FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * omap2-restart.c - code common to all OMAP2xxx machines.
 *
 * Copyright (C) 2012 Texas Instruments
 * Paul Walmsley
 */
#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/clk.h>
#include <linux/io.h>

#include "soc.h"
#include "common.h"
#include "prm.h"

/*
 * reset_virt_prcm_set_ck, reset_sys_ck: pointers to the virt_prcm_set
 * clock and the sys_ck.  Used during the reset process
 */
static struct clk *reset_virt_prcm_set_ck, *reset_sys_ck;

/* Reboot handling */

/**
 * omap2xxx_restart - Set DPLL to bypass mode for reboot to work
 *
 * Set the DPLL to bypass so that reboot completes successfully.  No
 * return value.
 */
void omap2xxx_restart(enum reboot_mode mode, const char *cmd)
{
	u32 rate;

	rate = clk_get_rate(reset_sys_ck);
	clk_set_rate(reset_virt_prcm_set_ck, rate);

	/* XXX Should save the cmd argument for use after the reboot */

	omap_prm_reset_system();
}

/**
 * omap2xxx_common_look_up_clks_for_reset - look up clocks needed for restart
 *
 * Some clocks need to be looked up in advance for the SoC restart
 * operation to work - see omap2xxx_restart().  Returns -EINVAL upon
 * error or 0 upon success.
 */
static int __init omap2xxx_common_look_up_clks_for_reset(void)
{
	reset_virt_prcm_set_ck = clk_get(NULL, "virt_prcm_set");
	if (IS_ERR(reset_virt_prcm_set_ck))
		return -EINVAL;

	reset_sys_ck = clk_get(NULL, "sys_ck");
	if (IS_ERR(reset_sys_ck))
		return -EINVAL;

	return 0;
}
omap_postcore_initcall(omap2xxx_common_look_up_clks_for_reset);
/* bench 11750.3.0 d385d14af14a */
/* bench 11750.3.1 941a1f420446 */
/* bench 11750.3.2 1d70d5ad4b7b */
/* bench 11750.3.3 57d222bf2fbf */
/* bench 11750.3.4 1c649f5472c5 */
/* bench 11750.3.5 f6756a4d1899 */
/* bench 11750.3.6 cd081d70b844 */
/* bench 11750.3.7 6bd242b2213b */
/* bench 11750.3.8 ee3cf7ae998a */
/* bench 11750.3.9 7aa533ce60d7 */
/* bench 11750.3.10 1a60445ba0c2 */
/* bench 11750.3.11 3c89ae4d24df */
/* bench 11750.3.12 a7fe2ec78887 */
/* bench 11750.3.13 e63f94e3b6fd */
