INFO:sim:172 - Generating IP...
ERROR:sim - Improperly formatted COE file
ERROR:sim -    /home/school/Documents/sten/128/ITtxt/input.coe. Parameter
   assignments should
ERROR:sim -    be separated by a ";" character.
ERROR:sim -     Found an illegal assignment on line 2.
ERROR:sim - Improperly formatted COE file
ERROR:sim -    /home/school/Documents/sten/128/ITtxt/input.coe. Parameter
   assignments should
ERROR:sim -    be separated by a ";" character.
ERROR:sim -     Found an illegal assignment on line 2.
ERROR:sim - Improperly formatted COE file
ERROR:sim -    /home/school/Documents/sten/128/ITtxt/input.coe. Parameter
   assignments should
ERROR:sim -    be separated by a ";" character.
ERROR:sim -     Found an illegal assignment on line 2.
Resolving generics for 'IMAGE_RAM'...
Applying external generics to 'IMAGE_RAM'...
Delivering associated files for 'IMAGE_RAM'...
Delivering EJava files for 'IMAGE_RAM'...
Generating implementation netlist for 'IMAGE_RAM'...
INFO:sim - Pre-processing HDL files for 'IMAGE_RAM'...
Running synthesis for 'IMAGE_RAM'
Running ngcbuild...
Writing VHO instantiation template for 'IMAGE_RAM'...
Writing VHDL behavioral simulation model for 'IMAGE_RAM'...
WARNING:sim - Overwriting existing file
   /home/school/ise_projs/final-year-project/EncoderV2/ipcore_dir/tmp/_cg/IMAGE_
   RAM/doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/school/ise_projs/final-year-project/EncoderV2/ipcore_dir/tmp/_cg/IMAGE_RAM
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'IMAGE_RAM'...
Generating metadata file...
Generating ISE project file for 'IMAGE_RAM'...
Generating ISE project...
XCO file found: IMAGE_RAM.xco
XMDF file found: IMAGE_RAM_xmdf.tcl
Adding
/home/school/ise_projs/final-year-project/EncoderV2/ipcore_dir/tmp/_cg/IMAGE_RAM
.asy -view all -origin_type imported
Adding
/home/school/ise_projs/final-year-project/EncoderV2/ipcore_dir/tmp/_cg/IMAGE_RAM
.ngc -view all -origin_type created
Checking file
"/home/school/ise_projs/final-year-project/EncoderV2/ipcore_dir/tmp/_cg/IMAGE_RA
M.ngc" for project device match ...
File
"/home/school/ise_projs/final-year-project/EncoderV2/ipcore_dir/tmp/_cg/IMAGE_RA
M.ngc" device information matches project device.
Adding
/home/school/ise_projs/final-year-project/EncoderV2/ipcore_dir/tmp/_cg/IMAGE_RAM
.sym -view all -origin_type imported
Adding
/home/school/ise_projs/final-year-project/EncoderV2/ipcore_dir/tmp/_cg/IMAGE_RAM
.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/school/ise_projs/final-year-project/EncoderV2/ipcore_dir/tmp/_cg/IMAGE
   _RAM.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/school/ise_projs/final-year-project/EncoderV2/ipcore_dir/tmp/_cg/IMAGE_RAM
.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/IMAGE_RAM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'IMAGE_RAM'.
