INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/rcosine/rcosine.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/rcosine/rcosine.gen/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/rcosine/rcosine.srcs/sim_1/new/top_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_TB
