###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Thu Mar  3 19:16:41 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         4.937
+ Phase Shift                   5.000
= Required Time                 0.962
- Arrival Time                  3.119
= Slack Time                   -2.158
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -1.041 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |   -0.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |   -0.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |   -0.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |   -0.397 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    0.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_106_0        | B v -> Y v     | AND2X2   | 0.152 | 0.462 |   2.677 |    0.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_105_0        | C v -> Y ^     | AOI21X1  | 0.201 | 0.112 |   2.789 |    0.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_102_0        | B ^ -> Y ^     | AND2X2   | 0.113 | 0.180 |   2.970 |    0.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_101_0        | D ^ -> Y v     | OAI22X1  | 0.398 | 0.149 |   3.118 |    0.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.398 | 0.001 |   3.119 |    0.962 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.258 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    2.399 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    2.728 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    3.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.328 | 0.013 |   0.899 |    3.056 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         4.400
+ Phase Shift                   5.000
= Required Time                 1.493
- Arrival Time                  2.939
= Slack Time                   -1.446
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.330 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |   -0.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |   -0.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    0.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    0.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_wenable_fif | A ^ -> Y v     | INVX2    | 0.501 | 0.396 |   2.156 |    0.710 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_63_0           | B v -> Y v     | AND2X2   | 0.110 | 0.378 |   2.535 |    1.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_62_0           | C v -> Y ^     | AOI21X1  | 0.178 | 0.123 |   2.657 |    1.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_59_0           | B ^ -> Y ^     | AND2X2   | 0.089 | 0.159 |   2.817 |    1.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | D ^ -> Y v     | OAI22X1  | 0.380 | 0.122 |   2.938 |    1.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.380 | 0.000 |   2.939 |    1.493 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.546 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.687 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    2.016 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    2.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.338 | 0.018 |   0.893 |    2.339 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
- Setup                         2.780
+ Phase Shift                   5.000
= Required Time                 3.131
- Arrival Time                  3.311
= Slack Time                   -0.180
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.936 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    1.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    1.580 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.341 | 0.276 |   2.491 |    2.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   3.124 |    2.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.296 | 0.186 |   3.310 |    3.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.296 | 0.001 |   3.311 |    3.131 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.280 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.421 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.750 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    1.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.331 | 0.025 |   0.911 |    1.091 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.915
- Setup                         2.039
+ Phase Shift                   5.000
= Required Time                 3.876
- Arrival Time                  3.681
= Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.311 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    1.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    1.955 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.256 | 0.268 |   2.483 |    2.678 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.273 | 0.259 |   2.742 |    2.937 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.129 | 0.244 |   2.986 |    3.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   3.503 |    3.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249                 | B ^ -> Y v     | MUX2X1   | 0.266 | 0.177 |   3.680 |    3.875 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D v            | DFFPOSX1 | 0.266 | 0.001 |   3.681 |    3.876 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.095 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.046 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.375 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    0.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.352 | 0.022 |   0.915 |    0.720 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
- Setup                         2.417
+ Phase Shift                   5.000
= Required Time                 3.492
- Arrival Time                  3.285
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.323 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    1.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    1.967 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.341 | 0.276 |   2.491 |    2.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   3.124 |    3.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.278 | 0.161 |   3.285 |    3.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.278 | 0.000 |   3.285 |    3.492 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.106 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.035 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.364 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    0.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.331 | 0.023 |   0.908 |    0.702 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         2.377
+ Phase Shift                   5.000
= Required Time                 3.521
- Arrival Time                  3.268
= Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.370 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    1.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.014 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.341 | 0.276 |   2.491 |    2.744 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   3.124 |    3.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.275 | 0.144 |   3.268 |    3.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.275 | 0.000 |   3.268 |    3.521 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.153 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.012 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.317 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    0.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.328 | 0.013 |   0.898 |    0.645 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Setup                         2.330
+ Phase Shift                   5.000
= Required Time                 3.565
- Arrival Time                  3.268
= Slack Time                    0.297
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.413 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    1.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.057 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.341 | 0.276 |   2.491 |    2.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   3.124 |    3.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.273 | 0.144 |   3.268 |    3.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.273 | 0.000 |   3.268 |    3.565 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.197 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.056 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.273 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    0.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.326 | 0.009 |   0.894 |    0.598 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.928
- Setup                         2.359
+ Phase Shift                   5.000
= Required Time                 3.569
- Arrival Time                  3.228
= Slack Time                    0.341
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.457 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    1.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.101 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.299 | 0.237 |   2.452 |    2.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   3.049 |    3.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253               | B ^ -> Y v     | MUX2X1   | 0.283 | 0.178 |   3.227 |    3.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.283 | 0.001 |   3.228 |    3.569 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.241 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.100 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.229 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.342 | 0.331 |   0.901 |    0.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.351 | 0.027 |   0.928 |    0.587 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
- Setup                         2.225
+ Phase Shift                   5.000
= Required Time                 3.683
- Arrival Time                  3.294
= Slack Time                    0.389
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.505 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    1.897 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.149 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.341 | 0.276 |   2.491 |    2.880 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   3.124 |    3.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.286 | 0.169 |   3.293 |    3.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.286 | 0.001 |   3.294 |    3.683 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.289 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.148 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.181 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.375 | 0.023 |   0.908 |    0.519 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Setup                         1.811
+ Phase Shift                   5.000
= Required Time                 4.092
- Arrival Time                  3.657
= Slack Time                    0.435
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.551 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    1.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.195 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.256 | 0.268 |   2.483 |    2.918 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.273 | 0.259 |   2.742 |    3.177 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.129 | 0.244 |   2.986 |    3.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   3.503 |    3.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197                 | B ^ -> Y v     | MUX2X1   | 0.252 | 0.153 |   3.657 |    4.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D v            | DFFPOSX1 | 0.252 | 0.000 |   3.657 |    4.092 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.335 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.194 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.135 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    0.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.340 | 0.029 |   0.903 |    0.468 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         2.221
+ Phase Shift                   5.000
= Required Time                 3.685
- Arrival Time                  3.211
= Slack Time                    0.474
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.590 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    1.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.234 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.299 | 0.237 |   2.452 |    2.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   3.049 |    3.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.269 | 0.161 |   3.210 |    3.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.269 | 0.000 |   3.211 |    3.685 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.374 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.233 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.096 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    0.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.331 | 0.021 |   0.906 |    0.432 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.926
- Setup                         2.144
+ Phase Shift                   5.000
= Required Time                 3.782
- Arrival Time                  3.243
= Slack Time                    0.539
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.655 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.299 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.300 | 0.239 |   2.454 |    2.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   3.074 |    3.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.284 | 0.168 |   3.242 |    3.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.284 | 0.001 |   3.243 |    3.782 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.439 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.298 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.031 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.382 | 0.041 |   0.926 |    0.387 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.919
- Setup                         2.122
+ Phase Shift                   5.000
= Required Time                 3.797
- Arrival Time                  3.240
= Slack Time                    0.557
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.673 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.317 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.300 | 0.239 |   2.454 |    3.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   3.074 |    3.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.282 | 0.165 |   3.240 |    3.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.282 | 0.000 |   3.240 |    3.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.457 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.316 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.013 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.380 | 0.033 |   0.919 |    0.362 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         1.687
+ Phase Shift                   5.000
= Required Time                 4.212
- Arrival Time                  3.651
= Slack Time                    0.562
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.678 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.322 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.256 | 0.268 |   2.483 |    3.044 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.273 | 0.259 |   2.742 |    3.304 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.129 | 0.244 |   2.986 |    3.548 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   3.503 |    4.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232                 | B ^ -> Y v     | MUX2X1   | 0.245 | 0.147 |   3.650 |    4.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.245 | 0.000 |   3.651 |    4.212 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.462 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.320 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.008 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    0.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.340 | 0.024 |   0.899 |    0.337 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.923
- Setup                         2.071
+ Phase Shift                   5.000
= Required Time                 3.852
- Arrival Time                  3.287
= Slack Time                    0.566
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.682 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.326 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.341 | 0.276 |   2.491 |    3.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   3.124 |    3.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.280 | 0.162 |   3.286 |    3.852 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.280 | 0.000 |   3.287 |    3.852 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.466 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.324 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.005 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.381 | 0.038 |   0.923 |    0.358 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
- Setup                         2.125
+ Phase Shift                   5.000
= Required Time                 3.785
- Arrival Time                  3.205
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.697 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.838 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.341 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.299 | 0.237 |   2.452 |    3.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   3.049 |    3.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B ^ -> Y v     | MUX2X1   | 0.264 | 0.155 |   3.204 |    3.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.264 | 0.000 |   3.205 |    3.785 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.481 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.339 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.011 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    0.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.331 | 0.025 |   0.910 |    0.329 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.917
- Setup                         1.680
+ Phase Shift                   5.000
= Required Time                 4.238
- Arrival Time                  3.655
= Slack Time                    0.582
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.699 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.343 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.256 | 0.268 |   2.483 |    3.065 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.273 | 0.259 |   2.742 |    3.324 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.129 | 0.244 |   2.986 |    3.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   3.503 |    4.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146                 | B ^ -> Y v     | MUX2X1   | 0.248 | 0.152 |   3.655 |    4.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D v            | DFFPOSX1 | 0.248 | 0.000 |   3.655 |    4.238 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.482 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.341 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.012 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    0.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.352 | 0.024 |   0.917 |    0.335 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.924
- Setup                         2.047
+ Phase Shift                   5.000
= Required Time                 3.877
- Arrival Time                  3.285
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.708 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.352 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.341 | 0.276 |   2.491 |    3.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   3.124 |    3.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.278 | 0.161 |   3.285 |    3.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.278 | 0.000 |   3.285 |    3.877 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.492 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.350 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.022 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.381 | 0.038 |   0.924 |    0.332 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         2.023
+ Phase Shift                   5.000
= Required Time                 3.882
- Arrival Time                  3.273
= Slack Time                    0.609
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.725 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.966 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.369 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.341 | 0.276 |   2.491 |    3.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   3.124 |    3.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.274 | 0.149 |   3.273 |    3.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.274 | 0.000 |   3.273 |    3.882 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.509 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.368 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.039 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.373 | 0.020 |   0.906 |    0.296 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         2.084
+ Phase Shift                   5.000
= Required Time                 3.806
- Arrival Time                  3.193
= Slack Time                    0.613
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.729 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.373 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.299 | 0.237 |   2.452 |    3.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   3.049 |    3.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | B ^ -> Y v     | MUX2X1   | 0.260 | 0.143 |   3.192 |    3.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.260 | 0.000 |   3.193 |    3.806 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.513 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.372 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.043 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    0.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.323 | 0.004 |   0.890 |    0.277 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
- Setup                         2.049
+ Phase Shift                   5.000
= Required Time                 3.863
- Arrival Time                  3.225
= Slack Time                    0.637
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.754 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    1.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.398 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.852 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.300 | 0.239 |   2.454 |    3.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   3.074 |    3.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | B ^ -> Y v     | MUX2X1   | 0.277 | 0.151 |   3.225 |    3.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.277 | 0.000 |   3.225 |    3.863 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.537 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.396 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.067 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.377 | 0.026 |   0.911 |    0.274 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.924
- Setup                         2.024
+ Phase Shift                   5.000
= Required Time                 3.899
- Arrival Time                  3.233
= Slack Time                    0.667
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.783 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.427 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.300 | 0.239 |   2.454 |    3.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   3.074 |    3.741 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.277 | 0.158 |   3.232 |    3.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.277 | 0.000 |   3.233 |    3.899 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.567 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.425 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.097 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.381 | 0.039 |   0.924 |    0.257 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         1.555
+ Phase Shift                   5.000
= Required Time                 4.351
- Arrival Time                  3.639
= Slack Time                    0.711
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.827 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.471 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.256 | 0.268 |   2.483 |    3.194 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.273 | 0.259 |   2.742 |    3.453 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.129 | 0.244 |   2.986 |    3.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   3.503 |    4.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163                 | B ^ -> Y v     | MUX2X1   | 0.239 | 0.136 |   3.639 |    4.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D v            | DFFPOSX1 | 0.239 | 0.000 |   3.639 |    4.351 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.611 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.470 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.141 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    0.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.341 | 0.031 |   0.906 |    0.195 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         1.532
+ Phase Shift                   5.000
= Required Time                 4.365
- Arrival Time                  3.638
= Slack Time                    0.727
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.843 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.487 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.256 | 0.268 |   2.483 |    3.210 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.273 | 0.259 |   2.742 |    3.469 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.129 | 0.244 |   2.986 |    3.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   3.503 |    4.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | B ^ -> Y v     | MUX2X1   | 0.237 | 0.135 |   3.638 |    4.365 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D v            | DFFPOSX1 | 0.237 | 0.000 |   3.638 |    4.365 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.627 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.485 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.157 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    0.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.339 | 0.023 |   0.898 |    0.171 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.930
- Setup                         1.968
+ Phase Shift                   5.000
= Required Time                 3.961
- Arrival Time                  3.223
= Slack Time                    0.739
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.855 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    1.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.499 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.300 | 0.239 |   2.454 |    3.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   3.074 |    3.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.274 | 0.148 |   3.222 |    3.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.274 | 0.000 |   3.223 |    3.961 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.639 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.497 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.169 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.382 | 0.044 |   0.930 |    0.191 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
- Setup                         1.968
+ Phase Shift                   5.000
= Required Time                 3.942
- Arrival Time                  3.193
= Slack Time                    0.749
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.865 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.509 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.299 | 0.237 |   2.452 |    3.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   3.049 |    3.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | B ^ -> Y v     | MUX2X1   | 0.257 | 0.144 |   3.193 |    3.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.257 | 0.000 |   3.193 |    3.942 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.649 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.507 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.179 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    0.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.331 | 0.025 |   0.910 |    0.162 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.916
- Setup                         1.522
+ Phase Shift                   5.000
= Required Time                 4.393
- Arrival Time                  3.635
= Slack Time                    0.758
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.874 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.518 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.973 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.256 | 0.268 |   2.483 |    3.241 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.273 | 0.259 |   2.742 |    3.500 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.129 | 0.244 |   2.986 |    3.744 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   3.503 |    4.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | MUX2X1   | 0.239 | 0.132 |   3.635 |    4.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D v            | DFFPOSX1 | 0.239 | 0.000 |   3.635 |    4.393 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.658 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.517 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.188 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    0.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.352 | 0.022 |   0.916 |    0.157 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.929
- Setup                         1.943
+ Phase Shift                   5.000
= Required Time                 3.986
- Arrival Time                  3.222
= Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.879 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.523 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.300 | 0.239 |   2.454 |    3.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   3.074 |    3.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.273 | 0.148 |   3.222 |    3.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.273 | 0.000 |   3.222 |    3.986 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.663 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.522 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.193 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.382 | 0.043 |   0.929 |    0.166 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         1.946
+ Phase Shift                   5.000
= Required Time                 3.953
- Arrival Time                  3.186
= Slack Time                    0.767
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.883 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.527 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.299 | 0.237 |   2.452 |    3.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   3.049 |    3.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150               | B ^ -> Y v     | MUX2X1   | 0.255 | 0.137 |   3.186 |    3.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.255 | 0.000 |   3.186 |    3.953 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.667 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.526 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.197 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    0.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.328 | 0.014 |   0.899 |    0.132 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.923
- Setup                         1.923
+ Phase Shift                   5.000
= Required Time                 4.000
- Arrival Time                  3.224
= Slack Time                    0.776
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.893 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.537 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.300 | 0.239 |   2.454 |    3.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   3.074 |    3.851 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.271 | 0.149 |   3.224 |    4.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.271 | 0.000 |   3.224 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.676 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.535 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.206 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.381 | 0.038 |   0.923 |    0.147 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.916
- Setup                         1.501
+ Phase Shift                   5.000
= Required Time                 4.416
- Arrival Time                  3.636
= Slack Time                    0.780
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.896 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.540 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    2.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.256 | 0.268 |   2.483 |    3.262 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.273 | 0.259 |   2.742 |    3.522 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.129 | 0.244 |   2.986 |    3.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   3.503 |    4.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | B ^ -> Y v     | MUX2X1   | 0.238 | 0.132 |   3.636 |    4.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D v            | DFFPOSX1 | 0.238 | 0.000 |   3.636 |    4.416 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.680 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.538 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.210 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    0.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.352 | 0.023 |   0.916 |    0.137 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         1.921
+ Phase Shift                   5.000
= Required Time                 3.976
- Arrival Time                  3.184
= Slack Time                    0.792
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.909 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.553 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    3.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.299 | 0.237 |   2.452 |    3.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   3.049 |    3.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | B ^ -> Y v     | MUX2X1   | 0.253 | 0.135 |   3.184 |    3.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.253 | 0.000 |   3.184 |    3.976 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.692 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.551 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.222 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    0.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.327 | 0.012 |   0.897 |    0.105 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.928
- Setup                         1.887
+ Phase Shift                   5.000
= Required Time                 4.041
- Arrival Time                  3.219
= Slack Time                    0.822
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.938 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.582 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    3.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.300 | 0.239 |   2.454 |    3.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   3.074 |    3.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.269 | 0.144 |   3.219 |    4.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.269 | 0.000 |   3.219 |    4.041 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.722 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.581 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.252 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.382 | 0.043 |   0.928 |    0.106 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.929
- Setup                         1.801
+ Phase Shift                   5.000
= Required Time                 4.127
- Arrival Time                  3.189
= Slack Time                    0.938
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.054 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.698 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    3.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.299 | 0.237 |   2.452 |    3.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   3.049 |    3.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201               | B ^ -> Y v     | MUX2X1   | 0.254 | 0.140 |   3.189 |    4.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.254 | 0.000 |   3.189 |    4.127 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.838 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.697 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.368 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.342 | 0.331 |   0.901 |   -0.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.351 | 0.027 |   0.929 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         1.706
+ Phase Shift                   5.000
= Required Time                 4.192
- Arrival Time                  3.182
= Slack Time                    1.010
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.126 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.770 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    3.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A v -> Y ^     | NOR3X1   | 0.314 | 0.243 |   2.458 |    3.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.530 | 0.573 |   3.031 |    4.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | B ^ -> Y v     | MUX2X1   | 0.243 | 0.150 |   3.181 |    4.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D v            | DFFPOSX1 | 0.243 | 0.000 |   3.182 |    4.192 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.910 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.769 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.440 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |   -0.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.328 | 0.012 |   0.898 |   -0.112 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
- Setup                         1.591
+ Phase Shift                   5.000
= Required Time                 4.321
- Arrival Time                  3.180
= Slack Time                    1.141
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.257 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.901 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    3.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A v -> Y ^     | NOR3X1   | 0.314 | 0.243 |   2.458 |    3.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.530 | 0.573 |   3.031 |    4.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | B ^ -> Y v     | MUX2X1   | 0.242 | 0.149 |   3.180 |    4.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D v            | DFFPOSX1 | 0.242 | 0.000 |   3.180 |    4.321 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.041 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.900 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.571 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.342 | 0.331 |   0.901 |   -0.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.348 | 0.011 |   0.912 |   -0.229 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
- Setup                         1.562
+ Phase Shift                   5.000
= Required Time                 4.339
- Arrival Time                  3.179
= Slack Time                    1.160
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.277 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    2.921 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    3.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A v -> Y ^     | NOR3X1   | 0.314 | 0.243 |   2.458 |    3.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.530 | 0.573 |   3.031 |    4.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | B ^ -> Y v     | MUX2X1   | 0.242 | 0.147 |   3.178 |    4.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.242 | 0.000 |   3.179 |    4.339 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.060 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.919 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.590 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |   -0.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.355 | 0.024 |   0.901 |   -0.259 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         1.480
+ Phase Shift                   5.000
= Required Time                 4.417
- Arrival Time                  3.165
= Slack Time                    1.252
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.368 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    3.012 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    3.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A v -> Y ^     | NOR3X1   | 0.314 | 0.243 |   2.458 |    3.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.530 | 0.573 |   3.031 |    4.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | B ^ -> Y v     | MUX2X1   | 0.232 | 0.133 |   3.164 |    4.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.232 | 0.000 |   3.165 |    4.417 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.152 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.011 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.682 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.327 | 0.018 |   0.897 |   -0.355 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         1.476
+ Phase Shift                   5.000
= Required Time                 4.420
- Arrival Time                  3.164
= Slack Time                    1.256
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.372 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    3.016 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    3.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A v -> Y ^     | NOR3X1   | 0.314 | 0.243 |   2.458 |    3.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.530 | 0.573 |   3.031 |    4.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138               | B ^ -> Y v     | MUX2X1   | 0.232 | 0.133 |   3.164 |    4.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.232 | 0.000 |   3.164 |    4.420 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.156 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.014 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.686 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.327 | 0.017 |   0.896 |   -0.360 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         1.456
+ Phase Shift                   5.000
= Required Time                 4.442
- Arrival Time                  3.171
= Slack Time                    1.270
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.386 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    3.030 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    3.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A v -> Y ^     | NOR3X1   | 0.314 | 0.243 |   2.458 |    3.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.530 | 0.573 |   3.031 |    4.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | B ^ -> Y v     | MUX2X1   | 0.236 | 0.140 |   3.171 |    4.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.236 | 0.000 |   3.171 |    4.442 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.170 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.029 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.700 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |   -0.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.353 | 0.020 |   0.897 |   -0.373 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
- Setup                         1.402
+ Phase Shift                   5.000
= Required Time                 4.502
- Arrival Time                  3.169
= Slack Time                    1.333
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.450 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    2.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    2.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    2.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    3.094 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    3.548 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A v -> Y ^     | NOR3X1   | 0.314 | 0.243 |   2.458 |    3.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.530 | 0.573 |   3.031 |    4.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | B ^ -> Y v     | MUX2X1   | 0.234 | 0.137 |   3.168 |    4.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D v            | DFFPOSX1 | 0.234 | 0.000 |   3.169 |    4.502 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.233 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.092 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.763 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |   -0.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.357 | 0.027 |   0.904 |   -0.429 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Setup                         0.128
+ Phase Shift                   5.000
= Required Time                 5.775
- Arrival Time                  4.365
= Slack Time                    1.410
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                    | write_enable v |         | 0.162 |       |   1.116 |    2.526 | 
     | U18                                                | YPAD v -> DI v | PADINC  | 0.041 | 0.141 |   1.257 |    2.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4   | 0.106 | 0.099 |   1.357 |    2.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1  | 0.251 | 0.152 |   1.508 |    2.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2   | 0.265 | 0.252 |   1.760 |    3.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OFC44_wenable_fi | A ^ -> Y v     | INVX2   | 0.139 | 0.131 |   1.891 |    3.301 | 
     | fo                                                 |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18                 | C v -> Y ^     | NAND3X1 | 0.223 | 0.148 |   2.039 |    3.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17                 | A ^ -> Y v     | INVX2   | 0.175 | 0.172 |   2.211 |    3.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13                 | B v -> Y ^     | NAND2X1 | 0.241 | 0.200 |   2.411 |    3.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12                 | A ^ -> Y ^     | XNOR2X1 | 0.687 | 0.538 |   2.949 |    4.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11                 | A ^ -> Y v     | XOR2X1  | 0.296 | 0.401 |   3.350 |    4.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U21                      | B v -> Y ^     | XOR2X1  | 0.426 | 0.401 |   3.751 |    5.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U20                      | B ^ -> Y v     | XOR2X1  | 0.199 | 0.296 |   4.047 |    5.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U19                      | B v -> Y ^     | NAND2X1 | 0.142 | 0.149 |   4.196 |    5.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U18                      | B ^ -> Y v     | NOR2X1  | 0.187 | 0.167 |   4.364 |    5.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg          | D v            | DFFSR   | 0.187 | 0.001 |   4.365 |    5.775 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -1.310 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -1.169 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |   -0.840 | 
     | nclk__L2_I1                               | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |   -0.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.343 | 0.019 |   0.903 |   -0.507 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
- Setup                         1.166
+ Phase Shift                   5.000
= Required Time                 4.741
- Arrival Time                  2.945
= Slack Time                    1.795
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.912 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    3.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    3.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    3.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    3.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_wenable_fif | A ^ -> Y v     | INVX2    | 0.501 | 0.396 |   2.156 |    3.951 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_67_0           | A v -> Y ^     | NOR3X1   | 0.224 | 0.147 |   2.303 |    4.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_66_0           | A ^ -> Y ^     | OR2X2    | 0.447 | 0.498 |   2.801 |    4.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165                 | B ^ -> Y v     | MUX2X1   | 0.219 | 0.144 |   2.945 |    4.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D v            | DFFPOSX1 | 0.219 | 0.000 |   2.945 |    4.741 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.695 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.554 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -1.225 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |   -0.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.341 | 0.032 |   0.907 |   -0.889 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         1.132
+ Phase Shift                   5.000
= Required Time                 4.766
- Arrival Time                  2.941
= Slack Time                    1.825
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.941 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    3.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    3.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    3.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    3.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_wenable_fif | A ^ -> Y v     | INVX2    | 0.501 | 0.396 |   2.156 |    3.981 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_67_0           | A v -> Y ^     | NOR3X1   | 0.224 | 0.147 |   2.303 |    4.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_66_0           | A ^ -> Y ^     | OR2X2    | 0.447 | 0.498 |   2.801 |    4.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148                 | B ^ -> Y v     | MUX2X1   | 0.217 | 0.139 |   2.940 |    4.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D v            | DFFPOSX1 | 0.217 | 0.000 |   2.941 |    4.766 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.725 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.584 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -1.255 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |   -0.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.339 | 0.024 |   0.898 |   -0.927 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.913
- Setup                         0.524
+ Phase Shift                   5.000
= Required Time                 5.389
- Arrival Time                  3.505
= Slack Time                    1.884
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    3.000 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    3.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    3.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    3.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    3.644 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    4.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.256 | 0.268 |   2.483 |    4.367 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.273 | 0.259 |   2.742 |    4.626 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.145 | 0.255 |   2.997 |    4.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC1_n191         | A ^ -> Y ^     | BUFX4    | 0.283 | 0.359 |   3.356 |    5.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210                 | B ^ -> Y v     | MUX2X1   | 0.187 | 0.148 |   3.504 |    5.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D v            | DFFPOSX1 | 0.187 | 0.001 |   3.505 |    5.389 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.784 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.643 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -1.314 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |   -1.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.360 | 0.036 |   0.913 |   -0.971 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: write_enable                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
- Setup                         0.206
+ Phase Shift                   5.000
= Required Time                 5.689
- Arrival Time                  3.755
= Slack Time                    1.935
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                    | write_enable v |         | 0.162 |       |   1.116 |    3.051 | 
     | U18                                                | YPAD v -> DI v | PADINC  | 0.041 | 0.141 |   1.257 |    3.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4   | 0.106 | 0.099 |   1.357 |    3.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1  | 0.251 | 0.152 |   1.508 |    3.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2   | 0.265 | 0.252 |   1.760 |    3.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OFC44_wenable_fi | A ^ -> Y v     | INVX2   | 0.139 | 0.131 |   1.891 |    3.825 | 
     | fo                                                 |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18                 | C v -> Y ^     | NAND3X1 | 0.223 | 0.148 |   2.039 |    3.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17                 | A ^ -> Y v     | INVX2   | 0.175 | 0.172 |   2.211 |    4.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13                 | B v -> Y ^     | NAND2X1 | 0.241 | 0.200 |   2.411 |    4.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12                 | A ^ -> Y ^     | XNOR2X1 | 0.687 | 0.538 |   2.949 |    4.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11                 | A ^ -> Y v     | XOR2X1  | 0.296 | 0.401 |   3.350 |    5.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U21                      | B v -> Y ^     | XOR2X1  | 0.426 | 0.401 |   3.751 |    5.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | D ^            | DFFSR   | 0.426 | 0.003 |   3.755 |    5.689 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -1.835 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -1.693 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |   -1.365 | 
     | nclk__L2_I2                             | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |   -1.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] | CLK ^          | DFFSR  | 0.326 | 0.016 |   0.895 |   -1.040 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         0.405
+ Phase Shift                   5.000
= Required Time                 5.485
- Arrival Time                  3.535
= Slack Time                    1.950
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    3.067 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    3.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    3.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    3.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    3.711 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    4.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.256 | 0.268 |   2.483 |    4.433 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.273 | 0.259 |   2.742 |    4.693 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y v     | MUX2X1   | 0.137 | 0.259 |   3.002 |    4.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC1_n191         | A v -> Y v     | BUFX4    | 0.282 | 0.381 |   3.383 |    5.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266                 | B v -> Y ^     | MUX2X1   | 0.168 | 0.152 |   3.535 |    5.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D ^            | DFFPOSX1 | 0.168 | 0.000 |   3.535 |    5.485 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.850 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.709 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -1.380 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |   -1.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.347 | 0.013 |   0.890 |   -1.060 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
- Setup                         1.019
+ Phase Shift                   5.000
= Required Time                 4.887
- Arrival Time                  2.936
= Slack Time                    1.951
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    3.068 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    3.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    3.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    3.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    3.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_wenable_fif | A ^ -> Y v     | INVX2    | 0.501 | 0.396 |   2.156 |    4.107 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_67_0           | A v -> Y ^     | NOR3X1   | 0.224 | 0.147 |   2.303 |    4.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_66_0           | A ^ -> Y ^     | OR2X2    | 0.447 | 0.498 |   2.801 |    4.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216                 | B ^ -> Y v     | MUX2X1   | 0.212 | 0.135 |   2.935 |    4.887 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D v            | DFFPOSX1 | 0.212 | 0.000 |   2.936 |    4.887 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.851 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.710 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -1.381 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |   -1.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.341 | 0.032 |   0.907 |   -1.045 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.916
- Setup                         0.413
+ Phase Shift                   5.000
= Required Time                 5.504
- Arrival Time                  3.550
= Slack Time                    1.954
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    3.070 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    3.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    3.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    3.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    3.714 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.561 | 0.455 |   2.215 |    4.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX1    | 0.256 | 0.268 |   2.483 |    4.437 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.273 | 0.259 |   2.742 |    4.696 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y v     | MUX2X1   | 0.137 | 0.259 |   3.002 |    4.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC1_n191         | A v -> Y v     | BUFX4    | 0.282 | 0.381 |   3.383 |    5.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159                 | B v -> Y ^     | MUX2X1   | 0.182 | 0.166 |   3.549 |    5.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6]   | D ^            | DFFPOSX1 | 0.182 | 0.000 |   3.550 |    5.504 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.854 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.713 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -1.384 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |   -1.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.361 | 0.039 |   0.916 |   -1.038 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
- Setup                         0.998
+ Phase Shift                   5.000
= Required Time                 4.890
- Arrival Time                  2.932
= Slack Time                    1.958
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    3.074 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.041 | 0.141 |   1.257 |    3.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.106 | 0.099 |   1.357 |    3.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.251 | 0.152 |   1.508 |    3.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.265 | 0.252 |   1.760 |    3.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_wenable_fif | A ^ -> Y v     | INVX2    | 0.501 | 0.396 |   2.156 |    4.114 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_67_0           | A v -> Y ^     | NOR3X1   | 0.224 | 0.147 |   2.303 |    4.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_66_0           | A ^ -> Y ^     | OR2X2    | 0.447 | 0.498 |   2.801 |    4.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B ^ -> Y v     | MUX2X1   | 0.210 | 0.131 |   2.932 |    4.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D v            | DFFPOSX1 | 0.210 | 0.000 |   2.932 |    4.890 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.858 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.716 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -1.388 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |   -1.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.335 | 0.013 |   0.888 |   -1.070 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

