{  Info "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1 1 C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf " "Found 1 design units and 1 entities in source file C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" { { Info "ISGN_ENTITY_NAME" "1 config_controller " "Found entity 1: config_controller" {  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" "config_controller" "" { Text "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" 102 1 0 } }  } }  } {  }  }
{  Info "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1 1 C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\address_counter.tdf " "Found 1 design units and 1 entities in source file C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\address_counter.tdf" { { Info "ISGN_ENTITY_NAME" "1 address_counter " "Found entity 1: address_counter" {  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\address_counter.tdf" "address_counter" "" { Text "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\address_counter.tdf" 41 1 0 } }  } }  } {  }  }
{  Info "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1 1 C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\data_bit_counter.tdf " "Found 1 design units and 1 entities in source file C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\data_bit_counter.tdf" { { Info "ISGN_ENTITY_NAME" "1 data_bit_counter " "Found entity 1: data_bit_counter" {  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\data_bit_counter.tdf" "data_bit_counter" "" { Text "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\data_bit_counter.tdf" 41 1 0 } }  } }  } {  }  }
{  Info "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1 1 C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\dclk_divider.tdf " "Found 1 design units and 1 entities in source file C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\dclk_divider.tdf" { { Info "ISGN_ENTITY_NAME" "1 dclk_divider " "Found entity 1: dclk_divider" {  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\dclk_divider.tdf" "dclk_divider" "" { Text "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\dclk_divider.tdf" 41 1 0 } }  } }  } {  }  }
{  Info "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1 1 C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\extra_clock_counter.tdf " "Found 1 design units and 1 entities in source file C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\extra_clock_counter.tdf" { { Info "ISGN_ENTITY_NAME" "1 extra_clock_counter " "Found entity 1: extra_clock_counter" {  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\extra_clock_counter.tdf" "extra_clock_counter" "" { Text "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\extra_clock_counter.tdf" 41 1 0 } }  } }  } {  }  }
{  Info "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1 1 C:\\quartus_2_1\\libraries\\megafunctions\\lpm_counter.tdf " "Found 1 design units and 1 entities in source file C:\\quartus_2_1\\libraries\\megafunctions\\lpm_counter.tdf" { { Info "ISGN_ENTITY_NAME" "1 lpm_counter " "Found entity 1: lpm_counter" {  } { { "C:\\quartus_2_1\\libraries\\megafunctions\\lpm_counter.tdf" "lpm_counter" "" { Text "C:\\quartus_2_1\\libraries\\megafunctions\\lpm_counter.tdf" 212 1 0 } }  } }  } {  }  }
{  Info "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "sync_boot_sel " "Power-up level of register sync_boot_sel is not specified -- using unspecifed power-up level" {  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" "" "" { Text "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" 142 3 0 } }  }  }
{  Warning "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sync_boot_sel data_in VCC " "Reduced register sync_boot_sel with stuck data_in port to stuck value VCC" {  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" "" "" { Text "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" 142 3 0 } }  }  }
{  Info "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power up high" {  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" "" "" { Text "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" 140 3 0 } }  }  }
{  Info "ISCL_SCL_TM_SUMMARY" "61 " "Implemented 61 device resources" { { Info "ISCL_SCL_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } } { Info "ISCL_SCL_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } } { Info "ISCL_SCL_TM_BIDIRS" "22 " "Implemented 22 bidirectional pins" {  } {  } } { Info "ISCL_SCL_TM_MCELLS" "33 " "Implemented 33 macrocells" {  } {  } }  } {  }  }
{  Info "IMPP_MPP_USER_DEVICE" "EPM7064AETC44-7 config_controller " "Selected device EPM7064AETC44-7 for design config_controller" {  } {  }  }
{  Warning "WCDB_CDB_UNATTACHED_ASGN" "" "Following nodes are assigned to locations or regions, but do not exist in design" { { Warning "WCDB_CDB_UNATTACHED_ASGN_SUB" "Apex_boot_sel " "Node Apex_boot_sel is assigned to location or region, but does not exist in design" {  } {  } }  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[0\] " "I/O standard setting for individual pin A\[0\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[1\] " "I/O standard setting for individual pin A\[1\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[2\] " "I/O standard setting for individual pin A\[2\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[3\] " "I/O standard setting for individual pin A\[3\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[4\] " "I/O standard setting for individual pin A\[4\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[5\] " "I/O standard setting for individual pin A\[5\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[6\] " "I/O standard setting for individual pin A\[6\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[7\] " "I/O standard setting for individual pin A\[7\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[8\] " "I/O standard setting for individual pin A\[8\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[9\] " "I/O standard setting for individual pin A\[9\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[10\] " "I/O standard setting for individual pin A\[10\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[11\] " "I/O standard setting for individual pin A\[11\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[12\] " "I/O standard setting for individual pin A\[12\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[13\] " "I/O standard setting for individual pin A\[13\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[14\] " "I/O standard setting for individual pin A\[14\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[15\] " "I/O standard setting for individual pin A\[15\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[16\] " "I/O standard setting for individual pin A\[16\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "A\[17\] " "I/O standard setting for individual pin A\[17\] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "flash_A18 " "I/O standard setting for individual pin flash_A18 not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "flash_CS_n " "I/O standard setting for individual pin flash_CS_n not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "flash_OE_n " "I/O standard setting for individual pin flash_OE_n not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "flash_byte_n " "I/O standard setting for individual pin flash_byte_n not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "Apex_nCONFIG " "I/O standard setting for individual pin Apex_nCONFIG not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "Apex_DCLK " "I/O standard setting for individual pin Apex_DCLK not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "Apex_CONF_DONE " "I/O standard setting for individual pin Apex_CONF_DONE not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "clk_CPLD " "I/O standard setting for individual pin clk_CPLD not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "RESET_n " "I/O standard setting for individual pin RESET_n not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Warning "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "Apex_nSTATUS " "I/O standard setting for individual pin Apex_nSTATUS not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  }  }
{  Info "ITDB_FULL_CLOCK_REG_RESULT" "clk_CPLD Internal 129.87 MHz register address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[2\] register counter_wrapped 7.7 ns " "Clock clk_CPLD has Internal fmax of 129.87 MHz between source register address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[2\] and destination register counter_wrapped (period= 7.7 ns)" { { Info "ITDB_FULL_DATA_PATH_RESULT" "+ Longest register register 4.500 ns " "+ Longest register to register delay is 4.500 ns" { { Info "ITDB_NODE_DELAY" "1 IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LC3 REG address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[2\] " "1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3; REG Node = 'address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[2\]'" {  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" "" "" { Report "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" Compiler "config_controller" "Greg Solands" "V1" "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller.quartus_db" { Floorplan "" "" "" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } } { "C:\\quartus_2_1\\libraries\\megafunctions\\lpm_counter.tdf" "" "" { Text "C:\\quartus_2_1\\libraries\\megafunctions\\lpm_counter.tdf" 244 9 0 } }  } } { Info "ITDB_NODE_DELAY" "2 IC(2.000 ns) + CELL(2.500 ns) 4.500 ns LC38 REG counter_wrapped " "2: + IC(2.000 ns) + CELL(2.500 ns) = 4.500 ns; Loc. = LC38; REG Node = 'counter_wrapped'" {  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" "" "" { Report "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" Compiler "config_controller" "Greg Solands" "V1" "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller.quartus_db" { Floorplan "" "" "4.500 ns" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2] counter_wrapped } "NODE_NAME" } } } { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" "" "" { Text "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" 141 3 0 } }  } } { Info "ITDB_TOTAL_CELL_DELAY" "2.500 ns " "Total cell delay = 2.500 ns" {  } {  } } { Info "ITDB_TOTAL_IC_DELAY" "2.000 ns " "Total interconnect delay = 2.000 ns" {  } {  } }  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" "" "" { Report "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" Compiler "config_controller" "Greg Solands" "V1" "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller.quartus_db" { Floorplan "" "" "4.500 ns" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2] counter_wrapped } "NODE_NAME" } } }  } } { Info "ITDB_FULL_CLOCK_SKEW_RESULT" "- Smallest 0.000 ns " "- Smallest clock skew is 0.000 ns" { { Info "ITDB_FULL_CLOCK_PATH_RESULT" "+ Shortest clk_CPLD destination register 2.600 ns " "+ Shortest clock path from clock clk_CPLD to destination register is 2.600 ns" { { Info "ITDB_NODE_DELAY" "1 IC(0.000 ns) + CELL(1.700 ns) 1.700 ns Pin_37 CLK clk_CPLD " "1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = Pin_37; CLK Node = 'clk_CPLD'" {  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" "" "" { Report "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" Compiler "config_controller" "Greg Solands" "V1" "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller.quartus_db" { Floorplan "" "" "" { clk_CPLD } "NODE_NAME" } } } { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" "" "" { Text "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" 104 2 0 } }  } } { Info "ITDB_NODE_DELAY" "2 IC(0.000 ns) + CELL(0.900 ns) 2.600 ns LC38 REG counter_wrapped " "2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC38; REG Node = 'counter_wrapped'" {  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" "" "" { Report "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" Compiler "config_controller" "Greg Solands" "V1" "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller.quartus_db" { Floorplan "" "" "0.900 ns" { clk_CPLD counter_wrapped } "NODE_NAME" } } } { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" "" "" { Text "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" 141 3 0 } }  } } { Info "ITDB_TOTAL_CELL_DELAY" "2.600 ns " "Total cell delay = 2.600 ns" {  } {  } }  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" "" "" { Report "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" Compiler "config_controller" "Greg Solands" "V1" "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller.quartus_db" { Floorplan "" "" "2.600 ns" { clk_CPLD clk_CPLD~out counter_wrapped } "NODE_NAME" } } }  } } { Info "ITDB_FULL_CLOCK_PATH_RESULT" "- Longest clk_CPLD source register 2.600 ns " "- Longest clock path from clock clk_CPLD to source register is 2.600 ns" { { Info "ITDB_NODE_DELAY" "1 IC(0.000 ns) + CELL(1.700 ns) 1.700 ns Pin_37 CLK clk_CPLD " "1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = Pin_37; CLK Node = 'clk_CPLD'" {  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" "" "" { Report "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" Compiler "config_controller" "Greg Solands" "V1" "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller.quartus_db" { Floorplan "" "" "" { clk_CPLD } "NODE_NAME" } } } { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" "" "" { Text "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" 104 2 0 } }  } } { Info "ITDB_NODE_DELAY" "2 IC(0.000 ns) + CELL(0.900 ns) 2.600 ns LC3 REG address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[2\] " "2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC3; REG Node = 'address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[2\]'" {  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" "" "" { Report "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" Compiler "config_controller" "Greg Solands" "V1" "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller.quartus_db" { Floorplan "" "" "0.900 ns" { clk_CPLD address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } } { "C:\\quartus_2_1\\libraries\\megafunctions\\lpm_counter.tdf" "" "" { Text "C:\\quartus_2_1\\libraries\\megafunctions\\lpm_counter.tdf" 244 9 0 } }  } } { Info "ITDB_TOTAL_CELL_DELAY" "2.600 ns " "Total cell delay = 2.600 ns" {  } {  } }  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" "" "" { Report "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" Compiler "config_controller" "Greg Solands" "V1" "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller.quartus_db" { Floorplan "" "" "2.600 ns" { clk_CPLD clk_CPLD~out address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } }  } }  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" "" "" { Report "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" Compiler "config_controller" "Greg Solands" "V1" "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller.quartus_db" { Floorplan "" "" "2.600 ns" { clk_CPLD clk_CPLD~out counter_wrapped } "NODE_NAME" } } } { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" "" "" { Report "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" Compiler "config_controller" "Greg Solands" "V1" "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller.quartus_db" { Floorplan "" "" "2.600 ns" { clk_CPLD clk_CPLD~out address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } }  } } { Info "ITDB_FULL_TCO_DELAY" "+ 1.200 ns " "+ Micro clock to output delay of source is 1.200 ns" {  } { { "C:\\quartus_2_1\\libraries\\megafunctions\\lpm_counter.tdf" "" "" { Text "C:\\quartus_2_1\\libraries\\megafunctions\\lpm_counter.tdf" 244 9 0 } }  } } { Info "ITDB_FULL_TSU_DELAY" "+ 2.000 ns " "+ Micro setup delay of destination is 2.000 ns" {  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" "" "" { Text "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\config_controller.tdf" 141 3 0 } }  } }  } { { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" "" "" { Report "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" Compiler "config_controller" "Greg Solands" "V1" "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller.quartus_db" { Floorplan "" "" "4.500 ns" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2] counter_wrapped } "NODE_NAME" } } } { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" "" "" { Report "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" Compiler "config_controller" "Greg Solands" "V1" "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller.quartus_db" { Floorplan "" "" "2.600 ns" { clk_CPLD clk_CPLD~out counter_wrapped } "NODE_NAME" } } } { "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" "" "" { Report "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller_Greg Solands_V1_cmp.qrpt" Compiler "config_controller" "Greg Solands" "V1" "C:\\qdesigns_2_0\\MAX_7064_FLASH_config_controller\\db\\config_controller.quartus_db" { Floorplan "" "" "2.600 ns" { clk_CPLD clk_CPLD~out address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } }  }  }
{  Info "ITAN_REQUIREMENTS_MET" "" "All timing requirements were met. See Report window for more details." {  } {  }  }
{  Info "IDBC_ERROR_COUNT" "config_controller Full compilation was successful 0 s 30 s " "Design config_controller: Full compilation was successful. 0 errors, 30 warnings" {  } {  }  }
