#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("obs_address0", 7, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("obs_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("obs_q0", 16, hls_in, 0, "ap_memory", "in_data", 1),
	Port_Property("init_0_address0", 4, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("init_0_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("init_0_q0", 128, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("init_1_address0", 4, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("init_1_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("init_1_q0", 128, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("transition_0_address0", 10, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("transition_0_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("transition_0_q0", 128, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("transition_0_address1", 10, hls_out, 3, "ap_memory", "MemPortADDR2", 1),
	Port_Property("transition_0_ce1", 1, hls_out, 3, "ap_memory", "MemPortCE2", 1),
	Port_Property("transition_0_q1", 128, hls_in, 3, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("transition_1_address0", 10, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("transition_1_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("transition_1_q0", 128, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("transition_1_address1", 10, hls_out, 4, "ap_memory", "MemPortADDR2", 1),
	Port_Property("transition_1_ce1", 1, hls_out, 4, "ap_memory", "MemPortCE2", 1),
	Port_Property("transition_1_q1", 128, hls_in, 4, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("emission_0_address0", 10, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("emission_0_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("emission_0_q0", 128, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("emission_1_address0", 10, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("emission_1_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("emission_1_q0", 128, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("path_address0", 7, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("path_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("path_we0", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("path_d0", 16, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("path_q0", 16, hls_in, 7, "ap_memory", "in_data", 1),
	Port_Property("ap_return", 32, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "viterbi";
