
BingFSAE_BMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011094  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001348  08011274  08011274  00012274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080125bc  080125bc  00014148  2**0
                  CONTENTS
  4 .ARM          00000008  080125bc  080125bc  000135bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080125c4  080125c4  00014148  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080125c4  080125c4  000135c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080125c8  080125c8  000135c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000148  20000000  080125cc  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000644  20000148  08012714  00014148  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000078c  08012714  0001478c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014148  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023083  00000000  00000000  00014178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000402f  00000000  00000000  000371fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d60  00000000  00000000  0003b230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016fe  00000000  00000000  0003cf90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bf24  00000000  00000000  0003e68e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027df6  00000000  00000000  0006a5b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011b64a  00000000  00000000  000923a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ad9f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008cac  00000000  00000000  001ada38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001b66e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000148 	.word	0x20000148
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801125c 	.word	0x0801125c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000014c 	.word	0x2000014c
 800021c:	0801125c 	.word	0x0801125c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b96a 	b.w	8000de8 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9d08      	ldr	r5, [sp, #32]
 8000b32:	460c      	mov	r4, r1
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d14e      	bne.n	8000bd6 <__udivmoddi4+0xaa>
 8000b38:	4694      	mov	ip, r2
 8000b3a:	458c      	cmp	ip, r1
 8000b3c:	4686      	mov	lr, r0
 8000b3e:	fab2 f282 	clz	r2, r2
 8000b42:	d962      	bls.n	8000c0a <__udivmoddi4+0xde>
 8000b44:	b14a      	cbz	r2, 8000b5a <__udivmoddi4+0x2e>
 8000b46:	f1c2 0320 	rsb	r3, r2, #32
 8000b4a:	4091      	lsls	r1, r2
 8000b4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000b50:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b54:	4319      	orrs	r1, r3
 8000b56:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b5a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b5e:	fa1f f68c 	uxth.w	r6, ip
 8000b62:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b66:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b6a:	fb07 1114 	mls	r1, r7, r4, r1
 8000b6e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b72:	fb04 f106 	mul.w	r1, r4, r6
 8000b76:	4299      	cmp	r1, r3
 8000b78:	d90a      	bls.n	8000b90 <__udivmoddi4+0x64>
 8000b7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b7e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b82:	f080 8112 	bcs.w	8000daa <__udivmoddi4+0x27e>
 8000b86:	4299      	cmp	r1, r3
 8000b88:	f240 810f 	bls.w	8000daa <__udivmoddi4+0x27e>
 8000b8c:	3c02      	subs	r4, #2
 8000b8e:	4463      	add	r3, ip
 8000b90:	1a59      	subs	r1, r3, r1
 8000b92:	fa1f f38e 	uxth.w	r3, lr
 8000b96:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b9a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b9e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ba2:	fb00 f606 	mul.w	r6, r0, r6
 8000ba6:	429e      	cmp	r6, r3
 8000ba8:	d90a      	bls.n	8000bc0 <__udivmoddi4+0x94>
 8000baa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bae:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bb2:	f080 80fc 	bcs.w	8000dae <__udivmoddi4+0x282>
 8000bb6:	429e      	cmp	r6, r3
 8000bb8:	f240 80f9 	bls.w	8000dae <__udivmoddi4+0x282>
 8000bbc:	4463      	add	r3, ip
 8000bbe:	3802      	subs	r0, #2
 8000bc0:	1b9b      	subs	r3, r3, r6
 8000bc2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	b11d      	cbz	r5, 8000bd2 <__udivmoddi4+0xa6>
 8000bca:	40d3      	lsrs	r3, r2
 8000bcc:	2200      	movs	r2, #0
 8000bce:	e9c5 3200 	strd	r3, r2, [r5]
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d905      	bls.n	8000be6 <__udivmoddi4+0xba>
 8000bda:	b10d      	cbz	r5, 8000be0 <__udivmoddi4+0xb4>
 8000bdc:	e9c5 0100 	strd	r0, r1, [r5]
 8000be0:	2100      	movs	r1, #0
 8000be2:	4608      	mov	r0, r1
 8000be4:	e7f5      	b.n	8000bd2 <__udivmoddi4+0xa6>
 8000be6:	fab3 f183 	clz	r1, r3
 8000bea:	2900      	cmp	r1, #0
 8000bec:	d146      	bne.n	8000c7c <__udivmoddi4+0x150>
 8000bee:	42a3      	cmp	r3, r4
 8000bf0:	d302      	bcc.n	8000bf8 <__udivmoddi4+0xcc>
 8000bf2:	4290      	cmp	r0, r2
 8000bf4:	f0c0 80f0 	bcc.w	8000dd8 <__udivmoddi4+0x2ac>
 8000bf8:	1a86      	subs	r6, r0, r2
 8000bfa:	eb64 0303 	sbc.w	r3, r4, r3
 8000bfe:	2001      	movs	r0, #1
 8000c00:	2d00      	cmp	r5, #0
 8000c02:	d0e6      	beq.n	8000bd2 <__udivmoddi4+0xa6>
 8000c04:	e9c5 6300 	strd	r6, r3, [r5]
 8000c08:	e7e3      	b.n	8000bd2 <__udivmoddi4+0xa6>
 8000c0a:	2a00      	cmp	r2, #0
 8000c0c:	f040 8090 	bne.w	8000d30 <__udivmoddi4+0x204>
 8000c10:	eba1 040c 	sub.w	r4, r1, ip
 8000c14:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c18:	fa1f f78c 	uxth.w	r7, ip
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb08 4416 	mls	r4, r8, r6, r4
 8000c2a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c2e:	fb07 f006 	mul.w	r0, r7, r6
 8000c32:	4298      	cmp	r0, r3
 8000c34:	d908      	bls.n	8000c48 <__udivmoddi4+0x11c>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c3e:	d202      	bcs.n	8000c46 <__udivmoddi4+0x11a>
 8000c40:	4298      	cmp	r0, r3
 8000c42:	f200 80cd 	bhi.w	8000de0 <__udivmoddi4+0x2b4>
 8000c46:	4626      	mov	r6, r4
 8000c48:	1a1c      	subs	r4, r3, r0
 8000c4a:	fa1f f38e 	uxth.w	r3, lr
 8000c4e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c52:	fb08 4410 	mls	r4, r8, r0, r4
 8000c56:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c5a:	fb00 f707 	mul.w	r7, r0, r7
 8000c5e:	429f      	cmp	r7, r3
 8000c60:	d908      	bls.n	8000c74 <__udivmoddi4+0x148>
 8000c62:	eb1c 0303 	adds.w	r3, ip, r3
 8000c66:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c6a:	d202      	bcs.n	8000c72 <__udivmoddi4+0x146>
 8000c6c:	429f      	cmp	r7, r3
 8000c6e:	f200 80b0 	bhi.w	8000dd2 <__udivmoddi4+0x2a6>
 8000c72:	4620      	mov	r0, r4
 8000c74:	1bdb      	subs	r3, r3, r7
 8000c76:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7a:	e7a5      	b.n	8000bc8 <__udivmoddi4+0x9c>
 8000c7c:	f1c1 0620 	rsb	r6, r1, #32
 8000c80:	408b      	lsls	r3, r1
 8000c82:	fa22 f706 	lsr.w	r7, r2, r6
 8000c86:	431f      	orrs	r7, r3
 8000c88:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c8c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c90:	ea43 030c 	orr.w	r3, r3, ip
 8000c94:	40f4      	lsrs	r4, r6
 8000c96:	fa00 f801 	lsl.w	r8, r0, r1
 8000c9a:	0c38      	lsrs	r0, r7, #16
 8000c9c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ca0:	fbb4 fef0 	udiv	lr, r4, r0
 8000ca4:	fa1f fc87 	uxth.w	ip, r7
 8000ca8:	fb00 441e 	mls	r4, r0, lr, r4
 8000cac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cb0:	fb0e f90c 	mul.w	r9, lr, ip
 8000cb4:	45a1      	cmp	r9, r4
 8000cb6:	fa02 f201 	lsl.w	r2, r2, r1
 8000cba:	d90a      	bls.n	8000cd2 <__udivmoddi4+0x1a6>
 8000cbc:	193c      	adds	r4, r7, r4
 8000cbe:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000cc2:	f080 8084 	bcs.w	8000dce <__udivmoddi4+0x2a2>
 8000cc6:	45a1      	cmp	r9, r4
 8000cc8:	f240 8081 	bls.w	8000dce <__udivmoddi4+0x2a2>
 8000ccc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000cd0:	443c      	add	r4, r7
 8000cd2:	eba4 0409 	sub.w	r4, r4, r9
 8000cd6:	fa1f f983 	uxth.w	r9, r3
 8000cda:	fbb4 f3f0 	udiv	r3, r4, r0
 8000cde:	fb00 4413 	mls	r4, r0, r3, r4
 8000ce2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ce6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cea:	45a4      	cmp	ip, r4
 8000cec:	d907      	bls.n	8000cfe <__udivmoddi4+0x1d2>
 8000cee:	193c      	adds	r4, r7, r4
 8000cf0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cf4:	d267      	bcs.n	8000dc6 <__udivmoddi4+0x29a>
 8000cf6:	45a4      	cmp	ip, r4
 8000cf8:	d965      	bls.n	8000dc6 <__udivmoddi4+0x29a>
 8000cfa:	3b02      	subs	r3, #2
 8000cfc:	443c      	add	r4, r7
 8000cfe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d02:	fba0 9302 	umull	r9, r3, r0, r2
 8000d06:	eba4 040c 	sub.w	r4, r4, ip
 8000d0a:	429c      	cmp	r4, r3
 8000d0c:	46ce      	mov	lr, r9
 8000d0e:	469c      	mov	ip, r3
 8000d10:	d351      	bcc.n	8000db6 <__udivmoddi4+0x28a>
 8000d12:	d04e      	beq.n	8000db2 <__udivmoddi4+0x286>
 8000d14:	b155      	cbz	r5, 8000d2c <__udivmoddi4+0x200>
 8000d16:	ebb8 030e 	subs.w	r3, r8, lr
 8000d1a:	eb64 040c 	sbc.w	r4, r4, ip
 8000d1e:	fa04 f606 	lsl.w	r6, r4, r6
 8000d22:	40cb      	lsrs	r3, r1
 8000d24:	431e      	orrs	r6, r3
 8000d26:	40cc      	lsrs	r4, r1
 8000d28:	e9c5 6400 	strd	r6, r4, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	e750      	b.n	8000bd2 <__udivmoddi4+0xa6>
 8000d30:	f1c2 0320 	rsb	r3, r2, #32
 8000d34:	fa20 f103 	lsr.w	r1, r0, r3
 8000d38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d3c:	fa24 f303 	lsr.w	r3, r4, r3
 8000d40:	4094      	lsls	r4, r2
 8000d42:	430c      	orrs	r4, r1
 8000d44:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d48:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d4c:	fa1f f78c 	uxth.w	r7, ip
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3110 	mls	r1, r8, r0, r3
 8000d58:	0c23      	lsrs	r3, r4, #16
 8000d5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5e:	fb00 f107 	mul.w	r1, r0, r7
 8000d62:	4299      	cmp	r1, r3
 8000d64:	d908      	bls.n	8000d78 <__udivmoddi4+0x24c>
 8000d66:	eb1c 0303 	adds.w	r3, ip, r3
 8000d6a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d6e:	d22c      	bcs.n	8000dca <__udivmoddi4+0x29e>
 8000d70:	4299      	cmp	r1, r3
 8000d72:	d92a      	bls.n	8000dca <__udivmoddi4+0x29e>
 8000d74:	3802      	subs	r0, #2
 8000d76:	4463      	add	r3, ip
 8000d78:	1a5b      	subs	r3, r3, r1
 8000d7a:	b2a4      	uxth	r4, r4
 8000d7c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d80:	fb08 3311 	mls	r3, r8, r1, r3
 8000d84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d88:	fb01 f307 	mul.w	r3, r1, r7
 8000d8c:	42a3      	cmp	r3, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x276>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d98:	d213      	bcs.n	8000dc2 <__udivmoddi4+0x296>
 8000d9a:	42a3      	cmp	r3, r4
 8000d9c:	d911      	bls.n	8000dc2 <__udivmoddi4+0x296>
 8000d9e:	3902      	subs	r1, #2
 8000da0:	4464      	add	r4, ip
 8000da2:	1ae4      	subs	r4, r4, r3
 8000da4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000da8:	e739      	b.n	8000c1e <__udivmoddi4+0xf2>
 8000daa:	4604      	mov	r4, r0
 8000dac:	e6f0      	b.n	8000b90 <__udivmoddi4+0x64>
 8000dae:	4608      	mov	r0, r1
 8000db0:	e706      	b.n	8000bc0 <__udivmoddi4+0x94>
 8000db2:	45c8      	cmp	r8, r9
 8000db4:	d2ae      	bcs.n	8000d14 <__udivmoddi4+0x1e8>
 8000db6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000dba:	eb63 0c07 	sbc.w	ip, r3, r7
 8000dbe:	3801      	subs	r0, #1
 8000dc0:	e7a8      	b.n	8000d14 <__udivmoddi4+0x1e8>
 8000dc2:	4631      	mov	r1, r6
 8000dc4:	e7ed      	b.n	8000da2 <__udivmoddi4+0x276>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	e799      	b.n	8000cfe <__udivmoddi4+0x1d2>
 8000dca:	4630      	mov	r0, r6
 8000dcc:	e7d4      	b.n	8000d78 <__udivmoddi4+0x24c>
 8000dce:	46d6      	mov	lr, sl
 8000dd0:	e77f      	b.n	8000cd2 <__udivmoddi4+0x1a6>
 8000dd2:	4463      	add	r3, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	e74d      	b.n	8000c74 <__udivmoddi4+0x148>
 8000dd8:	4606      	mov	r6, r0
 8000dda:	4623      	mov	r3, r4
 8000ddc:	4608      	mov	r0, r1
 8000dde:	e70f      	b.n	8000c00 <__udivmoddi4+0xd4>
 8000de0:	3e02      	subs	r6, #2
 8000de2:	4463      	add	r3, ip
 8000de4:	e730      	b.n	8000c48 <__udivmoddi4+0x11c>
 8000de6:	bf00      	nop

08000de8 <__aeabi_idiv0>:
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop

08000dec <Pec15_Calc>:
uint16_t Pec15_Calc
( 
uint8_t len, /* Number of bytes that will be used to calculate a PEC */
uint8_t *data /* Array of data that will be used to calculate  a PEC */								 
)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	6039      	str	r1, [r7, #0]
 8000df6:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder,addr;
  remainder = 16; /* initialize the PEC */
 8000df8:	2310      	movs	r3, #16
 8000dfa:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	737b      	strb	r3, [r7, #13]
 8000e00:	e018      	b.n	8000e34 <Pec15_Calc+0x48>
  {
    addr = (((remainder>>7)^data[i])&0xff);/* calculate PEC table address */
 8000e02:	89fb      	ldrh	r3, [r7, #14]
 8000e04:	09db      	lsrs	r3, r3, #7
 8000e06:	b29b      	uxth	r3, r3
 8000e08:	7b7a      	ldrb	r2, [r7, #13]
 8000e0a:	6839      	ldr	r1, [r7, #0]
 8000e0c:	440a      	add	r2, r1
 8000e0e:	7812      	ldrb	r2, [r2, #0]
 8000e10:	4053      	eors	r3, r2
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	817b      	strh	r3, [r7, #10]
    remainder = ((remainder<<8)^Crc15Table[addr]);
 8000e18:	89fb      	ldrh	r3, [r7, #14]
 8000e1a:	021b      	lsls	r3, r3, #8
 8000e1c:	b21a      	sxth	r2, r3
 8000e1e:	897b      	ldrh	r3, [r7, #10]
 8000e20:	490b      	ldr	r1, [pc, #44]	@ (8000e50 <Pec15_Calc+0x64>)
 8000e22:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000e26:	b21b      	sxth	r3, r3
 8000e28:	4053      	eors	r3, r2
 8000e2a:	b21b      	sxth	r3, r3
 8000e2c:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8000e2e:	7b7b      	ldrb	r3, [r7, #13]
 8000e30:	3301      	adds	r3, #1
 8000e32:	737b      	strb	r3, [r7, #13]
 8000e34:	7b7a      	ldrb	r2, [r7, #13]
 8000e36:	79fb      	ldrb	r3, [r7, #7]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	d3e2      	bcc.n	8000e02 <Pec15_Calc+0x16>
  }
  return(remainder*2);/* The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2 */
 8000e3c:	89fb      	ldrh	r3, [r7, #14]
 8000e3e:	005b      	lsls	r3, r3, #1
 8000e40:	b29b      	uxth	r3, r3
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3714      	adds	r7, #20
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	08012238 	.word	0x08012238

08000e54 <pec10_calc>:

uint16_t pec10_calc( bool bIsRxCmd, int nLength, uint8_t *pDataBuf)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b087      	sub	sp, #28
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	607a      	str	r2, [r7, #4]
 8000e60:	73fb      	strb	r3, [r7, #15]
    uint16_t nRemainder = 16u; /* PEC_SEED */
 8000e62:	2310      	movs	r3, #16
 8000e64:	82fb      	strh	r3, [r7, #22]
    /* x10 + x7 + x3 + x2 + x + 1 <- the CRC10 polynomial 100 1000 1111 */
    uint16_t nPolynomial = 0x8Fu;
 8000e66:	238f      	movs	r3, #143	@ 0x8f
 8000e68:	827b      	strh	r3, [r7, #18]
    uint8_t nByteIndex, nBitIndex;
  
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	757b      	strb	r3, [r7, #21]
 8000e6e:	e024      	b.n	8000eba <pec10_calc+0x66>
  {
    /* Bring the next byte into the remainder. */
        nRemainder ^= (uint16_t)((uint16_t)pDataBuf[nByteIndex] << 2u);
 8000e70:	7d7b      	ldrb	r3, [r7, #21]
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	4413      	add	r3, r2
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	b29a      	uxth	r2, r3
 8000e7c:	8afb      	ldrh	r3, [r7, #22]
 8000e7e:	4053      	eors	r3, r2
 8000e80:	82fb      	strh	r3, [r7, #22]
 
    /* Perform modulo-2 division, a bit at a time.*/
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 8000e82:	2308      	movs	r3, #8
 8000e84:	753b      	strb	r3, [r7, #20]
 8000e86:	e012      	b.n	8000eae <pec10_calc+0x5a>
    {
      /* Try to divide the current data bit. */
            if ((nRemainder & 0x200u) > 0u)
 8000e88:	8afb      	ldrh	r3, [r7, #22]
 8000e8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d007      	beq.n	8000ea2 <pec10_calc+0x4e>
      {
                nRemainder = (uint16_t)((nRemainder << 1u));
 8000e92:	8afb      	ldrh	r3, [r7, #22]
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	82fb      	strh	r3, [r7, #22]
                nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 8000e98:	8afa      	ldrh	r2, [r7, #22]
 8000e9a:	8a7b      	ldrh	r3, [r7, #18]
 8000e9c:	4053      	eors	r3, r2
 8000e9e:	82fb      	strh	r3, [r7, #22]
 8000ea0:	e002      	b.n	8000ea8 <pec10_calc+0x54>
      }
      else
      {
                nRemainder = (uint16_t)(nRemainder << 1u);
 8000ea2:	8afb      	ldrh	r3, [r7, #22]
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	82fb      	strh	r3, [r7, #22]
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 8000ea8:	7d3b      	ldrb	r3, [r7, #20]
 8000eaa:	3b01      	subs	r3, #1
 8000eac:	753b      	strb	r3, [r7, #20]
 8000eae:	7d3b      	ldrb	r3, [r7, #20]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d1e9      	bne.n	8000e88 <pec10_calc+0x34>
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 8000eb4:	7d7b      	ldrb	r3, [r7, #21]
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	757b      	strb	r3, [r7, #21]
 8000eba:	7d7b      	ldrb	r3, [r7, #21]
 8000ebc:	68ba      	ldr	r2, [r7, #8]
 8000ebe:	429a      	cmp	r2, r3
 8000ec0:	dcd6      	bgt.n	8000e70 <pec10_calc+0x1c>
      }
    }
  }
 
    /* If array is from received buffer add command counter to crc calculation */
    if (bIsRxCmd == true)
 8000ec2:	7bfb      	ldrb	r3, [r7, #15]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d00e      	beq.n	8000ee6 <pec10_calc+0x92>
  {  
        nRemainder ^= (uint16_t)(((uint16_t)pDataBuf[nLength] & (uint8_t)0xFC) << 2u);
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	687a      	ldr	r2, [r7, #4]
 8000ecc:	4413      	add	r3, r2
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	b21b      	sxth	r3, r3
 8000ed2:	009b      	lsls	r3, r3, #2
 8000ed4:	b21b      	sxth	r3, r3
 8000ed6:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
 8000eda:	b21a      	sxth	r2, r3
 8000edc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000ee0:	4053      	eors	r3, r2
 8000ee2:	b21b      	sxth	r3, r3
 8000ee4:	82fb      	strh	r3, [r7, #22]
  }
  /* Perform modulo-2 division, a bit at a time */
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 8000ee6:	2306      	movs	r3, #6
 8000ee8:	753b      	strb	r3, [r7, #20]
 8000eea:	e012      	b.n	8000f12 <pec10_calc+0xbe>
  {
    /* Try to divide the current data bit */
        if ((nRemainder & 0x200u) > 0u)
 8000eec:	8afb      	ldrh	r3, [r7, #22]
 8000eee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d007      	beq.n	8000f06 <pec10_calc+0xb2>
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 8000ef6:	8afb      	ldrh	r3, [r7, #22]
 8000ef8:	005b      	lsls	r3, r3, #1
 8000efa:	82fb      	strh	r3, [r7, #22]
            nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 8000efc:	8afa      	ldrh	r2, [r7, #22]
 8000efe:	8a7b      	ldrh	r3, [r7, #18]
 8000f00:	4053      	eors	r3, r2
 8000f02:	82fb      	strh	r3, [r7, #22]
 8000f04:	e002      	b.n	8000f0c <pec10_calc+0xb8>
    }
    else
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 8000f06:	8afb      	ldrh	r3, [r7, #22]
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	82fb      	strh	r3, [r7, #22]
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 8000f0c:	7d3b      	ldrb	r3, [r7, #20]
 8000f0e:	3b01      	subs	r3, #1
 8000f10:	753b      	strb	r3, [r7, #20]
 8000f12:	7d3b      	ldrb	r3, [r7, #20]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d1e9      	bne.n	8000eec <pec10_calc+0x98>
    }
  }
    return ((uint16_t)(nRemainder & 0x3FFu));
 8000f18:	8afb      	ldrh	r3, [r7, #22]
 8000f1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000f1e:	b29b      	uxth	r3, r3
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	371c      	adds	r7, #28
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <spiSendCmd>:
* @return None
*
*******************************************************************************
*/
void spiSendCmd(uint8_t tx_cmd[2])
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  uint8_t cmd[4];
  uint16_t cmd_pec;	
  cmd[0] = tx_cmd[0];
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	723b      	strb	r3, [r7, #8]
  cmd[1] =  tx_cmd[1];
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	785b      	ldrb	r3, [r3, #1]
 8000f3e:	727b      	strb	r3, [r7, #9]
  cmd_pec = Pec15_Calc(2, cmd);
 8000f40:	f107 0308 	add.w	r3, r7, #8
 8000f44:	4619      	mov	r1, r3
 8000f46:	2002      	movs	r0, #2
 8000f48:	f7ff ff50 	bl	8000dec <Pec15_Calc>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	81fb      	strh	r3, [r7, #14]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8000f50:	89fb      	ldrh	r3, [r7, #14]
 8000f52:	0a1b      	lsrs	r3, r3, #8
 8000f54:	b29b      	uxth	r3, r3
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t)(cmd_pec);
 8000f5a:	89fb      	ldrh	r3, [r7, #14]
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	72fb      	strb	r3, [r7, #11]
  adBmsCsLow();
 8000f60:	f006 fc6a 	bl	8007838 <adBmsCsLow>
  spiWriteBytes(4, &cmd[0]);
 8000f64:	f107 0308 	add.w	r3, r7, #8
 8000f68:	4619      	mov	r1, r3
 8000f6a:	2004      	movs	r0, #4
 8000f6c:	f006 fc7c 	bl	8007868 <spiWriteBytes>
  adBmsCsHigh();
 8000f70:	f006 fc6e 	bl	8007850 <adBmsCsHigh>
}
 8000f74:	bf00      	nop
 8000f76:	3710      	adds	r7, #16
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <spiReadData>:
uint8_t *rx_data,
uint8_t *pec_error,
uint8_t *cmd_cntr,
uint8_t regData_size
)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b08c      	sub	sp, #48	@ 0x30
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60b9      	str	r1, [r7, #8]
 8000f84:	607a      	str	r2, [r7, #4]
 8000f86:	603b      	str	r3, [r7, #0]
 8000f88:	4603      	mov	r3, r0
 8000f8a:	73fb      	strb	r3, [r7, #15]
  uint8_t *data, *copyArray, src_address = 0;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint16_t cmd_pec, received_pec, calculated_pec;
  uint8_t BYTES_IN_REG = regData_size;
 8000f92:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8000f96:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  uint8_t RX_BUFFER = (regData_size * tIC);
 8000f9a:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	fb12 f303 	smulbb	r3, r2, r3
 8000fa4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  
  data = (uint8_t *)calloc(RX_BUFFER, sizeof(uint8_t));
 8000fa8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000fac:	2101      	movs	r1, #1
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f00e fba0 	bl	800f6f4 <calloc>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	627b      	str	r3, [r7, #36]	@ 0x24
  copyArray = (uint8_t *)calloc(BYTES_IN_REG, sizeof(uint8_t));
 8000fb8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000fbc:	2101      	movs	r1, #1
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f00e fb98 	bl	800f6f4 <calloc>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	623b      	str	r3, [r7, #32]
  if((data == NULL) || (copyArray == NULL))
 8000fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d002      	beq.n	8000fd4 <spiReadData+0x58>
 8000fce:	6a3b      	ldr	r3, [r7, #32]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d105      	bne.n	8000fe0 <spiReadData+0x64>
  {
   #ifdef MBED     
    pc.printf(" Failed to allocate spi read data memory \n");
    #else
    printf(" Failed to allocate spi read data memory \n");
 8000fd4:	486b      	ldr	r0, [pc, #428]	@ (8001184 <spiReadData+0x208>)
 8000fd6:	f00e fda3 	bl	800fb20 <puts>
    #endif	  
    exit(0);
 8000fda:	2000      	movs	r0, #0
 8000fdc:	f00e fba6 	bl	800f72c <exit>
  }
  else
  {
    uint8_t cmd[4];
    cmd[0] = tx_cmd[0];
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	753b      	strb	r3, [r7, #20]
    cmd[1] = tx_cmd[1];
 8000fe6:	68bb      	ldr	r3, [r7, #8]
 8000fe8:	785b      	ldrb	r3, [r3, #1]
 8000fea:	757b      	strb	r3, [r7, #21]
    cmd_pec = Pec15_Calc(2, cmd);
 8000fec:	f107 0314 	add.w	r3, r7, #20
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	2002      	movs	r0, #2
 8000ff4:	f7ff fefa 	bl	8000dec <Pec15_Calc>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	83fb      	strh	r3, [r7, #30]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8000ffc:	8bfb      	ldrh	r3, [r7, #30]
 8000ffe:	0a1b      	lsrs	r3, r3, #8
 8001000:	b29b      	uxth	r3, r3
 8001002:	b2db      	uxtb	r3, r3
 8001004:	75bb      	strb	r3, [r7, #22]
    cmd[3] = (uint8_t)(cmd_pec);
 8001006:	8bfb      	ldrh	r3, [r7, #30]
 8001008:	b2db      	uxtb	r3, r3
 800100a:	75fb      	strb	r3, [r7, #23]
    adBmsWakeupIc(tIC);
 800100c:	7bfb      	ldrb	r3, [r7, #15]
 800100e:	4618      	mov	r0, r3
 8001010:	f006 fca0 	bl	8007954 <adBmsWakeupIc>
    adBmsCsLow();
 8001014:	f006 fc10 	bl	8007838 <adBmsCsLow>
    spiWriteReadBytes(&cmd[0], &data[0], RX_BUFFER);                 /* Read the configuration data of all ICs on the daisy chain into readdata array */
 8001018:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800101c:	b29a      	uxth	r2, r3
 800101e:	f107 0314 	add.w	r3, r7, #20
 8001022:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001024:	4618      	mov	r0, r3
 8001026:	f006 fc33 	bl	8007890 <spiWriteReadBytes>
    adBmsCsHigh();
 800102a:	f006 fc11 	bl	8007850 <adBmsCsHigh>
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 800102e:	2300      	movs	r3, #0
 8001030:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001034:	e096      	b.n	8001164 <spiReadData+0x1e8>
    {																																      /* Into the r_comm array as well as check the received data for any bit errors */
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 8001036:	2300      	movs	r3, #0
 8001038:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800103c:	e01e      	b.n	800107c <spiReadData+0x100>
      {
        rx_data[(current_ic*BYTES_IN_REG)+current_byte] = data[current_byte + (current_ic*BYTES_IN_REG)];
 800103e:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001042:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001046:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800104a:	fb01 f303 	mul.w	r3, r1, r3
 800104e:	4413      	add	r3, r2
 8001050:	461a      	mov	r2, r3
 8001052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001054:	441a      	add	r2, r3
 8001056:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800105a:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800105e:	fb03 f101 	mul.w	r1, r3, r1
 8001062:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001066:	440b      	add	r3, r1
 8001068:	4619      	mov	r1, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	440b      	add	r3, r1
 800106e:	7812      	ldrb	r2, [r2, #0]
 8001070:	701a      	strb	r2, [r3, #0]
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 8001072:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001076:	3301      	adds	r3, #1
 8001078:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800107c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001080:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001084:	429a      	cmp	r2, r3
 8001086:	d3da      	bcc.n	800103e <spiReadData+0xc2>
      }
      /* Get command counter value */
      cmd_cntr[current_ic] = (data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] >> 2);
 8001088:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800108c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001090:	fb03 f202 	mul.w	r2, r3, r2
 8001094:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001098:	3b02      	subs	r3, #2
 800109a:	4413      	add	r3, r2
 800109c:	461a      	mov	r2, r3
 800109e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a0:	4413      	add	r3, r2
 80010a2:	781a      	ldrb	r2, [r3, #0]
 80010a4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80010a8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80010aa:	440b      	add	r3, r1
 80010ac:	0892      	lsrs	r2, r2, #2
 80010ae:	b2d2      	uxtb	r2, r2
 80010b0:	701a      	strb	r2, [r3, #0]
      /* Get received pec value from ic*/
      received_pec = (uint16_t)(((data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] & 0x03) << 8) | data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 1)]);
 80010b2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80010b6:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80010ba:	fb03 f202 	mul.w	r2, r3, r2
 80010be:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80010c2:	3b02      	subs	r3, #2
 80010c4:	4413      	add	r3, r2
 80010c6:	461a      	mov	r2, r3
 80010c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ca:	4413      	add	r3, r2
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	021b      	lsls	r3, r3, #8
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80010d6:	b21a      	sxth	r2, r3
 80010d8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80010dc:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 80010e0:	fb03 f101 	mul.w	r1, r3, r1
 80010e4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80010e8:	3b01      	subs	r3, #1
 80010ea:	440b      	add	r3, r1
 80010ec:	4619      	mov	r1, r3
 80010ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f0:	440b      	add	r3, r1
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	b21b      	sxth	r3, r3
 80010f6:	4313      	orrs	r3, r2
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	83bb      	strh	r3, [r7, #28]
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], BYTES_IN_REG);
 80010fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001100:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001102:	4413      	add	r3, r2
 8001104:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001108:	4619      	mov	r1, r3
 800110a:	6a38      	ldr	r0, [r7, #32]
 800110c:	f00e fe85 	bl	800fe1a <memcpy>
      src_address = ((current_ic+1) * (regData_size));
 8001110:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001114:	3301      	adds	r3, #1
 8001116:	b2db      	uxtb	r3, r3
 8001118:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 800111c:	fb12 f303 	smulbb	r3, r2, r3
 8001120:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      /* Calculate data pec */
      calculated_pec = (uint16_t)pec10_calc(true, (BYTES_IN_REG-2), &copyArray[0]);
 8001124:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001128:	3b02      	subs	r3, #2
 800112a:	6a3a      	ldr	r2, [r7, #32]
 800112c:	4619      	mov	r1, r3
 800112e:	2001      	movs	r0, #1
 8001130:	f7ff fe90 	bl	8000e54 <pec10_calc>
 8001134:	4603      	mov	r3, r0
 8001136:	837b      	strh	r3, [r7, #26]
      /* Match received pec with calculated pec */
      if (received_pec == calculated_pec){ pec_error[current_ic] = 0; }/* If no error is there value set to 0 */
 8001138:	8bba      	ldrh	r2, [r7, #28]
 800113a:	8b7b      	ldrh	r3, [r7, #26]
 800113c:	429a      	cmp	r2, r3
 800113e:	d106      	bne.n	800114e <spiReadData+0x1d2>
 8001140:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001144:	683a      	ldr	r2, [r7, #0]
 8001146:	4413      	add	r3, r2
 8001148:	2200      	movs	r2, #0
 800114a:	701a      	strb	r2, [r3, #0]
 800114c:	e005      	b.n	800115a <spiReadData+0x1de>
      else{ pec_error[current_ic] = 1; }                               /* If error is there value set to 1 */                         
 800114e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001152:	683a      	ldr	r2, [r7, #0]
 8001154:	4413      	add	r3, r2
 8001156:	2201      	movs	r2, #1
 8001158:	701a      	strb	r2, [r3, #0]
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 800115a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800115e:	3301      	adds	r3, #1
 8001160:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001164:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	429a      	cmp	r2, r3
 800116c:	f4ff af63 	bcc.w	8001036 <spiReadData+0xba>
    }
  }
  free(data);
 8001170:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001172:	f00e faed 	bl	800f750 <free>
  free(copyArray);
 8001176:	6a38      	ldr	r0, [r7, #32]
 8001178:	f00e faea 	bl	800f750 <free>
}
 800117c:	bf00      	nop
 800117e:	3730      	adds	r7, #48	@ 0x30
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	08011274 	.word	0x08011274

08001188 <adBmsReadData>:
* @return None 
*
*******************************************************************************
*/
void adBmsReadData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b090      	sub	sp, #64	@ 0x40
 800118c:	af02      	add	r7, sp, #8
 800118e:	60b9      	str	r1, [r7, #8]
 8001190:	607a      	str	r2, [r7, #4]
 8001192:	461a      	mov	r2, r3
 8001194:	4603      	mov	r3, r0
 8001196:	73fb      	strb	r3, [r7, #15]
 8001198:	4613      	mov	r3, r2
 800119a:	73bb      	strb	r3, [r7, #14]
  uint16_t rBuff_size;
  uint8_t regData_size;
  if(group == ALL_GRP)
 800119c:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d142      	bne.n	800122a <adBmsReadData+0xa2>
  {
    if(type == Rdcvall){rBuff_size = RDCVALL_SIZE; regData_size = RDCVALL_SIZE;}
 80011a4:	7bbb      	ldrb	r3, [r7, #14]
 80011a6:	2b0c      	cmp	r3, #12
 80011a8:	d105      	bne.n	80011b6 <adBmsReadData+0x2e>
 80011aa:	2322      	movs	r3, #34	@ 0x22
 80011ac:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80011ae:	2322      	movs	r3, #34	@ 0x22
 80011b0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80011b4:	e040      	b.n	8001238 <adBmsReadData+0xb0>
    else if(type == Rdsall){rBuff_size = RDSALL_SIZE; regData_size = RDSALL_SIZE;}
 80011b6:	7bbb      	ldrb	r3, [r7, #14]
 80011b8:	2b0e      	cmp	r3, #14
 80011ba:	d105      	bne.n	80011c8 <adBmsReadData+0x40>
 80011bc:	2322      	movs	r3, #34	@ 0x22
 80011be:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80011c0:	2322      	movs	r3, #34	@ 0x22
 80011c2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80011c6:	e037      	b.n	8001238 <adBmsReadData+0xb0>
    else if(type == Rdacall){rBuff_size = RDACALL_SIZE; regData_size = RDACALL_SIZE;}
 80011c8:	7bbb      	ldrb	r3, [r7, #14]
 80011ca:	2b0d      	cmp	r3, #13
 80011cc:	d105      	bne.n	80011da <adBmsReadData+0x52>
 80011ce:	2322      	movs	r3, #34	@ 0x22
 80011d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80011d2:	2322      	movs	r3, #34	@ 0x22
 80011d4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80011d8:	e02e      	b.n	8001238 <adBmsReadData+0xb0>
    else if(type == Rdfcall){rBuff_size = RDFCALL_SIZE; regData_size = RDFCALL_SIZE;}
 80011da:	7bbb      	ldrb	r3, [r7, #14]
 80011dc:	2b11      	cmp	r3, #17
 80011de:	d105      	bne.n	80011ec <adBmsReadData+0x64>
 80011e0:	2322      	movs	r3, #34	@ 0x22
 80011e2:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80011e4:	2322      	movs	r3, #34	@ 0x22
 80011e6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80011ea:	e025      	b.n	8001238 <adBmsReadData+0xb0>
    else if(type == Rdcsall){rBuff_size = RDCSALL_SIZE; regData_size = RDCSALL_SIZE;}
 80011ec:	7bbb      	ldrb	r3, [r7, #14]
 80011ee:	2b0f      	cmp	r3, #15
 80011f0:	d105      	bne.n	80011fe <adBmsReadData+0x76>
 80011f2:	2342      	movs	r3, #66	@ 0x42
 80011f4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80011f6:	2342      	movs	r3, #66	@ 0x42
 80011f8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80011fc:	e01c      	b.n	8001238 <adBmsReadData+0xb0>
    else if(type == Rdasall){rBuff_size = RDASALL_SIZE; regData_size = RDASALL_SIZE;}
 80011fe:	7bbb      	ldrb	r3, [r7, #14]
 8001200:	2b12      	cmp	r3, #18
 8001202:	d105      	bne.n	8001210 <adBmsReadData+0x88>
 8001204:	2346      	movs	r3, #70	@ 0x46
 8001206:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001208:	2346      	movs	r3, #70	@ 0x46
 800120a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800120e:	e013      	b.n	8001238 <adBmsReadData+0xb0>
    else if(type == Rdacsall){rBuff_size = RDACSALL_SIZE; regData_size = RDACSALL_SIZE;}
 8001210:	7bbb      	ldrb	r3, [r7, #14]
 8001212:	2b10      	cmp	r3, #16
 8001214:	d105      	bne.n	8001222 <adBmsReadData+0x9a>
 8001216:	2342      	movs	r3, #66	@ 0x42
 8001218:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800121a:	2342      	movs	r3, #66	@ 0x42
 800121c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001220:	e00a      	b.n	8001238 <adBmsReadData+0xb0>
    else{printf("Read All cmd wrong type select \n");}
 8001222:	48bc      	ldr	r0, [pc, #752]	@ (8001514 <adBmsReadData+0x38c>)
 8001224:	f00e fc7c 	bl	800fb20 <puts>
 8001228:	e006      	b.n	8001238 <adBmsReadData+0xb0>
  }
  else{rBuff_size = (tIC * RX_DATA); regData_size = RX_DATA;}
 800122a:	7bfb      	ldrb	r3, [r7, #15]
 800122c:	b29b      	uxth	r3, r3
 800122e:	00db      	lsls	r3, r3, #3
 8001230:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001232:	2308      	movs	r3, #8
 8001234:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  uint8_t *read_buffer, *pec_error, *cmd_count;
  read_buffer = (uint8_t *)calloc(rBuff_size, sizeof(uint8_t));
 8001238:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800123a:	2101      	movs	r1, #1
 800123c:	4618      	mov	r0, r3
 800123e:	f00e fa59 	bl	800f6f4 <calloc>
 8001242:	4603      	mov	r3, r0
 8001244:	61bb      	str	r3, [r7, #24]
  pec_error = (uint8_t *)calloc(tIC, sizeof(uint8_t)); 
 8001246:	7bfb      	ldrb	r3, [r7, #15]
 8001248:	2101      	movs	r1, #1
 800124a:	4618      	mov	r0, r3
 800124c:	f00e fa52 	bl	800f6f4 <calloc>
 8001250:	4603      	mov	r3, r0
 8001252:	617b      	str	r3, [r7, #20]
  cmd_count = (uint8_t *)calloc(tIC, sizeof(uint8_t));
 8001254:	7bfb      	ldrb	r3, [r7, #15]
 8001256:	2101      	movs	r1, #1
 8001258:	4618      	mov	r0, r3
 800125a:	f00e fa4b 	bl	800f6f4 <calloc>
 800125e:	4603      	mov	r3, r0
 8001260:	613b      	str	r3, [r7, #16]
  if((pec_error == NULL) || (cmd_count == NULL) || (read_buffer == NULL))
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d005      	beq.n	8001274 <adBmsReadData+0xec>
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d002      	beq.n	8001274 <adBmsReadData+0xec>
 800126e:	69bb      	ldr	r3, [r7, #24]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d105      	bne.n	8001280 <adBmsReadData+0xf8>
  {
#ifdef MBED
    pc.printf(" Failed to allocate memory \n");
#else
    printf(" Failed to allocate memory \n");
 8001274:	48a8      	ldr	r0, [pc, #672]	@ (8001518 <adBmsReadData+0x390>)
 8001276:	f00e fc53 	bl	800fb20 <puts>
#endif
    exit(0);
 800127a:	2000      	movs	r0, #0
 800127c:	f00e fa56 	bl	800f72c <exit>
  }
  else
  {
    spiReadData(tIC, &cmd_arg[0], &read_buffer[0], &pec_error[0], &cmd_count[0], regData_size);
 8001280:	7bf8      	ldrb	r0, [r7, #15]
 8001282:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001286:	9301      	str	r3, [sp, #4]
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	9300      	str	r3, [sp, #0]
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	69ba      	ldr	r2, [r7, #24]
 8001290:	6879      	ldr	r1, [r7, #4]
 8001292:	f7ff fe73 	bl	8000f7c <spiReadData>
    switch (type)
 8001296:	7bbb      	ldrb	r3, [r7, #14]
 8001298:	2b12      	cmp	r3, #18
 800129a:	f200 849e 	bhi.w	8001bda <adBmsReadData+0xa52>
 800129e:	a201      	add	r2, pc, #4	@ (adr r2, 80012a4 <adBmsReadData+0x11c>)
 80012a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a4:	0800135b 	.word	0x0800135b
 80012a8:	080014fd 	.word	0x080014fd
 80012ac:	0800156f 	.word	0x0800156f
 80012b0:	080015d7 	.word	0x080015d7
 80012b4:	080016a5 	.word	0x080016a5
 80012b8:	080013c5 	.word	0x080013c5
 80012bc:	0800142d 	.word	0x0800142d
 80012c0:	08001495 	.word	0x08001495
 80012c4:	080012f1 	.word	0x080012f1
 80012c8:	0800163f 	.word	0x0800163f
 80012cc:	0800170d 	.word	0x0800170d
 80012d0:	08001bdb 	.word	0x08001bdb
 80012d4:	08001773 	.word	0x08001773
 80012d8:	080017db 	.word	0x080017db
 80012dc:	08001843 	.word	0x08001843
 80012e0:	08001913 	.word	0x08001913
 80012e4:	080019e3 	.word	0x080019e3
 80012e8:	080018ab 	.word	0x080018ab
 80012ec:	08001ab3 	.word	0x08001ab3
    {
    case Config:
      adBms6830ParseConfig(tIC, ic, group, &read_buffer[0]);
 80012f0:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80012f4:	7bf8      	ldrb	r0, [r7, #15]
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	68b9      	ldr	r1, [r7, #8]
 80012fa:	f001 fa6b 	bl	80027d4 <adBms6830ParseConfig>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80012fe:	2300      	movs	r3, #0
 8001300:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001304:	e022      	b.n	800134c <adBmsReadData+0x1c4>
      {							
        ic[cic].cccrc.cfgr_pec = pec_error[cic];
 8001306:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800130a:	697a      	ldr	r2, [r7, #20]
 800130c:	441a      	add	r2, r3
 800130e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001312:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001316:	fb01 f303 	mul.w	r3, r1, r3
 800131a:	68b9      	ldr	r1, [r7, #8]
 800131c:	440b      	add	r3, r1
 800131e:	7812      	ldrb	r2, [r2, #0]
 8001320:	f883 2190 	strb.w	r2, [r3, #400]	@ 0x190
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001324:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001328:	693a      	ldr	r2, [r7, #16]
 800132a:	441a      	add	r2, r3
 800132c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001330:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001334:	fb01 f303 	mul.w	r3, r1, r3
 8001338:	68b9      	ldr	r1, [r7, #8]
 800133a:	440b      	add	r3, r1
 800133c:	7812      	ldrb	r2, [r2, #0]
 800133e:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001342:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001346:	3301      	adds	r3, #1
 8001348:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800134c:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001350:	7bfb      	ldrb	r3, [r7, #15]
 8001352:	429a      	cmp	r2, r3
 8001354:	d3d7      	bcc.n	8001306 <adBmsReadData+0x17e>
      }
      break;
 8001356:	f000 bc41 	b.w	8001bdc <adBmsReadData+0xa54>
      
    case Cell:
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 800135a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 800135e:	7bf8      	ldrb	r0, [r7, #15]
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	68b9      	ldr	r1, [r7, #8]
 8001364:	f001 fa58 	bl	8002818 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001368:	2300      	movs	r3, #0
 800136a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800136e:	e022      	b.n	80013b6 <adBmsReadData+0x22e>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 8001370:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001374:	697a      	ldr	r2, [r7, #20]
 8001376:	441a      	add	r2, r3
 8001378:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800137c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001380:	fb01 f303 	mul.w	r3, r1, r3
 8001384:	68b9      	ldr	r1, [r7, #8]
 8001386:	440b      	add	r3, r1
 8001388:	7812      	ldrb	r2, [r2, #0]
 800138a:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800138e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	441a      	add	r2, r3
 8001396:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800139a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800139e:	fb01 f303 	mul.w	r3, r1, r3
 80013a2:	68b9      	ldr	r1, [r7, #8]
 80013a4:	440b      	add	r3, r1
 80013a6:	7812      	ldrb	r2, [r2, #0]
 80013a8:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80013ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80013b0:	3301      	adds	r3, #1
 80013b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80013b6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d3d7      	bcc.n	8001370 <adBmsReadData+0x1e8>
      }
      break;
 80013c0:	f000 bc0c 	b.w	8001bdc <adBmsReadData+0xa54>
      
    case AvgCell:
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 80013c4:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80013c8:	7bf8      	ldrb	r0, [r7, #15]
 80013ca:	69bb      	ldr	r3, [r7, #24]
 80013cc:	68b9      	ldr	r1, [r7, #8]
 80013ce:	f001 fcff 	bl	8002dd0 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80013d2:	2300      	movs	r3, #0
 80013d4:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 80013d8:	e022      	b.n	8001420 <adBmsReadData+0x298>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 80013da:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80013de:	697a      	ldr	r2, [r7, #20]
 80013e0:	441a      	add	r2, r3
 80013e2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80013e6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80013ea:	fb01 f303 	mul.w	r3, r1, r3
 80013ee:	68b9      	ldr	r1, [r7, #8]
 80013f0:	440b      	add	r3, r1
 80013f2:	7812      	ldrb	r2, [r2, #0]
 80013f4:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80013f8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80013fc:	693a      	ldr	r2, [r7, #16]
 80013fe:	441a      	add	r2, r3
 8001400:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001404:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001408:	fb01 f303 	mul.w	r3, r1, r3
 800140c:	68b9      	ldr	r1, [r7, #8]
 800140e:	440b      	add	r3, r1
 8001410:	7812      	ldrb	r2, [r2, #0]
 8001412:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001416:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800141a:	3301      	adds	r3, #1
 800141c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001420:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8001424:	7bfb      	ldrb	r3, [r7, #15]
 8001426:	429a      	cmp	r2, r3
 8001428:	d3d7      	bcc.n	80013da <adBmsReadData+0x252>
      }
      break;
 800142a:	e3d7      	b.n	8001bdc <adBmsReadData+0xa54>
      
    case S_volt:
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 800142c:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001430:	7bf8      	ldrb	r0, [r7, #15]
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	68b9      	ldr	r1, [r7, #8]
 8001436:	f001 ffc7 	bl	80033c8 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800143a:	2300      	movs	r3, #0
 800143c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8001440:	e022      	b.n	8001488 <adBmsReadData+0x300>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001442:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001446:	697a      	ldr	r2, [r7, #20]
 8001448:	441a      	add	r2, r3
 800144a:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800144e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001452:	fb01 f303 	mul.w	r3, r1, r3
 8001456:	68b9      	ldr	r1, [r7, #8]
 8001458:	440b      	add	r3, r1
 800145a:	7812      	ldrb	r2, [r2, #0]
 800145c:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001460:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001464:	693a      	ldr	r2, [r7, #16]
 8001466:	441a      	add	r2, r3
 8001468:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800146c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001470:	fb01 f303 	mul.w	r3, r1, r3
 8001474:	68b9      	ldr	r1, [r7, #8]
 8001476:	440b      	add	r3, r1
 8001478:	7812      	ldrb	r2, [r2, #0]
 800147a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800147e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001482:	3301      	adds	r3, #1
 8001484:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8001488:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800148c:	7bfb      	ldrb	r3, [r7, #15]
 800148e:	429a      	cmp	r2, r3
 8001490:	d3d7      	bcc.n	8001442 <adBmsReadData+0x2ba>
      }
      break;
 8001492:	e3a3      	b.n	8001bdc <adBmsReadData+0xa54>
      
    case F_volt:
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 8001494:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001498:	7bf8      	ldrb	r0, [r7, #15]
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	68b9      	ldr	r1, [r7, #8]
 800149e:	f002 fa8f 	bl	80039c0 <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80014a2:	2300      	movs	r3, #0
 80014a4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80014a8:	e022      	b.n	80014f0 <adBmsReadData+0x368>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 80014aa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80014ae:	697a      	ldr	r2, [r7, #20]
 80014b0:	441a      	add	r2, r3
 80014b2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80014b6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80014ba:	fb01 f303 	mul.w	r3, r1, r3
 80014be:	68b9      	ldr	r1, [r7, #8]
 80014c0:	440b      	add	r3, r1
 80014c2:	7812      	ldrb	r2, [r2, #0]
 80014c4:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80014c8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80014cc:	693a      	ldr	r2, [r7, #16]
 80014ce:	441a      	add	r2, r3
 80014d0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80014d4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80014d8:	fb01 f303 	mul.w	r3, r1, r3
 80014dc:	68b9      	ldr	r1, [r7, #8]
 80014de:	440b      	add	r3, r1
 80014e0:	7812      	ldrb	r2, [r2, #0]
 80014e2:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80014e6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80014ea:	3301      	adds	r3, #1
 80014ec:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80014f0:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
 80014f6:	429a      	cmp	r2, r3
 80014f8:	d3d7      	bcc.n	80014aa <adBmsReadData+0x322>
      }
      break;
 80014fa:	e36f      	b.n	8001bdc <adBmsReadData+0xa54>
      
    case Aux:
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 80014fc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001500:	7bf8      	ldrb	r0, [r7, #15]
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	68b9      	ldr	r1, [r7, #8]
 8001506:	f002 fd57 	bl	8003fb8 <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800150a:	2300      	movs	r3, #0
 800150c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001510:	e027      	b.n	8001562 <adBmsReadData+0x3da>
 8001512:	bf00      	nop
 8001514:	080112a0 	.word	0x080112a0
 8001518:	080112c0 	.word	0x080112c0
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 800151c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001520:	697a      	ldr	r2, [r7, #20]
 8001522:	441a      	add	r2, r3
 8001524:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001528:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800152c:	fb01 f303 	mul.w	r3, r1, r3
 8001530:	68b9      	ldr	r1, [r7, #8]
 8001532:	440b      	add	r3, r1
 8001534:	7812      	ldrb	r2, [r2, #0]
 8001536:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800153a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800153e:	693a      	ldr	r2, [r7, #16]
 8001540:	441a      	add	r2, r3
 8001542:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001546:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800154a:	fb01 f303 	mul.w	r3, r1, r3
 800154e:	68b9      	ldr	r1, [r7, #8]
 8001550:	440b      	add	r3, r1
 8001552:	7812      	ldrb	r2, [r2, #0]
 8001554:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001558:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800155c:	3301      	adds	r3, #1
 800155e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001562:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	429a      	cmp	r2, r3
 800156a:	d3d7      	bcc.n	800151c <adBmsReadData+0x394>
      }
      break;
 800156c:	e336      	b.n	8001bdc <adBmsReadData+0xa54>
      
    case RAux:
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[0]);
 800156e:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001572:	7bf8      	ldrb	r0, [r7, #15]
 8001574:	69bb      	ldr	r3, [r7, #24]
 8001576:	68b9      	ldr	r1, [r7, #8]
 8001578:	f002 ff6e 	bl	8004458 <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800157c:	2300      	movs	r3, #0
 800157e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001582:	e022      	b.n	80015ca <adBmsReadData+0x442>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 8001584:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001588:	697a      	ldr	r2, [r7, #20]
 800158a:	441a      	add	r2, r3
 800158c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001590:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001594:	fb01 f303 	mul.w	r3, r1, r3
 8001598:	68b9      	ldr	r1, [r7, #8]
 800159a:	440b      	add	r3, r1
 800159c:	7812      	ldrb	r2, [r2, #0]
 800159e:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80015a2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80015a6:	693a      	ldr	r2, [r7, #16]
 80015a8:	441a      	add	r2, r3
 80015aa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80015ae:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80015b2:	fb01 f303 	mul.w	r3, r1, r3
 80015b6:	68b9      	ldr	r1, [r7, #8]
 80015b8:	440b      	add	r3, r1
 80015ba:	7812      	ldrb	r2, [r2, #0]
 80015bc:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015c0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80015c4:	3301      	adds	r3, #1
 80015c6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80015ca:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80015ce:	7bfb      	ldrb	r3, [r7, #15]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d3d7      	bcc.n	8001584 <adBmsReadData+0x3fc>
      }
      break;
 80015d4:	e302      	b.n	8001bdc <adBmsReadData+0xa54>
      
    case Status:
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[0]);
 80015d6:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80015da:	7bf8      	ldrb	r0, [r7, #15]
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	68b9      	ldr	r1, [r7, #8]
 80015e0:	f004 f808 	bl	80055f4 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015e4:	2300      	movs	r3, #0
 80015e6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80015ea:	e022      	b.n	8001632 <adBmsReadData+0x4aa>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 80015ec:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80015f0:	697a      	ldr	r2, [r7, #20]
 80015f2:	441a      	add	r2, r3
 80015f4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80015f8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80015fc:	fb01 f303 	mul.w	r3, r1, r3
 8001600:	68b9      	ldr	r1, [r7, #8]
 8001602:	440b      	add	r3, r1
 8001604:	7812      	ldrb	r2, [r2, #0]
 8001606:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800160a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800160e:	693a      	ldr	r2, [r7, #16]
 8001610:	441a      	add	r2, r3
 8001612:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001616:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800161a:	fb01 f303 	mul.w	r3, r1, r3
 800161e:	68b9      	ldr	r1, [r7, #8]
 8001620:	440b      	add	r3, r1
 8001622:	7812      	ldrb	r2, [r2, #0]
 8001624:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001628:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800162c:	3301      	adds	r3, #1
 800162e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001632:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001636:	7bfb      	ldrb	r3, [r7, #15]
 8001638:	429a      	cmp	r2, r3
 800163a:	d3d7      	bcc.n	80015ec <adBmsReadData+0x464>
      }
      break;
 800163c:	e2ce      	b.n	8001bdc <adBmsReadData+0xa54>
      
    case Comm:
      adBms6830ParseComm(tIC, ic, &read_buffer[0]);
 800163e:	7bfb      	ldrb	r3, [r7, #15]
 8001640:	69ba      	ldr	r2, [r7, #24]
 8001642:	68b9      	ldr	r1, [r7, #8]
 8001644:	4618      	mov	r0, r3
 8001646:	f004 f84f 	bl	80056e8 <adBms6830ParseComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800164a:	2300      	movs	r3, #0
 800164c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8001650:	e022      	b.n	8001698 <adBmsReadData+0x510>
      {
        ic[cic].cccrc.comm_pec = pec_error[cic];
 8001652:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001656:	697a      	ldr	r2, [r7, #20]
 8001658:	441a      	add	r2, r3
 800165a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800165e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001662:	fb01 f303 	mul.w	r3, r1, r3
 8001666:	68b9      	ldr	r1, [r7, #8]
 8001668:	440b      	add	r3, r1
 800166a:	7812      	ldrb	r2, [r2, #0]
 800166c:	f883 2198 	strb.w	r2, [r3, #408]	@ 0x198
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001670:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001674:	693a      	ldr	r2, [r7, #16]
 8001676:	441a      	add	r2, r3
 8001678:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800167c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001680:	fb01 f303 	mul.w	r3, r1, r3
 8001684:	68b9      	ldr	r1, [r7, #8]
 8001686:	440b      	add	r3, r1
 8001688:	7812      	ldrb	r2, [r2, #0]
 800168a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800168e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001692:	3301      	adds	r3, #1
 8001694:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8001698:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800169c:	7bfb      	ldrb	r3, [r7, #15]
 800169e:	429a      	cmp	r2, r3
 80016a0:	d3d7      	bcc.n	8001652 <adBmsReadData+0x4ca>
      }
      break;
 80016a2:	e29b      	b.n	8001bdc <adBmsReadData+0xa54>
      
    case Pwm:
      adBms6830ParsePwm(tIC, ic, group, &read_buffer[0]);
 80016a4:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80016a8:	7bf8      	ldrb	r0, [r7, #15]
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	68b9      	ldr	r1, [r7, #8]
 80016ae:	f004 fb37 	bl	8005d20 <adBms6830ParsePwm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016b2:	2300      	movs	r3, #0
 80016b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80016b8:	e022      	b.n	8001700 <adBmsReadData+0x578>
      {
        ic[cic].cccrc.pwm_pec = pec_error[cic];
 80016ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80016be:	697a      	ldr	r2, [r7, #20]
 80016c0:	441a      	add	r2, r3
 80016c2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80016c6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80016ca:	fb01 f303 	mul.w	r3, r1, r3
 80016ce:	68b9      	ldr	r1, [r7, #8]
 80016d0:	440b      	add	r3, r1
 80016d2:	7812      	ldrb	r2, [r2, #0]
 80016d4:	f883 2199 	strb.w	r2, [r3, #409]	@ 0x199
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80016d8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80016dc:	693a      	ldr	r2, [r7, #16]
 80016de:	441a      	add	r2, r3
 80016e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80016e4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80016e8:	fb01 f303 	mul.w	r3, r1, r3
 80016ec:	68b9      	ldr	r1, [r7, #8]
 80016ee:	440b      	add	r3, r1
 80016f0:	7812      	ldrb	r2, [r2, #0]
 80016f2:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016f6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80016fa:	3301      	adds	r3, #1
 80016fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001700:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8001704:	7bfb      	ldrb	r3, [r7, #15]
 8001706:	429a      	cmp	r2, r3
 8001708:	d3d7      	bcc.n	80016ba <adBmsReadData+0x532>
      }
      break;
 800170a:	e267      	b.n	8001bdc <adBmsReadData+0xa54>
      
    case Sid:
      adBms6830ParseSID(tIC, ic, &read_buffer[0]);
 800170c:	7bfb      	ldrb	r3, [r7, #15]
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	68b9      	ldr	r1, [r7, #8]
 8001712:	4618      	mov	r0, r3
 8001714:	f004 f8c7 	bl	80058a6 <adBms6830ParseSID>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001718:	2300      	movs	r3, #0
 800171a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800171e:	e022      	b.n	8001766 <adBmsReadData+0x5de>
      {
        ic[cic].cccrc.sid_pec = pec_error[cic];
 8001720:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	441a      	add	r2, r3
 8001728:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800172c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001730:	fb01 f303 	mul.w	r3, r1, r3
 8001734:	68b9      	ldr	r1, [r7, #8]
 8001736:	440b      	add	r3, r1
 8001738:	7812      	ldrb	r2, [r2, #0]
 800173a:	f883 219a 	strb.w	r2, [r3, #410]	@ 0x19a
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800173e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	441a      	add	r2, r3
 8001746:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800174a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800174e:	fb01 f303 	mul.w	r3, r1, r3
 8001752:	68b9      	ldr	r1, [r7, #8]
 8001754:	440b      	add	r3, r1
 8001756:	7812      	ldrb	r2, [r2, #0]
 8001758:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800175c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001760:	3301      	adds	r3, #1
 8001762:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8001766:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	429a      	cmp	r2, r3
 800176e:	d3d7      	bcc.n	8001720 <adBmsReadData+0x598>
      }
      break;
 8001770:	e234      	b.n	8001bdc <adBmsReadData+0xa54>
      
    case Rdcvall:
      /* 32 byte cell data + 2 byte pec */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 8001772:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001776:	7bf8      	ldrb	r0, [r7, #15]
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	68b9      	ldr	r1, [r7, #8]
 800177c:	f001 f84c 	bl	8002818 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001780:	2300      	movs	r3, #0
 8001782:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001786:	e022      	b.n	80017ce <adBmsReadData+0x646>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 8001788:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800178c:	697a      	ldr	r2, [r7, #20]
 800178e:	441a      	add	r2, r3
 8001790:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001794:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001798:	fb01 f303 	mul.w	r3, r1, r3
 800179c:	68b9      	ldr	r1, [r7, #8]
 800179e:	440b      	add	r3, r1
 80017a0:	7812      	ldrb	r2, [r2, #0]
 80017a2:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80017a6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80017aa:	693a      	ldr	r2, [r7, #16]
 80017ac:	441a      	add	r2, r3
 80017ae:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80017b2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80017b6:	fb01 f303 	mul.w	r3, r1, r3
 80017ba:	68b9      	ldr	r1, [r7, #8]
 80017bc:	440b      	add	r3, r1
 80017be:	7812      	ldrb	r2, [r2, #0]
 80017c0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017c4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80017c8:	3301      	adds	r3, #1
 80017ca:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80017ce:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 80017d2:	7bfb      	ldrb	r3, [r7, #15]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d3d7      	bcc.n	8001788 <adBmsReadData+0x600>
      }
      break;
 80017d8:	e200      	b.n	8001bdc <adBmsReadData+0xa54>
      
    case Rdacall:
      /* 32 byte avg cell data + 2 byte pec */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 80017da:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80017de:	7bf8      	ldrb	r0, [r7, #15]
 80017e0:	69bb      	ldr	r3, [r7, #24]
 80017e2:	68b9      	ldr	r1, [r7, #8]
 80017e4:	f001 faf4 	bl	8002dd0 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017e8:	2300      	movs	r3, #0
 80017ea:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 80017ee:	e022      	b.n	8001836 <adBmsReadData+0x6ae>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 80017f0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80017f4:	697a      	ldr	r2, [r7, #20]
 80017f6:	441a      	add	r2, r3
 80017f8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80017fc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001800:	fb01 f303 	mul.w	r3, r1, r3
 8001804:	68b9      	ldr	r1, [r7, #8]
 8001806:	440b      	add	r3, r1
 8001808:	7812      	ldrb	r2, [r2, #0]
 800180a:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800180e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	441a      	add	r2, r3
 8001816:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800181a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800181e:	fb01 f303 	mul.w	r3, r1, r3
 8001822:	68b9      	ldr	r1, [r7, #8]
 8001824:	440b      	add	r3, r1
 8001826:	7812      	ldrb	r2, [r2, #0]
 8001828:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800182c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001830:	3301      	adds	r3, #1
 8001832:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001836:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800183a:	7bfb      	ldrb	r3, [r7, #15]
 800183c:	429a      	cmp	r2, r3
 800183e:	d3d7      	bcc.n	80017f0 <adBmsReadData+0x668>
      }
      break;
 8001840:	e1cc      	b.n	8001bdc <adBmsReadData+0xa54>
      
    case Rdsall:
      /* 32 byte scell volt data + 2 byte pec */
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001842:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001846:	7bf8      	ldrb	r0, [r7, #15]
 8001848:	69bb      	ldr	r3, [r7, #24]
 800184a:	68b9      	ldr	r1, [r7, #8]
 800184c:	f001 fdbc 	bl	80033c8 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001850:	2300      	movs	r3, #0
 8001852:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001856:	e022      	b.n	800189e <adBmsReadData+0x716>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001858:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800185c:	697a      	ldr	r2, [r7, #20]
 800185e:	441a      	add	r2, r3
 8001860:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001864:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001868:	fb01 f303 	mul.w	r3, r1, r3
 800186c:	68b9      	ldr	r1, [r7, #8]
 800186e:	440b      	add	r3, r1
 8001870:	7812      	ldrb	r2, [r2, #0]
 8001872:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001876:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	441a      	add	r2, r3
 800187e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001882:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001886:	fb01 f303 	mul.w	r3, r1, r3
 800188a:	68b9      	ldr	r1, [r7, #8]
 800188c:	440b      	add	r3, r1
 800188e:	7812      	ldrb	r2, [r2, #0]
 8001890:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001894:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001898:	3301      	adds	r3, #1
 800189a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800189e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80018a2:	7bfb      	ldrb	r3, [r7, #15]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d3d7      	bcc.n	8001858 <adBmsReadData+0x6d0>
      }
      break;
 80018a8:	e198      	b.n	8001bdc <adBmsReadData+0xa54>
      
    case Rdfcall:
      /* 32 byte fcell data + 2 byte pec */
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 80018aa:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80018ae:	7bf8      	ldrb	r0, [r7, #15]
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	68b9      	ldr	r1, [r7, #8]
 80018b4:	f002 f884 	bl	80039c0 <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018b8:	2300      	movs	r3, #0
 80018ba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80018be:	e022      	b.n	8001906 <adBmsReadData+0x77e>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 80018c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018c4:	697a      	ldr	r2, [r7, #20]
 80018c6:	441a      	add	r2, r3
 80018c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018cc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80018d0:	fb01 f303 	mul.w	r3, r1, r3
 80018d4:	68b9      	ldr	r1, [r7, #8]
 80018d6:	440b      	add	r3, r1
 80018d8:	7812      	ldrb	r2, [r2, #0]
 80018da:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80018de:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	441a      	add	r2, r3
 80018e6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018ea:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80018ee:	fb01 f303 	mul.w	r3, r1, r3
 80018f2:	68b9      	ldr	r1, [r7, #8]
 80018f4:	440b      	add	r3, r1
 80018f6:	7812      	ldrb	r2, [r2, #0]
 80018f8:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001900:	3301      	adds	r3, #1
 8001902:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001906:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800190a:	7bfb      	ldrb	r3, [r7, #15]
 800190c:	429a      	cmp	r2, r3
 800190e:	d3d7      	bcc.n	80018c0 <adBmsReadData+0x738>
      }
      break;
 8001910:	e164      	b.n	8001bdc <adBmsReadData+0xa54>
      
    case Rdcsall:
      /* 64 byte + 2 byte pec = 32 byte cell data + 32 byte scell volt data */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 8001912:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001916:	7bf8      	ldrb	r0, [r7, #15]
 8001918:	69bb      	ldr	r3, [r7, #24]
 800191a:	68b9      	ldr	r1, [r7, #8]
 800191c:	f000 ff7c 	bl	8002818 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001920:	2300      	movs	r3, #0
 8001922:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001926:	e022      	b.n	800196e <adBmsReadData+0x7e6>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 8001928:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800192c:	697a      	ldr	r2, [r7, #20]
 800192e:	441a      	add	r2, r3
 8001930:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001934:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001938:	fb01 f303 	mul.w	r3, r1, r3
 800193c:	68b9      	ldr	r1, [r7, #8]
 800193e:	440b      	add	r3, r1
 8001940:	7812      	ldrb	r2, [r2, #0]
 8001942:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001946:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	441a      	add	r2, r3
 800194e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001952:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001956:	fb01 f303 	mul.w	r3, r1, r3
 800195a:	68b9      	ldr	r1, [r7, #8]
 800195c:	440b      	add	r3, r1
 800195e:	7812      	ldrb	r2, [r2, #0]
 8001960:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001964:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001968:	3301      	adds	r3, #1
 800196a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800196e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001972:	7bfb      	ldrb	r3, [r7, #15]
 8001974:	429a      	cmp	r2, r3
 8001976:	d3d7      	bcc.n	8001928 <adBmsReadData+0x7a0>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	3320      	adds	r3, #32
 800197c:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001980:	7bf8      	ldrb	r0, [r7, #15]
 8001982:	68b9      	ldr	r1, [r7, #8]
 8001984:	f001 fd20 	bl	80033c8 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001988:	2300      	movs	r3, #0
 800198a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800198e:	e022      	b.n	80019d6 <adBmsReadData+0x84e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001990:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001994:	697a      	ldr	r2, [r7, #20]
 8001996:	441a      	add	r2, r3
 8001998:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800199c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80019a0:	fb01 f303 	mul.w	r3, r1, r3
 80019a4:	68b9      	ldr	r1, [r7, #8]
 80019a6:	440b      	add	r3, r1
 80019a8:	7812      	ldrb	r2, [r2, #0]
 80019aa:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80019ae:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	441a      	add	r2, r3
 80019b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80019ba:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80019be:	fb01 f303 	mul.w	r3, r1, r3
 80019c2:	68b9      	ldr	r1, [r7, #8]
 80019c4:	440b      	add	r3, r1
 80019c6:	7812      	ldrb	r2, [r2, #0]
 80019c8:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019cc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80019d0:	3301      	adds	r3, #1
 80019d2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 80019d6:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80019da:	7bfb      	ldrb	r3, [r7, #15]
 80019dc:	429a      	cmp	r2, r3
 80019de:	d3d7      	bcc.n	8001990 <adBmsReadData+0x808>
      }
      break;
 80019e0:	e0fc      	b.n	8001bdc <adBmsReadData+0xa54>
      
    case Rdacsall:
      /* 64 byte + 2 byte pec = 32 byte avg cell data + 32 byte scell volt data */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 80019e2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80019e6:	7bf8      	ldrb	r0, [r7, #15]
 80019e8:	69bb      	ldr	r3, [r7, #24]
 80019ea:	68b9      	ldr	r1, [r7, #8]
 80019ec:	f001 f9f0 	bl	8002dd0 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019f0:	2300      	movs	r3, #0
 80019f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80019f6:	e022      	b.n	8001a3e <adBmsReadData+0x8b6>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 80019f8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80019fc:	697a      	ldr	r2, [r7, #20]
 80019fe:	441a      	add	r2, r3
 8001a00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a04:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a08:	fb01 f303 	mul.w	r3, r1, r3
 8001a0c:	68b9      	ldr	r1, [r7, #8]
 8001a0e:	440b      	add	r3, r1
 8001a10:	7812      	ldrb	r2, [r2, #0]
 8001a12:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001a16:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	441a      	add	r2, r3
 8001a1e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a22:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a26:	fb01 f303 	mul.w	r3, r1, r3
 8001a2a:	68b9      	ldr	r1, [r7, #8]
 8001a2c:	440b      	add	r3, r1
 8001a2e:	7812      	ldrb	r2, [r2, #0]
 8001a30:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a34:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a38:	3301      	adds	r3, #1
 8001a3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001a3e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001a42:	7bfb      	ldrb	r3, [r7, #15]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d3d7      	bcc.n	80019f8 <adBmsReadData+0x870>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001a48:	69bb      	ldr	r3, [r7, #24]
 8001a4a:	3320      	adds	r3, #32
 8001a4c:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a50:	7bf8      	ldrb	r0, [r7, #15]
 8001a52:	68b9      	ldr	r1, [r7, #8]
 8001a54:	f001 fcb8 	bl	80033c8 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a58:	2300      	movs	r3, #0
 8001a5a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001a5e:	e022      	b.n	8001aa6 <adBmsReadData+0x91e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001a60:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001a64:	697a      	ldr	r2, [r7, #20]
 8001a66:	441a      	add	r2, r3
 8001a68:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001a6c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a70:	fb01 f303 	mul.w	r3, r1, r3
 8001a74:	68b9      	ldr	r1, [r7, #8]
 8001a76:	440b      	add	r3, r1
 8001a78:	7812      	ldrb	r2, [r2, #0]
 8001a7a:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001a7e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001a82:	693a      	ldr	r2, [r7, #16]
 8001a84:	441a      	add	r2, r3
 8001a86:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001a8a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a8e:	fb01 f303 	mul.w	r3, r1, r3
 8001a92:	68b9      	ldr	r1, [r7, #8]
 8001a94:	440b      	add	r3, r1
 8001a96:	7812      	ldrb	r2, [r2, #0]
 8001a98:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a9c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001aa6:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001aaa:	7bfb      	ldrb	r3, [r7, #15]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d3d7      	bcc.n	8001a60 <adBmsReadData+0x8d8>
      }
      break;
 8001ab0:	e094      	b.n	8001bdc <adBmsReadData+0xa54>
    case Rdasall:
      /* 68 byte + 2 byte pec: 
      24 byte gpio data + 20 byte Redundant gpio data +
      24 byte status A(6 byte), B(6 byte), C(4 byte), D(6 byte) & E(2 byte)
      */
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001ab2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001ab6:	7bf8      	ldrb	r0, [r7, #15]
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	68b9      	ldr	r1, [r7, #8]
 8001abc:	f002 fa7c 	bl	8003fb8 <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001ac6:	e022      	b.n	8001b0e <adBmsReadData+0x986>
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001ac8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	441a      	add	r2, r3
 8001ad0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001ad4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ad8:	fb01 f303 	mul.w	r3, r1, r3
 8001adc:	68b9      	ldr	r1, [r7, #8]
 8001ade:	440b      	add	r3, r1
 8001ae0:	7812      	ldrb	r2, [r2, #0]
 8001ae2:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001ae6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	441a      	add	r2, r3
 8001aee:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001af2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001af6:	fb01 f303 	mul.w	r3, r1, r3
 8001afa:	68b9      	ldr	r1, [r7, #8]
 8001afc:	440b      	add	r3, r1
 8001afe:	7812      	ldrb	r2, [r2, #0]
 8001b00:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b04:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001b08:	3301      	adds	r3, #1
 8001b0a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001b0e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d3d7      	bcc.n	8001ac8 <adBmsReadData+0x940>
      }
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[24]);
 8001b18:	69bb      	ldr	r3, [r7, #24]
 8001b1a:	3318      	adds	r3, #24
 8001b1c:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001b20:	7bf8      	ldrb	r0, [r7, #15]
 8001b22:	68b9      	ldr	r1, [r7, #8]
 8001b24:	f002 fc98 	bl	8004458 <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b28:	2300      	movs	r3, #0
 8001b2a:	f887 3020 	strb.w	r3, [r7, #32]
 8001b2e:	e022      	b.n	8001b76 <adBmsReadData+0x9ee>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 8001b30:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b34:	697a      	ldr	r2, [r7, #20]
 8001b36:	441a      	add	r2, r3
 8001b38:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b3c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b40:	fb01 f303 	mul.w	r3, r1, r3
 8001b44:	68b9      	ldr	r1, [r7, #8]
 8001b46:	440b      	add	r3, r1
 8001b48:	7812      	ldrb	r2, [r2, #0]
 8001b4a:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b4e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	441a      	add	r2, r3
 8001b56:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b5a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b5e:	fb01 f303 	mul.w	r3, r1, r3
 8001b62:	68b9      	ldr	r1, [r7, #8]
 8001b64:	440b      	add	r3, r1
 8001b66:	7812      	ldrb	r2, [r2, #0]
 8001b68:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b70:	3301      	adds	r3, #1
 8001b72:	f887 3020 	strb.w	r3, [r7, #32]
 8001b76:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001b7a:	7bfb      	ldrb	r3, [r7, #15]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d3d7      	bcc.n	8001b30 <adBmsReadData+0x9a8>
      }
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[44]);
 8001b80:	69bb      	ldr	r3, [r7, #24]
 8001b82:	332c      	adds	r3, #44	@ 0x2c
 8001b84:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001b88:	7bf8      	ldrb	r0, [r7, #15]
 8001b8a:	68b9      	ldr	r1, [r7, #8]
 8001b8c:	f003 fd32 	bl	80055f4 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b90:	2300      	movs	r3, #0
 8001b92:	77fb      	strb	r3, [r7, #31]
 8001b94:	e01c      	b.n	8001bd0 <adBmsReadData+0xa48>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001b96:	7ffb      	ldrb	r3, [r7, #31]
 8001b98:	697a      	ldr	r2, [r7, #20]
 8001b9a:	441a      	add	r2, r3
 8001b9c:	7ffb      	ldrb	r3, [r7, #31]
 8001b9e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ba2:	fb01 f303 	mul.w	r3, r1, r3
 8001ba6:	68b9      	ldr	r1, [r7, #8]
 8001ba8:	440b      	add	r3, r1
 8001baa:	7812      	ldrb	r2, [r2, #0]
 8001bac:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001bb0:	7ffb      	ldrb	r3, [r7, #31]
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	441a      	add	r2, r3
 8001bb6:	7ffb      	ldrb	r3, [r7, #31]
 8001bb8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001bbc:	fb01 f303 	mul.w	r3, r1, r3
 8001bc0:	68b9      	ldr	r1, [r7, #8]
 8001bc2:	440b      	add	r3, r1
 8001bc4:	7812      	ldrb	r2, [r2, #0]
 8001bc6:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bca:	7ffb      	ldrb	r3, [r7, #31]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	77fb      	strb	r3, [r7, #31]
 8001bd0:	7ffa      	ldrb	r2, [r7, #31]
 8001bd2:	7bfb      	ldrb	r3, [r7, #15]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d3de      	bcc.n	8001b96 <adBmsReadData+0xa0e>
      }
      break;
 8001bd8:	e000      	b.n	8001bdc <adBmsReadData+0xa54>
      
    default:
      break;
 8001bda:	bf00      	nop
    }
  }
  free(read_buffer);
 8001bdc:	69b8      	ldr	r0, [r7, #24]
 8001bde:	f00d fdb7 	bl	800f750 <free>
  free(pec_error); 
 8001be2:	6978      	ldr	r0, [r7, #20]
 8001be4:	f00d fdb4 	bl	800f750 <free>
  free(cmd_count); 
 8001be8:	6938      	ldr	r0, [r7, #16]
 8001bea:	f00d fdb1 	bl	800f750 <free>
}
 8001bee:	bf00      	nop
 8001bf0:	3738      	adds	r7, #56	@ 0x38
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop

08001bf8 <spiWriteData>:
(
uint8_t tIC, 
uint8_t tx_cmd[2], 
uint8_t *data
)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b08a      	sub	sp, #40	@ 0x28
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4603      	mov	r3, r0
 8001c00:	60b9      	str	r1, [r7, #8]
 8001c02:	607a      	str	r2, [r7, #4]
 8001c04:	73fb      	strb	r3, [r7, #15]
  uint8_t BYTES_IN_REG = TX_DATA;
 8001c06:	2306      	movs	r3, #6
 8001c08:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint8_t CMD_LEN = 4 + (RX_DATA * tIC);
 8001c0c:	7bfb      	ldrb	r3, [r7, #15]
 8001c0e:	00db      	lsls	r3, r3, #3
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	3304      	adds	r3, #4
 8001c14:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint16_t data_pec, cmd_pec;
  uint8_t *cmd, copyArray[TX_DATA], src_address = 0;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint8_t cmd_index;
  cmd = (uint8_t *)calloc(CMD_LEN, sizeof(uint8_t)); 
 8001c1e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c22:	2101      	movs	r1, #1
 8001c24:	4618      	mov	r0, r3
 8001c26:	f00d fd65 	bl	800f6f4 <calloc>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	61fb      	str	r3, [r7, #28]
  if(cmd == NULL)
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d105      	bne.n	8001c40 <spiWriteData+0x48>
  {
#ifdef MBED
    pc.printf(" Failed to allocate cmd array memory \n");
#else
    printf(" Failed to allocate cmd array memory \n");
 8001c34:	4851      	ldr	r0, [pc, #324]	@ (8001d7c <spiWriteData+0x184>)
 8001c36:	f00d ff73 	bl	800fb20 <puts>
#endif  
    exit(0);
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	f00d fd76 	bl	800f72c <exit>
  }
  else
  {
    cmd[0] = tx_cmd[0];
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	781a      	ldrb	r2, [r3, #0]
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	68ba      	ldr	r2, [r7, #8]
 8001c4e:	7852      	ldrb	r2, [r2, #1]
 8001c50:	701a      	strb	r2, [r3, #0]
    cmd_pec = Pec15_Calc(2, cmd);
 8001c52:	69f9      	ldr	r1, [r7, #28]
 8001c54:	2002      	movs	r0, #2
 8001c56:	f7ff f8c9 	bl	8000dec <Pec15_Calc>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	837b      	strh	r3, [r7, #26]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001c5e:	8b7b      	ldrh	r3, [r7, #26]
 8001c60:	0a1b      	lsrs	r3, r3, #8
 8001c62:	b29a      	uxth	r2, r3
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	3302      	adds	r3, #2
 8001c68:	b2d2      	uxtb	r2, r2
 8001c6a:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t)(cmd_pec);
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	3303      	adds	r3, #3
 8001c70:	8b7a      	ldrh	r2, [r7, #26]
 8001c72:	b2d2      	uxtb	r2, r2
 8001c74:	701a      	strb	r2, [r3, #0]
    cmd_index = 4;
 8001c76:	2304      	movs	r3, #4
 8001c78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* executes for each LTC68xx, this loops starts with the last IC on the stack */
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001c7c:	7bfb      	ldrb	r3, [r7, #15]
 8001c7e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001c82:	e064      	b.n	8001d4e <spiWriteData+0x156>
    {                                                                         
      src_address = ((current_ic-1) * TX_DATA); 
 8001c84:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001c88:	461a      	mov	r2, r3
 8001c8a:	0052      	lsls	r2, r2, #1
 8001c8c:	4413      	add	r3, r2
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	3b06      	subs	r3, #6
 8001c94:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      /* The first configuration written is received by the last IC in the daisy chain */
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001c98:	2300      	movs	r3, #0
 8001c9a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001c9e:	e01d      	b.n	8001cdc <spiWriteData+0xe4>
      {
        cmd[cmd_index] = data[((current_ic-1)*6)+current_byte];
 8001ca0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ca4:	1e5a      	subs	r2, r3, #1
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	005b      	lsls	r3, r3, #1
 8001caa:	4413      	add	r3, r2
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	461a      	mov	r2, r3
 8001cb0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001cb4:	4413      	add	r3, r2
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	441a      	add	r2, r3
 8001cbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cc0:	69f9      	ldr	r1, [r7, #28]
 8001cc2:	440b      	add	r3, r1
 8001cc4:	7812      	ldrb	r2, [r2, #0]
 8001cc6:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 1;
 8001cc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ccc:	3301      	adds	r3, #1
 8001cce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001cd2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001cdc:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001ce0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d3db      	bcc.n	8001ca0 <spiWriteData+0xa8>
      }
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], TX_DATA); /* dst, src, size */
 8001ce8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	18d1      	adds	r1, r2, r3
 8001cf0:	f107 0310 	add.w	r3, r7, #16
 8001cf4:	2206      	movs	r2, #6
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f00e f88f 	bl	800fe1a <memcpy>
      /* calculating the PEC for each Ics configuration register data */
      data_pec = (uint16_t)pec10_calc(false, BYTES_IN_REG, &copyArray[0]);  
 8001cfc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001d00:	f107 0210 	add.w	r2, r7, #16
 8001d04:	4619      	mov	r1, r3
 8001d06:	2000      	movs	r0, #0
 8001d08:	f7ff f8a4 	bl	8000e54 <pec10_calc>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	833b      	strh	r3, [r7, #24]
      cmd[cmd_index] = (uint8_t)(data_pec >> 8);
 8001d10:	8b3b      	ldrh	r3, [r7, #24]
 8001d12:	0a1b      	lsrs	r3, r3, #8
 8001d14:	b299      	uxth	r1, r3
 8001d16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d1a:	69fa      	ldr	r2, [r7, #28]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	b2ca      	uxtb	r2, r1
 8001d20:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001d22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d26:	3301      	adds	r3, #1
 8001d28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      cmd[cmd_index] = (uint8_t)data_pec;
 8001d2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d30:	69fa      	ldr	r2, [r7, #28]
 8001d32:	4413      	add	r3, r2
 8001d34:	8b3a      	ldrh	r2, [r7, #24]
 8001d36:	b2d2      	uxtb	r2, r2
 8001d38:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001d3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d3e:	3301      	adds	r3, #1
 8001d40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001d44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d48:	3b01      	subs	r3, #1
 8001d4a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001d4e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d196      	bne.n	8001c84 <spiWriteData+0x8c>
    }
    adBmsCsLow();
 8001d56:	f005 fd6f 	bl	8007838 <adBmsCsLow>
    spiWriteBytes(CMD_LEN, &cmd[0]);
 8001d5a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	69f9      	ldr	r1, [r7, #28]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f005 fd80 	bl	8007868 <spiWriteBytes>
    adBmsCsHigh();
 8001d68:	f005 fd72 	bl	8007850 <adBmsCsHigh>
  }
  free(cmd); 
 8001d6c:	69f8      	ldr	r0, [r7, #28]
 8001d6e:	f00d fcef 	bl	800f750 <free>
}
 8001d72:	bf00      	nop
 8001d74:	3728      	adds	r7, #40	@ 0x28
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	080112dc 	.word	0x080112dc

08001d80 <adBmsWriteData>:
* @return None 
*
*******************************************************************************
*/
void adBmsWriteData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{	  
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b08a      	sub	sp, #40	@ 0x28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	60b9      	str	r1, [r7, #8]
 8001d88:	607a      	str	r2, [r7, #4]
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	73fb      	strb	r3, [r7, #15]
 8001d90:	4613      	mov	r3, r2
 8001d92:	73bb      	strb	r3, [r7, #14]
  uint8_t data_len = TX_DATA, write_size = (TX_DATA * tIC);
 8001d94:	2306      	movs	r3, #6
 8001d96:	76fb      	strb	r3, [r7, #27]
 8001d98:	7bfb      	ldrb	r3, [r7, #15]
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	0052      	lsls	r2, r2, #1
 8001d9e:	4413      	add	r3, r2
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	76bb      	strb	r3, [r7, #26]
  uint8_t *write_buffer = (uint8_t *)calloc(write_size, sizeof(uint8_t));
 8001da4:	7ebb      	ldrb	r3, [r7, #26]
 8001da6:	2101      	movs	r1, #1
 8001da8:	4618      	mov	r0, r3
 8001daa:	f00d fca3 	bl	800f6f4 <calloc>
 8001dae:	4603      	mov	r3, r0
 8001db0:	617b      	str	r3, [r7, #20]
  if(write_buffer == NULL)
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d105      	bne.n	8001dc4 <adBmsWriteData+0x44>
  {
#ifdef MBED
    pc.printf(" Failed to allocate write_buffer array memory \n");
#else
    printf(" Failed to allocate write_buffer array memory \n");
 8001db8:	48bb      	ldr	r0, [pc, #748]	@ (80020a8 <adBmsWriteData+0x328>)
 8001dba:	f00d feb1 	bl	800fb20 <puts>
#endif
    exit(0);
 8001dbe:	2000      	movs	r0, #0
 8001dc0:	f00d fcb4 	bl	800f72c <exit>
  }
  else
  {
    switch (type)
 8001dc4:	7bbb      	ldrb	r3, [r7, #14]
 8001dc6:	3b04      	subs	r3, #4
 8001dc8:	2b07      	cmp	r3, #7
 8001dca:	f200 816f 	bhi.w	80020ac <adBmsWriteData+0x32c>
 8001dce:	a201      	add	r2, pc, #4	@ (adr r2, 8001dd4 <adBmsWriteData+0x54>)
 8001dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd4:	08001f67 	.word	0x08001f67
 8001dd8:	080020ad 	.word	0x080020ad
 8001ddc:	080020ad 	.word	0x080020ad
 8001de0:	080020ad 	.word	0x080020ad
 8001de4:	08001df5 	.word	0x08001df5
 8001de8:	08001ef1 	.word	0x08001ef1
 8001dec:	080020ad 	.word	0x080020ad
 8001df0:	0800204b 	.word	0x0800204b
    {	   
    case Config:	
      switch (group)
 8001df4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d002      	beq.n	8001e02 <adBmsWriteData+0x82>
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d03b      	beq.n	8001e78 <adBmsWriteData+0xf8>
            write_buffer[(cic * data_len) + data] = ic[cic].configb.tx_data[data];
          }		
        }
        break;
      }
      break;
 8001e00:	e155      	b.n	80020ae <adBmsWriteData+0x32e>
        adBms6830CreateConfiga(tIC, &ic[0]);
 8001e02:	7bfb      	ldrb	r3, [r7, #15]
 8001e04:	68b9      	ldr	r1, [r7, #8]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f003 ffab 	bl	8005d62 <adBms6830CreateConfiga>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001e12:	e02b      	b.n	8001e6c <adBmsWriteData+0xec>
          for (uint8_t data = 0; data < data_len; data++)
 8001e14:	2300      	movs	r3, #0
 8001e16:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001e1a:	e01d      	b.n	8001e58 <adBmsWriteData+0xd8>
            write_buffer[(cic * data_len) + data] = ic[cic].configa.tx_data[data];
 8001e1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e20:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001e24:	fb02 f303 	mul.w	r3, r2, r3
 8001e28:	68ba      	ldr	r2, [r7, #8]
 8001e2a:	18d1      	adds	r1, r2, r3
 8001e2c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001e30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e34:	7ef8      	ldrb	r0, [r7, #27]
 8001e36:	fb03 f000 	mul.w	r0, r3, r0
 8001e3a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001e3e:	4403      	add	r3, r0
 8001e40:	4618      	mov	r0, r3
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	4403      	add	r3, r0
 8001e46:	440a      	add	r2, r1
 8001e48:	f892 211f 	ldrb.w	r2, [r2, #287]	@ 0x11f
 8001e4c:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8001e4e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001e52:	3301      	adds	r3, #1
 8001e54:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001e58:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001e5c:	7efb      	ldrb	r3, [r7, #27]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d3dc      	bcc.n	8001e1c <adBmsWriteData+0x9c>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001e62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e66:	3301      	adds	r3, #1
 8001e68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001e6c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001e70:	7bfb      	ldrb	r3, [r7, #15]
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d3ce      	bcc.n	8001e14 <adBmsWriteData+0x94>
        break;
 8001e76:	e03a      	b.n	8001eee <adBmsWriteData+0x16e>
        adBms6830CreateConfigb(tIC, &ic[0]);
 8001e78:	7bfb      	ldrb	r3, [r7, #15]
 8001e7a:	68b9      	ldr	r1, [r7, #8]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f004 f879 	bl	8005f74 <adBms6830CreateConfigb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001e82:	2300      	movs	r3, #0
 8001e84:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001e88:	e02b      	b.n	8001ee2 <adBmsWriteData+0x162>
          for (uint8_t data = 0; data < data_len; data++)
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001e90:	e01d      	b.n	8001ece <adBmsWriteData+0x14e>
            write_buffer[(cic * data_len) + data] = ic[cic].configb.tx_data[data];
 8001e92:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001e96:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001e9a:	fb02 f303 	mul.w	r3, r2, r3
 8001e9e:	68ba      	ldr	r2, [r7, #8]
 8001ea0:	18d1      	adds	r1, r2, r3
 8001ea2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001ea6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001eaa:	7ef8      	ldrb	r0, [r7, #27]
 8001eac:	fb03 f000 	mul.w	r0, r3, r0
 8001eb0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001eb4:	4403      	add	r3, r0
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	4403      	add	r3, r0
 8001ebc:	440a      	add	r2, r1
 8001ebe:	f892 212d 	ldrb.w	r2, [r2, #301]	@ 0x12d
 8001ec2:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8001ec4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001ec8:	3301      	adds	r3, #1
 8001eca:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001ece:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001ed2:	7efb      	ldrb	r3, [r7, #27]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d3dc      	bcc.n	8001e92 <adBmsWriteData+0x112>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001ed8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001edc:	3301      	adds	r3, #1
 8001ede:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001ee2:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001ee6:	7bfb      	ldrb	r3, [r7, #15]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d3ce      	bcc.n	8001e8a <adBmsWriteData+0x10a>
        break;
 8001eec:	bf00      	nop
      break;
 8001eee:	e0de      	b.n	80020ae <adBmsWriteData+0x32e>
      
    case Comm:
      adBms6830CreateComm(tIC, &ic[0]);
 8001ef0:	7bfb      	ldrb	r3, [r7, #15]
 8001ef2:	68b9      	ldr	r1, [r7, #8]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f004 fa3d 	bl	8006374 <adBms6830CreateComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001efa:	2300      	movs	r3, #0
 8001efc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001f00:	e02b      	b.n	8001f5a <adBmsWriteData+0x1da>
      {
        for (uint8_t data = 0; data < data_len; data++)
 8001f02:	2300      	movs	r3, #0
 8001f04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001f08:	e01d      	b.n	8001f46 <adBmsWriteData+0x1c6>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].com.tx_data[data];
 8001f0a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001f0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001f12:	fb02 f303 	mul.w	r3, r2, r3
 8001f16:	68ba      	ldr	r2, [r7, #8]
 8001f18:	18d1      	adds	r1, r2, r3
 8001f1a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001f1e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001f22:	7ef8      	ldrb	r0, [r7, #27]
 8001f24:	fb03 f000 	mul.w	r0, r3, r0
 8001f28:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001f2c:	4403      	add	r3, r0
 8001f2e:	4618      	mov	r0, r3
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	4403      	add	r3, r0
 8001f34:	440a      	add	r2, r1
 8001f36:	f892 2157 	ldrb.w	r2, [r2, #343]	@ 0x157
 8001f3a:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 8001f3c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001f40:	3301      	adds	r3, #1
 8001f42:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001f46:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001f4a:	7efb      	ldrb	r3, [r7, #27]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d3dc      	bcc.n	8001f0a <adBmsWriteData+0x18a>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001f50:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001f54:	3301      	adds	r3, #1
 8001f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001f5a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001f5e:	7bfb      	ldrb	r3, [r7, #15]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d3ce      	bcc.n	8001f02 <adBmsWriteData+0x182>
        }	
      }
      break;
 8001f64:	e0a3      	b.n	80020ae <adBmsWriteData+0x32e>
      
    case Pwm:
      switch (group)
 8001f66:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d002      	beq.n	8001f74 <adBmsWriteData+0x1f4>
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d03b      	beq.n	8001fea <adBmsWriteData+0x26a>
            write_buffer[(cic * data_len) + data] = ic[cic].pwmb.tx_data[data];
          }	
        }
        break;
      }
      break;
 8001f72:	e09c      	b.n	80020ae <adBmsWriteData+0x32e>
        adBms6830CreatePwma(tIC, &ic[0]);
 8001f74:	7bfb      	ldrb	r3, [r7, #15]
 8001f76:	68b9      	ldr	r1, [r7, #8]
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f004 fab5 	bl	80064e8 <adBms6830CreatePwma>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001f7e:	2300      	movs	r3, #0
 8001f80:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001f84:	e02b      	b.n	8001fde <adBmsWriteData+0x25e>
          for (uint8_t data = 0; data < data_len; data++)
 8001f86:	2300      	movs	r3, #0
 8001f88:	f887 3020 	strb.w	r3, [r7, #32]
 8001f8c:	e01d      	b.n	8001fca <adBmsWriteData+0x24a>
            write_buffer[(cic * data_len) + data] = ic[cic].pwma.tx_data[data];
 8001f8e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001f92:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001f96:	fb02 f303 	mul.w	r3, r2, r3
 8001f9a:	68ba      	ldr	r2, [r7, #8]
 8001f9c:	18d1      	adds	r1, r2, r3
 8001f9e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001fa2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001fa6:	7ef8      	ldrb	r0, [r7, #27]
 8001fa8:	fb03 f000 	mul.w	r0, r3, r0
 8001fac:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fb0:	4403      	add	r3, r0
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	4403      	add	r3, r0
 8001fb8:	440a      	add	r2, r1
 8001fba:	f892 2165 	ldrb.w	r2, [r2, #357]	@ 0x165
 8001fbe:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8001fc0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	f887 3020 	strb.w	r3, [r7, #32]
 8001fca:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001fce:	7efb      	ldrb	r3, [r7, #27]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d3dc      	bcc.n	8001f8e <adBmsWriteData+0x20e>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001fd4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001fd8:	3301      	adds	r3, #1
 8001fda:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001fde:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8001fe2:	7bfb      	ldrb	r3, [r7, #15]
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d3ce      	bcc.n	8001f86 <adBmsWriteData+0x206>
        break;   
 8001fe8:	e02e      	b.n	8002048 <adBmsWriteData+0x2c8>
        adBms6830CreatePwmb(tIC, &ic[0]);
 8001fea:	7bfb      	ldrb	r3, [r7, #15]
 8001fec:	68b9      	ldr	r1, [r7, #8]
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f004 fb6a 	bl	80066c8 <adBms6830CreatePwmb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	77fb      	strb	r3, [r7, #31]
 8001ff8:	e021      	b.n	800203e <adBmsWriteData+0x2be>
          for (uint8_t data = 0; data < data_len; data++)
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	77bb      	strb	r3, [r7, #30]
 8001ffe:	e017      	b.n	8002030 <adBmsWriteData+0x2b0>
            write_buffer[(cic * data_len) + data] = ic[cic].pwmb.tx_data[data];
 8002000:	7ffb      	ldrb	r3, [r7, #31]
 8002002:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002006:	fb02 f303 	mul.w	r3, r2, r3
 800200a:	68ba      	ldr	r2, [r7, #8]
 800200c:	18d1      	adds	r1, r2, r3
 800200e:	7fba      	ldrb	r2, [r7, #30]
 8002010:	7ffb      	ldrb	r3, [r7, #31]
 8002012:	7ef8      	ldrb	r0, [r7, #27]
 8002014:	fb03 f000 	mul.w	r0, r3, r0
 8002018:	7fbb      	ldrb	r3, [r7, #30]
 800201a:	4403      	add	r3, r0
 800201c:	4618      	mov	r0, r3
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	4403      	add	r3, r0
 8002022:	440a      	add	r2, r1
 8002024:	f892 2173 	ldrb.w	r2, [r2, #371]	@ 0x173
 8002028:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 800202a:	7fbb      	ldrb	r3, [r7, #30]
 800202c:	3301      	adds	r3, #1
 800202e:	77bb      	strb	r3, [r7, #30]
 8002030:	7fba      	ldrb	r2, [r7, #30]
 8002032:	7efb      	ldrb	r3, [r7, #27]
 8002034:	429a      	cmp	r2, r3
 8002036:	d3e3      	bcc.n	8002000 <adBmsWriteData+0x280>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8002038:	7ffb      	ldrb	r3, [r7, #31]
 800203a:	3301      	adds	r3, #1
 800203c:	77fb      	strb	r3, [r7, #31]
 800203e:	7ffa      	ldrb	r2, [r7, #31]
 8002040:	7bfb      	ldrb	r3, [r7, #15]
 8002042:	429a      	cmp	r2, r3
 8002044:	d3d9      	bcc.n	8001ffa <adBmsWriteData+0x27a>
        break;
 8002046:	bf00      	nop
      break;
 8002048:	e031      	b.n	80020ae <adBmsWriteData+0x32e>
      
    case Clrflag:	
      adBms6830CreateClrflagData(tIC, &ic[0]);
 800204a:	7bfb      	ldrb	r3, [r7, #15]
 800204c:	68b9      	ldr	r1, [r7, #8]
 800204e:	4618      	mov	r0, r3
 8002050:	f004 f84f 	bl	80060f2 <adBms6830CreateClrflagData>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8002054:	2300      	movs	r3, #0
 8002056:	777b      	strb	r3, [r7, #29]
 8002058:	e021      	b.n	800209e <adBmsWriteData+0x31e>
      {
        for (uint8_t data = 0; data < data_len; data++)
 800205a:	2300      	movs	r3, #0
 800205c:	773b      	strb	r3, [r7, #28]
 800205e:	e017      	b.n	8002090 <adBmsWriteData+0x310>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].clrflag.tx_data[data];
 8002060:	7f7b      	ldrb	r3, [r7, #29]
 8002062:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002066:	fb02 f303 	mul.w	r3, r2, r3
 800206a:	68ba      	ldr	r2, [r7, #8]
 800206c:	18d1      	adds	r1, r2, r3
 800206e:	7f3a      	ldrb	r2, [r7, #28]
 8002070:	7f7b      	ldrb	r3, [r7, #29]
 8002072:	7ef8      	ldrb	r0, [r7, #27]
 8002074:	fb03 f000 	mul.w	r0, r3, r0
 8002078:	7f3b      	ldrb	r3, [r7, #28]
 800207a:	4403      	add	r3, r0
 800207c:	4618      	mov	r0, r3
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	4403      	add	r3, r0
 8002082:	440a      	add	r2, r1
 8002084:	f892 213b 	ldrb.w	r2, [r2, #315]	@ 0x13b
 8002088:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 800208a:	7f3b      	ldrb	r3, [r7, #28]
 800208c:	3301      	adds	r3, #1
 800208e:	773b      	strb	r3, [r7, #28]
 8002090:	7f3a      	ldrb	r2, [r7, #28]
 8002092:	7efb      	ldrb	r3, [r7, #27]
 8002094:	429a      	cmp	r2, r3
 8002096:	d3e3      	bcc.n	8002060 <adBmsWriteData+0x2e0>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8002098:	7f7b      	ldrb	r3, [r7, #29]
 800209a:	3301      	adds	r3, #1
 800209c:	777b      	strb	r3, [r7, #29]
 800209e:	7f7a      	ldrb	r2, [r7, #29]
 80020a0:	7bfb      	ldrb	r3, [r7, #15]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d3d9      	bcc.n	800205a <adBmsWriteData+0x2da>
        }
      }
      break;
 80020a6:	e002      	b.n	80020ae <adBmsWriteData+0x32e>
 80020a8:	08011304 	.word	0x08011304
      
    default:
      break;
 80020ac:	bf00      	nop
    }
  }
  adBmsWakeupIc(tIC);
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f005 fc4f 	bl	8007954 <adBmsWakeupIc>
  spiWriteData(tIC, cmd_arg, &write_buffer[0]);	
 80020b6:	7bfb      	ldrb	r3, [r7, #15]
 80020b8:	697a      	ldr	r2, [r7, #20]
 80020ba:	6879      	ldr	r1, [r7, #4]
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff fd9b 	bl	8001bf8 <spiWriteData>
  free(write_buffer);
 80020c2:	6978      	ldr	r0, [r7, #20]
 80020c4:	f00d fb44 	bl	800f750 <free>
}
 80020c8:	bf00      	nop
 80020ca:	3728      	adds	r7, #40	@ 0x28
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <adBmsPollAdc>:
* @return None 
*
*******************************************************************************
*/
uint32_t adBmsPollAdc(uint8_t tx_cmd[2])
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b086      	sub	sp, #24
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t conv_count = 0;
 80020d8:	2300      	movs	r3, #0
 80020da:	617b      	str	r3, [r7, #20]
  uint8_t cmd[4];
  uint16_t cmd_pec;
  uint8_t read_data = 0x00;
 80020dc:	2300      	movs	r3, #0
 80020de:	72fb      	strb	r3, [r7, #11]
  uint8_t SDO_Line = 0xFF;
 80020e0:	23ff      	movs	r3, #255	@ 0xff
 80020e2:	74fb      	strb	r3, [r7, #19]
  cmd[0] = tx_cmd[0];
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	733b      	strb	r3, [r7, #12]
  cmd[1] = tx_cmd[1];
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	785b      	ldrb	r3, [r3, #1]
 80020ee:	737b      	strb	r3, [r7, #13]
  cmd_pec = Pec15_Calc(2, cmd);
 80020f0:	f107 030c 	add.w	r3, r7, #12
 80020f4:	4619      	mov	r1, r3
 80020f6:	2002      	movs	r0, #2
 80020f8:	f7fe fe78 	bl	8000dec <Pec15_Calc>
 80020fc:	4603      	mov	r3, r0
 80020fe:	823b      	strh	r3, [r7, #16]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8002100:	8a3b      	ldrh	r3, [r7, #16]
 8002102:	0a1b      	lsrs	r3, r3, #8
 8002104:	b29b      	uxth	r3, r3
 8002106:	b2db      	uxtb	r3, r3
 8002108:	73bb      	strb	r3, [r7, #14]
  cmd[3] = (uint8_t)(cmd_pec);
 800210a:	8a3b      	ldrh	r3, [r7, #16]
 800210c:	b2db      	uxtb	r3, r3
 800210e:	73fb      	strb	r3, [r7, #15]
  startTimer();
 8002110:	f005 fbf0 	bl	80078f4 <startTimer>
  adBmsCsLow();
 8002114:	f005 fb90 	bl	8007838 <adBmsCsLow>
  spiWriteBytes(4, &cmd[0]);
 8002118:	f107 030c 	add.w	r3, r7, #12
 800211c:	4619      	mov	r1, r3
 800211e:	2004      	movs	r0, #4
 8002120:	f005 fba2 	bl	8007868 <spiWriteBytes>
  do{
    spiReadBytes(1, &read_data);
 8002124:	f107 030b 	add.w	r3, r7, #11
 8002128:	4619      	mov	r1, r3
 800212a:	2001      	movs	r0, #1
 800212c:	f005 fbce 	bl	80078cc <spiReadBytes>
  }while(!(read_data == SDO_Line));
 8002130:	7afb      	ldrb	r3, [r7, #11]
 8002132:	7cfa      	ldrb	r2, [r7, #19]
 8002134:	429a      	cmp	r2, r3
 8002136:	d1f5      	bne.n	8002124 <adBmsPollAdc+0x54>
  adBmsCsHigh();
 8002138:	f005 fb8a 	bl	8007850 <adBmsCsHigh>
  conv_count = getTimCount();
 800213c:	f005 fbf2 	bl	8007924 <getTimCount>
 8002140:	6178      	str	r0, [r7, #20]
  stopTimer();
 8002142:	f005 fbe3 	bl	800790c <stopTimer>
  return(conv_count);
 8002146:	697b      	ldr	r3, [r7, #20]
}
 8002148:	4618      	mov	r0, r3
 800214a:	3718      	adds	r7, #24
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}

08002150 <adBms6830_Adcv>:
CONT cont,
DCP dcp,
RSTF rstf,
OW_C_S owcs
)
{
 8002150:	b590      	push	{r4, r7, lr}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	4604      	mov	r4, r0
 8002158:	4608      	mov	r0, r1
 800215a:	4611      	mov	r1, r2
 800215c:	461a      	mov	r2, r3
 800215e:	4623      	mov	r3, r4
 8002160:	71fb      	strb	r3, [r7, #7]
 8002162:	4603      	mov	r3, r0
 8002164:	71bb      	strb	r3, [r7, #6]
 8002166:	460b      	mov	r3, r1
 8002168:	717b      	strb	r3, [r7, #5]
 800216a:	4613      	mov	r3, r2
 800216c:	713b      	strb	r3, [r7, #4]
  uint8_t cmd[2];
  cmd[0] = 0x02 + rd;
 800216e:	79fb      	ldrb	r3, [r7, #7]
 8002170:	3302      	adds	r3, #2
 8002172:	b2db      	uxtb	r3, r3
 8002174:	733b      	strb	r3, [r7, #12]
  cmd[1] = (cont<<7)+(dcp<<4)+(rstf<<2)+(owcs & 0x03) + 0x60;
 8002176:	79bb      	ldrb	r3, [r7, #6]
 8002178:	01db      	lsls	r3, r3, #7
 800217a:	b2da      	uxtb	r2, r3
 800217c:	797b      	ldrb	r3, [r7, #5]
 800217e:	011b      	lsls	r3, r3, #4
 8002180:	b2db      	uxtb	r3, r3
 8002182:	4413      	add	r3, r2
 8002184:	b2da      	uxtb	r2, r3
 8002186:	793b      	ldrb	r3, [r7, #4]
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	b2db      	uxtb	r3, r3
 800218c:	4413      	add	r3, r2
 800218e:	b2da      	uxtb	r2, r3
 8002190:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002194:	f003 0303 	and.w	r3, r3, #3
 8002198:	b2db      	uxtb	r3, r3
 800219a:	4413      	add	r3, r2
 800219c:	b2db      	uxtb	r3, r3
 800219e:	3360      	adds	r3, #96	@ 0x60
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 80021a4:	f107 030c 	add.w	r3, r7, #12
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7fe febf 	bl	8000f2c <spiSendCmd>
}
 80021ae:	bf00      	nop
 80021b0:	3714      	adds	r7, #20
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd90      	pop	{r4, r7, pc}

080021b6 <adBms6830_Adsv>:
(
CONT cont,
DCP dcp,
OW_C_S owcs
)
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b084      	sub	sp, #16
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	4603      	mov	r3, r0
 80021be:	71fb      	strb	r3, [r7, #7]
 80021c0:	460b      	mov	r3, r1
 80021c2:	71bb      	strb	r3, [r7, #6]
 80021c4:	4613      	mov	r3, r2
 80021c6:	717b      	strb	r3, [r7, #5]
  uint8_t cmd[2];
  cmd[0] = 0x01;
 80021c8:	2301      	movs	r3, #1
 80021ca:	733b      	strb	r3, [r7, #12]
  cmd[1] = (cont<<7)+(dcp<<4)+(owcs &0x03) + 0x68;
 80021cc:	79fb      	ldrb	r3, [r7, #7]
 80021ce:	01db      	lsls	r3, r3, #7
 80021d0:	b2da      	uxtb	r2, r3
 80021d2:	79bb      	ldrb	r3, [r7, #6]
 80021d4:	011b      	lsls	r3, r3, #4
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	4413      	add	r3, r2
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	797b      	ldrb	r3, [r7, #5]
 80021de:	f003 0303 	and.w	r3, r3, #3
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	4413      	add	r3, r2
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	3368      	adds	r3, #104	@ 0x68
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 80021ee:	f107 030c 	add.w	r3, r7, #12
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7fe fe9a 	bl	8000f2c <spiSendCmd>
}
 80021f8:	bf00      	nop
 80021fa:	3710      	adds	r7, #16
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <adBms6830_Adax>:
(
OW_AUX owaux, 							
PUP pup,
CH ch
)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	4603      	mov	r3, r0
 8002208:	71fb      	strb	r3, [r7, #7]
 800220a:	460b      	mov	r3, r1
 800220c:	71bb      	strb	r3, [r7, #6]
 800220e:	4613      	mov	r3, r2
 8002210:	717b      	strb	r3, [r7, #5]
  uint8_t cmd[2];
  cmd[0] = 0x04 + owaux;
 8002212:	79fb      	ldrb	r3, [r7, #7]
 8002214:	3304      	adds	r3, #4
 8002216:	b2db      	uxtb	r3, r3
 8002218:	733b      	strb	r3, [r7, #12]
  cmd[1] = (pup << 7) + (((ch >>4)&0x01)<<6) + (ch & 0x0F) + 0x10;
 800221a:	79bb      	ldrb	r3, [r7, #6]
 800221c:	01db      	lsls	r3, r3, #7
 800221e:	b2da      	uxtb	r2, r3
 8002220:	797b      	ldrb	r3, [r7, #5]
 8002222:	091b      	lsrs	r3, r3, #4
 8002224:	b2db      	uxtb	r3, r3
 8002226:	019b      	lsls	r3, r3, #6
 8002228:	b2db      	uxtb	r3, r3
 800222a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800222e:	b2db      	uxtb	r3, r3
 8002230:	4413      	add	r3, r2
 8002232:	b2da      	uxtb	r2, r3
 8002234:	797b      	ldrb	r3, [r7, #5]
 8002236:	f003 030f 	and.w	r3, r3, #15
 800223a:	b2db      	uxtb	r3, r3
 800223c:	4413      	add	r3, r2
 800223e:	b2db      	uxtb	r3, r3
 8002240:	3310      	adds	r3, #16
 8002242:	b2db      	uxtb	r3, r3
 8002244:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 8002246:	f107 030c 	add.w	r3, r7, #12
 800224a:	4618      	mov	r0, r3
 800224c:	f7fe fe6e 	bl	8000f2c <spiSendCmd>
}
 8002250:	bf00      	nop
 8002252:	3710      	adds	r7, #16
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <adBms6830_Adax2>:
*/
void adBms6830_Adax2
(
CH ch
)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd[2];
  cmd[0] = 0x04;
 8002262:	2304      	movs	r3, #4
 8002264:	733b      	strb	r3, [r7, #12]
  cmd[1] = (ch & 0x0F);
 8002266:	79fb      	ldrb	r3, [r7, #7]
 8002268:	f003 030f 	and.w	r3, r3, #15
 800226c:	b2db      	uxtb	r3, r3
 800226e:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 8002270:	f107 030c 	add.w	r3, r7, #12
 8002274:	4618      	mov	r0, r3
 8002276:	f7fe fe59 	bl	8000f2c <spiSendCmd>
}
 800227a:	bf00      	nop
 800227c:	3710      	adds	r7, #16
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	0000      	movs	r0, r0
 8002284:	0000      	movs	r0, r0
	...

08002288 <SetOverVoltageThreshold>:
 * @return OverVoltage_value
 *
 *******************************************************************************
*/
uint16_t SetOverVoltageThreshold(float voltage)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	ed87 0a01 	vstr	s0, [r7, #4]
  uint16_t vov_value;
  uint8_t rbits = 12;
 8002292:	230c      	movs	r3, #12
 8002294:	73fb      	strb	r3, [r7, #15]
  voltage = (voltage - 1.5);
 8002296:	edd7 7a01 	vldr	s15, [r7, #4]
 800229a:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800229e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80022a2:	edc7 7a01 	vstr	s15, [r7, #4]
  voltage = voltage / (16 * 0.000150);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f7fe f96e 	bl	8000588 <__aeabi_f2d>
 80022ac:	a314      	add	r3, pc, #80	@ (adr r3, 8002300 <SetOverVoltageThreshold+0x78>)
 80022ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b2:	f7fe faeb 	bl	800088c <__aeabi_ddiv>
 80022b6:	4602      	mov	r2, r0
 80022b8:	460b      	mov	r3, r1
 80022ba:	4610      	mov	r0, r2
 80022bc:	4619      	mov	r1, r3
 80022be:	f7fe fbcd 	bl	8000a5c <__aeabi_d2f>
 80022c2:	4603      	mov	r3, r0
 80022c4:	607b      	str	r3, [r7, #4]
  vov_value = (uint16_t )(voltage + 2 * (1 << (rbits - 1)));
 80022c6:	7bfb      	ldrb	r3, [r7, #15]
 80022c8:	3b01      	subs	r3, #1
 80022ca:	2202      	movs	r2, #2
 80022cc:	fa02 f303 	lsl.w	r3, r2, r3
 80022d0:	ee07 3a90 	vmov	s15, r3
 80022d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80022dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022e4:	ee17 3a90 	vmov	r3, s15
 80022e8:	81bb      	strh	r3, [r7, #12]
  vov_value &= 0xFFF;
 80022ea:	89bb      	ldrh	r3, [r7, #12]
 80022ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022f0:	81bb      	strh	r3, [r7, #12]
  return vov_value;
 80022f2:	89bb      	ldrh	r3, [r7, #12]
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3710      	adds	r7, #16
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	f3af 8000 	nop.w
 8002300:	30553261 	.word	0x30553261
 8002304:	3f63a92a 	.word	0x3f63a92a

08002308 <SetUnderVoltageThreshold>:
 * @return UnderVoltage_value
 *
 *******************************************************************************
*/
uint16_t SetUnderVoltageThreshold(float voltage)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	ed87 0a01 	vstr	s0, [r7, #4]
  uint16_t vuv_value;
  uint8_t rbits = 12;
 8002312:	230c      	movs	r3, #12
 8002314:	73fb      	strb	r3, [r7, #15]
  voltage = (voltage - 1.5);
 8002316:	edd7 7a01 	vldr	s15, [r7, #4]
 800231a:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800231e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002322:	edc7 7a01 	vstr	s15, [r7, #4]
  voltage = voltage / (16 * 0.000150);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f7fe f92e 	bl	8000588 <__aeabi_f2d>
 800232c:	a314      	add	r3, pc, #80	@ (adr r3, 8002380 <SetUnderVoltageThreshold+0x78>)
 800232e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002332:	f7fe faab 	bl	800088c <__aeabi_ddiv>
 8002336:	4602      	mov	r2, r0
 8002338:	460b      	mov	r3, r1
 800233a:	4610      	mov	r0, r2
 800233c:	4619      	mov	r1, r3
 800233e:	f7fe fb8d 	bl	8000a5c <__aeabi_d2f>
 8002342:	4603      	mov	r3, r0
 8002344:	607b      	str	r3, [r7, #4]
  vuv_value = (uint16_t )(voltage + 2 * (1 << (rbits - 1)));
 8002346:	7bfb      	ldrb	r3, [r7, #15]
 8002348:	3b01      	subs	r3, #1
 800234a:	2202      	movs	r2, #2
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	ee07 3a90 	vmov	s15, r3
 8002354:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002358:	edd7 7a01 	vldr	s15, [r7, #4]
 800235c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002360:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002364:	ee17 3a90 	vmov	r3, s15
 8002368:	81bb      	strh	r3, [r7, #12]
  vuv_value &= 0xFFF;
 800236a:	89bb      	ldrh	r3, [r7, #12]
 800236c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002370:	81bb      	strh	r3, [r7, #12]
  return vuv_value;
 8002372:	89bb      	ldrh	r3, [r7, #12]
}
 8002374:	4618      	mov	r0, r3
 8002376:	3710      	adds	r7, #16
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	f3af 8000 	nop.w
 8002380:	30553261 	.word	0x30553261
 8002384:	3f63a92a 	.word	0x3f63a92a

08002388 <adBms6830ParseConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfiga(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b086      	sub	sp, #24
 800238c:	af00      	add	r7, sp, #0
 800238e:	4603      	mov	r3, r0
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	607a      	str	r2, [r7, #4]
 8002394:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8002396:	2300      	movs	r3, #0
 8002398:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800239a:	2300      	movs	r3, #0
 800239c:	75bb      	strb	r3, [r7, #22]
 800239e:	e132      	b.n	8002606 <adBms6830ParseConfiga+0x27e>
  {
    memcpy(&ic[curr_ic].configa.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80023a0:	7dbb      	ldrb	r3, [r7, #22]
 80023a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80023a6:	fb02 f303 	mul.w	r3, r2, r3
 80023aa:	68ba      	ldr	r2, [r7, #8]
 80023ac:	4413      	add	r3, r2
 80023ae:	f203 1025 	addw	r0, r3, #293	@ 0x125
 80023b2:	7dfb      	ldrb	r3, [r7, #23]
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	4413      	add	r3, r2
 80023b8:	2208      	movs	r2, #8
 80023ba:	4619      	mov	r1, r3
 80023bc:	f00d fd2d 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80023c0:	7dbb      	ldrb	r3, [r7, #22]
 80023c2:	3301      	adds	r3, #1
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	00db      	lsls	r3, r3, #3
 80023c8:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfga.cth = (ic[curr_ic].configa.rx_data[0] & 0x07);
 80023ca:	7dbb      	ldrb	r3, [r7, #22]
 80023cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80023d0:	fb02 f303 	mul.w	r3, r2, r3
 80023d4:	68ba      	ldr	r2, [r7, #8]
 80023d6:	4413      	add	r3, r2
 80023d8:	f893 1125 	ldrb.w	r1, [r3, #293]	@ 0x125
 80023dc:	7dbb      	ldrb	r3, [r7, #22]
 80023de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80023e2:	fb02 f303 	mul.w	r3, r2, r3
 80023e6:	68ba      	ldr	r2, [r7, #8]
 80023e8:	441a      	add	r2, r3
 80023ea:	460b      	mov	r3, r1
 80023ec:	f003 0307 	and.w	r3, r3, #7
 80023f0:	b2d9      	uxtb	r1, r3
 80023f2:	7993      	ldrb	r3, [r2, #6]
 80023f4:	f361 0343 	bfi	r3, r1, #1, #3
 80023f8:	7193      	strb	r3, [r2, #6]
    ic[curr_ic].rx_cfga.refon   = (ic[curr_ic].configa.rx_data[0] & 0x80) >> 7;
 80023fa:	7dbb      	ldrb	r3, [r7, #22]
 80023fc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002400:	fb02 f303 	mul.w	r3, r2, r3
 8002404:	68ba      	ldr	r2, [r7, #8]
 8002406:	4413      	add	r3, r2
 8002408:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 800240c:	09db      	lsrs	r3, r3, #7
 800240e:	b2d9      	uxtb	r1, r3
 8002410:	7dbb      	ldrb	r3, [r7, #22]
 8002412:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002416:	fb02 f303 	mul.w	r3, r2, r3
 800241a:	68ba      	ldr	r2, [r7, #8]
 800241c:	441a      	add	r2, r3
 800241e:	460b      	mov	r3, r1
 8002420:	f003 0301 	and.w	r3, r3, #1
 8002424:	b2d9      	uxtb	r1, r3
 8002426:	7993      	ldrb	r3, [r2, #6]
 8002428:	f361 0300 	bfi	r3, r1, #0, #1
 800242c:	7193      	strb	r3, [r2, #6]

    ic[curr_ic].rx_cfga.flag_d  = (ic[curr_ic].configa.rx_data[1] & 0xFF);
 800242e:	7dbb      	ldrb	r3, [r7, #22]
 8002430:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002434:	fb02 f303 	mul.w	r3, r2, r3
 8002438:	68ba      	ldr	r2, [r7, #8]
 800243a:	441a      	add	r2, r3
 800243c:	7dbb      	ldrb	r3, [r7, #22]
 800243e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002442:	fb01 f303 	mul.w	r3, r1, r3
 8002446:	68b9      	ldr	r1, [r7, #8]
 8002448:	440b      	add	r3, r1
 800244a:	f892 2126 	ldrb.w	r2, [r2, #294]	@ 0x126
 800244e:	71da      	strb	r2, [r3, #7]

    ic[curr_ic].rx_cfga.soakon   = (ic[curr_ic].configa.rx_data[2] & 0x80) >> 7;
 8002450:	7dbb      	ldrb	r3, [r7, #22]
 8002452:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002456:	fb02 f303 	mul.w	r3, r2, r3
 800245a:	68ba      	ldr	r2, [r7, #8]
 800245c:	4413      	add	r3, r2
 800245e:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8002462:	09db      	lsrs	r3, r3, #7
 8002464:	b2d9      	uxtb	r1, r3
 8002466:	7dbb      	ldrb	r3, [r7, #22]
 8002468:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800246c:	fb02 f303 	mul.w	r3, r2, r3
 8002470:	68ba      	ldr	r2, [r7, #8]
 8002472:	441a      	add	r2, r3
 8002474:	460b      	mov	r3, r1
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	b2d9      	uxtb	r1, r3
 800247c:	7a13      	ldrb	r3, [r2, #8]
 800247e:	f361 0300 	bfi	r3, r1, #0, #1
 8002482:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owrng    = (((ic[curr_ic].configa.rx_data[2] & 0x40) >> 6));
 8002484:	7dbb      	ldrb	r3, [r7, #22]
 8002486:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800248a:	fb02 f303 	mul.w	r3, r2, r3
 800248e:	68ba      	ldr	r2, [r7, #8]
 8002490:	4413      	add	r3, r2
 8002492:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8002496:	1199      	asrs	r1, r3, #6
 8002498:	7dbb      	ldrb	r3, [r7, #22]
 800249a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800249e:	fb02 f303 	mul.w	r3, r2, r3
 80024a2:	68ba      	ldr	r2, [r7, #8]
 80024a4:	441a      	add	r2, r3
 80024a6:	460b      	mov	r3, r1
 80024a8:	f003 0301 	and.w	r3, r3, #1
 80024ac:	b2d9      	uxtb	r1, r3
 80024ae:	7a13      	ldrb	r3, [r2, #8]
 80024b0:	f361 0341 	bfi	r3, r1, #1, #1
 80024b4:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owa    = ( (ic[curr_ic].configa.rx_data[2] & 0x38) >> 3);
 80024b6:	7dbb      	ldrb	r3, [r7, #22]
 80024b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80024bc:	fb02 f303 	mul.w	r3, r2, r3
 80024c0:	68ba      	ldr	r2, [r7, #8]
 80024c2:	4413      	add	r3, r2
 80024c4:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 80024c8:	10d9      	asrs	r1, r3, #3
 80024ca:	7dbb      	ldrb	r3, [r7, #22]
 80024cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80024d0:	fb02 f303 	mul.w	r3, r2, r3
 80024d4:	68ba      	ldr	r2, [r7, #8]
 80024d6:	441a      	add	r2, r3
 80024d8:	460b      	mov	r3, r1
 80024da:	f003 0307 	and.w	r3, r3, #7
 80024de:	b2d9      	uxtb	r1, r3
 80024e0:	7a13      	ldrb	r3, [r2, #8]
 80024e2:	f361 0384 	bfi	r3, r1, #2, #3
 80024e6:	7213      	strb	r3, [r2, #8]

    ic[curr_ic].rx_cfga.gpo        = ( (ic[curr_ic].configa.rx_data[3] & 0xFF)| ((ic[curr_ic].configa.rx_data[4] & 0x03) << 8) );
 80024e8:	7dbb      	ldrb	r3, [r7, #22]
 80024ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80024ee:	fb02 f303 	mul.w	r3, r2, r3
 80024f2:	68ba      	ldr	r2, [r7, #8]
 80024f4:	4413      	add	r3, r2
 80024f6:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 80024fa:	b21a      	sxth	r2, r3
 80024fc:	7dbb      	ldrb	r3, [r7, #22]
 80024fe:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002502:	fb01 f303 	mul.w	r3, r1, r3
 8002506:	68b9      	ldr	r1, [r7, #8]
 8002508:	440b      	add	r3, r1
 800250a:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 800250e:	021b      	lsls	r3, r3, #8
 8002510:	b21b      	sxth	r3, r3
 8002512:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002516:	b21b      	sxth	r3, r3
 8002518:	4313      	orrs	r3, r2
 800251a:	b219      	sxth	r1, r3
 800251c:	7dbb      	ldrb	r3, [r7, #22]
 800251e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002522:	fb02 f303 	mul.w	r3, r2, r3
 8002526:	68ba      	ldr	r2, [r7, #8]
 8002528:	441a      	add	r2, r3
 800252a:	460b      	mov	r3, r1
 800252c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002530:	b299      	uxth	r1, r3
 8002532:	8913      	ldrh	r3, [r2, #8]
 8002534:	f361 134e 	bfi	r3, r1, #5, #10
 8002538:	8113      	strh	r3, [r2, #8]

    ic[curr_ic].rx_cfga.snap   = ((ic[curr_ic].configa.rx_data[5] & 0x20) >> 5);
 800253a:	7dbb      	ldrb	r3, [r7, #22]
 800253c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002540:	fb02 f303 	mul.w	r3, r2, r3
 8002544:	68ba      	ldr	r2, [r7, #8]
 8002546:	4413      	add	r3, r2
 8002548:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 800254c:	1159      	asrs	r1, r3, #5
 800254e:	7dbb      	ldrb	r3, [r7, #22]
 8002550:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002554:	fb02 f303 	mul.w	r3, r2, r3
 8002558:	68ba      	ldr	r2, [r7, #8]
 800255a:	441a      	add	r2, r3
 800255c:	460b      	mov	r3, r1
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	b2d9      	uxtb	r1, r3
 8002564:	7a53      	ldrb	r3, [r2, #9]
 8002566:	f361 13c7 	bfi	r3, r1, #7, #1
 800256a:	7253      	strb	r3, [r2, #9]
    ic[curr_ic].rx_cfga.mute_st   = ((ic[curr_ic].configa.rx_data[5] & 0x10) >> 4);
 800256c:	7dbb      	ldrb	r3, [r7, #22]
 800256e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002572:	fb02 f303 	mul.w	r3, r2, r3
 8002576:	68ba      	ldr	r2, [r7, #8]
 8002578:	4413      	add	r3, r2
 800257a:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 800257e:	1119      	asrs	r1, r3, #4
 8002580:	7dbb      	ldrb	r3, [r7, #22]
 8002582:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002586:	fb02 f303 	mul.w	r3, r2, r3
 800258a:	68ba      	ldr	r2, [r7, #8]
 800258c:	441a      	add	r2, r3
 800258e:	460b      	mov	r3, r1
 8002590:	f003 0301 	and.w	r3, r3, #1
 8002594:	b2d9      	uxtb	r1, r3
 8002596:	7a93      	ldrb	r3, [r2, #10]
 8002598:	f361 0300 	bfi	r3, r1, #0, #1
 800259c:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.comm_bk   = ((ic[curr_ic].configa.rx_data[5] & 0x08) >> 3);
 800259e:	7dbb      	ldrb	r3, [r7, #22]
 80025a0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025a4:	fb02 f303 	mul.w	r3, r2, r3
 80025a8:	68ba      	ldr	r2, [r7, #8]
 80025aa:	4413      	add	r3, r2
 80025ac:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 80025b0:	10d9      	asrs	r1, r3, #3
 80025b2:	7dbb      	ldrb	r3, [r7, #22]
 80025b4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025b8:	fb02 f303 	mul.w	r3, r2, r3
 80025bc:	68ba      	ldr	r2, [r7, #8]
 80025be:	441a      	add	r2, r3
 80025c0:	460b      	mov	r3, r1
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	b2d9      	uxtb	r1, r3
 80025c8:	7a93      	ldrb	r3, [r2, #10]
 80025ca:	f361 0341 	bfi	r3, r1, #1, #1
 80025ce:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.fc   = ((ic[curr_ic].configa.rx_data[5] & 0x07) >> 0);
 80025d0:	7dbb      	ldrb	r3, [r7, #22]
 80025d2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025d6:	fb02 f303 	mul.w	r3, r2, r3
 80025da:	68ba      	ldr	r2, [r7, #8]
 80025dc:	4413      	add	r3, r2
 80025de:	f893 112a 	ldrb.w	r1, [r3, #298]	@ 0x12a
 80025e2:	7dbb      	ldrb	r3, [r7, #22]
 80025e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025e8:	fb02 f303 	mul.w	r3, r2, r3
 80025ec:	68ba      	ldr	r2, [r7, #8]
 80025ee:	441a      	add	r2, r3
 80025f0:	460b      	mov	r3, r1
 80025f2:	f003 0307 	and.w	r3, r3, #7
 80025f6:	b2d9      	uxtb	r1, r3
 80025f8:	7a93      	ldrb	r3, [r2, #10]
 80025fa:	f361 0384 	bfi	r3, r1, #2, #3
 80025fe:	7293      	strb	r3, [r2, #10]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002600:	7dbb      	ldrb	r3, [r7, #22]
 8002602:	3301      	adds	r3, #1
 8002604:	75bb      	strb	r3, [r7, #22]
 8002606:	7dba      	ldrb	r2, [r7, #22]
 8002608:	7bfb      	ldrb	r3, [r7, #15]
 800260a:	429a      	cmp	r2, r3
 800260c:	f4ff aec8 	bcc.w	80023a0 <adBms6830ParseConfiga+0x18>
  }
}
 8002610:	bf00      	nop
 8002612:	bf00      	nop
 8002614:	3718      	adds	r7, #24
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <adBms6830ParseConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfigb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b086      	sub	sp, #24
 800261e:	af00      	add	r7, sp, #0
 8002620:	4603      	mov	r3, r0
 8002622:	60b9      	str	r1, [r7, #8]
 8002624:	607a      	str	r2, [r7, #4]
 8002626:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8002628:	2300      	movs	r3, #0
 800262a:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800262c:	2300      	movs	r3, #0
 800262e:	75bb      	strb	r3, [r7, #22]
 8002630:	e0c6      	b.n	80027c0 <adBms6830ParseConfigb+0x1a6>
  {
    memcpy(&ic[curr_ic].configb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8002632:	7dbb      	ldrb	r3, [r7, #22]
 8002634:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002638:	fb02 f303 	mul.w	r3, r2, r3
 800263c:	68ba      	ldr	r2, [r7, #8]
 800263e:	4413      	add	r3, r2
 8002640:	f203 1033 	addw	r0, r3, #307	@ 0x133
 8002644:	7dfb      	ldrb	r3, [r7, #23]
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	4413      	add	r3, r2
 800264a:	2208      	movs	r2, #8
 800264c:	4619      	mov	r1, r3
 800264e:	f00d fbe4 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8002652:	7dbb      	ldrb	r3, [r7, #22]
 8002654:	3301      	adds	r3, #1
 8002656:	b2db      	uxtb	r3, r3
 8002658:	00db      	lsls	r3, r3, #3
 800265a:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfgb.vuv = ((ic[curr_ic].configb.rx_data[0])  | ((ic[curr_ic].configb.rx_data[1] & 0x0F) << 8));
 800265c:	7dbb      	ldrb	r3, [r7, #22]
 800265e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002662:	fb02 f303 	mul.w	r3, r2, r3
 8002666:	68ba      	ldr	r2, [r7, #8]
 8002668:	4413      	add	r3, r2
 800266a:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 800266e:	b21a      	sxth	r2, r3
 8002670:	7dbb      	ldrb	r3, [r7, #22]
 8002672:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002676:	fb01 f303 	mul.w	r3, r1, r3
 800267a:	68b9      	ldr	r1, [r7, #8]
 800267c:	440b      	add	r3, r1
 800267e:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8002682:	021b      	lsls	r3, r3, #8
 8002684:	b21b      	sxth	r3, r3
 8002686:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800268a:	b21b      	sxth	r3, r3
 800268c:	4313      	orrs	r3, r2
 800268e:	b219      	sxth	r1, r3
 8002690:	7dbb      	ldrb	r3, [r7, #22]
 8002692:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002696:	fb02 f303 	mul.w	r3, r2, r3
 800269a:	68ba      	ldr	r2, [r7, #8]
 800269c:	4413      	add	r3, r2
 800269e:	b28a      	uxth	r2, r1
 80026a0:	829a      	strh	r2, [r3, #20]
    ic[curr_ic].rx_cfgb.vov  = (ic[curr_ic].configb.rx_data[2]<<4)+((ic[curr_ic].configb.rx_data[1] &0xF0)>>4)  ;
 80026a2:	7dbb      	ldrb	r3, [r7, #22]
 80026a4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026a8:	fb02 f303 	mul.w	r3, r2, r3
 80026ac:	68ba      	ldr	r2, [r7, #8]
 80026ae:	4413      	add	r3, r2
 80026b0:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 80026b4:	011b      	lsls	r3, r3, #4
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	7dbb      	ldrb	r3, [r7, #22]
 80026ba:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80026be:	fb01 f303 	mul.w	r3, r1, r3
 80026c2:	68b9      	ldr	r1, [r7, #8]
 80026c4:	440b      	add	r3, r1
 80026c6:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 80026ca:	091b      	lsrs	r3, r3, #4
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	4618      	mov	r0, r3
 80026d0:	7dbb      	ldrb	r3, [r7, #22]
 80026d2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80026d6:	fb01 f303 	mul.w	r3, r1, r3
 80026da:	68b9      	ldr	r1, [r7, #8]
 80026dc:	440b      	add	r3, r1
 80026de:	4402      	add	r2, r0
 80026e0:	b292      	uxth	r2, r2
 80026e2:	82da      	strh	r2, [r3, #22]
    ic[curr_ic].rx_cfgb.dtmen = (((ic[curr_ic].configb.rx_data[3] & 0x80) >> 7));
 80026e4:	7dbb      	ldrb	r3, [r7, #22]
 80026e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026ea:	fb02 f303 	mul.w	r3, r2, r3
 80026ee:	68ba      	ldr	r2, [r7, #8]
 80026f0:	4413      	add	r3, r2
 80026f2:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 80026f6:	09db      	lsrs	r3, r3, #7
 80026f8:	b2d9      	uxtb	r1, r3
 80026fa:	7dbb      	ldrb	r3, [r7, #22]
 80026fc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002700:	fb02 f303 	mul.w	r3, r2, r3
 8002704:	68ba      	ldr	r2, [r7, #8]
 8002706:	441a      	add	r2, r3
 8002708:	460b      	mov	r3, r1
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	b2d9      	uxtb	r1, r3
 8002710:	7e13      	ldrb	r3, [r2, #24]
 8002712:	f361 0300 	bfi	r3, r1, #0, #1
 8002716:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dtrng= ((ic[curr_ic].configb.rx_data[3] & 0x40) >> 6);
 8002718:	7dbb      	ldrb	r3, [r7, #22]
 800271a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800271e:	fb02 f303 	mul.w	r3, r2, r3
 8002722:	68ba      	ldr	r2, [r7, #8]
 8002724:	4413      	add	r3, r2
 8002726:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 800272a:	1199      	asrs	r1, r3, #6
 800272c:	7dbb      	ldrb	r3, [r7, #22]
 800272e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002732:	fb02 f303 	mul.w	r3, r2, r3
 8002736:	68ba      	ldr	r2, [r7, #8]
 8002738:	441a      	add	r2, r3
 800273a:	460b      	mov	r3, r1
 800273c:	f003 0301 	and.w	r3, r3, #1
 8002740:	b2d9      	uxtb	r1, r3
 8002742:	7e13      	ldrb	r3, [r2, #24]
 8002744:	f361 0341 	bfi	r3, r1, #1, #1
 8002748:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcto   = ((ic[curr_ic].configb.rx_data[3] & 0x3F));
 800274a:	7dbb      	ldrb	r3, [r7, #22]
 800274c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002750:	fb02 f303 	mul.w	r3, r2, r3
 8002754:	68ba      	ldr	r2, [r7, #8]
 8002756:	4413      	add	r3, r2
 8002758:	f893 1136 	ldrb.w	r1, [r3, #310]	@ 0x136
 800275c:	7dbb      	ldrb	r3, [r7, #22]
 800275e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002762:	fb02 f303 	mul.w	r3, r2, r3
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	441a      	add	r2, r3
 800276a:	460b      	mov	r3, r1
 800276c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002770:	b2d9      	uxtb	r1, r3
 8002772:	7e13      	ldrb	r3, [r2, #24]
 8002774:	f361 0387 	bfi	r3, r1, #2, #6
 8002778:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcc = ((ic[curr_ic].configb.rx_data[4]) | ((ic[curr_ic].configb.rx_data[5] & 0xFF) << 8));
 800277a:	7dbb      	ldrb	r3, [r7, #22]
 800277c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002780:	fb02 f303 	mul.w	r3, r2, r3
 8002784:	68ba      	ldr	r2, [r7, #8]
 8002786:	4413      	add	r3, r2
 8002788:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 800278c:	b21a      	sxth	r2, r3
 800278e:	7dbb      	ldrb	r3, [r7, #22]
 8002790:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002794:	fb01 f303 	mul.w	r3, r1, r3
 8002798:	68b9      	ldr	r1, [r7, #8]
 800279a:	440b      	add	r3, r1
 800279c:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80027a0:	021b      	lsls	r3, r3, #8
 80027a2:	b21b      	sxth	r3, r3
 80027a4:	4313      	orrs	r3, r2
 80027a6:	b219      	sxth	r1, r3
 80027a8:	7dbb      	ldrb	r3, [r7, #22]
 80027aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80027ae:	fb02 f303 	mul.w	r3, r2, r3
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	4413      	add	r3, r2
 80027b6:	b28a      	uxth	r2, r1
 80027b8:	835a      	strh	r2, [r3, #26]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80027ba:	7dbb      	ldrb	r3, [r7, #22]
 80027bc:	3301      	adds	r3, #1
 80027be:	75bb      	strb	r3, [r7, #22]
 80027c0:	7dba      	ldrb	r2, [r7, #22]
 80027c2:	7bfb      	ldrb	r3, [r7, #15]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	f4ff af34 	bcc.w	8002632 <adBms6830ParseConfigb+0x18>
  }
}
 80027ca:	bf00      	nop
 80027cc:	bf00      	nop
 80027ce:	3718      	adds	r7, #24
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <adBms6830ParseConfig>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfig(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	60b9      	str	r1, [r7, #8]
 80027dc:	607b      	str	r3, [r7, #4]
 80027de:	4603      	mov	r3, r0
 80027e0:	73fb      	strb	r3, [r7, #15]
 80027e2:	4613      	mov	r3, r2
 80027e4:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 80027e6:	7bbb      	ldrb	r3, [r7, #14]
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d002      	beq.n	80027f2 <adBms6830ParseConfig+0x1e>
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d007      	beq.n	8002800 <adBms6830ParseConfig+0x2c>
  case B:
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
    break;

  default:
    break;
 80027f0:	e00d      	b.n	800280e <adBms6830ParseConfig+0x3a>
    adBms6830ParseConfiga(tIC, &ic[0], &data[0]);
 80027f2:	7bfb      	ldrb	r3, [r7, #15]
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	68b9      	ldr	r1, [r7, #8]
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7ff fdc5 	bl	8002388 <adBms6830ParseConfiga>
    break;
 80027fe:	e006      	b.n	800280e <adBms6830ParseConfig+0x3a>
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
 8002800:	7bfb      	ldrb	r3, [r7, #15]
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	68b9      	ldr	r1, [r7, #8]
 8002806:	4618      	mov	r0, r3
 8002808:	f7ff ff07 	bl	800261a <adBms6830ParseConfigb>
    break;
 800280c:	bf00      	nop
  }
}
 800280e:	bf00      	nop
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
	...

08002818 <adBms6830ParseCell>:
 *
 *******************************************************************************
*/
/* Parse cell voltages */
void adBms6830ParseCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *cv_data)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b086      	sub	sp, #24
 800281c:	af00      	add	r7, sp, #0
 800281e:	60b9      	str	r1, [r7, #8]
 8002820:	607b      	str	r3, [r7, #4]
 8002822:	4603      	mov	r3, r0
 8002824:	73fb      	strb	r3, [r7, #15]
 8002826:	4613      	mov	r3, r2
 8002828:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 800282a:	2300      	movs	r3, #0
 800282c:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDCVALL_SIZE;}
 800282e:	7bbb      	ldrb	r3, [r7, #14]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d102      	bne.n	800283a <adBms6830ParseCell+0x22>
 8002834:	2322      	movs	r3, #34	@ 0x22
 8002836:	75fb      	strb	r3, [r7, #23]
 8002838:	e001      	b.n	800283e <adBms6830ParseCell+0x26>
  else {data_size = RX_DATA;}
 800283a:	2308      	movs	r3, #8
 800283c:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 800283e:	7dfb      	ldrb	r3, [r7, #23]
 8002840:	2101      	movs	r1, #1
 8002842:	4618      	mov	r0, r3
 8002844:	f00c ff56 	bl	800f6f4 <calloc>
 8002848:	4603      	mov	r3, r0
 800284a:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d105      	bne.n	800285e <adBms6830ParseCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse cell memory \n");
    #else
    printf(" Failed to allocate parse cell memory \n");
 8002852:	488e      	ldr	r0, [pc, #568]	@ (8002a8c <adBms6830ParseCell+0x274>)
 8002854:	f00d f964 	bl	800fb20 <puts>
    #endif
    exit(0);
 8002858:	2000      	movs	r0, #0
 800285a:	f00c ff67 	bl	800f72c <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800285e:	2300      	movs	r3, #0
 8002860:	757b      	strb	r3, [r7, #21]
 8002862:	e2a9      	b.n	8002db8 <adBms6830ParseCell+0x5a0>
  {
    memcpy(&data[0], &cv_data[address], data_size); /* dst , src , size */
 8002864:	7dbb      	ldrb	r3, [r7, #22]
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	4413      	add	r3, r2
 800286a:	7dfa      	ldrb	r2, [r7, #23]
 800286c:	4619      	mov	r1, r3
 800286e:	6938      	ldr	r0, [r7, #16]
 8002870:	f00d fad3 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (data_size));
 8002874:	7d7b      	ldrb	r3, [r7, #21]
 8002876:	3301      	adds	r3, #1
 8002878:	b2db      	uxtb	r3, r3
 800287a:	7dfa      	ldrb	r2, [r7, #23]
 800287c:	fb12 f303 	smulbb	r3, r2, r3
 8002880:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8002882:	7bbb      	ldrb	r3, [r7, #14]
 8002884:	2b06      	cmp	r3, #6
 8002886:	f200 8293 	bhi.w	8002db0 <adBms6830ParseCell+0x598>
 800288a:	a201      	add	r2, pc, #4	@ (adr r2, 8002890 <adBms6830ParseCell+0x78>)
 800288c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002890:	08002b31 	.word	0x08002b31
 8002894:	080028ad 	.word	0x080028ad
 8002898:	08002925 	.word	0x08002925
 800289c:	0800299d 	.word	0x0800299d
 80028a0:	08002a15 	.word	0x08002a15
 80028a4:	08002a91 	.word	0x08002a91
 80028a8:	08002b09 	.word	0x08002b09
    {
    case A: /* Cell Register group A */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	461a      	mov	r2, r3
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	3301      	adds	r3, #1
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	021b      	lsls	r3, r3, #8
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	4413      	add	r3, r2
 80028be:	b299      	uxth	r1, r3
 80028c0:	7d7b      	ldrb	r3, [r7, #21]
 80028c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028c6:	fb02 f303 	mul.w	r3, r2, r3
 80028ca:	68ba      	ldr	r2, [r7, #8]
 80028cc:	4413      	add	r3, r2
 80028ce:	b20a      	sxth	r2, r1
 80028d0:	841a      	strh	r2, [r3, #32]
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	3302      	adds	r3, #2
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	461a      	mov	r2, r3
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	3303      	adds	r3, #3
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	021b      	lsls	r3, r3, #8
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	4413      	add	r3, r2
 80028e6:	b299      	uxth	r1, r3
 80028e8:	7d7b      	ldrb	r3, [r7, #21]
 80028ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028ee:	fb02 f303 	mul.w	r3, r2, r3
 80028f2:	68ba      	ldr	r2, [r7, #8]
 80028f4:	4413      	add	r3, r2
 80028f6:	b20a      	sxth	r2, r1
 80028f8:	845a      	strh	r2, [r3, #34]	@ 0x22
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	3304      	adds	r3, #4
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	461a      	mov	r2, r3
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	3305      	adds	r3, #5
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	021b      	lsls	r3, r3, #8
 800290a:	b29b      	uxth	r3, r3
 800290c:	4413      	add	r3, r2
 800290e:	b299      	uxth	r1, r3
 8002910:	7d7b      	ldrb	r3, [r7, #21]
 8002912:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002916:	fb02 f303 	mul.w	r3, r2, r3
 800291a:	68ba      	ldr	r2, [r7, #8]
 800291c:	4413      	add	r3, r2
 800291e:	b20a      	sxth	r2, r1
 8002920:	849a      	strh	r2, [r3, #36]	@ 0x24
      break;
 8002922:	e246      	b.n	8002db2 <adBms6830ParseCell+0x59a>

    case B: /* Cell Register group B */
      ic[curr_ic].cell.c_codes[3] = (data[0] + (data[1] << 8));
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	461a      	mov	r2, r3
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	3301      	adds	r3, #1
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	021b      	lsls	r3, r3, #8
 8002932:	b29b      	uxth	r3, r3
 8002934:	4413      	add	r3, r2
 8002936:	b299      	uxth	r1, r3
 8002938:	7d7b      	ldrb	r3, [r7, #21]
 800293a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800293e:	fb02 f303 	mul.w	r3, r2, r3
 8002942:	68ba      	ldr	r2, [r7, #8]
 8002944:	4413      	add	r3, r2
 8002946:	b20a      	sxth	r2, r1
 8002948:	84da      	strh	r2, [r3, #38]	@ 0x26
      ic[curr_ic].cell.c_codes[4] = (data[2] + (data[3] << 8));
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	3302      	adds	r3, #2
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	461a      	mov	r2, r3
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	3303      	adds	r3, #3
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	021b      	lsls	r3, r3, #8
 800295a:	b29b      	uxth	r3, r3
 800295c:	4413      	add	r3, r2
 800295e:	b299      	uxth	r1, r3
 8002960:	7d7b      	ldrb	r3, [r7, #21]
 8002962:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002966:	fb02 f303 	mul.w	r3, r2, r3
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	4413      	add	r3, r2
 800296e:	b20a      	sxth	r2, r1
 8002970:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[5] = (data[4] + (data[5] << 8));
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	3304      	adds	r3, #4
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	461a      	mov	r2, r3
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	3305      	adds	r3, #5
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	021b      	lsls	r3, r3, #8
 8002982:	b29b      	uxth	r3, r3
 8002984:	4413      	add	r3, r2
 8002986:	b299      	uxth	r1, r3
 8002988:	7d7b      	ldrb	r3, [r7, #21]
 800298a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800298e:	fb02 f303 	mul.w	r3, r2, r3
 8002992:	68ba      	ldr	r2, [r7, #8]
 8002994:	4413      	add	r3, r2
 8002996:	b20a      	sxth	r2, r1
 8002998:	855a      	strh	r2, [r3, #42]	@ 0x2a
      break;
 800299a:	e20a      	b.n	8002db2 <adBms6830ParseCell+0x59a>

    case C: /* Cell Register group C */
      ic[curr_ic].cell.c_codes[6] = (data[0] + (data[1] << 8));
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	461a      	mov	r2, r3
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	3301      	adds	r3, #1
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	021b      	lsls	r3, r3, #8
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	4413      	add	r3, r2
 80029ae:	b299      	uxth	r1, r3
 80029b0:	7d7b      	ldrb	r3, [r7, #21]
 80029b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80029b6:	fb02 f303 	mul.w	r3, r2, r3
 80029ba:	68ba      	ldr	r2, [r7, #8]
 80029bc:	4413      	add	r3, r2
 80029be:	b20a      	sxth	r2, r1
 80029c0:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[7] = (data[2] + (data[3] << 8));
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	3302      	adds	r3, #2
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	461a      	mov	r2, r3
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	3303      	adds	r3, #3
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	021b      	lsls	r3, r3, #8
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	4413      	add	r3, r2
 80029d6:	b299      	uxth	r1, r3
 80029d8:	7d7b      	ldrb	r3, [r7, #21]
 80029da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80029de:	fb02 f303 	mul.w	r3, r2, r3
 80029e2:	68ba      	ldr	r2, [r7, #8]
 80029e4:	4413      	add	r3, r2
 80029e6:	b20a      	sxth	r2, r1
 80029e8:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[8] = (data[4] + (data[5] << 8));
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	3304      	adds	r3, #4
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	461a      	mov	r2, r3
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	3305      	adds	r3, #5
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	021b      	lsls	r3, r3, #8
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	4413      	add	r3, r2
 80029fe:	b299      	uxth	r1, r3
 8002a00:	7d7b      	ldrb	r3, [r7, #21]
 8002a02:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a06:	fb02 f303 	mul.w	r3, r2, r3
 8002a0a:	68ba      	ldr	r2, [r7, #8]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	b20a      	sxth	r2, r1
 8002a10:	861a      	strh	r2, [r3, #48]	@ 0x30
      break;
 8002a12:	e1ce      	b.n	8002db2 <adBms6830ParseCell+0x59a>

    case D: /* Cell Register group D */
      ic[curr_ic].cell.c_codes[9] =  (data[0] + (data[1] << 8));
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	461a      	mov	r2, r3
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	021b      	lsls	r3, r3, #8
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	4413      	add	r3, r2
 8002a26:	b299      	uxth	r1, r3
 8002a28:	7d7b      	ldrb	r3, [r7, #21]
 8002a2a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a2e:	fb02 f303 	mul.w	r3, r2, r3
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	4413      	add	r3, r2
 8002a36:	b20a      	sxth	r2, r1
 8002a38:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[10] = (data[2] + (data[3] << 8));
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	3302      	adds	r3, #2
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	461a      	mov	r2, r3
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	3303      	adds	r3, #3
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	021b      	lsls	r3, r3, #8
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	4413      	add	r3, r2
 8002a4e:	b299      	uxth	r1, r3
 8002a50:	7d7b      	ldrb	r3, [r7, #21]
 8002a52:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a56:	fb02 f303 	mul.w	r3, r2, r3
 8002a5a:	68ba      	ldr	r2, [r7, #8]
 8002a5c:	4413      	add	r3, r2
 8002a5e:	b20a      	sxth	r2, r1
 8002a60:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[11] = (data[4] + (data[5] << 8));
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	3304      	adds	r3, #4
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	461a      	mov	r2, r3
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	3305      	adds	r3, #5
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	021b      	lsls	r3, r3, #8
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	4413      	add	r3, r2
 8002a76:	b299      	uxth	r1, r3
 8002a78:	7d7b      	ldrb	r3, [r7, #21]
 8002a7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a7e:	fb02 f303 	mul.w	r3, r2, r3
 8002a82:	68ba      	ldr	r2, [r7, #8]
 8002a84:	4413      	add	r3, r2
 8002a86:	b20a      	sxth	r2, r1
 8002a88:	86da      	strh	r2, [r3, #54]	@ 0x36
      break;
 8002a8a:	e192      	b.n	8002db2 <adBms6830ParseCell+0x59a>
 8002a8c:	08011334 	.word	0x08011334

    case E: /* Cell Register group E */
      ic[curr_ic].cell.c_codes[12] = (data[0] + (data[1] << 8));
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	461a      	mov	r2, r3
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	3301      	adds	r3, #1
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	021b      	lsls	r3, r3, #8
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	4413      	add	r3, r2
 8002aa2:	b299      	uxth	r1, r3
 8002aa4:	7d7b      	ldrb	r3, [r7, #21]
 8002aa6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002aaa:	fb02 f303 	mul.w	r3, r2, r3
 8002aae:	68ba      	ldr	r2, [r7, #8]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	b20a      	sxth	r2, r1
 8002ab4:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[13] = (data[2] + (data[3] << 8));
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	3302      	adds	r3, #2
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	461a      	mov	r2, r3
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	3303      	adds	r3, #3
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	021b      	lsls	r3, r3, #8
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	4413      	add	r3, r2
 8002aca:	b299      	uxth	r1, r3
 8002acc:	7d7b      	ldrb	r3, [r7, #21]
 8002ace:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ad2:	fb02 f303 	mul.w	r3, r2, r3
 8002ad6:	68ba      	ldr	r2, [r7, #8]
 8002ad8:	4413      	add	r3, r2
 8002ada:	b20a      	sxth	r2, r1
 8002adc:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[14] = (data[4] + (data[5] << 8));
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	3304      	adds	r3, #4
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	3305      	adds	r3, #5
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	021b      	lsls	r3, r3, #8
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	4413      	add	r3, r2
 8002af2:	b299      	uxth	r1, r3
 8002af4:	7d7b      	ldrb	r3, [r7, #21]
 8002af6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002afa:	fb02 f303 	mul.w	r3, r2, r3
 8002afe:	68ba      	ldr	r2, [r7, #8]
 8002b00:	4413      	add	r3, r2
 8002b02:	b20a      	sxth	r2, r1
 8002b04:	879a      	strh	r2, [r3, #60]	@ 0x3c
      break;
 8002b06:	e154      	b.n	8002db2 <adBms6830ParseCell+0x59a>

    case F: /* Cell Register group F */
      ic[curr_ic].cell.c_codes[15] = (data[0] + (data[1] << 8));
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	3301      	adds	r3, #1
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	021b      	lsls	r3, r3, #8
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	4413      	add	r3, r2
 8002b1a:	b299      	uxth	r1, r3
 8002b1c:	7d7b      	ldrb	r3, [r7, #21]
 8002b1e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b22:	fb02 f303 	mul.w	r3, r2, r3
 8002b26:	68ba      	ldr	r2, [r7, #8]
 8002b28:	4413      	add	r3, r2
 8002b2a:	b20a      	sxth	r2, r1
 8002b2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 8002b2e:	e140      	b.n	8002db2 <adBms6830ParseCell+0x59a>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	461a      	mov	r2, r3
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	021b      	lsls	r3, r3, #8
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	4413      	add	r3, r2
 8002b42:	b299      	uxth	r1, r3
 8002b44:	7d7b      	ldrb	r3, [r7, #21]
 8002b46:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b4a:	fb02 f303 	mul.w	r3, r2, r3
 8002b4e:	68ba      	ldr	r2, [r7, #8]
 8002b50:	4413      	add	r3, r2
 8002b52:	b20a      	sxth	r2, r1
 8002b54:	841a      	strh	r2, [r3, #32]
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	3302      	adds	r3, #2
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	3303      	adds	r3, #3
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	021b      	lsls	r3, r3, #8
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	4413      	add	r3, r2
 8002b6a:	b299      	uxth	r1, r3
 8002b6c:	7d7b      	ldrb	r3, [r7, #21]
 8002b6e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b72:	fb02 f303 	mul.w	r3, r2, r3
 8002b76:	68ba      	ldr	r2, [r7, #8]
 8002b78:	4413      	add	r3, r2
 8002b7a:	b20a      	sxth	r2, r1
 8002b7c:	845a      	strh	r2, [r3, #34]	@ 0x22
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	3304      	adds	r3, #4
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	461a      	mov	r2, r3
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	3305      	adds	r3, #5
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	021b      	lsls	r3, r3, #8
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	4413      	add	r3, r2
 8002b92:	b299      	uxth	r1, r3
 8002b94:	7d7b      	ldrb	r3, [r7, #21]
 8002b96:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b9a:	fb02 f303 	mul.w	r3, r2, r3
 8002b9e:	68ba      	ldr	r2, [r7, #8]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	b20a      	sxth	r2, r1
 8002ba4:	849a      	strh	r2, [r3, #36]	@ 0x24
      ic[curr_ic].cell.c_codes[3] = (data[6] + (data[7] << 8));
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	3306      	adds	r3, #6
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	461a      	mov	r2, r3
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	3307      	adds	r3, #7
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	021b      	lsls	r3, r3, #8
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	4413      	add	r3, r2
 8002bba:	b299      	uxth	r1, r3
 8002bbc:	7d7b      	ldrb	r3, [r7, #21]
 8002bbe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002bc2:	fb02 f303 	mul.w	r3, r2, r3
 8002bc6:	68ba      	ldr	r2, [r7, #8]
 8002bc8:	4413      	add	r3, r2
 8002bca:	b20a      	sxth	r2, r1
 8002bcc:	84da      	strh	r2, [r3, #38]	@ 0x26
      ic[curr_ic].cell.c_codes[4] = (data[8] + (data[9] << 8));
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	3308      	adds	r3, #8
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	3309      	adds	r3, #9
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	021b      	lsls	r3, r3, #8
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	4413      	add	r3, r2
 8002be2:	b299      	uxth	r1, r3
 8002be4:	7d7b      	ldrb	r3, [r7, #21]
 8002be6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002bea:	fb02 f303 	mul.w	r3, r2, r3
 8002bee:	68ba      	ldr	r2, [r7, #8]
 8002bf0:	4413      	add	r3, r2
 8002bf2:	b20a      	sxth	r2, r1
 8002bf4:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[5] = (data[10] + (data[11] << 8));
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	330a      	adds	r3, #10
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	330b      	adds	r3, #11
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	021b      	lsls	r3, r3, #8
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	4413      	add	r3, r2
 8002c0a:	b299      	uxth	r1, r3
 8002c0c:	7d7b      	ldrb	r3, [r7, #21]
 8002c0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c12:	fb02 f303 	mul.w	r3, r2, r3
 8002c16:	68ba      	ldr	r2, [r7, #8]
 8002c18:	4413      	add	r3, r2
 8002c1a:	b20a      	sxth	r2, r1
 8002c1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      ic[curr_ic].cell.c_codes[6] = (data[12] + (data[13] << 8));
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	330c      	adds	r3, #12
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	461a      	mov	r2, r3
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	330d      	adds	r3, #13
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	021b      	lsls	r3, r3, #8
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	4413      	add	r3, r2
 8002c32:	b299      	uxth	r1, r3
 8002c34:	7d7b      	ldrb	r3, [r7, #21]
 8002c36:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c3a:	fb02 f303 	mul.w	r3, r2, r3
 8002c3e:	68ba      	ldr	r2, [r7, #8]
 8002c40:	4413      	add	r3, r2
 8002c42:	b20a      	sxth	r2, r1
 8002c44:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[7] = (data[14] + (data[15] << 8));
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	330e      	adds	r3, #14
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	330f      	adds	r3, #15
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	021b      	lsls	r3, r3, #8
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	4413      	add	r3, r2
 8002c5a:	b299      	uxth	r1, r3
 8002c5c:	7d7b      	ldrb	r3, [r7, #21]
 8002c5e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c62:	fb02 f303 	mul.w	r3, r2, r3
 8002c66:	68ba      	ldr	r2, [r7, #8]
 8002c68:	4413      	add	r3, r2
 8002c6a:	b20a      	sxth	r2, r1
 8002c6c:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[8] = (data[16] + (data[17] << 8));
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	3310      	adds	r3, #16
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	461a      	mov	r2, r3
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	3311      	adds	r3, #17
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	021b      	lsls	r3, r3, #8
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	4413      	add	r3, r2
 8002c82:	b299      	uxth	r1, r3
 8002c84:	7d7b      	ldrb	r3, [r7, #21]
 8002c86:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c8a:	fb02 f303 	mul.w	r3, r2, r3
 8002c8e:	68ba      	ldr	r2, [r7, #8]
 8002c90:	4413      	add	r3, r2
 8002c92:	b20a      	sxth	r2, r1
 8002c94:	861a      	strh	r2, [r3, #48]	@ 0x30
      ic[curr_ic].cell.c_codes[9] =  (data[18] + (data[19] << 8));
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	3312      	adds	r3, #18
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	3313      	adds	r3, #19
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	021b      	lsls	r3, r3, #8
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	4413      	add	r3, r2
 8002caa:	b299      	uxth	r1, r3
 8002cac:	7d7b      	ldrb	r3, [r7, #21]
 8002cae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cb2:	fb02 f303 	mul.w	r3, r2, r3
 8002cb6:	68ba      	ldr	r2, [r7, #8]
 8002cb8:	4413      	add	r3, r2
 8002cba:	b20a      	sxth	r2, r1
 8002cbc:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[10] = (data[20] + (data[21] << 8));
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	3314      	adds	r3, #20
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	3315      	adds	r3, #21
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	021b      	lsls	r3, r3, #8
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	4413      	add	r3, r2
 8002cd2:	b299      	uxth	r1, r3
 8002cd4:	7d7b      	ldrb	r3, [r7, #21]
 8002cd6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cda:	fb02 f303 	mul.w	r3, r2, r3
 8002cde:	68ba      	ldr	r2, [r7, #8]
 8002ce0:	4413      	add	r3, r2
 8002ce2:	b20a      	sxth	r2, r1
 8002ce4:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[11] = (data[22] + (data[23] << 8));
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	3316      	adds	r3, #22
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	461a      	mov	r2, r3
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	3317      	adds	r3, #23
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	021b      	lsls	r3, r3, #8
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	4413      	add	r3, r2
 8002cfa:	b299      	uxth	r1, r3
 8002cfc:	7d7b      	ldrb	r3, [r7, #21]
 8002cfe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d02:	fb02 f303 	mul.w	r3, r2, r3
 8002d06:	68ba      	ldr	r2, [r7, #8]
 8002d08:	4413      	add	r3, r2
 8002d0a:	b20a      	sxth	r2, r1
 8002d0c:	86da      	strh	r2, [r3, #54]	@ 0x36
      ic[curr_ic].cell.c_codes[12] = (data[24] + (data[25] << 8));
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	3318      	adds	r3, #24
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	461a      	mov	r2, r3
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	3319      	adds	r3, #25
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	021b      	lsls	r3, r3, #8
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	4413      	add	r3, r2
 8002d22:	b299      	uxth	r1, r3
 8002d24:	7d7b      	ldrb	r3, [r7, #21]
 8002d26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d2a:	fb02 f303 	mul.w	r3, r2, r3
 8002d2e:	68ba      	ldr	r2, [r7, #8]
 8002d30:	4413      	add	r3, r2
 8002d32:	b20a      	sxth	r2, r1
 8002d34:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[13] = (data[26] + (data[27] << 8));
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	331a      	adds	r3, #26
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	331b      	adds	r3, #27
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	021b      	lsls	r3, r3, #8
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	4413      	add	r3, r2
 8002d4a:	b299      	uxth	r1, r3
 8002d4c:	7d7b      	ldrb	r3, [r7, #21]
 8002d4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d52:	fb02 f303 	mul.w	r3, r2, r3
 8002d56:	68ba      	ldr	r2, [r7, #8]
 8002d58:	4413      	add	r3, r2
 8002d5a:	b20a      	sxth	r2, r1
 8002d5c:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[14] = (data[28] + (data[29] << 8));
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	331c      	adds	r3, #28
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	461a      	mov	r2, r3
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	331d      	adds	r3, #29
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	021b      	lsls	r3, r3, #8
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	4413      	add	r3, r2
 8002d72:	b299      	uxth	r1, r3
 8002d74:	7d7b      	ldrb	r3, [r7, #21]
 8002d76:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d7a:	fb02 f303 	mul.w	r3, r2, r3
 8002d7e:	68ba      	ldr	r2, [r7, #8]
 8002d80:	4413      	add	r3, r2
 8002d82:	b20a      	sxth	r2, r1
 8002d84:	879a      	strh	r2, [r3, #60]	@ 0x3c
      ic[curr_ic].cell.c_codes[15] = (data[30] + (data[31] << 8));
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	331e      	adds	r3, #30
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	331f      	adds	r3, #31
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	021b      	lsls	r3, r3, #8
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	4413      	add	r3, r2
 8002d9a:	b299      	uxth	r1, r3
 8002d9c:	7d7b      	ldrb	r3, [r7, #21]
 8002d9e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002da2:	fb02 f303 	mul.w	r3, r2, r3
 8002da6:	68ba      	ldr	r2, [r7, #8]
 8002da8:	4413      	add	r3, r2
 8002daa:	b20a      	sxth	r2, r1
 8002dac:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 8002dae:	e000      	b.n	8002db2 <adBms6830ParseCell+0x59a>

    default:
      break;
 8002db0:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002db2:	7d7b      	ldrb	r3, [r7, #21]
 8002db4:	3301      	adds	r3, #1
 8002db6:	757b      	strb	r3, [r7, #21]
 8002db8:	7d7a      	ldrb	r2, [r7, #21]
 8002dba:	7bfb      	ldrb	r3, [r7, #15]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	f4ff ad51 	bcc.w	8002864 <adBms6830ParseCell+0x4c>
    }
  }
  free(data);
 8002dc2:	6938      	ldr	r0, [r7, #16]
 8002dc4:	f00c fcc4 	bl	800f750 <free>
}
 8002dc8:	bf00      	nop
 8002dca:	3718      	adds	r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <adBms6830ParseAverageCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAverageCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *acv_data)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b086      	sub	sp, #24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60b9      	str	r1, [r7, #8]
 8002dd8:	607b      	str	r3, [r7, #4]
 8002dda:	4603      	mov	r3, r0
 8002ddc:	73fb      	strb	r3, [r7, #15]
 8002dde:	4613      	mov	r3, r2
 8002de0:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8002de2:	2300      	movs	r3, #0
 8002de4:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDACALL_SIZE;}
 8002de6:	7bbb      	ldrb	r3, [r7, #14]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d102      	bne.n	8002df2 <adBms6830ParseAverageCell+0x22>
 8002dec:	2322      	movs	r3, #34	@ 0x22
 8002dee:	75fb      	strb	r3, [r7, #23]
 8002df0:	e001      	b.n	8002df6 <adBms6830ParseAverageCell+0x26>
  else {data_size = RX_DATA;}
 8002df2:	2308      	movs	r3, #8
 8002df4:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8002df6:	7dfb      	ldrb	r3, [r7, #23]
 8002df8:	2101      	movs	r1, #1
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f00c fc7a 	bl	800f6f4 <calloc>
 8002e00:	4603      	mov	r3, r0
 8002e02:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d105      	bne.n	8002e16 <adBms6830ParseAverageCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse avg cell memory \n");
    #else
    printf(" Failed to allocate parse avg cell memory \n");
 8002e0a:	4894      	ldr	r0, [pc, #592]	@ (800305c <adBms6830ParseAverageCell+0x28c>)
 8002e0c:	f00c fe88 	bl	800fb20 <puts>
    #endif
    exit(0);
 8002e10:	2000      	movs	r0, #0
 8002e12:	f00c fc8b 	bl	800f72c <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002e16:	2300      	movs	r3, #0
 8002e18:	757b      	strb	r3, [r7, #21]
 8002e1a:	e2c9      	b.n	80033b0 <adBms6830ParseAverageCell+0x5e0>
  {
    memcpy(&data[0], &acv_data[address], data_size); /* dst , src , size */
 8002e1c:	7dbb      	ldrb	r3, [r7, #22]
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	4413      	add	r3, r2
 8002e22:	7dfa      	ldrb	r2, [r7, #23]
 8002e24:	4619      	mov	r1, r3
 8002e26:	6938      	ldr	r0, [r7, #16]
 8002e28:	f00c fff7 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (data_size));
 8002e2c:	7d7b      	ldrb	r3, [r7, #21]
 8002e2e:	3301      	adds	r3, #1
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	7dfa      	ldrb	r2, [r7, #23]
 8002e34:	fb12 f303 	smulbb	r3, r2, r3
 8002e38:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8002e3a:	7bbb      	ldrb	r3, [r7, #14]
 8002e3c:	2b06      	cmp	r3, #6
 8002e3e:	f200 82b3 	bhi.w	80033a8 <adBms6830ParseAverageCell+0x5d8>
 8002e42:	a201      	add	r2, pc, #4	@ (adr r2, 8002e48 <adBms6830ParseAverageCell+0x78>)
 8002e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e48:	08003109 	.word	0x08003109
 8002e4c:	08002e65 	.word	0x08002e65
 8002e50:	08002ee3 	.word	0x08002ee3
 8002e54:	08002f61 	.word	0x08002f61
 8002e58:	08002fdf 	.word	0x08002fdf
 8002e5c:	08003061 	.word	0x08003061
 8002e60:	080030df 	.word	0x080030df
    {
    case A: /* Cell Register group A */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	461a      	mov	r2, r3
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	021b      	lsls	r3, r3, #8
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	4413      	add	r3, r2
 8002e76:	b299      	uxth	r1, r3
 8002e78:	7d7b      	ldrb	r3, [r7, #21]
 8002e7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e7e:	fb02 f303 	mul.w	r3, r2, r3
 8002e82:	68ba      	ldr	r2, [r7, #8]
 8002e84:	4413      	add	r3, r2
 8002e86:	b20a      	sxth	r2, r1
 8002e88:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	3302      	adds	r3, #2
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	461a      	mov	r2, r3
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	3303      	adds	r3, #3
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	021b      	lsls	r3, r3, #8
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	4413      	add	r3, r2
 8002ea0:	b299      	uxth	r1, r3
 8002ea2:	7d7b      	ldrb	r3, [r7, #21]
 8002ea4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ea8:	fb02 f303 	mul.w	r3, r2, r3
 8002eac:	68ba      	ldr	r2, [r7, #8]
 8002eae:	4413      	add	r3, r2
 8002eb0:	b20a      	sxth	r2, r1
 8002eb2:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	3304      	adds	r3, #4
 8002eba:	781b      	ldrb	r3, [r3, #0]
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	3305      	adds	r3, #5
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	021b      	lsls	r3, r3, #8
 8002ec6:	b29b      	uxth	r3, r3
 8002ec8:	4413      	add	r3, r2
 8002eca:	b299      	uxth	r1, r3
 8002ecc:	7d7b      	ldrb	r3, [r7, #21]
 8002ece:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ed2:	fb02 f303 	mul.w	r3, r2, r3
 8002ed6:	68ba      	ldr	r2, [r7, #8]
 8002ed8:	4413      	add	r3, r2
 8002eda:	b20a      	sxth	r2, r1
 8002edc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      break;
 8002ee0:	e263      	b.n	80033aa <adBms6830ParseAverageCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].acell.ac_codes[3] = (data[0] + (data[1] << 8));
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	3301      	adds	r3, #1
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	021b      	lsls	r3, r3, #8
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	4413      	add	r3, r2
 8002ef4:	b299      	uxth	r1, r3
 8002ef6:	7d7b      	ldrb	r3, [r7, #21]
 8002ef8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002efc:	fb02 f303 	mul.w	r3, r2, r3
 8002f00:	68ba      	ldr	r2, [r7, #8]
 8002f02:	4413      	add	r3, r2
 8002f04:	b20a      	sxth	r2, r1
 8002f06:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      ic[curr_ic].acell.ac_codes[4] = (data[2] + (data[3] << 8));
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	3302      	adds	r3, #2
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	461a      	mov	r2, r3
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	3303      	adds	r3, #3
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	021b      	lsls	r3, r3, #8
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	4413      	add	r3, r2
 8002f1e:	b299      	uxth	r1, r3
 8002f20:	7d7b      	ldrb	r3, [r7, #21]
 8002f22:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002f26:	fb02 f303 	mul.w	r3, r2, r3
 8002f2a:	68ba      	ldr	r2, [r7, #8]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	b20a      	sxth	r2, r1
 8002f30:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[5] = (data[4] + (data[5] << 8));
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	3304      	adds	r3, #4
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	3305      	adds	r3, #5
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	021b      	lsls	r3, r3, #8
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	4413      	add	r3, r2
 8002f48:	b299      	uxth	r1, r3
 8002f4a:	7d7b      	ldrb	r3, [r7, #21]
 8002f4c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002f50:	fb02 f303 	mul.w	r3, r2, r3
 8002f54:	68ba      	ldr	r2, [r7, #8]
 8002f56:	4413      	add	r3, r2
 8002f58:	b20a      	sxth	r2, r1
 8002f5a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      break;
 8002f5e:	e224      	b.n	80033aa <adBms6830ParseAverageCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].acell.ac_codes[6] = (data[0] + (data[1] << 8));
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	461a      	mov	r2, r3
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	021b      	lsls	r3, r3, #8
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	4413      	add	r3, r2
 8002f72:	b299      	uxth	r1, r3
 8002f74:	7d7b      	ldrb	r3, [r7, #21]
 8002f76:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002f7a:	fb02 f303 	mul.w	r3, r2, r3
 8002f7e:	68ba      	ldr	r2, [r7, #8]
 8002f80:	4413      	add	r3, r2
 8002f82:	b20a      	sxth	r2, r1
 8002f84:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[7] = (data[2] + (data[3] << 8));
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	3302      	adds	r3, #2
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	461a      	mov	r2, r3
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	3303      	adds	r3, #3
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	021b      	lsls	r3, r3, #8
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	4413      	add	r3, r2
 8002f9c:	b299      	uxth	r1, r3
 8002f9e:	7d7b      	ldrb	r3, [r7, #21]
 8002fa0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002fa4:	fb02 f303 	mul.w	r3, r2, r3
 8002fa8:	68ba      	ldr	r2, [r7, #8]
 8002faa:	4413      	add	r3, r2
 8002fac:	b20a      	sxth	r2, r1
 8002fae:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[8] = (data[4] + (data[5] << 8));
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	3304      	adds	r3, #4
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	461a      	mov	r2, r3
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	3305      	adds	r3, #5
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	021b      	lsls	r3, r3, #8
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	4413      	add	r3, r2
 8002fc6:	b299      	uxth	r1, r3
 8002fc8:	7d7b      	ldrb	r3, [r7, #21]
 8002fca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002fce:	fb02 f303 	mul.w	r3, r2, r3
 8002fd2:	68ba      	ldr	r2, [r7, #8]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	b20a      	sxth	r2, r1
 8002fd8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      break;
 8002fdc:	e1e5      	b.n	80033aa <adBms6830ParseAverageCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].acell.ac_codes[9] =  (data[0] + (data[1] << 8));
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	021b      	lsls	r3, r3, #8
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	4413      	add	r3, r2
 8002ff0:	b299      	uxth	r1, r3
 8002ff2:	7d7b      	ldrb	r3, [r7, #21]
 8002ff4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ff8:	fb02 f303 	mul.w	r3, r2, r3
 8002ffc:	68ba      	ldr	r2, [r7, #8]
 8002ffe:	4413      	add	r3, r2
 8003000:	b20a      	sxth	r2, r1
 8003002:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[10] = (data[2] + (data[3] << 8));
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	3302      	adds	r3, #2
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	461a      	mov	r2, r3
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	3303      	adds	r3, #3
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	021b      	lsls	r3, r3, #8
 8003016:	b29b      	uxth	r3, r3
 8003018:	4413      	add	r3, r2
 800301a:	b299      	uxth	r1, r3
 800301c:	7d7b      	ldrb	r3, [r7, #21]
 800301e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003022:	fb02 f303 	mul.w	r3, r2, r3
 8003026:	68ba      	ldr	r2, [r7, #8]
 8003028:	4413      	add	r3, r2
 800302a:	b20a      	sxth	r2, r1
 800302c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[11] = (data[4] + (data[5] << 8));
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	3304      	adds	r3, #4
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	461a      	mov	r2, r3
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	3305      	adds	r3, #5
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	021b      	lsls	r3, r3, #8
 8003040:	b29b      	uxth	r3, r3
 8003042:	4413      	add	r3, r2
 8003044:	b299      	uxth	r1, r3
 8003046:	7d7b      	ldrb	r3, [r7, #21]
 8003048:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800304c:	fb02 f303 	mul.w	r3, r2, r3
 8003050:	68ba      	ldr	r2, [r7, #8]
 8003052:	4413      	add	r3, r2
 8003054:	b20a      	sxth	r2, r1
 8003056:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      break;
 800305a:	e1a6      	b.n	80033aa <adBms6830ParseAverageCell+0x5da>
 800305c:	0801135c 	.word	0x0801135c

    case E: /* Cell Register group E */
      ic[curr_ic].acell.ac_codes[12] = (data[0] + (data[1] << 8));
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	461a      	mov	r2, r3
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	3301      	adds	r3, #1
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	021b      	lsls	r3, r3, #8
 800306e:	b29b      	uxth	r3, r3
 8003070:	4413      	add	r3, r2
 8003072:	b299      	uxth	r1, r3
 8003074:	7d7b      	ldrb	r3, [r7, #21]
 8003076:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800307a:	fb02 f303 	mul.w	r3, r2, r3
 800307e:	68ba      	ldr	r2, [r7, #8]
 8003080:	4413      	add	r3, r2
 8003082:	b20a      	sxth	r2, r1
 8003084:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[13] = (data[2] + (data[3] << 8));
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	3302      	adds	r3, #2
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	461a      	mov	r2, r3
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	3303      	adds	r3, #3
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	021b      	lsls	r3, r3, #8
 8003098:	b29b      	uxth	r3, r3
 800309a:	4413      	add	r3, r2
 800309c:	b299      	uxth	r1, r3
 800309e:	7d7b      	ldrb	r3, [r7, #21]
 80030a0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030a4:	fb02 f303 	mul.w	r3, r2, r3
 80030a8:	68ba      	ldr	r2, [r7, #8]
 80030aa:	4413      	add	r3, r2
 80030ac:	b20a      	sxth	r2, r1
 80030ae:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[14] = (data[4] + (data[5] << 8));
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	3304      	adds	r3, #4
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	461a      	mov	r2, r3
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	3305      	adds	r3, #5
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	021b      	lsls	r3, r3, #8
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	4413      	add	r3, r2
 80030c6:	b299      	uxth	r1, r3
 80030c8:	7d7b      	ldrb	r3, [r7, #21]
 80030ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030ce:	fb02 f303 	mul.w	r3, r2, r3
 80030d2:	68ba      	ldr	r2, [r7, #8]
 80030d4:	4413      	add	r3, r2
 80030d6:	b20a      	sxth	r2, r1
 80030d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      break;
 80030dc:	e165      	b.n	80033aa <adBms6830ParseAverageCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].acell.ac_codes[15] = (data[0] + (data[1] << 8));
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	461a      	mov	r2, r3
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	3301      	adds	r3, #1
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	021b      	lsls	r3, r3, #8
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	4413      	add	r3, r2
 80030f0:	b299      	uxth	r1, r3
 80030f2:	7d7b      	ldrb	r3, [r7, #21]
 80030f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030f8:	fb02 f303 	mul.w	r3, r2, r3
 80030fc:	68ba      	ldr	r2, [r7, #8]
 80030fe:	4413      	add	r3, r2
 8003100:	b20a      	sxth	r2, r1
 8003102:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 8003106:	e150      	b.n	80033aa <adBms6830ParseAverageCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	461a      	mov	r2, r3
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	3301      	adds	r3, #1
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	021b      	lsls	r3, r3, #8
 8003116:	b29b      	uxth	r3, r3
 8003118:	4413      	add	r3, r2
 800311a:	b299      	uxth	r1, r3
 800311c:	7d7b      	ldrb	r3, [r7, #21]
 800311e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003122:	fb02 f303 	mul.w	r3, r2, r3
 8003126:	68ba      	ldr	r2, [r7, #8]
 8003128:	4413      	add	r3, r2
 800312a:	b20a      	sxth	r2, r1
 800312c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	3302      	adds	r3, #2
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	461a      	mov	r2, r3
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	3303      	adds	r3, #3
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	021b      	lsls	r3, r3, #8
 8003140:	b29b      	uxth	r3, r3
 8003142:	4413      	add	r3, r2
 8003144:	b299      	uxth	r1, r3
 8003146:	7d7b      	ldrb	r3, [r7, #21]
 8003148:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800314c:	fb02 f303 	mul.w	r3, r2, r3
 8003150:	68ba      	ldr	r2, [r7, #8]
 8003152:	4413      	add	r3, r2
 8003154:	b20a      	sxth	r2, r1
 8003156:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	3304      	adds	r3, #4
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	461a      	mov	r2, r3
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	3305      	adds	r3, #5
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	021b      	lsls	r3, r3, #8
 800316a:	b29b      	uxth	r3, r3
 800316c:	4413      	add	r3, r2
 800316e:	b299      	uxth	r1, r3
 8003170:	7d7b      	ldrb	r3, [r7, #21]
 8003172:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003176:	fb02 f303 	mul.w	r3, r2, r3
 800317a:	68ba      	ldr	r2, [r7, #8]
 800317c:	4413      	add	r3, r2
 800317e:	b20a      	sxth	r2, r1
 8003180:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      ic[curr_ic].acell.ac_codes[3] = (data[6] + (data[7] << 8));
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	3306      	adds	r3, #6
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	461a      	mov	r2, r3
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	3307      	adds	r3, #7
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	021b      	lsls	r3, r3, #8
 8003194:	b29b      	uxth	r3, r3
 8003196:	4413      	add	r3, r2
 8003198:	b299      	uxth	r1, r3
 800319a:	7d7b      	ldrb	r3, [r7, #21]
 800319c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031a0:	fb02 f303 	mul.w	r3, r2, r3
 80031a4:	68ba      	ldr	r2, [r7, #8]
 80031a6:	4413      	add	r3, r2
 80031a8:	b20a      	sxth	r2, r1
 80031aa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      ic[curr_ic].acell.ac_codes[4] = (data[8] + (data[9] << 8));
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	3308      	adds	r3, #8
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	461a      	mov	r2, r3
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	3309      	adds	r3, #9
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	021b      	lsls	r3, r3, #8
 80031be:	b29b      	uxth	r3, r3
 80031c0:	4413      	add	r3, r2
 80031c2:	b299      	uxth	r1, r3
 80031c4:	7d7b      	ldrb	r3, [r7, #21]
 80031c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031ca:	fb02 f303 	mul.w	r3, r2, r3
 80031ce:	68ba      	ldr	r2, [r7, #8]
 80031d0:	4413      	add	r3, r2
 80031d2:	b20a      	sxth	r2, r1
 80031d4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[5] = (data[10] + (data[11] << 8));
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	330a      	adds	r3, #10
 80031dc:	781b      	ldrb	r3, [r3, #0]
 80031de:	461a      	mov	r2, r3
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	330b      	adds	r3, #11
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	021b      	lsls	r3, r3, #8
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	4413      	add	r3, r2
 80031ec:	b299      	uxth	r1, r3
 80031ee:	7d7b      	ldrb	r3, [r7, #21]
 80031f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031f4:	fb02 f303 	mul.w	r3, r2, r3
 80031f8:	68ba      	ldr	r2, [r7, #8]
 80031fa:	4413      	add	r3, r2
 80031fc:	b20a      	sxth	r2, r1
 80031fe:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      ic[curr_ic].acell.ac_codes[6] = (data[12] + (data[13] << 8));
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	330c      	adds	r3, #12
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	461a      	mov	r2, r3
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	330d      	adds	r3, #13
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	021b      	lsls	r3, r3, #8
 8003212:	b29b      	uxth	r3, r3
 8003214:	4413      	add	r3, r2
 8003216:	b299      	uxth	r1, r3
 8003218:	7d7b      	ldrb	r3, [r7, #21]
 800321a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800321e:	fb02 f303 	mul.w	r3, r2, r3
 8003222:	68ba      	ldr	r2, [r7, #8]
 8003224:	4413      	add	r3, r2
 8003226:	b20a      	sxth	r2, r1
 8003228:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[7] = (data[14] + (data[15] << 8));
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	330e      	adds	r3, #14
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	461a      	mov	r2, r3
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	330f      	adds	r3, #15
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	021b      	lsls	r3, r3, #8
 800323c:	b29b      	uxth	r3, r3
 800323e:	4413      	add	r3, r2
 8003240:	b299      	uxth	r1, r3
 8003242:	7d7b      	ldrb	r3, [r7, #21]
 8003244:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003248:	fb02 f303 	mul.w	r3, r2, r3
 800324c:	68ba      	ldr	r2, [r7, #8]
 800324e:	4413      	add	r3, r2
 8003250:	b20a      	sxth	r2, r1
 8003252:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[8] = (data[16] + (data[17] << 8));
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	3310      	adds	r3, #16
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	461a      	mov	r2, r3
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	3311      	adds	r3, #17
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	021b      	lsls	r3, r3, #8
 8003266:	b29b      	uxth	r3, r3
 8003268:	4413      	add	r3, r2
 800326a:	b299      	uxth	r1, r3
 800326c:	7d7b      	ldrb	r3, [r7, #21]
 800326e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003272:	fb02 f303 	mul.w	r3, r2, r3
 8003276:	68ba      	ldr	r2, [r7, #8]
 8003278:	4413      	add	r3, r2
 800327a:	b20a      	sxth	r2, r1
 800327c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      ic[curr_ic].acell.ac_codes[9] =  (data[18] + (data[19] << 8));
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	3312      	adds	r3, #18
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	461a      	mov	r2, r3
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	3313      	adds	r3, #19
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	021b      	lsls	r3, r3, #8
 8003290:	b29b      	uxth	r3, r3
 8003292:	4413      	add	r3, r2
 8003294:	b299      	uxth	r1, r3
 8003296:	7d7b      	ldrb	r3, [r7, #21]
 8003298:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800329c:	fb02 f303 	mul.w	r3, r2, r3
 80032a0:	68ba      	ldr	r2, [r7, #8]
 80032a2:	4413      	add	r3, r2
 80032a4:	b20a      	sxth	r2, r1
 80032a6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[10] = (data[20] + (data[21] << 8));
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	3314      	adds	r3, #20
 80032ae:	781b      	ldrb	r3, [r3, #0]
 80032b0:	461a      	mov	r2, r3
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	3315      	adds	r3, #21
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	021b      	lsls	r3, r3, #8
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	4413      	add	r3, r2
 80032be:	b299      	uxth	r1, r3
 80032c0:	7d7b      	ldrb	r3, [r7, #21]
 80032c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032c6:	fb02 f303 	mul.w	r3, r2, r3
 80032ca:	68ba      	ldr	r2, [r7, #8]
 80032cc:	4413      	add	r3, r2
 80032ce:	b20a      	sxth	r2, r1
 80032d0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[11] = (data[22] + (data[23] << 8));
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	3316      	adds	r3, #22
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	461a      	mov	r2, r3
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	3317      	adds	r3, #23
 80032e0:	781b      	ldrb	r3, [r3, #0]
 80032e2:	021b      	lsls	r3, r3, #8
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	4413      	add	r3, r2
 80032e8:	b299      	uxth	r1, r3
 80032ea:	7d7b      	ldrb	r3, [r7, #21]
 80032ec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032f0:	fb02 f303 	mul.w	r3, r2, r3
 80032f4:	68ba      	ldr	r2, [r7, #8]
 80032f6:	4413      	add	r3, r2
 80032f8:	b20a      	sxth	r2, r1
 80032fa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      ic[curr_ic].acell.ac_codes[12] = (data[24] + (data[25] << 8));
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	3318      	adds	r3, #24
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	461a      	mov	r2, r3
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	3319      	adds	r3, #25
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	021b      	lsls	r3, r3, #8
 800330e:	b29b      	uxth	r3, r3
 8003310:	4413      	add	r3, r2
 8003312:	b299      	uxth	r1, r3
 8003314:	7d7b      	ldrb	r3, [r7, #21]
 8003316:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800331a:	fb02 f303 	mul.w	r3, r2, r3
 800331e:	68ba      	ldr	r2, [r7, #8]
 8003320:	4413      	add	r3, r2
 8003322:	b20a      	sxth	r2, r1
 8003324:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[13] = (data[26] + (data[27] << 8));
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	331a      	adds	r3, #26
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	461a      	mov	r2, r3
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	331b      	adds	r3, #27
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	021b      	lsls	r3, r3, #8
 8003338:	b29b      	uxth	r3, r3
 800333a:	4413      	add	r3, r2
 800333c:	b299      	uxth	r1, r3
 800333e:	7d7b      	ldrb	r3, [r7, #21]
 8003340:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003344:	fb02 f303 	mul.w	r3, r2, r3
 8003348:	68ba      	ldr	r2, [r7, #8]
 800334a:	4413      	add	r3, r2
 800334c:	b20a      	sxth	r2, r1
 800334e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[14] = (data[28] + (data[29] << 8));
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	331c      	adds	r3, #28
 8003356:	781b      	ldrb	r3, [r3, #0]
 8003358:	461a      	mov	r2, r3
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	331d      	adds	r3, #29
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	021b      	lsls	r3, r3, #8
 8003362:	b29b      	uxth	r3, r3
 8003364:	4413      	add	r3, r2
 8003366:	b299      	uxth	r1, r3
 8003368:	7d7b      	ldrb	r3, [r7, #21]
 800336a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800336e:	fb02 f303 	mul.w	r3, r2, r3
 8003372:	68ba      	ldr	r2, [r7, #8]
 8003374:	4413      	add	r3, r2
 8003376:	b20a      	sxth	r2, r1
 8003378:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      ic[curr_ic].acell.ac_codes[15] = (data[30] + (data[31] << 8));
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	331e      	adds	r3, #30
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	461a      	mov	r2, r3
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	331f      	adds	r3, #31
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	021b      	lsls	r3, r3, #8
 800338c:	b29b      	uxth	r3, r3
 800338e:	4413      	add	r3, r2
 8003390:	b299      	uxth	r1, r3
 8003392:	7d7b      	ldrb	r3, [r7, #21]
 8003394:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003398:	fb02 f303 	mul.w	r3, r2, r3
 800339c:	68ba      	ldr	r2, [r7, #8]
 800339e:	4413      	add	r3, r2
 80033a0:	b20a      	sxth	r2, r1
 80033a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 80033a6:	e000      	b.n	80033aa <adBms6830ParseAverageCell+0x5da>

    default:
      break;
 80033a8:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80033aa:	7d7b      	ldrb	r3, [r7, #21]
 80033ac:	3301      	adds	r3, #1
 80033ae:	757b      	strb	r3, [r7, #21]
 80033b0:	7d7a      	ldrb	r2, [r7, #21]
 80033b2:	7bfb      	ldrb	r3, [r7, #15]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	f4ff ad31 	bcc.w	8002e1c <adBms6830ParseAverageCell+0x4c>
    }
  }
  free(data);
 80033ba:	6938      	ldr	r0, [r7, #16]
 80033bc:	f00c f9c8 	bl	800f750 <free>
}
 80033c0:	bf00      	nop
 80033c2:	3718      	adds	r7, #24
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <adBms6830ParseSCell>:
 *
 *******************************************************************************
*/
/* Parse S cell voltages */
void adBms6830ParseSCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *scv_data)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b086      	sub	sp, #24
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	60b9      	str	r1, [r7, #8]
 80033d0:	607b      	str	r3, [r7, #4]
 80033d2:	4603      	mov	r3, r0
 80033d4:	73fb      	strb	r3, [r7, #15]
 80033d6:	4613      	mov	r3, r2
 80033d8:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 80033da:	2300      	movs	r3, #0
 80033dc:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDSALL_SIZE;}
 80033de:	7bbb      	ldrb	r3, [r7, #14]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d102      	bne.n	80033ea <adBms6830ParseSCell+0x22>
 80033e4:	2322      	movs	r3, #34	@ 0x22
 80033e6:	75fb      	strb	r3, [r7, #23]
 80033e8:	e001      	b.n	80033ee <adBms6830ParseSCell+0x26>
  else {data_size = RX_DATA;}
 80033ea:	2308      	movs	r3, #8
 80033ec:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 80033ee:	7dfb      	ldrb	r3, [r7, #23]
 80033f0:	2101      	movs	r1, #1
 80033f2:	4618      	mov	r0, r3
 80033f4:	f00c f97e 	bl	800f6f4 <calloc>
 80033f8:	4603      	mov	r3, r0
 80033fa:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d105      	bne.n	800340e <adBms6830ParseSCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse scv memory \n");
    #else
    printf(" Failed to allocate parse scv memory \n");
 8003402:	4894      	ldr	r0, [pc, #592]	@ (8003654 <adBms6830ParseSCell+0x28c>)
 8003404:	f00c fb8c 	bl	800fb20 <puts>
    #endif
    exit(0);
 8003408:	2000      	movs	r0, #0
 800340a:	f00c f98f 	bl	800f72c <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800340e:	2300      	movs	r3, #0
 8003410:	757b      	strb	r3, [r7, #21]
 8003412:	e2c9      	b.n	80039a8 <adBms6830ParseSCell+0x5e0>
  {
    memcpy(&data[0], &scv_data[address], data_size); /* dst , src , size */
 8003414:	7dbb      	ldrb	r3, [r7, #22]
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	4413      	add	r3, r2
 800341a:	7dfa      	ldrb	r2, [r7, #23]
 800341c:	4619      	mov	r1, r3
 800341e:	6938      	ldr	r0, [r7, #16]
 8003420:	f00c fcfb 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003424:	7d7b      	ldrb	r3, [r7, #21]
 8003426:	3301      	adds	r3, #1
 8003428:	b2db      	uxtb	r3, r3
 800342a:	7dfa      	ldrb	r2, [r7, #23]
 800342c:	fb12 f303 	smulbb	r3, r2, r3
 8003430:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8003432:	7bbb      	ldrb	r3, [r7, #14]
 8003434:	2b06      	cmp	r3, #6
 8003436:	f200 82b3 	bhi.w	80039a0 <adBms6830ParseSCell+0x5d8>
 800343a:	a201      	add	r2, pc, #4	@ (adr r2, 8003440 <adBms6830ParseSCell+0x78>)
 800343c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003440:	08003701 	.word	0x08003701
 8003444:	0800345d 	.word	0x0800345d
 8003448:	080034db 	.word	0x080034db
 800344c:	08003559 	.word	0x08003559
 8003450:	080035d7 	.word	0x080035d7
 8003454:	08003659 	.word	0x08003659
 8003458:	080036d7 	.word	0x080036d7
    {
    case A: /* Cell Register group A */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	461a      	mov	r2, r3
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	3301      	adds	r3, #1
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	021b      	lsls	r3, r3, #8
 800346a:	b29b      	uxth	r3, r3
 800346c:	4413      	add	r3, r2
 800346e:	b299      	uxth	r1, r3
 8003470:	7d7b      	ldrb	r3, [r7, #21]
 8003472:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003476:	fb02 f303 	mul.w	r3, r2, r3
 800347a:	68ba      	ldr	r2, [r7, #8]
 800347c:	4413      	add	r3, r2
 800347e:	b20a      	sxth	r2, r1
 8003480:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	3302      	adds	r3, #2
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	461a      	mov	r2, r3
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	3303      	adds	r3, #3
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	021b      	lsls	r3, r3, #8
 8003494:	b29b      	uxth	r3, r3
 8003496:	4413      	add	r3, r2
 8003498:	b299      	uxth	r1, r3
 800349a:	7d7b      	ldrb	r3, [r7, #21]
 800349c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034a0:	fb02 f303 	mul.w	r3, r2, r3
 80034a4:	68ba      	ldr	r2, [r7, #8]
 80034a6:	4413      	add	r3, r2
 80034a8:	b20a      	sxth	r2, r1
 80034aa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	3304      	adds	r3, #4
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	461a      	mov	r2, r3
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	3305      	adds	r3, #5
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	021b      	lsls	r3, r3, #8
 80034be:	b29b      	uxth	r3, r3
 80034c0:	4413      	add	r3, r2
 80034c2:	b299      	uxth	r1, r3
 80034c4:	7d7b      	ldrb	r3, [r7, #21]
 80034c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034ca:	fb02 f303 	mul.w	r3, r2, r3
 80034ce:	68ba      	ldr	r2, [r7, #8]
 80034d0:	4413      	add	r3, r2
 80034d2:	b20a      	sxth	r2, r1
 80034d4:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      break;
 80034d8:	e263      	b.n	80039a2 <adBms6830ParseSCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].scell.sc_codes[3] = (data[0] + (data[1] << 8));
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	461a      	mov	r2, r3
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	3301      	adds	r3, #1
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	021b      	lsls	r3, r3, #8
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	4413      	add	r3, r2
 80034ec:	b299      	uxth	r1, r3
 80034ee:	7d7b      	ldrb	r3, [r7, #21]
 80034f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034f4:	fb02 f303 	mul.w	r3, r2, r3
 80034f8:	68ba      	ldr	r2, [r7, #8]
 80034fa:	4413      	add	r3, r2
 80034fc:	b20a      	sxth	r2, r1
 80034fe:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      ic[curr_ic].scell.sc_codes[4] = (data[2] + (data[3] << 8));
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	3302      	adds	r3, #2
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	461a      	mov	r2, r3
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	3303      	adds	r3, #3
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	021b      	lsls	r3, r3, #8
 8003512:	b29b      	uxth	r3, r3
 8003514:	4413      	add	r3, r2
 8003516:	b299      	uxth	r1, r3
 8003518:	7d7b      	ldrb	r3, [r7, #21]
 800351a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800351e:	fb02 f303 	mul.w	r3, r2, r3
 8003522:	68ba      	ldr	r2, [r7, #8]
 8003524:	4413      	add	r3, r2
 8003526:	b20a      	sxth	r2, r1
 8003528:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[5] = (data[4] + (data[5] << 8));
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	3304      	adds	r3, #4
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	461a      	mov	r2, r3
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	3305      	adds	r3, #5
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	021b      	lsls	r3, r3, #8
 800353c:	b29b      	uxth	r3, r3
 800353e:	4413      	add	r3, r2
 8003540:	b299      	uxth	r1, r3
 8003542:	7d7b      	ldrb	r3, [r7, #21]
 8003544:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003548:	fb02 f303 	mul.w	r3, r2, r3
 800354c:	68ba      	ldr	r2, [r7, #8]
 800354e:	4413      	add	r3, r2
 8003550:	b20a      	sxth	r2, r1
 8003552:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      break;
 8003556:	e224      	b.n	80039a2 <adBms6830ParseSCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].scell.sc_codes[6] = (data[0] + (data[1] << 8));
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	461a      	mov	r2, r3
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	3301      	adds	r3, #1
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	021b      	lsls	r3, r3, #8
 8003566:	b29b      	uxth	r3, r3
 8003568:	4413      	add	r3, r2
 800356a:	b299      	uxth	r1, r3
 800356c:	7d7b      	ldrb	r3, [r7, #21]
 800356e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003572:	fb02 f303 	mul.w	r3, r2, r3
 8003576:	68ba      	ldr	r2, [r7, #8]
 8003578:	4413      	add	r3, r2
 800357a:	b20a      	sxth	r2, r1
 800357c:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[7] = (data[2] + (data[3] << 8));
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	3302      	adds	r3, #2
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	461a      	mov	r2, r3
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	3303      	adds	r3, #3
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	021b      	lsls	r3, r3, #8
 8003590:	b29b      	uxth	r3, r3
 8003592:	4413      	add	r3, r2
 8003594:	b299      	uxth	r1, r3
 8003596:	7d7b      	ldrb	r3, [r7, #21]
 8003598:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800359c:	fb02 f303 	mul.w	r3, r2, r3
 80035a0:	68ba      	ldr	r2, [r7, #8]
 80035a2:	4413      	add	r3, r2
 80035a4:	b20a      	sxth	r2, r1
 80035a6:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[8] = (data[4] + (data[5] << 8));
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	3304      	adds	r3, #4
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	461a      	mov	r2, r3
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	3305      	adds	r3, #5
 80035b6:	781b      	ldrb	r3, [r3, #0]
 80035b8:	021b      	lsls	r3, r3, #8
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	4413      	add	r3, r2
 80035be:	b299      	uxth	r1, r3
 80035c0:	7d7b      	ldrb	r3, [r7, #21]
 80035c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80035c6:	fb02 f303 	mul.w	r3, r2, r3
 80035ca:	68ba      	ldr	r2, [r7, #8]
 80035cc:	4413      	add	r3, r2
 80035ce:	b20a      	sxth	r2, r1
 80035d0:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      break;
 80035d4:	e1e5      	b.n	80039a2 <adBms6830ParseSCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].scell.sc_codes[9] =  (data[0] + (data[1] << 8));
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	461a      	mov	r2, r3
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	3301      	adds	r3, #1
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	021b      	lsls	r3, r3, #8
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	4413      	add	r3, r2
 80035e8:	b299      	uxth	r1, r3
 80035ea:	7d7b      	ldrb	r3, [r7, #21]
 80035ec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80035f0:	fb02 f303 	mul.w	r3, r2, r3
 80035f4:	68ba      	ldr	r2, [r7, #8]
 80035f6:	4413      	add	r3, r2
 80035f8:	b20a      	sxth	r2, r1
 80035fa:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[10] = (data[2] + (data[3] << 8));
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	3302      	adds	r3, #2
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	461a      	mov	r2, r3
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	3303      	adds	r3, #3
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	021b      	lsls	r3, r3, #8
 800360e:	b29b      	uxth	r3, r3
 8003610:	4413      	add	r3, r2
 8003612:	b299      	uxth	r1, r3
 8003614:	7d7b      	ldrb	r3, [r7, #21]
 8003616:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800361a:	fb02 f303 	mul.w	r3, r2, r3
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	4413      	add	r3, r2
 8003622:	b20a      	sxth	r2, r1
 8003624:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[11] = (data[4] + (data[5] << 8));
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	3304      	adds	r3, #4
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	461a      	mov	r2, r3
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	3305      	adds	r3, #5
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	021b      	lsls	r3, r3, #8
 8003638:	b29b      	uxth	r3, r3
 800363a:	4413      	add	r3, r2
 800363c:	b299      	uxth	r1, r3
 800363e:	7d7b      	ldrb	r3, [r7, #21]
 8003640:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003644:	fb02 f303 	mul.w	r3, r2, r3
 8003648:	68ba      	ldr	r2, [r7, #8]
 800364a:	4413      	add	r3, r2
 800364c:	b20a      	sxth	r2, r1
 800364e:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      break;
 8003652:	e1a6      	b.n	80039a2 <adBms6830ParseSCell+0x5da>
 8003654:	08011388 	.word	0x08011388

    case E: /* Cell Register group E */
      ic[curr_ic].scell.sc_codes[12] = (data[0] + (data[1] << 8));
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	461a      	mov	r2, r3
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	3301      	adds	r3, #1
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	021b      	lsls	r3, r3, #8
 8003666:	b29b      	uxth	r3, r3
 8003668:	4413      	add	r3, r2
 800366a:	b299      	uxth	r1, r3
 800366c:	7d7b      	ldrb	r3, [r7, #21]
 800366e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003672:	fb02 f303 	mul.w	r3, r2, r3
 8003676:	68ba      	ldr	r2, [r7, #8]
 8003678:	4413      	add	r3, r2
 800367a:	b20a      	sxth	r2, r1
 800367c:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[13] = (data[2] + (data[3] << 8));
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	3302      	adds	r3, #2
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	461a      	mov	r2, r3
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	3303      	adds	r3, #3
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	021b      	lsls	r3, r3, #8
 8003690:	b29b      	uxth	r3, r3
 8003692:	4413      	add	r3, r2
 8003694:	b299      	uxth	r1, r3
 8003696:	7d7b      	ldrb	r3, [r7, #21]
 8003698:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800369c:	fb02 f303 	mul.w	r3, r2, r3
 80036a0:	68ba      	ldr	r2, [r7, #8]
 80036a2:	4413      	add	r3, r2
 80036a4:	b20a      	sxth	r2, r1
 80036a6:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[14] = (data[4] + (data[5] << 8));
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	3304      	adds	r3, #4
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	461a      	mov	r2, r3
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	3305      	adds	r3, #5
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	021b      	lsls	r3, r3, #8
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	4413      	add	r3, r2
 80036be:	b299      	uxth	r1, r3
 80036c0:	7d7b      	ldrb	r3, [r7, #21]
 80036c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036c6:	fb02 f303 	mul.w	r3, r2, r3
 80036ca:	68ba      	ldr	r2, [r7, #8]
 80036cc:	4413      	add	r3, r2
 80036ce:	b20a      	sxth	r2, r1
 80036d0:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      break;
 80036d4:	e165      	b.n	80039a2 <adBms6830ParseSCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].scell.sc_codes[15] = (data[0] + (data[1] << 8));
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	461a      	mov	r2, r3
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	3301      	adds	r3, #1
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	021b      	lsls	r3, r3, #8
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	4413      	add	r3, r2
 80036e8:	b299      	uxth	r1, r3
 80036ea:	7d7b      	ldrb	r3, [r7, #21]
 80036ec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036f0:	fb02 f303 	mul.w	r3, r2, r3
 80036f4:	68ba      	ldr	r2, [r7, #8]
 80036f6:	4413      	add	r3, r2
 80036f8:	b20a      	sxth	r2, r1
 80036fa:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 80036fe:	e150      	b.n	80039a2 <adBms6830ParseSCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	461a      	mov	r2, r3
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	3301      	adds	r3, #1
 800370a:	781b      	ldrb	r3, [r3, #0]
 800370c:	021b      	lsls	r3, r3, #8
 800370e:	b29b      	uxth	r3, r3
 8003710:	4413      	add	r3, r2
 8003712:	b299      	uxth	r1, r3
 8003714:	7d7b      	ldrb	r3, [r7, #21]
 8003716:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800371a:	fb02 f303 	mul.w	r3, r2, r3
 800371e:	68ba      	ldr	r2, [r7, #8]
 8003720:	4413      	add	r3, r2
 8003722:	b20a      	sxth	r2, r1
 8003724:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	3302      	adds	r3, #2
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	461a      	mov	r2, r3
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	3303      	adds	r3, #3
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	021b      	lsls	r3, r3, #8
 8003738:	b29b      	uxth	r3, r3
 800373a:	4413      	add	r3, r2
 800373c:	b299      	uxth	r1, r3
 800373e:	7d7b      	ldrb	r3, [r7, #21]
 8003740:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003744:	fb02 f303 	mul.w	r3, r2, r3
 8003748:	68ba      	ldr	r2, [r7, #8]
 800374a:	4413      	add	r3, r2
 800374c:	b20a      	sxth	r2, r1
 800374e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	3304      	adds	r3, #4
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	461a      	mov	r2, r3
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	3305      	adds	r3, #5
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	021b      	lsls	r3, r3, #8
 8003762:	b29b      	uxth	r3, r3
 8003764:	4413      	add	r3, r2
 8003766:	b299      	uxth	r1, r3
 8003768:	7d7b      	ldrb	r3, [r7, #21]
 800376a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800376e:	fb02 f303 	mul.w	r3, r2, r3
 8003772:	68ba      	ldr	r2, [r7, #8]
 8003774:	4413      	add	r3, r2
 8003776:	b20a      	sxth	r2, r1
 8003778:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      ic[curr_ic].scell.sc_codes[3] = (data[6] + (data[7] << 8));
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	3306      	adds	r3, #6
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	461a      	mov	r2, r3
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	3307      	adds	r3, #7
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	021b      	lsls	r3, r3, #8
 800378c:	b29b      	uxth	r3, r3
 800378e:	4413      	add	r3, r2
 8003790:	b299      	uxth	r1, r3
 8003792:	7d7b      	ldrb	r3, [r7, #21]
 8003794:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003798:	fb02 f303 	mul.w	r3, r2, r3
 800379c:	68ba      	ldr	r2, [r7, #8]
 800379e:	4413      	add	r3, r2
 80037a0:	b20a      	sxth	r2, r1
 80037a2:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      ic[curr_ic].scell.sc_codes[4] = (data[8] + (data[9] << 8));
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	3308      	adds	r3, #8
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	461a      	mov	r2, r3
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	3309      	adds	r3, #9
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	021b      	lsls	r3, r3, #8
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	4413      	add	r3, r2
 80037ba:	b299      	uxth	r1, r3
 80037bc:	7d7b      	ldrb	r3, [r7, #21]
 80037be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80037c2:	fb02 f303 	mul.w	r3, r2, r3
 80037c6:	68ba      	ldr	r2, [r7, #8]
 80037c8:	4413      	add	r3, r2
 80037ca:	b20a      	sxth	r2, r1
 80037cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[5] = (data[10] + (data[11] << 8));
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	330a      	adds	r3, #10
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	461a      	mov	r2, r3
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	330b      	adds	r3, #11
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	021b      	lsls	r3, r3, #8
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	4413      	add	r3, r2
 80037e4:	b299      	uxth	r1, r3
 80037e6:	7d7b      	ldrb	r3, [r7, #21]
 80037e8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80037ec:	fb02 f303 	mul.w	r3, r2, r3
 80037f0:	68ba      	ldr	r2, [r7, #8]
 80037f2:	4413      	add	r3, r2
 80037f4:	b20a      	sxth	r2, r1
 80037f6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      ic[curr_ic].scell.sc_codes[6] = (data[12] + (data[13] << 8));
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	330c      	adds	r3, #12
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	461a      	mov	r2, r3
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	330d      	adds	r3, #13
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	021b      	lsls	r3, r3, #8
 800380a:	b29b      	uxth	r3, r3
 800380c:	4413      	add	r3, r2
 800380e:	b299      	uxth	r1, r3
 8003810:	7d7b      	ldrb	r3, [r7, #21]
 8003812:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003816:	fb02 f303 	mul.w	r3, r2, r3
 800381a:	68ba      	ldr	r2, [r7, #8]
 800381c:	4413      	add	r3, r2
 800381e:	b20a      	sxth	r2, r1
 8003820:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[7] = (data[14] + (data[15] << 8));
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	330e      	adds	r3, #14
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	461a      	mov	r2, r3
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	330f      	adds	r3, #15
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	021b      	lsls	r3, r3, #8
 8003834:	b29b      	uxth	r3, r3
 8003836:	4413      	add	r3, r2
 8003838:	b299      	uxth	r1, r3
 800383a:	7d7b      	ldrb	r3, [r7, #21]
 800383c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003840:	fb02 f303 	mul.w	r3, r2, r3
 8003844:	68ba      	ldr	r2, [r7, #8]
 8003846:	4413      	add	r3, r2
 8003848:	b20a      	sxth	r2, r1
 800384a:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[8] = (data[16] + (data[17] << 8));
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	3310      	adds	r3, #16
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	461a      	mov	r2, r3
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	3311      	adds	r3, #17
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	021b      	lsls	r3, r3, #8
 800385e:	b29b      	uxth	r3, r3
 8003860:	4413      	add	r3, r2
 8003862:	b299      	uxth	r1, r3
 8003864:	7d7b      	ldrb	r3, [r7, #21]
 8003866:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800386a:	fb02 f303 	mul.w	r3, r2, r3
 800386e:	68ba      	ldr	r2, [r7, #8]
 8003870:	4413      	add	r3, r2
 8003872:	b20a      	sxth	r2, r1
 8003874:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      ic[curr_ic].scell.sc_codes[9] = (data[18] + (data[19] << 8));
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	3312      	adds	r3, #18
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	461a      	mov	r2, r3
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	3313      	adds	r3, #19
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	021b      	lsls	r3, r3, #8
 8003888:	b29b      	uxth	r3, r3
 800388a:	4413      	add	r3, r2
 800388c:	b299      	uxth	r1, r3
 800388e:	7d7b      	ldrb	r3, [r7, #21]
 8003890:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003894:	fb02 f303 	mul.w	r3, r2, r3
 8003898:	68ba      	ldr	r2, [r7, #8]
 800389a:	4413      	add	r3, r2
 800389c:	b20a      	sxth	r2, r1
 800389e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[10] = (data[20] + (data[21] << 8));
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	3314      	adds	r3, #20
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	461a      	mov	r2, r3
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	3315      	adds	r3, #21
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	021b      	lsls	r3, r3, #8
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	4413      	add	r3, r2
 80038b6:	b299      	uxth	r1, r3
 80038b8:	7d7b      	ldrb	r3, [r7, #21]
 80038ba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038be:	fb02 f303 	mul.w	r3, r2, r3
 80038c2:	68ba      	ldr	r2, [r7, #8]
 80038c4:	4413      	add	r3, r2
 80038c6:	b20a      	sxth	r2, r1
 80038c8:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[11] = (data[22] + (data[23] << 8));
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	3316      	adds	r3, #22
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	461a      	mov	r2, r3
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	3317      	adds	r3, #23
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	021b      	lsls	r3, r3, #8
 80038dc:	b29b      	uxth	r3, r3
 80038de:	4413      	add	r3, r2
 80038e0:	b299      	uxth	r1, r3
 80038e2:	7d7b      	ldrb	r3, [r7, #21]
 80038e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038e8:	fb02 f303 	mul.w	r3, r2, r3
 80038ec:	68ba      	ldr	r2, [r7, #8]
 80038ee:	4413      	add	r3, r2
 80038f0:	b20a      	sxth	r2, r1
 80038f2:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      ic[curr_ic].scell.sc_codes[12] = (data[24] + (data[25] << 8));
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	3318      	adds	r3, #24
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	461a      	mov	r2, r3
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	3319      	adds	r3, #25
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	021b      	lsls	r3, r3, #8
 8003906:	b29b      	uxth	r3, r3
 8003908:	4413      	add	r3, r2
 800390a:	b299      	uxth	r1, r3
 800390c:	7d7b      	ldrb	r3, [r7, #21]
 800390e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003912:	fb02 f303 	mul.w	r3, r2, r3
 8003916:	68ba      	ldr	r2, [r7, #8]
 8003918:	4413      	add	r3, r2
 800391a:	b20a      	sxth	r2, r1
 800391c:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[13] = (data[26] + (data[27] << 8));
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	331a      	adds	r3, #26
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	461a      	mov	r2, r3
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	331b      	adds	r3, #27
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	021b      	lsls	r3, r3, #8
 8003930:	b29b      	uxth	r3, r3
 8003932:	4413      	add	r3, r2
 8003934:	b299      	uxth	r1, r3
 8003936:	7d7b      	ldrb	r3, [r7, #21]
 8003938:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800393c:	fb02 f303 	mul.w	r3, r2, r3
 8003940:	68ba      	ldr	r2, [r7, #8]
 8003942:	4413      	add	r3, r2
 8003944:	b20a      	sxth	r2, r1
 8003946:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[14] = (data[28] + (data[29] << 8));
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	331c      	adds	r3, #28
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	461a      	mov	r2, r3
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	331d      	adds	r3, #29
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	021b      	lsls	r3, r3, #8
 800395a:	b29b      	uxth	r3, r3
 800395c:	4413      	add	r3, r2
 800395e:	b299      	uxth	r1, r3
 8003960:	7d7b      	ldrb	r3, [r7, #21]
 8003962:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003966:	fb02 f303 	mul.w	r3, r2, r3
 800396a:	68ba      	ldr	r2, [r7, #8]
 800396c:	4413      	add	r3, r2
 800396e:	b20a      	sxth	r2, r1
 8003970:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      ic[curr_ic].scell.sc_codes[15] = (data[30] + (data[31] << 8));
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	331e      	adds	r3, #30
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	461a      	mov	r2, r3
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	331f      	adds	r3, #31
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	021b      	lsls	r3, r3, #8
 8003984:	b29b      	uxth	r3, r3
 8003986:	4413      	add	r3, r2
 8003988:	b299      	uxth	r1, r3
 800398a:	7d7b      	ldrb	r3, [r7, #21]
 800398c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003990:	fb02 f303 	mul.w	r3, r2, r3
 8003994:	68ba      	ldr	r2, [r7, #8]
 8003996:	4413      	add	r3, r2
 8003998:	b20a      	sxth	r2, r1
 800399a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 800399e:	e000      	b.n	80039a2 <adBms6830ParseSCell+0x5da>

    default:
      break;
 80039a0:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80039a2:	7d7b      	ldrb	r3, [r7, #21]
 80039a4:	3301      	adds	r3, #1
 80039a6:	757b      	strb	r3, [r7, #21]
 80039a8:	7d7a      	ldrb	r2, [r7, #21]
 80039aa:	7bfb      	ldrb	r3, [r7, #15]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	f4ff ad31 	bcc.w	8003414 <adBms6830ParseSCell+0x4c>
    }
  }
  free(data);
 80039b2:	6938      	ldr	r0, [r7, #16]
 80039b4:	f00b fecc 	bl	800f750 <free>
}
 80039b8:	bf00      	nop
 80039ba:	3718      	adds	r7, #24
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <adBms6830ParseFCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseFCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *fcv_data)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b086      	sub	sp, #24
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60b9      	str	r1, [r7, #8]
 80039c8:	607b      	str	r3, [r7, #4]
 80039ca:	4603      	mov	r3, r0
 80039cc:	73fb      	strb	r3, [r7, #15]
 80039ce:	4613      	mov	r3, r2
 80039d0:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 80039d2:	2300      	movs	r3, #0
 80039d4:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDFCALL_SIZE;}
 80039d6:	7bbb      	ldrb	r3, [r7, #14]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d102      	bne.n	80039e2 <adBms6830ParseFCell+0x22>
 80039dc:	2322      	movs	r3, #34	@ 0x22
 80039de:	75fb      	strb	r3, [r7, #23]
 80039e0:	e001      	b.n	80039e6 <adBms6830ParseFCell+0x26>
  else {data_size = RX_DATA;}
 80039e2:	2308      	movs	r3, #8
 80039e4:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 80039e6:	7dfb      	ldrb	r3, [r7, #23]
 80039e8:	2101      	movs	r1, #1
 80039ea:	4618      	mov	r0, r3
 80039ec:	f00b fe82 	bl	800f6f4 <calloc>
 80039f0:	4603      	mov	r3, r0
 80039f2:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d105      	bne.n	8003a06 <adBms6830ParseFCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse fcell memory \n");
    #else
    printf(" Failed to allocate parse fcell memory \n");
 80039fa:	4894      	ldr	r0, [pc, #592]	@ (8003c4c <adBms6830ParseFCell+0x28c>)
 80039fc:	f00c f890 	bl	800fb20 <puts>
    #endif
    exit(0);
 8003a00:	2000      	movs	r0, #0
 8003a02:	f00b fe93 	bl	800f72c <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003a06:	2300      	movs	r3, #0
 8003a08:	757b      	strb	r3, [r7, #21]
 8003a0a:	e2c9      	b.n	8003fa0 <adBms6830ParseFCell+0x5e0>
  {
    memcpy(&data[0], &fcv_data[address], data_size); /* dst , src , size */
 8003a0c:	7dbb      	ldrb	r3, [r7, #22]
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	4413      	add	r3, r2
 8003a12:	7dfa      	ldrb	r2, [r7, #23]
 8003a14:	4619      	mov	r1, r3
 8003a16:	6938      	ldr	r0, [r7, #16]
 8003a18:	f00c f9ff 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003a1c:	7d7b      	ldrb	r3, [r7, #21]
 8003a1e:	3301      	adds	r3, #1
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	7dfa      	ldrb	r2, [r7, #23]
 8003a24:	fb12 f303 	smulbb	r3, r2, r3
 8003a28:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8003a2a:	7bbb      	ldrb	r3, [r7, #14]
 8003a2c:	2b06      	cmp	r3, #6
 8003a2e:	f200 82b3 	bhi.w	8003f98 <adBms6830ParseFCell+0x5d8>
 8003a32:	a201      	add	r2, pc, #4	@ (adr r2, 8003a38 <adBms6830ParseFCell+0x78>)
 8003a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a38:	08003cf9 	.word	0x08003cf9
 8003a3c:	08003a55 	.word	0x08003a55
 8003a40:	08003ad3 	.word	0x08003ad3
 8003a44:	08003b51 	.word	0x08003b51
 8003a48:	08003bcf 	.word	0x08003bcf
 8003a4c:	08003c51 	.word	0x08003c51
 8003a50:	08003ccf 	.word	0x08003ccf
    {
    case A: /* Cell Register group A */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	781b      	ldrb	r3, [r3, #0]
 8003a58:	461a      	mov	r2, r3
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	021b      	lsls	r3, r3, #8
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	4413      	add	r3, r2
 8003a66:	b299      	uxth	r1, r3
 8003a68:	7d7b      	ldrb	r3, [r7, #21]
 8003a6a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a6e:	fb02 f303 	mul.w	r3, r2, r3
 8003a72:	68ba      	ldr	r2, [r7, #8]
 8003a74:	4413      	add	r3, r2
 8003a76:	b20a      	sxth	r2, r1
 8003a78:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	3302      	adds	r3, #2
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	461a      	mov	r2, r3
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	3303      	adds	r3, #3
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	021b      	lsls	r3, r3, #8
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	4413      	add	r3, r2
 8003a90:	b299      	uxth	r1, r3
 8003a92:	7d7b      	ldrb	r3, [r7, #21]
 8003a94:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a98:	fb02 f303 	mul.w	r3, r2, r3
 8003a9c:	68ba      	ldr	r2, [r7, #8]
 8003a9e:	4413      	add	r3, r2
 8003aa0:	b20a      	sxth	r2, r1
 8003aa2:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	3304      	adds	r3, #4
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	461a      	mov	r2, r3
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	3305      	adds	r3, #5
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	021b      	lsls	r3, r3, #8
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	4413      	add	r3, r2
 8003aba:	b299      	uxth	r1, r3
 8003abc:	7d7b      	ldrb	r3, [r7, #21]
 8003abe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ac2:	fb02 f303 	mul.w	r3, r2, r3
 8003ac6:	68ba      	ldr	r2, [r7, #8]
 8003ac8:	4413      	add	r3, r2
 8003aca:	b20a      	sxth	r2, r1
 8003acc:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      break;
 8003ad0:	e263      	b.n	8003f9a <adBms6830ParseFCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].fcell.fc_codes[3] = (data[0] + (data[1] << 8));
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	3301      	adds	r3, #1
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	021b      	lsls	r3, r3, #8
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	4413      	add	r3, r2
 8003ae4:	b299      	uxth	r1, r3
 8003ae6:	7d7b      	ldrb	r3, [r7, #21]
 8003ae8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003aec:	fb02 f303 	mul.w	r3, r2, r3
 8003af0:	68ba      	ldr	r2, [r7, #8]
 8003af2:	4413      	add	r3, r2
 8003af4:	b20a      	sxth	r2, r1
 8003af6:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      ic[curr_ic].fcell.fc_codes[4] = (data[2] + (data[3] << 8));
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	3302      	adds	r3, #2
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	461a      	mov	r2, r3
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	3303      	adds	r3, #3
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	021b      	lsls	r3, r3, #8
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	4413      	add	r3, r2
 8003b0e:	b299      	uxth	r1, r3
 8003b10:	7d7b      	ldrb	r3, [r7, #21]
 8003b12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003b16:	fb02 f303 	mul.w	r3, r2, r3
 8003b1a:	68ba      	ldr	r2, [r7, #8]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	b20a      	sxth	r2, r1
 8003b20:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[5] = (data[4] + (data[5] << 8));
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	3304      	adds	r3, #4
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	3305      	adds	r3, #5
 8003b30:	781b      	ldrb	r3, [r3, #0]
 8003b32:	021b      	lsls	r3, r3, #8
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	4413      	add	r3, r2
 8003b38:	b299      	uxth	r1, r3
 8003b3a:	7d7b      	ldrb	r3, [r7, #21]
 8003b3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003b40:	fb02 f303 	mul.w	r3, r2, r3
 8003b44:	68ba      	ldr	r2, [r7, #8]
 8003b46:	4413      	add	r3, r2
 8003b48:	b20a      	sxth	r2, r1
 8003b4a:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      break;
 8003b4e:	e224      	b.n	8003f9a <adBms6830ParseFCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].fcell.fc_codes[6] = (data[0] + (data[1] << 8));
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	461a      	mov	r2, r3
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	3301      	adds	r3, #1
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	021b      	lsls	r3, r3, #8
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	4413      	add	r3, r2
 8003b62:	b299      	uxth	r1, r3
 8003b64:	7d7b      	ldrb	r3, [r7, #21]
 8003b66:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003b6a:	fb02 f303 	mul.w	r3, r2, r3
 8003b6e:	68ba      	ldr	r2, [r7, #8]
 8003b70:	4413      	add	r3, r2
 8003b72:	b20a      	sxth	r2, r1
 8003b74:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[7] = (data[2] + (data[3] << 8));
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	3302      	adds	r3, #2
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	461a      	mov	r2, r3
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	3303      	adds	r3, #3
 8003b84:	781b      	ldrb	r3, [r3, #0]
 8003b86:	021b      	lsls	r3, r3, #8
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	4413      	add	r3, r2
 8003b8c:	b299      	uxth	r1, r3
 8003b8e:	7d7b      	ldrb	r3, [r7, #21]
 8003b90:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003b94:	fb02 f303 	mul.w	r3, r2, r3
 8003b98:	68ba      	ldr	r2, [r7, #8]
 8003b9a:	4413      	add	r3, r2
 8003b9c:	b20a      	sxth	r2, r1
 8003b9e:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[8] = (data[4] + (data[5] << 8));
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	3304      	adds	r3, #4
 8003ba6:	781b      	ldrb	r3, [r3, #0]
 8003ba8:	461a      	mov	r2, r3
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	3305      	adds	r3, #5
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	021b      	lsls	r3, r3, #8
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	4413      	add	r3, r2
 8003bb6:	b299      	uxth	r1, r3
 8003bb8:	7d7b      	ldrb	r3, [r7, #21]
 8003bba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003bbe:	fb02 f303 	mul.w	r3, r2, r3
 8003bc2:	68ba      	ldr	r2, [r7, #8]
 8003bc4:	4413      	add	r3, r2
 8003bc6:	b20a      	sxth	r2, r1
 8003bc8:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      break;
 8003bcc:	e1e5      	b.n	8003f9a <adBms6830ParseFCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].fcell.fc_codes[9] =  (data[0] + (data[1] << 8));
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	781b      	ldrb	r3, [r3, #0]
 8003bda:	021b      	lsls	r3, r3, #8
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	4413      	add	r3, r2
 8003be0:	b299      	uxth	r1, r3
 8003be2:	7d7b      	ldrb	r3, [r7, #21]
 8003be4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003be8:	fb02 f303 	mul.w	r3, r2, r3
 8003bec:	68ba      	ldr	r2, [r7, #8]
 8003bee:	4413      	add	r3, r2
 8003bf0:	b20a      	sxth	r2, r1
 8003bf2:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[10] = (data[2] + (data[3] << 8));
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	3302      	adds	r3, #2
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	3303      	adds	r3, #3
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	021b      	lsls	r3, r3, #8
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	4413      	add	r3, r2
 8003c0a:	b299      	uxth	r1, r3
 8003c0c:	7d7b      	ldrb	r3, [r7, #21]
 8003c0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c12:	fb02 f303 	mul.w	r3, r2, r3
 8003c16:	68ba      	ldr	r2, [r7, #8]
 8003c18:	4413      	add	r3, r2
 8003c1a:	b20a      	sxth	r2, r1
 8003c1c:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[11] = (data[4] + (data[5] << 8));
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	3304      	adds	r3, #4
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	461a      	mov	r2, r3
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	3305      	adds	r3, #5
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	021b      	lsls	r3, r3, #8
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	4413      	add	r3, r2
 8003c34:	b299      	uxth	r1, r3
 8003c36:	7d7b      	ldrb	r3, [r7, #21]
 8003c38:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c3c:	fb02 f303 	mul.w	r3, r2, r3
 8003c40:	68ba      	ldr	r2, [r7, #8]
 8003c42:	4413      	add	r3, r2
 8003c44:	b20a      	sxth	r2, r1
 8003c46:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      break;
 8003c4a:	e1a6      	b.n	8003f9a <adBms6830ParseFCell+0x5da>
 8003c4c:	080113b0 	.word	0x080113b0

    case E: /* Cell Register group E */
      ic[curr_ic].fcell.fc_codes[12] = (data[0] + (data[1] << 8));
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	461a      	mov	r2, r3
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	3301      	adds	r3, #1
 8003c5a:	781b      	ldrb	r3, [r3, #0]
 8003c5c:	021b      	lsls	r3, r3, #8
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	4413      	add	r3, r2
 8003c62:	b299      	uxth	r1, r3
 8003c64:	7d7b      	ldrb	r3, [r7, #21]
 8003c66:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c6a:	fb02 f303 	mul.w	r3, r2, r3
 8003c6e:	68ba      	ldr	r2, [r7, #8]
 8003c70:	4413      	add	r3, r2
 8003c72:	b20a      	sxth	r2, r1
 8003c74:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[13] = (data[2] + (data[3] << 8));
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	3302      	adds	r3, #2
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	461a      	mov	r2, r3
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	3303      	adds	r3, #3
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	021b      	lsls	r3, r3, #8
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	4413      	add	r3, r2
 8003c8c:	b299      	uxth	r1, r3
 8003c8e:	7d7b      	ldrb	r3, [r7, #21]
 8003c90:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c94:	fb02 f303 	mul.w	r3, r2, r3
 8003c98:	68ba      	ldr	r2, [r7, #8]
 8003c9a:	4413      	add	r3, r2
 8003c9c:	b20a      	sxth	r2, r1
 8003c9e:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[14] = (data[4] + (data[5] << 8));
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	3304      	adds	r3, #4
 8003ca6:	781b      	ldrb	r3, [r3, #0]
 8003ca8:	461a      	mov	r2, r3
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	3305      	adds	r3, #5
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	021b      	lsls	r3, r3, #8
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	4413      	add	r3, r2
 8003cb6:	b299      	uxth	r1, r3
 8003cb8:	7d7b      	ldrb	r3, [r7, #21]
 8003cba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003cbe:	fb02 f303 	mul.w	r3, r2, r3
 8003cc2:	68ba      	ldr	r2, [r7, #8]
 8003cc4:	4413      	add	r3, r2
 8003cc6:	b20a      	sxth	r2, r1
 8003cc8:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      break;
 8003ccc:	e165      	b.n	8003f9a <adBms6830ParseFCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].fcell.fc_codes[15] = (data[0] + (data[1] << 8));
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	021b      	lsls	r3, r3, #8
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	4413      	add	r3, r2
 8003ce0:	b299      	uxth	r1, r3
 8003ce2:	7d7b      	ldrb	r3, [r7, #21]
 8003ce4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ce8:	fb02 f303 	mul.w	r3, r2, r3
 8003cec:	68ba      	ldr	r2, [r7, #8]
 8003cee:	4413      	add	r3, r2
 8003cf0:	b20a      	sxth	r2, r1
 8003cf2:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 8003cf6:	e150      	b.n	8003f9a <adBms6830ParseFCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	3301      	adds	r3, #1
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	021b      	lsls	r3, r3, #8
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	4413      	add	r3, r2
 8003d0a:	b299      	uxth	r1, r3
 8003d0c:	7d7b      	ldrb	r3, [r7, #21]
 8003d0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d12:	fb02 f303 	mul.w	r3, r2, r3
 8003d16:	68ba      	ldr	r2, [r7, #8]
 8003d18:	4413      	add	r3, r2
 8003d1a:	b20a      	sxth	r2, r1
 8003d1c:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	3302      	adds	r3, #2
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	461a      	mov	r2, r3
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	3303      	adds	r3, #3
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	021b      	lsls	r3, r3, #8
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	4413      	add	r3, r2
 8003d34:	b299      	uxth	r1, r3
 8003d36:	7d7b      	ldrb	r3, [r7, #21]
 8003d38:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d3c:	fb02 f303 	mul.w	r3, r2, r3
 8003d40:	68ba      	ldr	r2, [r7, #8]
 8003d42:	4413      	add	r3, r2
 8003d44:	b20a      	sxth	r2, r1
 8003d46:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	3304      	adds	r3, #4
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	461a      	mov	r2, r3
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	3305      	adds	r3, #5
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	021b      	lsls	r3, r3, #8
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	4413      	add	r3, r2
 8003d5e:	b299      	uxth	r1, r3
 8003d60:	7d7b      	ldrb	r3, [r7, #21]
 8003d62:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d66:	fb02 f303 	mul.w	r3, r2, r3
 8003d6a:	68ba      	ldr	r2, [r7, #8]
 8003d6c:	4413      	add	r3, r2
 8003d6e:	b20a      	sxth	r2, r1
 8003d70:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      ic[curr_ic].fcell.fc_codes[3] = (data[6] + (data[7] << 8));
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	3306      	adds	r3, #6
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	3307      	adds	r3, #7
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	021b      	lsls	r3, r3, #8
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	4413      	add	r3, r2
 8003d88:	b299      	uxth	r1, r3
 8003d8a:	7d7b      	ldrb	r3, [r7, #21]
 8003d8c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d90:	fb02 f303 	mul.w	r3, r2, r3
 8003d94:	68ba      	ldr	r2, [r7, #8]
 8003d96:	4413      	add	r3, r2
 8003d98:	b20a      	sxth	r2, r1
 8003d9a:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      ic[curr_ic].fcell.fc_codes[4] = (data[8] + (data[9] << 8));
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	3308      	adds	r3, #8
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	461a      	mov	r2, r3
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	3309      	adds	r3, #9
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	021b      	lsls	r3, r3, #8
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	4413      	add	r3, r2
 8003db2:	b299      	uxth	r1, r3
 8003db4:	7d7b      	ldrb	r3, [r7, #21]
 8003db6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003dba:	fb02 f303 	mul.w	r3, r2, r3
 8003dbe:	68ba      	ldr	r2, [r7, #8]
 8003dc0:	4413      	add	r3, r2
 8003dc2:	b20a      	sxth	r2, r1
 8003dc4:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[5] = (data[10] + (data[11] << 8));
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	330a      	adds	r3, #10
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	461a      	mov	r2, r3
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	330b      	adds	r3, #11
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	021b      	lsls	r3, r3, #8
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	4413      	add	r3, r2
 8003ddc:	b299      	uxth	r1, r3
 8003dde:	7d7b      	ldrb	r3, [r7, #21]
 8003de0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003de4:	fb02 f303 	mul.w	r3, r2, r3
 8003de8:	68ba      	ldr	r2, [r7, #8]
 8003dea:	4413      	add	r3, r2
 8003dec:	b20a      	sxth	r2, r1
 8003dee:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      ic[curr_ic].fcell.fc_codes[6] = (data[12] + (data[13] << 8));
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	330c      	adds	r3, #12
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	461a      	mov	r2, r3
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	330d      	adds	r3, #13
 8003dfe:	781b      	ldrb	r3, [r3, #0]
 8003e00:	021b      	lsls	r3, r3, #8
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	4413      	add	r3, r2
 8003e06:	b299      	uxth	r1, r3
 8003e08:	7d7b      	ldrb	r3, [r7, #21]
 8003e0a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e0e:	fb02 f303 	mul.w	r3, r2, r3
 8003e12:	68ba      	ldr	r2, [r7, #8]
 8003e14:	4413      	add	r3, r2
 8003e16:	b20a      	sxth	r2, r1
 8003e18:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[7] = (data[14] + (data[15] << 8));
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	330e      	adds	r3, #14
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	461a      	mov	r2, r3
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	330f      	adds	r3, #15
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	021b      	lsls	r3, r3, #8
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	4413      	add	r3, r2
 8003e30:	b299      	uxth	r1, r3
 8003e32:	7d7b      	ldrb	r3, [r7, #21]
 8003e34:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e38:	fb02 f303 	mul.w	r3, r2, r3
 8003e3c:	68ba      	ldr	r2, [r7, #8]
 8003e3e:	4413      	add	r3, r2
 8003e40:	b20a      	sxth	r2, r1
 8003e42:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[8] = (data[16] + (data[17] << 8));
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	3310      	adds	r3, #16
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	3311      	adds	r3, #17
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	021b      	lsls	r3, r3, #8
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	4413      	add	r3, r2
 8003e5a:	b299      	uxth	r1, r3
 8003e5c:	7d7b      	ldrb	r3, [r7, #21]
 8003e5e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e62:	fb02 f303 	mul.w	r3, r2, r3
 8003e66:	68ba      	ldr	r2, [r7, #8]
 8003e68:	4413      	add	r3, r2
 8003e6a:	b20a      	sxth	r2, r1
 8003e6c:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      ic[curr_ic].fcell.fc_codes[9] =  (data[18] + (data[19] << 8));
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	3312      	adds	r3, #18
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	461a      	mov	r2, r3
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	3313      	adds	r3, #19
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	021b      	lsls	r3, r3, #8
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	4413      	add	r3, r2
 8003e84:	b299      	uxth	r1, r3
 8003e86:	7d7b      	ldrb	r3, [r7, #21]
 8003e88:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e8c:	fb02 f303 	mul.w	r3, r2, r3
 8003e90:	68ba      	ldr	r2, [r7, #8]
 8003e92:	4413      	add	r3, r2
 8003e94:	b20a      	sxth	r2, r1
 8003e96:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[10] = (data[20] + (data[21] << 8));
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	3314      	adds	r3, #20
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	3315      	adds	r3, #21
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	021b      	lsls	r3, r3, #8
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	4413      	add	r3, r2
 8003eae:	b299      	uxth	r1, r3
 8003eb0:	7d7b      	ldrb	r3, [r7, #21]
 8003eb2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003eb6:	fb02 f303 	mul.w	r3, r2, r3
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	b20a      	sxth	r2, r1
 8003ec0:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[11] = (data[22] + (data[23] << 8));
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	3316      	adds	r3, #22
 8003ec8:	781b      	ldrb	r3, [r3, #0]
 8003eca:	461a      	mov	r2, r3
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	3317      	adds	r3, #23
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	021b      	lsls	r3, r3, #8
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	4413      	add	r3, r2
 8003ed8:	b299      	uxth	r1, r3
 8003eda:	7d7b      	ldrb	r3, [r7, #21]
 8003edc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ee0:	fb02 f303 	mul.w	r3, r2, r3
 8003ee4:	68ba      	ldr	r2, [r7, #8]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	b20a      	sxth	r2, r1
 8003eea:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      ic[curr_ic].fcell.fc_codes[12] = (data[24] + (data[25] << 8));
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	3318      	adds	r3, #24
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	3319      	adds	r3, #25
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	021b      	lsls	r3, r3, #8
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	4413      	add	r3, r2
 8003f02:	b299      	uxth	r1, r3
 8003f04:	7d7b      	ldrb	r3, [r7, #21]
 8003f06:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f0a:	fb02 f303 	mul.w	r3, r2, r3
 8003f0e:	68ba      	ldr	r2, [r7, #8]
 8003f10:	4413      	add	r3, r2
 8003f12:	b20a      	sxth	r2, r1
 8003f14:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[13] = (data[26] + (data[27] << 8));
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	331a      	adds	r3, #26
 8003f1c:	781b      	ldrb	r3, [r3, #0]
 8003f1e:	461a      	mov	r2, r3
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	331b      	adds	r3, #27
 8003f24:	781b      	ldrb	r3, [r3, #0]
 8003f26:	021b      	lsls	r3, r3, #8
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	4413      	add	r3, r2
 8003f2c:	b299      	uxth	r1, r3
 8003f2e:	7d7b      	ldrb	r3, [r7, #21]
 8003f30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f34:	fb02 f303 	mul.w	r3, r2, r3
 8003f38:	68ba      	ldr	r2, [r7, #8]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	b20a      	sxth	r2, r1
 8003f3e:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[14] = (data[28] + (data[29] << 8));
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	331c      	adds	r3, #28
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	461a      	mov	r2, r3
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	331d      	adds	r3, #29
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	021b      	lsls	r3, r3, #8
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	4413      	add	r3, r2
 8003f56:	b299      	uxth	r1, r3
 8003f58:	7d7b      	ldrb	r3, [r7, #21]
 8003f5a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f5e:	fb02 f303 	mul.w	r3, r2, r3
 8003f62:	68ba      	ldr	r2, [r7, #8]
 8003f64:	4413      	add	r3, r2
 8003f66:	b20a      	sxth	r2, r1
 8003f68:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      ic[curr_ic].fcell.fc_codes[15] = (data[30] + (data[31] << 8));
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	331e      	adds	r3, #30
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	461a      	mov	r2, r3
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	331f      	adds	r3, #31
 8003f78:	781b      	ldrb	r3, [r3, #0]
 8003f7a:	021b      	lsls	r3, r3, #8
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	4413      	add	r3, r2
 8003f80:	b299      	uxth	r1, r3
 8003f82:	7d7b      	ldrb	r3, [r7, #21]
 8003f84:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f88:	fb02 f303 	mul.w	r3, r2, r3
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	4413      	add	r3, r2
 8003f90:	b20a      	sxth	r2, r1
 8003f92:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 8003f96:	e000      	b.n	8003f9a <adBms6830ParseFCell+0x5da>

    default:
      break;
 8003f98:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003f9a:	7d7b      	ldrb	r3, [r7, #21]
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	757b      	strb	r3, [r7, #21]
 8003fa0:	7d7a      	ldrb	r2, [r7, #21]
 8003fa2:	7bfb      	ldrb	r3, [r7, #15]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	f4ff ad31 	bcc.w	8003a0c <adBms6830ParseFCell+0x4c>
    }
  }
  free(data);
 8003faa:	6938      	ldr	r0, [r7, #16]
 8003fac:	f00b fbd0 	bl	800f750 <free>
}
 8003fb0:	bf00      	nop
 8003fb2:	3718      	adds	r7, #24
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <adBms6830ParseAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *aux_data)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b086      	sub	sp, #24
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60b9      	str	r1, [r7, #8]
 8003fc0:	607b      	str	r3, [r7, #4]
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	73fb      	strb	r3, [r7, #15]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-44);}  /* RDASALL_SIZE 68 byte - (RAUX 20 byte + STATUS 24 byte) */
 8003fce:	7bbb      	ldrb	r3, [r7, #14]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d102      	bne.n	8003fda <adBms6830ParseAux+0x22>
 8003fd4:	231a      	movs	r3, #26
 8003fd6:	75fb      	strb	r3, [r7, #23]
 8003fd8:	e001      	b.n	8003fde <adBms6830ParseAux+0x26>
  else {data_size = RX_DATA;}
 8003fda:	2308      	movs	r3, #8
 8003fdc:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8003fde:	7dfb      	ldrb	r3, [r7, #23]
 8003fe0:	2101      	movs	r1, #1
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f00b fb86 	bl	800f6f4 <calloc>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d105      	bne.n	8003ffe <adBms6830ParseAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse aux memory \n");
    #else
    printf(" Failed to allocate parse aux memory \n");
 8003ff2:	4892      	ldr	r0, [pc, #584]	@ (800423c <adBms6830ParseAux+0x284>)
 8003ff4:	f00b fd94 	bl	800fb20 <puts>
    #endif
    exit(0);
 8003ff8:	2000      	movs	r0, #0
 8003ffa:	f00b fb97 	bl	800f72c <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003ffe:	2300      	movs	r3, #0
 8004000:	757b      	strb	r3, [r7, #21]
 8004002:	e21d      	b.n	8004440 <adBms6830ParseAux+0x488>
  {
    memcpy(&data[0], &aux_data[address], data_size); /* dst , src , size */
 8004004:	7dbb      	ldrb	r3, [r7, #22]
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	4413      	add	r3, r2
 800400a:	7dfa      	ldrb	r2, [r7, #23]
 800400c:	4619      	mov	r1, r3
 800400e:	6938      	ldr	r0, [r7, #16]
 8004010:	f00b ff03 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (data_size));
 8004014:	7d7b      	ldrb	r3, [r7, #21]
 8004016:	3301      	adds	r3, #1
 8004018:	b2db      	uxtb	r3, r3
 800401a:	7dfa      	ldrb	r2, [r7, #23]
 800401c:	fb12 f303 	smulbb	r3, r2, r3
 8004020:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8004022:	7bbb      	ldrb	r3, [r7, #14]
 8004024:	2b04      	cmp	r3, #4
 8004026:	f200 8207 	bhi.w	8004438 <adBms6830ParseAux+0x480>
 800402a:	a201      	add	r2, pc, #4	@ (adr r2, 8004030 <adBms6830ParseAux+0x78>)
 800402c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004030:	08004241 	.word	0x08004241
 8004034:	08004045 	.word	0x08004045
 8004038:	080040c3 	.word	0x080040c3
 800403c:	08004141 	.word	0x08004141
 8004040:	080041bf 	.word	0x080041bf
    {
    case A: /* Aux Register group A */
      ic[curr_ic].aux.a_codes[0] = (data[0] + (data[1] << 8));
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	461a      	mov	r2, r3
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	3301      	adds	r3, #1
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	021b      	lsls	r3, r3, #8
 8004052:	b29b      	uxth	r3, r3
 8004054:	4413      	add	r3, r2
 8004056:	b299      	uxth	r1, r3
 8004058:	7d7b      	ldrb	r3, [r7, #21]
 800405a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800405e:	fb02 f303 	mul.w	r3, r2, r3
 8004062:	68ba      	ldr	r2, [r7, #8]
 8004064:	4413      	add	r3, r2
 8004066:	b20a      	sxth	r2, r1
 8004068:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].aux.a_codes[1] = (data[2] + (data[3] << 8));
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	3302      	adds	r3, #2
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	461a      	mov	r2, r3
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	3303      	adds	r3, #3
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	021b      	lsls	r3, r3, #8
 800407c:	b29b      	uxth	r3, r3
 800407e:	4413      	add	r3, r2
 8004080:	b299      	uxth	r1, r3
 8004082:	7d7b      	ldrb	r3, [r7, #21]
 8004084:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004088:	fb02 f303 	mul.w	r3, r2, r3
 800408c:	68ba      	ldr	r2, [r7, #8]
 800408e:	4413      	add	r3, r2
 8004090:	b20a      	sxth	r2, r1
 8004092:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].aux.a_codes[2] = (data[4] + (data[5] << 8));
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	3304      	adds	r3, #4
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	461a      	mov	r2, r3
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	3305      	adds	r3, #5
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	021b      	lsls	r3, r3, #8
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	4413      	add	r3, r2
 80040aa:	b299      	uxth	r1, r3
 80040ac:	7d7b      	ldrb	r3, [r7, #21]
 80040ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80040b2:	fb02 f303 	mul.w	r3, r2, r3
 80040b6:	68ba      	ldr	r2, [r7, #8]
 80040b8:	4413      	add	r3, r2
 80040ba:	b20a      	sxth	r2, r1
 80040bc:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      break;
 80040c0:	e1bb      	b.n	800443a <adBms6830ParseAux+0x482>

    case B: /* Aux Register group B */
      ic[curr_ic].aux.a_codes[3] = (data[0] + (data[1] << 8));
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	461a      	mov	r2, r3
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	3301      	adds	r3, #1
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	021b      	lsls	r3, r3, #8
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	4413      	add	r3, r2
 80040d4:	b299      	uxth	r1, r3
 80040d6:	7d7b      	ldrb	r3, [r7, #21]
 80040d8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80040dc:	fb02 f303 	mul.w	r3, r2, r3
 80040e0:	68ba      	ldr	r2, [r7, #8]
 80040e2:	4413      	add	r3, r2
 80040e4:	b20a      	sxth	r2, r1
 80040e6:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      ic[curr_ic].aux.a_codes[4] = (data[2] + (data[3] << 8));
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	3302      	adds	r3, #2
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	461a      	mov	r2, r3
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	3303      	adds	r3, #3
 80040f6:	781b      	ldrb	r3, [r3, #0]
 80040f8:	021b      	lsls	r3, r3, #8
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	4413      	add	r3, r2
 80040fe:	b299      	uxth	r1, r3
 8004100:	7d7b      	ldrb	r3, [r7, #21]
 8004102:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004106:	fb02 f303 	mul.w	r3, r2, r3
 800410a:	68ba      	ldr	r2, [r7, #8]
 800410c:	4413      	add	r3, r2
 800410e:	b20a      	sxth	r2, r1
 8004110:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[5] = (data[4] + (data[5] << 8));
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	3304      	adds	r3, #4
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	461a      	mov	r2, r3
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	3305      	adds	r3, #5
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	021b      	lsls	r3, r3, #8
 8004124:	b29b      	uxth	r3, r3
 8004126:	4413      	add	r3, r2
 8004128:	b299      	uxth	r1, r3
 800412a:	7d7b      	ldrb	r3, [r7, #21]
 800412c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004130:	fb02 f303 	mul.w	r3, r2, r3
 8004134:	68ba      	ldr	r2, [r7, #8]
 8004136:	4413      	add	r3, r2
 8004138:	b20a      	sxth	r2, r1
 800413a:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      break;
 800413e:	e17c      	b.n	800443a <adBms6830ParseAux+0x482>

    case C: /* Aux Register group C */
      ic[curr_ic].aux.a_codes[6] = (data[0] + (data[1] << 8));
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	461a      	mov	r2, r3
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	3301      	adds	r3, #1
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	021b      	lsls	r3, r3, #8
 800414e:	b29b      	uxth	r3, r3
 8004150:	4413      	add	r3, r2
 8004152:	b299      	uxth	r1, r3
 8004154:	7d7b      	ldrb	r3, [r7, #21]
 8004156:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800415a:	fb02 f303 	mul.w	r3, r2, r3
 800415e:	68ba      	ldr	r2, [r7, #8]
 8004160:	4413      	add	r3, r2
 8004162:	b20a      	sxth	r2, r1
 8004164:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[7] = (data[2] + (data[3] << 8));
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	3302      	adds	r3, #2
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	461a      	mov	r2, r3
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	3303      	adds	r3, #3
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	021b      	lsls	r3, r3, #8
 8004178:	b29b      	uxth	r3, r3
 800417a:	4413      	add	r3, r2
 800417c:	b299      	uxth	r1, r3
 800417e:	7d7b      	ldrb	r3, [r7, #21]
 8004180:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004184:	fb02 f303 	mul.w	r3, r2, r3
 8004188:	68ba      	ldr	r2, [r7, #8]
 800418a:	4413      	add	r3, r2
 800418c:	b20a      	sxth	r2, r1
 800418e:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[8] = (data[4] + (data[5] << 8));
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	3304      	adds	r3, #4
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	461a      	mov	r2, r3
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	3305      	adds	r3, #5
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	021b      	lsls	r3, r3, #8
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	4413      	add	r3, r2
 80041a6:	b299      	uxth	r1, r3
 80041a8:	7d7b      	ldrb	r3, [r7, #21]
 80041aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80041ae:	fb02 f303 	mul.w	r3, r2, r3
 80041b2:	68ba      	ldr	r2, [r7, #8]
 80041b4:	4413      	add	r3, r2
 80041b6:	b20a      	sxth	r2, r1
 80041b8:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      break;
 80041bc:	e13d      	b.n	800443a <adBms6830ParseAux+0x482>

    case D: /* Aux Register group D */
      ic[curr_ic].aux.a_codes[9] =  (data[0] + (data[1] << 8));
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	461a      	mov	r2, r3
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	3301      	adds	r3, #1
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	021b      	lsls	r3, r3, #8
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	4413      	add	r3, r2
 80041d0:	b299      	uxth	r1, r3
 80041d2:	7d7b      	ldrb	r3, [r7, #21]
 80041d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80041d8:	fb02 f303 	mul.w	r3, r2, r3
 80041dc:	68ba      	ldr	r2, [r7, #8]
 80041de:	4413      	add	r3, r2
 80041e0:	b20a      	sxth	r2, r1
 80041e2:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[10] =  (data[2] + (data[3] << 8));
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	3302      	adds	r3, #2
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	461a      	mov	r2, r3
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	3303      	adds	r3, #3
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	021b      	lsls	r3, r3, #8
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	4413      	add	r3, r2
 80041fa:	b299      	uxth	r1, r3
 80041fc:	7d7b      	ldrb	r3, [r7, #21]
 80041fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004202:	fb02 f303 	mul.w	r3, r2, r3
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	4413      	add	r3, r2
 800420a:	b20a      	sxth	r2, r1
 800420c:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[11] =  (data[4] + (data[5] << 8));
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	3304      	adds	r3, #4
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	461a      	mov	r2, r3
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	3305      	adds	r3, #5
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	021b      	lsls	r3, r3, #8
 8004220:	b29b      	uxth	r3, r3
 8004222:	4413      	add	r3, r2
 8004224:	b299      	uxth	r1, r3
 8004226:	7d7b      	ldrb	r3, [r7, #21]
 8004228:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800422c:	fb02 f303 	mul.w	r3, r2, r3
 8004230:	68ba      	ldr	r2, [r7, #8]
 8004232:	4413      	add	r3, r2
 8004234:	b20a      	sxth	r2, r1
 8004236:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
      break;
 800423a:	e0fe      	b.n	800443a <adBms6830ParseAux+0x482>
 800423c:	080113d8 	.word	0x080113d8

   case ALL_GRP: /* Aux Register group ALL */
      ic[curr_ic].aux.a_codes[0]  = (data[0] + (data[1] << 8));
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	461a      	mov	r2, r3
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	3301      	adds	r3, #1
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	021b      	lsls	r3, r3, #8
 800424e:	b29b      	uxth	r3, r3
 8004250:	4413      	add	r3, r2
 8004252:	b299      	uxth	r1, r3
 8004254:	7d7b      	ldrb	r3, [r7, #21]
 8004256:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800425a:	fb02 f303 	mul.w	r3, r2, r3
 800425e:	68ba      	ldr	r2, [r7, #8]
 8004260:	4413      	add	r3, r2
 8004262:	b20a      	sxth	r2, r1
 8004264:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].aux.a_codes[1]  = (data[2] + (data[3] << 8));
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	3302      	adds	r3, #2
 800426c:	781b      	ldrb	r3, [r3, #0]
 800426e:	461a      	mov	r2, r3
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	3303      	adds	r3, #3
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	021b      	lsls	r3, r3, #8
 8004278:	b29b      	uxth	r3, r3
 800427a:	4413      	add	r3, r2
 800427c:	b299      	uxth	r1, r3
 800427e:	7d7b      	ldrb	r3, [r7, #21]
 8004280:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004284:	fb02 f303 	mul.w	r3, r2, r3
 8004288:	68ba      	ldr	r2, [r7, #8]
 800428a:	4413      	add	r3, r2
 800428c:	b20a      	sxth	r2, r1
 800428e:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].aux.a_codes[2]  = (data[4] + (data[5] << 8));
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	3304      	adds	r3, #4
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	461a      	mov	r2, r3
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	3305      	adds	r3, #5
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	021b      	lsls	r3, r3, #8
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	4413      	add	r3, r2
 80042a6:	b299      	uxth	r1, r3
 80042a8:	7d7b      	ldrb	r3, [r7, #21]
 80042aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80042ae:	fb02 f303 	mul.w	r3, r2, r3
 80042b2:	68ba      	ldr	r2, [r7, #8]
 80042b4:	4413      	add	r3, r2
 80042b6:	b20a      	sxth	r2, r1
 80042b8:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      ic[curr_ic].aux.a_codes[3]  = (data[6] + (data[7] << 8));
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	3306      	adds	r3, #6
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	461a      	mov	r2, r3
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	3307      	adds	r3, #7
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	021b      	lsls	r3, r3, #8
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	4413      	add	r3, r2
 80042d0:	b299      	uxth	r1, r3
 80042d2:	7d7b      	ldrb	r3, [r7, #21]
 80042d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80042d8:	fb02 f303 	mul.w	r3, r2, r3
 80042dc:	68ba      	ldr	r2, [r7, #8]
 80042de:	4413      	add	r3, r2
 80042e0:	b20a      	sxth	r2, r1
 80042e2:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      ic[curr_ic].aux.a_codes[4]  = (data[8] + (data[9] << 8));
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	3308      	adds	r3, #8
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	461a      	mov	r2, r3
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	3309      	adds	r3, #9
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	021b      	lsls	r3, r3, #8
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	4413      	add	r3, r2
 80042fa:	b299      	uxth	r1, r3
 80042fc:	7d7b      	ldrb	r3, [r7, #21]
 80042fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004302:	fb02 f303 	mul.w	r3, r2, r3
 8004306:	68ba      	ldr	r2, [r7, #8]
 8004308:	4413      	add	r3, r2
 800430a:	b20a      	sxth	r2, r1
 800430c:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[5]  = (data[10] + (data[11] << 8));
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	330a      	adds	r3, #10
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	461a      	mov	r2, r3
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	330b      	adds	r3, #11
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	021b      	lsls	r3, r3, #8
 8004320:	b29b      	uxth	r3, r3
 8004322:	4413      	add	r3, r2
 8004324:	b299      	uxth	r1, r3
 8004326:	7d7b      	ldrb	r3, [r7, #21]
 8004328:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800432c:	fb02 f303 	mul.w	r3, r2, r3
 8004330:	68ba      	ldr	r2, [r7, #8]
 8004332:	4413      	add	r3, r2
 8004334:	b20a      	sxth	r2, r1
 8004336:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      ic[curr_ic].aux.a_codes[6]  = (data[12] + (data[13] << 8));
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	330c      	adds	r3, #12
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	461a      	mov	r2, r3
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	330d      	adds	r3, #13
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	021b      	lsls	r3, r3, #8
 800434a:	b29b      	uxth	r3, r3
 800434c:	4413      	add	r3, r2
 800434e:	b299      	uxth	r1, r3
 8004350:	7d7b      	ldrb	r3, [r7, #21]
 8004352:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004356:	fb02 f303 	mul.w	r3, r2, r3
 800435a:	68ba      	ldr	r2, [r7, #8]
 800435c:	4413      	add	r3, r2
 800435e:	b20a      	sxth	r2, r1
 8004360:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[7]  = (data[14] + (data[15] << 8));
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	330e      	adds	r3, #14
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	461a      	mov	r2, r3
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	330f      	adds	r3, #15
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	021b      	lsls	r3, r3, #8
 8004374:	b29b      	uxth	r3, r3
 8004376:	4413      	add	r3, r2
 8004378:	b299      	uxth	r1, r3
 800437a:	7d7b      	ldrb	r3, [r7, #21]
 800437c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004380:	fb02 f303 	mul.w	r3, r2, r3
 8004384:	68ba      	ldr	r2, [r7, #8]
 8004386:	4413      	add	r3, r2
 8004388:	b20a      	sxth	r2, r1
 800438a:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[8]  = (data[16] + (data[17] << 8));
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	3310      	adds	r3, #16
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	461a      	mov	r2, r3
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	3311      	adds	r3, #17
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	021b      	lsls	r3, r3, #8
 800439e:	b29b      	uxth	r3, r3
 80043a0:	4413      	add	r3, r2
 80043a2:	b299      	uxth	r1, r3
 80043a4:	7d7b      	ldrb	r3, [r7, #21]
 80043a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80043aa:	fb02 f303 	mul.w	r3, r2, r3
 80043ae:	68ba      	ldr	r2, [r7, #8]
 80043b0:	4413      	add	r3, r2
 80043b2:	b20a      	sxth	r2, r1
 80043b4:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      ic[curr_ic].aux.a_codes[9]  = (data[18] + (data[19] << 8));
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	3312      	adds	r3, #18
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	461a      	mov	r2, r3
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	3313      	adds	r3, #19
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	021b      	lsls	r3, r3, #8
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	4413      	add	r3, r2
 80043cc:	b299      	uxth	r1, r3
 80043ce:	7d7b      	ldrb	r3, [r7, #21]
 80043d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80043d4:	fb02 f303 	mul.w	r3, r2, r3
 80043d8:	68ba      	ldr	r2, [r7, #8]
 80043da:	4413      	add	r3, r2
 80043dc:	b20a      	sxth	r2, r1
 80043de:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[10] = (data[20] + (data[21] << 8));
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	3314      	adds	r3, #20
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	461a      	mov	r2, r3
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	3315      	adds	r3, #21
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	021b      	lsls	r3, r3, #8
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	4413      	add	r3, r2
 80043f6:	b299      	uxth	r1, r3
 80043f8:	7d7b      	ldrb	r3, [r7, #21]
 80043fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80043fe:	fb02 f303 	mul.w	r3, r2, r3
 8004402:	68ba      	ldr	r2, [r7, #8]
 8004404:	4413      	add	r3, r2
 8004406:	b20a      	sxth	r2, r1
 8004408:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[11] = (data[22] + (data[23] << 8));
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	3316      	adds	r3, #22
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	461a      	mov	r2, r3
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	3317      	adds	r3, #23
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	021b      	lsls	r3, r3, #8
 800441c:	b29b      	uxth	r3, r3
 800441e:	4413      	add	r3, r2
 8004420:	b299      	uxth	r1, r3
 8004422:	7d7b      	ldrb	r3, [r7, #21]
 8004424:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004428:	fb02 f303 	mul.w	r3, r2, r3
 800442c:	68ba      	ldr	r2, [r7, #8]
 800442e:	4413      	add	r3, r2
 8004430:	b20a      	sxth	r2, r1
 8004432:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
     break;
 8004436:	e000      	b.n	800443a <adBms6830ParseAux+0x482>

    default:
      break;
 8004438:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800443a:	7d7b      	ldrb	r3, [r7, #21]
 800443c:	3301      	adds	r3, #1
 800443e:	757b      	strb	r3, [r7, #21]
 8004440:	7d7a      	ldrb	r2, [r7, #21]
 8004442:	7bfb      	ldrb	r3, [r7, #15]
 8004444:	429a      	cmp	r2, r3
 8004446:	f4ff addd 	bcc.w	8004004 <adBms6830ParseAux+0x4c>
    }
  }
  free(data);
 800444a:	6938      	ldr	r0, [r7, #16]
 800444c:	f00b f980 	bl	800f750 <free>
}
 8004450:	bf00      	nop
 8004452:	3718      	adds	r7, #24
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <adBms6830ParseRAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseRAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *raux_data)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	60b9      	str	r1, [r7, #8]
 8004460:	607b      	str	r3, [r7, #4]
 8004462:	4603      	mov	r3, r0
 8004464:	73fb      	strb	r3, [r7, #15]
 8004466:	4613      	mov	r3, r2
 8004468:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 800446a:	2300      	movs	r3, #0
 800446c:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-48);}  /* RDASALL_SIZE 68 byte - (AUX 24 byte + STATUS 24 byte) */
 800446e:	7bbb      	ldrb	r3, [r7, #14]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d102      	bne.n	800447a <adBms6830ParseRAux+0x22>
 8004474:	2316      	movs	r3, #22
 8004476:	75fb      	strb	r3, [r7, #23]
 8004478:	e001      	b.n	800447e <adBms6830ParseRAux+0x26>
  else {data_size = RX_DATA;}
 800447a:	2308      	movs	r3, #8
 800447c:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 800447e:	7dfb      	ldrb	r3, [r7, #23]
 8004480:	2101      	movs	r1, #1
 8004482:	4618      	mov	r0, r3
 8004484:	f00b f936 	bl	800f6f4 <calloc>
 8004488:	4603      	mov	r3, r0
 800448a:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d105      	bne.n	800449e <adBms6830ParseRAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse raux memory \n");
    #else
    printf(" Failed to allocate parse raux memory \n");
 8004492:	487d      	ldr	r0, [pc, #500]	@ (8004688 <adBms6830ParseRAux+0x230>)
 8004494:	f00b fb44 	bl	800fb20 <puts>
    #endif
    exit(0);
 8004498:	2000      	movs	r0, #0
 800449a:	f00b f947 	bl	800f72c <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800449e:	2300      	movs	r3, #0
 80044a0:	757b      	strb	r3, [r7, #21]
 80044a2:	e1c9      	b.n	8004838 <adBms6830ParseRAux+0x3e0>
  {
    memcpy(&data[0], &raux_data[address], data_size); /* dst , src , size */
 80044a4:	7dbb      	ldrb	r3, [r7, #22]
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	4413      	add	r3, r2
 80044aa:	7dfa      	ldrb	r2, [r7, #23]
 80044ac:	4619      	mov	r1, r3
 80044ae:	6938      	ldr	r0, [r7, #16]
 80044b0:	f00b fcb3 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (data_size));
 80044b4:	7d7b      	ldrb	r3, [r7, #21]
 80044b6:	3301      	adds	r3, #1
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	7dfa      	ldrb	r2, [r7, #23]
 80044bc:	fb12 f303 	smulbb	r3, r2, r3
 80044c0:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 80044c2:	7bbb      	ldrb	r3, [r7, #14]
 80044c4:	2b04      	cmp	r3, #4
 80044c6:	f200 81b3 	bhi.w	8004830 <adBms6830ParseRAux+0x3d8>
 80044ca:	a201      	add	r2, pc, #4	@ (adr r2, 80044d0 <adBms6830ParseRAux+0x78>)
 80044cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044d0:	0800468d 	.word	0x0800468d
 80044d4:	080044e5 	.word	0x080044e5
 80044d8:	08004563 	.word	0x08004563
 80044dc:	080045e1 	.word	0x080045e1
 80044e0:	0800465f 	.word	0x0800465f
    {
    case A: /* RAux Register group A */
      ic[curr_ic].raux.ra_codes[0] = (data[0] + (data[1] << 8));
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	461a      	mov	r2, r3
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	3301      	adds	r3, #1
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	021b      	lsls	r3, r3, #8
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	4413      	add	r3, r2
 80044f6:	b299      	uxth	r1, r3
 80044f8:	7d7b      	ldrb	r3, [r7, #21]
 80044fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80044fe:	fb02 f303 	mul.w	r3, r2, r3
 8004502:	68ba      	ldr	r2, [r7, #8]
 8004504:	4413      	add	r3, r2
 8004506:	b20a      	sxth	r2, r1
 8004508:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].raux.ra_codes[1] = (data[2] + (data[3] << 8));
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	3302      	adds	r3, #2
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	461a      	mov	r2, r3
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	3303      	adds	r3, #3
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	021b      	lsls	r3, r3, #8
 800451c:	b29b      	uxth	r3, r3
 800451e:	4413      	add	r3, r2
 8004520:	b299      	uxth	r1, r3
 8004522:	7d7b      	ldrb	r3, [r7, #21]
 8004524:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004528:	fb02 f303 	mul.w	r3, r2, r3
 800452c:	68ba      	ldr	r2, [r7, #8]
 800452e:	4413      	add	r3, r2
 8004530:	b20a      	sxth	r2, r1
 8004532:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].raux.ra_codes[2] = (data[4] + (data[5] << 8));
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	3304      	adds	r3, #4
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	461a      	mov	r2, r3
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	3305      	adds	r3, #5
 8004542:	781b      	ldrb	r3, [r3, #0]
 8004544:	021b      	lsls	r3, r3, #8
 8004546:	b29b      	uxth	r3, r3
 8004548:	4413      	add	r3, r2
 800454a:	b299      	uxth	r1, r3
 800454c:	7d7b      	ldrb	r3, [r7, #21]
 800454e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004552:	fb02 f303 	mul.w	r3, r2, r3
 8004556:	68ba      	ldr	r2, [r7, #8]
 8004558:	4413      	add	r3, r2
 800455a:	b20a      	sxth	r2, r1
 800455c:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      break;
 8004560:	e167      	b.n	8004832 <adBms6830ParseRAux+0x3da>

    case B: /* RAux Register group B */
      ic[curr_ic].raux.ra_codes[3] = (data[0] + (data[1] << 8));
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	461a      	mov	r2, r3
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	3301      	adds	r3, #1
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	021b      	lsls	r3, r3, #8
 8004570:	b29b      	uxth	r3, r3
 8004572:	4413      	add	r3, r2
 8004574:	b299      	uxth	r1, r3
 8004576:	7d7b      	ldrb	r3, [r7, #21]
 8004578:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800457c:	fb02 f303 	mul.w	r3, r2, r3
 8004580:	68ba      	ldr	r2, [r7, #8]
 8004582:	4413      	add	r3, r2
 8004584:	b20a      	sxth	r2, r1
 8004586:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      ic[curr_ic].raux.ra_codes[4] = (data[2] + (data[3] << 8));
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	3302      	adds	r3, #2
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	461a      	mov	r2, r3
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	3303      	adds	r3, #3
 8004596:	781b      	ldrb	r3, [r3, #0]
 8004598:	021b      	lsls	r3, r3, #8
 800459a:	b29b      	uxth	r3, r3
 800459c:	4413      	add	r3, r2
 800459e:	b299      	uxth	r1, r3
 80045a0:	7d7b      	ldrb	r3, [r7, #21]
 80045a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80045a6:	fb02 f303 	mul.w	r3, r2, r3
 80045aa:	68ba      	ldr	r2, [r7, #8]
 80045ac:	4413      	add	r3, r2
 80045ae:	b20a      	sxth	r2, r1
 80045b0:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[5] = (data[4] + (data[5] << 8));
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	3304      	adds	r3, #4
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	461a      	mov	r2, r3
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	3305      	adds	r3, #5
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	021b      	lsls	r3, r3, #8
 80045c4:	b29b      	uxth	r3, r3
 80045c6:	4413      	add	r3, r2
 80045c8:	b299      	uxth	r1, r3
 80045ca:	7d7b      	ldrb	r3, [r7, #21]
 80045cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80045d0:	fb02 f303 	mul.w	r3, r2, r3
 80045d4:	68ba      	ldr	r2, [r7, #8]
 80045d6:	4413      	add	r3, r2
 80045d8:	b20a      	sxth	r2, r1
 80045da:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      break;
 80045de:	e128      	b.n	8004832 <adBms6830ParseRAux+0x3da>

    case C: /* RAux Register group C */
      ic[curr_ic].raux.ra_codes[6] = (data[0] + (data[1] << 8));
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	461a      	mov	r2, r3
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	3301      	adds	r3, #1
 80045ea:	781b      	ldrb	r3, [r3, #0]
 80045ec:	021b      	lsls	r3, r3, #8
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	4413      	add	r3, r2
 80045f2:	b299      	uxth	r1, r3
 80045f4:	7d7b      	ldrb	r3, [r7, #21]
 80045f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80045fa:	fb02 f303 	mul.w	r3, r2, r3
 80045fe:	68ba      	ldr	r2, [r7, #8]
 8004600:	4413      	add	r3, r2
 8004602:	b20a      	sxth	r2, r1
 8004604:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[7] = (data[2] + (data[3] << 8));
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	3302      	adds	r3, #2
 800460c:	781b      	ldrb	r3, [r3, #0]
 800460e:	461a      	mov	r2, r3
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	3303      	adds	r3, #3
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	021b      	lsls	r3, r3, #8
 8004618:	b29b      	uxth	r3, r3
 800461a:	4413      	add	r3, r2
 800461c:	b299      	uxth	r1, r3
 800461e:	7d7b      	ldrb	r3, [r7, #21]
 8004620:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004624:	fb02 f303 	mul.w	r3, r2, r3
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	4413      	add	r3, r2
 800462c:	b20a      	sxth	r2, r1
 800462e:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[8] = (data[4] + (data[5] << 8));
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	3304      	adds	r3, #4
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	461a      	mov	r2, r3
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	3305      	adds	r3, #5
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	021b      	lsls	r3, r3, #8
 8004642:	b29b      	uxth	r3, r3
 8004644:	4413      	add	r3, r2
 8004646:	b299      	uxth	r1, r3
 8004648:	7d7b      	ldrb	r3, [r7, #21]
 800464a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800464e:	fb02 f303 	mul.w	r3, r2, r3
 8004652:	68ba      	ldr	r2, [r7, #8]
 8004654:	4413      	add	r3, r2
 8004656:	b20a      	sxth	r2, r1
 8004658:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      break;
 800465c:	e0e9      	b.n	8004832 <adBms6830ParseRAux+0x3da>

    case D: /* RAux Register group D */
      ic[curr_ic].raux.ra_codes[9] =  (data[0] + (data[1] << 8));
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	781b      	ldrb	r3, [r3, #0]
 8004662:	461a      	mov	r2, r3
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	3301      	adds	r3, #1
 8004668:	781b      	ldrb	r3, [r3, #0]
 800466a:	021b      	lsls	r3, r3, #8
 800466c:	b29b      	uxth	r3, r3
 800466e:	4413      	add	r3, r2
 8004670:	b299      	uxth	r1, r3
 8004672:	7d7b      	ldrb	r3, [r7, #21]
 8004674:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004678:	fb02 f303 	mul.w	r3, r2, r3
 800467c:	68ba      	ldr	r2, [r7, #8]
 800467e:	4413      	add	r3, r2
 8004680:	b20a      	sxth	r2, r1
 8004682:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
      break;
 8004686:	e0d4      	b.n	8004832 <adBms6830ParseRAux+0x3da>
 8004688:	08011400 	.word	0x08011400

    case ALL_GRP: /* RAux Register group ALL */
      ic[curr_ic].raux.ra_codes[0]  = (data[0] + (data[1] << 8));
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	461a      	mov	r2, r3
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	3301      	adds	r3, #1
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	021b      	lsls	r3, r3, #8
 800469a:	b29b      	uxth	r3, r3
 800469c:	4413      	add	r3, r2
 800469e:	b299      	uxth	r1, r3
 80046a0:	7d7b      	ldrb	r3, [r7, #21]
 80046a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80046a6:	fb02 f303 	mul.w	r3, r2, r3
 80046aa:	68ba      	ldr	r2, [r7, #8]
 80046ac:	4413      	add	r3, r2
 80046ae:	b20a      	sxth	r2, r1
 80046b0:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].raux.ra_codes[1]  = (data[2] + (data[3] << 8));
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	3302      	adds	r3, #2
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	461a      	mov	r2, r3
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	3303      	adds	r3, #3
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	021b      	lsls	r3, r3, #8
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	4413      	add	r3, r2
 80046c8:	b299      	uxth	r1, r3
 80046ca:	7d7b      	ldrb	r3, [r7, #21]
 80046cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80046d0:	fb02 f303 	mul.w	r3, r2, r3
 80046d4:	68ba      	ldr	r2, [r7, #8]
 80046d6:	4413      	add	r3, r2
 80046d8:	b20a      	sxth	r2, r1
 80046da:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].raux.ra_codes[2]  = (data[4] + (data[5] << 8));
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	3304      	adds	r3, #4
 80046e2:	781b      	ldrb	r3, [r3, #0]
 80046e4:	461a      	mov	r2, r3
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	3305      	adds	r3, #5
 80046ea:	781b      	ldrb	r3, [r3, #0]
 80046ec:	021b      	lsls	r3, r3, #8
 80046ee:	b29b      	uxth	r3, r3
 80046f0:	4413      	add	r3, r2
 80046f2:	b299      	uxth	r1, r3
 80046f4:	7d7b      	ldrb	r3, [r7, #21]
 80046f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80046fa:	fb02 f303 	mul.w	r3, r2, r3
 80046fe:	68ba      	ldr	r2, [r7, #8]
 8004700:	4413      	add	r3, r2
 8004702:	b20a      	sxth	r2, r1
 8004704:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      ic[curr_ic].raux.ra_codes[3]  = (data[6] + (data[7] << 8));
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	3306      	adds	r3, #6
 800470c:	781b      	ldrb	r3, [r3, #0]
 800470e:	461a      	mov	r2, r3
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	3307      	adds	r3, #7
 8004714:	781b      	ldrb	r3, [r3, #0]
 8004716:	021b      	lsls	r3, r3, #8
 8004718:	b29b      	uxth	r3, r3
 800471a:	4413      	add	r3, r2
 800471c:	b299      	uxth	r1, r3
 800471e:	7d7b      	ldrb	r3, [r7, #21]
 8004720:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004724:	fb02 f303 	mul.w	r3, r2, r3
 8004728:	68ba      	ldr	r2, [r7, #8]
 800472a:	4413      	add	r3, r2
 800472c:	b20a      	sxth	r2, r1
 800472e:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      ic[curr_ic].raux.ra_codes[4]  = (data[8] + (data[9] << 8));
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	3308      	adds	r3, #8
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	461a      	mov	r2, r3
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	3309      	adds	r3, #9
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	021b      	lsls	r3, r3, #8
 8004742:	b29b      	uxth	r3, r3
 8004744:	4413      	add	r3, r2
 8004746:	b299      	uxth	r1, r3
 8004748:	7d7b      	ldrb	r3, [r7, #21]
 800474a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800474e:	fb02 f303 	mul.w	r3, r2, r3
 8004752:	68ba      	ldr	r2, [r7, #8]
 8004754:	4413      	add	r3, r2
 8004756:	b20a      	sxth	r2, r1
 8004758:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[5]  = (data[10] + (data[11] << 8));
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	330a      	adds	r3, #10
 8004760:	781b      	ldrb	r3, [r3, #0]
 8004762:	461a      	mov	r2, r3
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	330b      	adds	r3, #11
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	021b      	lsls	r3, r3, #8
 800476c:	b29b      	uxth	r3, r3
 800476e:	4413      	add	r3, r2
 8004770:	b299      	uxth	r1, r3
 8004772:	7d7b      	ldrb	r3, [r7, #21]
 8004774:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004778:	fb02 f303 	mul.w	r3, r2, r3
 800477c:	68ba      	ldr	r2, [r7, #8]
 800477e:	4413      	add	r3, r2
 8004780:	b20a      	sxth	r2, r1
 8004782:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      ic[curr_ic].raux.ra_codes[6]  = (data[12] + (data[13] << 8));
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	330c      	adds	r3, #12
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	461a      	mov	r2, r3
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	330d      	adds	r3, #13
 8004792:	781b      	ldrb	r3, [r3, #0]
 8004794:	021b      	lsls	r3, r3, #8
 8004796:	b29b      	uxth	r3, r3
 8004798:	4413      	add	r3, r2
 800479a:	b299      	uxth	r1, r3
 800479c:	7d7b      	ldrb	r3, [r7, #21]
 800479e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047a2:	fb02 f303 	mul.w	r3, r2, r3
 80047a6:	68ba      	ldr	r2, [r7, #8]
 80047a8:	4413      	add	r3, r2
 80047aa:	b20a      	sxth	r2, r1
 80047ac:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[7]  = (data[14] + (data[15] << 8));
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	330e      	adds	r3, #14
 80047b4:	781b      	ldrb	r3, [r3, #0]
 80047b6:	461a      	mov	r2, r3
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	330f      	adds	r3, #15
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	021b      	lsls	r3, r3, #8
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	4413      	add	r3, r2
 80047c4:	b299      	uxth	r1, r3
 80047c6:	7d7b      	ldrb	r3, [r7, #21]
 80047c8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047cc:	fb02 f303 	mul.w	r3, r2, r3
 80047d0:	68ba      	ldr	r2, [r7, #8]
 80047d2:	4413      	add	r3, r2
 80047d4:	b20a      	sxth	r2, r1
 80047d6:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[8]  = (data[16] + (data[17] << 8));
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	3310      	adds	r3, #16
 80047de:	781b      	ldrb	r3, [r3, #0]
 80047e0:	461a      	mov	r2, r3
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	3311      	adds	r3, #17
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	021b      	lsls	r3, r3, #8
 80047ea:	b29b      	uxth	r3, r3
 80047ec:	4413      	add	r3, r2
 80047ee:	b299      	uxth	r1, r3
 80047f0:	7d7b      	ldrb	r3, [r7, #21]
 80047f2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047f6:	fb02 f303 	mul.w	r3, r2, r3
 80047fa:	68ba      	ldr	r2, [r7, #8]
 80047fc:	4413      	add	r3, r2
 80047fe:	b20a      	sxth	r2, r1
 8004800:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      ic[curr_ic].raux.ra_codes[9]  = (data[18] + (data[19] << 8));
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	3312      	adds	r3, #18
 8004808:	781b      	ldrb	r3, [r3, #0]
 800480a:	461a      	mov	r2, r3
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	3313      	adds	r3, #19
 8004810:	781b      	ldrb	r3, [r3, #0]
 8004812:	021b      	lsls	r3, r3, #8
 8004814:	b29b      	uxth	r3, r3
 8004816:	4413      	add	r3, r2
 8004818:	b299      	uxth	r1, r3
 800481a:	7d7b      	ldrb	r3, [r7, #21]
 800481c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004820:	fb02 f303 	mul.w	r3, r2, r3
 8004824:	68ba      	ldr	r2, [r7, #8]
 8004826:	4413      	add	r3, r2
 8004828:	b20a      	sxth	r2, r1
 800482a:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
     break;
 800482e:	e000      	b.n	8004832 <adBms6830ParseRAux+0x3da>

    default:
      break;
 8004830:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004832:	7d7b      	ldrb	r3, [r7, #21]
 8004834:	3301      	adds	r3, #1
 8004836:	757b      	strb	r3, [r7, #21]
 8004838:	7d7a      	ldrb	r2, [r7, #21]
 800483a:	7bfb      	ldrb	r3, [r7, #15]
 800483c:	429a      	cmp	r2, r3
 800483e:	f4ff ae31 	bcc.w	80044a4 <adBms6830ParseRAux+0x4c>
    }
  }
  free(data);
 8004842:	6938      	ldr	r0, [r7, #16]
 8004844:	f00a ff84 	bl	800f750 <free>
}
 8004848:	bf00      	nop
 800484a:	3718      	adds	r7, #24
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}

08004850 <adBms6830ParseStatusA>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusA(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b086      	sub	sp, #24
 8004854:	af00      	add	r7, sp, #0
 8004856:	4603      	mov	r3, r0
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	607a      	str	r2, [r7, #4]
 800485c:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 800485e:	2300      	movs	r3, #0
 8004860:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004862:	2300      	movs	r3, #0
 8004864:	75bb      	strb	r3, [r7, #22]
 8004866:	e07a      	b.n	800495e <adBms6830ParseStatusA+0x10e>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004868:	7dbb      	ldrb	r3, [r7, #22]
 800486a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800486e:	fb02 f303 	mul.w	r3, r2, r3
 8004872:	68ba      	ldr	r2, [r7, #8]
 8004874:	4413      	add	r3, r2
 8004876:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 800487a:	7dfb      	ldrb	r3, [r7, #23]
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	4413      	add	r3, r2
 8004880:	2208      	movs	r2, #8
 8004882:	4619      	mov	r1, r3
 8004884:	f00b fac9 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004888:	7dbb      	ldrb	r3, [r7, #22]
 800488a:	3301      	adds	r3, #1
 800488c:	b2db      	uxtb	r3, r3
 800488e:	00db      	lsls	r3, r3, #3
 8004890:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].stata.vref2   = (ic[curr_ic].stat.rx_data[0] | (ic[curr_ic].stat.rx_data[1] << 8));
 8004892:	7dbb      	ldrb	r3, [r7, #22]
 8004894:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004898:	fb02 f303 	mul.w	r3, r2, r3
 800489c:	68ba      	ldr	r2, [r7, #8]
 800489e:	4413      	add	r3, r2
 80048a0:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 80048a4:	b21a      	sxth	r2, r3
 80048a6:	7dbb      	ldrb	r3, [r7, #22]
 80048a8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80048ac:	fb01 f303 	mul.w	r3, r1, r3
 80048b0:	68b9      	ldr	r1, [r7, #8]
 80048b2:	440b      	add	r3, r1
 80048b4:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80048b8:	021b      	lsls	r3, r3, #8
 80048ba:	b21b      	sxth	r3, r3
 80048bc:	4313      	orrs	r3, r2
 80048be:	b219      	sxth	r1, r3
 80048c0:	7dbb      	ldrb	r3, [r7, #22]
 80048c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048c6:	fb02 f303 	mul.w	r3, r2, r3
 80048ca:	68ba      	ldr	r2, [r7, #8]
 80048cc:	4413      	add	r3, r2
 80048ce:	b28a      	uxth	r2, r1
 80048d0:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
    ic[curr_ic].stata.itmp = (ic[curr_ic].stat.rx_data[2] | (ic[curr_ic].stat.rx_data[3] << 8));
 80048d4:	7dbb      	ldrb	r3, [r7, #22]
 80048d6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048da:	fb02 f303 	mul.w	r3, r2, r3
 80048de:	68ba      	ldr	r2, [r7, #8]
 80048e0:	4413      	add	r3, r2
 80048e2:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 80048e6:	b21a      	sxth	r2, r3
 80048e8:	7dbb      	ldrb	r3, [r7, #22]
 80048ea:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80048ee:	fb01 f303 	mul.w	r3, r1, r3
 80048f2:	68b9      	ldr	r1, [r7, #8]
 80048f4:	440b      	add	r3, r1
 80048f6:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 80048fa:	021b      	lsls	r3, r3, #8
 80048fc:	b21b      	sxth	r3, r3
 80048fe:	4313      	orrs	r3, r2
 8004900:	b219      	sxth	r1, r3
 8004902:	7dbb      	ldrb	r3, [r7, #22]
 8004904:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004908:	fb02 f303 	mul.w	r3, r2, r3
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	4413      	add	r3, r2
 8004910:	b28a      	uxth	r2, r1
 8004912:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
    ic[curr_ic].stata.vref3   = (ic[curr_ic].stat.rx_data[4] | (ic[curr_ic].stat.rx_data[5] << 8));
 8004916:	7dbb      	ldrb	r3, [r7, #22]
 8004918:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800491c:	fb02 f303 	mul.w	r3, r2, r3
 8004920:	68ba      	ldr	r2, [r7, #8]
 8004922:	4413      	add	r3, r2
 8004924:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004928:	b21a      	sxth	r2, r3
 800492a:	7dbb      	ldrb	r3, [r7, #22]
 800492c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004930:	fb01 f303 	mul.w	r3, r1, r3
 8004934:	68b9      	ldr	r1, [r7, #8]
 8004936:	440b      	add	r3, r1
 8004938:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 800493c:	021b      	lsls	r3, r3, #8
 800493e:	b21b      	sxth	r3, r3
 8004940:	4313      	orrs	r3, r2
 8004942:	b219      	sxth	r1, r3
 8004944:	7dbb      	ldrb	r3, [r7, #22]
 8004946:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800494a:	fb02 f303 	mul.w	r3, r2, r3
 800494e:	68ba      	ldr	r2, [r7, #8]
 8004950:	4413      	add	r3, r2
 8004952:	b28a      	uxth	r2, r1
 8004954:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004958:	7dbb      	ldrb	r3, [r7, #22]
 800495a:	3301      	adds	r3, #1
 800495c:	75bb      	strb	r3, [r7, #22]
 800495e:	7dba      	ldrb	r2, [r7, #22]
 8004960:	7bfb      	ldrb	r3, [r7, #15]
 8004962:	429a      	cmp	r2, r3
 8004964:	d380      	bcc.n	8004868 <adBms6830ParseStatusA+0x18>
  }
}
 8004966:	bf00      	nop
 8004968:	bf00      	nop
 800496a:	3718      	adds	r7, #24
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <adBms6830ParseStatusB>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusB(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b086      	sub	sp, #24
 8004974:	af00      	add	r7, sp, #0
 8004976:	4603      	mov	r3, r0
 8004978:	60b9      	str	r1, [r7, #8]
 800497a:	607a      	str	r2, [r7, #4]
 800497c:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 800497e:	2300      	movs	r3, #0
 8004980:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004982:	2300      	movs	r3, #0
 8004984:	75bb      	strb	r3, [r7, #22]
 8004986:	e077      	b.n	8004a78 <adBms6830ParseStatusB+0x108>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004988:	7dbb      	ldrb	r3, [r7, #22]
 800498a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800498e:	fb02 f303 	mul.w	r3, r2, r3
 8004992:	68ba      	ldr	r2, [r7, #8]
 8004994:	4413      	add	r3, r2
 8004996:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 800499a:	7dfb      	ldrb	r3, [r7, #23]
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	4413      	add	r3, r2
 80049a0:	2208      	movs	r2, #8
 80049a2:	4619      	mov	r1, r3
 80049a4:	f00b fa39 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80049a8:	7dbb      	ldrb	r3, [r7, #22]
 80049aa:	3301      	adds	r3, #1
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	00db      	lsls	r3, r3, #3
 80049b0:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statb.vd   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 80049b2:	7dbb      	ldrb	r3, [r7, #22]
 80049b4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049b8:	fb02 f303 	mul.w	r3, r2, r3
 80049bc:	68ba      	ldr	r2, [r7, #8]
 80049be:	4413      	add	r3, r2
 80049c0:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 80049c4:	4618      	mov	r0, r3
 80049c6:	7dbb      	ldrb	r3, [r7, #22]
 80049c8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049cc:	fb02 f303 	mul.w	r3, r2, r3
 80049d0:	68ba      	ldr	r2, [r7, #8]
 80049d2:	4413      	add	r3, r2
 80049d4:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80049d8:	021b      	lsls	r3, r3, #8
 80049da:	b29a      	uxth	r2, r3
 80049dc:	7dbb      	ldrb	r3, [r7, #22]
 80049de:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80049e2:	fb01 f303 	mul.w	r3, r1, r3
 80049e6:	68b9      	ldr	r1, [r7, #8]
 80049e8:	440b      	add	r3, r1
 80049ea:	4402      	add	r2, r0
 80049ec:	b292      	uxth	r2, r2
 80049ee:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
    ic[curr_ic].statb.va = (ic[curr_ic].stat.rx_data[2] + (ic[curr_ic].stat.rx_data[3] << 8));
 80049f2:	7dbb      	ldrb	r3, [r7, #22]
 80049f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049f8:	fb02 f303 	mul.w	r3, r2, r3
 80049fc:	68ba      	ldr	r2, [r7, #8]
 80049fe:	4413      	add	r3, r2
 8004a00:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004a04:	4618      	mov	r0, r3
 8004a06:	7dbb      	ldrb	r3, [r7, #22]
 8004a08:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a0c:	fb02 f303 	mul.w	r3, r2, r3
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	4413      	add	r3, r2
 8004a14:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004a18:	021b      	lsls	r3, r3, #8
 8004a1a:	b29a      	uxth	r2, r3
 8004a1c:	7dbb      	ldrb	r3, [r7, #22]
 8004a1e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004a22:	fb01 f303 	mul.w	r3, r1, r3
 8004a26:	68b9      	ldr	r1, [r7, #8]
 8004a28:	440b      	add	r3, r1
 8004a2a:	4402      	add	r2, r0
 8004a2c:	b292      	uxth	r2, r2
 8004a2e:	f8a3 20d4 	strh.w	r2, [r3, #212]	@ 0xd4
    ic[curr_ic].statb.vr4k   = (ic[curr_ic].stat.rx_data[4] + (ic[curr_ic].stat.rx_data[5] << 8));
 8004a32:	7dbb      	ldrb	r3, [r7, #22]
 8004a34:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a38:	fb02 f303 	mul.w	r3, r2, r3
 8004a3c:	68ba      	ldr	r2, [r7, #8]
 8004a3e:	4413      	add	r3, r2
 8004a40:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004a44:	4618      	mov	r0, r3
 8004a46:	7dbb      	ldrb	r3, [r7, #22]
 8004a48:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a4c:	fb02 f303 	mul.w	r3, r2, r3
 8004a50:	68ba      	ldr	r2, [r7, #8]
 8004a52:	4413      	add	r3, r2
 8004a54:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004a58:	021b      	lsls	r3, r3, #8
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	7dbb      	ldrb	r3, [r7, #22]
 8004a5e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004a62:	fb01 f303 	mul.w	r3, r1, r3
 8004a66:	68b9      	ldr	r1, [r7, #8]
 8004a68:	440b      	add	r3, r1
 8004a6a:	4402      	add	r2, r0
 8004a6c:	b292      	uxth	r2, r2
 8004a6e:	f8a3 20d6 	strh.w	r2, [r3, #214]	@ 0xd6
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004a72:	7dbb      	ldrb	r3, [r7, #22]
 8004a74:	3301      	adds	r3, #1
 8004a76:	75bb      	strb	r3, [r7, #22]
 8004a78:	7dba      	ldrb	r2, [r7, #22]
 8004a7a:	7bfb      	ldrb	r3, [r7, #15]
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d383      	bcc.n	8004988 <adBms6830ParseStatusB+0x18>
  }
}
 8004a80:	bf00      	nop
 8004a82:	bf00      	nop
 8004a84:	3718      	adds	r7, #24
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}

08004a8a <adBms6830ParseStatusC>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusC(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004a8a:	b580      	push	{r7, lr}
 8004a8c:	b086      	sub	sp, #24
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	4603      	mov	r3, r0
 8004a92:	60b9      	str	r1, [r7, #8]
 8004a94:	607a      	str	r2, [r7, #4]
 8004a96:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	75bb      	strb	r3, [r7, #22]
 8004aa0:	e1e7      	b.n	8004e72 <adBms6830ParseStatusC+0x3e8>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004aa2:	7dbb      	ldrb	r3, [r7, #22]
 8004aa4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004aa8:	fb02 f303 	mul.w	r3, r2, r3
 8004aac:	68ba      	ldr	r2, [r7, #8]
 8004aae:	4413      	add	r3, r2
 8004ab0:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004ab4:	7dfb      	ldrb	r3, [r7, #23]
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	4413      	add	r3, r2
 8004aba:	2208      	movs	r2, #8
 8004abc:	4619      	mov	r1, r3
 8004abe:	f00b f9ac 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004ac2:	7dbb      	ldrb	r3, [r7, #22]
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	00db      	lsls	r3, r3, #3
 8004aca:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statc.cs_flt   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004acc:	7dbb      	ldrb	r3, [r7, #22]
 8004ace:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ad2:	fb02 f303 	mul.w	r3, r2, r3
 8004ad6:	68ba      	ldr	r2, [r7, #8]
 8004ad8:	4413      	add	r3, r2
 8004ada:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004ade:	4618      	mov	r0, r3
 8004ae0:	7dbb      	ldrb	r3, [r7, #22]
 8004ae2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ae6:	fb02 f303 	mul.w	r3, r2, r3
 8004aea:	68ba      	ldr	r2, [r7, #8]
 8004aec:	4413      	add	r3, r2
 8004aee:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004af2:	021b      	lsls	r3, r3, #8
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	7dbb      	ldrb	r3, [r7, #22]
 8004af8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004afc:	fb01 f303 	mul.w	r3, r1, r3
 8004b00:	68b9      	ldr	r1, [r7, #8]
 8004b02:	440b      	add	r3, r1
 8004b04:	4402      	add	r2, r0
 8004b06:	b292      	uxth	r2, r2
 8004b08:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
    ic[curr_ic].statc.otp2_med = (ic[curr_ic].stat.rx_data[4] & 0x01);
 8004b0c:	7dbb      	ldrb	r3, [r7, #22]
 8004b0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b12:	fb02 f303 	mul.w	r3, r2, r3
 8004b16:	68ba      	ldr	r2, [r7, #8]
 8004b18:	4413      	add	r3, r2
 8004b1a:	f893 1153 	ldrb.w	r1, [r3, #339]	@ 0x153
 8004b1e:	7dbb      	ldrb	r3, [r7, #22]
 8004b20:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b24:	fb02 f303 	mul.w	r3, r2, r3
 8004b28:	68ba      	ldr	r2, [r7, #8]
 8004b2a:	441a      	add	r2, r3
 8004b2c:	460b      	mov	r3, r1
 8004b2e:	f003 0301 	and.w	r3, r3, #1
 8004b32:	b2d9      	uxtb	r1, r3
 8004b34:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004b38:	f361 13c7 	bfi	r3, r1, #7, #1
 8004b3c:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp2_ed = ((ic[curr_ic].stat.rx_data[4] & 0x02) >> 1);
 8004b40:	7dbb      	ldrb	r3, [r7, #22]
 8004b42:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b46:	fb02 f303 	mul.w	r3, r2, r3
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	4413      	add	r3, r2
 8004b4e:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004b52:	1059      	asrs	r1, r3, #1
 8004b54:	7dbb      	ldrb	r3, [r7, #22]
 8004b56:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b5a:	fb02 f303 	mul.w	r3, r2, r3
 8004b5e:	68ba      	ldr	r2, [r7, #8]
 8004b60:	441a      	add	r2, r3
 8004b62:	460b      	mov	r3, r1
 8004b64:	f003 0301 	and.w	r3, r3, #1
 8004b68:	b2d9      	uxtb	r1, r3
 8004b6a:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004b6e:	f361 1386 	bfi	r3, r1, #6, #1
 8004b72:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp1_med = ((ic[curr_ic].stat.rx_data[4] & 0x04) >> 2);
 8004b76:	7dbb      	ldrb	r3, [r7, #22]
 8004b78:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b7c:	fb02 f303 	mul.w	r3, r2, r3
 8004b80:	68ba      	ldr	r2, [r7, #8]
 8004b82:	4413      	add	r3, r2
 8004b84:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004b88:	1099      	asrs	r1, r3, #2
 8004b8a:	7dbb      	ldrb	r3, [r7, #22]
 8004b8c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b90:	fb02 f303 	mul.w	r3, r2, r3
 8004b94:	68ba      	ldr	r2, [r7, #8]
 8004b96:	441a      	add	r2, r3
 8004b98:	460b      	mov	r3, r1
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	b2d9      	uxtb	r1, r3
 8004ba0:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004ba4:	f361 1345 	bfi	r3, r1, #5, #1
 8004ba8:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp1_ed = ((ic[curr_ic].stat.rx_data[4] & 0x08) >> 3);
 8004bac:	7dbb      	ldrb	r3, [r7, #22]
 8004bae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004bb2:	fb02 f303 	mul.w	r3, r2, r3
 8004bb6:	68ba      	ldr	r2, [r7, #8]
 8004bb8:	4413      	add	r3, r2
 8004bba:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004bbe:	10d9      	asrs	r1, r3, #3
 8004bc0:	7dbb      	ldrb	r3, [r7, #22]
 8004bc2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004bc6:	fb02 f303 	mul.w	r3, r2, r3
 8004bca:	68ba      	ldr	r2, [r7, #8]
 8004bcc:	441a      	add	r2, r3
 8004bce:	460b      	mov	r3, r1
 8004bd0:	f003 0301 	and.w	r3, r3, #1
 8004bd4:	b2d9      	uxtb	r1, r3
 8004bd6:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004bda:	f361 1304 	bfi	r3, r1, #4, #1
 8004bde:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.vd_uv  = ((ic[curr_ic].stat.rx_data[4] & 0x10) >> 4);
 8004be2:	7dbb      	ldrb	r3, [r7, #22]
 8004be4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004be8:	fb02 f303 	mul.w	r3, r2, r3
 8004bec:	68ba      	ldr	r2, [r7, #8]
 8004bee:	4413      	add	r3, r2
 8004bf0:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004bf4:	1119      	asrs	r1, r3, #4
 8004bf6:	7dbb      	ldrb	r3, [r7, #22]
 8004bf8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004bfc:	fb02 f303 	mul.w	r3, r2, r3
 8004c00:	68ba      	ldr	r2, [r7, #8]
 8004c02:	441a      	add	r2, r3
 8004c04:	460b      	mov	r3, r1
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	b2d9      	uxtb	r1, r3
 8004c0c:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004c10:	f361 03c3 	bfi	r3, r1, #3, #1
 8004c14:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.vd_ov = ((ic[curr_ic].stat.rx_data[4] & 0x20) >> 5);
 8004c18:	7dbb      	ldrb	r3, [r7, #22]
 8004c1a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c1e:	fb02 f303 	mul.w	r3, r2, r3
 8004c22:	68ba      	ldr	r2, [r7, #8]
 8004c24:	4413      	add	r3, r2
 8004c26:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004c2a:	1159      	asrs	r1, r3, #5
 8004c2c:	7dbb      	ldrb	r3, [r7, #22]
 8004c2e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c32:	fb02 f303 	mul.w	r3, r2, r3
 8004c36:	68ba      	ldr	r2, [r7, #8]
 8004c38:	441a      	add	r2, r3
 8004c3a:	460b      	mov	r3, r1
 8004c3c:	f003 0301 	and.w	r3, r3, #1
 8004c40:	b2d9      	uxtb	r1, r3
 8004c42:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004c46:	f361 0382 	bfi	r3, r1, #2, #1
 8004c4a:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.va_uv = ((ic[curr_ic].stat.rx_data[4] & 0x40) >> 6);
 8004c4e:	7dbb      	ldrb	r3, [r7, #22]
 8004c50:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c54:	fb02 f303 	mul.w	r3, r2, r3
 8004c58:	68ba      	ldr	r2, [r7, #8]
 8004c5a:	4413      	add	r3, r2
 8004c5c:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004c60:	1199      	asrs	r1, r3, #6
 8004c62:	7dbb      	ldrb	r3, [r7, #22]
 8004c64:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c68:	fb02 f303 	mul.w	r3, r2, r3
 8004c6c:	68ba      	ldr	r2, [r7, #8]
 8004c6e:	441a      	add	r2, r3
 8004c70:	460b      	mov	r3, r1
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	b2d9      	uxtb	r1, r3
 8004c78:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004c7c:	f361 0341 	bfi	r3, r1, #1, #1
 8004c80:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.va_ov = ((ic[curr_ic].stat.rx_data[4] & 0x80) >> 7);
 8004c84:	7dbb      	ldrb	r3, [r7, #22]
 8004c86:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c8a:	fb02 f303 	mul.w	r3, r2, r3
 8004c8e:	68ba      	ldr	r2, [r7, #8]
 8004c90:	4413      	add	r3, r2
 8004c92:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004c96:	09db      	lsrs	r3, r3, #7
 8004c98:	b2d9      	uxtb	r1, r3
 8004c9a:	7dbb      	ldrb	r3, [r7, #22]
 8004c9c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ca0:	fb02 f303 	mul.w	r3, r2, r3
 8004ca4:	68ba      	ldr	r2, [r7, #8]
 8004ca6:	441a      	add	r2, r3
 8004ca8:	460b      	mov	r3, r1
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	b2d9      	uxtb	r1, r3
 8004cb0:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004cb4:	f361 0300 	bfi	r3, r1, #0, #1
 8004cb8:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.oscchk = (ic[curr_ic].stat.rx_data[5] & 0x01);
 8004cbc:	7dbb      	ldrb	r3, [r7, #22]
 8004cbe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cc2:	fb02 f303 	mul.w	r3, r2, r3
 8004cc6:	68ba      	ldr	r2, [r7, #8]
 8004cc8:	4413      	add	r3, r2
 8004cca:	f893 1154 	ldrb.w	r1, [r3, #340]	@ 0x154
 8004cce:	7dbb      	ldrb	r3, [r7, #22]
 8004cd0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cd4:	fb02 f303 	mul.w	r3, r2, r3
 8004cd8:	68ba      	ldr	r2, [r7, #8]
 8004cda:	441a      	add	r2, r3
 8004cdc:	460b      	mov	r3, r1
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	b2d9      	uxtb	r1, r3
 8004ce4:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004ce8:	f361 13c7 	bfi	r3, r1, #7, #1
 8004cec:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.tmodchk = ((ic[curr_ic].stat.rx_data[5] & 0x02) >> 1);
 8004cf0:	7dbb      	ldrb	r3, [r7, #22]
 8004cf2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cf6:	fb02 f303 	mul.w	r3, r2, r3
 8004cfa:	68ba      	ldr	r2, [r7, #8]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004d02:	1059      	asrs	r1, r3, #1
 8004d04:	7dbb      	ldrb	r3, [r7, #22]
 8004d06:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d0a:	fb02 f303 	mul.w	r3, r2, r3
 8004d0e:	68ba      	ldr	r2, [r7, #8]
 8004d10:	441a      	add	r2, r3
 8004d12:	460b      	mov	r3, r1
 8004d14:	f003 0301 	and.w	r3, r3, #1
 8004d18:	b2d9      	uxtb	r1, r3
 8004d1a:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004d1e:	f361 1386 	bfi	r3, r1, #6, #1
 8004d22:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.thsd = ((ic[curr_ic].stat.rx_data[5] & 0x04) >> 2);
 8004d26:	7dbb      	ldrb	r3, [r7, #22]
 8004d28:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d2c:	fb02 f303 	mul.w	r3, r2, r3
 8004d30:	68ba      	ldr	r2, [r7, #8]
 8004d32:	4413      	add	r3, r2
 8004d34:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004d38:	1099      	asrs	r1, r3, #2
 8004d3a:	7dbb      	ldrb	r3, [r7, #22]
 8004d3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d40:	fb02 f303 	mul.w	r3, r2, r3
 8004d44:	68ba      	ldr	r2, [r7, #8]
 8004d46:	441a      	add	r2, r3
 8004d48:	460b      	mov	r3, r1
 8004d4a:	f003 0301 	and.w	r3, r3, #1
 8004d4e:	b2d9      	uxtb	r1, r3
 8004d50:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004d54:	f361 1345 	bfi	r3, r1, #5, #1
 8004d58:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.sleep = ((ic[curr_ic].stat.rx_data[5] & 0x08) >> 3);
 8004d5c:	7dbb      	ldrb	r3, [r7, #22]
 8004d5e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d62:	fb02 f303 	mul.w	r3, r2, r3
 8004d66:	68ba      	ldr	r2, [r7, #8]
 8004d68:	4413      	add	r3, r2
 8004d6a:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004d6e:	10d9      	asrs	r1, r3, #3
 8004d70:	7dbb      	ldrb	r3, [r7, #22]
 8004d72:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d76:	fb02 f303 	mul.w	r3, r2, r3
 8004d7a:	68ba      	ldr	r2, [r7, #8]
 8004d7c:	441a      	add	r2, r3
 8004d7e:	460b      	mov	r3, r1
 8004d80:	f003 0301 	and.w	r3, r3, #1
 8004d84:	b2d9      	uxtb	r1, r3
 8004d86:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004d8a:	f361 1304 	bfi	r3, r1, #4, #1
 8004d8e:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.spiflt  = ((ic[curr_ic].stat.rx_data[5] & 0x10) >> 4);
 8004d92:	7dbb      	ldrb	r3, [r7, #22]
 8004d94:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d98:	fb02 f303 	mul.w	r3, r2, r3
 8004d9c:	68ba      	ldr	r2, [r7, #8]
 8004d9e:	4413      	add	r3, r2
 8004da0:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004da4:	1119      	asrs	r1, r3, #4
 8004da6:	7dbb      	ldrb	r3, [r7, #22]
 8004da8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004dac:	fb02 f303 	mul.w	r3, r2, r3
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	441a      	add	r2, r3
 8004db4:	460b      	mov	r3, r1
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	b2d9      	uxtb	r1, r3
 8004dbc:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004dc0:	f361 03c3 	bfi	r3, r1, #3, #1
 8004dc4:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.comp = ((ic[curr_ic].stat.rx_data[5] & 0x20) >> 5);
 8004dc8:	7dbb      	ldrb	r3, [r7, #22]
 8004dca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004dce:	fb02 f303 	mul.w	r3, r2, r3
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004dda:	1159      	asrs	r1, r3, #5
 8004ddc:	7dbb      	ldrb	r3, [r7, #22]
 8004dde:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004de2:	fb02 f303 	mul.w	r3, r2, r3
 8004de6:	68ba      	ldr	r2, [r7, #8]
 8004de8:	441a      	add	r2, r3
 8004dea:	460b      	mov	r3, r1
 8004dec:	f003 0301 	and.w	r3, r3, #1
 8004df0:	b2d9      	uxtb	r1, r3
 8004df2:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004df6:	f361 0382 	bfi	r3, r1, #2, #1
 8004dfa:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.vdel = ((ic[curr_ic].stat.rx_data[5] & 0x40) >> 6);
 8004dfe:	7dbb      	ldrb	r3, [r7, #22]
 8004e00:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e04:	fb02 f303 	mul.w	r3, r2, r3
 8004e08:	68ba      	ldr	r2, [r7, #8]
 8004e0a:	4413      	add	r3, r2
 8004e0c:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004e10:	1199      	asrs	r1, r3, #6
 8004e12:	7dbb      	ldrb	r3, [r7, #22]
 8004e14:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e18:	fb02 f303 	mul.w	r3, r2, r3
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	441a      	add	r2, r3
 8004e20:	460b      	mov	r3, r1
 8004e22:	f003 0301 	and.w	r3, r3, #1
 8004e26:	b2d9      	uxtb	r1, r3
 8004e28:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004e2c:	f361 0341 	bfi	r3, r1, #1, #1
 8004e30:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.vde = ((ic[curr_ic].stat.rx_data[5] & 0x80) >> 7);
 8004e34:	7dbb      	ldrb	r3, [r7, #22]
 8004e36:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e3a:	fb02 f303 	mul.w	r3, r2, r3
 8004e3e:	68ba      	ldr	r2, [r7, #8]
 8004e40:	4413      	add	r3, r2
 8004e42:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004e46:	09db      	lsrs	r3, r3, #7
 8004e48:	b2d9      	uxtb	r1, r3
 8004e4a:	7dbb      	ldrb	r3, [r7, #22]
 8004e4c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e50:	fb02 f303 	mul.w	r3, r2, r3
 8004e54:	68ba      	ldr	r2, [r7, #8]
 8004e56:	441a      	add	r2, r3
 8004e58:	460b      	mov	r3, r1
 8004e5a:	f003 0301 	and.w	r3, r3, #1
 8004e5e:	b2d9      	uxtb	r1, r3
 8004e60:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004e64:	f361 0300 	bfi	r3, r1, #0, #1
 8004e68:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004e6c:	7dbb      	ldrb	r3, [r7, #22]
 8004e6e:	3301      	adds	r3, #1
 8004e70:	75bb      	strb	r3, [r7, #22]
 8004e72:	7dba      	ldrb	r2, [r7, #22]
 8004e74:	7bfb      	ldrb	r3, [r7, #15]
 8004e76:	429a      	cmp	r2, r3
 8004e78:	f4ff ae13 	bcc.w	8004aa2 <adBms6830ParseStatusC+0x18>
  }
}
 8004e7c:	bf00      	nop
 8004e7e:	bf00      	nop
 8004e80:	3718      	adds	r7, #24
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}

08004e86 <adBms6830ParseStatusD>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusD(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004e86:	b580      	push	{r7, lr}
 8004e88:	b086      	sub	sp, #24
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	60b9      	str	r1, [r7, #8]
 8004e90:	607a      	str	r2, [r7, #4]
 8004e92:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004e94:	2300      	movs	r3, #0
 8004e96:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004e98:	2300      	movs	r3, #0
 8004e9a:	75bb      	strb	r3, [r7, #22]
 8004e9c:	e32b      	b.n	80054f6 <adBms6830ParseStatusD+0x670>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004e9e:	7dbb      	ldrb	r3, [r7, #22]
 8004ea0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ea4:	fb02 f303 	mul.w	r3, r2, r3
 8004ea8:	68ba      	ldr	r2, [r7, #8]
 8004eaa:	4413      	add	r3, r2
 8004eac:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004eb0:	7dfb      	ldrb	r3, [r7, #23]
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	2208      	movs	r2, #8
 8004eb8:	4619      	mov	r1, r3
 8004eba:	f00a ffae 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004ebe:	7dbb      	ldrb	r3, [r7, #22]
 8004ec0:	3301      	adds	r3, #1
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	00db      	lsls	r3, r3, #3
 8004ec6:	75fb      	strb	r3, [r7, #23]
    /* uv, ov bits 1 to 4 status bits */
    ic[curr_ic].statd.c_uv[0] = (ic[curr_ic].stat.rx_data[0] & 0x01);
 8004ec8:	7dbb      	ldrb	r3, [r7, #22]
 8004eca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ece:	fb02 f303 	mul.w	r3, r2, r3
 8004ed2:	68ba      	ldr	r2, [r7, #8]
 8004ed4:	4413      	add	r3, r2
 8004ed6:	f893 214f 	ldrb.w	r2, [r3, #335]	@ 0x14f
 8004eda:	7dbb      	ldrb	r3, [r7, #22]
 8004edc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004ee0:	fb01 f303 	mul.w	r3, r1, r3
 8004ee4:	68b9      	ldr	r1, [r7, #8]
 8004ee6:	440b      	add	r3, r1
 8004ee8:	f002 0201 	and.w	r2, r2, #1
 8004eec:	b2d2      	uxtb	r2, r2
 8004eee:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    ic[curr_ic].statd.c_ov[0] = ((ic[curr_ic].stat.rx_data[0] & 0x02) >> 1);
 8004ef2:	7dbb      	ldrb	r3, [r7, #22]
 8004ef4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ef8:	fb02 f303 	mul.w	r3, r2, r3
 8004efc:	68ba      	ldr	r2, [r7, #8]
 8004efe:	4413      	add	r3, r2
 8004f00:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004f04:	105b      	asrs	r3, r3, #1
 8004f06:	b2da      	uxtb	r2, r3
 8004f08:	7dbb      	ldrb	r3, [r7, #22]
 8004f0a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004f0e:	fb01 f303 	mul.w	r3, r1, r3
 8004f12:	68b9      	ldr	r1, [r7, #8]
 8004f14:	440b      	add	r3, r1
 8004f16:	f002 0201 	and.w	r2, r2, #1
 8004f1a:	b2d2      	uxtb	r2, r2
 8004f1c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
    ic[curr_ic].statd.c_uv[1] = ((ic[curr_ic].stat.rx_data[0] & 0x04) >> 2);
 8004f20:	7dbb      	ldrb	r3, [r7, #22]
 8004f22:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f26:	fb02 f303 	mul.w	r3, r2, r3
 8004f2a:	68ba      	ldr	r2, [r7, #8]
 8004f2c:	4413      	add	r3, r2
 8004f2e:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004f32:	109b      	asrs	r3, r3, #2
 8004f34:	b2da      	uxtb	r2, r3
 8004f36:	7dbb      	ldrb	r3, [r7, #22]
 8004f38:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004f3c:	fb01 f303 	mul.w	r3, r1, r3
 8004f40:	68b9      	ldr	r1, [r7, #8]
 8004f42:	440b      	add	r3, r1
 8004f44:	f002 0201 	and.w	r2, r2, #1
 8004f48:	b2d2      	uxtb	r2, r2
 8004f4a:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
    ic[curr_ic].statd.c_ov[1] = ((ic[curr_ic].stat.rx_data[0] & 0x08) >> 3);
 8004f4e:	7dbb      	ldrb	r3, [r7, #22]
 8004f50:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f54:	fb02 f303 	mul.w	r3, r2, r3
 8004f58:	68ba      	ldr	r2, [r7, #8]
 8004f5a:	4413      	add	r3, r2
 8004f5c:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004f60:	10db      	asrs	r3, r3, #3
 8004f62:	b2da      	uxtb	r2, r3
 8004f64:	7dbb      	ldrb	r3, [r7, #22]
 8004f66:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004f6a:	fb01 f303 	mul.w	r3, r1, r3
 8004f6e:	68b9      	ldr	r1, [r7, #8]
 8004f70:	440b      	add	r3, r1
 8004f72:	f002 0201 	and.w	r2, r2, #1
 8004f76:	b2d2      	uxtb	r2, r2
 8004f78:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
    ic[curr_ic].statd.c_uv[2] = ((ic[curr_ic].stat.rx_data[0] & 0x10) >> 4);
 8004f7c:	7dbb      	ldrb	r3, [r7, #22]
 8004f7e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f82:	fb02 f303 	mul.w	r3, r2, r3
 8004f86:	68ba      	ldr	r2, [r7, #8]
 8004f88:	4413      	add	r3, r2
 8004f8a:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004f8e:	111b      	asrs	r3, r3, #4
 8004f90:	b2da      	uxtb	r2, r3
 8004f92:	7dbb      	ldrb	r3, [r7, #22]
 8004f94:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004f98:	fb01 f303 	mul.w	r3, r1, r3
 8004f9c:	68b9      	ldr	r1, [r7, #8]
 8004f9e:	440b      	add	r3, r1
 8004fa0:	f002 0201 	and.w	r2, r2, #1
 8004fa4:	b2d2      	uxtb	r2, r2
 8004fa6:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
    ic[curr_ic].statd.c_ov[2] = ((ic[curr_ic].stat.rx_data[0] & 0x20) >> 5);
 8004faa:	7dbb      	ldrb	r3, [r7, #22]
 8004fac:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fb0:	fb02 f303 	mul.w	r3, r2, r3
 8004fb4:	68ba      	ldr	r2, [r7, #8]
 8004fb6:	4413      	add	r3, r2
 8004fb8:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004fbc:	115b      	asrs	r3, r3, #5
 8004fbe:	b2da      	uxtb	r2, r3
 8004fc0:	7dbb      	ldrb	r3, [r7, #22]
 8004fc2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004fc6:	fb01 f303 	mul.w	r3, r1, r3
 8004fca:	68b9      	ldr	r1, [r7, #8]
 8004fcc:	440b      	add	r3, r1
 8004fce:	f002 0201 	and.w	r2, r2, #1
 8004fd2:	b2d2      	uxtb	r2, r2
 8004fd4:	f883 20de 	strb.w	r2, [r3, #222]	@ 0xde
    ic[curr_ic].statd.c_uv[3] = ((ic[curr_ic].stat.rx_data[0] & 0x40) >> 6);
 8004fd8:	7dbb      	ldrb	r3, [r7, #22]
 8004fda:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fde:	fb02 f303 	mul.w	r3, r2, r3
 8004fe2:	68ba      	ldr	r2, [r7, #8]
 8004fe4:	4413      	add	r3, r2
 8004fe6:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004fea:	119b      	asrs	r3, r3, #6
 8004fec:	b2da      	uxtb	r2, r3
 8004fee:	7dbb      	ldrb	r3, [r7, #22]
 8004ff0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004ff4:	fb01 f303 	mul.w	r3, r1, r3
 8004ff8:	68b9      	ldr	r1, [r7, #8]
 8004ffa:	440b      	add	r3, r1
 8004ffc:	f002 0201 	and.w	r2, r2, #1
 8005000:	b2d2      	uxtb	r2, r2
 8005002:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
    ic[curr_ic].statd.c_ov[3] = ((ic[curr_ic].stat.rx_data[0] & 0x80) >> 7);
 8005006:	7dbb      	ldrb	r3, [r7, #22]
 8005008:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800500c:	fb02 f303 	mul.w	r3, r2, r3
 8005010:	68ba      	ldr	r2, [r7, #8]
 8005012:	4413      	add	r3, r2
 8005014:	f893 214f 	ldrb.w	r2, [r3, #335]	@ 0x14f
 8005018:	7dbb      	ldrb	r3, [r7, #22]
 800501a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800501e:	fb01 f303 	mul.w	r3, r1, r3
 8005022:	68b9      	ldr	r1, [r7, #8]
 8005024:	440b      	add	r3, r1
 8005026:	09d2      	lsrs	r2, r2, #7
 8005028:	b2d2      	uxtb	r2, r2
 800502a:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
    /* uv, ov bits 5 to 8 status bits */
    ic[curr_ic].statd.c_uv[4] = (ic[curr_ic].stat.rx_data[1] & 0x01);
 800502e:	7dbb      	ldrb	r3, [r7, #22]
 8005030:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005034:	fb02 f303 	mul.w	r3, r2, r3
 8005038:	68ba      	ldr	r2, [r7, #8]
 800503a:	4413      	add	r3, r2
 800503c:	f893 2150 	ldrb.w	r2, [r3, #336]	@ 0x150
 8005040:	7dbb      	ldrb	r3, [r7, #22]
 8005042:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005046:	fb01 f303 	mul.w	r3, r1, r3
 800504a:	68b9      	ldr	r1, [r7, #8]
 800504c:	440b      	add	r3, r1
 800504e:	f002 0201 	and.w	r2, r2, #1
 8005052:	b2d2      	uxtb	r2, r2
 8005054:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    ic[curr_ic].statd.c_ov[4] = ((ic[curr_ic].stat.rx_data[1] & 0x02) >> 1);
 8005058:	7dbb      	ldrb	r3, [r7, #22]
 800505a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800505e:	fb02 f303 	mul.w	r3, r2, r3
 8005062:	68ba      	ldr	r2, [r7, #8]
 8005064:	4413      	add	r3, r2
 8005066:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 800506a:	105b      	asrs	r3, r3, #1
 800506c:	b2da      	uxtb	r2, r3
 800506e:	7dbb      	ldrb	r3, [r7, #22]
 8005070:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005074:	fb01 f303 	mul.w	r3, r1, r3
 8005078:	68b9      	ldr	r1, [r7, #8]
 800507a:	440b      	add	r3, r1
 800507c:	f002 0201 	and.w	r2, r2, #1
 8005080:	b2d2      	uxtb	r2, r2
 8005082:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
    ic[curr_ic].statd.c_uv[5] = ((ic[curr_ic].stat.rx_data[1] & 0x04) >> 2);
 8005086:	7dbb      	ldrb	r3, [r7, #22]
 8005088:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800508c:	fb02 f303 	mul.w	r3, r2, r3
 8005090:	68ba      	ldr	r2, [r7, #8]
 8005092:	4413      	add	r3, r2
 8005094:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005098:	109b      	asrs	r3, r3, #2
 800509a:	b2da      	uxtb	r2, r3
 800509c:	7dbb      	ldrb	r3, [r7, #22]
 800509e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80050a2:	fb01 f303 	mul.w	r3, r1, r3
 80050a6:	68b9      	ldr	r1, [r7, #8]
 80050a8:	440b      	add	r3, r1
 80050aa:	f002 0201 	and.w	r2, r2, #1
 80050ae:	b2d2      	uxtb	r2, r2
 80050b0:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
    ic[curr_ic].statd.c_ov[5] = ((ic[curr_ic].stat.rx_data[1] & 0x08) >> 3);
 80050b4:	7dbb      	ldrb	r3, [r7, #22]
 80050b6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80050ba:	fb02 f303 	mul.w	r3, r2, r3
 80050be:	68ba      	ldr	r2, [r7, #8]
 80050c0:	4413      	add	r3, r2
 80050c2:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80050c6:	10db      	asrs	r3, r3, #3
 80050c8:	b2da      	uxtb	r2, r3
 80050ca:	7dbb      	ldrb	r3, [r7, #22]
 80050cc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80050d0:	fb01 f303 	mul.w	r3, r1, r3
 80050d4:	68b9      	ldr	r1, [r7, #8]
 80050d6:	440b      	add	r3, r1
 80050d8:	f002 0201 	and.w	r2, r2, #1
 80050dc:	b2d2      	uxtb	r2, r2
 80050de:	f883 20e1 	strb.w	r2, [r3, #225]	@ 0xe1
    ic[curr_ic].statd.c_uv[6] = ((ic[curr_ic].stat.rx_data[1] & 0x10) >> 4);
 80050e2:	7dbb      	ldrb	r3, [r7, #22]
 80050e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80050e8:	fb02 f303 	mul.w	r3, r2, r3
 80050ec:	68ba      	ldr	r2, [r7, #8]
 80050ee:	4413      	add	r3, r2
 80050f0:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80050f4:	111b      	asrs	r3, r3, #4
 80050f6:	b2da      	uxtb	r2, r3
 80050f8:	7dbb      	ldrb	r3, [r7, #22]
 80050fa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80050fe:	fb01 f303 	mul.w	r3, r1, r3
 8005102:	68b9      	ldr	r1, [r7, #8]
 8005104:	440b      	add	r3, r1
 8005106:	f002 0201 	and.w	r2, r2, #1
 800510a:	b2d2      	uxtb	r2, r2
 800510c:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
    ic[curr_ic].statd.c_ov[6] = ((ic[curr_ic].stat.rx_data[1] & 0x20) >> 5);
 8005110:	7dbb      	ldrb	r3, [r7, #22]
 8005112:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005116:	fb02 f303 	mul.w	r3, r2, r3
 800511a:	68ba      	ldr	r2, [r7, #8]
 800511c:	4413      	add	r3, r2
 800511e:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005122:	115b      	asrs	r3, r3, #5
 8005124:	b2da      	uxtb	r2, r3
 8005126:	7dbb      	ldrb	r3, [r7, #22]
 8005128:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800512c:	fb01 f303 	mul.w	r3, r1, r3
 8005130:	68b9      	ldr	r1, [r7, #8]
 8005132:	440b      	add	r3, r1
 8005134:	f002 0201 	and.w	r2, r2, #1
 8005138:	b2d2      	uxtb	r2, r2
 800513a:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
    ic[curr_ic].statd.c_uv[7] = ((ic[curr_ic].stat.rx_data[1] & 0x40) >> 6);
 800513e:	7dbb      	ldrb	r3, [r7, #22]
 8005140:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005144:	fb02 f303 	mul.w	r3, r2, r3
 8005148:	68ba      	ldr	r2, [r7, #8]
 800514a:	4413      	add	r3, r2
 800514c:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005150:	119b      	asrs	r3, r3, #6
 8005152:	b2da      	uxtb	r2, r3
 8005154:	7dbb      	ldrb	r3, [r7, #22]
 8005156:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800515a:	fb01 f303 	mul.w	r3, r1, r3
 800515e:	68b9      	ldr	r1, [r7, #8]
 8005160:	440b      	add	r3, r1
 8005162:	f002 0201 	and.w	r2, r2, #1
 8005166:	b2d2      	uxtb	r2, r2
 8005168:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
    ic[curr_ic].statd.c_ov[7] = ((ic[curr_ic].stat.rx_data[1] & 0x80) >> 7);
 800516c:	7dbb      	ldrb	r3, [r7, #22]
 800516e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005172:	fb02 f303 	mul.w	r3, r2, r3
 8005176:	68ba      	ldr	r2, [r7, #8]
 8005178:	4413      	add	r3, r2
 800517a:	f893 2150 	ldrb.w	r2, [r3, #336]	@ 0x150
 800517e:	7dbb      	ldrb	r3, [r7, #22]
 8005180:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005184:	fb01 f303 	mul.w	r3, r1, r3
 8005188:	68b9      	ldr	r1, [r7, #8]
 800518a:	440b      	add	r3, r1
 800518c:	09d2      	lsrs	r2, r2, #7
 800518e:	b2d2      	uxtb	r2, r2
 8005190:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
    /* uv, ov bits 9 to 12 status bits */
    ic[curr_ic].statd.c_uv[8] = (ic[curr_ic].stat.rx_data[2] & 0x01);
 8005194:	7dbb      	ldrb	r3, [r7, #22]
 8005196:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800519a:	fb02 f303 	mul.w	r3, r2, r3
 800519e:	68ba      	ldr	r2, [r7, #8]
 80051a0:	4413      	add	r3, r2
 80051a2:	f893 2151 	ldrb.w	r2, [r3, #337]	@ 0x151
 80051a6:	7dbb      	ldrb	r3, [r7, #22]
 80051a8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80051ac:	fb01 f303 	mul.w	r3, r1, r3
 80051b0:	68b9      	ldr	r1, [r7, #8]
 80051b2:	440b      	add	r3, r1
 80051b4:	f002 0201 	and.w	r2, r2, #1
 80051b8:	b2d2      	uxtb	r2, r2
 80051ba:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
    ic[curr_ic].statd.c_ov[8] = ((ic[curr_ic].stat.rx_data[2] & 0x02) >> 1);
 80051be:	7dbb      	ldrb	r3, [r7, #22]
 80051c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80051c4:	fb02 f303 	mul.w	r3, r2, r3
 80051c8:	68ba      	ldr	r2, [r7, #8]
 80051ca:	4413      	add	r3, r2
 80051cc:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 80051d0:	105b      	asrs	r3, r3, #1
 80051d2:	b2da      	uxtb	r2, r3
 80051d4:	7dbb      	ldrb	r3, [r7, #22]
 80051d6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80051da:	fb01 f303 	mul.w	r3, r1, r3
 80051de:	68b9      	ldr	r1, [r7, #8]
 80051e0:	440b      	add	r3, r1
 80051e2:	f002 0201 	and.w	r2, r2, #1
 80051e6:	b2d2      	uxtb	r2, r2
 80051e8:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    ic[curr_ic].statd.c_uv[9] = ((ic[curr_ic].stat.rx_data[2] & 0x04) >> 2);
 80051ec:	7dbb      	ldrb	r3, [r7, #22]
 80051ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80051f2:	fb02 f303 	mul.w	r3, r2, r3
 80051f6:	68ba      	ldr	r2, [r7, #8]
 80051f8:	4413      	add	r3, r2
 80051fa:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 80051fe:	109b      	asrs	r3, r3, #2
 8005200:	b2da      	uxtb	r2, r3
 8005202:	7dbb      	ldrb	r3, [r7, #22]
 8005204:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005208:	fb01 f303 	mul.w	r3, r1, r3
 800520c:	68b9      	ldr	r1, [r7, #8]
 800520e:	440b      	add	r3, r1
 8005210:	f002 0201 	and.w	r2, r2, #1
 8005214:	b2d2      	uxtb	r2, r2
 8005216:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
    ic[curr_ic].statd.c_ov[9] = ((ic[curr_ic].stat.rx_data[2] & 0x08) >> 3);
 800521a:	7dbb      	ldrb	r3, [r7, #22]
 800521c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005220:	fb02 f303 	mul.w	r3, r2, r3
 8005224:	68ba      	ldr	r2, [r7, #8]
 8005226:	4413      	add	r3, r2
 8005228:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 800522c:	10db      	asrs	r3, r3, #3
 800522e:	b2da      	uxtb	r2, r3
 8005230:	7dbb      	ldrb	r3, [r7, #22]
 8005232:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005236:	fb01 f303 	mul.w	r3, r1, r3
 800523a:	68b9      	ldr	r1, [r7, #8]
 800523c:	440b      	add	r3, r1
 800523e:	f002 0201 	and.w	r2, r2, #1
 8005242:	b2d2      	uxtb	r2, r2
 8005244:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
    ic[curr_ic].statd.c_uv[10] = ((ic[curr_ic].stat.rx_data[2] & 0x10) >> 4);
 8005248:	7dbb      	ldrb	r3, [r7, #22]
 800524a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800524e:	fb02 f303 	mul.w	r3, r2, r3
 8005252:	68ba      	ldr	r2, [r7, #8]
 8005254:	4413      	add	r3, r2
 8005256:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 800525a:	111b      	asrs	r3, r3, #4
 800525c:	b2da      	uxtb	r2, r3
 800525e:	7dbb      	ldrb	r3, [r7, #22]
 8005260:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005264:	fb01 f303 	mul.w	r3, r1, r3
 8005268:	68b9      	ldr	r1, [r7, #8]
 800526a:	440b      	add	r3, r1
 800526c:	f002 0201 	and.w	r2, r2, #1
 8005270:	b2d2      	uxtb	r2, r2
 8005272:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    ic[curr_ic].statd.c_ov[10] = ((ic[curr_ic].stat.rx_data[2] & 0x20) >> 5);
 8005276:	7dbb      	ldrb	r3, [r7, #22]
 8005278:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800527c:	fb02 f303 	mul.w	r3, r2, r3
 8005280:	68ba      	ldr	r2, [r7, #8]
 8005282:	4413      	add	r3, r2
 8005284:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8005288:	115b      	asrs	r3, r3, #5
 800528a:	b2da      	uxtb	r2, r3
 800528c:	7dbb      	ldrb	r3, [r7, #22]
 800528e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005292:	fb01 f303 	mul.w	r3, r1, r3
 8005296:	68b9      	ldr	r1, [r7, #8]
 8005298:	440b      	add	r3, r1
 800529a:	f002 0201 	and.w	r2, r2, #1
 800529e:	b2d2      	uxtb	r2, r2
 80052a0:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
    ic[curr_ic].statd.c_uv[11] = ((ic[curr_ic].stat.rx_data[2] & 0x40) >> 6);
 80052a4:	7dbb      	ldrb	r3, [r7, #22]
 80052a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80052aa:	fb02 f303 	mul.w	r3, r2, r3
 80052ae:	68ba      	ldr	r2, [r7, #8]
 80052b0:	4413      	add	r3, r2
 80052b2:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 80052b6:	119b      	asrs	r3, r3, #6
 80052b8:	b2da      	uxtb	r2, r3
 80052ba:	7dbb      	ldrb	r3, [r7, #22]
 80052bc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80052c0:	fb01 f303 	mul.w	r3, r1, r3
 80052c4:	68b9      	ldr	r1, [r7, #8]
 80052c6:	440b      	add	r3, r1
 80052c8:	f002 0201 	and.w	r2, r2, #1
 80052cc:	b2d2      	uxtb	r2, r2
 80052ce:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
    ic[curr_ic].statd.c_ov[11] = ((ic[curr_ic].stat.rx_data[2] & 0x80) >> 7);
 80052d2:	7dbb      	ldrb	r3, [r7, #22]
 80052d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80052d8:	fb02 f303 	mul.w	r3, r2, r3
 80052dc:	68ba      	ldr	r2, [r7, #8]
 80052de:	4413      	add	r3, r2
 80052e0:	f893 2151 	ldrb.w	r2, [r3, #337]	@ 0x151
 80052e4:	7dbb      	ldrb	r3, [r7, #22]
 80052e6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80052ea:	fb01 f303 	mul.w	r3, r1, r3
 80052ee:	68b9      	ldr	r1, [r7, #8]
 80052f0:	440b      	add	r3, r1
 80052f2:	09d2      	lsrs	r2, r2, #7
 80052f4:	b2d2      	uxtb	r2, r2
 80052f6:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
    /* uv, ov bits 13 to 16 status bits */
    ic[curr_ic].statd.c_uv[12] = (ic[curr_ic].stat.rx_data[3] & 0x01);
 80052fa:	7dbb      	ldrb	r3, [r7, #22]
 80052fc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005300:	fb02 f303 	mul.w	r3, r2, r3
 8005304:	68ba      	ldr	r2, [r7, #8]
 8005306:	4413      	add	r3, r2
 8005308:	f893 2152 	ldrb.w	r2, [r3, #338]	@ 0x152
 800530c:	7dbb      	ldrb	r3, [r7, #22]
 800530e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005312:	fb01 f303 	mul.w	r3, r1, r3
 8005316:	68b9      	ldr	r1, [r7, #8]
 8005318:	440b      	add	r3, r1
 800531a:	f002 0201 	and.w	r2, r2, #1
 800531e:	b2d2      	uxtb	r2, r2
 8005320:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
    ic[curr_ic].statd.c_ov[12] = ((ic[curr_ic].stat.rx_data[3] & 0x02) >> 1);
 8005324:	7dbb      	ldrb	r3, [r7, #22]
 8005326:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800532a:	fb02 f303 	mul.w	r3, r2, r3
 800532e:	68ba      	ldr	r2, [r7, #8]
 8005330:	4413      	add	r3, r2
 8005332:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005336:	105b      	asrs	r3, r3, #1
 8005338:	b2da      	uxtb	r2, r3
 800533a:	7dbb      	ldrb	r3, [r7, #22]
 800533c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005340:	fb01 f303 	mul.w	r3, r1, r3
 8005344:	68b9      	ldr	r1, [r7, #8]
 8005346:	440b      	add	r3, r1
 8005348:	f002 0201 	and.w	r2, r2, #1
 800534c:	b2d2      	uxtb	r2, r2
 800534e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
    ic[curr_ic].statd.c_uv[13] = ((ic[curr_ic].stat.rx_data[3] & 0x04) >> 2);
 8005352:	7dbb      	ldrb	r3, [r7, #22]
 8005354:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005358:	fb02 f303 	mul.w	r3, r2, r3
 800535c:	68ba      	ldr	r2, [r7, #8]
 800535e:	4413      	add	r3, r2
 8005360:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005364:	109b      	asrs	r3, r3, #2
 8005366:	b2da      	uxtb	r2, r3
 8005368:	7dbb      	ldrb	r3, [r7, #22]
 800536a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800536e:	fb01 f303 	mul.w	r3, r1, r3
 8005372:	68b9      	ldr	r1, [r7, #8]
 8005374:	440b      	add	r3, r1
 8005376:	f002 0201 	and.w	r2, r2, #1
 800537a:	b2d2      	uxtb	r2, r2
 800537c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
    ic[curr_ic].statd.c_ov[13] = ((ic[curr_ic].stat.rx_data[3] & 0x08) >> 3);
 8005380:	7dbb      	ldrb	r3, [r7, #22]
 8005382:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005386:	fb02 f303 	mul.w	r3, r2, r3
 800538a:	68ba      	ldr	r2, [r7, #8]
 800538c:	4413      	add	r3, r2
 800538e:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005392:	10db      	asrs	r3, r3, #3
 8005394:	b2da      	uxtb	r2, r3
 8005396:	7dbb      	ldrb	r3, [r7, #22]
 8005398:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800539c:	fb01 f303 	mul.w	r3, r1, r3
 80053a0:	68b9      	ldr	r1, [r7, #8]
 80053a2:	440b      	add	r3, r1
 80053a4:	f002 0201 	and.w	r2, r2, #1
 80053a8:	b2d2      	uxtb	r2, r2
 80053aa:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    ic[curr_ic].statd.c_uv[14] = ((ic[curr_ic].stat.rx_data[3] & 0x10) >> 4);
 80053ae:	7dbb      	ldrb	r3, [r7, #22]
 80053b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80053b4:	fb02 f303 	mul.w	r3, r2, r3
 80053b8:	68ba      	ldr	r2, [r7, #8]
 80053ba:	4413      	add	r3, r2
 80053bc:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 80053c0:	111b      	asrs	r3, r3, #4
 80053c2:	b2da      	uxtb	r2, r3
 80053c4:	7dbb      	ldrb	r3, [r7, #22]
 80053c6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80053ca:	fb01 f303 	mul.w	r3, r1, r3
 80053ce:	68b9      	ldr	r1, [r7, #8]
 80053d0:	440b      	add	r3, r1
 80053d2:	f002 0201 	and.w	r2, r2, #1
 80053d6:	b2d2      	uxtb	r2, r2
 80053d8:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    ic[curr_ic].statd.c_ov[14] = ((ic[curr_ic].stat.rx_data[3] & 0x20) >> 5);
 80053dc:	7dbb      	ldrb	r3, [r7, #22]
 80053de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80053e2:	fb02 f303 	mul.w	r3, r2, r3
 80053e6:	68ba      	ldr	r2, [r7, #8]
 80053e8:	4413      	add	r3, r2
 80053ea:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 80053ee:	115b      	asrs	r3, r3, #5
 80053f0:	b2da      	uxtb	r2, r3
 80053f2:	7dbb      	ldrb	r3, [r7, #22]
 80053f4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80053f8:	fb01 f303 	mul.w	r3, r1, r3
 80053fc:	68b9      	ldr	r1, [r7, #8]
 80053fe:	440b      	add	r3, r1
 8005400:	f002 0201 	and.w	r2, r2, #1
 8005404:	b2d2      	uxtb	r2, r2
 8005406:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
    ic[curr_ic].statd.c_uv[15] = ((ic[curr_ic].stat.rx_data[3] & 0x40) >> 6);
 800540a:	7dbb      	ldrb	r3, [r7, #22]
 800540c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005410:	fb02 f303 	mul.w	r3, r2, r3
 8005414:	68ba      	ldr	r2, [r7, #8]
 8005416:	4413      	add	r3, r2
 8005418:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 800541c:	119b      	asrs	r3, r3, #6
 800541e:	b2da      	uxtb	r2, r3
 8005420:	7dbb      	ldrb	r3, [r7, #22]
 8005422:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005426:	fb01 f303 	mul.w	r3, r1, r3
 800542a:	68b9      	ldr	r1, [r7, #8]
 800542c:	440b      	add	r3, r1
 800542e:	f002 0201 	and.w	r2, r2, #1
 8005432:	b2d2      	uxtb	r2, r2
 8005434:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
    ic[curr_ic].statd.c_ov[15] = ((ic[curr_ic].stat.rx_data[3] & 0x80) >> 7);
 8005438:	7dbb      	ldrb	r3, [r7, #22]
 800543a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800543e:	fb02 f303 	mul.w	r3, r2, r3
 8005442:	68ba      	ldr	r2, [r7, #8]
 8005444:	4413      	add	r3, r2
 8005446:	f893 2152 	ldrb.w	r2, [r3, #338]	@ 0x152
 800544a:	7dbb      	ldrb	r3, [r7, #22]
 800544c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005450:	fb01 f303 	mul.w	r3, r1, r3
 8005454:	68b9      	ldr	r1, [r7, #8]
 8005456:	440b      	add	r3, r1
 8005458:	09d2      	lsrs	r2, r2, #7
 800545a:	b2d2      	uxtb	r2, r2
 800545c:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
    /* ct and cts */
    ic[curr_ic].statd.cts = (ic[curr_ic].stat.rx_data[4] & 0x03);
 8005460:	7dbb      	ldrb	r3, [r7, #22]
 8005462:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005466:	fb02 f303 	mul.w	r3, r2, r3
 800546a:	68ba      	ldr	r2, [r7, #8]
 800546c:	4413      	add	r3, r2
 800546e:	f893 1153 	ldrb.w	r1, [r3, #339]	@ 0x153
 8005472:	7dbb      	ldrb	r3, [r7, #22]
 8005474:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005478:	fb02 f303 	mul.w	r3, r2, r3
 800547c:	68ba      	ldr	r2, [r7, #8]
 800547e:	441a      	add	r2, r3
 8005480:	460b      	mov	r3, r1
 8005482:	f003 0303 	and.w	r3, r3, #3
 8005486:	b2d9      	uxtb	r1, r3
 8005488:	f892 30fc 	ldrb.w	r3, [r2, #252]	@ 0xfc
 800548c:	f361 1387 	bfi	r3, r1, #6, #2
 8005490:	f882 30fc 	strb.w	r3, [r2, #252]	@ 0xfc
    ic[curr_ic].statd.ct = ((ic[curr_ic].stat.rx_data[4] & 0xFC) >> 2);
 8005494:	7dbb      	ldrb	r3, [r7, #22]
 8005496:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800549a:	fb02 f303 	mul.w	r3, r2, r3
 800549e:	68ba      	ldr	r2, [r7, #8]
 80054a0:	4413      	add	r3, r2
 80054a2:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80054a6:	089b      	lsrs	r3, r3, #2
 80054a8:	b2d9      	uxtb	r1, r3
 80054aa:	7dbb      	ldrb	r3, [r7, #22]
 80054ac:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80054b0:	fb02 f303 	mul.w	r3, r2, r3
 80054b4:	68ba      	ldr	r2, [r7, #8]
 80054b6:	441a      	add	r2, r3
 80054b8:	460b      	mov	r3, r1
 80054ba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80054be:	b2d9      	uxtb	r1, r3
 80054c0:	f892 30fc 	ldrb.w	r3, [r2, #252]	@ 0xfc
 80054c4:	f361 0305 	bfi	r3, r1, #0, #6
 80054c8:	f882 30fc 	strb.w	r3, [r2, #252]	@ 0xfc
    /* oc_cntr */
    ic[curr_ic].statd.oc_cntr = (ic[curr_ic].stat.rx_data[5] & 0xFF);
 80054cc:	7dbb      	ldrb	r3, [r7, #22]
 80054ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80054d2:	fb02 f303 	mul.w	r3, r2, r3
 80054d6:	68ba      	ldr	r2, [r7, #8]
 80054d8:	441a      	add	r2, r3
 80054da:	7dbb      	ldrb	r3, [r7, #22]
 80054dc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80054e0:	fb01 f303 	mul.w	r3, r1, r3
 80054e4:	68b9      	ldr	r1, [r7, #8]
 80054e6:	440b      	add	r3, r1
 80054e8:	f892 2154 	ldrb.w	r2, [r2, #340]	@ 0x154
 80054ec:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80054f0:	7dbb      	ldrb	r3, [r7, #22]
 80054f2:	3301      	adds	r3, #1
 80054f4:	75bb      	strb	r3, [r7, #22]
 80054f6:	7dba      	ldrb	r2, [r7, #22]
 80054f8:	7bfb      	ldrb	r3, [r7, #15]
 80054fa:	429a      	cmp	r2, r3
 80054fc:	f4ff accf 	bcc.w	8004e9e <adBms6830ParseStatusD+0x18>
  }
}
 8005500:	bf00      	nop
 8005502:	bf00      	nop
 8005504:	3718      	adds	r7, #24
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}

0800550a <adBms6830ParseStatusE>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusE(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800550a:	b580      	push	{r7, lr}
 800550c:	b086      	sub	sp, #24
 800550e:	af00      	add	r7, sp, #0
 8005510:	4603      	mov	r3, r0
 8005512:	60b9      	str	r1, [r7, #8]
 8005514:	607a      	str	r2, [r7, #4]
 8005516:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005518:	2300      	movs	r3, #0
 800551a:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800551c:	2300      	movs	r3, #0
 800551e:	75bb      	strb	r3, [r7, #22]
 8005520:	e05e      	b.n	80055e0 <adBms6830ParseStatusE+0xd6>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005522:	7dbb      	ldrb	r3, [r7, #22]
 8005524:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005528:	fb02 f303 	mul.w	r3, r2, r3
 800552c:	68ba      	ldr	r2, [r7, #8]
 800552e:	4413      	add	r3, r2
 8005530:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8005534:	7dfb      	ldrb	r3, [r7, #23]
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	4413      	add	r3, r2
 800553a:	2208      	movs	r2, #8
 800553c:	4619      	mov	r1, r3
 800553e:	f00a fc6c 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005542:	7dbb      	ldrb	r3, [r7, #22]
 8005544:	3301      	adds	r3, #1
 8005546:	b2db      	uxtb	r3, r3
 8005548:	00db      	lsls	r3, r3, #3
 800554a:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].state.gpi   = ((ic[curr_ic].stat.rx_data[4] + ((ic[curr_ic].stat.rx_data[5] & 0x03) << 8)));
 800554c:	7dbb      	ldrb	r3, [r7, #22]
 800554e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005552:	fb02 f303 	mul.w	r3, r2, r3
 8005556:	68ba      	ldr	r2, [r7, #8]
 8005558:	4413      	add	r3, r2
 800555a:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 800555e:	4619      	mov	r1, r3
 8005560:	7dbb      	ldrb	r3, [r7, #22]
 8005562:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005566:	fb02 f303 	mul.w	r3, r2, r3
 800556a:	68ba      	ldr	r2, [r7, #8]
 800556c:	4413      	add	r3, r2
 800556e:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8005572:	021b      	lsls	r3, r3, #8
 8005574:	b29b      	uxth	r3, r3
 8005576:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800557a:	b29b      	uxth	r3, r3
 800557c:	440b      	add	r3, r1
 800557e:	b299      	uxth	r1, r3
 8005580:	7dbb      	ldrb	r3, [r7, #22]
 8005582:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005586:	fb02 f303 	mul.w	r3, r2, r3
 800558a:	68ba      	ldr	r2, [r7, #8]
 800558c:	441a      	add	r2, r3
 800558e:	460b      	mov	r3, r1
 8005590:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005594:	b299      	uxth	r1, r3
 8005596:	f8b2 30fe 	ldrh.w	r3, [r2, #254]	@ 0xfe
 800559a:	f361 0309 	bfi	r3, r1, #0, #10
 800559e:	f8a2 30fe 	strh.w	r3, [r2, #254]	@ 0xfe
    ic[curr_ic].state.rev = ((ic[curr_ic].stat.rx_data[5] & 0xF0) >> 4);
 80055a2:	7dbb      	ldrb	r3, [r7, #22]
 80055a4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055a8:	fb02 f303 	mul.w	r3, r2, r3
 80055ac:	68ba      	ldr	r2, [r7, #8]
 80055ae:	4413      	add	r3, r2
 80055b0:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 80055b4:	091b      	lsrs	r3, r3, #4
 80055b6:	b2d9      	uxtb	r1, r3
 80055b8:	7dbb      	ldrb	r3, [r7, #22]
 80055ba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055be:	fb02 f303 	mul.w	r3, r2, r3
 80055c2:	68ba      	ldr	r2, [r7, #8]
 80055c4:	441a      	add	r2, r3
 80055c6:	460b      	mov	r3, r1
 80055c8:	f003 030f 	and.w	r3, r3, #15
 80055cc:	b2d9      	uxtb	r1, r3
 80055ce:	f892 30ff 	ldrb.w	r3, [r2, #255]	@ 0xff
 80055d2:	f361 0385 	bfi	r3, r1, #2, #4
 80055d6:	f882 30ff 	strb.w	r3, [r2, #255]	@ 0xff
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80055da:	7dbb      	ldrb	r3, [r7, #22]
 80055dc:	3301      	adds	r3, #1
 80055de:	75bb      	strb	r3, [r7, #22]
 80055e0:	7dba      	ldrb	r2, [r7, #22]
 80055e2:	7bfb      	ldrb	r3, [r7, #15]
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d39c      	bcc.n	8005522 <adBms6830ParseStatusE+0x18>
  }
}
 80055e8:	bf00      	nop
 80055ea:	bf00      	nop
 80055ec:	3718      	adds	r7, #24
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
	...

080055f4 <adBms6830ParseStatus>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatus(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b088      	sub	sp, #32
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60b9      	str	r1, [r7, #8]
 80055fc:	607b      	str	r3, [r7, #4]
 80055fe:	4603      	mov	r3, r0
 8005600:	73fb      	strb	r3, [r7, #15]
 8005602:	4613      	mov	r3, r2
 8005604:	73bb      	strb	r3, [r7, #14]
  uint8_t statc[RX_DATA], state[RX_DATA];
  switch (grp)
 8005606:	7bbb      	ldrb	r3, [r7, #14]
 8005608:	2b05      	cmp	r3, #5
 800560a:	d868      	bhi.n	80056de <adBms6830ParseStatus+0xea>
 800560c:	a201      	add	r2, pc, #4	@ (adr r2, 8005614 <adBms6830ParseStatus+0x20>)
 800560e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005612:	bf00      	nop
 8005614:	08005673 	.word	0x08005673
 8005618:	0800562d 	.word	0x0800562d
 800561c:	0800563b 	.word	0x0800563b
 8005620:	08005649 	.word	0x08005649
 8005624:	08005657 	.word	0x08005657
 8005628:	08005665 	.word	0x08005665
  {
    case A: /* Status Register group A */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 800562c:	7bfb      	ldrb	r3, [r7, #15]
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	68b9      	ldr	r1, [r7, #8]
 8005632:	4618      	mov	r0, r3
 8005634:	f7ff f90c 	bl	8004850 <adBms6830ParseStatusA>
      break;
 8005638:	e052      	b.n	80056e0 <adBms6830ParseStatus+0xec>

    case B: /* Status Register group B */
      adBms6830ParseStatusB(tIC, &ic[0], &data[0]);
 800563a:	7bfb      	ldrb	r3, [r7, #15]
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	68b9      	ldr	r1, [r7, #8]
 8005640:	4618      	mov	r0, r3
 8005642:	f7ff f995 	bl	8004970 <adBms6830ParseStatusB>
      break;
 8005646:	e04b      	b.n	80056e0 <adBms6830ParseStatus+0xec>

    case C: /* Status Register group C */
      adBms6830ParseStatusC(tIC, &ic[0], &data[0]);
 8005648:	7bfb      	ldrb	r3, [r7, #15]
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	68b9      	ldr	r1, [r7, #8]
 800564e:	4618      	mov	r0, r3
 8005650:	f7ff fa1b 	bl	8004a8a <adBms6830ParseStatusC>
      break;
 8005654:	e044      	b.n	80056e0 <adBms6830ParseStatus+0xec>

    case D: /* Status Register group D */
      adBms6830ParseStatusD(tIC, &ic[0], &data[0]);
 8005656:	7bfb      	ldrb	r3, [r7, #15]
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	68b9      	ldr	r1, [r7, #8]
 800565c:	4618      	mov	r0, r3
 800565e:	f7ff fc12 	bl	8004e86 <adBms6830ParseStatusD>
      break;
 8005662:	e03d      	b.n	80056e0 <adBms6830ParseStatus+0xec>

    case E: /* Status Register group E */
      adBms6830ParseStatusE(tIC, &ic[0], &data[0]);
 8005664:	7bfb      	ldrb	r3, [r7, #15]
 8005666:	687a      	ldr	r2, [r7, #4]
 8005668:	68b9      	ldr	r1, [r7, #8]
 800566a:	4618      	mov	r0, r3
 800566c:	f7ff ff4d 	bl	800550a <adBms6830ParseStatusE>
      break;
 8005670:	e036      	b.n	80056e0 <adBms6830ParseStatus+0xec>

    case ALL_GRP: /* Status Register group ALL */
      /* Status A base address data[0] index */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 8005672:	7bfb      	ldrb	r3, [r7, #15]
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	68b9      	ldr	r1, [r7, #8]
 8005678:	4618      	mov	r0, r3
 800567a:	f7ff f8e9 	bl	8004850 <adBms6830ParseStatusA>
      /* Status B base address data[6] index */
      adBms6830ParseStatusB(tIC, &ic[0], &data[6]);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	1d9a      	adds	r2, r3, #6
 8005682:	7bfb      	ldrb	r3, [r7, #15]
 8005684:	68b9      	ldr	r1, [r7, #8]
 8005686:	4618      	mov	r0, r3
 8005688:	f7ff f972 	bl	8004970 <adBms6830ParseStatusB>
      /* Status C base address data[12] index */
      statc[0] = data[12];
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	7b1b      	ldrb	r3, [r3, #12]
 8005690:	763b      	strb	r3, [r7, #24]
      statc[1] = data[13];
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	7b5b      	ldrb	r3, [r3, #13]
 8005696:	767b      	strb	r3, [r7, #25]
      statc[4] = data[14];
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	7b9b      	ldrb	r3, [r3, #14]
 800569c:	773b      	strb	r3, [r7, #28]
      statc[5] = data[15];
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	7bdb      	ldrb	r3, [r3, #15]
 80056a2:	777b      	strb	r3, [r7, #29]
      adBms6830ParseStatusC(tIC, &ic[0], &statc[0]);
 80056a4:	f107 0218 	add.w	r2, r7, #24
 80056a8:	7bfb      	ldrb	r3, [r7, #15]
 80056aa:	68b9      	ldr	r1, [r7, #8]
 80056ac:	4618      	mov	r0, r3
 80056ae:	f7ff f9ec 	bl	8004a8a <adBms6830ParseStatusC>
      /* Status D base address data[16] index */
      adBms6830ParseStatusD(tIC, &ic[0], &data[16]);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f103 0210 	add.w	r2, r3, #16
 80056b8:	7bfb      	ldrb	r3, [r7, #15]
 80056ba:	68b9      	ldr	r1, [r7, #8]
 80056bc:	4618      	mov	r0, r3
 80056be:	f7ff fbe2 	bl	8004e86 <adBms6830ParseStatusD>
      /* Status E base address data[22] index */
      state[4] = data[22];
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	7d9b      	ldrb	r3, [r3, #22]
 80056c6:	753b      	strb	r3, [r7, #20]
      state[5] = data[23];
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	7ddb      	ldrb	r3, [r3, #23]
 80056cc:	757b      	strb	r3, [r7, #21]
      adBms6830ParseStatusE(tIC, &ic[0], &state[0]);
 80056ce:	f107 0210 	add.w	r2, r7, #16
 80056d2:	7bfb      	ldrb	r3, [r7, #15]
 80056d4:	68b9      	ldr	r1, [r7, #8]
 80056d6:	4618      	mov	r0, r3
 80056d8:	f7ff ff17 	bl	800550a <adBms6830ParseStatusE>
     break;
 80056dc:	e000      	b.n	80056e0 <adBms6830ParseStatus+0xec>

    default:
      break;
 80056de:	bf00      	nop
  }
}
 80056e0:	bf00      	nop
 80056e2:	3720      	adds	r7, #32
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <adBms6830ParseComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseComm(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b086      	sub	sp, #24
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	4603      	mov	r3, r0
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	607a      	str	r2, [r7, #4]
 80056f4:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80056f6:	2300      	movs	r3, #0
 80056f8:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80056fa:	2300      	movs	r3, #0
 80056fc:	75bb      	strb	r3, [r7, #22]
 80056fe:	e0c8      	b.n	8005892 <adBms6830ParseComm+0x1aa>
  {
    memcpy(&ic[curr_ic].com.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005700:	7dbb      	ldrb	r3, [r7, #22]
 8005702:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005706:	fb02 f303 	mul.w	r3, r2, r3
 800570a:	68ba      	ldr	r2, [r7, #8]
 800570c:	4413      	add	r3, r2
 800570e:	f203 105d 	addw	r0, r3, #349	@ 0x15d
 8005712:	7dfb      	ldrb	r3, [r7, #23]
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	4413      	add	r3, r2
 8005718:	2208      	movs	r2, #8
 800571a:	4619      	mov	r1, r3
 800571c:	f00a fb7d 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005720:	7dbb      	ldrb	r3, [r7, #22]
 8005722:	3301      	adds	r3, #1
 8005724:	b2db      	uxtb	r3, r3
 8005726:	00db      	lsls	r3, r3, #3
 8005728:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].comm.icomm[0] = ((ic[curr_ic].com.rx_data[0] & 0xF0) >> 4);
 800572a:	7dbb      	ldrb	r3, [r7, #22]
 800572c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005730:	fb02 f303 	mul.w	r3, r2, r3
 8005734:	68ba      	ldr	r2, [r7, #8]
 8005736:	4413      	add	r3, r2
 8005738:	f893 215d 	ldrb.w	r2, [r3, #349]	@ 0x15d
 800573c:	7dbb      	ldrb	r3, [r7, #22]
 800573e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005742:	fb01 f303 	mul.w	r3, r1, r3
 8005746:	68b9      	ldr	r1, [r7, #8]
 8005748:	440b      	add	r3, r1
 800574a:	0912      	lsrs	r2, r2, #4
 800574c:	b2d2      	uxtb	r2, r2
 800574e:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    ic[curr_ic].comm.fcomm[0] = (ic[curr_ic].com.rx_data[0] & 0x0F);
 8005752:	7dbb      	ldrb	r3, [r7, #22]
 8005754:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005758:	fb02 f303 	mul.w	r3, r2, r3
 800575c:	68ba      	ldr	r2, [r7, #8]
 800575e:	4413      	add	r3, r2
 8005760:	f893 215d 	ldrb.w	r2, [r3, #349]	@ 0x15d
 8005764:	7dbb      	ldrb	r3, [r7, #22]
 8005766:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800576a:	fb01 f303 	mul.w	r3, r1, r3
 800576e:	68b9      	ldr	r1, [r7, #8]
 8005770:	440b      	add	r3, r1
 8005772:	f002 020f 	and.w	r2, r2, #15
 8005776:	b2d2      	uxtb	r2, r2
 8005778:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
    ic[curr_ic].comm.data[0] = (ic[curr_ic].com.rx_data[1]);
 800577c:	7dbb      	ldrb	r3, [r7, #22]
 800577e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005782:	fb02 f303 	mul.w	r3, r2, r3
 8005786:	68ba      	ldr	r2, [r7, #8]
 8005788:	441a      	add	r2, r3
 800578a:	7dbb      	ldrb	r3, [r7, #22]
 800578c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005790:	fb01 f303 	mul.w	r3, r1, r3
 8005794:	68b9      	ldr	r1, [r7, #8]
 8005796:	440b      	add	r3, r1
 8005798:	f892 215e 	ldrb.w	r2, [r2, #350]	@ 0x15e
 800579c:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    ic[curr_ic].comm.icomm[1] = ((ic[curr_ic].com.rx_data[2] & 0xF0) >> 4);
 80057a0:	7dbb      	ldrb	r3, [r7, #22]
 80057a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80057a6:	fb02 f303 	mul.w	r3, r2, r3
 80057aa:	68ba      	ldr	r2, [r7, #8]
 80057ac:	4413      	add	r3, r2
 80057ae:	f893 215f 	ldrb.w	r2, [r3, #351]	@ 0x15f
 80057b2:	7dbb      	ldrb	r3, [r7, #22]
 80057b4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80057b8:	fb01 f303 	mul.w	r3, r1, r3
 80057bc:	68b9      	ldr	r1, [r7, #8]
 80057be:	440b      	add	r3, r1
 80057c0:	0912      	lsrs	r2, r2, #4
 80057c2:	b2d2      	uxtb	r2, r2
 80057c4:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    ic[curr_ic].comm.data[1] = (ic[curr_ic].com.rx_data[3]);
 80057c8:	7dbb      	ldrb	r3, [r7, #22]
 80057ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80057ce:	fb02 f303 	mul.w	r3, r2, r3
 80057d2:	68ba      	ldr	r2, [r7, #8]
 80057d4:	441a      	add	r2, r3
 80057d6:	7dbb      	ldrb	r3, [r7, #22]
 80057d8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80057dc:	fb01 f303 	mul.w	r3, r1, r3
 80057e0:	68b9      	ldr	r1, [r7, #8]
 80057e2:	440b      	add	r3, r1
 80057e4:	f892 2160 	ldrb.w	r2, [r2, #352]	@ 0x160
 80057e8:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    ic[curr_ic].comm.fcomm[1] = (ic[curr_ic].com.rx_data[2] & 0x0F);
 80057ec:	7dbb      	ldrb	r3, [r7, #22]
 80057ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80057f2:	fb02 f303 	mul.w	r3, r2, r3
 80057f6:	68ba      	ldr	r2, [r7, #8]
 80057f8:	4413      	add	r3, r2
 80057fa:	f893 215f 	ldrb.w	r2, [r3, #351]	@ 0x15f
 80057fe:	7dbb      	ldrb	r3, [r7, #22]
 8005800:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005804:	fb01 f303 	mul.w	r3, r1, r3
 8005808:	68b9      	ldr	r1, [r7, #8]
 800580a:	440b      	add	r3, r1
 800580c:	f002 020f 	and.w	r2, r2, #15
 8005810:	b2d2      	uxtb	r2, r2
 8005812:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    ic[curr_ic].comm.icomm[2] = ((ic[curr_ic].com.rx_data[4] & 0xF0) >> 4);
 8005816:	7dbb      	ldrb	r3, [r7, #22]
 8005818:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800581c:	fb02 f303 	mul.w	r3, r2, r3
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	4413      	add	r3, r2
 8005824:	f893 2161 	ldrb.w	r2, [r3, #353]	@ 0x161
 8005828:	7dbb      	ldrb	r3, [r7, #22]
 800582a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800582e:	fb01 f303 	mul.w	r3, r1, r3
 8005832:	68b9      	ldr	r1, [r7, #8]
 8005834:	440b      	add	r3, r1
 8005836:	0912      	lsrs	r2, r2, #4
 8005838:	b2d2      	uxtb	r2, r2
 800583a:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
    ic[curr_ic].comm.data[2] = (ic[curr_ic].com.rx_data[5]);
 800583e:	7dbb      	ldrb	r3, [r7, #22]
 8005840:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005844:	fb02 f303 	mul.w	r3, r2, r3
 8005848:	68ba      	ldr	r2, [r7, #8]
 800584a:	441a      	add	r2, r3
 800584c:	7dbb      	ldrb	r3, [r7, #22]
 800584e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005852:	fb01 f303 	mul.w	r3, r1, r3
 8005856:	68b9      	ldr	r1, [r7, #8]
 8005858:	440b      	add	r3, r1
 800585a:	f892 2162 	ldrb.w	r2, [r2, #354]	@ 0x162
 800585e:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
    ic[curr_ic].comm.fcomm[2] = (ic[curr_ic].com.rx_data[4] & 0x0F);
 8005862:	7dbb      	ldrb	r3, [r7, #22]
 8005864:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005868:	fb02 f303 	mul.w	r3, r2, r3
 800586c:	68ba      	ldr	r2, [r7, #8]
 800586e:	4413      	add	r3, r2
 8005870:	f893 2161 	ldrb.w	r2, [r3, #353]	@ 0x161
 8005874:	7dbb      	ldrb	r3, [r7, #22]
 8005876:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800587a:	fb01 f303 	mul.w	r3, r1, r3
 800587e:	68b9      	ldr	r1, [r7, #8]
 8005880:	440b      	add	r3, r1
 8005882:	f002 020f 	and.w	r2, r2, #15
 8005886:	b2d2      	uxtb	r2, r2
 8005888:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800588c:	7dbb      	ldrb	r3, [r7, #22]
 800588e:	3301      	adds	r3, #1
 8005890:	75bb      	strb	r3, [r7, #22]
 8005892:	7dba      	ldrb	r2, [r7, #22]
 8005894:	7bfb      	ldrb	r3, [r7, #15]
 8005896:	429a      	cmp	r2, r3
 8005898:	f4ff af32 	bcc.w	8005700 <adBms6830ParseComm+0x18>
  }
}
 800589c:	bf00      	nop
 800589e:	bf00      	nop
 80058a0:	3718      	adds	r7, #24
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}

080058a6 <adBms6830ParseSID>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseSID(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b086      	sub	sp, #24
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	4603      	mov	r3, r0
 80058ae:	60b9      	str	r1, [r7, #8]
 80058b0:	607a      	str	r2, [r7, #4]
 80058b2:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80058b4:	2300      	movs	r3, #0
 80058b6:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80058b8:	2300      	movs	r3, #0
 80058ba:	75bb      	strb	r3, [r7, #22]
 80058bc:	e083      	b.n	80059c6 <adBms6830ParseSID+0x120>
  {
    memcpy(&ic[curr_ic].rsid.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80058be:	7dbb      	ldrb	r3, [r7, #22]
 80058c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80058c4:	fb02 f303 	mul.w	r3, r2, r3
 80058c8:	68ba      	ldr	r2, [r7, #8]
 80058ca:	4413      	add	r3, r2
 80058cc:	f203 1087 	addw	r0, r3, #391	@ 0x187
 80058d0:	7dfb      	ldrb	r3, [r7, #23]
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	4413      	add	r3, r2
 80058d6:	2208      	movs	r2, #8
 80058d8:	4619      	mov	r1, r3
 80058da:	f00a fa9e 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80058de:	7dbb      	ldrb	r3, [r7, #22]
 80058e0:	3301      	adds	r3, #1
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	00db      	lsls	r3, r3, #3
 80058e6:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].sid.sid[0] = ic[curr_ic].rsid.rx_data[0];
 80058e8:	7dbb      	ldrb	r3, [r7, #22]
 80058ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80058ee:	fb02 f303 	mul.w	r3, r2, r3
 80058f2:	68ba      	ldr	r2, [r7, #8]
 80058f4:	441a      	add	r2, r3
 80058f6:	7dbb      	ldrb	r3, [r7, #22]
 80058f8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80058fc:	fb01 f303 	mul.w	r3, r1, r3
 8005900:	68b9      	ldr	r1, [r7, #8]
 8005902:	440b      	add	r3, r1
 8005904:	f892 2187 	ldrb.w	r2, [r2, #391]	@ 0x187
 8005908:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    ic[curr_ic].sid.sid[1] = ic[curr_ic].rsid.rx_data[1];
 800590c:	7dbb      	ldrb	r3, [r7, #22]
 800590e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005912:	fb02 f303 	mul.w	r3, r2, r3
 8005916:	68ba      	ldr	r2, [r7, #8]
 8005918:	441a      	add	r2, r3
 800591a:	7dbb      	ldrb	r3, [r7, #22]
 800591c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005920:	fb01 f303 	mul.w	r3, r1, r3
 8005924:	68b9      	ldr	r1, [r7, #8]
 8005926:	440b      	add	r3, r1
 8005928:	f892 2188 	ldrb.w	r2, [r2, #392]	@ 0x188
 800592c:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    ic[curr_ic].sid.sid[2] = ic[curr_ic].rsid.rx_data[2];
 8005930:	7dbb      	ldrb	r3, [r7, #22]
 8005932:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005936:	fb02 f303 	mul.w	r3, r2, r3
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	441a      	add	r2, r3
 800593e:	7dbb      	ldrb	r3, [r7, #22]
 8005940:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005944:	fb01 f303 	mul.w	r3, r1, r3
 8005948:	68b9      	ldr	r1, [r7, #8]
 800594a:	440b      	add	r3, r1
 800594c:	f892 2189 	ldrb.w	r2, [r2, #393]	@ 0x189
 8005950:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    ic[curr_ic].sid.sid[3] = ic[curr_ic].rsid.rx_data[3];
 8005954:	7dbb      	ldrb	r3, [r7, #22]
 8005956:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800595a:	fb02 f303 	mul.w	r3, r2, r3
 800595e:	68ba      	ldr	r2, [r7, #8]
 8005960:	441a      	add	r2, r3
 8005962:	7dbb      	ldrb	r3, [r7, #22]
 8005964:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005968:	fb01 f303 	mul.w	r3, r1, r3
 800596c:	68b9      	ldr	r1, [r7, #8]
 800596e:	440b      	add	r3, r1
 8005970:	f892 218a 	ldrb.w	r2, [r2, #394]	@ 0x18a
 8005974:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
    ic[curr_ic].sid.sid[4] = ic[curr_ic].rsid.rx_data[4];
 8005978:	7dbb      	ldrb	r3, [r7, #22]
 800597a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800597e:	fb02 f303 	mul.w	r3, r2, r3
 8005982:	68ba      	ldr	r2, [r7, #8]
 8005984:	441a      	add	r2, r3
 8005986:	7dbb      	ldrb	r3, [r7, #22]
 8005988:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800598c:	fb01 f303 	mul.w	r3, r1, r3
 8005990:	68b9      	ldr	r1, [r7, #8]
 8005992:	440b      	add	r3, r1
 8005994:	f892 218b 	ldrb.w	r2, [r2, #395]	@ 0x18b
 8005998:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    ic[curr_ic].sid.sid[5] = ic[curr_ic].rsid.rx_data[5];
 800599c:	7dbb      	ldrb	r3, [r7, #22]
 800599e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80059a2:	fb02 f303 	mul.w	r3, r2, r3
 80059a6:	68ba      	ldr	r2, [r7, #8]
 80059a8:	441a      	add	r2, r3
 80059aa:	7dbb      	ldrb	r3, [r7, #22]
 80059ac:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80059b0:	fb01 f303 	mul.w	r3, r1, r3
 80059b4:	68b9      	ldr	r1, [r7, #8]
 80059b6:	440b      	add	r3, r1
 80059b8:	f892 218c 	ldrb.w	r2, [r2, #396]	@ 0x18c
 80059bc:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80059c0:	7dbb      	ldrb	r3, [r7, #22]
 80059c2:	3301      	adds	r3, #1
 80059c4:	75bb      	strb	r3, [r7, #22]
 80059c6:	7dba      	ldrb	r2, [r7, #22]
 80059c8:	7bfb      	ldrb	r3, [r7, #15]
 80059ca:	429a      	cmp	r2, r3
 80059cc:	f4ff af77 	bcc.w	80058be <adBms6830ParseSID+0x18>
  }
}
 80059d0:	bf00      	nop
 80059d2:	bf00      	nop
 80059d4:	3718      	adds	r7, #24
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}

080059da <adBms6830ParsePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwma(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80059da:	b580      	push	{r7, lr}
 80059dc:	b086      	sub	sp, #24
 80059de:	af00      	add	r7, sp, #0
 80059e0:	4603      	mov	r3, r0
 80059e2:	60b9      	str	r1, [r7, #8]
 80059e4:	607a      	str	r2, [r7, #4]
 80059e6:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80059e8:	2300      	movs	r3, #0
 80059ea:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80059ec:	2300      	movs	r3, #0
 80059ee:	75bb      	strb	r3, [r7, #22]
 80059f0:	e10d      	b.n	8005c0e <adBms6830ParsePwma+0x234>
  {
    memcpy(&ic[curr_ic].pwma.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80059f2:	7dbb      	ldrb	r3, [r7, #22]
 80059f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80059f8:	fb02 f303 	mul.w	r3, r2, r3
 80059fc:	68ba      	ldr	r2, [r7, #8]
 80059fe:	4413      	add	r3, r2
 8005a00:	f203 106b 	addw	r0, r3, #363	@ 0x16b
 8005a04:	7dfb      	ldrb	r3, [r7, #23]
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	4413      	add	r3, r2
 8005a0a:	2208      	movs	r2, #8
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	f00a fa04 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005a12:	7dbb      	ldrb	r3, [r7, #22]
 8005a14:	3301      	adds	r3, #1
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	00db      	lsls	r3, r3, #3
 8005a1a:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmA.pwma[0] = (ic[curr_ic].pwma.rx_data[0] & 0x0F);
 8005a1c:	7dbb      	ldrb	r3, [r7, #22]
 8005a1e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a22:	fb02 f303 	mul.w	r3, r2, r3
 8005a26:	68ba      	ldr	r2, [r7, #8]
 8005a28:	4413      	add	r3, r2
 8005a2a:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 8005a2e:	7dbb      	ldrb	r3, [r7, #22]
 8005a30:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a34:	fb01 f303 	mul.w	r3, r1, r3
 8005a38:	68b9      	ldr	r1, [r7, #8]
 8005a3a:	440b      	add	r3, r1
 8005a3c:	f002 020f 	and.w	r2, r2, #15
 8005a40:	b2d2      	uxtb	r2, r2
 8005a42:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
    ic[curr_ic].PwmA.pwma[1] = ((ic[curr_ic].pwma.rx_data[0] & 0xF0) >> 4);
 8005a46:	7dbb      	ldrb	r3, [r7, #22]
 8005a48:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a4c:	fb02 f303 	mul.w	r3, r2, r3
 8005a50:	68ba      	ldr	r2, [r7, #8]
 8005a52:	4413      	add	r3, r2
 8005a54:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 8005a58:	7dbb      	ldrb	r3, [r7, #22]
 8005a5a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a5e:	fb01 f303 	mul.w	r3, r1, r3
 8005a62:	68b9      	ldr	r1, [r7, #8]
 8005a64:	440b      	add	r3, r1
 8005a66:	0912      	lsrs	r2, r2, #4
 8005a68:	b2d2      	uxtb	r2, r2
 8005a6a:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    ic[curr_ic].PwmA.pwma[2] = (ic[curr_ic].pwma.rx_data[1] & 0x0F);
 8005a6e:	7dbb      	ldrb	r3, [r7, #22]
 8005a70:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a74:	fb02 f303 	mul.w	r3, r2, r3
 8005a78:	68ba      	ldr	r2, [r7, #8]
 8005a7a:	4413      	add	r3, r2
 8005a7c:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 8005a80:	7dbb      	ldrb	r3, [r7, #22]
 8005a82:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a86:	fb01 f303 	mul.w	r3, r1, r3
 8005a8a:	68b9      	ldr	r1, [r7, #8]
 8005a8c:	440b      	add	r3, r1
 8005a8e:	f002 020f 	and.w	r2, r2, #15
 8005a92:	b2d2      	uxtb	r2, r2
 8005a94:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
    ic[curr_ic].PwmA.pwma[3] = ((ic[curr_ic].pwma.rx_data[1] & 0xF0) >> 4);
 8005a98:	7dbb      	ldrb	r3, [r7, #22]
 8005a9a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a9e:	fb02 f303 	mul.w	r3, r2, r3
 8005aa2:	68ba      	ldr	r2, [r7, #8]
 8005aa4:	4413      	add	r3, r2
 8005aa6:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 8005aaa:	7dbb      	ldrb	r3, [r7, #22]
 8005aac:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ab0:	fb01 f303 	mul.w	r3, r1, r3
 8005ab4:	68b9      	ldr	r1, [r7, #8]
 8005ab6:	440b      	add	r3, r1
 8005ab8:	0912      	lsrs	r2, r2, #4
 8005aba:	b2d2      	uxtb	r2, r2
 8005abc:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
    ic[curr_ic].PwmA.pwma[4] = (ic[curr_ic].pwma.rx_data[2] & 0x0F);
 8005ac0:	7dbb      	ldrb	r3, [r7, #22]
 8005ac2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ac6:	fb02 f303 	mul.w	r3, r2, r3
 8005aca:	68ba      	ldr	r2, [r7, #8]
 8005acc:	4413      	add	r3, r2
 8005ace:	f893 216d 	ldrb.w	r2, [r3, #365]	@ 0x16d
 8005ad2:	7dbb      	ldrb	r3, [r7, #22]
 8005ad4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ad8:	fb01 f303 	mul.w	r3, r1, r3
 8005adc:	68b9      	ldr	r1, [r7, #8]
 8005ade:	440b      	add	r3, r1
 8005ae0:	f002 020f 	and.w	r2, r2, #15
 8005ae4:	b2d2      	uxtb	r2, r2
 8005ae6:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
    ic[curr_ic].PwmA.pwma[5] = ((ic[curr_ic].pwma.rx_data[2] & 0xF0) >> 4);
 8005aea:	7dbb      	ldrb	r3, [r7, #22]
 8005aec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005af0:	fb02 f303 	mul.w	r3, r2, r3
 8005af4:	68ba      	ldr	r2, [r7, #8]
 8005af6:	4413      	add	r3, r2
 8005af8:	f893 216d 	ldrb.w	r2, [r3, #365]	@ 0x16d
 8005afc:	7dbb      	ldrb	r3, [r7, #22]
 8005afe:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b02:	fb01 f303 	mul.w	r3, r1, r3
 8005b06:	68b9      	ldr	r1, [r7, #8]
 8005b08:	440b      	add	r3, r1
 8005b0a:	0912      	lsrs	r2, r2, #4
 8005b0c:	b2d2      	uxtb	r2, r2
 8005b0e:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    ic[curr_ic].PwmA.pwma[6] = (ic[curr_ic].pwma.rx_data[3] & 0x0F);
 8005b12:	7dbb      	ldrb	r3, [r7, #22]
 8005b14:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b18:	fb02 f303 	mul.w	r3, r2, r3
 8005b1c:	68ba      	ldr	r2, [r7, #8]
 8005b1e:	4413      	add	r3, r2
 8005b20:	f893 216e 	ldrb.w	r2, [r3, #366]	@ 0x16e
 8005b24:	7dbb      	ldrb	r3, [r7, #22]
 8005b26:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b2a:	fb01 f303 	mul.w	r3, r1, r3
 8005b2e:	68b9      	ldr	r1, [r7, #8]
 8005b30:	440b      	add	r3, r1
 8005b32:	f002 020f 	and.w	r2, r2, #15
 8005b36:	b2d2      	uxtb	r2, r2
 8005b38:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
    ic[curr_ic].PwmA.pwma[7] = ((ic[curr_ic].pwma.rx_data[3] & 0xF0) >> 4);
 8005b3c:	7dbb      	ldrb	r3, [r7, #22]
 8005b3e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b42:	fb02 f303 	mul.w	r3, r2, r3
 8005b46:	68ba      	ldr	r2, [r7, #8]
 8005b48:	4413      	add	r3, r2
 8005b4a:	f893 216e 	ldrb.w	r2, [r3, #366]	@ 0x16e
 8005b4e:	7dbb      	ldrb	r3, [r7, #22]
 8005b50:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b54:	fb01 f303 	mul.w	r3, r1, r3
 8005b58:	68b9      	ldr	r1, [r7, #8]
 8005b5a:	440b      	add	r3, r1
 8005b5c:	0912      	lsrs	r2, r2, #4
 8005b5e:	b2d2      	uxtb	r2, r2
 8005b60:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    ic[curr_ic].PwmA.pwma[8] = (ic[curr_ic].pwma.rx_data[4] & 0x0F);
 8005b64:	7dbb      	ldrb	r3, [r7, #22]
 8005b66:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b6a:	fb02 f303 	mul.w	r3, r2, r3
 8005b6e:	68ba      	ldr	r2, [r7, #8]
 8005b70:	4413      	add	r3, r2
 8005b72:	f893 216f 	ldrb.w	r2, [r3, #367]	@ 0x16f
 8005b76:	7dbb      	ldrb	r3, [r7, #22]
 8005b78:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b7c:	fb01 f303 	mul.w	r3, r1, r3
 8005b80:	68b9      	ldr	r1, [r7, #8]
 8005b82:	440b      	add	r3, r1
 8005b84:	f002 020f 	and.w	r2, r2, #15
 8005b88:	b2d2      	uxtb	r2, r2
 8005b8a:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
    ic[curr_ic].PwmA.pwma[9] = ((ic[curr_ic].pwma.rx_data[4] & 0xF0) >> 4);
 8005b8e:	7dbb      	ldrb	r3, [r7, #22]
 8005b90:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b94:	fb02 f303 	mul.w	r3, r2, r3
 8005b98:	68ba      	ldr	r2, [r7, #8]
 8005b9a:	4413      	add	r3, r2
 8005b9c:	f893 216f 	ldrb.w	r2, [r3, #367]	@ 0x16f
 8005ba0:	7dbb      	ldrb	r3, [r7, #22]
 8005ba2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ba6:	fb01 f303 	mul.w	r3, r1, r3
 8005baa:	68b9      	ldr	r1, [r7, #8]
 8005bac:	440b      	add	r3, r1
 8005bae:	0912      	lsrs	r2, r2, #4
 8005bb0:	b2d2      	uxtb	r2, r2
 8005bb2:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    ic[curr_ic].PwmA.pwma[10] = (ic[curr_ic].pwma.rx_data[5] & 0x0F);
 8005bb6:	7dbb      	ldrb	r3, [r7, #22]
 8005bb8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005bbc:	fb02 f303 	mul.w	r3, r2, r3
 8005bc0:	68ba      	ldr	r2, [r7, #8]
 8005bc2:	4413      	add	r3, r2
 8005bc4:	f893 2170 	ldrb.w	r2, [r3, #368]	@ 0x170
 8005bc8:	7dbb      	ldrb	r3, [r7, #22]
 8005bca:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005bce:	fb01 f303 	mul.w	r3, r1, r3
 8005bd2:	68b9      	ldr	r1, [r7, #8]
 8005bd4:	440b      	add	r3, r1
 8005bd6:	f002 020f 	and.w	r2, r2, #15
 8005bda:	b2d2      	uxtb	r2, r2
 8005bdc:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
    ic[curr_ic].PwmA.pwma[11] = ((ic[curr_ic].pwma.rx_data[5] & 0xF0) >> 4);
 8005be0:	7dbb      	ldrb	r3, [r7, #22]
 8005be2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005be6:	fb02 f303 	mul.w	r3, r2, r3
 8005bea:	68ba      	ldr	r2, [r7, #8]
 8005bec:	4413      	add	r3, r2
 8005bee:	f893 2170 	ldrb.w	r2, [r3, #368]	@ 0x170
 8005bf2:	7dbb      	ldrb	r3, [r7, #22]
 8005bf4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005bf8:	fb01 f303 	mul.w	r3, r1, r3
 8005bfc:	68b9      	ldr	r1, [r7, #8]
 8005bfe:	440b      	add	r3, r1
 8005c00:	0912      	lsrs	r2, r2, #4
 8005c02:	b2d2      	uxtb	r2, r2
 8005c04:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005c08:	7dbb      	ldrb	r3, [r7, #22]
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	75bb      	strb	r3, [r7, #22]
 8005c0e:	7dba      	ldrb	r2, [r7, #22]
 8005c10:	7bfb      	ldrb	r3, [r7, #15]
 8005c12:	429a      	cmp	r2, r3
 8005c14:	f4ff aeed 	bcc.w	80059f2 <adBms6830ParsePwma+0x18>
  }
}
 8005c18:	bf00      	nop
 8005c1a:	bf00      	nop
 8005c1c:	3718      	adds	r7, #24
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}

08005c22 <adBms6830ParsePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwmb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005c22:	b580      	push	{r7, lr}
 8005c24:	b086      	sub	sp, #24
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	4603      	mov	r3, r0
 8005c2a:	60b9      	str	r1, [r7, #8]
 8005c2c:	607a      	str	r2, [r7, #4]
 8005c2e:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005c30:	2300      	movs	r3, #0
 8005c32:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005c34:	2300      	movs	r3, #0
 8005c36:	75bb      	strb	r3, [r7, #22]
 8005c38:	e069      	b.n	8005d0e <adBms6830ParsePwmb+0xec>
  {
    memcpy(&ic[curr_ic].pwmb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005c3a:	7dbb      	ldrb	r3, [r7, #22]
 8005c3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c40:	fb02 f303 	mul.w	r3, r2, r3
 8005c44:	68ba      	ldr	r2, [r7, #8]
 8005c46:	4413      	add	r3, r2
 8005c48:	f203 1079 	addw	r0, r3, #377	@ 0x179
 8005c4c:	7dfb      	ldrb	r3, [r7, #23]
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	4413      	add	r3, r2
 8005c52:	2208      	movs	r2, #8
 8005c54:	4619      	mov	r1, r3
 8005c56:	f00a f8e0 	bl	800fe1a <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005c5a:	7dbb      	ldrb	r3, [r7, #22]
 8005c5c:	3301      	adds	r3, #1
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	00db      	lsls	r3, r3, #3
 8005c62:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmB.pwmb[0] = (ic[curr_ic].pwmb.rx_data[0] & 0x0F);
 8005c64:	7dbb      	ldrb	r3, [r7, #22]
 8005c66:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c6a:	fb02 f303 	mul.w	r3, r2, r3
 8005c6e:	68ba      	ldr	r2, [r7, #8]
 8005c70:	4413      	add	r3, r2
 8005c72:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 8005c76:	7dbb      	ldrb	r3, [r7, #22]
 8005c78:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c7c:	fb01 f303 	mul.w	r3, r1, r3
 8005c80:	68b9      	ldr	r1, [r7, #8]
 8005c82:	440b      	add	r3, r1
 8005c84:	f002 020f 	and.w	r2, r2, #15
 8005c88:	b2d2      	uxtb	r2, r2
 8005c8a:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    ic[curr_ic].PwmB.pwmb[1] = ((ic[curr_ic].pwmb.rx_data[0] & 0xF0) >> 4);
 8005c8e:	7dbb      	ldrb	r3, [r7, #22]
 8005c90:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c94:	fb02 f303 	mul.w	r3, r2, r3
 8005c98:	68ba      	ldr	r2, [r7, #8]
 8005c9a:	4413      	add	r3, r2
 8005c9c:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 8005ca0:	7dbb      	ldrb	r3, [r7, #22]
 8005ca2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ca6:	fb01 f303 	mul.w	r3, r1, r3
 8005caa:	68b9      	ldr	r1, [r7, #8]
 8005cac:	440b      	add	r3, r1
 8005cae:	0912      	lsrs	r2, r2, #4
 8005cb0:	b2d2      	uxtb	r2, r2
 8005cb2:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    ic[curr_ic].PwmB.pwmb[2] = (ic[curr_ic].pwmb.rx_data[1] & 0x0F);
 8005cb6:	7dbb      	ldrb	r3, [r7, #22]
 8005cb8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005cbc:	fb02 f303 	mul.w	r3, r2, r3
 8005cc0:	68ba      	ldr	r2, [r7, #8]
 8005cc2:	4413      	add	r3, r2
 8005cc4:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 8005cc8:	7dbb      	ldrb	r3, [r7, #22]
 8005cca:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005cce:	fb01 f303 	mul.w	r3, r1, r3
 8005cd2:	68b9      	ldr	r1, [r7, #8]
 8005cd4:	440b      	add	r3, r1
 8005cd6:	f002 020f 	and.w	r2, r2, #15
 8005cda:	b2d2      	uxtb	r2, r2
 8005cdc:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
    ic[curr_ic].PwmB.pwmb[3] = ((ic[curr_ic].pwmb.rx_data[1] & 0xF0) >> 4);
 8005ce0:	7dbb      	ldrb	r3, [r7, #22]
 8005ce2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ce6:	fb02 f303 	mul.w	r3, r2, r3
 8005cea:	68ba      	ldr	r2, [r7, #8]
 8005cec:	4413      	add	r3, r2
 8005cee:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 8005cf2:	7dbb      	ldrb	r3, [r7, #22]
 8005cf4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005cf8:	fb01 f303 	mul.w	r3, r1, r3
 8005cfc:	68b9      	ldr	r1, [r7, #8]
 8005cfe:	440b      	add	r3, r1
 8005d00:	0912      	lsrs	r2, r2, #4
 8005d02:	b2d2      	uxtb	r2, r2
 8005d04:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005d08:	7dbb      	ldrb	r3, [r7, #22]
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	75bb      	strb	r3, [r7, #22]
 8005d0e:	7dba      	ldrb	r2, [r7, #22]
 8005d10:	7bfb      	ldrb	r3, [r7, #15]
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d391      	bcc.n	8005c3a <adBms6830ParsePwmb+0x18>
  }
}
 8005d16:	bf00      	nop
 8005d18:	bf00      	nop
 8005d1a:	3718      	adds	r7, #24
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <adBms6830ParsePwm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwm(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60b9      	str	r1, [r7, #8]
 8005d28:	607b      	str	r3, [r7, #4]
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	73fb      	strb	r3, [r7, #15]
 8005d2e:	4613      	mov	r3, r2
 8005d30:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 8005d32:	7bbb      	ldrb	r3, [r7, #14]
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d002      	beq.n	8005d3e <adBms6830ParsePwm+0x1e>
 8005d38:	2b02      	cmp	r3, #2
 8005d3a:	d007      	beq.n	8005d4c <adBms6830ParsePwm+0x2c>
    case B:
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
      break;

    default:
      break;
 8005d3c:	e00d      	b.n	8005d5a <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwma(tIC, &ic[0], &data[0]);
 8005d3e:	7bfb      	ldrb	r3, [r7, #15]
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	68b9      	ldr	r1, [r7, #8]
 8005d44:	4618      	mov	r0, r3
 8005d46:	f7ff fe48 	bl	80059da <adBms6830ParsePwma>
      break;
 8005d4a:	e006      	b.n	8005d5a <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
 8005d4c:	7bfb      	ldrb	r3, [r7, #15]
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	68b9      	ldr	r1, [r7, #8]
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7ff ff65 	bl	8005c22 <adBms6830ParsePwmb>
      break;
 8005d58:	bf00      	nop
  }
}
 8005d5a:	bf00      	nop
 8005d5c:	3710      	adds	r7, #16
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}

08005d62 <adBms6830CreateConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfiga(uint8_t tIC, cell_asic *ic)
{
 8005d62:	b480      	push	{r7}
 8005d64:	b085      	sub	sp, #20
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	4603      	mov	r3, r0
 8005d6a:	6039      	str	r1, [r7, #0]
 8005d6c:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005d6e:	2300      	movs	r3, #0
 8005d70:	73fb      	strb	r3, [r7, #15]
 8005d72:	e0f3      	b.n	8005f5c <adBms6830CreateConfiga+0x1fa>
  {
    ic[curr_ic].configa.tx_data[0] = (((ic[curr_ic].tx_cfga.refon & 0x01) << 7) | (ic[curr_ic].tx_cfga.cth & 0x07));
 8005d74:	7bfb      	ldrb	r3, [r7, #15]
 8005d76:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d7a:	fb02 f303 	mul.w	r3, r2, r3
 8005d7e:	683a      	ldr	r2, [r7, #0]
 8005d80:	4413      	add	r3, r2
 8005d82:	781b      	ldrb	r3, [r3, #0]
 8005d84:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	01db      	lsls	r3, r3, #7
 8005d8c:	b25a      	sxtb	r2, r3
 8005d8e:	7bfb      	ldrb	r3, [r7, #15]
 8005d90:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005d94:	fb01 f303 	mul.w	r3, r1, r3
 8005d98:	6839      	ldr	r1, [r7, #0]
 8005d9a:	440b      	add	r3, r1
 8005d9c:	781b      	ldrb	r3, [r3, #0]
 8005d9e:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	b25b      	sxtb	r3, r3
 8005da6:	f003 0307 	and.w	r3, r3, #7
 8005daa:	b25b      	sxtb	r3, r3
 8005dac:	4313      	orrs	r3, r2
 8005dae:	b259      	sxtb	r1, r3
 8005db0:	7bfb      	ldrb	r3, [r7, #15]
 8005db2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005db6:	fb02 f303 	mul.w	r3, r2, r3
 8005dba:	683a      	ldr	r2, [r7, #0]
 8005dbc:	4413      	add	r3, r2
 8005dbe:	b2ca      	uxtb	r2, r1
 8005dc0:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
    ic[curr_ic].configa.tx_data[1] = (ic[curr_ic].tx_cfga.flag_d & 0xFF);
 8005dc4:	7bfb      	ldrb	r3, [r7, #15]
 8005dc6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005dca:	fb02 f303 	mul.w	r3, r2, r3
 8005dce:	683a      	ldr	r2, [r7, #0]
 8005dd0:	441a      	add	r2, r3
 8005dd2:	7bfb      	ldrb	r3, [r7, #15]
 8005dd4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005dd8:	fb01 f303 	mul.w	r3, r1, r3
 8005ddc:	6839      	ldr	r1, [r7, #0]
 8005dde:	440b      	add	r3, r1
 8005de0:	7852      	ldrb	r2, [r2, #1]
 8005de2:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    ic[curr_ic].configa.tx_data[2] = (((ic[curr_ic].tx_cfga.soakon & 0x01) << 7) | ((ic[curr_ic].tx_cfga.owrng & 0x01) << 6) | ((ic[curr_ic].tx_cfga.owa & 0x07) << 3));
 8005de6:	7bfb      	ldrb	r3, [r7, #15]
 8005de8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005dec:	fb02 f303 	mul.w	r3, r2, r3
 8005df0:	683a      	ldr	r2, [r7, #0]
 8005df2:	4413      	add	r3, r2
 8005df4:	789b      	ldrb	r3, [r3, #2]
 8005df6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	01db      	lsls	r3, r3, #7
 8005dfe:	b25a      	sxtb	r2, r3
 8005e00:	7bfb      	ldrb	r3, [r7, #15]
 8005e02:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005e06:	fb01 f303 	mul.w	r3, r1, r3
 8005e0a:	6839      	ldr	r1, [r7, #0]
 8005e0c:	440b      	add	r3, r1
 8005e0e:	789b      	ldrb	r3, [r3, #2]
 8005e10:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	019b      	lsls	r3, r3, #6
 8005e18:	b25b      	sxtb	r3, r3
 8005e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e1e:	b25b      	sxtb	r3, r3
 8005e20:	4313      	orrs	r3, r2
 8005e22:	b25a      	sxtb	r2, r3
 8005e24:	7bfb      	ldrb	r3, [r7, #15]
 8005e26:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005e2a:	fb01 f303 	mul.w	r3, r1, r3
 8005e2e:	6839      	ldr	r1, [r7, #0]
 8005e30:	440b      	add	r3, r1
 8005e32:	789b      	ldrb	r3, [r3, #2]
 8005e34:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	00db      	lsls	r3, r3, #3
 8005e3c:	b25b      	sxtb	r3, r3
 8005e3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005e42:	b25b      	sxtb	r3, r3
 8005e44:	4313      	orrs	r3, r2
 8005e46:	b259      	sxtb	r1, r3
 8005e48:	7bfb      	ldrb	r3, [r7, #15]
 8005e4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e4e:	fb02 f303 	mul.w	r3, r2, r3
 8005e52:	683a      	ldr	r2, [r7, #0]
 8005e54:	4413      	add	r3, r2
 8005e56:	b2ca      	uxtb	r2, r1
 8005e58:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    ic[curr_ic].configa.tx_data[3] = ((ic[curr_ic].tx_cfga.gpo & 0x00FF));
 8005e5c:	7bfb      	ldrb	r3, [r7, #15]
 8005e5e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e62:	fb02 f303 	mul.w	r3, r2, r3
 8005e66:	683a      	ldr	r2, [r7, #0]
 8005e68:	4413      	add	r3, r2
 8005e6a:	885b      	ldrh	r3, [r3, #2]
 8005e6c:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8005e70:	b299      	uxth	r1, r3
 8005e72:	7bfb      	ldrb	r3, [r7, #15]
 8005e74:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e78:	fb02 f303 	mul.w	r3, r2, r3
 8005e7c:	683a      	ldr	r2, [r7, #0]
 8005e7e:	4413      	add	r3, r2
 8005e80:	b2ca      	uxtb	r2, r1
 8005e82:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    ic[curr_ic].configa.tx_data[4] = ((ic[curr_ic].tx_cfga.gpo & 0x0300)>>8);
 8005e86:	7bfb      	ldrb	r3, [r7, #15]
 8005e88:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e8c:	fb02 f303 	mul.w	r3, r2, r3
 8005e90:	683a      	ldr	r2, [r7, #0]
 8005e92:	4413      	add	r3, r2
 8005e94:	885b      	ldrh	r3, [r3, #2]
 8005e96:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8005e9a:	b29b      	uxth	r3, r3
 8005e9c:	121b      	asrs	r3, r3, #8
 8005e9e:	b2da      	uxtb	r2, r3
 8005ea0:	7bfb      	ldrb	r3, [r7, #15]
 8005ea2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ea6:	fb01 f303 	mul.w	r3, r1, r3
 8005eaa:	6839      	ldr	r1, [r7, #0]
 8005eac:	440b      	add	r3, r1
 8005eae:	f002 0203 	and.w	r2, r2, #3
 8005eb2:	b2d2      	uxtb	r2, r2
 8005eb4:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    ic[curr_ic].configa.tx_data[5] = (((ic[curr_ic].tx_cfga.snap & 0x01) << 5) | ((ic[curr_ic].tx_cfga.mute_st & 0x01) << 4) | ((ic[curr_ic].tx_cfga.comm_bk & 0x01) << 3) | (ic[curr_ic].tx_cfga.fc & 0x07));
 8005eb8:	7bfb      	ldrb	r3, [r7, #15]
 8005eba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ebe:	fb02 f303 	mul.w	r3, r2, r3
 8005ec2:	683a      	ldr	r2, [r7, #0]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	78db      	ldrb	r3, [r3, #3]
 8005ec8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	015b      	lsls	r3, r3, #5
 8005ed0:	b25b      	sxtb	r3, r3
 8005ed2:	f003 0320 	and.w	r3, r3, #32
 8005ed6:	b25a      	sxtb	r2, r3
 8005ed8:	7bfb      	ldrb	r3, [r7, #15]
 8005eda:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ede:	fb01 f303 	mul.w	r3, r1, r3
 8005ee2:	6839      	ldr	r1, [r7, #0]
 8005ee4:	440b      	add	r3, r1
 8005ee6:	791b      	ldrb	r3, [r3, #4]
 8005ee8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	011b      	lsls	r3, r3, #4
 8005ef0:	b25b      	sxtb	r3, r3
 8005ef2:	f003 0310 	and.w	r3, r3, #16
 8005ef6:	b25b      	sxtb	r3, r3
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	b25a      	sxtb	r2, r3
 8005efc:	7bfb      	ldrb	r3, [r7, #15]
 8005efe:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005f02:	fb01 f303 	mul.w	r3, r1, r3
 8005f06:	6839      	ldr	r1, [r7, #0]
 8005f08:	440b      	add	r3, r1
 8005f0a:	791b      	ldrb	r3, [r3, #4]
 8005f0c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	00db      	lsls	r3, r3, #3
 8005f14:	b25b      	sxtb	r3, r3
 8005f16:	f003 0308 	and.w	r3, r3, #8
 8005f1a:	b25b      	sxtb	r3, r3
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	b25a      	sxtb	r2, r3
 8005f20:	7bfb      	ldrb	r3, [r7, #15]
 8005f22:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005f26:	fb01 f303 	mul.w	r3, r1, r3
 8005f2a:	6839      	ldr	r1, [r7, #0]
 8005f2c:	440b      	add	r3, r1
 8005f2e:	791b      	ldrb	r3, [r3, #4]
 8005f30:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	b25b      	sxtb	r3, r3
 8005f38:	f003 0307 	and.w	r3, r3, #7
 8005f3c:	b25b      	sxtb	r3, r3
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	b259      	sxtb	r1, r3
 8005f42:	7bfb      	ldrb	r3, [r7, #15]
 8005f44:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f48:	fb02 f303 	mul.w	r3, r2, r3
 8005f4c:	683a      	ldr	r2, [r7, #0]
 8005f4e:	4413      	add	r3, r2
 8005f50:	b2ca      	uxtb	r2, r1
 8005f52:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005f56:	7bfb      	ldrb	r3, [r7, #15]
 8005f58:	3301      	adds	r3, #1
 8005f5a:	73fb      	strb	r3, [r7, #15]
 8005f5c:	7bfa      	ldrb	r2, [r7, #15]
 8005f5e:	79fb      	ldrb	r3, [r7, #7]
 8005f60:	429a      	cmp	r2, r3
 8005f62:	f4ff af07 	bcc.w	8005d74 <adBms6830CreateConfiga+0x12>
  }
}
 8005f66:	bf00      	nop
 8005f68:	bf00      	nop
 8005f6a:	3714      	adds	r7, #20
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <adBms6830CreateConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfigb(uint8_t tIC, cell_asic *ic)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b085      	sub	sp, #20
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	6039      	str	r1, [r7, #0]
 8005f7e:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005f80:	2300      	movs	r3, #0
 8005f82:	73fb      	strb	r3, [r7, #15]
 8005f84:	e0a9      	b.n	80060da <adBms6830CreateConfigb+0x166>
  {
    ic[curr_ic].configb.tx_data[0] = ((ic[curr_ic].tx_cfgb.vuv ));
 8005f86:	7bfb      	ldrb	r3, [r7, #15]
 8005f88:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f8c:	fb02 f303 	mul.w	r3, r2, r3
 8005f90:	683a      	ldr	r2, [r7, #0]
 8005f92:	4413      	add	r3, r2
 8005f94:	8999      	ldrh	r1, [r3, #12]
 8005f96:	7bfb      	ldrb	r3, [r7, #15]
 8005f98:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f9c:	fb02 f303 	mul.w	r3, r2, r3
 8005fa0:	683a      	ldr	r2, [r7, #0]
 8005fa2:	4413      	add	r3, r2
 8005fa4:	b2ca      	uxtb	r2, r1
 8005fa6:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
    ic[curr_ic].configb.tx_data[1] = (((ic[curr_ic].tx_cfgb.vov & 0x000F) << 4) | ((ic[curr_ic].tx_cfgb.vuv ) >> 8));
 8005faa:	7bfb      	ldrb	r3, [r7, #15]
 8005fac:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005fb0:	fb02 f303 	mul.w	r3, r2, r3
 8005fb4:	683a      	ldr	r2, [r7, #0]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	89db      	ldrh	r3, [r3, #14]
 8005fba:	011b      	lsls	r3, r3, #4
 8005fbc:	b25a      	sxtb	r2, r3
 8005fbe:	7bfb      	ldrb	r3, [r7, #15]
 8005fc0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005fc4:	fb01 f303 	mul.w	r3, r1, r3
 8005fc8:	6839      	ldr	r1, [r7, #0]
 8005fca:	440b      	add	r3, r1
 8005fcc:	899b      	ldrh	r3, [r3, #12]
 8005fce:	0a1b      	lsrs	r3, r3, #8
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	b25b      	sxtb	r3, r3
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	b259      	sxtb	r1, r3
 8005fd8:	7bfb      	ldrb	r3, [r7, #15]
 8005fda:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005fde:	fb02 f303 	mul.w	r3, r2, r3
 8005fe2:	683a      	ldr	r2, [r7, #0]
 8005fe4:	4413      	add	r3, r2
 8005fe6:	b2ca      	uxtb	r2, r1
 8005fe8:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
    ic[curr_ic].configb.tx_data[2] = ((ic[curr_ic].tx_cfgb.vov >>4)&0x0FF);
 8005fec:	7bfb      	ldrb	r3, [r7, #15]
 8005fee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ff2:	fb02 f303 	mul.w	r3, r2, r3
 8005ff6:	683a      	ldr	r2, [r7, #0]
 8005ff8:	4413      	add	r3, r2
 8005ffa:	89db      	ldrh	r3, [r3, #14]
 8005ffc:	091b      	lsrs	r3, r3, #4
 8005ffe:	b299      	uxth	r1, r3
 8006000:	7bfb      	ldrb	r3, [r7, #15]
 8006002:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006006:	fb02 f303 	mul.w	r3, r2, r3
 800600a:	683a      	ldr	r2, [r7, #0]
 800600c:	4413      	add	r3, r2
 800600e:	b2ca      	uxtb	r2, r1
 8006010:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
    ic[curr_ic].configb.tx_data[3] = (((ic[curr_ic].tx_cfgb.dtmen & 0x01) << 7) | ((ic[curr_ic].tx_cfgb.dtrng & 0x01) << 6) | ((ic[curr_ic].tx_cfgb.dcto & 0x3F) << 0));
 8006014:	7bfb      	ldrb	r3, [r7, #15]
 8006016:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800601a:	fb02 f303 	mul.w	r3, r2, r3
 800601e:	683a      	ldr	r2, [r7, #0]
 8006020:	4413      	add	r3, r2
 8006022:	7c1b      	ldrb	r3, [r3, #16]
 8006024:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006028:	b2db      	uxtb	r3, r3
 800602a:	01db      	lsls	r3, r3, #7
 800602c:	b25a      	sxtb	r2, r3
 800602e:	7bfb      	ldrb	r3, [r7, #15]
 8006030:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006034:	fb01 f303 	mul.w	r3, r1, r3
 8006038:	6839      	ldr	r1, [r7, #0]
 800603a:	440b      	add	r3, r1
 800603c:	7c1b      	ldrb	r3, [r3, #16]
 800603e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006042:	b2db      	uxtb	r3, r3
 8006044:	019b      	lsls	r3, r3, #6
 8006046:	b25b      	sxtb	r3, r3
 8006048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800604c:	b25b      	sxtb	r3, r3
 800604e:	4313      	orrs	r3, r2
 8006050:	b25a      	sxtb	r2, r3
 8006052:	7bfb      	ldrb	r3, [r7, #15]
 8006054:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006058:	fb01 f303 	mul.w	r3, r1, r3
 800605c:	6839      	ldr	r1, [r7, #0]
 800605e:	440b      	add	r3, r1
 8006060:	7c1b      	ldrb	r3, [r3, #16]
 8006062:	f3c3 0385 	ubfx	r3, r3, #2, #6
 8006066:	b2db      	uxtb	r3, r3
 8006068:	b25b      	sxtb	r3, r3
 800606a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800606e:	b25b      	sxtb	r3, r3
 8006070:	4313      	orrs	r3, r2
 8006072:	b259      	sxtb	r1, r3
 8006074:	7bfb      	ldrb	r3, [r7, #15]
 8006076:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800607a:	fb02 f303 	mul.w	r3, r2, r3
 800607e:	683a      	ldr	r2, [r7, #0]
 8006080:	4413      	add	r3, r2
 8006082:	b2ca      	uxtb	r2, r1
 8006084:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    ic[curr_ic].configb.tx_data[4] = ((ic[curr_ic].tx_cfgb.dcc & 0xFF));
 8006088:	7bfb      	ldrb	r3, [r7, #15]
 800608a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800608e:	fb02 f303 	mul.w	r3, r2, r3
 8006092:	683a      	ldr	r2, [r7, #0]
 8006094:	4413      	add	r3, r2
 8006096:	8a59      	ldrh	r1, [r3, #18]
 8006098:	7bfb      	ldrb	r3, [r7, #15]
 800609a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800609e:	fb02 f303 	mul.w	r3, r2, r3
 80060a2:	683a      	ldr	r2, [r7, #0]
 80060a4:	4413      	add	r3, r2
 80060a6:	b2ca      	uxtb	r2, r1
 80060a8:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    ic[curr_ic].configb.tx_data[5] = ((ic[curr_ic].tx_cfgb.dcc >>8 ));
 80060ac:	7bfb      	ldrb	r3, [r7, #15]
 80060ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80060b2:	fb02 f303 	mul.w	r3, r2, r3
 80060b6:	683a      	ldr	r2, [r7, #0]
 80060b8:	4413      	add	r3, r2
 80060ba:	8a5b      	ldrh	r3, [r3, #18]
 80060bc:	0a1b      	lsrs	r3, r3, #8
 80060be:	b299      	uxth	r1, r3
 80060c0:	7bfb      	ldrb	r3, [r7, #15]
 80060c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80060c6:	fb02 f303 	mul.w	r3, r2, r3
 80060ca:	683a      	ldr	r2, [r7, #0]
 80060cc:	4413      	add	r3, r2
 80060ce:	b2ca      	uxtb	r2, r1
 80060d0:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80060d4:	7bfb      	ldrb	r3, [r7, #15]
 80060d6:	3301      	adds	r3, #1
 80060d8:	73fb      	strb	r3, [r7, #15]
 80060da:	7bfa      	ldrb	r2, [r7, #15]
 80060dc:	79fb      	ldrb	r3, [r7, #7]
 80060de:	429a      	cmp	r2, r3
 80060e0:	f4ff af51 	bcc.w	8005f86 <adBms6830CreateConfigb+0x12>
  }
}
 80060e4:	bf00      	nop
 80060e6:	bf00      	nop
 80060e8:	3714      	adds	r7, #20
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr

080060f2 <adBms6830CreateClrflagData>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateClrflagData(uint8_t tIC, cell_asic *ic)
{
 80060f2:	b480      	push	{r7}
 80060f4:	b085      	sub	sp, #20
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	4603      	mov	r3, r0
 80060fa:	6039      	str	r1, [r7, #0]
 80060fc:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80060fe:	2300      	movs	r3, #0
 8006100:	73fb      	strb	r3, [r7, #15]
 8006102:	e12b      	b.n	800635c <adBms6830CreateClrflagData+0x26a>
  {
    ic[curr_ic].clrflag.tx_data[0] = (ic[curr_ic].clflag.cl_csflt & 0x00FF);
 8006104:	7bfb      	ldrb	r3, [r7, #15]
 8006106:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800610a:	fb02 f303 	mul.w	r3, r2, r3
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	4413      	add	r3, r2
 8006112:	8b99      	ldrh	r1, [r3, #28]
 8006114:	7bfb      	ldrb	r3, [r7, #15]
 8006116:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800611a:	fb02 f303 	mul.w	r3, r2, r3
 800611e:	683a      	ldr	r2, [r7, #0]
 8006120:	4413      	add	r3, r2
 8006122:	b2ca      	uxtb	r2, r1
 8006124:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
    ic[curr_ic].clrflag.tx_data[1] = ((ic[curr_ic].clflag.cl_csflt & 0xFF00) >> 8);
 8006128:	7bfb      	ldrb	r3, [r7, #15]
 800612a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800612e:	fb02 f303 	mul.w	r3, r2, r3
 8006132:	683a      	ldr	r2, [r7, #0]
 8006134:	4413      	add	r3, r2
 8006136:	8b9b      	ldrh	r3, [r3, #28]
 8006138:	0a1b      	lsrs	r3, r3, #8
 800613a:	b299      	uxth	r1, r3
 800613c:	7bfb      	ldrb	r3, [r7, #15]
 800613e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006142:	fb02 f303 	mul.w	r3, r2, r3
 8006146:	683a      	ldr	r2, [r7, #0]
 8006148:	4413      	add	r3, r2
 800614a:	b2ca      	uxtb	r2, r1
 800614c:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
    ic[curr_ic].clrflag.tx_data[2] = 0x00;
 8006150:	7bfb      	ldrb	r3, [r7, #15]
 8006152:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006156:	fb02 f303 	mul.w	r3, r2, r3
 800615a:	683a      	ldr	r2, [r7, #0]
 800615c:	4413      	add	r3, r2
 800615e:	2200      	movs	r2, #0
 8006160:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
    ic[curr_ic].clrflag.tx_data[3] = 0x00;
 8006164:	7bfb      	ldrb	r3, [r7, #15]
 8006166:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800616a:	fb02 f303 	mul.w	r3, r2, r3
 800616e:	683a      	ldr	r2, [r7, #0]
 8006170:	4413      	add	r3, r2
 8006172:	2200      	movs	r2, #0
 8006174:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8006178:	7bfb      	ldrb	r3, [r7, #15]
 800617a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800617e:	fb02 f303 	mul.w	r3, r2, r3
 8006182:	683a      	ldr	r2, [r7, #0]
 8006184:	4413      	add	r3, r2
 8006186:	7f9b      	ldrb	r3, [r3, #30]
 8006188:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800618c:	b2db      	uxtb	r3, r3
 800618e:	01db      	lsls	r3, r3, #7
 8006190:	b25a      	sxtb	r2, r3
 8006192:	7bfb      	ldrb	r3, [r7, #15]
 8006194:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006198:	fb01 f303 	mul.w	r3, r1, r3
 800619c:	6839      	ldr	r1, [r7, #0]
 800619e:	440b      	add	r3, r1
 80061a0:	7f9b      	ldrb	r3, [r3, #30]
 80061a2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	019b      	lsls	r3, r3, #6
 80061aa:	b25b      	sxtb	r3, r3
 80061ac:	4313      	orrs	r3, r2
 80061ae:	b25a      	sxtb	r2, r3
 80061b0:	7bfb      	ldrb	r3, [r7, #15]
 80061b2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80061b6:	fb01 f303 	mul.w	r3, r1, r3
 80061ba:	6839      	ldr	r1, [r7, #0]
 80061bc:	440b      	add	r3, r1
 80061be:	7f9b      	ldrb	r3, [r3, #30]
 80061c0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	015b      	lsls	r3, r3, #5
 80061c8:	b25b      	sxtb	r3, r3
 80061ca:	4313      	orrs	r3, r2
 80061cc:	b25a      	sxtb	r2, r3
 80061ce:	7bfb      	ldrb	r3, [r7, #15]
 80061d0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80061d4:	fb01 f303 	mul.w	r3, r1, r3
 80061d8:	6839      	ldr	r1, [r7, #0]
 80061da:	440b      	add	r3, r1
 80061dc:	7f9b      	ldrb	r3, [r3, #30]
 80061de:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	011b      	lsls	r3, r3, #4
 80061e6:	b25b      	sxtb	r3, r3
 80061e8:	4313      	orrs	r3, r2
 80061ea:	b25a      	sxtb	r2, r3
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 80061ec:	7bfb      	ldrb	r3, [r7, #15]
 80061ee:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80061f2:	fb01 f303 	mul.w	r3, r1, r3
 80061f6:	6839      	ldr	r1, [r7, #0]
 80061f8:	440b      	add	r3, r1
 80061fa:	7f9b      	ldrb	r3, [r3, #30]
 80061fc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006200:	b2db      	uxtb	r3, r3
 8006202:	00db      	lsls	r3, r3, #3
 8006204:	b25b      	sxtb	r3, r3
 8006206:	4313      	orrs	r3, r2
 8006208:	b25a      	sxtb	r2, r3
 800620a:	7bfb      	ldrb	r3, [r7, #15]
 800620c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006210:	fb01 f303 	mul.w	r3, r1, r3
 8006214:	6839      	ldr	r1, [r7, #0]
 8006216:	440b      	add	r3, r1
 8006218:	7f9b      	ldrb	r3, [r3, #30]
 800621a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800621e:	b2db      	uxtb	r3, r3
 8006220:	009b      	lsls	r3, r3, #2
 8006222:	b25b      	sxtb	r3, r3
 8006224:	4313      	orrs	r3, r2
 8006226:	b25a      	sxtb	r2, r3
 8006228:	7bfb      	ldrb	r3, [r7, #15]
 800622a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800622e:	fb01 f303 	mul.w	r3, r1, r3
 8006232:	6839      	ldr	r1, [r7, #0]
 8006234:	440b      	add	r3, r1
 8006236:	7f9b      	ldrb	r3, [r3, #30]
 8006238:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800623c:	b2db      	uxtb	r3, r3
 800623e:	005b      	lsls	r3, r3, #1
 8006240:	b25b      	sxtb	r3, r3
 8006242:	4313      	orrs	r3, r2
 8006244:	b25a      	sxtb	r2, r3
 8006246:	7bfb      	ldrb	r3, [r7, #15]
 8006248:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800624c:	fb01 f303 	mul.w	r3, r1, r3
 8006250:	6839      	ldr	r1, [r7, #0]
 8006252:	440b      	add	r3, r1
 8006254:	7f9b      	ldrb	r3, [r3, #30]
 8006256:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800625a:	b2db      	uxtb	r3, r3
 800625c:	b25b      	sxtb	r3, r3
 800625e:	4313      	orrs	r3, r2
 8006260:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8006262:	7bfb      	ldrb	r3, [r7, #15]
 8006264:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006268:	fb02 f303 	mul.w	r3, r2, r3
 800626c:	683a      	ldr	r2, [r7, #0]
 800626e:	4413      	add	r3, r2
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 8006270:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8006272:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 8006276:	7bfb      	ldrb	r3, [r7, #15]
 8006278:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800627c:	fb02 f303 	mul.w	r3, r2, r3
 8006280:	683a      	ldr	r2, [r7, #0]
 8006282:	4413      	add	r3, r2
 8006284:	7fdb      	ldrb	r3, [r3, #31]
 8006286:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800628a:	b2db      	uxtb	r3, r3
 800628c:	01db      	lsls	r3, r3, #7
 800628e:	b25a      	sxtb	r2, r3
 8006290:	7bfb      	ldrb	r3, [r7, #15]
 8006292:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006296:	fb01 f303 	mul.w	r3, r1, r3
 800629a:	6839      	ldr	r1, [r7, #0]
 800629c:	440b      	add	r3, r1
 800629e:	7fdb      	ldrb	r3, [r3, #31]
 80062a0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	019b      	lsls	r3, r3, #6
 80062a8:	b25b      	sxtb	r3, r3
 80062aa:	4313      	orrs	r3, r2
 80062ac:	b25a      	sxtb	r2, r3
 80062ae:	7bfb      	ldrb	r3, [r7, #15]
 80062b0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80062b4:	fb01 f303 	mul.w	r3, r1, r3
 80062b8:	6839      	ldr	r1, [r7, #0]
 80062ba:	440b      	add	r3, r1
 80062bc:	7fdb      	ldrb	r3, [r3, #31]
 80062be:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	011b      	lsls	r3, r3, #4
 80062c6:	b25b      	sxtb	r3, r3
 80062c8:	4313      	orrs	r3, r2
 80062ca:	b25a      	sxtb	r2, r3
 80062cc:	7bfb      	ldrb	r3, [r7, #15]
 80062ce:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80062d2:	fb01 f303 	mul.w	r3, r1, r3
 80062d6:	6839      	ldr	r1, [r7, #0]
 80062d8:	440b      	add	r3, r1
 80062da:	7fdb      	ldrb	r3, [r3, #31]
 80062dc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	00db      	lsls	r3, r3, #3
 80062e4:	b25b      	sxtb	r3, r3
 80062e6:	4313      	orrs	r3, r2
 80062e8:	b25a      	sxtb	r2, r3
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 80062ea:	7bfb      	ldrb	r3, [r7, #15]
 80062ec:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80062f0:	fb01 f303 	mul.w	r3, r1, r3
 80062f4:	6839      	ldr	r1, [r7, #0]
 80062f6:	440b      	add	r3, r1
 80062f8:	7fdb      	ldrb	r3, [r3, #31]
 80062fa:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80062fe:	b2db      	uxtb	r3, r3
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	b25b      	sxtb	r3, r3
 8006304:	4313      	orrs	r3, r2
 8006306:	b25a      	sxtb	r2, r3
 8006308:	7bfb      	ldrb	r3, [r7, #15]
 800630a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800630e:	fb01 f303 	mul.w	r3, r1, r3
 8006312:	6839      	ldr	r1, [r7, #0]
 8006314:	440b      	add	r3, r1
 8006316:	7fdb      	ldrb	r3, [r3, #31]
 8006318:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800631c:	b2db      	uxtb	r3, r3
 800631e:	005b      	lsls	r3, r3, #1
 8006320:	b25b      	sxtb	r3, r3
 8006322:	4313      	orrs	r3, r2
 8006324:	b25a      	sxtb	r2, r3
 8006326:	7bfb      	ldrb	r3, [r7, #15]
 8006328:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800632c:	fb01 f303 	mul.w	r3, r1, r3
 8006330:	6839      	ldr	r1, [r7, #0]
 8006332:	440b      	add	r3, r1
 8006334:	7fdb      	ldrb	r3, [r3, #31]
 8006336:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800633a:	b2db      	uxtb	r3, r3
 800633c:	b25b      	sxtb	r3, r3
 800633e:	4313      	orrs	r3, r2
 8006340:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 8006342:	7bfb      	ldrb	r3, [r7, #15]
 8006344:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006348:	fb02 f303 	mul.w	r3, r2, r3
 800634c:	683a      	ldr	r2, [r7, #0]
 800634e:	4413      	add	r3, r2
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 8006350:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 8006352:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006356:	7bfb      	ldrb	r3, [r7, #15]
 8006358:	3301      	adds	r3, #1
 800635a:	73fb      	strb	r3, [r7, #15]
 800635c:	7bfa      	ldrb	r2, [r7, #15]
 800635e:	79fb      	ldrb	r3, [r7, #7]
 8006360:	429a      	cmp	r2, r3
 8006362:	f4ff aecf 	bcc.w	8006104 <adBms6830CreateClrflagData+0x12>
  }
}
 8006366:	bf00      	nop
 8006368:	bf00      	nop
 800636a:	3714      	adds	r7, #20
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <adBms6830CreateComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateComm(uint8_t tIC, cell_asic *ic)
{
 8006374:	b480      	push	{r7}
 8006376:	b085      	sub	sp, #20
 8006378:	af00      	add	r7, sp, #0
 800637a:	4603      	mov	r3, r0
 800637c:	6039      	str	r1, [r7, #0]
 800637e:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006380:	2300      	movs	r3, #0
 8006382:	73fb      	strb	r3, [r7, #15]
 8006384:	e0a4      	b.n	80064d0 <adBms6830CreateComm+0x15c>
  {
    ic[curr_ic].com.tx_data[0] = ((ic[curr_ic].comm.icomm[0] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[0]   & 0x0F));
 8006386:	7bfb      	ldrb	r3, [r7, #15]
 8006388:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800638c:	fb02 f303 	mul.w	r3, r2, r3
 8006390:	683a      	ldr	r2, [r7, #0]
 8006392:	4413      	add	r3, r2
 8006394:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 8006398:	011b      	lsls	r3, r3, #4
 800639a:	b25a      	sxtb	r2, r3
 800639c:	7bfb      	ldrb	r3, [r7, #15]
 800639e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80063a2:	fb01 f303 	mul.w	r3, r1, r3
 80063a6:	6839      	ldr	r1, [r7, #0]
 80063a8:	440b      	add	r3, r1
 80063aa:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 80063ae:	b25b      	sxtb	r3, r3
 80063b0:	f003 030f 	and.w	r3, r3, #15
 80063b4:	b25b      	sxtb	r3, r3
 80063b6:	4313      	orrs	r3, r2
 80063b8:	b259      	sxtb	r1, r3
 80063ba:	7bfb      	ldrb	r3, [r7, #15]
 80063bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80063c0:	fb02 f303 	mul.w	r3, r2, r3
 80063c4:	683a      	ldr	r2, [r7, #0]
 80063c6:	4413      	add	r3, r2
 80063c8:	b2ca      	uxtb	r2, r1
 80063ca:	f883 2157 	strb.w	r2, [r3, #343]	@ 0x157
    ic[curr_ic].com.tx_data[1] = ((ic[curr_ic].comm.data[0] ));
 80063ce:	7bfb      	ldrb	r3, [r7, #15]
 80063d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80063d4:	fb02 f303 	mul.w	r3, r2, r3
 80063d8:	683a      	ldr	r2, [r7, #0]
 80063da:	441a      	add	r2, r3
 80063dc:	7bfb      	ldrb	r3, [r7, #15]
 80063de:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80063e2:	fb01 f303 	mul.w	r3, r1, r3
 80063e6:	6839      	ldr	r1, [r7, #0]
 80063e8:	440b      	add	r3, r1
 80063ea:	f892 2106 	ldrb.w	r2, [r2, #262]	@ 0x106
 80063ee:	f883 2158 	strb.w	r2, [r3, #344]	@ 0x158
    ic[curr_ic].com.tx_data[2] = ((ic[curr_ic].comm.icomm[1] & 0x0F)  << 4 ) | (ic[curr_ic].comm.fcomm[1]   & 0x0F);
 80063f2:	7bfb      	ldrb	r3, [r7, #15]
 80063f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80063f8:	fb02 f303 	mul.w	r3, r2, r3
 80063fc:	683a      	ldr	r2, [r7, #0]
 80063fe:	4413      	add	r3, r2
 8006400:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8006404:	011b      	lsls	r3, r3, #4
 8006406:	b25a      	sxtb	r2, r3
 8006408:	7bfb      	ldrb	r3, [r7, #15]
 800640a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800640e:	fb01 f303 	mul.w	r3, r1, r3
 8006412:	6839      	ldr	r1, [r7, #0]
 8006414:	440b      	add	r3, r1
 8006416:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 800641a:	b25b      	sxtb	r3, r3
 800641c:	f003 030f 	and.w	r3, r3, #15
 8006420:	b25b      	sxtb	r3, r3
 8006422:	4313      	orrs	r3, r2
 8006424:	b259      	sxtb	r1, r3
 8006426:	7bfb      	ldrb	r3, [r7, #15]
 8006428:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800642c:	fb02 f303 	mul.w	r3, r2, r3
 8006430:	683a      	ldr	r2, [r7, #0]
 8006432:	4413      	add	r3, r2
 8006434:	b2ca      	uxtb	r2, r1
 8006436:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
    ic[curr_ic].com.tx_data[3] = ((ic[curr_ic].comm.data[1]));
 800643a:	7bfb      	ldrb	r3, [r7, #15]
 800643c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006440:	fb02 f303 	mul.w	r3, r2, r3
 8006444:	683a      	ldr	r2, [r7, #0]
 8006446:	441a      	add	r2, r3
 8006448:	7bfb      	ldrb	r3, [r7, #15]
 800644a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800644e:	fb01 f303 	mul.w	r3, r1, r3
 8006452:	6839      	ldr	r1, [r7, #0]
 8006454:	440b      	add	r3, r1
 8006456:	f892 2107 	ldrb.w	r2, [r2, #263]	@ 0x107
 800645a:	f883 215a 	strb.w	r2, [r3, #346]	@ 0x15a
    ic[curr_ic].com.tx_data[4] = ((ic[curr_ic].comm.icomm[2] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[2]   & 0x0F));
 800645e:	7bfb      	ldrb	r3, [r7, #15]
 8006460:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006464:	fb02 f303 	mul.w	r3, r2, r3
 8006468:	683a      	ldr	r2, [r7, #0]
 800646a:	4413      	add	r3, r2
 800646c:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8006470:	011b      	lsls	r3, r3, #4
 8006472:	b25a      	sxtb	r2, r3
 8006474:	7bfb      	ldrb	r3, [r7, #15]
 8006476:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800647a:	fb01 f303 	mul.w	r3, r1, r3
 800647e:	6839      	ldr	r1, [r7, #0]
 8006480:	440b      	add	r3, r1
 8006482:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8006486:	b25b      	sxtb	r3, r3
 8006488:	f003 030f 	and.w	r3, r3, #15
 800648c:	b25b      	sxtb	r3, r3
 800648e:	4313      	orrs	r3, r2
 8006490:	b259      	sxtb	r1, r3
 8006492:	7bfb      	ldrb	r3, [r7, #15]
 8006494:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006498:	fb02 f303 	mul.w	r3, r2, r3
 800649c:	683a      	ldr	r2, [r7, #0]
 800649e:	4413      	add	r3, r2
 80064a0:	b2ca      	uxtb	r2, r1
 80064a2:	f883 215b 	strb.w	r2, [r3, #347]	@ 0x15b
    ic[curr_ic].com.tx_data[5] = ((ic[curr_ic].comm.data[2]));
 80064a6:	7bfb      	ldrb	r3, [r7, #15]
 80064a8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80064ac:	fb02 f303 	mul.w	r3, r2, r3
 80064b0:	683a      	ldr	r2, [r7, #0]
 80064b2:	441a      	add	r2, r3
 80064b4:	7bfb      	ldrb	r3, [r7, #15]
 80064b6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80064ba:	fb01 f303 	mul.w	r3, r1, r3
 80064be:	6839      	ldr	r1, [r7, #0]
 80064c0:	440b      	add	r3, r1
 80064c2:	f892 2108 	ldrb.w	r2, [r2, #264]	@ 0x108
 80064c6:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80064ca:	7bfb      	ldrb	r3, [r7, #15]
 80064cc:	3301      	adds	r3, #1
 80064ce:	73fb      	strb	r3, [r7, #15]
 80064d0:	7bfa      	ldrb	r2, [r7, #15]
 80064d2:	79fb      	ldrb	r3, [r7, #7]
 80064d4:	429a      	cmp	r2, r3
 80064d6:	f4ff af56 	bcc.w	8006386 <adBms6830CreateComm+0x12>
  }
}
 80064da:	bf00      	nop
 80064dc:	bf00      	nop
 80064de:	3714      	adds	r7, #20
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <adBms6830CreatePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwma(uint8_t tIC, cell_asic *ic)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b085      	sub	sp, #20
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	4603      	mov	r3, r0
 80064f0:	6039      	str	r1, [r7, #0]
 80064f2:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80064f4:	2300      	movs	r3, #0
 80064f6:	73fb      	strb	r3, [r7, #15]
 80064f8:	e0da      	b.n	80066b0 <adBms6830CreatePwma+0x1c8>
  {
    ic[curr_ic].pwma.tx_data[0] = ((ic[curr_ic].PwmA.pwma[1] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[0] & 0x0F));
 80064fa:	7bfb      	ldrb	r3, [r7, #15]
 80064fc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006500:	fb02 f303 	mul.w	r3, r2, r3
 8006504:	683a      	ldr	r2, [r7, #0]
 8006506:	4413      	add	r3, r2
 8006508:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 800650c:	011b      	lsls	r3, r3, #4
 800650e:	b25a      	sxtb	r2, r3
 8006510:	7bfb      	ldrb	r3, [r7, #15]
 8006512:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006516:	fb01 f303 	mul.w	r3, r1, r3
 800651a:	6839      	ldr	r1, [r7, #0]
 800651c:	440b      	add	r3, r1
 800651e:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8006522:	b25b      	sxtb	r3, r3
 8006524:	f003 030f 	and.w	r3, r3, #15
 8006528:	b25b      	sxtb	r3, r3
 800652a:	4313      	orrs	r3, r2
 800652c:	b259      	sxtb	r1, r3
 800652e:	7bfb      	ldrb	r3, [r7, #15]
 8006530:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006534:	fb02 f303 	mul.w	r3, r2, r3
 8006538:	683a      	ldr	r2, [r7, #0]
 800653a:	4413      	add	r3, r2
 800653c:	b2ca      	uxtb	r2, r1
 800653e:	f883 2165 	strb.w	r2, [r3, #357]	@ 0x165
    ic[curr_ic].pwma.tx_data[1] = ((ic[curr_ic].PwmA.pwma[3] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[2] & 0x0F));
 8006542:	7bfb      	ldrb	r3, [r7, #15]
 8006544:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006548:	fb02 f303 	mul.w	r3, r2, r3
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	4413      	add	r3, r2
 8006550:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8006554:	011b      	lsls	r3, r3, #4
 8006556:	b25a      	sxtb	r2, r3
 8006558:	7bfb      	ldrb	r3, [r7, #15]
 800655a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800655e:	fb01 f303 	mul.w	r3, r1, r3
 8006562:	6839      	ldr	r1, [r7, #0]
 8006564:	440b      	add	r3, r1
 8006566:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 800656a:	b25b      	sxtb	r3, r3
 800656c:	f003 030f 	and.w	r3, r3, #15
 8006570:	b25b      	sxtb	r3, r3
 8006572:	4313      	orrs	r3, r2
 8006574:	b259      	sxtb	r1, r3
 8006576:	7bfb      	ldrb	r3, [r7, #15]
 8006578:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800657c:	fb02 f303 	mul.w	r3, r2, r3
 8006580:	683a      	ldr	r2, [r7, #0]
 8006582:	4413      	add	r3, r2
 8006584:	b2ca      	uxtb	r2, r1
 8006586:	f883 2166 	strb.w	r2, [r3, #358]	@ 0x166
    ic[curr_ic].pwma.tx_data[2] = ((ic[curr_ic].PwmA.pwma[5] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[4] & 0x0F));
 800658a:	7bfb      	ldrb	r3, [r7, #15]
 800658c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006590:	fb02 f303 	mul.w	r3, r2, r3
 8006594:	683a      	ldr	r2, [r7, #0]
 8006596:	4413      	add	r3, r2
 8006598:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800659c:	011b      	lsls	r3, r3, #4
 800659e:	b25a      	sxtb	r2, r3
 80065a0:	7bfb      	ldrb	r3, [r7, #15]
 80065a2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80065a6:	fb01 f303 	mul.w	r3, r1, r3
 80065aa:	6839      	ldr	r1, [r7, #0]
 80065ac:	440b      	add	r3, r1
 80065ae:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80065b2:	b25b      	sxtb	r3, r3
 80065b4:	f003 030f 	and.w	r3, r3, #15
 80065b8:	b25b      	sxtb	r3, r3
 80065ba:	4313      	orrs	r3, r2
 80065bc:	b259      	sxtb	r1, r3
 80065be:	7bfb      	ldrb	r3, [r7, #15]
 80065c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065c4:	fb02 f303 	mul.w	r3, r2, r3
 80065c8:	683a      	ldr	r2, [r7, #0]
 80065ca:	4413      	add	r3, r2
 80065cc:	b2ca      	uxtb	r2, r1
 80065ce:	f883 2167 	strb.w	r2, [r3, #359]	@ 0x167
    ic[curr_ic].pwma.tx_data[3] = ((ic[curr_ic].PwmA.pwma[7] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[6] & 0x0F));
 80065d2:	7bfb      	ldrb	r3, [r7, #15]
 80065d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065d8:	fb02 f303 	mul.w	r3, r2, r3
 80065dc:	683a      	ldr	r2, [r7, #0]
 80065de:	4413      	add	r3, r2
 80065e0:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 80065e4:	011b      	lsls	r3, r3, #4
 80065e6:	b25a      	sxtb	r2, r3
 80065e8:	7bfb      	ldrb	r3, [r7, #15]
 80065ea:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80065ee:	fb01 f303 	mul.w	r3, r1, r3
 80065f2:	6839      	ldr	r1, [r7, #0]
 80065f4:	440b      	add	r3, r1
 80065f6:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 80065fa:	b25b      	sxtb	r3, r3
 80065fc:	f003 030f 	and.w	r3, r3, #15
 8006600:	b25b      	sxtb	r3, r3
 8006602:	4313      	orrs	r3, r2
 8006604:	b259      	sxtb	r1, r3
 8006606:	7bfb      	ldrb	r3, [r7, #15]
 8006608:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800660c:	fb02 f303 	mul.w	r3, r2, r3
 8006610:	683a      	ldr	r2, [r7, #0]
 8006612:	4413      	add	r3, r2
 8006614:	b2ca      	uxtb	r2, r1
 8006616:	f883 2168 	strb.w	r2, [r3, #360]	@ 0x168
    ic[curr_ic].pwma.tx_data[4] = ((ic[curr_ic].PwmA.pwma[9] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[8] & 0x0F));
 800661a:	7bfb      	ldrb	r3, [r7, #15]
 800661c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006620:	fb02 f303 	mul.w	r3, r2, r3
 8006624:	683a      	ldr	r2, [r7, #0]
 8006626:	4413      	add	r3, r2
 8006628:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 800662c:	011b      	lsls	r3, r3, #4
 800662e:	b25a      	sxtb	r2, r3
 8006630:	7bfb      	ldrb	r3, [r7, #15]
 8006632:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006636:	fb01 f303 	mul.w	r3, r1, r3
 800663a:	6839      	ldr	r1, [r7, #0]
 800663c:	440b      	add	r3, r1
 800663e:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8006642:	b25b      	sxtb	r3, r3
 8006644:	f003 030f 	and.w	r3, r3, #15
 8006648:	b25b      	sxtb	r3, r3
 800664a:	4313      	orrs	r3, r2
 800664c:	b259      	sxtb	r1, r3
 800664e:	7bfb      	ldrb	r3, [r7, #15]
 8006650:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006654:	fb02 f303 	mul.w	r3, r2, r3
 8006658:	683a      	ldr	r2, [r7, #0]
 800665a:	4413      	add	r3, r2
 800665c:	b2ca      	uxtb	r2, r1
 800665e:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
    ic[curr_ic].pwma.tx_data[5] = ((ic[curr_ic].PwmA.pwma[11] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[10] & 0x0F));
 8006662:	7bfb      	ldrb	r3, [r7, #15]
 8006664:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006668:	fb02 f303 	mul.w	r3, r2, r3
 800666c:	683a      	ldr	r2, [r7, #0]
 800666e:	4413      	add	r3, r2
 8006670:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8006674:	011b      	lsls	r3, r3, #4
 8006676:	b25a      	sxtb	r2, r3
 8006678:	7bfb      	ldrb	r3, [r7, #15]
 800667a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800667e:	fb01 f303 	mul.w	r3, r1, r3
 8006682:	6839      	ldr	r1, [r7, #0]
 8006684:	440b      	add	r3, r1
 8006686:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800668a:	b25b      	sxtb	r3, r3
 800668c:	f003 030f 	and.w	r3, r3, #15
 8006690:	b25b      	sxtb	r3, r3
 8006692:	4313      	orrs	r3, r2
 8006694:	b259      	sxtb	r1, r3
 8006696:	7bfb      	ldrb	r3, [r7, #15]
 8006698:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800669c:	fb02 f303 	mul.w	r3, r2, r3
 80066a0:	683a      	ldr	r2, [r7, #0]
 80066a2:	4413      	add	r3, r2
 80066a4:	b2ca      	uxtb	r2, r1
 80066a6:	f883 216a 	strb.w	r2, [r3, #362]	@ 0x16a
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80066aa:	7bfb      	ldrb	r3, [r7, #15]
 80066ac:	3301      	adds	r3, #1
 80066ae:	73fb      	strb	r3, [r7, #15]
 80066b0:	7bfa      	ldrb	r2, [r7, #15]
 80066b2:	79fb      	ldrb	r3, [r7, #7]
 80066b4:	429a      	cmp	r2, r3
 80066b6:	f4ff af20 	bcc.w	80064fa <adBms6830CreatePwma+0x12>
  }
}
 80066ba:	bf00      	nop
 80066bc:	bf00      	nop
 80066be:	3714      	adds	r7, #20
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <adBms6830CreatePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwmb(uint8_t tIC, cell_asic *ic)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b085      	sub	sp, #20
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	4603      	mov	r3, r0
 80066d0:	6039      	str	r1, [r7, #0]
 80066d2:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80066d4:	2300      	movs	r3, #0
 80066d6:	73fb      	strb	r3, [r7, #15]
 80066d8:	e04a      	b.n	8006770 <adBms6830CreatePwmb+0xa8>
  {
    ic[curr_ic].pwmb.tx_data[0] = ((ic[curr_ic].PwmB.pwmb[1] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[0] & 0x0F));
 80066da:	7bfb      	ldrb	r3, [r7, #15]
 80066dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80066e0:	fb02 f303 	mul.w	r3, r2, r3
 80066e4:	683a      	ldr	r2, [r7, #0]
 80066e6:	4413      	add	r3, r2
 80066e8:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 80066ec:	011b      	lsls	r3, r3, #4
 80066ee:	b25a      	sxtb	r2, r3
 80066f0:	7bfb      	ldrb	r3, [r7, #15]
 80066f2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80066f6:	fb01 f303 	mul.w	r3, r1, r3
 80066fa:	6839      	ldr	r1, [r7, #0]
 80066fc:	440b      	add	r3, r1
 80066fe:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8006702:	b25b      	sxtb	r3, r3
 8006704:	f003 030f 	and.w	r3, r3, #15
 8006708:	b25b      	sxtb	r3, r3
 800670a:	4313      	orrs	r3, r2
 800670c:	b259      	sxtb	r1, r3
 800670e:	7bfb      	ldrb	r3, [r7, #15]
 8006710:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006714:	fb02 f303 	mul.w	r3, r2, r3
 8006718:	683a      	ldr	r2, [r7, #0]
 800671a:	4413      	add	r3, r2
 800671c:	b2ca      	uxtb	r2, r1
 800671e:	f883 2173 	strb.w	r2, [r3, #371]	@ 0x173
    ic[curr_ic].pwmb.tx_data[1] = ((ic[curr_ic].PwmB.pwmb[3] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[2] & 0x0F));
 8006722:	7bfb      	ldrb	r3, [r7, #15]
 8006724:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006728:	fb02 f303 	mul.w	r3, r2, r3
 800672c:	683a      	ldr	r2, [r7, #0]
 800672e:	4413      	add	r3, r2
 8006730:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8006734:	011b      	lsls	r3, r3, #4
 8006736:	b25a      	sxtb	r2, r3
 8006738:	7bfb      	ldrb	r3, [r7, #15]
 800673a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800673e:	fb01 f303 	mul.w	r3, r1, r3
 8006742:	6839      	ldr	r1, [r7, #0]
 8006744:	440b      	add	r3, r1
 8006746:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 800674a:	b25b      	sxtb	r3, r3
 800674c:	f003 030f 	and.w	r3, r3, #15
 8006750:	b25b      	sxtb	r3, r3
 8006752:	4313      	orrs	r3, r2
 8006754:	b259      	sxtb	r1, r3
 8006756:	7bfb      	ldrb	r3, [r7, #15]
 8006758:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800675c:	fb02 f303 	mul.w	r3, r2, r3
 8006760:	683a      	ldr	r2, [r7, #0]
 8006762:	4413      	add	r3, r2
 8006764:	b2ca      	uxtb	r2, r1
 8006766:	f883 2174 	strb.w	r2, [r3, #372]	@ 0x174
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800676a:	7bfb      	ldrb	r3, [r7, #15]
 800676c:	3301      	adds	r3, #1
 800676e:	73fb      	strb	r3, [r7, #15]
 8006770:	7bfa      	ldrb	r2, [r7, #15]
 8006772:	79fb      	ldrb	r3, [r7, #7]
 8006774:	429a      	cmp	r2, r3
 8006776:	d3b0      	bcc.n	80066da <adBms6830CreatePwmb+0x12>
  }
}
 8006778:	bf00      	nop
 800677a:	bf00      	nop
 800677c:	3714      	adds	r7, #20
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr
	...

08006788 <adbms_main>:
LOOP_MEASURMENT MEASURE_AUX             = DISABLED;        /*   This is ENABLED or DISABLED       */
LOOP_MEASURMENT MEASURE_RAUX            = DISABLED;        /*   This is ENABLED or DISABLED       */
LOOP_MEASURMENT MEASURE_STAT            = DISABLED;        /*   This is ENABLED or DISABLED       */

void adbms_main()
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b082      	sub	sp, #8
 800678c:	af00      	add	r7, sp, #0
  printMenu();
 800678e:	f003 f9bb 	bl	8009b08 <printMenu>
  adBms6830_init_config(TOTAL_IC, &IC[0]);
 8006792:	490a      	ldr	r1, [pc, #40]	@ (80067bc <adbms_main+0x34>)
 8006794:	2001      	movs	r0, #1
 8006796:	f000 f91f 	bl	80069d8 <adBms6830_init_config>
    int user_command;
#ifdef MBED
    pc.scanf("%d", &user_command);
    pc.printf("Enter cmd:%d\n", user_command);
#else
    scanf("%d", &user_command);
 800679a:	1d3b      	adds	r3, r7, #4
 800679c:	4619      	mov	r1, r3
 800679e:	4808      	ldr	r0, [pc, #32]	@ (80067c0 <adbms_main+0x38>)
 80067a0:	f009 f9c6 	bl	800fb30 <iscanf>
    printf("Enter cmd:%d\n", user_command);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	4619      	mov	r1, r3
 80067a8:	4806      	ldr	r0, [pc, #24]	@ (80067c4 <adbms_main+0x3c>)
 80067aa:	f009 f949 	bl	800fa40 <iprintf>
#endif
    run_command(user_command);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4618      	mov	r0, r3
 80067b2:	f000 f809 	bl	80067c8 <run_command>
  {
 80067b6:	bf00      	nop
 80067b8:	e7ef      	b.n	800679a <adbms_main+0x12>
 80067ba:	bf00      	nop
 80067bc:	20000164 	.word	0x20000164
 80067c0:	08011428 	.word	0x08011428
 80067c4:	0801142c 	.word	0x0801142c

080067c8 <run_command>:
  }
}

void run_command(int cmd)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af02      	add	r7, sp, #8
 80067ce:	6078      	str	r0, [r7, #4]
  switch(cmd)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2b15      	cmp	r3, #21
 80067d4:	f200 80e6 	bhi.w	80069a4 <run_command+0x1dc>
 80067d8:	a201      	add	r2, pc, #4	@ (adr r2, 80067e0 <run_command+0x18>)
 80067da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067de:	bf00      	nop
 80067e0:	0800699f 	.word	0x0800699f
 80067e4:	08006839 	.word	0x08006839
 80067e8:	08006843 	.word	0x08006843
 80067ec:	0800684d 	.word	0x0800684d
 80067f0:	08006855 	.word	0x08006855
 80067f4:	0800685f 	.word	0x0800685f
 80067f8:	08006867 	.word	0x08006867
 80067fc:	08006871 	.word	0x08006871
 8006800:	08006879 	.word	0x08006879
 8006804:	08006883 	.word	0x08006883
 8006808:	0800688b 	.word	0x0800688b
 800680c:	08006895 	.word	0x08006895
 8006810:	0800689f 	.word	0x0800689f
 8006814:	080068a9 	.word	0x080068a9
 8006818:	080068b3 	.word	0x080068b3
 800681c:	080068bd 	.word	0x080068bd
 8006820:	080068c7 	.word	0x080068c7
 8006824:	08006975 	.word	0x08006975
 8006828:	0800697d 	.word	0x0800697d
 800682c:	08006985 	.word	0x08006985
 8006830:	0800698d 	.word	0x0800698d
 8006834:	08006995 	.word	0x08006995
  {

  case 1:
    adBms6830_write_read_config(TOTAL_IC, &IC[0]);
 8006838:	495e      	ldr	r1, [pc, #376]	@ (80069b4 <run_command+0x1ec>)
 800683a:	2001      	movs	r0, #1
 800683c:	f000 f930 	bl	8006aa0 <adBms6830_write_read_config>
    break;
 8006840:	e0b4      	b.n	80069ac <run_command+0x1e4>

  case 2:
    adBms6830_read_config(TOTAL_IC, &IC[0]);
 8006842:	495c      	ldr	r1, [pc, #368]	@ (80069b4 <run_command+0x1ec>)
 8006844:	2001      	movs	r0, #1
 8006846:	f000 f995 	bl	8006b74 <adBms6830_read_config>
    break;
 800684a:	e0af      	b.n	80069ac <run_command+0x1e4>

  case 3:
    adBms6830_start_adc_cell_voltage_measurment(TOTAL_IC);
 800684c:	2001      	movs	r0, #1
 800684e:	f000 f9b9 	bl	8006bc4 <adBms6830_start_adc_cell_voltage_measurment>
    break;
 8006852:	e0ab      	b.n	80069ac <run_command+0x1e4>

  case 4:
    adBms6830_read_cell_voltages(TOTAL_IC, &IC[0]);
 8006854:	4957      	ldr	r1, [pc, #348]	@ (80069b4 <run_command+0x1ec>)
 8006856:	2001      	movs	r0, #1
 8006858:	f000 f9ee 	bl	8006c38 <adBms6830_read_cell_voltages>
    break;
 800685c:	e0a6      	b.n	80069ac <run_command+0x1e4>

  case 5:
    adBms6830_start_adc_s_voltage_measurment(TOTAL_IC);
 800685e:	2001      	movs	r0, #1
 8006860:	f000 fa3a 	bl	8006cd8 <adBms6830_start_adc_s_voltage_measurment>
    break;
 8006864:	e0a2      	b.n	80069ac <run_command+0x1e4>

  case 6:
    adBms6830_read_s_voltages(TOTAL_IC, &IC[0]);
 8006866:	4953      	ldr	r1, [pc, #332]	@ (80069b4 <run_command+0x1ec>)
 8006868:	2001      	movs	r0, #1
 800686a:	f000 fa65 	bl	8006d38 <adBms6830_read_s_voltages>
    break;
 800686e:	e09d      	b.n	80069ac <run_command+0x1e4>

  case 7:
    adBms6830_start_avgcell_voltage_measurment(TOTAL_IC);
 8006870:	2001      	movs	r0, #1
 8006872:	f000 fab1 	bl	8006dd8 <adBms6830_start_avgcell_voltage_measurment>
    break;
 8006876:	e099      	b.n	80069ac <run_command+0x1e4>

  case 8:
    adBms6830_read_avgcell_voltages(TOTAL_IC, &IC[0]);
 8006878:	494e      	ldr	r1, [pc, #312]	@ (80069b4 <run_command+0x1ec>)
 800687a:	2001      	movs	r0, #1
 800687c:	f000 fae2 	bl	8006e44 <adBms6830_read_avgcell_voltages>
    break;
 8006880:	e094      	b.n	80069ac <run_command+0x1e4>

  case 9:
    adBms6830_start_fcell_voltage_measurment(TOTAL_IC);
 8006882:	2001      	movs	r0, #1
 8006884:	f000 fb2e 	bl	8006ee4 <adBms6830_start_fcell_voltage_measurment>
    break;
 8006888:	e090      	b.n	80069ac <run_command+0x1e4>

  case 10:
    adBms6830_read_fcell_voltages(TOTAL_IC, &IC[0]);
 800688a:	494a      	ldr	r1, [pc, #296]	@ (80069b4 <run_command+0x1ec>)
 800688c:	2001      	movs	r0, #1
 800688e:	f000 fb63 	bl	8006f58 <adBms6830_read_fcell_voltages>
    break;
 8006892:	e08b      	b.n	80069ac <run_command+0x1e4>

  case 11:
    adBms6830_start_aux_voltage_measurment(TOTAL_IC, &IC[0]);
 8006894:	4947      	ldr	r1, [pc, #284]	@ (80069b4 <run_command+0x1ec>)
 8006896:	2001      	movs	r0, #1
 8006898:	f000 fbae 	bl	8006ff8 <adBms6830_start_aux_voltage_measurment>
    break;
 800689c:	e086      	b.n	80069ac <run_command+0x1e4>

  case 12:
    adBms6830_read_aux_voltages(TOTAL_IC, &IC[0]);
 800689e:	4945      	ldr	r1, [pc, #276]	@ (80069b4 <run_command+0x1ec>)
 80068a0:	2001      	movs	r0, #1
 80068a2:	f000 fc07 	bl	80070b4 <adBms6830_read_aux_voltages>
    break;
 80068a6:	e081      	b.n	80069ac <run_command+0x1e4>

  case 13:
    adBms6830_start_raux_voltage_measurment(TOTAL_IC, &IC[0]);
 80068a8:	4942      	ldr	r1, [pc, #264]	@ (80069b4 <run_command+0x1ec>)
 80068aa:	2001      	movs	r0, #1
 80068ac:	f000 fc3e 	bl	800712c <adBms6830_start_raux_voltage_measurment>
    break;
 80068b0:	e07c      	b.n	80069ac <run_command+0x1e4>

  case 14:
    adBms6830_read_raux_voltages(TOTAL_IC, &IC[0]);
 80068b2:	4940      	ldr	r1, [pc, #256]	@ (80069b4 <run_command+0x1ec>)
 80068b4:	2001      	movs	r0, #1
 80068b6:	f000 fc8f 	bl	80071d8 <adBms6830_read_raux_voltages>
    break;
 80068ba:	e077      	b.n	80069ac <run_command+0x1e4>

  case 15:
    adBms6830_read_status_registers(TOTAL_IC, &IC[0]);
 80068bc:	493d      	ldr	r1, [pc, #244]	@ (80069b4 <run_command+0x1ec>)
 80068be:	2001      	movs	r0, #1
 80068c0:	f000 fcc6 	bl	8007250 <adBms6830_read_status_registers>
    break;
 80068c4:	e072      	b.n	80069ac <run_command+0x1e4>

  case 16:
    loop_count = 0;
 80068c6:	4b3c      	ldr	r3, [pc, #240]	@ (80069b8 <run_command+0x1f0>)
 80068c8:	2200      	movs	r2, #0
 80068ca:	601a      	str	r2, [r3, #0]
    adBmsWakeupIc(TOTAL_IC);
 80068cc:	2001      	movs	r0, #1
 80068ce:	f001 f841 	bl	8007954 <adBmsWakeupIc>
    adBmsWriteData(TOTAL_IC, &IC[0], WRCFGA, Config, A);
 80068d2:	2301      	movs	r3, #1
 80068d4:	9300      	str	r3, [sp, #0]
 80068d6:	2308      	movs	r3, #8
 80068d8:	4a38      	ldr	r2, [pc, #224]	@ (80069bc <run_command+0x1f4>)
 80068da:	4936      	ldr	r1, [pc, #216]	@ (80069b4 <run_command+0x1ec>)
 80068dc:	2001      	movs	r0, #1
 80068de:	f7fb fa4f 	bl	8001d80 <adBmsWriteData>
    adBmsWriteData(TOTAL_IC, &IC[0], WRCFGB, Config, B);
 80068e2:	2302      	movs	r3, #2
 80068e4:	9300      	str	r3, [sp, #0]
 80068e6:	2308      	movs	r3, #8
 80068e8:	4a35      	ldr	r2, [pc, #212]	@ (80069c0 <run_command+0x1f8>)
 80068ea:	4932      	ldr	r1, [pc, #200]	@ (80069b4 <run_command+0x1ec>)
 80068ec:	2001      	movs	r0, #1
 80068ee:	f7fb fa47 	bl	8001d80 <adBmsWriteData>
    adBmsWakeupIc(TOTAL_IC);
 80068f2:	2001      	movs	r0, #1
 80068f4:	f001 f82e 	bl	8007954 <adBmsWakeupIc>
    adBms6830_Adcv(REDUNDANT_MEASUREMENT, CONTINUOUS, DISCHARGE_PERMITTED, RESET_FILTER, CELL_OPEN_WIRE_DETECTION);
 80068f8:	4b32      	ldr	r3, [pc, #200]	@ (80069c4 <run_command+0x1fc>)
 80068fa:	7818      	ldrb	r0, [r3, #0]
 80068fc:	4b32      	ldr	r3, [pc, #200]	@ (80069c8 <run_command+0x200>)
 80068fe:	781a      	ldrb	r2, [r3, #0]
 8006900:	4b32      	ldr	r3, [pc, #200]	@ (80069cc <run_command+0x204>)
 8006902:	7819      	ldrb	r1, [r3, #0]
 8006904:	4b32      	ldr	r3, [pc, #200]	@ (80069d0 <run_command+0x208>)
 8006906:	781b      	ldrb	r3, [r3, #0]
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	460b      	mov	r3, r1
 800690c:	2101      	movs	r1, #1
 800690e:	f7fb fc1f 	bl	8002150 <adBms6830_Adcv>
    Delay_ms(1); // ADCs are updated at their conversion rate is 1ms
 8006912:	2001      	movs	r0, #1
 8006914:	f000 ff84 	bl	8007820 <Delay_ms>
    adBms6830_Adcv(RD_ON, CONTINUOUS, DISCHARGE_PERMITTED, RESET_FILTER, CELL_OPEN_WIRE_DETECTION);
 8006918:	4b2b      	ldr	r3, [pc, #172]	@ (80069c8 <run_command+0x200>)
 800691a:	781a      	ldrb	r2, [r3, #0]
 800691c:	4b2b      	ldr	r3, [pc, #172]	@ (80069cc <run_command+0x204>)
 800691e:	7819      	ldrb	r1, [r3, #0]
 8006920:	4b2b      	ldr	r3, [pc, #172]	@ (80069d0 <run_command+0x208>)
 8006922:	781b      	ldrb	r3, [r3, #0]
 8006924:	9300      	str	r3, [sp, #0]
 8006926:	460b      	mov	r3, r1
 8006928:	2101      	movs	r1, #1
 800692a:	2001      	movs	r0, #1
 800692c:	f7fb fc10 	bl	8002150 <adBms6830_Adcv>
    Delay_ms(1); // ADCs are updated at their conversion rate is 1ms
 8006930:	2001      	movs	r0, #1
 8006932:	f000 ff75 	bl	8007820 <Delay_ms>
    adBms6830_Adsv(CONTINUOUS, DISCHARGE_PERMITTED, CELL_OPEN_WIRE_DETECTION);
 8006936:	4b24      	ldr	r3, [pc, #144]	@ (80069c8 <run_command+0x200>)
 8006938:	781b      	ldrb	r3, [r3, #0]
 800693a:	4a25      	ldr	r2, [pc, #148]	@ (80069d0 <run_command+0x208>)
 800693c:	7812      	ldrb	r2, [r2, #0]
 800693e:	4619      	mov	r1, r3
 8006940:	2001      	movs	r0, #1
 8006942:	f7fb fc38 	bl	80021b6 <adBms6830_Adsv>
    Delay_ms(8); // ADCs are updated at their conversion rate is 8ms
 8006946:	2008      	movs	r0, #8
 8006948:	f000 ff6a 	bl	8007820 <Delay_ms>
    while(loop_count < LOOP_MEASUREMENT_COUNT)
 800694c:	e00a      	b.n	8006964 <run_command+0x19c>
    {
      measurement_loop();
 800694e:	f000 fd19 	bl	8007384 <measurement_loop>
      Delay_ms(MEASUREMENT_LOOP_TIME);
 8006952:	230a      	movs	r3, #10
 8006954:	4618      	mov	r0, r3
 8006956:	f000 ff63 	bl	8007820 <Delay_ms>
      loop_count = loop_count + 1;
 800695a:	4b17      	ldr	r3, [pc, #92]	@ (80069b8 <run_command+0x1f0>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	3301      	adds	r3, #1
 8006960:	4a15      	ldr	r2, [pc, #84]	@ (80069b8 <run_command+0x1f0>)
 8006962:	6013      	str	r3, [r2, #0]
    while(loop_count < LOOP_MEASUREMENT_COUNT)
 8006964:	4b14      	ldr	r3, [pc, #80]	@ (80069b8 <run_command+0x1f0>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	2201      	movs	r2, #1
 800696a:	4293      	cmp	r3, r2
 800696c:	d3ef      	bcc.n	800694e <run_command+0x186>
    }
    printMenu();
 800696e:	f003 f8cb 	bl	8009b08 <printMenu>
    break;
 8006972:	e01b      	b.n	80069ac <run_command+0x1e4>

  case 17:
    adBms6830_clear_cell_measurement(TOTAL_IC);
 8006974:	2001      	movs	r0, #1
 8006976:	f000 fef3 	bl	8007760 <adBms6830_clear_cell_measurement>
    break;
 800697a:	e017      	b.n	80069ac <run_command+0x1e4>

  case 18:
    adBms6830_clear_aux_measurement(TOTAL_IC);
 800697c:	2001      	movs	r0, #1
 800697e:	f000 ff07 	bl	8007790 <adBms6830_clear_aux_measurement>
    break;
 8006982:	e013      	b.n	80069ac <run_command+0x1e4>

  case 19:
    adBms6830_clear_spin_measurement(TOTAL_IC);
 8006984:	2001      	movs	r0, #1
 8006986:	f000 ff1b 	bl	80077c0 <adBms6830_clear_spin_measurement>
    break;
 800698a:	e00f      	b.n	80069ac <run_command+0x1e4>

  case 20:
    adBms6830_clear_fcell_measurement(TOTAL_IC);
 800698c:	2001      	movs	r0, #1
 800698e:	f000 ff2f 	bl	80077f0 <adBms6830_clear_fcell_measurement>
    break;
 8006992:	e00b      	b.n	80069ac <run_command+0x1e4>

  case 21:
    adBms6830_write_config(TOTAL_IC, &IC[0]);
 8006994:	4907      	ldr	r1, [pc, #28]	@ (80069b4 <run_command+0x1ec>)
 8006996:	2001      	movs	r0, #1
 8006998:	f000 f8c4 	bl	8006b24 <adBms6830_write_config>
    break;
 800699c:	e006      	b.n	80069ac <run_command+0x1e4>

  case 0:
    printMenu();
 800699e:	f003 f8b3 	bl	8009b08 <printMenu>
    break;
 80069a2:	e003      	b.n	80069ac <run_command+0x1e4>

  default:
#ifdef MBED
    pc.printf("Incorrect Option\n\n");
#else
    printf("Incorrect Option\n\n");
 80069a4:	480b      	ldr	r0, [pc, #44]	@ (80069d4 <run_command+0x20c>)
 80069a6:	f009 f8bb 	bl	800fb20 <puts>
#endif
    break;
 80069aa:	bf00      	nop
  }
}
 80069ac:	bf00      	nop
 80069ae:	3708      	adds	r7, #8
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}
 80069b4:	20000164 	.word	0x20000164
 80069b8:	2000040c 	.word	0x2000040c
 80069bc:	20000000 	.word	0x20000000
 80069c0:	20000004 	.word	0x20000004
 80069c4:	20000404 	.word	0x20000404
 80069c8:	2000040a 	.word	0x2000040a
 80069cc:	2000040b 	.word	0x2000040b
 80069d0:	20000407 	.word	0x20000407
 80069d4:	0801143c 	.word	0x0801143c

080069d8 <adBms6830_init_config>:
* @brief Set configuration register A. Refer to the data sheet
*        Set configuration register B. Refer to the data sheet
*******************************************************************************
*/
void adBms6830_init_config(uint8_t tIC, cell_asic *ic)
{
 80069d8:	b590      	push	{r4, r7, lr}
 80069da:	b087      	sub	sp, #28
 80069dc:	af02      	add	r7, sp, #8
 80069de:	4603      	mov	r3, r0
 80069e0:	6039      	str	r1, [r7, #0]
 80069e2:	71fb      	strb	r3, [r7, #7]
  for(uint8_t cic = 0; cic < tIC; cic++)
 80069e4:	2300      	movs	r3, #0
 80069e6:	73fb      	strb	r3, [r7, #15]
 80069e8:	e038      	b.n	8006a5c <adBms6830_init_config+0x84>
  {
    /* Init config A */
    ic[cic].tx_cfga.refon = PWR_UP;
 80069ea:	7bfb      	ldrb	r3, [r7, #15]
 80069ec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80069f0:	fb02 f303 	mul.w	r3, r2, r3
 80069f4:	683a      	ldr	r2, [r7, #0]
 80069f6:	441a      	add	r2, r3
 80069f8:	7813      	ldrb	r3, [r2, #0]
 80069fa:	f043 0301 	orr.w	r3, r3, #1
 80069fe:	7013      	strb	r3, [r2, #0]
//    ic[cic].cfga.cth = CVT_8_1mV;
//    ic[cic].cfga.flag_d = ConfigA_Flag(FLAG_D0, FLAG_SET) | ConfigA_Flag(FLAG_D1, FLAG_SET);
//    ic[cic].cfga.gpo = ConfigA_Gpo(GPO2, GPO_SET) | ConfigA_Gpo(GPO10, GPO_SET);
    ic[cic].tx_cfga.gpo = 0X3FF; /* All GPIO pull down off */
 8006a00:	7bfb      	ldrb	r3, [r7, #15]
 8006a02:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006a06:	fb02 f303 	mul.w	r3, r2, r3
 8006a0a:	683a      	ldr	r2, [r7, #0]
 8006a0c:	441a      	add	r2, r3
 8006a0e:	8853      	ldrh	r3, [r2, #2]
 8006a10:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8006a14:	f361 134e 	bfi	r3, r1, #5, #10
 8006a18:	8053      	strh	r3, [r2, #2]
//    ic[cic].cfga.soakon = SOAKON_CLR;
//    ic[cic].cfga.fc = IIR_FPA256;

    /* Init config B */
//    ic[cic].cfgb.dtmen = DTMEN_ON;
    ic[cic].tx_cfgb.vov = SetOverVoltageThreshold(OV_THRESHOLD);
 8006a1a:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8006a94 <adBms6830_init_config+0xbc>
 8006a1e:	7bfb      	ldrb	r3, [r7, #15]
 8006a20:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006a24:	fb02 f303 	mul.w	r3, r2, r3
 8006a28:	683a      	ldr	r2, [r7, #0]
 8006a2a:	18d4      	adds	r4, r2, r3
 8006a2c:	eeb0 0a67 	vmov.f32	s0, s15
 8006a30:	f7fb fc2a 	bl	8002288 <SetOverVoltageThreshold>
 8006a34:	4603      	mov	r3, r0
 8006a36:	81e3      	strh	r3, [r4, #14]
    ic[cic].tx_cfgb.vuv = SetUnderVoltageThreshold(UV_THRESHOLD);
 8006a38:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8006a3c:	7bfb      	ldrb	r3, [r7, #15]
 8006a3e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006a42:	fb02 f303 	mul.w	r3, r2, r3
 8006a46:	683a      	ldr	r2, [r7, #0]
 8006a48:	18d4      	adds	r4, r2, r3
 8006a4a:	eeb0 0a67 	vmov.f32	s0, s15
 8006a4e:	f7fb fc5b 	bl	8002308 <SetUnderVoltageThreshold>
 8006a52:	4603      	mov	r3, r0
 8006a54:	81a3      	strh	r3, [r4, #12]
  for(uint8_t cic = 0; cic < tIC; cic++)
 8006a56:	7bfb      	ldrb	r3, [r7, #15]
 8006a58:	3301      	adds	r3, #1
 8006a5a:	73fb      	strb	r3, [r7, #15]
 8006a5c:	7bfa      	ldrb	r2, [r7, #15]
 8006a5e:	79fb      	ldrb	r3, [r7, #7]
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d3c2      	bcc.n	80069ea <adBms6830_init_config+0x12>
//    ic[cic].cfgb.dcc = ConfigB_DccBit(DCC16, DCC_BIT_SET);
//    SetConfigB_DischargeTimeOutValue(tIC, &ic[cic], RANG_0_TO_63_MIN, TIME_1MIN_OR_0_26HR);
  }
  adBmsWakeupIc(tIC);
 8006a64:	79fb      	ldrb	r3, [r7, #7]
 8006a66:	4618      	mov	r0, r3
 8006a68:	f000 ff74 	bl	8007954 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8006a6c:	79f8      	ldrb	r0, [r7, #7]
 8006a6e:	2301      	movs	r3, #1
 8006a70:	9300      	str	r3, [sp, #0]
 8006a72:	2308      	movs	r3, #8
 8006a74:	4a08      	ldr	r2, [pc, #32]	@ (8006a98 <adBms6830_init_config+0xc0>)
 8006a76:	6839      	ldr	r1, [r7, #0]
 8006a78:	f7fb f982 	bl	8001d80 <adBmsWriteData>
  adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 8006a7c:	79f8      	ldrb	r0, [r7, #7]
 8006a7e:	2302      	movs	r3, #2
 8006a80:	9300      	str	r3, [sp, #0]
 8006a82:	2308      	movs	r3, #8
 8006a84:	4a05      	ldr	r2, [pc, #20]	@ (8006a9c <adBms6830_init_config+0xc4>)
 8006a86:	6839      	ldr	r1, [r7, #0]
 8006a88:	f7fb f97a 	bl	8001d80 <adBmsWriteData>
}
 8006a8c:	bf00      	nop
 8006a8e:	3714      	adds	r7, #20
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd90      	pop	{r4, r7, pc}
 8006a94:	40866666 	.word	0x40866666
 8006a98:	20000000 	.word	0x20000000
 8006a9c:	20000004 	.word	0x20000004

08006aa0 <adBms6830_write_read_config>:
*******************************************************************************
* @brief Write and Read Configuration Register A/B
*******************************************************************************
*/
void adBms6830_write_read_config(uint8_t tIC, cell_asic *ic)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af02      	add	r7, sp, #8
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	6039      	str	r1, [r7, #0]
 8006aaa:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006aac:	79fb      	ldrb	r3, [r7, #7]
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f000 ff50 	bl	8007954 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8006ab4:	79f8      	ldrb	r0, [r7, #7]
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	9300      	str	r3, [sp, #0]
 8006aba:	2308      	movs	r3, #8
 8006abc:	4a15      	ldr	r2, [pc, #84]	@ (8006b14 <adBms6830_write_read_config+0x74>)
 8006abe:	6839      	ldr	r1, [r7, #0]
 8006ac0:	f7fb f95e 	bl	8001d80 <adBmsWriteData>
  adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 8006ac4:	79f8      	ldrb	r0, [r7, #7]
 8006ac6:	2302      	movs	r3, #2
 8006ac8:	9300      	str	r3, [sp, #0]
 8006aca:	2308      	movs	r3, #8
 8006acc:	4a12      	ldr	r2, [pc, #72]	@ (8006b18 <adBms6830_write_read_config+0x78>)
 8006ace:	6839      	ldr	r1, [r7, #0]
 8006ad0:	f7fb f956 	bl	8001d80 <adBmsWriteData>
  adBmsReadData(tIC, &ic[0], RDCFGA, Config, A);
 8006ad4:	79f8      	ldrb	r0, [r7, #7]
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	9300      	str	r3, [sp, #0]
 8006ada:	2308      	movs	r3, #8
 8006adc:	4a0f      	ldr	r2, [pc, #60]	@ (8006b1c <adBms6830_write_read_config+0x7c>)
 8006ade:	6839      	ldr	r1, [r7, #0]
 8006ae0:	f7fa fb52 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCFGB, Config, B);
 8006ae4:	79f8      	ldrb	r0, [r7, #7]
 8006ae6:	2302      	movs	r3, #2
 8006ae8:	9300      	str	r3, [sp, #0]
 8006aea:	2308      	movs	r3, #8
 8006aec:	4a0c      	ldr	r2, [pc, #48]	@ (8006b20 <adBms6830_write_read_config+0x80>)
 8006aee:	6839      	ldr	r1, [r7, #0]
 8006af0:	f7fa fb4a 	bl	8001188 <adBmsReadData>
  printWriteConfig(tIC, &ic[0], Config, ALL_GRP);
 8006af4:	79f8      	ldrb	r0, [r7, #7]
 8006af6:	2300      	movs	r3, #0
 8006af8:	2208      	movs	r2, #8
 8006afa:	6839      	ldr	r1, [r7, #0]
 8006afc:	f000 ff48 	bl	8007990 <printWriteConfig>
  printReadConfig(tIC, &ic[0], Config, ALL_GRP);
 8006b00:	79f8      	ldrb	r0, [r7, #7]
 8006b02:	2300      	movs	r3, #0
 8006b04:	2208      	movs	r2, #8
 8006b06:	6839      	ldr	r1, [r7, #0]
 8006b08:	f001 f8c8 	bl	8007c9c <printReadConfig>
}
 8006b0c:	bf00      	nop
 8006b0e:	3708      	adds	r7, #8
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}
 8006b14:	20000000 	.word	0x20000000
 8006b18:	20000004 	.word	0x20000004
 8006b1c:	20000008 	.word	0x20000008
 8006b20:	2000000c 	.word	0x2000000c

08006b24 <adBms6830_write_config>:
*******************************************************************************
* @brief Write Configuration Register A/B
*******************************************************************************
*/
void adBms6830_write_config(uint8_t tIC, cell_asic *ic)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af02      	add	r7, sp, #8
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	6039      	str	r1, [r7, #0]
 8006b2e:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006b30:	79fb      	ldrb	r3, [r7, #7]
 8006b32:	4618      	mov	r0, r3
 8006b34:	f000 ff0e 	bl	8007954 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8006b38:	79f8      	ldrb	r0, [r7, #7]
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	9300      	str	r3, [sp, #0]
 8006b3e:	2308      	movs	r3, #8
 8006b40:	4a0a      	ldr	r2, [pc, #40]	@ (8006b6c <adBms6830_write_config+0x48>)
 8006b42:	6839      	ldr	r1, [r7, #0]
 8006b44:	f7fb f91c 	bl	8001d80 <adBmsWriteData>
  adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 8006b48:	79f8      	ldrb	r0, [r7, #7]
 8006b4a:	2302      	movs	r3, #2
 8006b4c:	9300      	str	r3, [sp, #0]
 8006b4e:	2308      	movs	r3, #8
 8006b50:	4a07      	ldr	r2, [pc, #28]	@ (8006b70 <adBms6830_write_config+0x4c>)
 8006b52:	6839      	ldr	r1, [r7, #0]
 8006b54:	f7fb f914 	bl	8001d80 <adBmsWriteData>
  printWriteConfig(tIC, &ic[0], Config, ALL_GRP);
 8006b58:	79f8      	ldrb	r0, [r7, #7]
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	2208      	movs	r2, #8
 8006b5e:	6839      	ldr	r1, [r7, #0]
 8006b60:	f000 ff16 	bl	8007990 <printWriteConfig>
}
 8006b64:	bf00      	nop
 8006b66:	3708      	adds	r7, #8
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}
 8006b6c:	20000000 	.word	0x20000000
 8006b70:	20000004 	.word	0x20000004

08006b74 <adBms6830_read_config>:
*******************************************************************************
* @brief Read Configuration Register A/B
*******************************************************************************
*/
void adBms6830_read_config(uint8_t tIC, cell_asic *ic)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af02      	add	r7, sp, #8
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	6039      	str	r1, [r7, #0]
 8006b7e:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006b80:	79fb      	ldrb	r3, [r7, #7]
 8006b82:	4618      	mov	r0, r3
 8006b84:	f000 fee6 	bl	8007954 <adBmsWakeupIc>
  adBmsReadData(tIC, &ic[0], RDCFGA, Config, A);
 8006b88:	79f8      	ldrb	r0, [r7, #7]
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	9300      	str	r3, [sp, #0]
 8006b8e:	2308      	movs	r3, #8
 8006b90:	4a0a      	ldr	r2, [pc, #40]	@ (8006bbc <adBms6830_read_config+0x48>)
 8006b92:	6839      	ldr	r1, [r7, #0]
 8006b94:	f7fa faf8 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCFGB, Config, B);
 8006b98:	79f8      	ldrb	r0, [r7, #7]
 8006b9a:	2302      	movs	r3, #2
 8006b9c:	9300      	str	r3, [sp, #0]
 8006b9e:	2308      	movs	r3, #8
 8006ba0:	4a07      	ldr	r2, [pc, #28]	@ (8006bc0 <adBms6830_read_config+0x4c>)
 8006ba2:	6839      	ldr	r1, [r7, #0]
 8006ba4:	f7fa faf0 	bl	8001188 <adBmsReadData>
  printReadConfig(tIC, &ic[0], Config, ALL_GRP);
 8006ba8:	79f8      	ldrb	r0, [r7, #7]
 8006baa:	2300      	movs	r3, #0
 8006bac:	2208      	movs	r2, #8
 8006bae:	6839      	ldr	r1, [r7, #0]
 8006bb0:	f001 f874 	bl	8007c9c <printReadConfig>
}
 8006bb4:	bf00      	nop
 8006bb6:	3708      	adds	r7, #8
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}
 8006bbc:	20000008 	.word	0x20000008
 8006bc0:	2000000c 	.word	0x2000000c

08006bc4 <adBms6830_start_adc_cell_voltage_measurment>:
*******************************************************************************
* @brief Start ADC Cell Voltage Measurement
*******************************************************************************
*/
void adBms6830_start_adc_cell_voltage_measurment(uint8_t tIC)
{
 8006bc4:	b590      	push	{r4, r7, lr}
 8006bc6:	b085      	sub	sp, #20
 8006bc8:	af02      	add	r7, sp, #8
 8006bca:	4603      	mov	r3, r0
 8006bcc:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006bce:	79fb      	ldrb	r3, [r7, #7]
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f000 febf 	bl	8007954 <adBmsWakeupIc>
  adBms6830_Adcv(REDUNDANT_MEASUREMENT, CONTINUOUS_MEASUREMENT, DISCHARGE_PERMITTED, RESET_FILTER, CELL_OPEN_WIRE_DETECTION);
 8006bd6:	4b10      	ldr	r3, [pc, #64]	@ (8006c18 <adBms6830_start_adc_cell_voltage_measurment+0x54>)
 8006bd8:	7818      	ldrb	r0, [r3, #0]
 8006bda:	4b10      	ldr	r3, [pc, #64]	@ (8006c1c <adBms6830_start_adc_cell_voltage_measurment+0x58>)
 8006bdc:	7819      	ldrb	r1, [r3, #0]
 8006bde:	4b10      	ldr	r3, [pc, #64]	@ (8006c20 <adBms6830_start_adc_cell_voltage_measurment+0x5c>)
 8006be0:	781a      	ldrb	r2, [r3, #0]
 8006be2:	4b10      	ldr	r3, [pc, #64]	@ (8006c24 <adBms6830_start_adc_cell_voltage_measurment+0x60>)
 8006be4:	781c      	ldrb	r4, [r3, #0]
 8006be6:	4b10      	ldr	r3, [pc, #64]	@ (8006c28 <adBms6830_start_adc_cell_voltage_measurment+0x64>)
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	9300      	str	r3, [sp, #0]
 8006bec:	4623      	mov	r3, r4
 8006bee:	f7fb faaf 	bl	8002150 <adBms6830_Adcv>
  pladc_count = adBmsPollAdc(PLADC);
 8006bf2:	480e      	ldr	r0, [pc, #56]	@ (8006c2c <adBms6830_start_adc_cell_voltage_measurment+0x68>)
 8006bf4:	f7fb fa6c 	bl	80020d0 <adBmsPollAdc>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	4a0d      	ldr	r2, [pc, #52]	@ (8006c30 <adBms6830_start_adc_cell_voltage_measurment+0x6c>)
 8006bfc:	6013      	str	r3, [r2, #0]
#ifdef MBED
  pc.printf("Cell conversion completed\n");
#else
  printf("Cell conversion completed\n");
 8006bfe:	480d      	ldr	r0, [pc, #52]	@ (8006c34 <adBms6830_start_adc_cell_voltage_measurment+0x70>)
 8006c00:	f008 ff8e 	bl	800fb20 <puts>
#endif
  printPollAdcConvTime(pladc_count);
 8006c04:	4b0a      	ldr	r3, [pc, #40]	@ (8006c30 <adBms6830_start_adc_cell_voltage_measurment+0x6c>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f002 ff59 	bl	8009ac0 <printPollAdcConvTime>
}
 8006c0e:	bf00      	nop
 8006c10:	370c      	adds	r7, #12
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd90      	pop	{r4, r7, pc}
 8006c16:	bf00      	nop
 8006c18:	20000404 	.word	0x20000404
 8006c1c:	20000406 	.word	0x20000406
 8006c20:	2000040a 	.word	0x2000040a
 8006c24:	2000040b 	.word	0x2000040b
 8006c28:	20000407 	.word	0x20000407
 8006c2c:	200000b4 	.word	0x200000b4
 8006c30:	20000410 	.word	0x20000410
 8006c34:	08011450 	.word	0x08011450

08006c38 <adBms6830_read_cell_voltages>:
*******************************************************************************
* @brief Read Cell Voltages
*******************************************************************************
*/
void adBms6830_read_cell_voltages(uint8_t tIC, cell_asic *ic)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af02      	add	r7, sp, #8
 8006c3e:	4603      	mov	r3, r0
 8006c40:	6039      	str	r1, [r7, #0]
 8006c42:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006c44:	79fb      	ldrb	r3, [r7, #7]
 8006c46:	4618      	mov	r0, r3
 8006c48:	f000 fe84 	bl	8007954 <adBmsWakeupIc>
  adBmsReadData(tIC, &ic[0], RDCVA, Cell, A);
 8006c4c:	79f8      	ldrb	r0, [r7, #7]
 8006c4e:	2301      	movs	r3, #1
 8006c50:	9300      	str	r3, [sp, #0]
 8006c52:	2300      	movs	r3, #0
 8006c54:	4a1a      	ldr	r2, [pc, #104]	@ (8006cc0 <adBms6830_read_cell_voltages+0x88>)
 8006c56:	6839      	ldr	r1, [r7, #0]
 8006c58:	f7fa fa96 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVB, Cell, B);
 8006c5c:	79f8      	ldrb	r0, [r7, #7]
 8006c5e:	2302      	movs	r3, #2
 8006c60:	9300      	str	r3, [sp, #0]
 8006c62:	2300      	movs	r3, #0
 8006c64:	4a17      	ldr	r2, [pc, #92]	@ (8006cc4 <adBms6830_read_cell_voltages+0x8c>)
 8006c66:	6839      	ldr	r1, [r7, #0]
 8006c68:	f7fa fa8e 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVC, Cell, C);
 8006c6c:	79f8      	ldrb	r0, [r7, #7]
 8006c6e:	2303      	movs	r3, #3
 8006c70:	9300      	str	r3, [sp, #0]
 8006c72:	2300      	movs	r3, #0
 8006c74:	4a14      	ldr	r2, [pc, #80]	@ (8006cc8 <adBms6830_read_cell_voltages+0x90>)
 8006c76:	6839      	ldr	r1, [r7, #0]
 8006c78:	f7fa fa86 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVD, Cell, D);
 8006c7c:	79f8      	ldrb	r0, [r7, #7]
 8006c7e:	2304      	movs	r3, #4
 8006c80:	9300      	str	r3, [sp, #0]
 8006c82:	2300      	movs	r3, #0
 8006c84:	4a11      	ldr	r2, [pc, #68]	@ (8006ccc <adBms6830_read_cell_voltages+0x94>)
 8006c86:	6839      	ldr	r1, [r7, #0]
 8006c88:	f7fa fa7e 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVE, Cell, E);
 8006c8c:	79f8      	ldrb	r0, [r7, #7]
 8006c8e:	2305      	movs	r3, #5
 8006c90:	9300      	str	r3, [sp, #0]
 8006c92:	2300      	movs	r3, #0
 8006c94:	4a0e      	ldr	r2, [pc, #56]	@ (8006cd0 <adBms6830_read_cell_voltages+0x98>)
 8006c96:	6839      	ldr	r1, [r7, #0]
 8006c98:	f7fa fa76 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVF, Cell, F);
 8006c9c:	79f8      	ldrb	r0, [r7, #7]
 8006c9e:	2306      	movs	r3, #6
 8006ca0:	9300      	str	r3, [sp, #0]
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	4a0b      	ldr	r2, [pc, #44]	@ (8006cd4 <adBms6830_read_cell_voltages+0x9c>)
 8006ca6:	6839      	ldr	r1, [r7, #0]
 8006ca8:	f7fa fa6e 	bl	8001188 <adBmsReadData>
  printVoltages(tIC, &ic[0], Cell);
 8006cac:	79fb      	ldrb	r3, [r7, #7]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	6839      	ldr	r1, [r7, #0]
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f001 fbbc 	bl	8008430 <printVoltages>
}
 8006cb8:	bf00      	nop
 8006cba:	3708      	adds	r7, #8
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}
 8006cc0:	20000010 	.word	0x20000010
 8006cc4:	20000014 	.word	0x20000014
 8006cc8:	20000018 	.word	0x20000018
 8006ccc:	2000001c 	.word	0x2000001c
 8006cd0:	20000020 	.word	0x20000020
 8006cd4:	20000024 	.word	0x20000024

08006cd8 <adBms6830_start_adc_s_voltage_measurment>:
*******************************************************************************
* @brief Start ADC S-Voltage Measurement
*******************************************************************************
*/
void adBms6830_start_adc_s_voltage_measurment(uint8_t tIC)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b082      	sub	sp, #8
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	4603      	mov	r3, r0
 8006ce0:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006ce2:	79fb      	ldrb	r3, [r7, #7]
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f000 fe35 	bl	8007954 <adBmsWakeupIc>
  adBms6830_Adsv(CONTINUOUS_MEASUREMENT, DISCHARGE_PERMITTED, CELL_OPEN_WIRE_DETECTION);
 8006cea:	4b0d      	ldr	r3, [pc, #52]	@ (8006d20 <adBms6830_start_adc_s_voltage_measurment+0x48>)
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	4a0d      	ldr	r2, [pc, #52]	@ (8006d24 <adBms6830_start_adc_s_voltage_measurment+0x4c>)
 8006cf0:	7811      	ldrb	r1, [r2, #0]
 8006cf2:	4a0d      	ldr	r2, [pc, #52]	@ (8006d28 <adBms6830_start_adc_s_voltage_measurment+0x50>)
 8006cf4:	7812      	ldrb	r2, [r2, #0]
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7fb fa5d 	bl	80021b6 <adBms6830_Adsv>
  pladc_count = adBmsPollAdc(PLADC);
 8006cfc:	480b      	ldr	r0, [pc, #44]	@ (8006d2c <adBms6830_start_adc_s_voltage_measurment+0x54>)
 8006cfe:	f7fb f9e7 	bl	80020d0 <adBmsPollAdc>
 8006d02:	4603      	mov	r3, r0
 8006d04:	4a0a      	ldr	r2, [pc, #40]	@ (8006d30 <adBms6830_start_adc_s_voltage_measurment+0x58>)
 8006d06:	6013      	str	r3, [r2, #0]
#ifdef MBED
  pc.printf("S-Voltage conversion completed\n");
#else
  printf("S-Voltage conversion completed\n");
 8006d08:	480a      	ldr	r0, [pc, #40]	@ (8006d34 <adBms6830_start_adc_s_voltage_measurment+0x5c>)
 8006d0a:	f008 ff09 	bl	800fb20 <puts>
#endif
  printPollAdcConvTime(pladc_count);
 8006d0e:	4b08      	ldr	r3, [pc, #32]	@ (8006d30 <adBms6830_start_adc_s_voltage_measurment+0x58>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4618      	mov	r0, r3
 8006d14:	f002 fed4 	bl	8009ac0 <printPollAdcConvTime>
}
 8006d18:	bf00      	nop
 8006d1a:	3708      	adds	r7, #8
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	20000406 	.word	0x20000406
 8006d24:	2000040a 	.word	0x2000040a
 8006d28:	20000407 	.word	0x20000407
 8006d2c:	200000b4 	.word	0x200000b4
 8006d30:	20000410 	.word	0x20000410
 8006d34:	0801146c 	.word	0x0801146c

08006d38 <adBms6830_read_s_voltages>:
*******************************************************************************
* @brief Read S-Voltages
*******************************************************************************
*/
void adBms6830_read_s_voltages(uint8_t tIC, cell_asic *ic)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af02      	add	r7, sp, #8
 8006d3e:	4603      	mov	r3, r0
 8006d40:	6039      	str	r1, [r7, #0]
 8006d42:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006d44:	79fb      	ldrb	r3, [r7, #7]
 8006d46:	4618      	mov	r0, r3
 8006d48:	f000 fe04 	bl	8007954 <adBmsWakeupIc>
  adBmsReadData(tIC, &ic[0], RDSVA, S_volt, A);
 8006d4c:	79f8      	ldrb	r0, [r7, #7]
 8006d4e:	2301      	movs	r3, #1
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	2306      	movs	r3, #6
 8006d54:	4a1a      	ldr	r2, [pc, #104]	@ (8006dc0 <adBms6830_read_s_voltages+0x88>)
 8006d56:	6839      	ldr	r1, [r7, #0]
 8006d58:	f7fa fa16 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSVB, S_volt, B);
 8006d5c:	79f8      	ldrb	r0, [r7, #7]
 8006d5e:	2302      	movs	r3, #2
 8006d60:	9300      	str	r3, [sp, #0]
 8006d62:	2306      	movs	r3, #6
 8006d64:	4a17      	ldr	r2, [pc, #92]	@ (8006dc4 <adBms6830_read_s_voltages+0x8c>)
 8006d66:	6839      	ldr	r1, [r7, #0]
 8006d68:	f7fa fa0e 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSVC, S_volt, C);
 8006d6c:	79f8      	ldrb	r0, [r7, #7]
 8006d6e:	2303      	movs	r3, #3
 8006d70:	9300      	str	r3, [sp, #0]
 8006d72:	2306      	movs	r3, #6
 8006d74:	4a14      	ldr	r2, [pc, #80]	@ (8006dc8 <adBms6830_read_s_voltages+0x90>)
 8006d76:	6839      	ldr	r1, [r7, #0]
 8006d78:	f7fa fa06 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSVD, S_volt, D);
 8006d7c:	79f8      	ldrb	r0, [r7, #7]
 8006d7e:	2304      	movs	r3, #4
 8006d80:	9300      	str	r3, [sp, #0]
 8006d82:	2306      	movs	r3, #6
 8006d84:	4a11      	ldr	r2, [pc, #68]	@ (8006dcc <adBms6830_read_s_voltages+0x94>)
 8006d86:	6839      	ldr	r1, [r7, #0]
 8006d88:	f7fa f9fe 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSVE, S_volt, E);
 8006d8c:	79f8      	ldrb	r0, [r7, #7]
 8006d8e:	2305      	movs	r3, #5
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	2306      	movs	r3, #6
 8006d94:	4a0e      	ldr	r2, [pc, #56]	@ (8006dd0 <adBms6830_read_s_voltages+0x98>)
 8006d96:	6839      	ldr	r1, [r7, #0]
 8006d98:	f7fa f9f6 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSVF, S_volt, F);
 8006d9c:	79f8      	ldrb	r0, [r7, #7]
 8006d9e:	2306      	movs	r3, #6
 8006da0:	9300      	str	r3, [sp, #0]
 8006da2:	2306      	movs	r3, #6
 8006da4:	4a0b      	ldr	r2, [pc, #44]	@ (8006dd4 <adBms6830_read_s_voltages+0x9c>)
 8006da6:	6839      	ldr	r1, [r7, #0]
 8006da8:	f7fa f9ee 	bl	8001188 <adBmsReadData>
  printVoltages(tIC, &ic[0], S_volt);
 8006dac:	79fb      	ldrb	r3, [r7, #7]
 8006dae:	2206      	movs	r2, #6
 8006db0:	6839      	ldr	r1, [r7, #0]
 8006db2:	4618      	mov	r0, r3
 8006db4:	f001 fb3c 	bl	8008430 <printVoltages>
}
 8006db8:	bf00      	nop
 8006dba:	3708      	adds	r7, #8
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}
 8006dc0:	20000040 	.word	0x20000040
 8006dc4:	20000044 	.word	0x20000044
 8006dc8:	20000048 	.word	0x20000048
 8006dcc:	2000004c 	.word	0x2000004c
 8006dd0:	20000050 	.word	0x20000050
 8006dd4:	20000054 	.word	0x20000054

08006dd8 <adBms6830_start_avgcell_voltage_measurment>:
*******************************************************************************
* @brief Start Avarage Cell Voltage Measurement
*******************************************************************************
*/
void adBms6830_start_avgcell_voltage_measurment(uint8_t tIC)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b084      	sub	sp, #16
 8006ddc:	af02      	add	r7, sp, #8
 8006dde:	4603      	mov	r3, r0
 8006de0:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006de2:	79fb      	ldrb	r3, [r7, #7]
 8006de4:	4618      	mov	r0, r3
 8006de6:	f000 fdb5 	bl	8007954 <adBmsWakeupIc>
  adBms6830_Adcv(RD_ON, CONTINUOUS_MEASUREMENT, DISCHARGE_PERMITTED, RESET_FILTER, CELL_OPEN_WIRE_DETECTION);
 8006dea:	4b0f      	ldr	r3, [pc, #60]	@ (8006e28 <adBms6830_start_avgcell_voltage_measurment+0x50>)
 8006dec:	7819      	ldrb	r1, [r3, #0]
 8006dee:	4b0f      	ldr	r3, [pc, #60]	@ (8006e2c <adBms6830_start_avgcell_voltage_measurment+0x54>)
 8006df0:	781a      	ldrb	r2, [r3, #0]
 8006df2:	4b0f      	ldr	r3, [pc, #60]	@ (8006e30 <adBms6830_start_avgcell_voltage_measurment+0x58>)
 8006df4:	7818      	ldrb	r0, [r3, #0]
 8006df6:	4b0f      	ldr	r3, [pc, #60]	@ (8006e34 <adBms6830_start_avgcell_voltage_measurment+0x5c>)
 8006df8:	781b      	ldrb	r3, [r3, #0]
 8006dfa:	9300      	str	r3, [sp, #0]
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	2001      	movs	r0, #1
 8006e00:	f7fb f9a6 	bl	8002150 <adBms6830_Adcv>
  pladc_count = adBmsPollAdc(PLADC);
 8006e04:	480c      	ldr	r0, [pc, #48]	@ (8006e38 <adBms6830_start_avgcell_voltage_measurment+0x60>)
 8006e06:	f7fb f963 	bl	80020d0 <adBmsPollAdc>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	4a0b      	ldr	r2, [pc, #44]	@ (8006e3c <adBms6830_start_avgcell_voltage_measurment+0x64>)
 8006e0e:	6013      	str	r3, [r2, #0]
#ifdef MBED
  pc.printf("Avg Cell voltage conversion completed\n");
#else
  printf("Avg Cell voltage conversion completed\n");
 8006e10:	480b      	ldr	r0, [pc, #44]	@ (8006e40 <adBms6830_start_avgcell_voltage_measurment+0x68>)
 8006e12:	f008 fe85 	bl	800fb20 <puts>
#endif
  printPollAdcConvTime(pladc_count);
 8006e16:	4b09      	ldr	r3, [pc, #36]	@ (8006e3c <adBms6830_start_avgcell_voltage_measurment+0x64>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f002 fe50 	bl	8009ac0 <printPollAdcConvTime>
}
 8006e20:	bf00      	nop
 8006e22:	3708      	adds	r7, #8
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}
 8006e28:	20000406 	.word	0x20000406
 8006e2c:	2000040a 	.word	0x2000040a
 8006e30:	2000040b 	.word	0x2000040b
 8006e34:	20000407 	.word	0x20000407
 8006e38:	200000b4 	.word	0x200000b4
 8006e3c:	20000410 	.word	0x20000410
 8006e40:	0801148c 	.word	0x0801148c

08006e44 <adBms6830_read_avgcell_voltages>:
*******************************************************************************
* @brief Read Avarage Cell Voltages
*******************************************************************************
*/
void adBms6830_read_avgcell_voltages(uint8_t tIC, cell_asic *ic)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b084      	sub	sp, #16
 8006e48:	af02      	add	r7, sp, #8
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	6039      	str	r1, [r7, #0]
 8006e4e:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006e50:	79fb      	ldrb	r3, [r7, #7]
 8006e52:	4618      	mov	r0, r3
 8006e54:	f000 fd7e 	bl	8007954 <adBmsWakeupIc>
  adBmsReadData(tIC, &ic[0], RDACA, AvgCell, A);
 8006e58:	79f8      	ldrb	r0, [r7, #7]
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	9300      	str	r3, [sp, #0]
 8006e5e:	2305      	movs	r3, #5
 8006e60:	4a1a      	ldr	r2, [pc, #104]	@ (8006ecc <adBms6830_read_avgcell_voltages+0x88>)
 8006e62:	6839      	ldr	r1, [r7, #0]
 8006e64:	f7fa f990 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDACB, AvgCell, B);
 8006e68:	79f8      	ldrb	r0, [r7, #7]
 8006e6a:	2302      	movs	r3, #2
 8006e6c:	9300      	str	r3, [sp, #0]
 8006e6e:	2305      	movs	r3, #5
 8006e70:	4a17      	ldr	r2, [pc, #92]	@ (8006ed0 <adBms6830_read_avgcell_voltages+0x8c>)
 8006e72:	6839      	ldr	r1, [r7, #0]
 8006e74:	f7fa f988 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDACC, AvgCell, C);
 8006e78:	79f8      	ldrb	r0, [r7, #7]
 8006e7a:	2303      	movs	r3, #3
 8006e7c:	9300      	str	r3, [sp, #0]
 8006e7e:	2305      	movs	r3, #5
 8006e80:	4a14      	ldr	r2, [pc, #80]	@ (8006ed4 <adBms6830_read_avgcell_voltages+0x90>)
 8006e82:	6839      	ldr	r1, [r7, #0]
 8006e84:	f7fa f980 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDACD, AvgCell, D);
 8006e88:	79f8      	ldrb	r0, [r7, #7]
 8006e8a:	2304      	movs	r3, #4
 8006e8c:	9300      	str	r3, [sp, #0]
 8006e8e:	2305      	movs	r3, #5
 8006e90:	4a11      	ldr	r2, [pc, #68]	@ (8006ed8 <adBms6830_read_avgcell_voltages+0x94>)
 8006e92:	6839      	ldr	r1, [r7, #0]
 8006e94:	f7fa f978 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDACE, AvgCell, E);
 8006e98:	79f8      	ldrb	r0, [r7, #7]
 8006e9a:	2305      	movs	r3, #5
 8006e9c:	9300      	str	r3, [sp, #0]
 8006e9e:	2305      	movs	r3, #5
 8006ea0:	4a0e      	ldr	r2, [pc, #56]	@ (8006edc <adBms6830_read_avgcell_voltages+0x98>)
 8006ea2:	6839      	ldr	r1, [r7, #0]
 8006ea4:	f7fa f970 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDACF, AvgCell, F);
 8006ea8:	79f8      	ldrb	r0, [r7, #7]
 8006eaa:	2306      	movs	r3, #6
 8006eac:	9300      	str	r3, [sp, #0]
 8006eae:	2305      	movs	r3, #5
 8006eb0:	4a0b      	ldr	r2, [pc, #44]	@ (8006ee0 <adBms6830_read_avgcell_voltages+0x9c>)
 8006eb2:	6839      	ldr	r1, [r7, #0]
 8006eb4:	f7fa f968 	bl	8001188 <adBmsReadData>
  printVoltages(tIC, &ic[0], AvgCell);
 8006eb8:	79fb      	ldrb	r3, [r7, #7]
 8006eba:	2205      	movs	r2, #5
 8006ebc:	6839      	ldr	r1, [r7, #0]
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f001 fab6 	bl	8008430 <printVoltages>
}
 8006ec4:	bf00      	nop
 8006ec6:	3708      	adds	r7, #8
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	20000028 	.word	0x20000028
 8006ed0:	2000002c 	.word	0x2000002c
 8006ed4:	20000030 	.word	0x20000030
 8006ed8:	20000034 	.word	0x20000034
 8006edc:	20000038 	.word	0x20000038
 8006ee0:	2000003c 	.word	0x2000003c

08006ee4 <adBms6830_start_fcell_voltage_measurment>:
*******************************************************************************
* @brief Start Filtered Cell Voltages Measurement
*******************************************************************************
*/
void adBms6830_start_fcell_voltage_measurment(uint8_t tIC)
{
 8006ee4:	b590      	push	{r4, r7, lr}
 8006ee6:	b085      	sub	sp, #20
 8006ee8:	af02      	add	r7, sp, #8
 8006eea:	4603      	mov	r3, r0
 8006eec:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006eee:	79fb      	ldrb	r3, [r7, #7]
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f000 fd2f 	bl	8007954 <adBmsWakeupIc>
  adBms6830_Adcv(REDUNDANT_MEASUREMENT, CONTINUOUS_MEASUREMENT, DISCHARGE_PERMITTED, RESET_FILTER, CELL_OPEN_WIRE_DETECTION);
 8006ef6:	4b10      	ldr	r3, [pc, #64]	@ (8006f38 <adBms6830_start_fcell_voltage_measurment+0x54>)
 8006ef8:	7818      	ldrb	r0, [r3, #0]
 8006efa:	4b10      	ldr	r3, [pc, #64]	@ (8006f3c <adBms6830_start_fcell_voltage_measurment+0x58>)
 8006efc:	7819      	ldrb	r1, [r3, #0]
 8006efe:	4b10      	ldr	r3, [pc, #64]	@ (8006f40 <adBms6830_start_fcell_voltage_measurment+0x5c>)
 8006f00:	781a      	ldrb	r2, [r3, #0]
 8006f02:	4b10      	ldr	r3, [pc, #64]	@ (8006f44 <adBms6830_start_fcell_voltage_measurment+0x60>)
 8006f04:	781c      	ldrb	r4, [r3, #0]
 8006f06:	4b10      	ldr	r3, [pc, #64]	@ (8006f48 <adBms6830_start_fcell_voltage_measurment+0x64>)
 8006f08:	781b      	ldrb	r3, [r3, #0]
 8006f0a:	9300      	str	r3, [sp, #0]
 8006f0c:	4623      	mov	r3, r4
 8006f0e:	f7fb f91f 	bl	8002150 <adBms6830_Adcv>
  pladc_count = adBmsPollAdc(PLADC);
 8006f12:	480e      	ldr	r0, [pc, #56]	@ (8006f4c <adBms6830_start_fcell_voltage_measurment+0x68>)
 8006f14:	f7fb f8dc 	bl	80020d0 <adBmsPollAdc>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	4a0d      	ldr	r2, [pc, #52]	@ (8006f50 <adBms6830_start_fcell_voltage_measurment+0x6c>)
 8006f1c:	6013      	str	r3, [r2, #0]
#ifdef MBED
  pc.printf("F Cell voltage conversion completed\n");
#else
  printf("F Cell voltage conversion completed\n");
 8006f1e:	480d      	ldr	r0, [pc, #52]	@ (8006f54 <adBms6830_start_fcell_voltage_measurment+0x70>)
 8006f20:	f008 fdfe 	bl	800fb20 <puts>
#endif
  printPollAdcConvTime(pladc_count);
 8006f24:	4b0a      	ldr	r3, [pc, #40]	@ (8006f50 <adBms6830_start_fcell_voltage_measurment+0x6c>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4618      	mov	r0, r3
 8006f2a:	f002 fdc9 	bl	8009ac0 <printPollAdcConvTime>
}
 8006f2e:	bf00      	nop
 8006f30:	370c      	adds	r7, #12
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd90      	pop	{r4, r7, pc}
 8006f36:	bf00      	nop
 8006f38:	20000404 	.word	0x20000404
 8006f3c:	20000406 	.word	0x20000406
 8006f40:	2000040a 	.word	0x2000040a
 8006f44:	2000040b 	.word	0x2000040b
 8006f48:	20000407 	.word	0x20000407
 8006f4c:	200000b4 	.word	0x200000b4
 8006f50:	20000410 	.word	0x20000410
 8006f54:	080114b4 	.word	0x080114b4

08006f58 <adBms6830_read_fcell_voltages>:
*******************************************************************************
* @brief Read Filtered Cell Voltages
*******************************************************************************
*/
void adBms6830_read_fcell_voltages(uint8_t tIC, cell_asic *ic)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b084      	sub	sp, #16
 8006f5c:	af02      	add	r7, sp, #8
 8006f5e:	4603      	mov	r3, r0
 8006f60:	6039      	str	r1, [r7, #0]
 8006f62:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006f64:	79fb      	ldrb	r3, [r7, #7]
 8006f66:	4618      	mov	r0, r3
 8006f68:	f000 fcf4 	bl	8007954 <adBmsWakeupIc>
  adBmsReadData(tIC, &ic[0], RDFCA, F_volt, A);
 8006f6c:	79f8      	ldrb	r0, [r7, #7]
 8006f6e:	2301      	movs	r3, #1
 8006f70:	9300      	str	r3, [sp, #0]
 8006f72:	2307      	movs	r3, #7
 8006f74:	4a1a      	ldr	r2, [pc, #104]	@ (8006fe0 <adBms6830_read_fcell_voltages+0x88>)
 8006f76:	6839      	ldr	r1, [r7, #0]
 8006f78:	f7fa f906 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDFCB, F_volt, B);
 8006f7c:	79f8      	ldrb	r0, [r7, #7]
 8006f7e:	2302      	movs	r3, #2
 8006f80:	9300      	str	r3, [sp, #0]
 8006f82:	2307      	movs	r3, #7
 8006f84:	4a17      	ldr	r2, [pc, #92]	@ (8006fe4 <adBms6830_read_fcell_voltages+0x8c>)
 8006f86:	6839      	ldr	r1, [r7, #0]
 8006f88:	f7fa f8fe 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDFCC, F_volt, C);
 8006f8c:	79f8      	ldrb	r0, [r7, #7]
 8006f8e:	2303      	movs	r3, #3
 8006f90:	9300      	str	r3, [sp, #0]
 8006f92:	2307      	movs	r3, #7
 8006f94:	4a14      	ldr	r2, [pc, #80]	@ (8006fe8 <adBms6830_read_fcell_voltages+0x90>)
 8006f96:	6839      	ldr	r1, [r7, #0]
 8006f98:	f7fa f8f6 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDFCD, F_volt, D);
 8006f9c:	79f8      	ldrb	r0, [r7, #7]
 8006f9e:	2304      	movs	r3, #4
 8006fa0:	9300      	str	r3, [sp, #0]
 8006fa2:	2307      	movs	r3, #7
 8006fa4:	4a11      	ldr	r2, [pc, #68]	@ (8006fec <adBms6830_read_fcell_voltages+0x94>)
 8006fa6:	6839      	ldr	r1, [r7, #0]
 8006fa8:	f7fa f8ee 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDFCE, F_volt, E);
 8006fac:	79f8      	ldrb	r0, [r7, #7]
 8006fae:	2305      	movs	r3, #5
 8006fb0:	9300      	str	r3, [sp, #0]
 8006fb2:	2307      	movs	r3, #7
 8006fb4:	4a0e      	ldr	r2, [pc, #56]	@ (8006ff0 <adBms6830_read_fcell_voltages+0x98>)
 8006fb6:	6839      	ldr	r1, [r7, #0]
 8006fb8:	f7fa f8e6 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDFCF, F_volt, F);
 8006fbc:	79f8      	ldrb	r0, [r7, #7]
 8006fbe:	2306      	movs	r3, #6
 8006fc0:	9300      	str	r3, [sp, #0]
 8006fc2:	2307      	movs	r3, #7
 8006fc4:	4a0b      	ldr	r2, [pc, #44]	@ (8006ff4 <adBms6830_read_fcell_voltages+0x9c>)
 8006fc6:	6839      	ldr	r1, [r7, #0]
 8006fc8:	f7fa f8de 	bl	8001188 <adBmsReadData>
  printVoltages(tIC, &ic[0], F_volt);
 8006fcc:	79fb      	ldrb	r3, [r7, #7]
 8006fce:	2207      	movs	r2, #7
 8006fd0:	6839      	ldr	r1, [r7, #0]
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f001 fa2c 	bl	8008430 <printVoltages>
}
 8006fd8:	bf00      	nop
 8006fda:	3708      	adds	r7, #8
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}
 8006fe0:	20000058 	.word	0x20000058
 8006fe4:	2000005c 	.word	0x2000005c
 8006fe8:	20000060 	.word	0x20000060
 8006fec:	20000064 	.word	0x20000064
 8006ff0:	20000068 	.word	0x20000068
 8006ff4:	2000006c 	.word	0x2000006c

08006ff8 <adBms6830_start_aux_voltage_measurment>:
*******************************************************************************
* @brief Start AUX, VMV, V+ Voltages Measurement
*******************************************************************************
*/
void adBms6830_start_aux_voltage_measurment(uint8_t tIC, cell_asic *ic)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b086      	sub	sp, #24
 8006ffc:	af02      	add	r7, sp, #8
 8006ffe:	4603      	mov	r3, r0
 8007000:	6039      	str	r1, [r7, #0]
 8007002:	71fb      	strb	r3, [r7, #7]
  for(uint8_t cic = 0; cic < tIC; cic++)
 8007004:	2300      	movs	r3, #0
 8007006:	73fb      	strb	r3, [r7, #15]
 8007008:	e01a      	b.n	8007040 <adBms6830_start_aux_voltage_measurment+0x48>
  {
    /* Init config A */
    ic[cic].tx_cfga.refon = PWR_UP;
 800700a:	7bfb      	ldrb	r3, [r7, #15]
 800700c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007010:	fb02 f303 	mul.w	r3, r2, r3
 8007014:	683a      	ldr	r2, [r7, #0]
 8007016:	441a      	add	r2, r3
 8007018:	7813      	ldrb	r3, [r2, #0]
 800701a:	f043 0301 	orr.w	r3, r3, #1
 800701e:	7013      	strb	r3, [r2, #0]
    ic[cic].tx_cfga.gpo = 0X3FF; /* All GPIO pull down off */
 8007020:	7bfb      	ldrb	r3, [r7, #15]
 8007022:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007026:	fb02 f303 	mul.w	r3, r2, r3
 800702a:	683a      	ldr	r2, [r7, #0]
 800702c:	441a      	add	r2, r3
 800702e:	8853      	ldrh	r3, [r2, #2]
 8007030:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8007034:	f361 134e 	bfi	r3, r1, #5, #10
 8007038:	8053      	strh	r3, [r2, #2]
  for(uint8_t cic = 0; cic < tIC; cic++)
 800703a:	7bfb      	ldrb	r3, [r7, #15]
 800703c:	3301      	adds	r3, #1
 800703e:	73fb      	strb	r3, [r7, #15]
 8007040:	7bfa      	ldrb	r2, [r7, #15]
 8007042:	79fb      	ldrb	r3, [r7, #7]
 8007044:	429a      	cmp	r2, r3
 8007046:	d3e0      	bcc.n	800700a <adBms6830_start_aux_voltage_measurment+0x12>
  }
  adBmsWakeupIc(tIC);
 8007048:	79fb      	ldrb	r3, [r7, #7]
 800704a:	4618      	mov	r0, r3
 800704c:	f000 fc82 	bl	8007954 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8007050:	79f8      	ldrb	r0, [r7, #7]
 8007052:	2301      	movs	r3, #1
 8007054:	9300      	str	r3, [sp, #0]
 8007056:	2308      	movs	r3, #8
 8007058:	4a0f      	ldr	r2, [pc, #60]	@ (8007098 <adBms6830_start_aux_voltage_measurment+0xa0>)
 800705a:	6839      	ldr	r1, [r7, #0]
 800705c:	f7fa fe90 	bl	8001d80 <adBmsWriteData>
  adBms6830_Adax(AUX_OPEN_WIRE_DETECTION, OPEN_WIRE_CURRENT_SOURCE, AUX_CH_TO_CONVERT);
 8007060:	4b0e      	ldr	r3, [pc, #56]	@ (800709c <adBms6830_start_aux_voltage_measurment+0xa4>)
 8007062:	781b      	ldrb	r3, [r3, #0]
 8007064:	4a0e      	ldr	r2, [pc, #56]	@ (80070a0 <adBms6830_start_aux_voltage_measurment+0xa8>)
 8007066:	7811      	ldrb	r1, [r2, #0]
 8007068:	4a0e      	ldr	r2, [pc, #56]	@ (80070a4 <adBms6830_start_aux_voltage_measurment+0xac>)
 800706a:	7812      	ldrb	r2, [r2, #0]
 800706c:	4618      	mov	r0, r3
 800706e:	f7fb f8c7 	bl	8002200 <adBms6830_Adax>
  pladc_count = adBmsPollAdc(PLADC);
 8007072:	480d      	ldr	r0, [pc, #52]	@ (80070a8 <adBms6830_start_aux_voltage_measurment+0xb0>)
 8007074:	f7fb f82c 	bl	80020d0 <adBmsPollAdc>
 8007078:	4603      	mov	r3, r0
 800707a:	4a0c      	ldr	r2, [pc, #48]	@ (80070ac <adBms6830_start_aux_voltage_measurment+0xb4>)
 800707c:	6013      	str	r3, [r2, #0]
#ifdef MBED
  pc.printf("Aux voltage conversion completed\n");
#else
  printf("Aux voltage conversion completed\n");
 800707e:	480c      	ldr	r0, [pc, #48]	@ (80070b0 <adBms6830_start_aux_voltage_measurment+0xb8>)
 8007080:	f008 fd4e 	bl	800fb20 <puts>
#endif
  printPollAdcConvTime(pladc_count);
 8007084:	4b09      	ldr	r3, [pc, #36]	@ (80070ac <adBms6830_start_aux_voltage_measurment+0xb4>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4618      	mov	r0, r3
 800708a:	f002 fd19 	bl	8009ac0 <printPollAdcConvTime>
}
 800708e:	bf00      	nop
 8007090:	3710      	adds	r7, #16
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}
 8007096:	bf00      	nop
 8007098:	20000000 	.word	0x20000000
 800709c:	20000408 	.word	0x20000408
 80070a0:	20000409 	.word	0x20000409
 80070a4:	20000405 	.word	0x20000405
 80070a8:	200000b4 	.word	0x200000b4
 80070ac:	20000410 	.word	0x20000410
 80070b0:	080114d8 	.word	0x080114d8

080070b4 <adBms6830_read_aux_voltages>:
*******************************************************************************
* @brief Read AUX, VMV, V+ Voltages
*******************************************************************************
*/
void adBms6830_read_aux_voltages(uint8_t tIC, cell_asic *ic)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b084      	sub	sp, #16
 80070b8:	af02      	add	r7, sp, #8
 80070ba:	4603      	mov	r3, r0
 80070bc:	6039      	str	r1, [r7, #0]
 80070be:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 80070c0:	79fb      	ldrb	r3, [r7, #7]
 80070c2:	4618      	mov	r0, r3
 80070c4:	f000 fc46 	bl	8007954 <adBmsWakeupIc>
  adBmsReadData(tIC, &ic[0], RDAUXA, Aux, A);
 80070c8:	79f8      	ldrb	r0, [r7, #7]
 80070ca:	2301      	movs	r3, #1
 80070cc:	9300      	str	r3, [sp, #0]
 80070ce:	2301      	movs	r3, #1
 80070d0:	4a12      	ldr	r2, [pc, #72]	@ (800711c <adBms6830_read_aux_voltages+0x68>)
 80070d2:	6839      	ldr	r1, [r7, #0]
 80070d4:	f7fa f858 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDAUXB, Aux, B);
 80070d8:	79f8      	ldrb	r0, [r7, #7]
 80070da:	2302      	movs	r3, #2
 80070dc:	9300      	str	r3, [sp, #0]
 80070de:	2301      	movs	r3, #1
 80070e0:	4a0f      	ldr	r2, [pc, #60]	@ (8007120 <adBms6830_read_aux_voltages+0x6c>)
 80070e2:	6839      	ldr	r1, [r7, #0]
 80070e4:	f7fa f850 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDAUXC, Aux, C);
 80070e8:	79f8      	ldrb	r0, [r7, #7]
 80070ea:	2303      	movs	r3, #3
 80070ec:	9300      	str	r3, [sp, #0]
 80070ee:	2301      	movs	r3, #1
 80070f0:	4a0c      	ldr	r2, [pc, #48]	@ (8007124 <adBms6830_read_aux_voltages+0x70>)
 80070f2:	6839      	ldr	r1, [r7, #0]
 80070f4:	f7fa f848 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDAUXD, Aux, D);
 80070f8:	79f8      	ldrb	r0, [r7, #7]
 80070fa:	2304      	movs	r3, #4
 80070fc:	9300      	str	r3, [sp, #0]
 80070fe:	2301      	movs	r3, #1
 8007100:	4a09      	ldr	r2, [pc, #36]	@ (8007128 <adBms6830_read_aux_voltages+0x74>)
 8007102:	6839      	ldr	r1, [r7, #0]
 8007104:	f7fa f840 	bl	8001188 <adBmsReadData>
  printVoltages(tIC, &ic[0], Aux);
 8007108:	79fb      	ldrb	r3, [r7, #7]
 800710a:	2201      	movs	r2, #1
 800710c:	6839      	ldr	r1, [r7, #0]
 800710e:	4618      	mov	r0, r3
 8007110:	f001 f98e 	bl	8008430 <printVoltages>
}
 8007114:	bf00      	nop
 8007116:	3708      	adds	r7, #8
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}
 800711c:	20000070 	.word	0x20000070
 8007120:	20000074 	.word	0x20000074
 8007124:	20000078 	.word	0x20000078
 8007128:	2000007c 	.word	0x2000007c

0800712c <adBms6830_start_raux_voltage_measurment>:
*******************************************************************************
* @brief Start Redundant GPIO Voltages Measurement
*******************************************************************************
*/
void adBms6830_start_raux_voltage_measurment(uint8_t tIC,  cell_asic *ic)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b086      	sub	sp, #24
 8007130:	af02      	add	r7, sp, #8
 8007132:	4603      	mov	r3, r0
 8007134:	6039      	str	r1, [r7, #0]
 8007136:	71fb      	strb	r3, [r7, #7]
  for(uint8_t cic = 0; cic < tIC; cic++)
 8007138:	2300      	movs	r3, #0
 800713a:	73fb      	strb	r3, [r7, #15]
 800713c:	e01a      	b.n	8007174 <adBms6830_start_raux_voltage_measurment+0x48>
  {
    /* Init config A */
    ic[cic].tx_cfga.refon = PWR_UP;
 800713e:	7bfb      	ldrb	r3, [r7, #15]
 8007140:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007144:	fb02 f303 	mul.w	r3, r2, r3
 8007148:	683a      	ldr	r2, [r7, #0]
 800714a:	441a      	add	r2, r3
 800714c:	7813      	ldrb	r3, [r2, #0]
 800714e:	f043 0301 	orr.w	r3, r3, #1
 8007152:	7013      	strb	r3, [r2, #0]
    ic[cic].tx_cfga.gpo = 0X3FF; /* All GPIO pull down off */
 8007154:	7bfb      	ldrb	r3, [r7, #15]
 8007156:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800715a:	fb02 f303 	mul.w	r3, r2, r3
 800715e:	683a      	ldr	r2, [r7, #0]
 8007160:	441a      	add	r2, r3
 8007162:	8853      	ldrh	r3, [r2, #2]
 8007164:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8007168:	f361 134e 	bfi	r3, r1, #5, #10
 800716c:	8053      	strh	r3, [r2, #2]
  for(uint8_t cic = 0; cic < tIC; cic++)
 800716e:	7bfb      	ldrb	r3, [r7, #15]
 8007170:	3301      	adds	r3, #1
 8007172:	73fb      	strb	r3, [r7, #15]
 8007174:	7bfa      	ldrb	r2, [r7, #15]
 8007176:	79fb      	ldrb	r3, [r7, #7]
 8007178:	429a      	cmp	r2, r3
 800717a:	d3e0      	bcc.n	800713e <adBms6830_start_raux_voltage_measurment+0x12>
  }
  adBmsWakeupIc(tIC);
 800717c:	79fb      	ldrb	r3, [r7, #7]
 800717e:	4618      	mov	r0, r3
 8007180:	f000 fbe8 	bl	8007954 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8007184:	79f8      	ldrb	r0, [r7, #7]
 8007186:	2301      	movs	r3, #1
 8007188:	9300      	str	r3, [sp, #0]
 800718a:	2308      	movs	r3, #8
 800718c:	4a0d      	ldr	r2, [pc, #52]	@ (80071c4 <adBms6830_start_raux_voltage_measurment+0x98>)
 800718e:	6839      	ldr	r1, [r7, #0]
 8007190:	f7fa fdf6 	bl	8001d80 <adBmsWriteData>
  adBms6830_Adax2(AUX_CH_TO_CONVERT);
 8007194:	4b0c      	ldr	r3, [pc, #48]	@ (80071c8 <adBms6830_start_raux_voltage_measurment+0x9c>)
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	4618      	mov	r0, r3
 800719a:	f7fb f85d 	bl	8002258 <adBms6830_Adax2>
  pladc_count = adBmsPollAdc(PLADC);
 800719e:	480b      	ldr	r0, [pc, #44]	@ (80071cc <adBms6830_start_raux_voltage_measurment+0xa0>)
 80071a0:	f7fa ff96 	bl	80020d0 <adBmsPollAdc>
 80071a4:	4603      	mov	r3, r0
 80071a6:	4a0a      	ldr	r2, [pc, #40]	@ (80071d0 <adBms6830_start_raux_voltage_measurment+0xa4>)
 80071a8:	6013      	str	r3, [r2, #0]
#ifdef MBED
  pc.printf("RAux voltage conversion completed\n");
#else
  printf("RAux voltage conversion completed\n");
 80071aa:	480a      	ldr	r0, [pc, #40]	@ (80071d4 <adBms6830_start_raux_voltage_measurment+0xa8>)
 80071ac:	f008 fcb8 	bl	800fb20 <puts>
#endif
  printPollAdcConvTime(pladc_count);
 80071b0:	4b07      	ldr	r3, [pc, #28]	@ (80071d0 <adBms6830_start_raux_voltage_measurment+0xa4>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4618      	mov	r0, r3
 80071b6:	f002 fc83 	bl	8009ac0 <printPollAdcConvTime>
}
 80071ba:	bf00      	nop
 80071bc:	3710      	adds	r7, #16
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}
 80071c2:	bf00      	nop
 80071c4:	20000000 	.word	0x20000000
 80071c8:	20000405 	.word	0x20000405
 80071cc:	200000b4 	.word	0x200000b4
 80071d0:	20000410 	.word	0x20000410
 80071d4:	080114fc 	.word	0x080114fc

080071d8 <adBms6830_read_raux_voltages>:
*******************************************************************************
* @brief Read Redundant GPIO Voltages
*******************************************************************************
*/
void adBms6830_read_raux_voltages(uint8_t tIC, cell_asic *ic)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b084      	sub	sp, #16
 80071dc:	af02      	add	r7, sp, #8
 80071de:	4603      	mov	r3, r0
 80071e0:	6039      	str	r1, [r7, #0]
 80071e2:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 80071e4:	79fb      	ldrb	r3, [r7, #7]
 80071e6:	4618      	mov	r0, r3
 80071e8:	f000 fbb4 	bl	8007954 <adBmsWakeupIc>
  adBmsReadData(tIC, &ic[0], RDRAXA, RAux, A);
 80071ec:	79f8      	ldrb	r0, [r7, #7]
 80071ee:	2301      	movs	r3, #1
 80071f0:	9300      	str	r3, [sp, #0]
 80071f2:	2302      	movs	r3, #2
 80071f4:	4a12      	ldr	r2, [pc, #72]	@ (8007240 <adBms6830_read_raux_voltages+0x68>)
 80071f6:	6839      	ldr	r1, [r7, #0]
 80071f8:	f7f9 ffc6 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDRAXB, RAux, B);
 80071fc:	79f8      	ldrb	r0, [r7, #7]
 80071fe:	2302      	movs	r3, #2
 8007200:	9300      	str	r3, [sp, #0]
 8007202:	2302      	movs	r3, #2
 8007204:	4a0f      	ldr	r2, [pc, #60]	@ (8007244 <adBms6830_read_raux_voltages+0x6c>)
 8007206:	6839      	ldr	r1, [r7, #0]
 8007208:	f7f9 ffbe 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDRAXC, RAux, C);
 800720c:	79f8      	ldrb	r0, [r7, #7]
 800720e:	2303      	movs	r3, #3
 8007210:	9300      	str	r3, [sp, #0]
 8007212:	2302      	movs	r3, #2
 8007214:	4a0c      	ldr	r2, [pc, #48]	@ (8007248 <adBms6830_read_raux_voltages+0x70>)
 8007216:	6839      	ldr	r1, [r7, #0]
 8007218:	f7f9 ffb6 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDRAXD, RAux, D);
 800721c:	79f8      	ldrb	r0, [r7, #7]
 800721e:	2304      	movs	r3, #4
 8007220:	9300      	str	r3, [sp, #0]
 8007222:	2302      	movs	r3, #2
 8007224:	4a09      	ldr	r2, [pc, #36]	@ (800724c <adBms6830_read_raux_voltages+0x74>)
 8007226:	6839      	ldr	r1, [r7, #0]
 8007228:	f7f9 ffae 	bl	8001188 <adBmsReadData>
  printVoltages(tIC, &ic[0], RAux);
 800722c:	79fb      	ldrb	r3, [r7, #7]
 800722e:	2202      	movs	r2, #2
 8007230:	6839      	ldr	r1, [r7, #0]
 8007232:	4618      	mov	r0, r3
 8007234:	f001 f8fc 	bl	8008430 <printVoltages>
}
 8007238:	bf00      	nop
 800723a:	3708      	adds	r7, #8
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}
 8007240:	20000080 	.word	0x20000080
 8007244:	20000084 	.word	0x20000084
 8007248:	20000088 	.word	0x20000088
 800724c:	2000008c 	.word	0x2000008c

08007250 <adBms6830_read_status_registers>:
*******************************************************************************
* @brief Read Status Reg. A, B, C, D and E.
*******************************************************************************
*/
void adBms6830_read_status_registers(uint8_t tIC, cell_asic *ic)
{
 8007250:	b590      	push	{r4, r7, lr}
 8007252:	b085      	sub	sp, #20
 8007254:	af02      	add	r7, sp, #8
 8007256:	4603      	mov	r3, r0
 8007258:	6039      	str	r1, [r7, #0]
 800725a:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 800725c:	79fb      	ldrb	r3, [r7, #7]
 800725e:	4618      	mov	r0, r3
 8007260:	f000 fb78 	bl	8007954 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8007264:	79f8      	ldrb	r0, [r7, #7]
 8007266:	2301      	movs	r3, #1
 8007268:	9300      	str	r3, [sp, #0]
 800726a:	2308      	movs	r3, #8
 800726c:	4a34      	ldr	r2, [pc, #208]	@ (8007340 <adBms6830_read_status_registers+0xf0>)
 800726e:	6839      	ldr	r1, [r7, #0]
 8007270:	f7fa fd86 	bl	8001d80 <adBmsWriteData>
  adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 8007274:	79f8      	ldrb	r0, [r7, #7]
 8007276:	2302      	movs	r3, #2
 8007278:	9300      	str	r3, [sp, #0]
 800727a:	2308      	movs	r3, #8
 800727c:	4a31      	ldr	r2, [pc, #196]	@ (8007344 <adBms6830_read_status_registers+0xf4>)
 800727e:	6839      	ldr	r1, [r7, #0]
 8007280:	f7fa fd7e 	bl	8001d80 <adBmsWriteData>
  adBms6830_Adax(AUX_OPEN_WIRE_DETECTION, OPEN_WIRE_CURRENT_SOURCE, AUX_CH_TO_CONVERT);
 8007284:	4b30      	ldr	r3, [pc, #192]	@ (8007348 <adBms6830_read_status_registers+0xf8>)
 8007286:	781b      	ldrb	r3, [r3, #0]
 8007288:	4a30      	ldr	r2, [pc, #192]	@ (800734c <adBms6830_read_status_registers+0xfc>)
 800728a:	7811      	ldrb	r1, [r2, #0]
 800728c:	4a30      	ldr	r2, [pc, #192]	@ (8007350 <adBms6830_read_status_registers+0x100>)
 800728e:	7812      	ldrb	r2, [r2, #0]
 8007290:	4618      	mov	r0, r3
 8007292:	f7fa ffb5 	bl	8002200 <adBms6830_Adax>
  pladc_count = adBmsPollAdc(PLADC);
 8007296:	482f      	ldr	r0, [pc, #188]	@ (8007354 <adBms6830_read_status_registers+0x104>)
 8007298:	f7fa ff1a 	bl	80020d0 <adBmsPollAdc>
 800729c:	4603      	mov	r3, r0
 800729e:	4a2e      	ldr	r2, [pc, #184]	@ (8007358 <adBms6830_read_status_registers+0x108>)
 80072a0:	6013      	str	r3, [r2, #0]
  adBms6830_Adcv(REDUNDANT_MEASUREMENT, CONTINUOUS_MEASUREMENT, DISCHARGE_PERMITTED, RESET_FILTER, CELL_OPEN_WIRE_DETECTION);
 80072a2:	4b2e      	ldr	r3, [pc, #184]	@ (800735c <adBms6830_read_status_registers+0x10c>)
 80072a4:	7818      	ldrb	r0, [r3, #0]
 80072a6:	4b2e      	ldr	r3, [pc, #184]	@ (8007360 <adBms6830_read_status_registers+0x110>)
 80072a8:	7819      	ldrb	r1, [r3, #0]
 80072aa:	4b2e      	ldr	r3, [pc, #184]	@ (8007364 <adBms6830_read_status_registers+0x114>)
 80072ac:	781a      	ldrb	r2, [r3, #0]
 80072ae:	4b2e      	ldr	r3, [pc, #184]	@ (8007368 <adBms6830_read_status_registers+0x118>)
 80072b0:	781c      	ldrb	r4, [r3, #0]
 80072b2:	4b2e      	ldr	r3, [pc, #184]	@ (800736c <adBms6830_read_status_registers+0x11c>)
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	9300      	str	r3, [sp, #0]
 80072b8:	4623      	mov	r3, r4
 80072ba:	f7fa ff49 	bl	8002150 <adBms6830_Adcv>
  pladc_count = pladc_count + adBmsPollAdc(PLADC);
 80072be:	4825      	ldr	r0, [pc, #148]	@ (8007354 <adBms6830_read_status_registers+0x104>)
 80072c0:	f7fa ff06 	bl	80020d0 <adBmsPollAdc>
 80072c4:	4602      	mov	r2, r0
 80072c6:	4b24      	ldr	r3, [pc, #144]	@ (8007358 <adBms6830_read_status_registers+0x108>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4413      	add	r3, r2
 80072cc:	4a22      	ldr	r2, [pc, #136]	@ (8007358 <adBms6830_read_status_registers+0x108>)
 80072ce:	6013      	str	r3, [r2, #0]

  adBmsReadData(tIC, &ic[0], RDSTATA, Status, A);
 80072d0:	79f8      	ldrb	r0, [r7, #7]
 80072d2:	2301      	movs	r3, #1
 80072d4:	9300      	str	r3, [sp, #0]
 80072d6:	2303      	movs	r3, #3
 80072d8:	4a25      	ldr	r2, [pc, #148]	@ (8007370 <adBms6830_read_status_registers+0x120>)
 80072da:	6839      	ldr	r1, [r7, #0]
 80072dc:	f7f9 ff54 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSTATB, Status, B);
 80072e0:	79f8      	ldrb	r0, [r7, #7]
 80072e2:	2302      	movs	r3, #2
 80072e4:	9300      	str	r3, [sp, #0]
 80072e6:	2303      	movs	r3, #3
 80072e8:	4a22      	ldr	r2, [pc, #136]	@ (8007374 <adBms6830_read_status_registers+0x124>)
 80072ea:	6839      	ldr	r1, [r7, #0]
 80072ec:	f7f9 ff4c 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSTATC, Status, C);
 80072f0:	79f8      	ldrb	r0, [r7, #7]
 80072f2:	2303      	movs	r3, #3
 80072f4:	9300      	str	r3, [sp, #0]
 80072f6:	2303      	movs	r3, #3
 80072f8:	4a1f      	ldr	r2, [pc, #124]	@ (8007378 <adBms6830_read_status_registers+0x128>)
 80072fa:	6839      	ldr	r1, [r7, #0]
 80072fc:	f7f9 ff44 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSTATD, Status, D);
 8007300:	79f8      	ldrb	r0, [r7, #7]
 8007302:	2304      	movs	r3, #4
 8007304:	9300      	str	r3, [sp, #0]
 8007306:	2303      	movs	r3, #3
 8007308:	4a1c      	ldr	r2, [pc, #112]	@ (800737c <adBms6830_read_status_registers+0x12c>)
 800730a:	6839      	ldr	r1, [r7, #0]
 800730c:	f7f9 ff3c 	bl	8001188 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSTATE, Status, E);
 8007310:	79f8      	ldrb	r0, [r7, #7]
 8007312:	2305      	movs	r3, #5
 8007314:	9300      	str	r3, [sp, #0]
 8007316:	2303      	movs	r3, #3
 8007318:	4a19      	ldr	r2, [pc, #100]	@ (8007380 <adBms6830_read_status_registers+0x130>)
 800731a:	6839      	ldr	r1, [r7, #0]
 800731c:	f7f9 ff34 	bl	8001188 <adBmsReadData>
  printPollAdcConvTime(pladc_count);
 8007320:	4b0d      	ldr	r3, [pc, #52]	@ (8007358 <adBms6830_read_status_registers+0x108>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4618      	mov	r0, r3
 8007326:	f002 fbcb 	bl	8009ac0 <printPollAdcConvTime>
  printStatus(tIC, &ic[0], Status, ALL_GRP);
 800732a:	79f8      	ldrb	r0, [r7, #7]
 800732c:	2300      	movs	r3, #0
 800732e:	2203      	movs	r2, #3
 8007330:	6839      	ldr	r1, [r7, #0]
 8007332:	f001 fa89 	bl	8008848 <printStatus>
}
 8007336:	bf00      	nop
 8007338:	370c      	adds	r7, #12
 800733a:	46bd      	mov	sp, r7
 800733c:	bd90      	pop	{r4, r7, pc}
 800733e:	bf00      	nop
 8007340:	20000000 	.word	0x20000000
 8007344:	20000004 	.word	0x20000004
 8007348:	20000408 	.word	0x20000408
 800734c:	20000409 	.word	0x20000409
 8007350:	20000405 	.word	0x20000405
 8007354:	200000b4 	.word	0x200000b4
 8007358:	20000410 	.word	0x20000410
 800735c:	20000404 	.word	0x20000404
 8007360:	20000406 	.word	0x20000406
 8007364:	2000040a 	.word	0x2000040a
 8007368:	2000040b 	.word	0x2000040b
 800736c:	20000407 	.word	0x20000407
 8007370:	20000090 	.word	0x20000090
 8007374:	20000094 	.word	0x20000094
 8007378:	20000098 	.word	0x20000098
 800737c:	2000009c 	.word	0x2000009c
 8007380:	200000a0 	.word	0x200000a0

08007384 <measurement_loop>:
*******************************************************************************
* @brief Loop measurment.
*******************************************************************************
*/
void measurement_loop()
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b082      	sub	sp, #8
 8007388:	af02      	add	r7, sp, #8
  if(MEASURE_CELL == ENABLED)
 800738a:	4bb3      	ldr	r3, [pc, #716]	@ (8007658 <measurement_loop+0x2d4>)
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	2b01      	cmp	r3, #1
 8007390:	d134      	bne.n	80073fc <measurement_loop+0x78>
  {
    adBmsReadData(TOTAL_IC, &IC[0], RDCVA, Cell, A);
 8007392:	2301      	movs	r3, #1
 8007394:	9300      	str	r3, [sp, #0]
 8007396:	2300      	movs	r3, #0
 8007398:	4ab0      	ldr	r2, [pc, #704]	@ (800765c <measurement_loop+0x2d8>)
 800739a:	49b1      	ldr	r1, [pc, #708]	@ (8007660 <measurement_loop+0x2dc>)
 800739c:	2001      	movs	r0, #1
 800739e:	f7f9 fef3 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVB, Cell, B);
 80073a2:	2302      	movs	r3, #2
 80073a4:	9300      	str	r3, [sp, #0]
 80073a6:	2300      	movs	r3, #0
 80073a8:	4aae      	ldr	r2, [pc, #696]	@ (8007664 <measurement_loop+0x2e0>)
 80073aa:	49ad      	ldr	r1, [pc, #692]	@ (8007660 <measurement_loop+0x2dc>)
 80073ac:	2001      	movs	r0, #1
 80073ae:	f7f9 feeb 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVC, Cell, C);
 80073b2:	2303      	movs	r3, #3
 80073b4:	9300      	str	r3, [sp, #0]
 80073b6:	2300      	movs	r3, #0
 80073b8:	4aab      	ldr	r2, [pc, #684]	@ (8007668 <measurement_loop+0x2e4>)
 80073ba:	49a9      	ldr	r1, [pc, #676]	@ (8007660 <measurement_loop+0x2dc>)
 80073bc:	2001      	movs	r0, #1
 80073be:	f7f9 fee3 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVD, Cell, D);
 80073c2:	2304      	movs	r3, #4
 80073c4:	9300      	str	r3, [sp, #0]
 80073c6:	2300      	movs	r3, #0
 80073c8:	4aa8      	ldr	r2, [pc, #672]	@ (800766c <measurement_loop+0x2e8>)
 80073ca:	49a5      	ldr	r1, [pc, #660]	@ (8007660 <measurement_loop+0x2dc>)
 80073cc:	2001      	movs	r0, #1
 80073ce:	f7f9 fedb 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVE, Cell, E);
 80073d2:	2305      	movs	r3, #5
 80073d4:	9300      	str	r3, [sp, #0]
 80073d6:	2300      	movs	r3, #0
 80073d8:	4aa5      	ldr	r2, [pc, #660]	@ (8007670 <measurement_loop+0x2ec>)
 80073da:	49a1      	ldr	r1, [pc, #644]	@ (8007660 <measurement_loop+0x2dc>)
 80073dc:	2001      	movs	r0, #1
 80073de:	f7f9 fed3 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVF, Cell, F);
 80073e2:	2306      	movs	r3, #6
 80073e4:	9300      	str	r3, [sp, #0]
 80073e6:	2300      	movs	r3, #0
 80073e8:	4aa2      	ldr	r2, [pc, #648]	@ (8007674 <measurement_loop+0x2f0>)
 80073ea:	499d      	ldr	r1, [pc, #628]	@ (8007660 <measurement_loop+0x2dc>)
 80073ec:	2001      	movs	r0, #1
 80073ee:	f7f9 fecb 	bl	8001188 <adBmsReadData>
    printVoltages(TOTAL_IC, &IC[0], Cell);
 80073f2:	2200      	movs	r2, #0
 80073f4:	499a      	ldr	r1, [pc, #616]	@ (8007660 <measurement_loop+0x2dc>)
 80073f6:	2001      	movs	r0, #1
 80073f8:	f001 f81a 	bl	8008430 <printVoltages>
  }

  if(MEASURE_AVG_CELL == ENABLED)
 80073fc:	4b9e      	ldr	r3, [pc, #632]	@ (8007678 <measurement_loop+0x2f4>)
 80073fe:	781b      	ldrb	r3, [r3, #0]
 8007400:	2b01      	cmp	r3, #1
 8007402:	d134      	bne.n	800746e <measurement_loop+0xea>
  {
    adBmsReadData(TOTAL_IC, &IC[0], RDACA, AvgCell, A);
 8007404:	2301      	movs	r3, #1
 8007406:	9300      	str	r3, [sp, #0]
 8007408:	2305      	movs	r3, #5
 800740a:	4a9c      	ldr	r2, [pc, #624]	@ (800767c <measurement_loop+0x2f8>)
 800740c:	4994      	ldr	r1, [pc, #592]	@ (8007660 <measurement_loop+0x2dc>)
 800740e:	2001      	movs	r0, #1
 8007410:	f7f9 feba 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDACB, AvgCell, B);
 8007414:	2302      	movs	r3, #2
 8007416:	9300      	str	r3, [sp, #0]
 8007418:	2305      	movs	r3, #5
 800741a:	4a99      	ldr	r2, [pc, #612]	@ (8007680 <measurement_loop+0x2fc>)
 800741c:	4990      	ldr	r1, [pc, #576]	@ (8007660 <measurement_loop+0x2dc>)
 800741e:	2001      	movs	r0, #1
 8007420:	f7f9 feb2 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDACC, AvgCell, C);
 8007424:	2303      	movs	r3, #3
 8007426:	9300      	str	r3, [sp, #0]
 8007428:	2305      	movs	r3, #5
 800742a:	4a96      	ldr	r2, [pc, #600]	@ (8007684 <measurement_loop+0x300>)
 800742c:	498c      	ldr	r1, [pc, #560]	@ (8007660 <measurement_loop+0x2dc>)
 800742e:	2001      	movs	r0, #1
 8007430:	f7f9 feaa 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDACD, AvgCell, D);
 8007434:	2304      	movs	r3, #4
 8007436:	9300      	str	r3, [sp, #0]
 8007438:	2305      	movs	r3, #5
 800743a:	4a93      	ldr	r2, [pc, #588]	@ (8007688 <measurement_loop+0x304>)
 800743c:	4988      	ldr	r1, [pc, #544]	@ (8007660 <measurement_loop+0x2dc>)
 800743e:	2001      	movs	r0, #1
 8007440:	f7f9 fea2 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDACE, AvgCell, E);
 8007444:	2305      	movs	r3, #5
 8007446:	9300      	str	r3, [sp, #0]
 8007448:	2305      	movs	r3, #5
 800744a:	4a90      	ldr	r2, [pc, #576]	@ (800768c <measurement_loop+0x308>)
 800744c:	4984      	ldr	r1, [pc, #528]	@ (8007660 <measurement_loop+0x2dc>)
 800744e:	2001      	movs	r0, #1
 8007450:	f7f9 fe9a 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDACF, AvgCell, F);
 8007454:	2306      	movs	r3, #6
 8007456:	9300      	str	r3, [sp, #0]
 8007458:	2305      	movs	r3, #5
 800745a:	4a8d      	ldr	r2, [pc, #564]	@ (8007690 <measurement_loop+0x30c>)
 800745c:	4980      	ldr	r1, [pc, #512]	@ (8007660 <measurement_loop+0x2dc>)
 800745e:	2001      	movs	r0, #1
 8007460:	f7f9 fe92 	bl	8001188 <adBmsReadData>
    printVoltages(TOTAL_IC, &IC[0], AvgCell);
 8007464:	2205      	movs	r2, #5
 8007466:	497e      	ldr	r1, [pc, #504]	@ (8007660 <measurement_loop+0x2dc>)
 8007468:	2001      	movs	r0, #1
 800746a:	f000 ffe1 	bl	8008430 <printVoltages>
  }

  if(MEASURE_F_CELL == ENABLED)
 800746e:	4b89      	ldr	r3, [pc, #548]	@ (8007694 <measurement_loop+0x310>)
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	2b01      	cmp	r3, #1
 8007474:	d134      	bne.n	80074e0 <measurement_loop+0x15c>
  {
    adBmsReadData(TOTAL_IC, &IC[0], RDFCA, F_volt, A);
 8007476:	2301      	movs	r3, #1
 8007478:	9300      	str	r3, [sp, #0]
 800747a:	2307      	movs	r3, #7
 800747c:	4a86      	ldr	r2, [pc, #536]	@ (8007698 <measurement_loop+0x314>)
 800747e:	4978      	ldr	r1, [pc, #480]	@ (8007660 <measurement_loop+0x2dc>)
 8007480:	2001      	movs	r0, #1
 8007482:	f7f9 fe81 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCB, F_volt, B);
 8007486:	2302      	movs	r3, #2
 8007488:	9300      	str	r3, [sp, #0]
 800748a:	2307      	movs	r3, #7
 800748c:	4a83      	ldr	r2, [pc, #524]	@ (800769c <measurement_loop+0x318>)
 800748e:	4974      	ldr	r1, [pc, #464]	@ (8007660 <measurement_loop+0x2dc>)
 8007490:	2001      	movs	r0, #1
 8007492:	f7f9 fe79 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCC, F_volt, C);
 8007496:	2303      	movs	r3, #3
 8007498:	9300      	str	r3, [sp, #0]
 800749a:	2307      	movs	r3, #7
 800749c:	4a80      	ldr	r2, [pc, #512]	@ (80076a0 <measurement_loop+0x31c>)
 800749e:	4970      	ldr	r1, [pc, #448]	@ (8007660 <measurement_loop+0x2dc>)
 80074a0:	2001      	movs	r0, #1
 80074a2:	f7f9 fe71 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCD, F_volt, D);
 80074a6:	2304      	movs	r3, #4
 80074a8:	9300      	str	r3, [sp, #0]
 80074aa:	2307      	movs	r3, #7
 80074ac:	4a7d      	ldr	r2, [pc, #500]	@ (80076a4 <measurement_loop+0x320>)
 80074ae:	496c      	ldr	r1, [pc, #432]	@ (8007660 <measurement_loop+0x2dc>)
 80074b0:	2001      	movs	r0, #1
 80074b2:	f7f9 fe69 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCE, F_volt, E);
 80074b6:	2305      	movs	r3, #5
 80074b8:	9300      	str	r3, [sp, #0]
 80074ba:	2307      	movs	r3, #7
 80074bc:	4a7a      	ldr	r2, [pc, #488]	@ (80076a8 <measurement_loop+0x324>)
 80074be:	4968      	ldr	r1, [pc, #416]	@ (8007660 <measurement_loop+0x2dc>)
 80074c0:	2001      	movs	r0, #1
 80074c2:	f7f9 fe61 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCF, F_volt, F);
 80074c6:	2306      	movs	r3, #6
 80074c8:	9300      	str	r3, [sp, #0]
 80074ca:	2307      	movs	r3, #7
 80074cc:	4a77      	ldr	r2, [pc, #476]	@ (80076ac <measurement_loop+0x328>)
 80074ce:	4964      	ldr	r1, [pc, #400]	@ (8007660 <measurement_loop+0x2dc>)
 80074d0:	2001      	movs	r0, #1
 80074d2:	f7f9 fe59 	bl	8001188 <adBmsReadData>
    printVoltages(TOTAL_IC, &IC[0], F_volt);
 80074d6:	2207      	movs	r2, #7
 80074d8:	4961      	ldr	r1, [pc, #388]	@ (8007660 <measurement_loop+0x2dc>)
 80074da:	2001      	movs	r0, #1
 80074dc:	f000 ffa8 	bl	8008430 <printVoltages>
  }

  if(MEASURE_S_VOLTAGE == ENABLED)
 80074e0:	4b73      	ldr	r3, [pc, #460]	@ (80076b0 <measurement_loop+0x32c>)
 80074e2:	781b      	ldrb	r3, [r3, #0]
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d134      	bne.n	8007552 <measurement_loop+0x1ce>
  {
    adBmsReadData(TOTAL_IC, &IC[0], RDSVA, S_volt, A);
 80074e8:	2301      	movs	r3, #1
 80074ea:	9300      	str	r3, [sp, #0]
 80074ec:	2306      	movs	r3, #6
 80074ee:	4a71      	ldr	r2, [pc, #452]	@ (80076b4 <measurement_loop+0x330>)
 80074f0:	495b      	ldr	r1, [pc, #364]	@ (8007660 <measurement_loop+0x2dc>)
 80074f2:	2001      	movs	r0, #1
 80074f4:	f7f9 fe48 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSVB, S_volt, B);
 80074f8:	2302      	movs	r3, #2
 80074fa:	9300      	str	r3, [sp, #0]
 80074fc:	2306      	movs	r3, #6
 80074fe:	4a6e      	ldr	r2, [pc, #440]	@ (80076b8 <measurement_loop+0x334>)
 8007500:	4957      	ldr	r1, [pc, #348]	@ (8007660 <measurement_loop+0x2dc>)
 8007502:	2001      	movs	r0, #1
 8007504:	f7f9 fe40 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSVC, S_volt, C);
 8007508:	2303      	movs	r3, #3
 800750a:	9300      	str	r3, [sp, #0]
 800750c:	2306      	movs	r3, #6
 800750e:	4a6b      	ldr	r2, [pc, #428]	@ (80076bc <measurement_loop+0x338>)
 8007510:	4953      	ldr	r1, [pc, #332]	@ (8007660 <measurement_loop+0x2dc>)
 8007512:	2001      	movs	r0, #1
 8007514:	f7f9 fe38 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSVD, S_volt, D);
 8007518:	2304      	movs	r3, #4
 800751a:	9300      	str	r3, [sp, #0]
 800751c:	2306      	movs	r3, #6
 800751e:	4a68      	ldr	r2, [pc, #416]	@ (80076c0 <measurement_loop+0x33c>)
 8007520:	494f      	ldr	r1, [pc, #316]	@ (8007660 <measurement_loop+0x2dc>)
 8007522:	2001      	movs	r0, #1
 8007524:	f7f9 fe30 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSVE, S_volt, E);
 8007528:	2305      	movs	r3, #5
 800752a:	9300      	str	r3, [sp, #0]
 800752c:	2306      	movs	r3, #6
 800752e:	4a65      	ldr	r2, [pc, #404]	@ (80076c4 <measurement_loop+0x340>)
 8007530:	494b      	ldr	r1, [pc, #300]	@ (8007660 <measurement_loop+0x2dc>)
 8007532:	2001      	movs	r0, #1
 8007534:	f7f9 fe28 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSVF, S_volt, F);
 8007538:	2306      	movs	r3, #6
 800753a:	9300      	str	r3, [sp, #0]
 800753c:	2306      	movs	r3, #6
 800753e:	4a62      	ldr	r2, [pc, #392]	@ (80076c8 <measurement_loop+0x344>)
 8007540:	4947      	ldr	r1, [pc, #284]	@ (8007660 <measurement_loop+0x2dc>)
 8007542:	2001      	movs	r0, #1
 8007544:	f7f9 fe20 	bl	8001188 <adBmsReadData>
    printVoltages(TOTAL_IC, &IC[0], S_volt);
 8007548:	2206      	movs	r2, #6
 800754a:	4945      	ldr	r1, [pc, #276]	@ (8007660 <measurement_loop+0x2dc>)
 800754c:	2001      	movs	r0, #1
 800754e:	f000 ff6f 	bl	8008430 <printVoltages>
  }

  if(MEASURE_AUX == ENABLED)
 8007552:	4b5e      	ldr	r3, [pc, #376]	@ (80076cc <measurement_loop+0x348>)
 8007554:	781b      	ldrb	r3, [r3, #0]
 8007556:	2b01      	cmp	r3, #1
 8007558:	d130      	bne.n	80075bc <measurement_loop+0x238>
  {
    adBms6830_Adax(AUX_OPEN_WIRE_DETECTION, OPEN_WIRE_CURRENT_SOURCE, AUX_CH_TO_CONVERT);
 800755a:	4b5d      	ldr	r3, [pc, #372]	@ (80076d0 <measurement_loop+0x34c>)
 800755c:	781b      	ldrb	r3, [r3, #0]
 800755e:	4a5d      	ldr	r2, [pc, #372]	@ (80076d4 <measurement_loop+0x350>)
 8007560:	7811      	ldrb	r1, [r2, #0]
 8007562:	4a5d      	ldr	r2, [pc, #372]	@ (80076d8 <measurement_loop+0x354>)
 8007564:	7812      	ldrb	r2, [r2, #0]
 8007566:	4618      	mov	r0, r3
 8007568:	f7fa fe4a 	bl	8002200 <adBms6830_Adax>
    adBmsPollAdc(PLAUX1);
 800756c:	485b      	ldr	r0, [pc, #364]	@ (80076dc <measurement_loop+0x358>)
 800756e:	f7fa fdaf 	bl	80020d0 <adBmsPollAdc>
    adBmsReadData(TOTAL_IC, &IC[0], RDAUXA, Aux, A);
 8007572:	2301      	movs	r3, #1
 8007574:	9300      	str	r3, [sp, #0]
 8007576:	2301      	movs	r3, #1
 8007578:	4a59      	ldr	r2, [pc, #356]	@ (80076e0 <measurement_loop+0x35c>)
 800757a:	4939      	ldr	r1, [pc, #228]	@ (8007660 <measurement_loop+0x2dc>)
 800757c:	2001      	movs	r0, #1
 800757e:	f7f9 fe03 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDAUXB, Aux, B);
 8007582:	2302      	movs	r3, #2
 8007584:	9300      	str	r3, [sp, #0]
 8007586:	2301      	movs	r3, #1
 8007588:	4a56      	ldr	r2, [pc, #344]	@ (80076e4 <measurement_loop+0x360>)
 800758a:	4935      	ldr	r1, [pc, #212]	@ (8007660 <measurement_loop+0x2dc>)
 800758c:	2001      	movs	r0, #1
 800758e:	f7f9 fdfb 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDAUXC, Aux, C);
 8007592:	2303      	movs	r3, #3
 8007594:	9300      	str	r3, [sp, #0]
 8007596:	2301      	movs	r3, #1
 8007598:	4a53      	ldr	r2, [pc, #332]	@ (80076e8 <measurement_loop+0x364>)
 800759a:	4931      	ldr	r1, [pc, #196]	@ (8007660 <measurement_loop+0x2dc>)
 800759c:	2001      	movs	r0, #1
 800759e:	f7f9 fdf3 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDAUXD, Aux, D);
 80075a2:	2304      	movs	r3, #4
 80075a4:	9300      	str	r3, [sp, #0]
 80075a6:	2301      	movs	r3, #1
 80075a8:	4a50      	ldr	r2, [pc, #320]	@ (80076ec <measurement_loop+0x368>)
 80075aa:	492d      	ldr	r1, [pc, #180]	@ (8007660 <measurement_loop+0x2dc>)
 80075ac:	2001      	movs	r0, #1
 80075ae:	f7f9 fdeb 	bl	8001188 <adBmsReadData>
    printVoltages(TOTAL_IC, &IC[0], Aux);
 80075b2:	2201      	movs	r2, #1
 80075b4:	492a      	ldr	r1, [pc, #168]	@ (8007660 <measurement_loop+0x2dc>)
 80075b6:	2001      	movs	r0, #1
 80075b8:	f000 ff3a 	bl	8008430 <printVoltages>
  }

  if(MEASURE_RAUX == ENABLED)
 80075bc:	4b4c      	ldr	r3, [pc, #304]	@ (80076f0 <measurement_loop+0x36c>)
 80075be:	781b      	ldrb	r3, [r3, #0]
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d12f      	bne.n	8007624 <measurement_loop+0x2a0>
  {
    adBmsWakeupIc(TOTAL_IC);
 80075c4:	2001      	movs	r0, #1
 80075c6:	f000 f9c5 	bl	8007954 <adBmsWakeupIc>
    adBms6830_Adax2(AUX_CH_TO_CONVERT);
 80075ca:	4b43      	ldr	r3, [pc, #268]	@ (80076d8 <measurement_loop+0x354>)
 80075cc:	781b      	ldrb	r3, [r3, #0]
 80075ce:	4618      	mov	r0, r3
 80075d0:	f7fa fe42 	bl	8002258 <adBms6830_Adax2>
    adBmsPollAdc(PLAUX2);
 80075d4:	4847      	ldr	r0, [pc, #284]	@ (80076f4 <measurement_loop+0x370>)
 80075d6:	f7fa fd7b 	bl	80020d0 <adBmsPollAdc>
    adBmsReadData(TOTAL_IC, &IC[0], RDRAXA, RAux, A);
 80075da:	2301      	movs	r3, #1
 80075dc:	9300      	str	r3, [sp, #0]
 80075de:	2302      	movs	r3, #2
 80075e0:	4a45      	ldr	r2, [pc, #276]	@ (80076f8 <measurement_loop+0x374>)
 80075e2:	491f      	ldr	r1, [pc, #124]	@ (8007660 <measurement_loop+0x2dc>)
 80075e4:	2001      	movs	r0, #1
 80075e6:	f7f9 fdcf 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDRAXB, RAux, B);
 80075ea:	2302      	movs	r3, #2
 80075ec:	9300      	str	r3, [sp, #0]
 80075ee:	2302      	movs	r3, #2
 80075f0:	4a42      	ldr	r2, [pc, #264]	@ (80076fc <measurement_loop+0x378>)
 80075f2:	491b      	ldr	r1, [pc, #108]	@ (8007660 <measurement_loop+0x2dc>)
 80075f4:	2001      	movs	r0, #1
 80075f6:	f7f9 fdc7 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDRAXC, RAux, C);
 80075fa:	2303      	movs	r3, #3
 80075fc:	9300      	str	r3, [sp, #0]
 80075fe:	2302      	movs	r3, #2
 8007600:	4a3f      	ldr	r2, [pc, #252]	@ (8007700 <measurement_loop+0x37c>)
 8007602:	4917      	ldr	r1, [pc, #92]	@ (8007660 <measurement_loop+0x2dc>)
 8007604:	2001      	movs	r0, #1
 8007606:	f7f9 fdbf 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDRAXD, RAux, D);
 800760a:	2304      	movs	r3, #4
 800760c:	9300      	str	r3, [sp, #0]
 800760e:	2302      	movs	r3, #2
 8007610:	4a3c      	ldr	r2, [pc, #240]	@ (8007704 <measurement_loop+0x380>)
 8007612:	4913      	ldr	r1, [pc, #76]	@ (8007660 <measurement_loop+0x2dc>)
 8007614:	2001      	movs	r0, #1
 8007616:	f7f9 fdb7 	bl	8001188 <adBmsReadData>
    printVoltages(TOTAL_IC, &IC[0], RAux);
 800761a:	2202      	movs	r2, #2
 800761c:	4910      	ldr	r1, [pc, #64]	@ (8007660 <measurement_loop+0x2dc>)
 800761e:	2001      	movs	r0, #1
 8007620:	f000 ff06 	bl	8008430 <printVoltages>
  }

  if(MEASURE_STAT == ENABLED)
 8007624:	4b38      	ldr	r3, [pc, #224]	@ (8007708 <measurement_loop+0x384>)
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	2b01      	cmp	r3, #1
 800762a:	f040 808f 	bne.w	800774c <measurement_loop+0x3c8>
  {
    adBmsReadData(TOTAL_IC, &IC[0], RDSTATA, Status, A);
 800762e:	2301      	movs	r3, #1
 8007630:	9300      	str	r3, [sp, #0]
 8007632:	2303      	movs	r3, #3
 8007634:	4a35      	ldr	r2, [pc, #212]	@ (800770c <measurement_loop+0x388>)
 8007636:	490a      	ldr	r1, [pc, #40]	@ (8007660 <measurement_loop+0x2dc>)
 8007638:	2001      	movs	r0, #1
 800763a:	f7f9 fda5 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSTATB, Status, B);
 800763e:	2302      	movs	r3, #2
 8007640:	9300      	str	r3, [sp, #0]
 8007642:	2303      	movs	r3, #3
 8007644:	4a32      	ldr	r2, [pc, #200]	@ (8007710 <measurement_loop+0x38c>)
 8007646:	4906      	ldr	r1, [pc, #24]	@ (8007660 <measurement_loop+0x2dc>)
 8007648:	2001      	movs	r0, #1
 800764a:	f7f9 fd9d 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSTATC, Status, C);
 800764e:	2303      	movs	r3, #3
 8007650:	9300      	str	r3, [sp, #0]
 8007652:	2303      	movs	r3, #3
 8007654:	4a2f      	ldr	r2, [pc, #188]	@ (8007714 <measurement_loop+0x390>)
 8007656:	e05f      	b.n	8007718 <measurement_loop+0x394>
 8007658:	200000be 	.word	0x200000be
 800765c:	20000010 	.word	0x20000010
 8007660:	20000164 	.word	0x20000164
 8007664:	20000014 	.word	0x20000014
 8007668:	20000018 	.word	0x20000018
 800766c:	2000001c 	.word	0x2000001c
 8007670:	20000020 	.word	0x20000020
 8007674:	20000024 	.word	0x20000024
 8007678:	200000bf 	.word	0x200000bf
 800767c:	20000028 	.word	0x20000028
 8007680:	2000002c 	.word	0x2000002c
 8007684:	20000030 	.word	0x20000030
 8007688:	20000034 	.word	0x20000034
 800768c:	20000038 	.word	0x20000038
 8007690:	2000003c 	.word	0x2000003c
 8007694:	200000c0 	.word	0x200000c0
 8007698:	20000058 	.word	0x20000058
 800769c:	2000005c 	.word	0x2000005c
 80076a0:	20000060 	.word	0x20000060
 80076a4:	20000064 	.word	0x20000064
 80076a8:	20000068 	.word	0x20000068
 80076ac:	2000006c 	.word	0x2000006c
 80076b0:	200000c1 	.word	0x200000c1
 80076b4:	20000040 	.word	0x20000040
 80076b8:	20000044 	.word	0x20000044
 80076bc:	20000048 	.word	0x20000048
 80076c0:	2000004c 	.word	0x2000004c
 80076c4:	20000050 	.word	0x20000050
 80076c8:	20000054 	.word	0x20000054
 80076cc:	20000414 	.word	0x20000414
 80076d0:	20000408 	.word	0x20000408
 80076d4:	20000409 	.word	0x20000409
 80076d8:	20000405 	.word	0x20000405
 80076dc:	200000b8 	.word	0x200000b8
 80076e0:	20000070 	.word	0x20000070
 80076e4:	20000074 	.word	0x20000074
 80076e8:	20000078 	.word	0x20000078
 80076ec:	2000007c 	.word	0x2000007c
 80076f0:	20000415 	.word	0x20000415
 80076f4:	200000bc 	.word	0x200000bc
 80076f8:	20000080 	.word	0x20000080
 80076fc:	20000084 	.word	0x20000084
 8007700:	20000088 	.word	0x20000088
 8007704:	2000008c 	.word	0x2000008c
 8007708:	20000416 	.word	0x20000416
 800770c:	20000090 	.word	0x20000090
 8007710:	20000094 	.word	0x20000094
 8007714:	20000098 	.word	0x20000098
 8007718:	490e      	ldr	r1, [pc, #56]	@ (8007754 <measurement_loop+0x3d0>)
 800771a:	2001      	movs	r0, #1
 800771c:	f7f9 fd34 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSTATD, Status, D);
 8007720:	2304      	movs	r3, #4
 8007722:	9300      	str	r3, [sp, #0]
 8007724:	2303      	movs	r3, #3
 8007726:	4a0c      	ldr	r2, [pc, #48]	@ (8007758 <measurement_loop+0x3d4>)
 8007728:	490a      	ldr	r1, [pc, #40]	@ (8007754 <measurement_loop+0x3d0>)
 800772a:	2001      	movs	r0, #1
 800772c:	f7f9 fd2c 	bl	8001188 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSTATE, Status, E);
 8007730:	2305      	movs	r3, #5
 8007732:	9300      	str	r3, [sp, #0]
 8007734:	2303      	movs	r3, #3
 8007736:	4a09      	ldr	r2, [pc, #36]	@ (800775c <measurement_loop+0x3d8>)
 8007738:	4906      	ldr	r1, [pc, #24]	@ (8007754 <measurement_loop+0x3d0>)
 800773a:	2001      	movs	r0, #1
 800773c:	f7f9 fd24 	bl	8001188 <adBmsReadData>
    printStatus(TOTAL_IC, &IC[0], Status, ALL_GRP);
 8007740:	2300      	movs	r3, #0
 8007742:	2203      	movs	r2, #3
 8007744:	4903      	ldr	r1, [pc, #12]	@ (8007754 <measurement_loop+0x3d0>)
 8007746:	2001      	movs	r0, #1
 8007748:	f001 f87e 	bl	8008848 <printStatus>
  }
}
 800774c:	bf00      	nop
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop
 8007754:	20000164 	.word	0x20000164
 8007758:	2000009c 	.word	0x2000009c
 800775c:	200000a0 	.word	0x200000a0

08007760 <adBms6830_clear_cell_measurement>:
*******************************************************************************
* @brief Clear Cell measurement reg.
*******************************************************************************
*/
void adBms6830_clear_cell_measurement(uint8_t tIC)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b082      	sub	sp, #8
 8007764:	af00      	add	r7, sp, #0
 8007766:	4603      	mov	r3, r0
 8007768:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 800776a:	79fb      	ldrb	r3, [r7, #7]
 800776c:	4618      	mov	r0, r3
 800776e:	f000 f8f1 	bl	8007954 <adBmsWakeupIc>
  spiSendCmd(CLRCELL);
 8007772:	4805      	ldr	r0, [pc, #20]	@ (8007788 <adBms6830_clear_cell_measurement+0x28>)
 8007774:	f7f9 fbda 	bl	8000f2c <spiSendCmd>
#ifdef MBED
  pc.printf("Cell Registers Cleared\n\n");
#else
  printf("Cell Registers Cleared\n\n");
 8007778:	4804      	ldr	r0, [pc, #16]	@ (800778c <adBms6830_clear_cell_measurement+0x2c>)
 800777a:	f008 f9d1 	bl	800fb20 <puts>
#endif
}
 800777e:	bf00      	nop
 8007780:	3708      	adds	r7, #8
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}
 8007786:	bf00      	nop
 8007788:	200000a4 	.word	0x200000a4
 800778c:	08011520 	.word	0x08011520

08007790 <adBms6830_clear_aux_measurement>:
*******************************************************************************
* @brief Clear Aux measurement reg.
*******************************************************************************
*/
void adBms6830_clear_aux_measurement(uint8_t tIC)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b082      	sub	sp, #8
 8007794:	af00      	add	r7, sp, #0
 8007796:	4603      	mov	r3, r0
 8007798:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 800779a:	79fb      	ldrb	r3, [r7, #7]
 800779c:	4618      	mov	r0, r3
 800779e:	f000 f8d9 	bl	8007954 <adBmsWakeupIc>
  spiSendCmd(CLRAUX);
 80077a2:	4805      	ldr	r0, [pc, #20]	@ (80077b8 <adBms6830_clear_aux_measurement+0x28>)
 80077a4:	f7f9 fbc2 	bl	8000f2c <spiSendCmd>
#ifdef MBED
  pc.printf("Aux Registers Cleared\n\n");
#else
  printf("Aux Registers Cleared\n\n");
 80077a8:	4804      	ldr	r0, [pc, #16]	@ (80077bc <adBms6830_clear_aux_measurement+0x2c>)
 80077aa:	f008 f9b9 	bl	800fb20 <puts>
#endif
}
 80077ae:	bf00      	nop
 80077b0:	3708      	adds	r7, #8
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}
 80077b6:	bf00      	nop
 80077b8:	200000a8 	.word	0x200000a8
 80077bc:	08011538 	.word	0x08011538

080077c0 <adBms6830_clear_spin_measurement>:
*******************************************************************************
* @brief Clear spin measurement reg.
*******************************************************************************
*/
void adBms6830_clear_spin_measurement(uint8_t tIC)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b082      	sub	sp, #8
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	4603      	mov	r3, r0
 80077c8:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 80077ca:	79fb      	ldrb	r3, [r7, #7]
 80077cc:	4618      	mov	r0, r3
 80077ce:	f000 f8c1 	bl	8007954 <adBmsWakeupIc>
  spiSendCmd(CLRSPIN);
 80077d2:	4805      	ldr	r0, [pc, #20]	@ (80077e8 <adBms6830_clear_spin_measurement+0x28>)
 80077d4:	f7f9 fbaa 	bl	8000f2c <spiSendCmd>
#ifdef MBED
  pc.printf("Spin Registers Cleared\n\n");
#else
  printf("Spin Registers Cleared\n\n");
 80077d8:	4804      	ldr	r0, [pc, #16]	@ (80077ec <adBms6830_clear_spin_measurement+0x2c>)
 80077da:	f008 f9a1 	bl	800fb20 <puts>
#endif
}
 80077de:	bf00      	nop
 80077e0:	3708      	adds	r7, #8
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}
 80077e6:	bf00      	nop
 80077e8:	200000ac 	.word	0x200000ac
 80077ec:	08011550 	.word	0x08011550

080077f0 <adBms6830_clear_fcell_measurement>:
*******************************************************************************
* @brief Clear fcell measurement reg.
*******************************************************************************
*/
void adBms6830_clear_fcell_measurement(uint8_t tIC)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b082      	sub	sp, #8
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	4603      	mov	r3, r0
 80077f8:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 80077fa:	79fb      	ldrb	r3, [r7, #7]
 80077fc:	4618      	mov	r0, r3
 80077fe:	f000 f8a9 	bl	8007954 <adBmsWakeupIc>
  spiSendCmd(CLRFC);
 8007802:	4805      	ldr	r0, [pc, #20]	@ (8007818 <adBms6830_clear_fcell_measurement+0x28>)
 8007804:	f7f9 fb92 	bl	8000f2c <spiSendCmd>
#ifdef MBED
  pc.printf("Fcell Registers Cleared\n\n");
#else
  printf("Fcell Registers Cleared\n\n");
 8007808:	4804      	ldr	r0, [pc, #16]	@ (800781c <adBms6830_clear_fcell_measurement+0x2c>)
 800780a:	f008 f989 	bl	800fb20 <puts>
#endif
}
 800780e:	bf00      	nop
 8007810:	3708      	adds	r7, #8
 8007812:	46bd      	mov	sp, r7
 8007814:	bd80      	pop	{r7, pc}
 8007816:	bf00      	nop
 8007818:	200000b0 	.word	0x200000b0
 800781c:	08011568 	.word	0x08011568

08007820 <Delay_ms>:
 * @return None
 *
 *******************************************************************************
*/
void Delay_ms(uint32_t delay)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b082      	sub	sp, #8
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  HAL_Delay(delay);
 8007828:	6878      	ldr	r0, [r7, #4]
 800782a:	f003 f8bf 	bl	800a9ac <HAL_Delay>
}
 800782e:	bf00      	nop
 8007830:	3708      	adds	r7, #8
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}
	...

08007838 <adBmsCsLow>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsLow()
{
 8007838:	b580      	push	{r7, lr}
 800783a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_RESET);
 800783c:	2200      	movs	r2, #0
 800783e:	2140      	movs	r1, #64	@ 0x40
 8007840:	4802      	ldr	r0, [pc, #8]	@ (800784c <adBmsCsLow+0x14>)
 8007842:	f004 fcc7 	bl	800c1d4 <HAL_GPIO_WritePin>
}
 8007846:	bf00      	nop
 8007848:	bd80      	pop	{r7, pc}
 800784a:	bf00      	nop
 800784c:	48000400 	.word	0x48000400

08007850 <adBmsCsHigh>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsHigh()
{
 8007850:	b580      	push	{r7, lr}
 8007852:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_SET);
 8007854:	2201      	movs	r2, #1
 8007856:	2140      	movs	r1, #64	@ 0x40
 8007858:	4802      	ldr	r0, [pc, #8]	@ (8007864 <adBmsCsHigh+0x14>)
 800785a:	f004 fcbb 	bl	800c1d4 <HAL_GPIO_WritePin>
}
 800785e:	bf00      	nop
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	48000400 	.word	0x48000400

08007868 <spiWriteBytes>:
void spiWriteBytes
( 
uint16_t size,                     /*Option: Number of bytes to be written on the SPI port*/
uint8_t *tx_Data                       /*Array of bytes to be written on the SPI port*/
)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b082      	sub	sp, #8
 800786c:	af00      	add	r7, sp, #0
 800786e:	4603      	mov	r3, r0
 8007870:	6039      	str	r1, [r7, #0]
 8007872:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Transmit(hspi, tx_Data, size, SPI_TIME_OUT); /* SPI1 , data, size, timeout */ 
 8007874:	4b05      	ldr	r3, [pc, #20]	@ (800788c <spiWriteBytes+0x24>)
 8007876:	6818      	ldr	r0, [r3, #0]
 8007878:	88fa      	ldrh	r2, [r7, #6]
 800787a:	f04f 33ff 	mov.w	r3, #4294967295
 800787e:	6839      	ldr	r1, [r7, #0]
 8007880:	f005 fecd 	bl	800d61e <HAL_SPI_Transmit>
}
 8007884:	bf00      	nop
 8007886:	3708      	adds	r7, #8
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}
 800788c:	200000c4 	.word	0x200000c4

08007890 <spiWriteReadBytes>:
(
uint8_t *tx_data,                   /*array of data to be written on SPI port*/
uint8_t *rx_data,                   /*Input: array that will store the data read by the SPI port*/
uint16_t size                           /*Option: number of bytes*/
)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	4613      	mov	r3, r2
 800789c:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Transmit(hspi, tx_data, 4, SPI_TIME_OUT);
 800789e:	4b0a      	ldr	r3, [pc, #40]	@ (80078c8 <spiWriteReadBytes+0x38>)
 80078a0:	6818      	ldr	r0, [r3, #0]
 80078a2:	f04f 33ff 	mov.w	r3, #4294967295
 80078a6:	2204      	movs	r2, #4
 80078a8:	68f9      	ldr	r1, [r7, #12]
 80078aa:	f005 feb8 	bl	800d61e <HAL_SPI_Transmit>
  HAL_SPI_Receive(hspi, rx_data, size, SPI_TIME_OUT);
 80078ae:	4b06      	ldr	r3, [pc, #24]	@ (80078c8 <spiWriteReadBytes+0x38>)
 80078b0:	6818      	ldr	r0, [r3, #0]
 80078b2:	88fa      	ldrh	r2, [r7, #6]
 80078b4:	f04f 33ff 	mov.w	r3, #4294967295
 80078b8:	68b9      	ldr	r1, [r7, #8]
 80078ba:	f006 f825 	bl	800d908 <HAL_SPI_Receive>
}
 80078be:	bf00      	nop
 80078c0:	3710      	adds	r7, #16
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	200000c4 	.word	0x200000c4

080078cc <spiReadBytes>:
 * @return None
 *
 *******************************************************************************
*/
void spiReadBytes(uint16_t size, uint8_t *rx_data)
{   
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b082      	sub	sp, #8
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	4603      	mov	r3, r0
 80078d4:	6039      	str	r1, [r7, #0]
 80078d6:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Receive(hspi, rx_data, size, SPI_TIME_OUT);
 80078d8:	4b05      	ldr	r3, [pc, #20]	@ (80078f0 <spiReadBytes+0x24>)
 80078da:	6818      	ldr	r0, [r3, #0]
 80078dc:	88fa      	ldrh	r2, [r7, #6]
 80078de:	f04f 33ff 	mov.w	r3, #4294967295
 80078e2:	6839      	ldr	r1, [r7, #0]
 80078e4:	f006 f810 	bl	800d908 <HAL_SPI_Receive>
}
 80078e8:	bf00      	nop
 80078ea:	3708      	adds	r7, #8
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}
 80078f0:	200000c4 	.word	0x200000c4

080078f4 <startTimer>:
 * @return None
 *
 *******************************************************************************
*/
void startTimer()
{   
 80078f4:	b580      	push	{r7, lr}
 80078f6:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start(htim);
 80078f8:	4b03      	ldr	r3, [pc, #12]	@ (8007908 <startTimer+0x14>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4618      	mov	r0, r3
 80078fe:	f006 fd71 	bl	800e3e4 <HAL_TIM_Base_Start>
}
 8007902:	bf00      	nop
 8007904:	bd80      	pop	{r7, pc}
 8007906:	bf00      	nop
 8007908:	200000c8 	.word	0x200000c8

0800790c <stopTimer>:
 * @return None
 *
 *******************************************************************************
*/
void stopTimer()
{   
 800790c:	b580      	push	{r7, lr}
 800790e:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Stop(htim);
 8007910:	4b03      	ldr	r3, [pc, #12]	@ (8007920 <stopTimer+0x14>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4618      	mov	r0, r3
 8007916:	f006 fdd5 	bl	800e4c4 <HAL_TIM_Base_Stop>
}
 800791a:	bf00      	nop
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	200000c8 	.word	0x200000c8

08007924 <getTimCount>:
 * @return tim_count
 *
 *******************************************************************************
*/
uint32_t getTimCount()
{   
 8007924:	b480      	push	{r7}
 8007926:	b083      	sub	sp, #12
 8007928:	af00      	add	r7, sp, #0
  uint32_t count = 0;
 800792a:	2300      	movs	r3, #0
 800792c:	607b      	str	r3, [r7, #4]
  count = __HAL_TIM_GetCounter(htim);
 800792e:	4b08      	ldr	r3, [pc, #32]	@ (8007950 <getTimCount+0x2c>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007936:	607b      	str	r3, [r7, #4]
  __HAL_TIM_SetCounter(htim, 0);
 8007938:	4b05      	ldr	r3, [pc, #20]	@ (8007950 <getTimCount+0x2c>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	2200      	movs	r2, #0
 8007940:	625a      	str	r2, [r3, #36]	@ 0x24
  return(count);
 8007942:	687b      	ldr	r3, [r7, #4]
}
 8007944:	4618      	mov	r0, r3
 8007946:	370c      	adds	r7, #12
 8007948:	46bd      	mov	sp, r7
 800794a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794e:	4770      	bx	lr
 8007950:	200000c8 	.word	0x200000c8

08007954 <adBmsWakeupIc>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsWakeupIc(uint8_t total_ic)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b084      	sub	sp, #16
 8007958:	af00      	add	r7, sp, #0
 800795a:	4603      	mov	r3, r0
 800795c:	71fb      	strb	r3, [r7, #7]
  for (uint8_t ic = 0; ic < total_ic; ic++)
 800795e:	2300      	movs	r3, #0
 8007960:	73fb      	strb	r3, [r7, #15]
 8007962:	e00c      	b.n	800797e <adBmsWakeupIc+0x2a>
  {
    adBmsCsLow();
 8007964:	f7ff ff68 	bl	8007838 <adBmsCsLow>
    Delay_ms(WAKEUP_DELAY);
 8007968:	2004      	movs	r0, #4
 800796a:	f7ff ff59 	bl	8007820 <Delay_ms>
    adBmsCsHigh();
 800796e:	f7ff ff6f 	bl	8007850 <adBmsCsHigh>
    Delay_ms(WAKEUP_DELAY);
 8007972:	2004      	movs	r0, #4
 8007974:	f7ff ff54 	bl	8007820 <Delay_ms>
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8007978:	7bfb      	ldrb	r3, [r7, #15]
 800797a:	3301      	adds	r3, #1
 800797c:	73fb      	strb	r3, [r7, #15]
 800797e:	7bfa      	ldrb	r2, [r7, #15]
 8007980:	79fb      	ldrb	r3, [r7, #7]
 8007982:	429a      	cmp	r2, r3
 8007984:	d3ee      	bcc.n	8007964 <adBmsWakeupIc+0x10>
  }
}
 8007986:	bf00      	nop
 8007988:	bf00      	nop
 800798a:	3710      	adds	r7, #16
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}

08007990 <printWriteConfig>:
 * @return None
 *
 *******************************************************************************
*/
void printWriteConfig(uint8_t tIC, cell_asic *IC, TYPE type, GRP grp)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6039      	str	r1, [r7, #0]
 8007998:	4611      	mov	r1, r2
 800799a:	461a      	mov	r2, r3
 800799c:	4603      	mov	r3, r0
 800799e:	71fb      	strb	r3, [r7, #7]
 80079a0:	460b      	mov	r3, r1
 80079a2:	71bb      	strb	r3, [r7, #6]
 80079a4:	4613      	mov	r3, r2
 80079a6:	717b      	strb	r3, [r7, #5]
  for(uint8_t ic = 0; ic < tIC; ic++)
 80079a8:	2300      	movs	r3, #0
 80079aa:	73fb      	strb	r3, [r7, #15]
 80079ac:	e160      	b.n	8007c70 <printWriteConfig+0x2e0>
  {
    printf("IC%d:\n",(ic+1));
 80079ae:	7bfb      	ldrb	r3, [r7, #15]
 80079b0:	3301      	adds	r3, #1
 80079b2:	4619      	mov	r1, r3
 80079b4:	48b3      	ldr	r0, [pc, #716]	@ (8007c84 <printWriteConfig+0x2f4>)
 80079b6:	f008 f843 	bl	800fa40 <iprintf>
    if(type == Config)
 80079ba:	79bb      	ldrb	r3, [r7, #6]
 80079bc:	2b08      	cmp	r3, #8
 80079be:	f040 8154 	bne.w	8007c6a <printWriteConfig+0x2da>
    {
      if(grp == A)
 80079c2:	797b      	ldrb	r3, [r7, #5]
 80079c4:	2b01      	cmp	r3, #1
 80079c6:	d151      	bne.n	8007a6c <printWriteConfig+0xdc>
      {
        printf("Write Config A:\n");
 80079c8:	48af      	ldr	r0, [pc, #700]	@ (8007c88 <printWriteConfig+0x2f8>)
 80079ca:	f008 f8a9 	bl	800fb20 <puts>
        printf("0x%X, ", IC[ic].configa.tx_data[0]);
 80079ce:	7bfb      	ldrb	r3, [r7, #15]
 80079d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80079d4:	fb02 f303 	mul.w	r3, r2, r3
 80079d8:	683a      	ldr	r2, [r7, #0]
 80079da:	4413      	add	r3, r2
 80079dc:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 80079e0:	4619      	mov	r1, r3
 80079e2:	48aa      	ldr	r0, [pc, #680]	@ (8007c8c <printWriteConfig+0x2fc>)
 80079e4:	f008 f82c 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[1]);
 80079e8:	7bfb      	ldrb	r3, [r7, #15]
 80079ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80079ee:	fb02 f303 	mul.w	r3, r2, r3
 80079f2:	683a      	ldr	r2, [r7, #0]
 80079f4:	4413      	add	r3, r2
 80079f6:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 80079fa:	4619      	mov	r1, r3
 80079fc:	48a3      	ldr	r0, [pc, #652]	@ (8007c8c <printWriteConfig+0x2fc>)
 80079fe:	f008 f81f 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[2]);
 8007a02:	7bfb      	ldrb	r3, [r7, #15]
 8007a04:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007a08:	fb02 f303 	mul.w	r3, r2, r3
 8007a0c:	683a      	ldr	r2, [r7, #0]
 8007a0e:	4413      	add	r3, r2
 8007a10:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8007a14:	4619      	mov	r1, r3
 8007a16:	489d      	ldr	r0, [pc, #628]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007a18:	f008 f812 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[3]);
 8007a1c:	7bfb      	ldrb	r3, [r7, #15]
 8007a1e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007a22:	fb02 f303 	mul.w	r3, r2, r3
 8007a26:	683a      	ldr	r2, [r7, #0]
 8007a28:	4413      	add	r3, r2
 8007a2a:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8007a2e:	4619      	mov	r1, r3
 8007a30:	4896      	ldr	r0, [pc, #600]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007a32:	f008 f805 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[4]);
 8007a36:	7bfb      	ldrb	r3, [r7, #15]
 8007a38:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007a3c:	fb02 f303 	mul.w	r3, r2, r3
 8007a40:	683a      	ldr	r2, [r7, #0]
 8007a42:	4413      	add	r3, r2
 8007a44:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8007a48:	4619      	mov	r1, r3
 8007a4a:	4890      	ldr	r0, [pc, #576]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007a4c:	f007 fff8 	bl	800fa40 <iprintf>
        printf("0x%X\n\n", IC[ic].configa.tx_data[5]);
 8007a50:	7bfb      	ldrb	r3, [r7, #15]
 8007a52:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007a56:	fb02 f303 	mul.w	r3, r2, r3
 8007a5a:	683a      	ldr	r2, [r7, #0]
 8007a5c:	4413      	add	r3, r2
 8007a5e:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 8007a62:	4619      	mov	r1, r3
 8007a64:	488a      	ldr	r0, [pc, #552]	@ (8007c90 <printWriteConfig+0x300>)
 8007a66:	f007 ffeb 	bl	800fa40 <iprintf>
 8007a6a:	e0fe      	b.n	8007c6a <printWriteConfig+0x2da>
      }
      else if(grp == B)
 8007a6c:	797b      	ldrb	r3, [r7, #5]
 8007a6e:	2b02      	cmp	r3, #2
 8007a70:	d151      	bne.n	8007b16 <printWriteConfig+0x186>
      {
        printf("Write Config B:\n");
 8007a72:	4888      	ldr	r0, [pc, #544]	@ (8007c94 <printWriteConfig+0x304>)
 8007a74:	f008 f854 	bl	800fb20 <puts>
        printf("0x%X, ", IC[ic].configb.tx_data[0]);
 8007a78:	7bfb      	ldrb	r3, [r7, #15]
 8007a7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007a7e:	fb02 f303 	mul.w	r3, r2, r3
 8007a82:	683a      	ldr	r2, [r7, #0]
 8007a84:	4413      	add	r3, r2
 8007a86:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 8007a8a:	4619      	mov	r1, r3
 8007a8c:	487f      	ldr	r0, [pc, #508]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007a8e:	f007 ffd7 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[1]);
 8007a92:	7bfb      	ldrb	r3, [r7, #15]
 8007a94:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007a98:	fb02 f303 	mul.w	r3, r2, r3
 8007a9c:	683a      	ldr	r2, [r7, #0]
 8007a9e:	4413      	add	r3, r2
 8007aa0:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	4879      	ldr	r0, [pc, #484]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007aa8:	f007 ffca 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[2]);
 8007aac:	7bfb      	ldrb	r3, [r7, #15]
 8007aae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007ab2:	fb02 f303 	mul.w	r3, r2, r3
 8007ab6:	683a      	ldr	r2, [r7, #0]
 8007ab8:	4413      	add	r3, r2
 8007aba:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 8007abe:	4619      	mov	r1, r3
 8007ac0:	4872      	ldr	r0, [pc, #456]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007ac2:	f007 ffbd 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[3]);
 8007ac6:	7bfb      	ldrb	r3, [r7, #15]
 8007ac8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007acc:	fb02 f303 	mul.w	r3, r2, r3
 8007ad0:	683a      	ldr	r2, [r7, #0]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8007ad8:	4619      	mov	r1, r3
 8007ada:	486c      	ldr	r0, [pc, #432]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007adc:	f007 ffb0 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[4]);
 8007ae0:	7bfb      	ldrb	r3, [r7, #15]
 8007ae2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007ae6:	fb02 f303 	mul.w	r3, r2, r3
 8007aea:	683a      	ldr	r2, [r7, #0]
 8007aec:	4413      	add	r3, r2
 8007aee:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8007af2:	4619      	mov	r1, r3
 8007af4:	4865      	ldr	r0, [pc, #404]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007af6:	f007 ffa3 	bl	800fa40 <iprintf>
        printf("0x%X\n\n", IC[ic].configb.tx_data[5]);
 8007afa:	7bfb      	ldrb	r3, [r7, #15]
 8007afc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007b00:	fb02 f303 	mul.w	r3, r2, r3
 8007b04:	683a      	ldr	r2, [r7, #0]
 8007b06:	4413      	add	r3, r2
 8007b08:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	4860      	ldr	r0, [pc, #384]	@ (8007c90 <printWriteConfig+0x300>)
 8007b10:	f007 ff96 	bl	800fa40 <iprintf>
 8007b14:	e0a9      	b.n	8007c6a <printWriteConfig+0x2da>
      }
      else if(grp == ALL_GRP)
 8007b16:	797b      	ldrb	r3, [r7, #5]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	f040 80a3 	bne.w	8007c64 <printWriteConfig+0x2d4>
      {
        printf("Write Config A:\n");
 8007b1e:	485a      	ldr	r0, [pc, #360]	@ (8007c88 <printWriteConfig+0x2f8>)
 8007b20:	f007 fffe 	bl	800fb20 <puts>
        printf("0x%X, ", IC[ic].configa.tx_data[0]);
 8007b24:	7bfb      	ldrb	r3, [r7, #15]
 8007b26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007b2a:	fb02 f303 	mul.w	r3, r2, r3
 8007b2e:	683a      	ldr	r2, [r7, #0]
 8007b30:	4413      	add	r3, r2
 8007b32:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8007b36:	4619      	mov	r1, r3
 8007b38:	4854      	ldr	r0, [pc, #336]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007b3a:	f007 ff81 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[1]);
 8007b3e:	7bfb      	ldrb	r3, [r7, #15]
 8007b40:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007b44:	fb02 f303 	mul.w	r3, r2, r3
 8007b48:	683a      	ldr	r2, [r7, #0]
 8007b4a:	4413      	add	r3, r2
 8007b4c:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8007b50:	4619      	mov	r1, r3
 8007b52:	484e      	ldr	r0, [pc, #312]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007b54:	f007 ff74 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[2]);
 8007b58:	7bfb      	ldrb	r3, [r7, #15]
 8007b5a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007b5e:	fb02 f303 	mul.w	r3, r2, r3
 8007b62:	683a      	ldr	r2, [r7, #0]
 8007b64:	4413      	add	r3, r2
 8007b66:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	4847      	ldr	r0, [pc, #284]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007b6e:	f007 ff67 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[3]);
 8007b72:	7bfb      	ldrb	r3, [r7, #15]
 8007b74:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007b78:	fb02 f303 	mul.w	r3, r2, r3
 8007b7c:	683a      	ldr	r2, [r7, #0]
 8007b7e:	4413      	add	r3, r2
 8007b80:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8007b84:	4619      	mov	r1, r3
 8007b86:	4841      	ldr	r0, [pc, #260]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007b88:	f007 ff5a 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[4]);
 8007b8c:	7bfb      	ldrb	r3, [r7, #15]
 8007b8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007b92:	fb02 f303 	mul.w	r3, r2, r3
 8007b96:	683a      	ldr	r2, [r7, #0]
 8007b98:	4413      	add	r3, r2
 8007b9a:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8007b9e:	4619      	mov	r1, r3
 8007ba0:	483a      	ldr	r0, [pc, #232]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007ba2:	f007 ff4d 	bl	800fa40 <iprintf>
        printf("0x%X\n\n", IC[ic].configa.tx_data[5]);
 8007ba6:	7bfb      	ldrb	r3, [r7, #15]
 8007ba8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007bac:	fb02 f303 	mul.w	r3, r2, r3
 8007bb0:	683a      	ldr	r2, [r7, #0]
 8007bb2:	4413      	add	r3, r2
 8007bb4:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 8007bb8:	4619      	mov	r1, r3
 8007bba:	4835      	ldr	r0, [pc, #212]	@ (8007c90 <printWriteConfig+0x300>)
 8007bbc:	f007 ff40 	bl	800fa40 <iprintf>

        printf("Write Config B:\n");
 8007bc0:	4834      	ldr	r0, [pc, #208]	@ (8007c94 <printWriteConfig+0x304>)
 8007bc2:	f007 ffad 	bl	800fb20 <puts>
        printf("0x%X, ", IC[ic].configb.tx_data[0]);
 8007bc6:	7bfb      	ldrb	r3, [r7, #15]
 8007bc8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007bcc:	fb02 f303 	mul.w	r3, r2, r3
 8007bd0:	683a      	ldr	r2, [r7, #0]
 8007bd2:	4413      	add	r3, r2
 8007bd4:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 8007bd8:	4619      	mov	r1, r3
 8007bda:	482c      	ldr	r0, [pc, #176]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007bdc:	f007 ff30 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[1]);
 8007be0:	7bfb      	ldrb	r3, [r7, #15]
 8007be2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007be6:	fb02 f303 	mul.w	r3, r2, r3
 8007bea:	683a      	ldr	r2, [r7, #0]
 8007bec:	4413      	add	r3, r2
 8007bee:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 8007bf2:	4619      	mov	r1, r3
 8007bf4:	4825      	ldr	r0, [pc, #148]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007bf6:	f007 ff23 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[2]);
 8007bfa:	7bfb      	ldrb	r3, [r7, #15]
 8007bfc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007c00:	fb02 f303 	mul.w	r3, r2, r3
 8007c04:	683a      	ldr	r2, [r7, #0]
 8007c06:	4413      	add	r3, r2
 8007c08:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 8007c0c:	4619      	mov	r1, r3
 8007c0e:	481f      	ldr	r0, [pc, #124]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007c10:	f007 ff16 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[3]);
 8007c14:	7bfb      	ldrb	r3, [r7, #15]
 8007c16:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007c1a:	fb02 f303 	mul.w	r3, r2, r3
 8007c1e:	683a      	ldr	r2, [r7, #0]
 8007c20:	4413      	add	r3, r2
 8007c22:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8007c26:	4619      	mov	r1, r3
 8007c28:	4818      	ldr	r0, [pc, #96]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007c2a:	f007 ff09 	bl	800fa40 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[4]);
 8007c2e:	7bfb      	ldrb	r3, [r7, #15]
 8007c30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007c34:	fb02 f303 	mul.w	r3, r2, r3
 8007c38:	683a      	ldr	r2, [r7, #0]
 8007c3a:	4413      	add	r3, r2
 8007c3c:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8007c40:	4619      	mov	r1, r3
 8007c42:	4812      	ldr	r0, [pc, #72]	@ (8007c8c <printWriteConfig+0x2fc>)
 8007c44:	f007 fefc 	bl	800fa40 <iprintf>
        printf("0x%X\n\n", IC[ic].configb.tx_data[5]);
 8007c48:	7bfb      	ldrb	r3, [r7, #15]
 8007c4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007c4e:	fb02 f303 	mul.w	r3, r2, r3
 8007c52:	683a      	ldr	r2, [r7, #0]
 8007c54:	4413      	add	r3, r2
 8007c56:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8007c5a:	4619      	mov	r1, r3
 8007c5c:	480c      	ldr	r0, [pc, #48]	@ (8007c90 <printWriteConfig+0x300>)
 8007c5e:	f007 feef 	bl	800fa40 <iprintf>
 8007c62:	e002      	b.n	8007c6a <printWriteConfig+0x2da>
      }
      else{ printf("Wrong Register Group Select\n"); }
 8007c64:	480c      	ldr	r0, [pc, #48]	@ (8007c98 <printWriteConfig+0x308>)
 8007c66:	f007 ff5b 	bl	800fb20 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 8007c6a:	7bfb      	ldrb	r3, [r7, #15]
 8007c6c:	3301      	adds	r3, #1
 8007c6e:	73fb      	strb	r3, [r7, #15]
 8007c70:	7bfa      	ldrb	r2, [r7, #15]
 8007c72:	79fb      	ldrb	r3, [r7, #7]
 8007c74:	429a      	cmp	r2, r3
 8007c76:	f4ff ae9a 	bcc.w	80079ae <printWriteConfig+0x1e>
    }
  }
}
 8007c7a:	bf00      	nop
 8007c7c:	bf00      	nop
 8007c7e:	3710      	adds	r7, #16
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}
 8007c84:	08011584 	.word	0x08011584
 8007c88:	0801158c 	.word	0x0801158c
 8007c8c:	0801159c 	.word	0x0801159c
 8007c90:	080115a4 	.word	0x080115a4
 8007c94:	080115ac 	.word	0x080115ac
 8007c98:	080115bc 	.word	0x080115bc

08007c9c <printReadConfig>:
 * @return None
 *
 *******************************************************************************
*/
void printReadConfig(uint8_t tIC, cell_asic *IC, TYPE type, GRP grp)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b084      	sub	sp, #16
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6039      	str	r1, [r7, #0]
 8007ca4:	4611      	mov	r1, r2
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	4603      	mov	r3, r0
 8007caa:	71fb      	strb	r3, [r7, #7]
 8007cac:	460b      	mov	r3, r1
 8007cae:	71bb      	strb	r3, [r7, #6]
 8007cb0:	4613      	mov	r3, r2
 8007cb2:	717b      	strb	r3, [r7, #5]
  for(uint8_t ic = 0; ic < tIC; ic++)
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	73fb      	strb	r3, [r7, #15]
 8007cb8:	e3ae      	b.n	8008418 <printReadConfig+0x77c>
  {
    printf("IC%d:\n",(ic+1));
 8007cba:	7bfb      	ldrb	r3, [r7, #15]
 8007cbc:	3301      	adds	r3, #1
 8007cbe:	4619      	mov	r1, r3
 8007cc0:	489b      	ldr	r0, [pc, #620]	@ (8007f30 <printReadConfig+0x294>)
 8007cc2:	f007 febd 	bl	800fa40 <iprintf>
    if(type == Config)
 8007cc6:	79bb      	ldrb	r3, [r7, #6]
 8007cc8:	2b08      	cmp	r3, #8
 8007cca:	f040 83a2 	bne.w	8008412 <printReadConfig+0x776>
    {
      if(grp == A)
 8007cce:	797b      	ldrb	r3, [r7, #5]
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	f040 8159 	bne.w	8007f88 <printReadConfig+0x2ec>
      {
        printf("Read Config A:\n");
 8007cd6:	4897      	ldr	r0, [pc, #604]	@ (8007f34 <printReadConfig+0x298>)
 8007cd8:	f007 ff22 	bl	800fb20 <puts>
        printf("REFON:0x%X, ", IC[ic].rx_cfga.refon);
 8007cdc:	7bfb      	ldrb	r3, [r7, #15]
 8007cde:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007ce2:	fb02 f303 	mul.w	r3, r2, r3
 8007ce6:	683a      	ldr	r2, [r7, #0]
 8007ce8:	4413      	add	r3, r2
 8007cea:	799b      	ldrb	r3, [r3, #6]
 8007cec:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	4619      	mov	r1, r3
 8007cf4:	4890      	ldr	r0, [pc, #576]	@ (8007f38 <printReadConfig+0x29c>)
 8007cf6:	f007 fea3 	bl	800fa40 <iprintf>
        printf("CTH:0x%X\n", IC[ic].rx_cfga.cth & 0x07);
 8007cfa:	7bfb      	ldrb	r3, [r7, #15]
 8007cfc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d00:	fb02 f303 	mul.w	r3, r2, r3
 8007d04:	683a      	ldr	r2, [r7, #0]
 8007d06:	4413      	add	r3, r2
 8007d08:	799b      	ldrb	r3, [r3, #6]
 8007d0a:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8007d0e:	b2db      	uxtb	r3, r3
 8007d10:	f003 0307 	and.w	r3, r3, #7
 8007d14:	4619      	mov	r1, r3
 8007d16:	4889      	ldr	r0, [pc, #548]	@ (8007f3c <printReadConfig+0x2a0>)
 8007d18:	f007 fe92 	bl	800fa40 <iprintf>
        printf("FLAG_D[0]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x01));
 8007d1c:	7bfb      	ldrb	r3, [r7, #15]
 8007d1e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d22:	fb02 f303 	mul.w	r3, r2, r3
 8007d26:	683a      	ldr	r2, [r7, #0]
 8007d28:	4413      	add	r3, r2
 8007d2a:	79db      	ldrb	r3, [r3, #7]
 8007d2c:	f003 0301 	and.w	r3, r3, #1
 8007d30:	4619      	mov	r1, r3
 8007d32:	4883      	ldr	r0, [pc, #524]	@ (8007f40 <printReadConfig+0x2a4>)
 8007d34:	f007 fe84 	bl	800fa40 <iprintf>
        printf("FLAG_D[1]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x02)>>1);
 8007d38:	7bfb      	ldrb	r3, [r7, #15]
 8007d3a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d3e:	fb02 f303 	mul.w	r3, r2, r3
 8007d42:	683a      	ldr	r2, [r7, #0]
 8007d44:	4413      	add	r3, r2
 8007d46:	79db      	ldrb	r3, [r3, #7]
 8007d48:	105b      	asrs	r3, r3, #1
 8007d4a:	f003 0301 	and.w	r3, r3, #1
 8007d4e:	4619      	mov	r1, r3
 8007d50:	487c      	ldr	r0, [pc, #496]	@ (8007f44 <printReadConfig+0x2a8>)
 8007d52:	f007 fe75 	bl	800fa40 <iprintf>
        printf("FLAG_D[2]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x04)>>2);
 8007d56:	7bfb      	ldrb	r3, [r7, #15]
 8007d58:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d5c:	fb02 f303 	mul.w	r3, r2, r3
 8007d60:	683a      	ldr	r2, [r7, #0]
 8007d62:	4413      	add	r3, r2
 8007d64:	79db      	ldrb	r3, [r3, #7]
 8007d66:	109b      	asrs	r3, r3, #2
 8007d68:	f003 0301 	and.w	r3, r3, #1
 8007d6c:	4619      	mov	r1, r3
 8007d6e:	4876      	ldr	r0, [pc, #472]	@ (8007f48 <printReadConfig+0x2ac>)
 8007d70:	f007 fe66 	bl	800fa40 <iprintf>
        printf("FLAG_D[3]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x08)>>3);
 8007d74:	7bfb      	ldrb	r3, [r7, #15]
 8007d76:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d7a:	fb02 f303 	mul.w	r3, r2, r3
 8007d7e:	683a      	ldr	r2, [r7, #0]
 8007d80:	4413      	add	r3, r2
 8007d82:	79db      	ldrb	r3, [r3, #7]
 8007d84:	10db      	asrs	r3, r3, #3
 8007d86:	f003 0301 	and.w	r3, r3, #1
 8007d8a:	4619      	mov	r1, r3
 8007d8c:	486f      	ldr	r0, [pc, #444]	@ (8007f4c <printReadConfig+0x2b0>)
 8007d8e:	f007 fe57 	bl	800fa40 <iprintf>
        printf("FLAG_D[4]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x10)>>4);
 8007d92:	7bfb      	ldrb	r3, [r7, #15]
 8007d94:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d98:	fb02 f303 	mul.w	r3, r2, r3
 8007d9c:	683a      	ldr	r2, [r7, #0]
 8007d9e:	4413      	add	r3, r2
 8007da0:	79db      	ldrb	r3, [r3, #7]
 8007da2:	111b      	asrs	r3, r3, #4
 8007da4:	f003 0301 	and.w	r3, r3, #1
 8007da8:	4619      	mov	r1, r3
 8007daa:	4869      	ldr	r0, [pc, #420]	@ (8007f50 <printReadConfig+0x2b4>)
 8007dac:	f007 fe48 	bl	800fa40 <iprintf>
        printf("FLAG_D[5]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x20)>>5);
 8007db0:	7bfb      	ldrb	r3, [r7, #15]
 8007db2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007db6:	fb02 f303 	mul.w	r3, r2, r3
 8007dba:	683a      	ldr	r2, [r7, #0]
 8007dbc:	4413      	add	r3, r2
 8007dbe:	79db      	ldrb	r3, [r3, #7]
 8007dc0:	115b      	asrs	r3, r3, #5
 8007dc2:	f003 0301 	and.w	r3, r3, #1
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	4862      	ldr	r0, [pc, #392]	@ (8007f54 <printReadConfig+0x2b8>)
 8007dca:	f007 fe39 	bl	800fa40 <iprintf>
        printf("FLAG_D[6]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x40)>>6);
 8007dce:	7bfb      	ldrb	r3, [r7, #15]
 8007dd0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007dd4:	fb02 f303 	mul.w	r3, r2, r3
 8007dd8:	683a      	ldr	r2, [r7, #0]
 8007dda:	4413      	add	r3, r2
 8007ddc:	79db      	ldrb	r3, [r3, #7]
 8007dde:	119b      	asrs	r3, r3, #6
 8007de0:	f003 0301 	and.w	r3, r3, #1
 8007de4:	4619      	mov	r1, r3
 8007de6:	485c      	ldr	r0, [pc, #368]	@ (8007f58 <printReadConfig+0x2bc>)
 8007de8:	f007 fe2a 	bl	800fa40 <iprintf>
        printf("FLAG_D[7]:0x%X\n", (IC[ic].rx_cfga.flag_d & 0x80)>>7);
 8007dec:	7bfb      	ldrb	r3, [r7, #15]
 8007dee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007df2:	fb02 f303 	mul.w	r3, r2, r3
 8007df6:	683a      	ldr	r2, [r7, #0]
 8007df8:	4413      	add	r3, r2
 8007dfa:	79db      	ldrb	r3, [r3, #7]
 8007dfc:	09db      	lsrs	r3, r3, #7
 8007dfe:	b2db      	uxtb	r3, r3
 8007e00:	4619      	mov	r1, r3
 8007e02:	4856      	ldr	r0, [pc, #344]	@ (8007f5c <printReadConfig+0x2c0>)
 8007e04:	f007 fe1c 	bl	800fa40 <iprintf>
        printf("OWA[2:0]:0x%X, ", (IC[ic].rx_cfga.owa));
 8007e08:	7bfb      	ldrb	r3, [r7, #15]
 8007e0a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007e0e:	fb02 f303 	mul.w	r3, r2, r3
 8007e12:	683a      	ldr	r2, [r7, #0]
 8007e14:	4413      	add	r3, r2
 8007e16:	7a1b      	ldrb	r3, [r3, #8]
 8007e18:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	4619      	mov	r1, r3
 8007e20:	484f      	ldr	r0, [pc, #316]	@ (8007f60 <printReadConfig+0x2c4>)
 8007e22:	f007 fe0d 	bl	800fa40 <iprintf>
        printf("OWRNG:0x%X, ", (IC[ic].rx_cfga.owrng));
 8007e26:	7bfb      	ldrb	r3, [r7, #15]
 8007e28:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007e2c:	fb02 f303 	mul.w	r3, r2, r3
 8007e30:	683a      	ldr	r2, [r7, #0]
 8007e32:	4413      	add	r3, r2
 8007e34:	7a1b      	ldrb	r3, [r3, #8]
 8007e36:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	4849      	ldr	r0, [pc, #292]	@ (8007f64 <printReadConfig+0x2c8>)
 8007e40:	f007 fdfe 	bl	800fa40 <iprintf>
        printf("SOAKON:0x%X, ", (IC[ic].rx_cfga.soakon));
 8007e44:	7bfb      	ldrb	r3, [r7, #15]
 8007e46:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007e4a:	fb02 f303 	mul.w	r3, r2, r3
 8007e4e:	683a      	ldr	r2, [r7, #0]
 8007e50:	4413      	add	r3, r2
 8007e52:	7a1b      	ldrb	r3, [r3, #8]
 8007e54:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007e58:	b2db      	uxtb	r3, r3
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	4842      	ldr	r0, [pc, #264]	@ (8007f68 <printReadConfig+0x2cc>)
 8007e5e:	f007 fdef 	bl	800fa40 <iprintf>
        printf("GPO:0x%X, ", (IC[ic].rx_cfga.gpo));
 8007e62:	7bfb      	ldrb	r3, [r7, #15]
 8007e64:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007e68:	fb02 f303 	mul.w	r3, r2, r3
 8007e6c:	683a      	ldr	r2, [r7, #0]
 8007e6e:	4413      	add	r3, r2
 8007e70:	891b      	ldrh	r3, [r3, #8]
 8007e72:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8007e76:	b29b      	uxth	r3, r3
 8007e78:	4619      	mov	r1, r3
 8007e7a:	483c      	ldr	r0, [pc, #240]	@ (8007f6c <printReadConfig+0x2d0>)
 8007e7c:	f007 fde0 	bl	800fa40 <iprintf>
        printf("FC:0x%X, ", (IC[ic].rx_cfga.fc));
 8007e80:	7bfb      	ldrb	r3, [r7, #15]
 8007e82:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007e86:	fb02 f303 	mul.w	r3, r2, r3
 8007e8a:	683a      	ldr	r2, [r7, #0]
 8007e8c:	4413      	add	r3, r2
 8007e8e:	7a9b      	ldrb	r3, [r3, #10]
 8007e90:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	4619      	mov	r1, r3
 8007e98:	4835      	ldr	r0, [pc, #212]	@ (8007f70 <printReadConfig+0x2d4>)
 8007e9a:	f007 fdd1 	bl	800fa40 <iprintf>
        printf("COMM_BK:0x%X, ", (IC[ic].rx_cfga.comm_bk));
 8007e9e:	7bfb      	ldrb	r3, [r7, #15]
 8007ea0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007ea4:	fb02 f303 	mul.w	r3, r2, r3
 8007ea8:	683a      	ldr	r2, [r7, #0]
 8007eaa:	4413      	add	r3, r2
 8007eac:	7a9b      	ldrb	r3, [r3, #10]
 8007eae:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007eb2:	b2db      	uxtb	r3, r3
 8007eb4:	4619      	mov	r1, r3
 8007eb6:	482f      	ldr	r0, [pc, #188]	@ (8007f74 <printReadConfig+0x2d8>)
 8007eb8:	f007 fdc2 	bl	800fa40 <iprintf>
        printf("MUTE_ST:0x%X, ", (IC[ic].rx_cfga.mute_st));
 8007ebc:	7bfb      	ldrb	r3, [r7, #15]
 8007ebe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007ec2:	fb02 f303 	mul.w	r3, r2, r3
 8007ec6:	683a      	ldr	r2, [r7, #0]
 8007ec8:	4413      	add	r3, r2
 8007eca:	7a9b      	ldrb	r3, [r3, #10]
 8007ecc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007ed0:	b2db      	uxtb	r3, r3
 8007ed2:	4619      	mov	r1, r3
 8007ed4:	4828      	ldr	r0, [pc, #160]	@ (8007f78 <printReadConfig+0x2dc>)
 8007ed6:	f007 fdb3 	bl	800fa40 <iprintf>
        printf("SNAP:0x%X\n\n", (IC[ic].rx_cfga.snap));
 8007eda:	7bfb      	ldrb	r3, [r7, #15]
 8007edc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007ee0:	fb02 f303 	mul.w	r3, r2, r3
 8007ee4:	683a      	ldr	r2, [r7, #0]
 8007ee6:	4413      	add	r3, r2
 8007ee8:	7a5b      	ldrb	r3, [r3, #9]
 8007eea:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	4619      	mov	r1, r3
 8007ef2:	4822      	ldr	r0, [pc, #136]	@ (8007f7c <printReadConfig+0x2e0>)
 8007ef4:	f007 fda4 	bl	800fa40 <iprintf>
        printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8007ef8:	7bfb      	ldrb	r3, [r7, #15]
 8007efa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007efe:	fb02 f303 	mul.w	r3, r2, r3
 8007f02:	683a      	ldr	r2, [r7, #0]
 8007f04:	4413      	add	r3, r2
 8007f06:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8007f0a:	4619      	mov	r1, r3
 8007f0c:	481c      	ldr	r0, [pc, #112]	@ (8007f80 <printReadConfig+0x2e4>)
 8007f0e:	f007 fd97 	bl	800fa40 <iprintf>
        printf("PECError:%d\n\n",IC[ic].cccrc.cfgr_pec);
 8007f12:	7bfb      	ldrb	r3, [r7, #15]
 8007f14:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007f18:	fb02 f303 	mul.w	r3, r2, r3
 8007f1c:	683a      	ldr	r2, [r7, #0]
 8007f1e:	4413      	add	r3, r2
 8007f20:	f893 3190 	ldrb.w	r3, [r3, #400]	@ 0x190
 8007f24:	4619      	mov	r1, r3
 8007f26:	4817      	ldr	r0, [pc, #92]	@ (8007f84 <printReadConfig+0x2e8>)
 8007f28:	f007 fd8a 	bl	800fa40 <iprintf>
 8007f2c:	e271      	b.n	8008412 <printReadConfig+0x776>
 8007f2e:	bf00      	nop
 8007f30:	08011584 	.word	0x08011584
 8007f34:	080115d8 	.word	0x080115d8
 8007f38:	080115e8 	.word	0x080115e8
 8007f3c:	080115f8 	.word	0x080115f8
 8007f40:	08011604 	.word	0x08011604
 8007f44:	08011618 	.word	0x08011618
 8007f48:	0801162c 	.word	0x0801162c
 8007f4c:	08011640 	.word	0x08011640
 8007f50:	08011654 	.word	0x08011654
 8007f54:	08011668 	.word	0x08011668
 8007f58:	0801167c 	.word	0x0801167c
 8007f5c:	08011690 	.word	0x08011690
 8007f60:	080116a0 	.word	0x080116a0
 8007f64:	080116b0 	.word	0x080116b0
 8007f68:	080116c0 	.word	0x080116c0
 8007f6c:	080116d0 	.word	0x080116d0
 8007f70:	080116dc 	.word	0x080116dc
 8007f74:	080116e8 	.word	0x080116e8
 8007f78:	080116f8 	.word	0x080116f8
 8007f7c:	08011708 	.word	0x08011708
 8007f80:	08011714 	.word	0x08011714
 8007f84:	08011720 	.word	0x08011720
      }
      else if(grp == B)
 8007f88:	797b      	ldrb	r3, [r7, #5]
 8007f8a:	2b02      	cmp	r3, #2
 8007f8c:	f040 8082 	bne.w	8008094 <printReadConfig+0x3f8>
      {
        printf("Read Config B:\n");
 8007f90:	4837      	ldr	r0, [pc, #220]	@ (8008070 <printReadConfig+0x3d4>)
 8007f92:	f007 fdc5 	bl	800fb20 <puts>
        printf("VUV:0x%X, ", IC[ic].rx_cfgb.vuv);
 8007f96:	7bfb      	ldrb	r3, [r7, #15]
 8007f98:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007f9c:	fb02 f303 	mul.w	r3, r2, r3
 8007fa0:	683a      	ldr	r2, [r7, #0]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	8a9b      	ldrh	r3, [r3, #20]
 8007fa6:	4619      	mov	r1, r3
 8007fa8:	4832      	ldr	r0, [pc, #200]	@ (8008074 <printReadConfig+0x3d8>)
 8007faa:	f007 fd49 	bl	800fa40 <iprintf>
        printf("VOV:0x%X, ", IC[ic].rx_cfgb.vov);
 8007fae:	7bfb      	ldrb	r3, [r7, #15]
 8007fb0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007fb4:	fb02 f303 	mul.w	r3, r2, r3
 8007fb8:	683a      	ldr	r2, [r7, #0]
 8007fba:	4413      	add	r3, r2
 8007fbc:	8adb      	ldrh	r3, [r3, #22]
 8007fbe:	4619      	mov	r1, r3
 8007fc0:	482d      	ldr	r0, [pc, #180]	@ (8008078 <printReadConfig+0x3dc>)
 8007fc2:	f007 fd3d 	bl	800fa40 <iprintf>
        printf("DCTO:0x%X, ", IC[ic].rx_cfgb.dcto);
 8007fc6:	7bfb      	ldrb	r3, [r7, #15]
 8007fc8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007fcc:	fb02 f303 	mul.w	r3, r2, r3
 8007fd0:	683a      	ldr	r2, [r7, #0]
 8007fd2:	4413      	add	r3, r2
 8007fd4:	7e1b      	ldrb	r3, [r3, #24]
 8007fd6:	f3c3 0385 	ubfx	r3, r3, #2, #6
 8007fda:	b2db      	uxtb	r3, r3
 8007fdc:	4619      	mov	r1, r3
 8007fde:	4827      	ldr	r0, [pc, #156]	@ (800807c <printReadConfig+0x3e0>)
 8007fe0:	f007 fd2e 	bl	800fa40 <iprintf>
        printf("DTRNG:0x%X, ", IC[ic].rx_cfgb.dtrng);
 8007fe4:	7bfb      	ldrb	r3, [r7, #15]
 8007fe6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007fea:	fb02 f303 	mul.w	r3, r2, r3
 8007fee:	683a      	ldr	r2, [r7, #0]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	7e1b      	ldrb	r3, [r3, #24]
 8007ff4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007ff8:	b2db      	uxtb	r3, r3
 8007ffa:	4619      	mov	r1, r3
 8007ffc:	4820      	ldr	r0, [pc, #128]	@ (8008080 <printReadConfig+0x3e4>)
 8007ffe:	f007 fd1f 	bl	800fa40 <iprintf>
        printf("DTMEN:0x%X, ", IC[ic].rx_cfgb.dtmen);
 8008002:	7bfb      	ldrb	r3, [r7, #15]
 8008004:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008008:	fb02 f303 	mul.w	r3, r2, r3
 800800c:	683a      	ldr	r2, [r7, #0]
 800800e:	4413      	add	r3, r2
 8008010:	7e1b      	ldrb	r3, [r3, #24]
 8008012:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008016:	b2db      	uxtb	r3, r3
 8008018:	4619      	mov	r1, r3
 800801a:	481a      	ldr	r0, [pc, #104]	@ (8008084 <printReadConfig+0x3e8>)
 800801c:	f007 fd10 	bl	800fa40 <iprintf>
        printf("DCC:0x%X\n\n", IC[ic].rx_cfgb.dcc);
 8008020:	7bfb      	ldrb	r3, [r7, #15]
 8008022:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008026:	fb02 f303 	mul.w	r3, r2, r3
 800802a:	683a      	ldr	r2, [r7, #0]
 800802c:	4413      	add	r3, r2
 800802e:	8b5b      	ldrh	r3, [r3, #26]
 8008030:	4619      	mov	r1, r3
 8008032:	4815      	ldr	r0, [pc, #84]	@ (8008088 <printReadConfig+0x3ec>)
 8008034:	f007 fd04 	bl	800fa40 <iprintf>
        printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8008038:	7bfb      	ldrb	r3, [r7, #15]
 800803a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800803e:	fb02 f303 	mul.w	r3, r2, r3
 8008042:	683a      	ldr	r2, [r7, #0]
 8008044:	4413      	add	r3, r2
 8008046:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 800804a:	4619      	mov	r1, r3
 800804c:	480f      	ldr	r0, [pc, #60]	@ (800808c <printReadConfig+0x3f0>)
 800804e:	f007 fcf7 	bl	800fa40 <iprintf>
        printf("PECError:%d\n\n",IC[ic].cccrc.cfgr_pec);
 8008052:	7bfb      	ldrb	r3, [r7, #15]
 8008054:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008058:	fb02 f303 	mul.w	r3, r2, r3
 800805c:	683a      	ldr	r2, [r7, #0]
 800805e:	4413      	add	r3, r2
 8008060:	f893 3190 	ldrb.w	r3, [r3, #400]	@ 0x190
 8008064:	4619      	mov	r1, r3
 8008066:	480a      	ldr	r0, [pc, #40]	@ (8008090 <printReadConfig+0x3f4>)
 8008068:	f007 fcea 	bl	800fa40 <iprintf>
 800806c:	e1d1      	b.n	8008412 <printReadConfig+0x776>
 800806e:	bf00      	nop
 8008070:	08011730 	.word	0x08011730
 8008074:	08011740 	.word	0x08011740
 8008078:	0801174c 	.word	0x0801174c
 800807c:	08011758 	.word	0x08011758
 8008080:	08011764 	.word	0x08011764
 8008084:	08011774 	.word	0x08011774
 8008088:	08011784 	.word	0x08011784
 800808c:	08011714 	.word	0x08011714
 8008090:	08011720 	.word	0x08011720
      }
      else if(grp == ALL_GRP)
 8008094:	797b      	ldrb	r3, [r7, #5]
 8008096:	2b00      	cmp	r3, #0
 8008098:	f040 81b8 	bne.w	800840c <printReadConfig+0x770>
      {
        printf("Read Config A:\n");
 800809c:	48bf      	ldr	r0, [pc, #764]	@ (800839c <printReadConfig+0x700>)
 800809e:	f007 fd3f 	bl	800fb20 <puts>
        printf("REFON:0x%X, ", IC[ic].rx_cfga.refon);
 80080a2:	7bfb      	ldrb	r3, [r7, #15]
 80080a4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80080a8:	fb02 f303 	mul.w	r3, r2, r3
 80080ac:	683a      	ldr	r2, [r7, #0]
 80080ae:	4413      	add	r3, r2
 80080b0:	799b      	ldrb	r3, [r3, #6]
 80080b2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80080b6:	b2db      	uxtb	r3, r3
 80080b8:	4619      	mov	r1, r3
 80080ba:	48b9      	ldr	r0, [pc, #740]	@ (80083a0 <printReadConfig+0x704>)
 80080bc:	f007 fcc0 	bl	800fa40 <iprintf>
        printf("CTH:0x%X\n", IC[ic].rx_cfga.cth & 0x07);
 80080c0:	7bfb      	ldrb	r3, [r7, #15]
 80080c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80080c6:	fb02 f303 	mul.w	r3, r2, r3
 80080ca:	683a      	ldr	r2, [r7, #0]
 80080cc:	4413      	add	r3, r2
 80080ce:	799b      	ldrb	r3, [r3, #6]
 80080d0:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80080d4:	b2db      	uxtb	r3, r3
 80080d6:	f003 0307 	and.w	r3, r3, #7
 80080da:	4619      	mov	r1, r3
 80080dc:	48b1      	ldr	r0, [pc, #708]	@ (80083a4 <printReadConfig+0x708>)
 80080de:	f007 fcaf 	bl	800fa40 <iprintf>
        printf("FLAG_D[0]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x01));
 80080e2:	7bfb      	ldrb	r3, [r7, #15]
 80080e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80080e8:	fb02 f303 	mul.w	r3, r2, r3
 80080ec:	683a      	ldr	r2, [r7, #0]
 80080ee:	4413      	add	r3, r2
 80080f0:	79db      	ldrb	r3, [r3, #7]
 80080f2:	f003 0301 	and.w	r3, r3, #1
 80080f6:	4619      	mov	r1, r3
 80080f8:	48ab      	ldr	r0, [pc, #684]	@ (80083a8 <printReadConfig+0x70c>)
 80080fa:	f007 fca1 	bl	800fa40 <iprintf>
        printf("FLAG_D[1]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x02)>>1);
 80080fe:	7bfb      	ldrb	r3, [r7, #15]
 8008100:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008104:	fb02 f303 	mul.w	r3, r2, r3
 8008108:	683a      	ldr	r2, [r7, #0]
 800810a:	4413      	add	r3, r2
 800810c:	79db      	ldrb	r3, [r3, #7]
 800810e:	105b      	asrs	r3, r3, #1
 8008110:	f003 0301 	and.w	r3, r3, #1
 8008114:	4619      	mov	r1, r3
 8008116:	48a5      	ldr	r0, [pc, #660]	@ (80083ac <printReadConfig+0x710>)
 8008118:	f007 fc92 	bl	800fa40 <iprintf>
        printf("FLAG_D[2]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x04)>>2);
 800811c:	7bfb      	ldrb	r3, [r7, #15]
 800811e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008122:	fb02 f303 	mul.w	r3, r2, r3
 8008126:	683a      	ldr	r2, [r7, #0]
 8008128:	4413      	add	r3, r2
 800812a:	79db      	ldrb	r3, [r3, #7]
 800812c:	109b      	asrs	r3, r3, #2
 800812e:	f003 0301 	and.w	r3, r3, #1
 8008132:	4619      	mov	r1, r3
 8008134:	489e      	ldr	r0, [pc, #632]	@ (80083b0 <printReadConfig+0x714>)
 8008136:	f007 fc83 	bl	800fa40 <iprintf>
        printf("FLAG_D[3]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x08)>>3);
 800813a:	7bfb      	ldrb	r3, [r7, #15]
 800813c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008140:	fb02 f303 	mul.w	r3, r2, r3
 8008144:	683a      	ldr	r2, [r7, #0]
 8008146:	4413      	add	r3, r2
 8008148:	79db      	ldrb	r3, [r3, #7]
 800814a:	10db      	asrs	r3, r3, #3
 800814c:	f003 0301 	and.w	r3, r3, #1
 8008150:	4619      	mov	r1, r3
 8008152:	4898      	ldr	r0, [pc, #608]	@ (80083b4 <printReadConfig+0x718>)
 8008154:	f007 fc74 	bl	800fa40 <iprintf>
        printf("FLAG_D[4]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x10)>>4);
 8008158:	7bfb      	ldrb	r3, [r7, #15]
 800815a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800815e:	fb02 f303 	mul.w	r3, r2, r3
 8008162:	683a      	ldr	r2, [r7, #0]
 8008164:	4413      	add	r3, r2
 8008166:	79db      	ldrb	r3, [r3, #7]
 8008168:	111b      	asrs	r3, r3, #4
 800816a:	f003 0301 	and.w	r3, r3, #1
 800816e:	4619      	mov	r1, r3
 8008170:	4891      	ldr	r0, [pc, #580]	@ (80083b8 <printReadConfig+0x71c>)
 8008172:	f007 fc65 	bl	800fa40 <iprintf>
        printf("FLAG_D[5]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x20)>>5);
 8008176:	7bfb      	ldrb	r3, [r7, #15]
 8008178:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800817c:	fb02 f303 	mul.w	r3, r2, r3
 8008180:	683a      	ldr	r2, [r7, #0]
 8008182:	4413      	add	r3, r2
 8008184:	79db      	ldrb	r3, [r3, #7]
 8008186:	115b      	asrs	r3, r3, #5
 8008188:	f003 0301 	and.w	r3, r3, #1
 800818c:	4619      	mov	r1, r3
 800818e:	488b      	ldr	r0, [pc, #556]	@ (80083bc <printReadConfig+0x720>)
 8008190:	f007 fc56 	bl	800fa40 <iprintf>
        printf("FLAG_D[6]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x40)>>6);
 8008194:	7bfb      	ldrb	r3, [r7, #15]
 8008196:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800819a:	fb02 f303 	mul.w	r3, r2, r3
 800819e:	683a      	ldr	r2, [r7, #0]
 80081a0:	4413      	add	r3, r2
 80081a2:	79db      	ldrb	r3, [r3, #7]
 80081a4:	119b      	asrs	r3, r3, #6
 80081a6:	f003 0301 	and.w	r3, r3, #1
 80081aa:	4619      	mov	r1, r3
 80081ac:	4884      	ldr	r0, [pc, #528]	@ (80083c0 <printReadConfig+0x724>)
 80081ae:	f007 fc47 	bl	800fa40 <iprintf>
        printf("FLAG_D[7]:0x%X\n", (IC[ic].rx_cfga.flag_d & 0x80)>>7);
 80081b2:	7bfb      	ldrb	r3, [r7, #15]
 80081b4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80081b8:	fb02 f303 	mul.w	r3, r2, r3
 80081bc:	683a      	ldr	r2, [r7, #0]
 80081be:	4413      	add	r3, r2
 80081c0:	79db      	ldrb	r3, [r3, #7]
 80081c2:	09db      	lsrs	r3, r3, #7
 80081c4:	b2db      	uxtb	r3, r3
 80081c6:	4619      	mov	r1, r3
 80081c8:	487e      	ldr	r0, [pc, #504]	@ (80083c4 <printReadConfig+0x728>)
 80081ca:	f007 fc39 	bl	800fa40 <iprintf>
        printf("OWA[2:0]:0x%X, ", (IC[ic].rx_cfga.owa));
 80081ce:	7bfb      	ldrb	r3, [r7, #15]
 80081d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80081d4:	fb02 f303 	mul.w	r3, r2, r3
 80081d8:	683a      	ldr	r2, [r7, #0]
 80081da:	4413      	add	r3, r2
 80081dc:	7a1b      	ldrb	r3, [r3, #8]
 80081de:	f3c3 0382 	ubfx	r3, r3, #2, #3
 80081e2:	b2db      	uxtb	r3, r3
 80081e4:	4619      	mov	r1, r3
 80081e6:	4878      	ldr	r0, [pc, #480]	@ (80083c8 <printReadConfig+0x72c>)
 80081e8:	f007 fc2a 	bl	800fa40 <iprintf>
        printf("OWRNG:0x%X, ", (IC[ic].rx_cfga.owrng));
 80081ec:	7bfb      	ldrb	r3, [r7, #15]
 80081ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80081f2:	fb02 f303 	mul.w	r3, r2, r3
 80081f6:	683a      	ldr	r2, [r7, #0]
 80081f8:	4413      	add	r3, r2
 80081fa:	7a1b      	ldrb	r3, [r3, #8]
 80081fc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008200:	b2db      	uxtb	r3, r3
 8008202:	4619      	mov	r1, r3
 8008204:	4871      	ldr	r0, [pc, #452]	@ (80083cc <printReadConfig+0x730>)
 8008206:	f007 fc1b 	bl	800fa40 <iprintf>
        printf("SOAKON:0x%X, ", (IC[ic].rx_cfga.soakon));
 800820a:	7bfb      	ldrb	r3, [r7, #15]
 800820c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008210:	fb02 f303 	mul.w	r3, r2, r3
 8008214:	683a      	ldr	r2, [r7, #0]
 8008216:	4413      	add	r3, r2
 8008218:	7a1b      	ldrb	r3, [r3, #8]
 800821a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800821e:	b2db      	uxtb	r3, r3
 8008220:	4619      	mov	r1, r3
 8008222:	486b      	ldr	r0, [pc, #428]	@ (80083d0 <printReadConfig+0x734>)
 8008224:	f007 fc0c 	bl	800fa40 <iprintf>
        printf("GPO:0x%X, ", (IC[ic].rx_cfga.gpo));
 8008228:	7bfb      	ldrb	r3, [r7, #15]
 800822a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800822e:	fb02 f303 	mul.w	r3, r2, r3
 8008232:	683a      	ldr	r2, [r7, #0]
 8008234:	4413      	add	r3, r2
 8008236:	891b      	ldrh	r3, [r3, #8]
 8008238:	f3c3 1349 	ubfx	r3, r3, #5, #10
 800823c:	b29b      	uxth	r3, r3
 800823e:	4619      	mov	r1, r3
 8008240:	4864      	ldr	r0, [pc, #400]	@ (80083d4 <printReadConfig+0x738>)
 8008242:	f007 fbfd 	bl	800fa40 <iprintf>
        printf("FC:0x%X, ", (IC[ic].rx_cfga.fc));
 8008246:	7bfb      	ldrb	r3, [r7, #15]
 8008248:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800824c:	fb02 f303 	mul.w	r3, r2, r3
 8008250:	683a      	ldr	r2, [r7, #0]
 8008252:	4413      	add	r3, r2
 8008254:	7a9b      	ldrb	r3, [r3, #10]
 8008256:	f3c3 0382 	ubfx	r3, r3, #2, #3
 800825a:	b2db      	uxtb	r3, r3
 800825c:	4619      	mov	r1, r3
 800825e:	485e      	ldr	r0, [pc, #376]	@ (80083d8 <printReadConfig+0x73c>)
 8008260:	f007 fbee 	bl	800fa40 <iprintf>
        printf("COMM_BK:0x%X, ", (IC[ic].rx_cfga.comm_bk));
 8008264:	7bfb      	ldrb	r3, [r7, #15]
 8008266:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800826a:	fb02 f303 	mul.w	r3, r2, r3
 800826e:	683a      	ldr	r2, [r7, #0]
 8008270:	4413      	add	r3, r2
 8008272:	7a9b      	ldrb	r3, [r3, #10]
 8008274:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008278:	b2db      	uxtb	r3, r3
 800827a:	4619      	mov	r1, r3
 800827c:	4857      	ldr	r0, [pc, #348]	@ (80083dc <printReadConfig+0x740>)
 800827e:	f007 fbdf 	bl	800fa40 <iprintf>
        printf("MUTE_ST:0x%X, ", (IC[ic].rx_cfga.mute_st));
 8008282:	7bfb      	ldrb	r3, [r7, #15]
 8008284:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008288:	fb02 f303 	mul.w	r3, r2, r3
 800828c:	683a      	ldr	r2, [r7, #0]
 800828e:	4413      	add	r3, r2
 8008290:	7a9b      	ldrb	r3, [r3, #10]
 8008292:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008296:	b2db      	uxtb	r3, r3
 8008298:	4619      	mov	r1, r3
 800829a:	4851      	ldr	r0, [pc, #324]	@ (80083e0 <printReadConfig+0x744>)
 800829c:	f007 fbd0 	bl	800fa40 <iprintf>
        printf("SNAP:0x%X\n\n", (IC[ic].rx_cfga.snap));
 80082a0:	7bfb      	ldrb	r3, [r7, #15]
 80082a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80082a6:	fb02 f303 	mul.w	r3, r2, r3
 80082aa:	683a      	ldr	r2, [r7, #0]
 80082ac:	4413      	add	r3, r2
 80082ae:	7a5b      	ldrb	r3, [r3, #9]
 80082b0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80082b4:	b2db      	uxtb	r3, r3
 80082b6:	4619      	mov	r1, r3
 80082b8:	484a      	ldr	r0, [pc, #296]	@ (80083e4 <printReadConfig+0x748>)
 80082ba:	f007 fbc1 	bl	800fa40 <iprintf>

        printf("Read Config B:\n");
 80082be:	484a      	ldr	r0, [pc, #296]	@ (80083e8 <printReadConfig+0x74c>)
 80082c0:	f007 fc2e 	bl	800fb20 <puts>
        printf("VUV:0x%X, ", IC[ic].rx_cfgb.vuv);
 80082c4:	7bfb      	ldrb	r3, [r7, #15]
 80082c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80082ca:	fb02 f303 	mul.w	r3, r2, r3
 80082ce:	683a      	ldr	r2, [r7, #0]
 80082d0:	4413      	add	r3, r2
 80082d2:	8a9b      	ldrh	r3, [r3, #20]
 80082d4:	4619      	mov	r1, r3
 80082d6:	4845      	ldr	r0, [pc, #276]	@ (80083ec <printReadConfig+0x750>)
 80082d8:	f007 fbb2 	bl	800fa40 <iprintf>
        printf("VOV:0x%X, ", IC[ic].rx_cfgb.vov);
 80082dc:	7bfb      	ldrb	r3, [r7, #15]
 80082de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80082e2:	fb02 f303 	mul.w	r3, r2, r3
 80082e6:	683a      	ldr	r2, [r7, #0]
 80082e8:	4413      	add	r3, r2
 80082ea:	8adb      	ldrh	r3, [r3, #22]
 80082ec:	4619      	mov	r1, r3
 80082ee:	4840      	ldr	r0, [pc, #256]	@ (80083f0 <printReadConfig+0x754>)
 80082f0:	f007 fba6 	bl	800fa40 <iprintf>
        printf("DCTO:0x%X, ", IC[ic].rx_cfgb.dcto);
 80082f4:	7bfb      	ldrb	r3, [r7, #15]
 80082f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80082fa:	fb02 f303 	mul.w	r3, r2, r3
 80082fe:	683a      	ldr	r2, [r7, #0]
 8008300:	4413      	add	r3, r2
 8008302:	7e1b      	ldrb	r3, [r3, #24]
 8008304:	f3c3 0385 	ubfx	r3, r3, #2, #6
 8008308:	b2db      	uxtb	r3, r3
 800830a:	4619      	mov	r1, r3
 800830c:	4839      	ldr	r0, [pc, #228]	@ (80083f4 <printReadConfig+0x758>)
 800830e:	f007 fb97 	bl	800fa40 <iprintf>
        printf("DTRNG:0x%X, ", IC[ic].rx_cfgb.dtrng);
 8008312:	7bfb      	ldrb	r3, [r7, #15]
 8008314:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008318:	fb02 f303 	mul.w	r3, r2, r3
 800831c:	683a      	ldr	r2, [r7, #0]
 800831e:	4413      	add	r3, r2
 8008320:	7e1b      	ldrb	r3, [r3, #24]
 8008322:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008326:	b2db      	uxtb	r3, r3
 8008328:	4619      	mov	r1, r3
 800832a:	4833      	ldr	r0, [pc, #204]	@ (80083f8 <printReadConfig+0x75c>)
 800832c:	f007 fb88 	bl	800fa40 <iprintf>
        printf("DTMEN:0x%X, ", IC[ic].rx_cfgb.dtmen);
 8008330:	7bfb      	ldrb	r3, [r7, #15]
 8008332:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008336:	fb02 f303 	mul.w	r3, r2, r3
 800833a:	683a      	ldr	r2, [r7, #0]
 800833c:	4413      	add	r3, r2
 800833e:	7e1b      	ldrb	r3, [r3, #24]
 8008340:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008344:	b2db      	uxtb	r3, r3
 8008346:	4619      	mov	r1, r3
 8008348:	482c      	ldr	r0, [pc, #176]	@ (80083fc <printReadConfig+0x760>)
 800834a:	f007 fb79 	bl	800fa40 <iprintf>
        printf("DCC:0x%X\n\n", IC[ic].rx_cfgb.dcc);
 800834e:	7bfb      	ldrb	r3, [r7, #15]
 8008350:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008354:	fb02 f303 	mul.w	r3, r2, r3
 8008358:	683a      	ldr	r2, [r7, #0]
 800835a:	4413      	add	r3, r2
 800835c:	8b5b      	ldrh	r3, [r3, #26]
 800835e:	4619      	mov	r1, r3
 8008360:	4827      	ldr	r0, [pc, #156]	@ (8008400 <printReadConfig+0x764>)
 8008362:	f007 fb6d 	bl	800fa40 <iprintf>
        printf("CCount:%d,", IC[ic].cccrc.cmd_cntr);
 8008366:	7bfb      	ldrb	r3, [r7, #15]
 8008368:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800836c:	fb02 f303 	mul.w	r3, r2, r3
 8008370:	683a      	ldr	r2, [r7, #0]
 8008372:	4413      	add	r3, r2
 8008374:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8008378:	4619      	mov	r1, r3
 800837a:	4822      	ldr	r0, [pc, #136]	@ (8008404 <printReadConfig+0x768>)
 800837c:	f007 fb60 	bl	800fa40 <iprintf>
        printf("PECError:%d\n\n", IC[ic].cccrc.cfgr_pec);
 8008380:	7bfb      	ldrb	r3, [r7, #15]
 8008382:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008386:	fb02 f303 	mul.w	r3, r2, r3
 800838a:	683a      	ldr	r2, [r7, #0]
 800838c:	4413      	add	r3, r2
 800838e:	f893 3190 	ldrb.w	r3, [r3, #400]	@ 0x190
 8008392:	4619      	mov	r1, r3
 8008394:	481c      	ldr	r0, [pc, #112]	@ (8008408 <printReadConfig+0x76c>)
 8008396:	f007 fb53 	bl	800fa40 <iprintf>
 800839a:	e03a      	b.n	8008412 <printReadConfig+0x776>
 800839c:	080115d8 	.word	0x080115d8
 80083a0:	080115e8 	.word	0x080115e8
 80083a4:	080115f8 	.word	0x080115f8
 80083a8:	08011604 	.word	0x08011604
 80083ac:	08011618 	.word	0x08011618
 80083b0:	0801162c 	.word	0x0801162c
 80083b4:	08011640 	.word	0x08011640
 80083b8:	08011654 	.word	0x08011654
 80083bc:	08011668 	.word	0x08011668
 80083c0:	0801167c 	.word	0x0801167c
 80083c4:	08011690 	.word	0x08011690
 80083c8:	080116a0 	.word	0x080116a0
 80083cc:	080116b0 	.word	0x080116b0
 80083d0:	080116c0 	.word	0x080116c0
 80083d4:	080116d0 	.word	0x080116d0
 80083d8:	080116dc 	.word	0x080116dc
 80083dc:	080116e8 	.word	0x080116e8
 80083e0:	080116f8 	.word	0x080116f8
 80083e4:	08011708 	.word	0x08011708
 80083e8:	08011730 	.word	0x08011730
 80083ec:	08011740 	.word	0x08011740
 80083f0:	0801174c 	.word	0x0801174c
 80083f4:	08011758 	.word	0x08011758
 80083f8:	08011764 	.word	0x08011764
 80083fc:	08011774 	.word	0x08011774
 8008400:	08011784 	.word	0x08011784
 8008404:	08011714 	.word	0x08011714
 8008408:	08011720 	.word	0x08011720
      }
      else{ printf("Wrong Register Group Select\n"); }
 800840c:	4807      	ldr	r0, [pc, #28]	@ (800842c <printReadConfig+0x790>)
 800840e:	f007 fb87 	bl	800fb20 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 8008412:	7bfb      	ldrb	r3, [r7, #15]
 8008414:	3301      	adds	r3, #1
 8008416:	73fb      	strb	r3, [r7, #15]
 8008418:	7bfa      	ldrb	r2, [r7, #15]
 800841a:	79fb      	ldrb	r3, [r7, #7]
 800841c:	429a      	cmp	r2, r3
 800841e:	f4ff ac4c 	bcc.w	8007cba <printReadConfig+0x1e>
    }
  }
}
 8008422:	bf00      	nop
 8008424:	bf00      	nop
 8008426:	3710      	adds	r7, #16
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}
 800842c:	080115bc 	.word	0x080115bc

08008430 <printVoltages>:
 * @return None
 *
 *******************************************************************************
*/
void printVoltages(uint8_t tIC, cell_asic *IC, TYPE type)
{
 8008430:	b590      	push	{r4, r7, lr}
 8008432:	b087      	sub	sp, #28
 8008434:	af00      	add	r7, sp, #0
 8008436:	4603      	mov	r3, r0
 8008438:	6039      	str	r1, [r7, #0]
 800843a:	71fb      	strb	r3, [r7, #7]
 800843c:	4613      	mov	r3, r2
 800843e:	71bb      	strb	r3, [r7, #6]
  float voltage;
  int16_t temp;
  uint8_t channel;
  if((type == Cell) || (type == AvgCell) || (type == F_volt) || (type == S_volt))
 8008440:	79bb      	ldrb	r3, [r7, #6]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d008      	beq.n	8008458 <printVoltages+0x28>
 8008446:	79bb      	ldrb	r3, [r7, #6]
 8008448:	2b05      	cmp	r3, #5
 800844a:	d005      	beq.n	8008458 <printVoltages+0x28>
 800844c:	79bb      	ldrb	r3, [r7, #6]
 800844e:	2b07      	cmp	r3, #7
 8008450:	d002      	beq.n	8008458 <printVoltages+0x28>
 8008452:	79bb      	ldrb	r3, [r7, #6]
 8008454:	2b06      	cmp	r3, #6
 8008456:	d102      	bne.n	800845e <printVoltages+0x2e>
  {
    channel = CELL;
 8008458:	2310      	movs	r3, #16
 800845a:	757b      	strb	r3, [r7, #21]
 800845c:	e00a      	b.n	8008474 <printVoltages+0x44>
  }
  else if (type == Aux){ channel = AUX;}
 800845e:	79bb      	ldrb	r3, [r7, #6]
 8008460:	2b01      	cmp	r3, #1
 8008462:	d102      	bne.n	800846a <printVoltages+0x3a>
 8008464:	230c      	movs	r3, #12
 8008466:	757b      	strb	r3, [r7, #21]
 8008468:	e004      	b.n	8008474 <printVoltages+0x44>
  else if (type == RAux){channel = RAUX;}
 800846a:	79bb      	ldrb	r3, [r7, #6]
 800846c:	2b02      	cmp	r3, #2
 800846e:	d101      	bne.n	8008474 <printVoltages+0x44>
 8008470:	230a      	movs	r3, #10
 8008472:	757b      	strb	r3, [r7, #21]
  for(uint8_t ic = 0; ic < tIC; ic++)
 8008474:	2300      	movs	r3, #0
 8008476:	753b      	strb	r3, [r7, #20]
 8008478:	e1ce      	b.n	8008818 <printVoltages+0x3e8>
  {
    printf("IC%d:",(ic+1));
 800847a:	7d3b      	ldrb	r3, [r7, #20]
 800847c:	3301      	adds	r3, #1
 800847e:	4619      	mov	r1, r3
 8008480:	48a6      	ldr	r0, [pc, #664]	@ (800871c <printVoltages+0x2ec>)
 8008482:	f007 fadd 	bl	800fa40 <iprintf>
    for(uint8_t index = 0; index < channel; index++)
 8008486:	2300      	movs	r3, #0
 8008488:	74fb      	strb	r3, [r7, #19]
 800848a:	e1ba      	b.n	8008802 <printVoltages+0x3d2>
    {
      if(type == Cell){ temp = IC[ic].cell.c_codes[index]; }
 800848c:	79bb      	ldrb	r3, [r7, #6]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d10c      	bne.n	80084ac <printVoltages+0x7c>
 8008492:	7d3b      	ldrb	r3, [r7, #20]
 8008494:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008498:	fb02 f303 	mul.w	r3, r2, r3
 800849c:	683a      	ldr	r2, [r7, #0]
 800849e:	4413      	add	r3, r2
 80084a0:	7cfa      	ldrb	r2, [r7, #19]
 80084a2:	3210      	adds	r2, #16
 80084a4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80084a8:	82fb      	strh	r3, [r7, #22]
 80084aa:	e04e      	b.n	800854a <printVoltages+0x11a>
      else if(type == AvgCell){ temp = IC[ic].acell.ac_codes[index]; }
 80084ac:	79bb      	ldrb	r3, [r7, #6]
 80084ae:	2b05      	cmp	r3, #5
 80084b0:	d10c      	bne.n	80084cc <printVoltages+0x9c>
 80084b2:	7d3b      	ldrb	r3, [r7, #20]
 80084b4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80084b8:	fb02 f303 	mul.w	r3, r2, r3
 80084bc:	683a      	ldr	r2, [r7, #0]
 80084be:	4413      	add	r3, r2
 80084c0:	7cfa      	ldrb	r2, [r7, #19]
 80084c2:	3220      	adds	r2, #32
 80084c4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80084c8:	82fb      	strh	r3, [r7, #22]
 80084ca:	e03e      	b.n	800854a <printVoltages+0x11a>
      else if(type == F_volt){ temp = IC[ic].fcell.fc_codes[index]; }
 80084cc:	79bb      	ldrb	r3, [r7, #6]
 80084ce:	2b07      	cmp	r3, #7
 80084d0:	d10c      	bne.n	80084ec <printVoltages+0xbc>
 80084d2:	7d3b      	ldrb	r3, [r7, #20]
 80084d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80084d8:	fb02 f303 	mul.w	r3, r2, r3
 80084dc:	683a      	ldr	r2, [r7, #0]
 80084de:	4413      	add	r3, r2
 80084e0:	7cfa      	ldrb	r2, [r7, #19]
 80084e2:	3240      	adds	r2, #64	@ 0x40
 80084e4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80084e8:	82fb      	strh	r3, [r7, #22]
 80084ea:	e02e      	b.n	800854a <printVoltages+0x11a>
      else if(type == S_volt){ temp = IC[ic].scell.sc_codes[index]; }
 80084ec:	79bb      	ldrb	r3, [r7, #6]
 80084ee:	2b06      	cmp	r3, #6
 80084f0:	d10c      	bne.n	800850c <printVoltages+0xdc>
 80084f2:	7d3b      	ldrb	r3, [r7, #20]
 80084f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80084f8:	fb02 f303 	mul.w	r3, r2, r3
 80084fc:	683a      	ldr	r2, [r7, #0]
 80084fe:	4413      	add	r3, r2
 8008500:	7cfa      	ldrb	r2, [r7, #19]
 8008502:	3230      	adds	r2, #48	@ 0x30
 8008504:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008508:	82fb      	strh	r3, [r7, #22]
 800850a:	e01e      	b.n	800854a <printVoltages+0x11a>
      else if(type == Aux){ temp = IC[ic].aux.a_codes[index]; }
 800850c:	79bb      	ldrb	r3, [r7, #6]
 800850e:	2b01      	cmp	r3, #1
 8008510:	d10c      	bne.n	800852c <printVoltages+0xfc>
 8008512:	7d3b      	ldrb	r3, [r7, #20]
 8008514:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008518:	fb02 f303 	mul.w	r3, r2, r3
 800851c:	683a      	ldr	r2, [r7, #0]
 800851e:	4413      	add	r3, r2
 8008520:	7cfa      	ldrb	r2, [r7, #19]
 8008522:	3250      	adds	r2, #80	@ 0x50
 8008524:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008528:	82fb      	strh	r3, [r7, #22]
 800852a:	e00e      	b.n	800854a <printVoltages+0x11a>
      else if(type == RAux){ temp = IC[ic].raux.ra_codes[index]; }
 800852c:	79bb      	ldrb	r3, [r7, #6]
 800852e:	2b02      	cmp	r3, #2
 8008530:	d10b      	bne.n	800854a <printVoltages+0x11a>
 8008532:	7d3b      	ldrb	r3, [r7, #20]
 8008534:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008538:	fb02 f303 	mul.w	r3, r2, r3
 800853c:	683a      	ldr	r2, [r7, #0]
 800853e:	4413      	add	r3, r2
 8008540:	7cfa      	ldrb	r2, [r7, #19]
 8008542:	325c      	adds	r2, #92	@ 0x5c
 8008544:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008548:	82fb      	strh	r3, [r7, #22]
      voltage = getVoltage(temp);
 800854a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800854e:	4618      	mov	r0, r3
 8008550:	f001 fb5e 	bl	8009c10 <getVoltage>
 8008554:	ed87 0a03 	vstr	s0, [r7, #12]
      if(type == Cell)
 8008558:	79bb      	ldrb	r3, [r7, #6]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d12b      	bne.n	80085b6 <printVoltages+0x186>
      {
        printf("C%d=%fV,",(index+1), voltage);
 800855e:	7cfb      	ldrb	r3, [r7, #19]
 8008560:	1c5c      	adds	r4, r3, #1
 8008562:	68f8      	ldr	r0, [r7, #12]
 8008564:	f7f8 f810 	bl	8000588 <__aeabi_f2d>
 8008568:	4602      	mov	r2, r0
 800856a:	460b      	mov	r3, r1
 800856c:	4621      	mov	r1, r4
 800856e:	486c      	ldr	r0, [pc, #432]	@ (8008720 <printVoltages+0x2f0>)
 8008570:	f007 fa66 	bl	800fa40 <iprintf>
        if(index == (channel-1))
 8008574:	7cfa      	ldrb	r2, [r7, #19]
 8008576:	7d7b      	ldrb	r3, [r7, #21]
 8008578:	3b01      	subs	r3, #1
 800857a:	429a      	cmp	r2, r3
 800857c:	f040 813e 	bne.w	80087fc <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8008580:	7d3b      	ldrb	r3, [r7, #20]
 8008582:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008586:	fb02 f303 	mul.w	r3, r2, r3
 800858a:	683a      	ldr	r2, [r7, #0]
 800858c:	4413      	add	r3, r2
 800858e:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8008592:	4619      	mov	r1, r3
 8008594:	4863      	ldr	r0, [pc, #396]	@ (8008724 <printVoltages+0x2f4>)
 8008596:	f007 fa53 	bl	800fa40 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.cell_pec);
 800859a:	7d3b      	ldrb	r3, [r7, #20]
 800859c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80085a0:	fb02 f303 	mul.w	r3, r2, r3
 80085a4:	683a      	ldr	r2, [r7, #0]
 80085a6:	4413      	add	r3, r2
 80085a8:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 80085ac:	4619      	mov	r1, r3
 80085ae:	485e      	ldr	r0, [pc, #376]	@ (8008728 <printVoltages+0x2f8>)
 80085b0:	f007 fa46 	bl	800fa40 <iprintf>
 80085b4:	e122      	b.n	80087fc <printVoltages+0x3cc>
        }
      }
      else if(type == AvgCell)
 80085b6:	79bb      	ldrb	r3, [r7, #6]
 80085b8:	2b05      	cmp	r3, #5
 80085ba:	d12b      	bne.n	8008614 <printVoltages+0x1e4>
      {
        printf("AC%d=%fV,",(index+1), voltage);
 80085bc:	7cfb      	ldrb	r3, [r7, #19]
 80085be:	1c5c      	adds	r4, r3, #1
 80085c0:	68f8      	ldr	r0, [r7, #12]
 80085c2:	f7f7 ffe1 	bl	8000588 <__aeabi_f2d>
 80085c6:	4602      	mov	r2, r0
 80085c8:	460b      	mov	r3, r1
 80085ca:	4621      	mov	r1, r4
 80085cc:	4857      	ldr	r0, [pc, #348]	@ (800872c <printVoltages+0x2fc>)
 80085ce:	f007 fa37 	bl	800fa40 <iprintf>
        if(index == (channel-1))
 80085d2:	7cfa      	ldrb	r2, [r7, #19]
 80085d4:	7d7b      	ldrb	r3, [r7, #21]
 80085d6:	3b01      	subs	r3, #1
 80085d8:	429a      	cmp	r2, r3
 80085da:	f040 810f 	bne.w	80087fc <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 80085de:	7d3b      	ldrb	r3, [r7, #20]
 80085e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80085e4:	fb02 f303 	mul.w	r3, r2, r3
 80085e8:	683a      	ldr	r2, [r7, #0]
 80085ea:	4413      	add	r3, r2
 80085ec:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80085f0:	4619      	mov	r1, r3
 80085f2:	484c      	ldr	r0, [pc, #304]	@ (8008724 <printVoltages+0x2f4>)
 80085f4:	f007 fa24 	bl	800fa40 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.acell_pec);
 80085f8:	7d3b      	ldrb	r3, [r7, #20]
 80085fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80085fe:	fb02 f303 	mul.w	r3, r2, r3
 8008602:	683a      	ldr	r2, [r7, #0]
 8008604:	4413      	add	r3, r2
 8008606:	f893 3192 	ldrb.w	r3, [r3, #402]	@ 0x192
 800860a:	4619      	mov	r1, r3
 800860c:	4846      	ldr	r0, [pc, #280]	@ (8008728 <printVoltages+0x2f8>)
 800860e:	f007 fa17 	bl	800fa40 <iprintf>
 8008612:	e0f3      	b.n	80087fc <printVoltages+0x3cc>
        }
      }
      else if(type == F_volt)
 8008614:	79bb      	ldrb	r3, [r7, #6]
 8008616:	2b07      	cmp	r3, #7
 8008618:	d12b      	bne.n	8008672 <printVoltages+0x242>
      {
        printf("FC%d=%fV,",(index+1), voltage);
 800861a:	7cfb      	ldrb	r3, [r7, #19]
 800861c:	1c5c      	adds	r4, r3, #1
 800861e:	68f8      	ldr	r0, [r7, #12]
 8008620:	f7f7 ffb2 	bl	8000588 <__aeabi_f2d>
 8008624:	4602      	mov	r2, r0
 8008626:	460b      	mov	r3, r1
 8008628:	4621      	mov	r1, r4
 800862a:	4841      	ldr	r0, [pc, #260]	@ (8008730 <printVoltages+0x300>)
 800862c:	f007 fa08 	bl	800fa40 <iprintf>
        if(index == (channel-1))
 8008630:	7cfa      	ldrb	r2, [r7, #19]
 8008632:	7d7b      	ldrb	r3, [r7, #21]
 8008634:	3b01      	subs	r3, #1
 8008636:	429a      	cmp	r2, r3
 8008638:	f040 80e0 	bne.w	80087fc <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 800863c:	7d3b      	ldrb	r3, [r7, #20]
 800863e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008642:	fb02 f303 	mul.w	r3, r2, r3
 8008646:	683a      	ldr	r2, [r7, #0]
 8008648:	4413      	add	r3, r2
 800864a:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 800864e:	4619      	mov	r1, r3
 8008650:	4834      	ldr	r0, [pc, #208]	@ (8008724 <printVoltages+0x2f4>)
 8008652:	f007 f9f5 	bl	800fa40 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.fcell_pec);
 8008656:	7d3b      	ldrb	r3, [r7, #20]
 8008658:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800865c:	fb02 f303 	mul.w	r3, r2, r3
 8008660:	683a      	ldr	r2, [r7, #0]
 8008662:	4413      	add	r3, r2
 8008664:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 8008668:	4619      	mov	r1, r3
 800866a:	482f      	ldr	r0, [pc, #188]	@ (8008728 <printVoltages+0x2f8>)
 800866c:	f007 f9e8 	bl	800fa40 <iprintf>
 8008670:	e0c4      	b.n	80087fc <printVoltages+0x3cc>
        }
      }
      else if(type == S_volt)
 8008672:	79bb      	ldrb	r3, [r7, #6]
 8008674:	2b06      	cmp	r3, #6
 8008676:	d12b      	bne.n	80086d0 <printVoltages+0x2a0>
      {
        printf("S%d=%fV,",(index+1), voltage);
 8008678:	7cfb      	ldrb	r3, [r7, #19]
 800867a:	1c5c      	adds	r4, r3, #1
 800867c:	68f8      	ldr	r0, [r7, #12]
 800867e:	f7f7 ff83 	bl	8000588 <__aeabi_f2d>
 8008682:	4602      	mov	r2, r0
 8008684:	460b      	mov	r3, r1
 8008686:	4621      	mov	r1, r4
 8008688:	482a      	ldr	r0, [pc, #168]	@ (8008734 <printVoltages+0x304>)
 800868a:	f007 f9d9 	bl	800fa40 <iprintf>
        if(index == (channel-1))
 800868e:	7cfa      	ldrb	r2, [r7, #19]
 8008690:	7d7b      	ldrb	r3, [r7, #21]
 8008692:	3b01      	subs	r3, #1
 8008694:	429a      	cmp	r2, r3
 8008696:	f040 80b1 	bne.w	80087fc <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 800869a:	7d3b      	ldrb	r3, [r7, #20]
 800869c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80086a0:	fb02 f303 	mul.w	r3, r2, r3
 80086a4:	683a      	ldr	r2, [r7, #0]
 80086a6:	4413      	add	r3, r2
 80086a8:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80086ac:	4619      	mov	r1, r3
 80086ae:	481d      	ldr	r0, [pc, #116]	@ (8008724 <printVoltages+0x2f4>)
 80086b0:	f007 f9c6 	bl	800fa40 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.scell_pec);
 80086b4:	7d3b      	ldrb	r3, [r7, #20]
 80086b6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80086ba:	fb02 f303 	mul.w	r3, r2, r3
 80086be:	683a      	ldr	r2, [r7, #0]
 80086c0:	4413      	add	r3, r2
 80086c2:	f893 3193 	ldrb.w	r3, [r3, #403]	@ 0x193
 80086c6:	4619      	mov	r1, r3
 80086c8:	4817      	ldr	r0, [pc, #92]	@ (8008728 <printVoltages+0x2f8>)
 80086ca:	f007 f9b9 	bl	800fa40 <iprintf>
 80086ce:	e095      	b.n	80087fc <printVoltages+0x3cc>
        }
      }
      else if(type == Aux)
 80086d0:	79bb      	ldrb	r3, [r7, #6]
 80086d2:	2b01      	cmp	r3, #1
 80086d4:	d161      	bne.n	800879a <printVoltages+0x36a>
      {
        if(index <= 9)
 80086d6:	7cfb      	ldrb	r3, [r7, #19]
 80086d8:	2b09      	cmp	r3, #9
 80086da:	d80b      	bhi.n	80086f4 <printVoltages+0x2c4>
        {
          printf("AUX%d=%fV,",(index+1), voltage);
 80086dc:	7cfb      	ldrb	r3, [r7, #19]
 80086de:	1c5c      	adds	r4, r3, #1
 80086e0:	68f8      	ldr	r0, [r7, #12]
 80086e2:	f7f7 ff51 	bl	8000588 <__aeabi_f2d>
 80086e6:	4602      	mov	r2, r0
 80086e8:	460b      	mov	r3, r1
 80086ea:	4621      	mov	r1, r4
 80086ec:	4812      	ldr	r0, [pc, #72]	@ (8008738 <printVoltages+0x308>)
 80086ee:	f007 f9a7 	bl	800fa40 <iprintf>
 80086f2:	e083      	b.n	80087fc <printVoltages+0x3cc>
        }
        else if(index == 10)
 80086f4:	7cfb      	ldrb	r3, [r7, #19]
 80086f6:	2b0a      	cmp	r3, #10
 80086f8:	d122      	bne.n	8008740 <printVoltages+0x310>
        {
          printf("VMV:%fV,",(20 * voltage));
 80086fa:	edd7 7a03 	vldr	s15, [r7, #12]
 80086fe:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8008702:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008706:	ee17 0a90 	vmov	r0, s15
 800870a:	f7f7 ff3d 	bl	8000588 <__aeabi_f2d>
 800870e:	4602      	mov	r2, r0
 8008710:	460b      	mov	r3, r1
 8008712:	480a      	ldr	r0, [pc, #40]	@ (800873c <printVoltages+0x30c>)
 8008714:	f007 f994 	bl	800fa40 <iprintf>
 8008718:	e070      	b.n	80087fc <printVoltages+0x3cc>
 800871a:	bf00      	nop
 800871c:	08011790 	.word	0x08011790
 8008720:	08011798 	.word	0x08011798
 8008724:	08011714 	.word	0x08011714
 8008728:	080117a4 	.word	0x080117a4
 800872c:	080117b0 	.word	0x080117b0
 8008730:	080117bc 	.word	0x080117bc
 8008734:	080117c8 	.word	0x080117c8
 8008738:	080117d4 	.word	0x080117d4
 800873c:	080117e0 	.word	0x080117e0
        }
        else if(index == 11)
 8008740:	7cfb      	ldrb	r3, [r7, #19]
 8008742:	2b0b      	cmp	r3, #11
 8008744:	d15a      	bne.n	80087fc <printVoltages+0x3cc>
        {
          printf("V+:%fV,",(20 * voltage));
 8008746:	edd7 7a03 	vldr	s15, [r7, #12]
 800874a:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800874e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008752:	ee17 0a90 	vmov	r0, s15
 8008756:	f7f7 ff17 	bl	8000588 <__aeabi_f2d>
 800875a:	4602      	mov	r2, r0
 800875c:	460b      	mov	r3, r1
 800875e:	4833      	ldr	r0, [pc, #204]	@ (800882c <printVoltages+0x3fc>)
 8008760:	f007 f96e 	bl	800fa40 <iprintf>
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8008764:	7d3b      	ldrb	r3, [r7, #20]
 8008766:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800876a:	fb02 f303 	mul.w	r3, r2, r3
 800876e:	683a      	ldr	r2, [r7, #0]
 8008770:	4413      	add	r3, r2
 8008772:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8008776:	4619      	mov	r1, r3
 8008778:	482d      	ldr	r0, [pc, #180]	@ (8008830 <printVoltages+0x400>)
 800877a:	f007 f961 	bl	800fa40 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.aux_pec);
 800877e:	7d3b      	ldrb	r3, [r7, #20]
 8008780:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008784:	fb02 f303 	mul.w	r3, r2, r3
 8008788:	683a      	ldr	r2, [r7, #0]
 800878a:	4413      	add	r3, r2
 800878c:	f893 3195 	ldrb.w	r3, [r3, #405]	@ 0x195
 8008790:	4619      	mov	r1, r3
 8008792:	4828      	ldr	r0, [pc, #160]	@ (8008834 <printVoltages+0x404>)
 8008794:	f007 f954 	bl	800fa40 <iprintf>
 8008798:	e030      	b.n	80087fc <printVoltages+0x3cc>
        }
      }
      else if(type == RAux)
 800879a:	79bb      	ldrb	r3, [r7, #6]
 800879c:	2b02      	cmp	r3, #2
 800879e:	d12a      	bne.n	80087f6 <printVoltages+0x3c6>
      {
        printf("RAUX%d=%fV,",(index+1), voltage);
 80087a0:	7cfb      	ldrb	r3, [r7, #19]
 80087a2:	1c5c      	adds	r4, r3, #1
 80087a4:	68f8      	ldr	r0, [r7, #12]
 80087a6:	f7f7 feef 	bl	8000588 <__aeabi_f2d>
 80087aa:	4602      	mov	r2, r0
 80087ac:	460b      	mov	r3, r1
 80087ae:	4621      	mov	r1, r4
 80087b0:	4821      	ldr	r0, [pc, #132]	@ (8008838 <printVoltages+0x408>)
 80087b2:	f007 f945 	bl	800fa40 <iprintf>
        if(index == (channel-1))
 80087b6:	7cfa      	ldrb	r2, [r7, #19]
 80087b8:	7d7b      	ldrb	r3, [r7, #21]
 80087ba:	3b01      	subs	r3, #1
 80087bc:	429a      	cmp	r2, r3
 80087be:	d11d      	bne.n	80087fc <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 80087c0:	7d3b      	ldrb	r3, [r7, #20]
 80087c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80087c6:	fb02 f303 	mul.w	r3, r2, r3
 80087ca:	683a      	ldr	r2, [r7, #0]
 80087cc:	4413      	add	r3, r2
 80087ce:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80087d2:	4619      	mov	r1, r3
 80087d4:	4816      	ldr	r0, [pc, #88]	@ (8008830 <printVoltages+0x400>)
 80087d6:	f007 f933 	bl	800fa40 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.raux_pec);
 80087da:	7d3b      	ldrb	r3, [r7, #20]
 80087dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80087e0:	fb02 f303 	mul.w	r3, r2, r3
 80087e4:	683a      	ldr	r2, [r7, #0]
 80087e6:	4413      	add	r3, r2
 80087e8:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 80087ec:	4619      	mov	r1, r3
 80087ee:	4811      	ldr	r0, [pc, #68]	@ (8008834 <printVoltages+0x404>)
 80087f0:	f007 f926 	bl	800fa40 <iprintf>
 80087f4:	e002      	b.n	80087fc <printVoltages+0x3cc>
        }
      }
      else{ printf("Wrong Register Group Select\n"); }
 80087f6:	4811      	ldr	r0, [pc, #68]	@ (800883c <printVoltages+0x40c>)
 80087f8:	f007 f992 	bl	800fb20 <puts>
    for(uint8_t index = 0; index < channel; index++)
 80087fc:	7cfb      	ldrb	r3, [r7, #19]
 80087fe:	3301      	adds	r3, #1
 8008800:	74fb      	strb	r3, [r7, #19]
 8008802:	7cfa      	ldrb	r2, [r7, #19]
 8008804:	7d7b      	ldrb	r3, [r7, #21]
 8008806:	429a      	cmp	r2, r3
 8008808:	f4ff ae40 	bcc.w	800848c <printVoltages+0x5c>
    }
    printf("\n\n");
 800880c:	480c      	ldr	r0, [pc, #48]	@ (8008840 <printVoltages+0x410>)
 800880e:	f007 f987 	bl	800fb20 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 8008812:	7d3b      	ldrb	r3, [r7, #20]
 8008814:	3301      	adds	r3, #1
 8008816:	753b      	strb	r3, [r7, #20]
 8008818:	7d3a      	ldrb	r2, [r7, #20]
 800881a:	79fb      	ldrb	r3, [r7, #7]
 800881c:	429a      	cmp	r2, r3
 800881e:	f4ff ae2c 	bcc.w	800847a <printVoltages+0x4a>
  }
}
 8008822:	bf00      	nop
 8008824:	bf00      	nop
 8008826:	371c      	adds	r7, #28
 8008828:	46bd      	mov	sp, r7
 800882a:	bd90      	pop	{r4, r7, pc}
 800882c:	080117ec 	.word	0x080117ec
 8008830:	08011714 	.word	0x08011714
 8008834:	080117a4 	.word	0x080117a4
 8008838:	080117f4 	.word	0x080117f4
 800883c:	080115bc 	.word	0x080115bc
 8008840:	08011800 	.word	0x08011800
 8008844:	00000000 	.word	0x00000000

08008848 <printStatus>:
 * @return None
 *
 *******************************************************************************
*/
void printStatus(uint8_t tIC, cell_asic *IC, TYPE type, GRP grp)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b084      	sub	sp, #16
 800884c:	af00      	add	r7, sp, #0
 800884e:	6039      	str	r1, [r7, #0]
 8008850:	4611      	mov	r1, r2
 8008852:	461a      	mov	r2, r3
 8008854:	4603      	mov	r3, r0
 8008856:	71fb      	strb	r3, [r7, #7]
 8008858:	460b      	mov	r3, r1
 800885a:	71bb      	strb	r3, [r7, #6]
 800885c:	4613      	mov	r3, r2
 800885e:	717b      	strb	r3, [r7, #5]
  float voltage;
  for(uint8_t ic = 0; ic < tIC; ic++)
 8008860:	2300      	movs	r3, #0
 8008862:	73fb      	strb	r3, [r7, #15]
 8008864:	f001 b90b 	b.w	8009a7e <printStatus+0x1236>
  {
    printf("IC%d:\n",(ic+1));
 8008868:	7bfb      	ldrb	r3, [r7, #15]
 800886a:	3301      	adds	r3, #1
 800886c:	4619      	mov	r1, r3
 800886e:	4872      	ldr	r0, [pc, #456]	@ (8008a38 <printStatus+0x1f0>)
 8008870:	f007 f8e6 	bl	800fa40 <iprintf>
    if(type == Status)
 8008874:	79bb      	ldrb	r3, [r7, #6]
 8008876:	2b03      	cmp	r3, #3
 8008878:	f041 80fe 	bne.w	8009a78 <printStatus+0x1230>
    {
      if(grp == A)
 800887c:	797b      	ldrb	r3, [r7, #5]
 800887e:	2b01      	cmp	r3, #1
 8008880:	d16e      	bne.n	8008960 <printStatus+0x118>
      {
        printf("Status A:\n");
 8008882:	486e      	ldr	r0, [pc, #440]	@ (8008a3c <printStatus+0x1f4>)
 8008884:	f007 f94c 	bl	800fb20 <puts>
        voltage = getVoltage(IC[ic].stata.vref2);
 8008888:	7bfb      	ldrb	r3, [r7, #15]
 800888a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800888e:	fb02 f303 	mul.w	r3, r2, r3
 8008892:	683a      	ldr	r2, [r7, #0]
 8008894:	4413      	add	r3, r2
 8008896:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	@ 0xcc
 800889a:	4618      	mov	r0, r3
 800889c:	f001 f9b8 	bl	8009c10 <getVoltage>
 80088a0:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VREF2:%fV, ", voltage);
 80088a4:	68b8      	ldr	r0, [r7, #8]
 80088a6:	f7f7 fe6f 	bl	8000588 <__aeabi_f2d>
 80088aa:	4602      	mov	r2, r0
 80088ac:	460b      	mov	r3, r1
 80088ae:	4864      	ldr	r0, [pc, #400]	@ (8008a40 <printStatus+0x1f8>)
 80088b0:	f007 f8c6 	bl	800fa40 <iprintf>
        voltage = getVoltage(IC[ic].stata.vref3);
 80088b4:	7bfb      	ldrb	r3, [r7, #15]
 80088b6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80088ba:	fb02 f303 	mul.w	r3, r2, r3
 80088be:	683a      	ldr	r2, [r7, #0]
 80088c0:	4413      	add	r3, r2
 80088c2:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 80088c6:	4618      	mov	r0, r3
 80088c8:	f001 f9a2 	bl	8009c10 <getVoltage>
 80088cc:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VREF3:%fV, ", voltage);
 80088d0:	68b8      	ldr	r0, [r7, #8]
 80088d2:	f7f7 fe59 	bl	8000588 <__aeabi_f2d>
 80088d6:	4602      	mov	r2, r0
 80088d8:	460b      	mov	r3, r1
 80088da:	485a      	ldr	r0, [pc, #360]	@ (8008a44 <printStatus+0x1fc>)
 80088dc:	f007 f8b0 	bl	800fa40 <iprintf>
        voltage = getVoltage(IC[ic].stata.itmp);
 80088e0:	7bfb      	ldrb	r3, [r7, #15]
 80088e2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80088e6:	fb02 f303 	mul.w	r3, r2, r3
 80088ea:	683a      	ldr	r2, [r7, #0]
 80088ec:	4413      	add	r3, r2
 80088ee:	f8b3 30ce 	ldrh.w	r3, [r3, #206]	@ 0xce
 80088f2:	4618      	mov	r0, r3
 80088f4:	f001 f98c 	bl	8009c10 <getVoltage>
 80088f8:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("ITMP:%fC\n", (voltage/0.0075)-273);
 80088fc:	68b8      	ldr	r0, [r7, #8]
 80088fe:	f7f7 fe43 	bl	8000588 <__aeabi_f2d>
 8008902:	a349      	add	r3, pc, #292	@ (adr r3, 8008a28 <printStatus+0x1e0>)
 8008904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008908:	f7f7 ffc0 	bl	800088c <__aeabi_ddiv>
 800890c:	4602      	mov	r2, r0
 800890e:	460b      	mov	r3, r1
 8008910:	4610      	mov	r0, r2
 8008912:	4619      	mov	r1, r3
 8008914:	a346      	add	r3, pc, #280	@ (adr r3, 8008a30 <printStatus+0x1e8>)
 8008916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800891a:	f7f7 fcd5 	bl	80002c8 <__aeabi_dsub>
 800891e:	4602      	mov	r2, r0
 8008920:	460b      	mov	r3, r1
 8008922:	4849      	ldr	r0, [pc, #292]	@ (8008a48 <printStatus+0x200>)
 8008924:	f007 f88c 	bl	800fa40 <iprintf>

        printf("CCount:%d, ",IC[ic].cccrc.cmd_cntr);
 8008928:	7bfb      	ldrb	r3, [r7, #15]
 800892a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800892e:	fb02 f303 	mul.w	r3, r2, r3
 8008932:	683a      	ldr	r2, [r7, #0]
 8008934:	4413      	add	r3, r2
 8008936:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 800893a:	4619      	mov	r1, r3
 800893c:	4843      	ldr	r0, [pc, #268]	@ (8008a4c <printStatus+0x204>)
 800893e:	f007 f87f 	bl	800fa40 <iprintf>
        printf("PECError:%d\n\n",IC[ic].cccrc.stat_pec);
 8008942:	7bfb      	ldrb	r3, [r7, #15]
 8008944:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008948:	fb02 f303 	mul.w	r3, r2, r3
 800894c:	683a      	ldr	r2, [r7, #0]
 800894e:	4413      	add	r3, r2
 8008950:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8008954:	4619      	mov	r1, r3
 8008956:	483e      	ldr	r0, [pc, #248]	@ (8008a50 <printStatus+0x208>)
 8008958:	f007 f872 	bl	800fa40 <iprintf>
 800895c:	f001 b88c 	b.w	8009a78 <printStatus+0x1230>
      }
      else if(grp == B)
 8008960:	797b      	ldrb	r3, [r7, #5]
 8008962:	2b02      	cmp	r3, #2
 8008964:	d17e      	bne.n	8008a64 <printStatus+0x21c>
      {
        printf("Status B:\n");
 8008966:	483b      	ldr	r0, [pc, #236]	@ (8008a54 <printStatus+0x20c>)
 8008968:	f007 f8da 	bl	800fb20 <puts>
        voltage = getVoltage(IC[ic].statb.va);
 800896c:	7bfb      	ldrb	r3, [r7, #15]
 800896e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008972:	fb02 f303 	mul.w	r3, r2, r3
 8008976:	683a      	ldr	r2, [r7, #0]
 8008978:	4413      	add	r3, r2
 800897a:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	@ 0xd4
 800897e:	4618      	mov	r0, r3
 8008980:	f001 f946 	bl	8009c10 <getVoltage>
 8008984:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VA:%fV, ", voltage);
 8008988:	68b8      	ldr	r0, [r7, #8]
 800898a:	f7f7 fdfd 	bl	8000588 <__aeabi_f2d>
 800898e:	4602      	mov	r2, r0
 8008990:	460b      	mov	r3, r1
 8008992:	4831      	ldr	r0, [pc, #196]	@ (8008a58 <printStatus+0x210>)
 8008994:	f007 f854 	bl	800fa40 <iprintf>
        voltage = getVoltage(IC[ic].statb.vd);
 8008998:	7bfb      	ldrb	r3, [r7, #15]
 800899a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800899e:	fb02 f303 	mul.w	r3, r2, r3
 80089a2:	683a      	ldr	r2, [r7, #0]
 80089a4:	4413      	add	r3, r2
 80089a6:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 80089aa:	4618      	mov	r0, r3
 80089ac:	f001 f930 	bl	8009c10 <getVoltage>
 80089b0:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VD:%fV, ", voltage);
 80089b4:	68b8      	ldr	r0, [r7, #8]
 80089b6:	f7f7 fde7 	bl	8000588 <__aeabi_f2d>
 80089ba:	4602      	mov	r2, r0
 80089bc:	460b      	mov	r3, r1
 80089be:	4827      	ldr	r0, [pc, #156]	@ (8008a5c <printStatus+0x214>)
 80089c0:	f007 f83e 	bl	800fa40 <iprintf>
        voltage = getVoltage(IC[ic].statb.vr4k);
 80089c4:	7bfb      	ldrb	r3, [r7, #15]
 80089c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80089ca:	fb02 f303 	mul.w	r3, r2, r3
 80089ce:	683a      	ldr	r2, [r7, #0]
 80089d0:	4413      	add	r3, r2
 80089d2:	f8b3 30d6 	ldrh.w	r3, [r3, #214]	@ 0xd6
 80089d6:	4618      	mov	r0, r3
 80089d8:	f001 f91a 	bl	8009c10 <getVoltage>
 80089dc:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VR4K:%fV\n", voltage);
 80089e0:	68b8      	ldr	r0, [r7, #8]
 80089e2:	f7f7 fdd1 	bl	8000588 <__aeabi_f2d>
 80089e6:	4602      	mov	r2, r0
 80089e8:	460b      	mov	r3, r1
 80089ea:	481d      	ldr	r0, [pc, #116]	@ (8008a60 <printStatus+0x218>)
 80089ec:	f007 f828 	bl	800fa40 <iprintf>

        printf("CCount:%d, ",IC[ic].cccrc.cmd_cntr);
 80089f0:	7bfb      	ldrb	r3, [r7, #15]
 80089f2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80089f6:	fb02 f303 	mul.w	r3, r2, r3
 80089fa:	683a      	ldr	r2, [r7, #0]
 80089fc:	4413      	add	r3, r2
 80089fe:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8008a02:	4619      	mov	r1, r3
 8008a04:	4811      	ldr	r0, [pc, #68]	@ (8008a4c <printStatus+0x204>)
 8008a06:	f007 f81b 	bl	800fa40 <iprintf>
        printf("PECError:%d\n\n",IC[ic].cccrc.stat_pec);
 8008a0a:	7bfb      	ldrb	r3, [r7, #15]
 8008a0c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008a10:	fb02 f303 	mul.w	r3, r2, r3
 8008a14:	683a      	ldr	r2, [r7, #0]
 8008a16:	4413      	add	r3, r2
 8008a18:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8008a1c:	4619      	mov	r1, r3
 8008a1e:	480c      	ldr	r0, [pc, #48]	@ (8008a50 <printStatus+0x208>)
 8008a20:	f007 f80e 	bl	800fa40 <iprintf>
 8008a24:	f001 b828 	b.w	8009a78 <printStatus+0x1230>
 8008a28:	eb851eb8 	.word	0xeb851eb8
 8008a2c:	3f7eb851 	.word	0x3f7eb851
 8008a30:	00000000 	.word	0x00000000
 8008a34:	40711000 	.word	0x40711000
 8008a38:	08011584 	.word	0x08011584
 8008a3c:	08011804 	.word	0x08011804
 8008a40:	08011810 	.word	0x08011810
 8008a44:	0801181c 	.word	0x0801181c
 8008a48:	08011828 	.word	0x08011828
 8008a4c:	08011838 	.word	0x08011838
 8008a50:	08011720 	.word	0x08011720
 8008a54:	08011844 	.word	0x08011844
 8008a58:	08011850 	.word	0x08011850
 8008a5c:	0801185c 	.word	0x0801185c
 8008a60:	08011868 	.word	0x08011868
      }
      else if(grp == C)
 8008a64:	797b      	ldrb	r3, [r7, #5]
 8008a66:	2b03      	cmp	r3, #3
 8008a68:	f040 8154 	bne.w	8008d14 <printStatus+0x4cc>
      {
        printf("Status C:\n");
 8008a6c:	4895      	ldr	r0, [pc, #596]	@ (8008cc4 <printStatus+0x47c>)
 8008a6e:	f007 f857 	bl	800fb20 <puts>
        printf("CSFLT:0x%X, ", IC[ic].statc.cs_flt);
 8008a72:	7bfb      	ldrb	r3, [r7, #15]
 8008a74:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008a78:	fb02 f303 	mul.w	r3, r2, r3
 8008a7c:	683a      	ldr	r2, [r7, #0]
 8008a7e:	4413      	add	r3, r2
 8008a80:	f8b3 30d8 	ldrh.w	r3, [r3, #216]	@ 0xd8
 8008a84:	4619      	mov	r1, r3
 8008a86:	4890      	ldr	r0, [pc, #576]	@ (8008cc8 <printStatus+0x480>)
 8008a88:	f006 ffda 	bl	800fa40 <iprintf>

        printf("OTP2_MED:0x%X, ", IC[ic].statc.otp2_med);
 8008a8c:	7bfb      	ldrb	r3, [r7, #15]
 8008a8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008a92:	fb02 f303 	mul.w	r3, r2, r3
 8008a96:	683a      	ldr	r2, [r7, #0]
 8008a98:	4413      	add	r3, r2
 8008a9a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008a9e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008aa2:	b2db      	uxtb	r3, r3
 8008aa4:	4619      	mov	r1, r3
 8008aa6:	4889      	ldr	r0, [pc, #548]	@ (8008ccc <printStatus+0x484>)
 8008aa8:	f006 ffca 	bl	800fa40 <iprintf>
        printf("OTP2_ED:0x%X, ", IC[ic].statc.otp2_ed);
 8008aac:	7bfb      	ldrb	r3, [r7, #15]
 8008aae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008ab2:	fb02 f303 	mul.w	r3, r2, r3
 8008ab6:	683a      	ldr	r2, [r7, #0]
 8008ab8:	4413      	add	r3, r2
 8008aba:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008abe:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008ac2:	b2db      	uxtb	r3, r3
 8008ac4:	4619      	mov	r1, r3
 8008ac6:	4882      	ldr	r0, [pc, #520]	@ (8008cd0 <printStatus+0x488>)
 8008ac8:	f006 ffba 	bl	800fa40 <iprintf>
        printf("OTP1_MED:0x%X ", IC[ic].statc.otp1_med);
 8008acc:	7bfb      	ldrb	r3, [r7, #15]
 8008ace:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008ad2:	fb02 f303 	mul.w	r3, r2, r3
 8008ad6:	683a      	ldr	r2, [r7, #0]
 8008ad8:	4413      	add	r3, r2
 8008ada:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008ade:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008ae2:	b2db      	uxtb	r3, r3
 8008ae4:	4619      	mov	r1, r3
 8008ae6:	487b      	ldr	r0, [pc, #492]	@ (8008cd4 <printStatus+0x48c>)
 8008ae8:	f006 ffaa 	bl	800fa40 <iprintf>
        printf("OTP1_ED:0x%X, ", IC[ic].statc.otp1_ed);
 8008aec:	7bfb      	ldrb	r3, [r7, #15]
 8008aee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008af2:	fb02 f303 	mul.w	r3, r2, r3
 8008af6:	683a      	ldr	r2, [r7, #0]
 8008af8:	4413      	add	r3, r2
 8008afa:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008afe:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008b02:	b2db      	uxtb	r3, r3
 8008b04:	4619      	mov	r1, r3
 8008b06:	4874      	ldr	r0, [pc, #464]	@ (8008cd8 <printStatus+0x490>)
 8008b08:	f006 ff9a 	bl	800fa40 <iprintf>
        printf("VD_UV:0x%X, ", IC[ic].statc.vd_uv);
 8008b0c:	7bfb      	ldrb	r3, [r7, #15]
 8008b0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008b12:	fb02 f303 	mul.w	r3, r2, r3
 8008b16:	683a      	ldr	r2, [r7, #0]
 8008b18:	4413      	add	r3, r2
 8008b1a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008b1e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008b22:	b2db      	uxtb	r3, r3
 8008b24:	4619      	mov	r1, r3
 8008b26:	486d      	ldr	r0, [pc, #436]	@ (8008cdc <printStatus+0x494>)
 8008b28:	f006 ff8a 	bl	800fa40 <iprintf>
        printf("VD_OV:0x%X, ", IC[ic].statc.vd_ov);
 8008b2c:	7bfb      	ldrb	r3, [r7, #15]
 8008b2e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008b32:	fb02 f303 	mul.w	r3, r2, r3
 8008b36:	683a      	ldr	r2, [r7, #0]
 8008b38:	4413      	add	r3, r2
 8008b3a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008b3e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008b42:	b2db      	uxtb	r3, r3
 8008b44:	4619      	mov	r1, r3
 8008b46:	4866      	ldr	r0, [pc, #408]	@ (8008ce0 <printStatus+0x498>)
 8008b48:	f006 ff7a 	bl	800fa40 <iprintf>
        printf("VA_UV:0x%X, ", IC[ic].statc.va_uv);
 8008b4c:	7bfb      	ldrb	r3, [r7, #15]
 8008b4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008b52:	fb02 f303 	mul.w	r3, r2, r3
 8008b56:	683a      	ldr	r2, [r7, #0]
 8008b58:	4413      	add	r3, r2
 8008b5a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008b5e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	4619      	mov	r1, r3
 8008b66:	485f      	ldr	r0, [pc, #380]	@ (8008ce4 <printStatus+0x49c>)
 8008b68:	f006 ff6a 	bl	800fa40 <iprintf>
        printf("VA_OV:0x%X\n", IC[ic].statc.va_ov);
 8008b6c:	7bfb      	ldrb	r3, [r7, #15]
 8008b6e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008b72:	fb02 f303 	mul.w	r3, r2, r3
 8008b76:	683a      	ldr	r2, [r7, #0]
 8008b78:	4413      	add	r3, r2
 8008b7a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008b7e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	4619      	mov	r1, r3
 8008b86:	4858      	ldr	r0, [pc, #352]	@ (8008ce8 <printStatus+0x4a0>)
 8008b88:	f006 ff5a 	bl	800fa40 <iprintf>

        printf("OSCCHK:0x%X, ", IC[ic].statc.oscchk);
 8008b8c:	7bfb      	ldrb	r3, [r7, #15]
 8008b8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008b92:	fb02 f303 	mul.w	r3, r2, r3
 8008b96:	683a      	ldr	r2, [r7, #0]
 8008b98:	4413      	add	r3, r2
 8008b9a:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008b9e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008ba2:	b2db      	uxtb	r3, r3
 8008ba4:	4619      	mov	r1, r3
 8008ba6:	4851      	ldr	r0, [pc, #324]	@ (8008cec <printStatus+0x4a4>)
 8008ba8:	f006 ff4a 	bl	800fa40 <iprintf>
        printf("TMODCHK:0x%X, ", IC[ic].statc.tmodchk);
 8008bac:	7bfb      	ldrb	r3, [r7, #15]
 8008bae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008bb2:	fb02 f303 	mul.w	r3, r2, r3
 8008bb6:	683a      	ldr	r2, [r7, #0]
 8008bb8:	4413      	add	r3, r2
 8008bba:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008bbe:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008bc2:	b2db      	uxtb	r3, r3
 8008bc4:	4619      	mov	r1, r3
 8008bc6:	484a      	ldr	r0, [pc, #296]	@ (8008cf0 <printStatus+0x4a8>)
 8008bc8:	f006 ff3a 	bl	800fa40 <iprintf>
        printf("THSD:0x%X, ", IC[ic].statc.thsd);
 8008bcc:	7bfb      	ldrb	r3, [r7, #15]
 8008bce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008bd2:	fb02 f303 	mul.w	r3, r2, r3
 8008bd6:	683a      	ldr	r2, [r7, #0]
 8008bd8:	4413      	add	r3, r2
 8008bda:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008bde:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008be2:	b2db      	uxtb	r3, r3
 8008be4:	4619      	mov	r1, r3
 8008be6:	4843      	ldr	r0, [pc, #268]	@ (8008cf4 <printStatus+0x4ac>)
 8008be8:	f006 ff2a 	bl	800fa40 <iprintf>
        printf("SLEEP:0x%X, ", IC[ic].statc.sleep);
 8008bec:	7bfb      	ldrb	r3, [r7, #15]
 8008bee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008bf2:	fb02 f303 	mul.w	r3, r2, r3
 8008bf6:	683a      	ldr	r2, [r7, #0]
 8008bf8:	4413      	add	r3, r2
 8008bfa:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008bfe:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008c02:	b2db      	uxtb	r3, r3
 8008c04:	4619      	mov	r1, r3
 8008c06:	483c      	ldr	r0, [pc, #240]	@ (8008cf8 <printStatus+0x4b0>)
 8008c08:	f006 ff1a 	bl	800fa40 <iprintf>
        printf("SPIFLT:0x%X, ", IC[ic].statc.spiflt);
 8008c0c:	7bfb      	ldrb	r3, [r7, #15]
 8008c0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008c12:	fb02 f303 	mul.w	r3, r2, r3
 8008c16:	683a      	ldr	r2, [r7, #0]
 8008c18:	4413      	add	r3, r2
 8008c1a:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008c1e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008c22:	b2db      	uxtb	r3, r3
 8008c24:	4619      	mov	r1, r3
 8008c26:	4835      	ldr	r0, [pc, #212]	@ (8008cfc <printStatus+0x4b4>)
 8008c28:	f006 ff0a 	bl	800fa40 <iprintf>
        printf("COMP:0x%X, ", IC[ic].statc.comp);
 8008c2c:	7bfb      	ldrb	r3, [r7, #15]
 8008c2e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008c32:	fb02 f303 	mul.w	r3, r2, r3
 8008c36:	683a      	ldr	r2, [r7, #0]
 8008c38:	4413      	add	r3, r2
 8008c3a:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008c3e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008c42:	b2db      	uxtb	r3, r3
 8008c44:	4619      	mov	r1, r3
 8008c46:	482e      	ldr	r0, [pc, #184]	@ (8008d00 <printStatus+0x4b8>)
 8008c48:	f006 fefa 	bl	800fa40 <iprintf>
        printf("VDEL:0x%X, ", IC[ic].statc.vdel);
 8008c4c:	7bfb      	ldrb	r3, [r7, #15]
 8008c4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008c52:	fb02 f303 	mul.w	r3, r2, r3
 8008c56:	683a      	ldr	r2, [r7, #0]
 8008c58:	4413      	add	r3, r2
 8008c5a:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008c5e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008c62:	b2db      	uxtb	r3, r3
 8008c64:	4619      	mov	r1, r3
 8008c66:	4827      	ldr	r0, [pc, #156]	@ (8008d04 <printStatus+0x4bc>)
 8008c68:	f006 feea 	bl	800fa40 <iprintf>
        printf("VDE:0x%X\n", IC[ic].statc.vde);
 8008c6c:	7bfb      	ldrb	r3, [r7, #15]
 8008c6e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008c72:	fb02 f303 	mul.w	r3, r2, r3
 8008c76:	683a      	ldr	r2, [r7, #0]
 8008c78:	4413      	add	r3, r2
 8008c7a:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008c7e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	4619      	mov	r1, r3
 8008c86:	4820      	ldr	r0, [pc, #128]	@ (8008d08 <printStatus+0x4c0>)
 8008c88:	f006 feda 	bl	800fa40 <iprintf>

        printf("CCount:%d, ", IC[ic].cccrc.cmd_cntr);
 8008c8c:	7bfb      	ldrb	r3, [r7, #15]
 8008c8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008c92:	fb02 f303 	mul.w	r3, r2, r3
 8008c96:	683a      	ldr	r2, [r7, #0]
 8008c98:	4413      	add	r3, r2
 8008c9a:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8008c9e:	4619      	mov	r1, r3
 8008ca0:	481a      	ldr	r0, [pc, #104]	@ (8008d0c <printStatus+0x4c4>)
 8008ca2:	f006 fecd 	bl	800fa40 <iprintf>
        printf("PECError:%d\n\n", IC[ic].cccrc.stat_pec);
 8008ca6:	7bfb      	ldrb	r3, [r7, #15]
 8008ca8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008cac:	fb02 f303 	mul.w	r3, r2, r3
 8008cb0:	683a      	ldr	r2, [r7, #0]
 8008cb2:	4413      	add	r3, r2
 8008cb4:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8008cb8:	4619      	mov	r1, r3
 8008cba:	4815      	ldr	r0, [pc, #84]	@ (8008d10 <printStatus+0x4c8>)
 8008cbc:	f006 fec0 	bl	800fa40 <iprintf>
 8008cc0:	f000 beda 	b.w	8009a78 <printStatus+0x1230>
 8008cc4:	08011874 	.word	0x08011874
 8008cc8:	08011880 	.word	0x08011880
 8008ccc:	08011890 	.word	0x08011890
 8008cd0:	080118a0 	.word	0x080118a0
 8008cd4:	080118b0 	.word	0x080118b0
 8008cd8:	080118c0 	.word	0x080118c0
 8008cdc:	080118d0 	.word	0x080118d0
 8008ce0:	080118e0 	.word	0x080118e0
 8008ce4:	080118f0 	.word	0x080118f0
 8008ce8:	08011900 	.word	0x08011900
 8008cec:	0801190c 	.word	0x0801190c
 8008cf0:	0801191c 	.word	0x0801191c
 8008cf4:	0801192c 	.word	0x0801192c
 8008cf8:	08011938 	.word	0x08011938
 8008cfc:	08011948 	.word	0x08011948
 8008d00:	08011958 	.word	0x08011958
 8008d04:	08011964 	.word	0x08011964
 8008d08:	08011970 	.word	0x08011970
 8008d0c:	08011838 	.word	0x08011838
 8008d10:	08011720 	.word	0x08011720
      }
      else if(grp == D)
 8008d14:	797b      	ldrb	r3, [r7, #5]
 8008d16:	2b04      	cmp	r3, #4
 8008d18:	f040 822d 	bne.w	8009176 <printStatus+0x92e>
      {
        printf("Status D:\n");
 8008d1c:	48cd      	ldr	r0, [pc, #820]	@ (8009054 <printStatus+0x80c>)
 8008d1e:	f006 feff 	bl	800fb20 <puts>
        printf("C1UV:0x%X, ", IC[ic].statd.c_uv[0]);
 8008d22:	7bfb      	ldrb	r3, [r7, #15]
 8008d24:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d28:	fb02 f303 	mul.w	r3, r2, r3
 8008d2c:	683a      	ldr	r2, [r7, #0]
 8008d2e:	4413      	add	r3, r2
 8008d30:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8008d34:	4619      	mov	r1, r3
 8008d36:	48c8      	ldr	r0, [pc, #800]	@ (8009058 <printStatus+0x810>)
 8008d38:	f006 fe82 	bl	800fa40 <iprintf>
        printf("C2UV:0x%X, ", IC[ic].statd.c_uv[1]);
 8008d3c:	7bfb      	ldrb	r3, [r7, #15]
 8008d3e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d42:	fb02 f303 	mul.w	r3, r2, r3
 8008d46:	683a      	ldr	r2, [r7, #0]
 8008d48:	4413      	add	r3, r2
 8008d4a:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
 8008d4e:	4619      	mov	r1, r3
 8008d50:	48c2      	ldr	r0, [pc, #776]	@ (800905c <printStatus+0x814>)
 8008d52:	f006 fe75 	bl	800fa40 <iprintf>
        printf("C3UV:0x%X, ", IC[ic].statd.c_uv[2]);
 8008d56:	7bfb      	ldrb	r3, [r7, #15]
 8008d58:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d5c:	fb02 f303 	mul.w	r3, r2, r3
 8008d60:	683a      	ldr	r2, [r7, #0]
 8008d62:	4413      	add	r3, r2
 8008d64:	f893 30ee 	ldrb.w	r3, [r3, #238]	@ 0xee
 8008d68:	4619      	mov	r1, r3
 8008d6a:	48bd      	ldr	r0, [pc, #756]	@ (8009060 <printStatus+0x818>)
 8008d6c:	f006 fe68 	bl	800fa40 <iprintf>
        printf("C4UV:0x%X, ", IC[ic].statd.c_uv[3]);
 8008d70:	7bfb      	ldrb	r3, [r7, #15]
 8008d72:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d76:	fb02 f303 	mul.w	r3, r2, r3
 8008d7a:	683a      	ldr	r2, [r7, #0]
 8008d7c:	4413      	add	r3, r2
 8008d7e:	f893 30ef 	ldrb.w	r3, [r3, #239]	@ 0xef
 8008d82:	4619      	mov	r1, r3
 8008d84:	48b7      	ldr	r0, [pc, #732]	@ (8009064 <printStatus+0x81c>)
 8008d86:	f006 fe5b 	bl	800fa40 <iprintf>
        printf("C5UV:0x%X, ", IC[ic].statd.c_uv[4]);
 8008d8a:	7bfb      	ldrb	r3, [r7, #15]
 8008d8c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d90:	fb02 f303 	mul.w	r3, r2, r3
 8008d94:	683a      	ldr	r2, [r7, #0]
 8008d96:	4413      	add	r3, r2
 8008d98:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8008d9c:	4619      	mov	r1, r3
 8008d9e:	48b2      	ldr	r0, [pc, #712]	@ (8009068 <printStatus+0x820>)
 8008da0:	f006 fe4e 	bl	800fa40 <iprintf>
        printf("C6UV:0x%X, ", IC[ic].statd.c_uv[5]);
 8008da4:	7bfb      	ldrb	r3, [r7, #15]
 8008da6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008daa:	fb02 f303 	mul.w	r3, r2, r3
 8008dae:	683a      	ldr	r2, [r7, #0]
 8008db0:	4413      	add	r3, r2
 8008db2:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8008db6:	4619      	mov	r1, r3
 8008db8:	48ac      	ldr	r0, [pc, #688]	@ (800906c <printStatus+0x824>)
 8008dba:	f006 fe41 	bl	800fa40 <iprintf>
        printf("C7UV:0x%X, ", IC[ic].statd.c_uv[6]);
 8008dbe:	7bfb      	ldrb	r3, [r7, #15]
 8008dc0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008dc4:	fb02 f303 	mul.w	r3, r2, r3
 8008dc8:	683a      	ldr	r2, [r7, #0]
 8008dca:	4413      	add	r3, r2
 8008dcc:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 8008dd0:	4619      	mov	r1, r3
 8008dd2:	48a7      	ldr	r0, [pc, #668]	@ (8009070 <printStatus+0x828>)
 8008dd4:	f006 fe34 	bl	800fa40 <iprintf>
        printf("C8UV:0x%X, ", IC[ic].statd.c_uv[7]);
 8008dd8:	7bfb      	ldrb	r3, [r7, #15]
 8008dda:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008dde:	fb02 f303 	mul.w	r3, r2, r3
 8008de2:	683a      	ldr	r2, [r7, #0]
 8008de4:	4413      	add	r3, r2
 8008de6:	f893 30f3 	ldrb.w	r3, [r3, #243]	@ 0xf3
 8008dea:	4619      	mov	r1, r3
 8008dec:	48a1      	ldr	r0, [pc, #644]	@ (8009074 <printStatus+0x82c>)
 8008dee:	f006 fe27 	bl	800fa40 <iprintf>
        printf("C9UV:0x%X, ", IC[ic].statd.c_uv[8]);
 8008df2:	7bfb      	ldrb	r3, [r7, #15]
 8008df4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008df8:	fb02 f303 	mul.w	r3, r2, r3
 8008dfc:	683a      	ldr	r2, [r7, #0]
 8008dfe:	4413      	add	r3, r2
 8008e00:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 8008e04:	4619      	mov	r1, r3
 8008e06:	489c      	ldr	r0, [pc, #624]	@ (8009078 <printStatus+0x830>)
 8008e08:	f006 fe1a 	bl	800fa40 <iprintf>
        printf("C10UV:0x%X, ", IC[ic].statd.c_uv[9]);
 8008e0c:	7bfb      	ldrb	r3, [r7, #15]
 8008e0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e12:	fb02 f303 	mul.w	r3, r2, r3
 8008e16:	683a      	ldr	r2, [r7, #0]
 8008e18:	4413      	add	r3, r2
 8008e1a:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 8008e1e:	4619      	mov	r1, r3
 8008e20:	4896      	ldr	r0, [pc, #600]	@ (800907c <printStatus+0x834>)
 8008e22:	f006 fe0d 	bl	800fa40 <iprintf>
        printf("C11UV:0x%X, ", IC[ic].statd.c_uv[10]);
 8008e26:	7bfb      	ldrb	r3, [r7, #15]
 8008e28:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e2c:	fb02 f303 	mul.w	r3, r2, r3
 8008e30:	683a      	ldr	r2, [r7, #0]
 8008e32:	4413      	add	r3, r2
 8008e34:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
 8008e38:	4619      	mov	r1, r3
 8008e3a:	4891      	ldr	r0, [pc, #580]	@ (8009080 <printStatus+0x838>)
 8008e3c:	f006 fe00 	bl	800fa40 <iprintf>
        printf("C12UV:0x%X, ", IC[ic].statd.c_uv[11]);
 8008e40:	7bfb      	ldrb	r3, [r7, #15]
 8008e42:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e46:	fb02 f303 	mul.w	r3, r2, r3
 8008e4a:	683a      	ldr	r2, [r7, #0]
 8008e4c:	4413      	add	r3, r2
 8008e4e:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
 8008e52:	4619      	mov	r1, r3
 8008e54:	488b      	ldr	r0, [pc, #556]	@ (8009084 <printStatus+0x83c>)
 8008e56:	f006 fdf3 	bl	800fa40 <iprintf>
        printf("C13UV:0x%X, ", IC[ic].statd.c_uv[12]);
 8008e5a:	7bfb      	ldrb	r3, [r7, #15]
 8008e5c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e60:	fb02 f303 	mul.w	r3, r2, r3
 8008e64:	683a      	ldr	r2, [r7, #0]
 8008e66:	4413      	add	r3, r2
 8008e68:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8008e6c:	4619      	mov	r1, r3
 8008e6e:	4886      	ldr	r0, [pc, #536]	@ (8009088 <printStatus+0x840>)
 8008e70:	f006 fde6 	bl	800fa40 <iprintf>
        printf("C14UV:0x%X, ", IC[ic].statd.c_uv[13]);
 8008e74:	7bfb      	ldrb	r3, [r7, #15]
 8008e76:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e7a:	fb02 f303 	mul.w	r3, r2, r3
 8008e7e:	683a      	ldr	r2, [r7, #0]
 8008e80:	4413      	add	r3, r2
 8008e82:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8008e86:	4619      	mov	r1, r3
 8008e88:	4880      	ldr	r0, [pc, #512]	@ (800908c <printStatus+0x844>)
 8008e8a:	f006 fdd9 	bl	800fa40 <iprintf>
        printf("C15UV:0x%X, ", IC[ic].statd.c_uv[14]);
 8008e8e:	7bfb      	ldrb	r3, [r7, #15]
 8008e90:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e94:	fb02 f303 	mul.w	r3, r2, r3
 8008e98:	683a      	ldr	r2, [r7, #0]
 8008e9a:	4413      	add	r3, r2
 8008e9c:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8008ea0:	4619      	mov	r1, r3
 8008ea2:	487b      	ldr	r0, [pc, #492]	@ (8009090 <printStatus+0x848>)
 8008ea4:	f006 fdcc 	bl	800fa40 <iprintf>
        printf("C16UV:0x%X\n", IC[ic].statd.c_uv[15]);
 8008ea8:	7bfb      	ldrb	r3, [r7, #15]
 8008eaa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008eae:	fb02 f303 	mul.w	r3, r2, r3
 8008eb2:	683a      	ldr	r2, [r7, #0]
 8008eb4:	4413      	add	r3, r2
 8008eb6:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8008eba:	4619      	mov	r1, r3
 8008ebc:	4875      	ldr	r0, [pc, #468]	@ (8009094 <printStatus+0x84c>)
 8008ebe:	f006 fdbf 	bl	800fa40 <iprintf>

        printf("C1OV:0x%X, ", IC[ic].statd.c_ov[0]);
 8008ec2:	7bfb      	ldrb	r3, [r7, #15]
 8008ec4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008ec8:	fb02 f303 	mul.w	r3, r2, r3
 8008ecc:	683a      	ldr	r2, [r7, #0]
 8008ece:	4413      	add	r3, r2
 8008ed0:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8008ed4:	4619      	mov	r1, r3
 8008ed6:	4870      	ldr	r0, [pc, #448]	@ (8009098 <printStatus+0x850>)
 8008ed8:	f006 fdb2 	bl	800fa40 <iprintf>
        printf("C2OV:0x%X, ", IC[ic].statd.c_ov[1]);
 8008edc:	7bfb      	ldrb	r3, [r7, #15]
 8008ede:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008ee2:	fb02 f303 	mul.w	r3, r2, r3
 8008ee6:	683a      	ldr	r2, [r7, #0]
 8008ee8:	4413      	add	r3, r2
 8008eea:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8008eee:	4619      	mov	r1, r3
 8008ef0:	486a      	ldr	r0, [pc, #424]	@ (800909c <printStatus+0x854>)
 8008ef2:	f006 fda5 	bl	800fa40 <iprintf>
        printf("C3OV:0x%X, ", IC[ic].statd.c_ov[2]);
 8008ef6:	7bfb      	ldrb	r3, [r7, #15]
 8008ef8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008efc:	fb02 f303 	mul.w	r3, r2, r3
 8008f00:	683a      	ldr	r2, [r7, #0]
 8008f02:	4413      	add	r3, r2
 8008f04:	f893 30de 	ldrb.w	r3, [r3, #222]	@ 0xde
 8008f08:	4619      	mov	r1, r3
 8008f0a:	4865      	ldr	r0, [pc, #404]	@ (80090a0 <printStatus+0x858>)
 8008f0c:	f006 fd98 	bl	800fa40 <iprintf>
        printf("C4OV:0x%X, ", IC[ic].statd.c_ov[3]);
 8008f10:	7bfb      	ldrb	r3, [r7, #15]
 8008f12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f16:	fb02 f303 	mul.w	r3, r2, r3
 8008f1a:	683a      	ldr	r2, [r7, #0]
 8008f1c:	4413      	add	r3, r2
 8008f1e:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 8008f22:	4619      	mov	r1, r3
 8008f24:	485f      	ldr	r0, [pc, #380]	@ (80090a4 <printStatus+0x85c>)
 8008f26:	f006 fd8b 	bl	800fa40 <iprintf>
        printf("C5OV:0x%X, ", IC[ic].statd.c_ov[4]);
 8008f2a:	7bfb      	ldrb	r3, [r7, #15]
 8008f2c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f30:	fb02 f303 	mul.w	r3, r2, r3
 8008f34:	683a      	ldr	r2, [r7, #0]
 8008f36:	4413      	add	r3, r2
 8008f38:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8008f3c:	4619      	mov	r1, r3
 8008f3e:	485a      	ldr	r0, [pc, #360]	@ (80090a8 <printStatus+0x860>)
 8008f40:	f006 fd7e 	bl	800fa40 <iprintf>
        printf("C6OV:0x%X, ", IC[ic].statd.c_ov[5]);
 8008f44:	7bfb      	ldrb	r3, [r7, #15]
 8008f46:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f4a:	fb02 f303 	mul.w	r3, r2, r3
 8008f4e:	683a      	ldr	r2, [r7, #0]
 8008f50:	4413      	add	r3, r2
 8008f52:	f893 30e1 	ldrb.w	r3, [r3, #225]	@ 0xe1
 8008f56:	4619      	mov	r1, r3
 8008f58:	4854      	ldr	r0, [pc, #336]	@ (80090ac <printStatus+0x864>)
 8008f5a:	f006 fd71 	bl	800fa40 <iprintf>
        printf("C7OV:0x%X, ", IC[ic].statd.c_ov[6]);
 8008f5e:	7bfb      	ldrb	r3, [r7, #15]
 8008f60:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f64:	fb02 f303 	mul.w	r3, r2, r3
 8008f68:	683a      	ldr	r2, [r7, #0]
 8008f6a:	4413      	add	r3, r2
 8008f6c:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8008f70:	4619      	mov	r1, r3
 8008f72:	484f      	ldr	r0, [pc, #316]	@ (80090b0 <printStatus+0x868>)
 8008f74:	f006 fd64 	bl	800fa40 <iprintf>
        printf("C8OV:0x%X, ", IC[ic].statd.c_ov[7]);
 8008f78:	7bfb      	ldrb	r3, [r7, #15]
 8008f7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f7e:	fb02 f303 	mul.w	r3, r2, r3
 8008f82:	683a      	ldr	r2, [r7, #0]
 8008f84:	4413      	add	r3, r2
 8008f86:	f893 30e3 	ldrb.w	r3, [r3, #227]	@ 0xe3
 8008f8a:	4619      	mov	r1, r3
 8008f8c:	4849      	ldr	r0, [pc, #292]	@ (80090b4 <printStatus+0x86c>)
 8008f8e:	f006 fd57 	bl	800fa40 <iprintf>
        printf("C9OV:0x%X, ", IC[ic].statd.c_ov[8]);
 8008f92:	7bfb      	ldrb	r3, [r7, #15]
 8008f94:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f98:	fb02 f303 	mul.w	r3, r2, r3
 8008f9c:	683a      	ldr	r2, [r7, #0]
 8008f9e:	4413      	add	r3, r2
 8008fa0:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8008fa4:	4619      	mov	r1, r3
 8008fa6:	4844      	ldr	r0, [pc, #272]	@ (80090b8 <printStatus+0x870>)
 8008fa8:	f006 fd4a 	bl	800fa40 <iprintf>
        printf("C10OV:0x%X, ", IC[ic].statd.c_ov[9]);
 8008fac:	7bfb      	ldrb	r3, [r7, #15]
 8008fae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008fb2:	fb02 f303 	mul.w	r3, r2, r3
 8008fb6:	683a      	ldr	r2, [r7, #0]
 8008fb8:	4413      	add	r3, r2
 8008fba:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 8008fbe:	4619      	mov	r1, r3
 8008fc0:	483e      	ldr	r0, [pc, #248]	@ (80090bc <printStatus+0x874>)
 8008fc2:	f006 fd3d 	bl	800fa40 <iprintf>
        printf("C11OV:0x%X, ", IC[ic].statd.c_ov[10]);
 8008fc6:	7bfb      	ldrb	r3, [r7, #15]
 8008fc8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008fcc:	fb02 f303 	mul.w	r3, r2, r3
 8008fd0:	683a      	ldr	r2, [r7, #0]
 8008fd2:	4413      	add	r3, r2
 8008fd4:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 8008fd8:	4619      	mov	r1, r3
 8008fda:	4839      	ldr	r0, [pc, #228]	@ (80090c0 <printStatus+0x878>)
 8008fdc:	f006 fd30 	bl	800fa40 <iprintf>
        printf("C12OV:0x%X, ", IC[ic].statd.c_ov[11]);
 8008fe0:	7bfb      	ldrb	r3, [r7, #15]
 8008fe2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008fe6:	fb02 f303 	mul.w	r3, r2, r3
 8008fea:	683a      	ldr	r2, [r7, #0]
 8008fec:	4413      	add	r3, r2
 8008fee:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8008ff2:	4619      	mov	r1, r3
 8008ff4:	4833      	ldr	r0, [pc, #204]	@ (80090c4 <printStatus+0x87c>)
 8008ff6:	f006 fd23 	bl	800fa40 <iprintf>
        printf("C13OV:0x%X, ", IC[ic].statd.c_ov[12]);
 8008ffa:	7bfb      	ldrb	r3, [r7, #15]
 8008ffc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009000:	fb02 f303 	mul.w	r3, r2, r3
 8009004:	683a      	ldr	r2, [r7, #0]
 8009006:	4413      	add	r3, r2
 8009008:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 800900c:	4619      	mov	r1, r3
 800900e:	482e      	ldr	r0, [pc, #184]	@ (80090c8 <printStatus+0x880>)
 8009010:	f006 fd16 	bl	800fa40 <iprintf>
        printf("C14OV:0x%X, ", IC[ic].statd.c_ov[13]);
 8009014:	7bfb      	ldrb	r3, [r7, #15]
 8009016:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800901a:	fb02 f303 	mul.w	r3, r2, r3
 800901e:	683a      	ldr	r2, [r7, #0]
 8009020:	4413      	add	r3, r2
 8009022:	f893 30e9 	ldrb.w	r3, [r3, #233]	@ 0xe9
 8009026:	4619      	mov	r1, r3
 8009028:	4828      	ldr	r0, [pc, #160]	@ (80090cc <printStatus+0x884>)
 800902a:	f006 fd09 	bl	800fa40 <iprintf>
        printf("C15OV:0x%X, ", IC[ic].statd.c_ov[14]);
 800902e:	7bfb      	ldrb	r3, [r7, #15]
 8009030:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009034:	fb02 f303 	mul.w	r3, r2, r3
 8009038:	683a      	ldr	r2, [r7, #0]
 800903a:	4413      	add	r3, r2
 800903c:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 8009040:	4619      	mov	r1, r3
 8009042:	4823      	ldr	r0, [pc, #140]	@ (80090d0 <printStatus+0x888>)
 8009044:	f006 fcfc 	bl	800fa40 <iprintf>
        printf("C16OV:0x%X\n", IC[ic].statd.c_ov[15]);
 8009048:	7bfb      	ldrb	r3, [r7, #15]
 800904a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800904e:	fb02 f303 	mul.w	r3, r2, r3
 8009052:	e03f      	b.n	80090d4 <printStatus+0x88c>
 8009054:	0801197c 	.word	0x0801197c
 8009058:	08011988 	.word	0x08011988
 800905c:	08011994 	.word	0x08011994
 8009060:	080119a0 	.word	0x080119a0
 8009064:	080119ac 	.word	0x080119ac
 8009068:	080119b8 	.word	0x080119b8
 800906c:	080119c4 	.word	0x080119c4
 8009070:	080119d0 	.word	0x080119d0
 8009074:	080119dc 	.word	0x080119dc
 8009078:	080119e8 	.word	0x080119e8
 800907c:	080119f4 	.word	0x080119f4
 8009080:	08011a04 	.word	0x08011a04
 8009084:	08011a14 	.word	0x08011a14
 8009088:	08011a24 	.word	0x08011a24
 800908c:	08011a34 	.word	0x08011a34
 8009090:	08011a44 	.word	0x08011a44
 8009094:	08011a54 	.word	0x08011a54
 8009098:	08011a60 	.word	0x08011a60
 800909c:	08011a6c 	.word	0x08011a6c
 80090a0:	08011a78 	.word	0x08011a78
 80090a4:	08011a84 	.word	0x08011a84
 80090a8:	08011a90 	.word	0x08011a90
 80090ac:	08011a9c 	.word	0x08011a9c
 80090b0:	08011aa8 	.word	0x08011aa8
 80090b4:	08011ab4 	.word	0x08011ab4
 80090b8:	08011ac0 	.word	0x08011ac0
 80090bc:	08011acc 	.word	0x08011acc
 80090c0:	08011adc 	.word	0x08011adc
 80090c4:	08011aec 	.word	0x08011aec
 80090c8:	08011afc 	.word	0x08011afc
 80090cc:	08011b0c 	.word	0x08011b0c
 80090d0:	08011b1c 	.word	0x08011b1c
 80090d4:	683a      	ldr	r2, [r7, #0]
 80090d6:	4413      	add	r3, r2
 80090d8:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 80090dc:	4619      	mov	r1, r3
 80090de:	4847      	ldr	r0, [pc, #284]	@ (80091fc <printStatus+0x9b4>)
 80090e0:	f006 fcae 	bl	800fa40 <iprintf>

        printf("CTS:0x%X, ", IC[ic].statd.cts);
 80090e4:	7bfb      	ldrb	r3, [r7, #15]
 80090e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80090ea:	fb02 f303 	mul.w	r3, r2, r3
 80090ee:	683a      	ldr	r2, [r7, #0]
 80090f0:	4413      	add	r3, r2
 80090f2:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 80090f6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80090fa:	b2db      	uxtb	r3, r3
 80090fc:	4619      	mov	r1, r3
 80090fe:	4840      	ldr	r0, [pc, #256]	@ (8009200 <printStatus+0x9b8>)
 8009100:	f006 fc9e 	bl	800fa40 <iprintf>
        printf("CT:0x%X, ", IC[ic].statd.ct);
 8009104:	7bfb      	ldrb	r3, [r7, #15]
 8009106:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800910a:	fb02 f303 	mul.w	r3, r2, r3
 800910e:	683a      	ldr	r2, [r7, #0]
 8009110:	4413      	add	r3, r2
 8009112:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8009116:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800911a:	b2db      	uxtb	r3, r3
 800911c:	4619      	mov	r1, r3
 800911e:	4839      	ldr	r0, [pc, #228]	@ (8009204 <printStatus+0x9bc>)
 8009120:	f006 fc8e 	bl	800fa40 <iprintf>
        printf("OC_CNTR:0x%X\n", IC[ic].statd.oc_cntr);
 8009124:	7bfb      	ldrb	r3, [r7, #15]
 8009126:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800912a:	fb02 f303 	mul.w	r3, r2, r3
 800912e:	683a      	ldr	r2, [r7, #0]
 8009130:	4413      	add	r3, r2
 8009132:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 8009136:	4619      	mov	r1, r3
 8009138:	4833      	ldr	r0, [pc, #204]	@ (8009208 <printStatus+0x9c0>)
 800913a:	f006 fc81 	bl	800fa40 <iprintf>

        printf("CCount:%d, ", IC[ic].cccrc.cmd_cntr);
 800913e:	7bfb      	ldrb	r3, [r7, #15]
 8009140:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009144:	fb02 f303 	mul.w	r3, r2, r3
 8009148:	683a      	ldr	r2, [r7, #0]
 800914a:	4413      	add	r3, r2
 800914c:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8009150:	4619      	mov	r1, r3
 8009152:	482e      	ldr	r0, [pc, #184]	@ (800920c <printStatus+0x9c4>)
 8009154:	f006 fc74 	bl	800fa40 <iprintf>
        printf("PECError:%d\n\n", IC[ic].cccrc.stat_pec);
 8009158:	7bfb      	ldrb	r3, [r7, #15]
 800915a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800915e:	fb02 f303 	mul.w	r3, r2, r3
 8009162:	683a      	ldr	r2, [r7, #0]
 8009164:	4413      	add	r3, r2
 8009166:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 800916a:	4619      	mov	r1, r3
 800916c:	4828      	ldr	r0, [pc, #160]	@ (8009210 <printStatus+0x9c8>)
 800916e:	f006 fc67 	bl	800fa40 <iprintf>
 8009172:	f000 bc81 	b.w	8009a78 <printStatus+0x1230>
      }
      else if(grp == E)
 8009176:	797b      	ldrb	r3, [r7, #5]
 8009178:	2b05      	cmp	r3, #5
 800917a:	d151      	bne.n	8009220 <printStatus+0x9d8>
      {
        printf("Status E:\n");
 800917c:	4825      	ldr	r0, [pc, #148]	@ (8009214 <printStatus+0x9cc>)
 800917e:	f006 fccf 	bl	800fb20 <puts>
        printf("GPI:0x%X, ", IC[ic].state.gpi);
 8009182:	7bfb      	ldrb	r3, [r7, #15]
 8009184:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009188:	fb02 f303 	mul.w	r3, r2, r3
 800918c:	683a      	ldr	r2, [r7, #0]
 800918e:	4413      	add	r3, r2
 8009190:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
 8009194:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009198:	b29b      	uxth	r3, r3
 800919a:	4619      	mov	r1, r3
 800919c:	481e      	ldr	r0, [pc, #120]	@ (8009218 <printStatus+0x9d0>)
 800919e:	f006 fc4f 	bl	800fa40 <iprintf>
        printf("REV_ID:0x%X\n", IC[ic].state.rev);
 80091a2:	7bfb      	ldrb	r3, [r7, #15]
 80091a4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80091a8:	fb02 f303 	mul.w	r3, r2, r3
 80091ac:	683a      	ldr	r2, [r7, #0]
 80091ae:	4413      	add	r3, r2
 80091b0:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 80091b4:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80091b8:	b2db      	uxtb	r3, r3
 80091ba:	4619      	mov	r1, r3
 80091bc:	4817      	ldr	r0, [pc, #92]	@ (800921c <printStatus+0x9d4>)
 80091be:	f006 fc3f 	bl	800fa40 <iprintf>

        printf("CCount:%d, ", IC[ic].cccrc.cmd_cntr);
 80091c2:	7bfb      	ldrb	r3, [r7, #15]
 80091c4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80091c8:	fb02 f303 	mul.w	r3, r2, r3
 80091cc:	683a      	ldr	r2, [r7, #0]
 80091ce:	4413      	add	r3, r2
 80091d0:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80091d4:	4619      	mov	r1, r3
 80091d6:	480d      	ldr	r0, [pc, #52]	@ (800920c <printStatus+0x9c4>)
 80091d8:	f006 fc32 	bl	800fa40 <iprintf>
        printf("PECError:%d\n\n", IC[ic].cccrc.stat_pec);
 80091dc:	7bfb      	ldrb	r3, [r7, #15]
 80091de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80091e2:	fb02 f303 	mul.w	r3, r2, r3
 80091e6:	683a      	ldr	r2, [r7, #0]
 80091e8:	4413      	add	r3, r2
 80091ea:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 80091ee:	4619      	mov	r1, r3
 80091f0:	4807      	ldr	r0, [pc, #28]	@ (8009210 <printStatus+0x9c8>)
 80091f2:	f006 fc25 	bl	800fa40 <iprintf>
 80091f6:	f000 bc3f 	b.w	8009a78 <printStatus+0x1230>
 80091fa:	bf00      	nop
 80091fc:	08011b2c 	.word	0x08011b2c
 8009200:	08011b38 	.word	0x08011b38
 8009204:	08011b44 	.word	0x08011b44
 8009208:	08011b50 	.word	0x08011b50
 800920c:	08011838 	.word	0x08011838
 8009210:	08011720 	.word	0x08011720
 8009214:	08011b60 	.word	0x08011b60
 8009218:	08011b6c 	.word	0x08011b6c
 800921c:	08011b78 	.word	0x08011b78
      }
      else if(grp == ALL_GRP)
 8009220:	797b      	ldrb	r3, [r7, #5]
 8009222:	2b00      	cmp	r3, #0
 8009224:	f040 8425 	bne.w	8009a72 <printStatus+0x122a>
      {
        printf("Status A:\n");
 8009228:	48cf      	ldr	r0, [pc, #828]	@ (8009568 <printStatus+0xd20>)
 800922a:	f006 fc79 	bl	800fb20 <puts>
        voltage = getVoltage(IC[ic].stata.vref2);
 800922e:	7bfb      	ldrb	r3, [r7, #15]
 8009230:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009234:	fb02 f303 	mul.w	r3, r2, r3
 8009238:	683a      	ldr	r2, [r7, #0]
 800923a:	4413      	add	r3, r2
 800923c:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	@ 0xcc
 8009240:	4618      	mov	r0, r3
 8009242:	f000 fce5 	bl	8009c10 <getVoltage>
 8009246:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VREF2:%fV, ", voltage);
 800924a:	68b8      	ldr	r0, [r7, #8]
 800924c:	f7f7 f99c 	bl	8000588 <__aeabi_f2d>
 8009250:	4602      	mov	r2, r0
 8009252:	460b      	mov	r3, r1
 8009254:	48c5      	ldr	r0, [pc, #788]	@ (800956c <printStatus+0xd24>)
 8009256:	f006 fbf3 	bl	800fa40 <iprintf>
        voltage = getVoltage(IC[ic].stata.vref3);
 800925a:	7bfb      	ldrb	r3, [r7, #15]
 800925c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009260:	fb02 f303 	mul.w	r3, r2, r3
 8009264:	683a      	ldr	r2, [r7, #0]
 8009266:	4413      	add	r3, r2
 8009268:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 800926c:	4618      	mov	r0, r3
 800926e:	f000 fccf 	bl	8009c10 <getVoltage>
 8009272:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VREF3:%fV, ", voltage);
 8009276:	68b8      	ldr	r0, [r7, #8]
 8009278:	f7f7 f986 	bl	8000588 <__aeabi_f2d>
 800927c:	4602      	mov	r2, r0
 800927e:	460b      	mov	r3, r1
 8009280:	48bb      	ldr	r0, [pc, #748]	@ (8009570 <printStatus+0xd28>)
 8009282:	f006 fbdd 	bl	800fa40 <iprintf>
        voltage = getVoltage(IC[ic].stata.itmp);
 8009286:	7bfb      	ldrb	r3, [r7, #15]
 8009288:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800928c:	fb02 f303 	mul.w	r3, r2, r3
 8009290:	683a      	ldr	r2, [r7, #0]
 8009292:	4413      	add	r3, r2
 8009294:	f8b3 30ce 	ldrh.w	r3, [r3, #206]	@ 0xce
 8009298:	4618      	mov	r0, r3
 800929a:	f000 fcb9 	bl	8009c10 <getVoltage>
 800929e:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("ITMP:%fC\n\n", (voltage/0.0075)-273);
 80092a2:	68b8      	ldr	r0, [r7, #8]
 80092a4:	f7f7 f970 	bl	8000588 <__aeabi_f2d>
 80092a8:	a3ab      	add	r3, pc, #684	@ (adr r3, 8009558 <printStatus+0xd10>)
 80092aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ae:	f7f7 faed 	bl	800088c <__aeabi_ddiv>
 80092b2:	4602      	mov	r2, r0
 80092b4:	460b      	mov	r3, r1
 80092b6:	4610      	mov	r0, r2
 80092b8:	4619      	mov	r1, r3
 80092ba:	a3a9      	add	r3, pc, #676	@ (adr r3, 8009560 <printStatus+0xd18>)
 80092bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c0:	f7f7 f802 	bl	80002c8 <__aeabi_dsub>
 80092c4:	4602      	mov	r2, r0
 80092c6:	460b      	mov	r3, r1
 80092c8:	48aa      	ldr	r0, [pc, #680]	@ (8009574 <printStatus+0xd2c>)
 80092ca:	f006 fbb9 	bl	800fa40 <iprintf>

        printf("Status B:\n");
 80092ce:	48aa      	ldr	r0, [pc, #680]	@ (8009578 <printStatus+0xd30>)
 80092d0:	f006 fc26 	bl	800fb20 <puts>
        voltage = getVoltage(IC[ic].statb.va);
 80092d4:	7bfb      	ldrb	r3, [r7, #15]
 80092d6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80092da:	fb02 f303 	mul.w	r3, r2, r3
 80092de:	683a      	ldr	r2, [r7, #0]
 80092e0:	4413      	add	r3, r2
 80092e2:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	@ 0xd4
 80092e6:	4618      	mov	r0, r3
 80092e8:	f000 fc92 	bl	8009c10 <getVoltage>
 80092ec:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VA:%fV, ", voltage);
 80092f0:	68b8      	ldr	r0, [r7, #8]
 80092f2:	f7f7 f949 	bl	8000588 <__aeabi_f2d>
 80092f6:	4602      	mov	r2, r0
 80092f8:	460b      	mov	r3, r1
 80092fa:	48a0      	ldr	r0, [pc, #640]	@ (800957c <printStatus+0xd34>)
 80092fc:	f006 fba0 	bl	800fa40 <iprintf>
        voltage = getVoltage(IC[ic].statb.vd);
 8009300:	7bfb      	ldrb	r3, [r7, #15]
 8009302:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009306:	fb02 f303 	mul.w	r3, r2, r3
 800930a:	683a      	ldr	r2, [r7, #0]
 800930c:	4413      	add	r3, r2
 800930e:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 8009312:	4618      	mov	r0, r3
 8009314:	f000 fc7c 	bl	8009c10 <getVoltage>
 8009318:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VD:%fV, ", voltage);
 800931c:	68b8      	ldr	r0, [r7, #8]
 800931e:	f7f7 f933 	bl	8000588 <__aeabi_f2d>
 8009322:	4602      	mov	r2, r0
 8009324:	460b      	mov	r3, r1
 8009326:	4896      	ldr	r0, [pc, #600]	@ (8009580 <printStatus+0xd38>)
 8009328:	f006 fb8a 	bl	800fa40 <iprintf>
        voltage = getVoltage(IC[ic].statb.vr4k);
 800932c:	7bfb      	ldrb	r3, [r7, #15]
 800932e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009332:	fb02 f303 	mul.w	r3, r2, r3
 8009336:	683a      	ldr	r2, [r7, #0]
 8009338:	4413      	add	r3, r2
 800933a:	f8b3 30d6 	ldrh.w	r3, [r3, #214]	@ 0xd6
 800933e:	4618      	mov	r0, r3
 8009340:	f000 fc66 	bl	8009c10 <getVoltage>
 8009344:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VR4K:%fV\n\n", voltage);
 8009348:	68b8      	ldr	r0, [r7, #8]
 800934a:	f7f7 f91d 	bl	8000588 <__aeabi_f2d>
 800934e:	4602      	mov	r2, r0
 8009350:	460b      	mov	r3, r1
 8009352:	488c      	ldr	r0, [pc, #560]	@ (8009584 <printStatus+0xd3c>)
 8009354:	f006 fb74 	bl	800fa40 <iprintf>

        printf("Status C:\n");
 8009358:	488b      	ldr	r0, [pc, #556]	@ (8009588 <printStatus+0xd40>)
 800935a:	f006 fbe1 	bl	800fb20 <puts>
        printf("CSFLT:0x%X, ", IC[ic].statc.cs_flt);
 800935e:	7bfb      	ldrb	r3, [r7, #15]
 8009360:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009364:	fb02 f303 	mul.w	r3, r2, r3
 8009368:	683a      	ldr	r2, [r7, #0]
 800936a:	4413      	add	r3, r2
 800936c:	f8b3 30d8 	ldrh.w	r3, [r3, #216]	@ 0xd8
 8009370:	4619      	mov	r1, r3
 8009372:	4886      	ldr	r0, [pc, #536]	@ (800958c <printStatus+0xd44>)
 8009374:	f006 fb64 	bl	800fa40 <iprintf>

        printf("OTP2_MED:0x%X, ", IC[ic].statc.otp2_med);
 8009378:	7bfb      	ldrb	r3, [r7, #15]
 800937a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800937e:	fb02 f303 	mul.w	r3, r2, r3
 8009382:	683a      	ldr	r2, [r7, #0]
 8009384:	4413      	add	r3, r2
 8009386:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800938a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800938e:	b2db      	uxtb	r3, r3
 8009390:	4619      	mov	r1, r3
 8009392:	487f      	ldr	r0, [pc, #508]	@ (8009590 <printStatus+0xd48>)
 8009394:	f006 fb54 	bl	800fa40 <iprintf>
        printf("OTP2_ED:0x%X, ", IC[ic].statc.otp2_ed);
 8009398:	7bfb      	ldrb	r3, [r7, #15]
 800939a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800939e:	fb02 f303 	mul.w	r3, r2, r3
 80093a2:	683a      	ldr	r2, [r7, #0]
 80093a4:	4413      	add	r3, r2
 80093a6:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80093aa:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80093ae:	b2db      	uxtb	r3, r3
 80093b0:	4619      	mov	r1, r3
 80093b2:	4878      	ldr	r0, [pc, #480]	@ (8009594 <printStatus+0xd4c>)
 80093b4:	f006 fb44 	bl	800fa40 <iprintf>
        printf("OTP1_MED:0x%X, ", IC[ic].statc.otp1_med);
 80093b8:	7bfb      	ldrb	r3, [r7, #15]
 80093ba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80093be:	fb02 f303 	mul.w	r3, r2, r3
 80093c2:	683a      	ldr	r2, [r7, #0]
 80093c4:	4413      	add	r3, r2
 80093c6:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80093ca:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80093ce:	b2db      	uxtb	r3, r3
 80093d0:	4619      	mov	r1, r3
 80093d2:	4871      	ldr	r0, [pc, #452]	@ (8009598 <printStatus+0xd50>)
 80093d4:	f006 fb34 	bl	800fa40 <iprintf>
        printf("OTP1_ED:0x%X, ", IC[ic].statc.otp1_ed);
 80093d8:	7bfb      	ldrb	r3, [r7, #15]
 80093da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80093de:	fb02 f303 	mul.w	r3, r2, r3
 80093e2:	683a      	ldr	r2, [r7, #0]
 80093e4:	4413      	add	r3, r2
 80093e6:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80093ea:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80093ee:	b2db      	uxtb	r3, r3
 80093f0:	4619      	mov	r1, r3
 80093f2:	486a      	ldr	r0, [pc, #424]	@ (800959c <printStatus+0xd54>)
 80093f4:	f006 fb24 	bl	800fa40 <iprintf>
        printf("VD_UV:0x%X, ", IC[ic].statc.vd_uv);
 80093f8:	7bfb      	ldrb	r3, [r7, #15]
 80093fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80093fe:	fb02 f303 	mul.w	r3, r2, r3
 8009402:	683a      	ldr	r2, [r7, #0]
 8009404:	4413      	add	r3, r2
 8009406:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800940a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800940e:	b2db      	uxtb	r3, r3
 8009410:	4619      	mov	r1, r3
 8009412:	4863      	ldr	r0, [pc, #396]	@ (80095a0 <printStatus+0xd58>)
 8009414:	f006 fb14 	bl	800fa40 <iprintf>
        printf("VD_OV:0x%X, ", IC[ic].statc.vd_ov);
 8009418:	7bfb      	ldrb	r3, [r7, #15]
 800941a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800941e:	fb02 f303 	mul.w	r3, r2, r3
 8009422:	683a      	ldr	r2, [r7, #0]
 8009424:	4413      	add	r3, r2
 8009426:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800942a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800942e:	b2db      	uxtb	r3, r3
 8009430:	4619      	mov	r1, r3
 8009432:	485c      	ldr	r0, [pc, #368]	@ (80095a4 <printStatus+0xd5c>)
 8009434:	f006 fb04 	bl	800fa40 <iprintf>
        printf("VA_UV:0x%X, ", IC[ic].statc.va_uv);
 8009438:	7bfb      	ldrb	r3, [r7, #15]
 800943a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800943e:	fb02 f303 	mul.w	r3, r2, r3
 8009442:	683a      	ldr	r2, [r7, #0]
 8009444:	4413      	add	r3, r2
 8009446:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800944a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800944e:	b2db      	uxtb	r3, r3
 8009450:	4619      	mov	r1, r3
 8009452:	4855      	ldr	r0, [pc, #340]	@ (80095a8 <printStatus+0xd60>)
 8009454:	f006 faf4 	bl	800fa40 <iprintf>
        printf("VA_OV:0x%X\n", IC[ic].statc.va_ov);
 8009458:	7bfb      	ldrb	r3, [r7, #15]
 800945a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800945e:	fb02 f303 	mul.w	r3, r2, r3
 8009462:	683a      	ldr	r2, [r7, #0]
 8009464:	4413      	add	r3, r2
 8009466:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800946a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800946e:	b2db      	uxtb	r3, r3
 8009470:	4619      	mov	r1, r3
 8009472:	484e      	ldr	r0, [pc, #312]	@ (80095ac <printStatus+0xd64>)
 8009474:	f006 fae4 	bl	800fa40 <iprintf>

        printf("OSCCHK:0x%X, ", IC[ic].statc.oscchk);
 8009478:	7bfb      	ldrb	r3, [r7, #15]
 800947a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800947e:	fb02 f303 	mul.w	r3, r2, r3
 8009482:	683a      	ldr	r2, [r7, #0]
 8009484:	4413      	add	r3, r2
 8009486:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800948a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800948e:	b2db      	uxtb	r3, r3
 8009490:	4619      	mov	r1, r3
 8009492:	4847      	ldr	r0, [pc, #284]	@ (80095b0 <printStatus+0xd68>)
 8009494:	f006 fad4 	bl	800fa40 <iprintf>
        printf("TMODCHK:0x%X, ", IC[ic].statc.tmodchk);
 8009498:	7bfb      	ldrb	r3, [r7, #15]
 800949a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800949e:	fb02 f303 	mul.w	r3, r2, r3
 80094a2:	683a      	ldr	r2, [r7, #0]
 80094a4:	4413      	add	r3, r2
 80094a6:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 80094aa:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80094ae:	b2db      	uxtb	r3, r3
 80094b0:	4619      	mov	r1, r3
 80094b2:	4840      	ldr	r0, [pc, #256]	@ (80095b4 <printStatus+0xd6c>)
 80094b4:	f006 fac4 	bl	800fa40 <iprintf>
        printf("THSD:0x%X, ", IC[ic].statc.thsd);
 80094b8:	7bfb      	ldrb	r3, [r7, #15]
 80094ba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80094be:	fb02 f303 	mul.w	r3, r2, r3
 80094c2:	683a      	ldr	r2, [r7, #0]
 80094c4:	4413      	add	r3, r2
 80094c6:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 80094ca:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80094ce:	b2db      	uxtb	r3, r3
 80094d0:	4619      	mov	r1, r3
 80094d2:	4839      	ldr	r0, [pc, #228]	@ (80095b8 <printStatus+0xd70>)
 80094d4:	f006 fab4 	bl	800fa40 <iprintf>
        printf("SLEEP:0x%X, ", IC[ic].statc.sleep);
 80094d8:	7bfb      	ldrb	r3, [r7, #15]
 80094da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80094de:	fb02 f303 	mul.w	r3, r2, r3
 80094e2:	683a      	ldr	r2, [r7, #0]
 80094e4:	4413      	add	r3, r2
 80094e6:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 80094ea:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80094ee:	b2db      	uxtb	r3, r3
 80094f0:	4619      	mov	r1, r3
 80094f2:	4832      	ldr	r0, [pc, #200]	@ (80095bc <printStatus+0xd74>)
 80094f4:	f006 faa4 	bl	800fa40 <iprintf>
        printf("SPIFLT:0x%X, ", IC[ic].statc.spiflt);
 80094f8:	7bfb      	ldrb	r3, [r7, #15]
 80094fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80094fe:	fb02 f303 	mul.w	r3, r2, r3
 8009502:	683a      	ldr	r2, [r7, #0]
 8009504:	4413      	add	r3, r2
 8009506:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800950a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800950e:	b2db      	uxtb	r3, r3
 8009510:	4619      	mov	r1, r3
 8009512:	482b      	ldr	r0, [pc, #172]	@ (80095c0 <printStatus+0xd78>)
 8009514:	f006 fa94 	bl	800fa40 <iprintf>
        printf("COMP:0x%X, ", IC[ic].statc.comp);
 8009518:	7bfb      	ldrb	r3, [r7, #15]
 800951a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800951e:	fb02 f303 	mul.w	r3, r2, r3
 8009522:	683a      	ldr	r2, [r7, #0]
 8009524:	4413      	add	r3, r2
 8009526:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800952a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800952e:	b2db      	uxtb	r3, r3
 8009530:	4619      	mov	r1, r3
 8009532:	4824      	ldr	r0, [pc, #144]	@ (80095c4 <printStatus+0xd7c>)
 8009534:	f006 fa84 	bl	800fa40 <iprintf>
        printf("VDEL:0x%X, ", IC[ic].statc.vdel);
 8009538:	7bfb      	ldrb	r3, [r7, #15]
 800953a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800953e:	fb02 f303 	mul.w	r3, r2, r3
 8009542:	683a      	ldr	r2, [r7, #0]
 8009544:	4413      	add	r3, r2
 8009546:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800954a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800954e:	b2db      	uxtb	r3, r3
 8009550:	4619      	mov	r1, r3
 8009552:	e039      	b.n	80095c8 <printStatus+0xd80>
 8009554:	f3af 8000 	nop.w
 8009558:	eb851eb8 	.word	0xeb851eb8
 800955c:	3f7eb851 	.word	0x3f7eb851
 8009560:	00000000 	.word	0x00000000
 8009564:	40711000 	.word	0x40711000
 8009568:	08011804 	.word	0x08011804
 800956c:	08011810 	.word	0x08011810
 8009570:	0801181c 	.word	0x0801181c
 8009574:	08011b88 	.word	0x08011b88
 8009578:	08011844 	.word	0x08011844
 800957c:	08011850 	.word	0x08011850
 8009580:	0801185c 	.word	0x0801185c
 8009584:	08011b98 	.word	0x08011b98
 8009588:	08011874 	.word	0x08011874
 800958c:	08011880 	.word	0x08011880
 8009590:	08011890 	.word	0x08011890
 8009594:	080118a0 	.word	0x080118a0
 8009598:	08011ba4 	.word	0x08011ba4
 800959c:	080118c0 	.word	0x080118c0
 80095a0:	080118d0 	.word	0x080118d0
 80095a4:	080118e0 	.word	0x080118e0
 80095a8:	080118f0 	.word	0x080118f0
 80095ac:	08011900 	.word	0x08011900
 80095b0:	0801190c 	.word	0x0801190c
 80095b4:	0801191c 	.word	0x0801191c
 80095b8:	0801192c 	.word	0x0801192c
 80095bc:	08011938 	.word	0x08011938
 80095c0:	08011948 	.word	0x08011948
 80095c4:	08011958 	.word	0x08011958
 80095c8:	48cc      	ldr	r0, [pc, #816]	@ (80098fc <printStatus+0x10b4>)
 80095ca:	f006 fa39 	bl	800fa40 <iprintf>
        printf("VDE:0x%X\n\n", IC[ic].statc.vde);
 80095ce:	7bfb      	ldrb	r3, [r7, #15]
 80095d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80095d4:	fb02 f303 	mul.w	r3, r2, r3
 80095d8:	683a      	ldr	r2, [r7, #0]
 80095da:	4413      	add	r3, r2
 80095dc:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 80095e0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	4619      	mov	r1, r3
 80095e8:	48c5      	ldr	r0, [pc, #788]	@ (8009900 <printStatus+0x10b8>)
 80095ea:	f006 fa29 	bl	800fa40 <iprintf>

        printf("Status D:\n");
 80095ee:	48c5      	ldr	r0, [pc, #788]	@ (8009904 <printStatus+0x10bc>)
 80095f0:	f006 fa96 	bl	800fb20 <puts>
        printf("C1UV:0x%X, ", IC[ic].statd.c_uv[0]);
 80095f4:	7bfb      	ldrb	r3, [r7, #15]
 80095f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80095fa:	fb02 f303 	mul.w	r3, r2, r3
 80095fe:	683a      	ldr	r2, [r7, #0]
 8009600:	4413      	add	r3, r2
 8009602:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8009606:	4619      	mov	r1, r3
 8009608:	48bf      	ldr	r0, [pc, #764]	@ (8009908 <printStatus+0x10c0>)
 800960a:	f006 fa19 	bl	800fa40 <iprintf>
        printf("C2UV:0x%X, ", IC[ic].statd.c_uv[1]);
 800960e:	7bfb      	ldrb	r3, [r7, #15]
 8009610:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009614:	fb02 f303 	mul.w	r3, r2, r3
 8009618:	683a      	ldr	r2, [r7, #0]
 800961a:	4413      	add	r3, r2
 800961c:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
 8009620:	4619      	mov	r1, r3
 8009622:	48ba      	ldr	r0, [pc, #744]	@ (800990c <printStatus+0x10c4>)
 8009624:	f006 fa0c 	bl	800fa40 <iprintf>
        printf("C3UV:0x%X, ", IC[ic].statd.c_uv[2]);
 8009628:	7bfb      	ldrb	r3, [r7, #15]
 800962a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800962e:	fb02 f303 	mul.w	r3, r2, r3
 8009632:	683a      	ldr	r2, [r7, #0]
 8009634:	4413      	add	r3, r2
 8009636:	f893 30ee 	ldrb.w	r3, [r3, #238]	@ 0xee
 800963a:	4619      	mov	r1, r3
 800963c:	48b4      	ldr	r0, [pc, #720]	@ (8009910 <printStatus+0x10c8>)
 800963e:	f006 f9ff 	bl	800fa40 <iprintf>
        printf("C4UV:0x%X, ", IC[ic].statd.c_uv[3]);
 8009642:	7bfb      	ldrb	r3, [r7, #15]
 8009644:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009648:	fb02 f303 	mul.w	r3, r2, r3
 800964c:	683a      	ldr	r2, [r7, #0]
 800964e:	4413      	add	r3, r2
 8009650:	f893 30ef 	ldrb.w	r3, [r3, #239]	@ 0xef
 8009654:	4619      	mov	r1, r3
 8009656:	48af      	ldr	r0, [pc, #700]	@ (8009914 <printStatus+0x10cc>)
 8009658:	f006 f9f2 	bl	800fa40 <iprintf>
        printf("C5UV:0x%X, ", IC[ic].statd.c_uv[4]);
 800965c:	7bfb      	ldrb	r3, [r7, #15]
 800965e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009662:	fb02 f303 	mul.w	r3, r2, r3
 8009666:	683a      	ldr	r2, [r7, #0]
 8009668:	4413      	add	r3, r2
 800966a:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800966e:	4619      	mov	r1, r3
 8009670:	48a9      	ldr	r0, [pc, #676]	@ (8009918 <printStatus+0x10d0>)
 8009672:	f006 f9e5 	bl	800fa40 <iprintf>
        printf("C6UV:0x%X, ", IC[ic].statd.c_uv[5]);
 8009676:	7bfb      	ldrb	r3, [r7, #15]
 8009678:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800967c:	fb02 f303 	mul.w	r3, r2, r3
 8009680:	683a      	ldr	r2, [r7, #0]
 8009682:	4413      	add	r3, r2
 8009684:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8009688:	4619      	mov	r1, r3
 800968a:	48a4      	ldr	r0, [pc, #656]	@ (800991c <printStatus+0x10d4>)
 800968c:	f006 f9d8 	bl	800fa40 <iprintf>
        printf("C7UV:0x%X, ", IC[ic].statd.c_uv[6]);
 8009690:	7bfb      	ldrb	r3, [r7, #15]
 8009692:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009696:	fb02 f303 	mul.w	r3, r2, r3
 800969a:	683a      	ldr	r2, [r7, #0]
 800969c:	4413      	add	r3, r2
 800969e:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 80096a2:	4619      	mov	r1, r3
 80096a4:	489e      	ldr	r0, [pc, #632]	@ (8009920 <printStatus+0x10d8>)
 80096a6:	f006 f9cb 	bl	800fa40 <iprintf>
        printf("C8UV:0x%X, ", IC[ic].statd.c_uv[7]);
 80096aa:	7bfb      	ldrb	r3, [r7, #15]
 80096ac:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80096b0:	fb02 f303 	mul.w	r3, r2, r3
 80096b4:	683a      	ldr	r2, [r7, #0]
 80096b6:	4413      	add	r3, r2
 80096b8:	f893 30f3 	ldrb.w	r3, [r3, #243]	@ 0xf3
 80096bc:	4619      	mov	r1, r3
 80096be:	4899      	ldr	r0, [pc, #612]	@ (8009924 <printStatus+0x10dc>)
 80096c0:	f006 f9be 	bl	800fa40 <iprintf>
        printf("C9UV:0x%X, ", IC[ic].statd.c_uv[8]);
 80096c4:	7bfb      	ldrb	r3, [r7, #15]
 80096c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80096ca:	fb02 f303 	mul.w	r3, r2, r3
 80096ce:	683a      	ldr	r2, [r7, #0]
 80096d0:	4413      	add	r3, r2
 80096d2:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 80096d6:	4619      	mov	r1, r3
 80096d8:	4893      	ldr	r0, [pc, #588]	@ (8009928 <printStatus+0x10e0>)
 80096da:	f006 f9b1 	bl	800fa40 <iprintf>
        printf("C10UV:0x%X, ", IC[ic].statd.c_uv[9]);
 80096de:	7bfb      	ldrb	r3, [r7, #15]
 80096e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80096e4:	fb02 f303 	mul.w	r3, r2, r3
 80096e8:	683a      	ldr	r2, [r7, #0]
 80096ea:	4413      	add	r3, r2
 80096ec:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80096f0:	4619      	mov	r1, r3
 80096f2:	488e      	ldr	r0, [pc, #568]	@ (800992c <printStatus+0x10e4>)
 80096f4:	f006 f9a4 	bl	800fa40 <iprintf>
        printf("C11UV:0x%X, ", IC[ic].statd.c_uv[10]);
 80096f8:	7bfb      	ldrb	r3, [r7, #15]
 80096fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80096fe:	fb02 f303 	mul.w	r3, r2, r3
 8009702:	683a      	ldr	r2, [r7, #0]
 8009704:	4413      	add	r3, r2
 8009706:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
 800970a:	4619      	mov	r1, r3
 800970c:	4888      	ldr	r0, [pc, #544]	@ (8009930 <printStatus+0x10e8>)
 800970e:	f006 f997 	bl	800fa40 <iprintf>
        printf("C12UV:0x%X, ", IC[ic].statd.c_uv[11]);
 8009712:	7bfb      	ldrb	r3, [r7, #15]
 8009714:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009718:	fb02 f303 	mul.w	r3, r2, r3
 800971c:	683a      	ldr	r2, [r7, #0]
 800971e:	4413      	add	r3, r2
 8009720:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
 8009724:	4619      	mov	r1, r3
 8009726:	4883      	ldr	r0, [pc, #524]	@ (8009934 <printStatus+0x10ec>)
 8009728:	f006 f98a 	bl	800fa40 <iprintf>
        printf("C13UV:0x%X, ", IC[ic].statd.c_uv[12]);
 800972c:	7bfb      	ldrb	r3, [r7, #15]
 800972e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009732:	fb02 f303 	mul.w	r3, r2, r3
 8009736:	683a      	ldr	r2, [r7, #0]
 8009738:	4413      	add	r3, r2
 800973a:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 800973e:	4619      	mov	r1, r3
 8009740:	487d      	ldr	r0, [pc, #500]	@ (8009938 <printStatus+0x10f0>)
 8009742:	f006 f97d 	bl	800fa40 <iprintf>
        printf("C14UV:0x%X, ", IC[ic].statd.c_uv[13]);
 8009746:	7bfb      	ldrb	r3, [r7, #15]
 8009748:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800974c:	fb02 f303 	mul.w	r3, r2, r3
 8009750:	683a      	ldr	r2, [r7, #0]
 8009752:	4413      	add	r3, r2
 8009754:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8009758:	4619      	mov	r1, r3
 800975a:	4878      	ldr	r0, [pc, #480]	@ (800993c <printStatus+0x10f4>)
 800975c:	f006 f970 	bl	800fa40 <iprintf>
        printf("C15UV:0x%X, ", IC[ic].statd.c_uv[14]);
 8009760:	7bfb      	ldrb	r3, [r7, #15]
 8009762:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009766:	fb02 f303 	mul.w	r3, r2, r3
 800976a:	683a      	ldr	r2, [r7, #0]
 800976c:	4413      	add	r3, r2
 800976e:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8009772:	4619      	mov	r1, r3
 8009774:	4872      	ldr	r0, [pc, #456]	@ (8009940 <printStatus+0x10f8>)
 8009776:	f006 f963 	bl	800fa40 <iprintf>
        printf("C16UV:0x%X\n", IC[ic].statd.c_uv[15]);
 800977a:	7bfb      	ldrb	r3, [r7, #15]
 800977c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009780:	fb02 f303 	mul.w	r3, r2, r3
 8009784:	683a      	ldr	r2, [r7, #0]
 8009786:	4413      	add	r3, r2
 8009788:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 800978c:	4619      	mov	r1, r3
 800978e:	486d      	ldr	r0, [pc, #436]	@ (8009944 <printStatus+0x10fc>)
 8009790:	f006 f956 	bl	800fa40 <iprintf>

        printf("C1OV:0x%X, ", IC[ic].statd.c_ov[0]);
 8009794:	7bfb      	ldrb	r3, [r7, #15]
 8009796:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800979a:	fb02 f303 	mul.w	r3, r2, r3
 800979e:	683a      	ldr	r2, [r7, #0]
 80097a0:	4413      	add	r3, r2
 80097a2:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80097a6:	4619      	mov	r1, r3
 80097a8:	4867      	ldr	r0, [pc, #412]	@ (8009948 <printStatus+0x1100>)
 80097aa:	f006 f949 	bl	800fa40 <iprintf>
        printf("C2OV:0x%X, ", IC[ic].statd.c_ov[1]);
 80097ae:	7bfb      	ldrb	r3, [r7, #15]
 80097b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80097b4:	fb02 f303 	mul.w	r3, r2, r3
 80097b8:	683a      	ldr	r2, [r7, #0]
 80097ba:	4413      	add	r3, r2
 80097bc:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80097c0:	4619      	mov	r1, r3
 80097c2:	4862      	ldr	r0, [pc, #392]	@ (800994c <printStatus+0x1104>)
 80097c4:	f006 f93c 	bl	800fa40 <iprintf>
        printf("C3OV:0x%X, ", IC[ic].statd.c_ov[2]);
 80097c8:	7bfb      	ldrb	r3, [r7, #15]
 80097ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80097ce:	fb02 f303 	mul.w	r3, r2, r3
 80097d2:	683a      	ldr	r2, [r7, #0]
 80097d4:	4413      	add	r3, r2
 80097d6:	f893 30de 	ldrb.w	r3, [r3, #222]	@ 0xde
 80097da:	4619      	mov	r1, r3
 80097dc:	485c      	ldr	r0, [pc, #368]	@ (8009950 <printStatus+0x1108>)
 80097de:	f006 f92f 	bl	800fa40 <iprintf>
        printf("C4OV:0x%X, ", IC[ic].statd.c_ov[3]);
 80097e2:	7bfb      	ldrb	r3, [r7, #15]
 80097e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80097e8:	fb02 f303 	mul.w	r3, r2, r3
 80097ec:	683a      	ldr	r2, [r7, #0]
 80097ee:	4413      	add	r3, r2
 80097f0:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 80097f4:	4619      	mov	r1, r3
 80097f6:	4857      	ldr	r0, [pc, #348]	@ (8009954 <printStatus+0x110c>)
 80097f8:	f006 f922 	bl	800fa40 <iprintf>
        printf("C5OV:0x%X, ", IC[ic].statd.c_ov[4]);
 80097fc:	7bfb      	ldrb	r3, [r7, #15]
 80097fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009802:	fb02 f303 	mul.w	r3, r2, r3
 8009806:	683a      	ldr	r2, [r7, #0]
 8009808:	4413      	add	r3, r2
 800980a:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800980e:	4619      	mov	r1, r3
 8009810:	4851      	ldr	r0, [pc, #324]	@ (8009958 <printStatus+0x1110>)
 8009812:	f006 f915 	bl	800fa40 <iprintf>
        printf("C6OV:0x%X, ", IC[ic].statd.c_ov[5]);
 8009816:	7bfb      	ldrb	r3, [r7, #15]
 8009818:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800981c:	fb02 f303 	mul.w	r3, r2, r3
 8009820:	683a      	ldr	r2, [r7, #0]
 8009822:	4413      	add	r3, r2
 8009824:	f893 30e1 	ldrb.w	r3, [r3, #225]	@ 0xe1
 8009828:	4619      	mov	r1, r3
 800982a:	484c      	ldr	r0, [pc, #304]	@ (800995c <printStatus+0x1114>)
 800982c:	f006 f908 	bl	800fa40 <iprintf>
        printf("C7OV:0x%X, ", IC[ic].statd.c_ov[6]);
 8009830:	7bfb      	ldrb	r3, [r7, #15]
 8009832:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009836:	fb02 f303 	mul.w	r3, r2, r3
 800983a:	683a      	ldr	r2, [r7, #0]
 800983c:	4413      	add	r3, r2
 800983e:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8009842:	4619      	mov	r1, r3
 8009844:	4846      	ldr	r0, [pc, #280]	@ (8009960 <printStatus+0x1118>)
 8009846:	f006 f8fb 	bl	800fa40 <iprintf>
        printf("C8OV:0x%X, ", IC[ic].statd.c_ov[7]);
 800984a:	7bfb      	ldrb	r3, [r7, #15]
 800984c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009850:	fb02 f303 	mul.w	r3, r2, r3
 8009854:	683a      	ldr	r2, [r7, #0]
 8009856:	4413      	add	r3, r2
 8009858:	f893 30e3 	ldrb.w	r3, [r3, #227]	@ 0xe3
 800985c:	4619      	mov	r1, r3
 800985e:	4841      	ldr	r0, [pc, #260]	@ (8009964 <printStatus+0x111c>)
 8009860:	f006 f8ee 	bl	800fa40 <iprintf>
        printf("C9OV:0x%X, ", IC[ic].statd.c_ov[8]);
 8009864:	7bfb      	ldrb	r3, [r7, #15]
 8009866:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800986a:	fb02 f303 	mul.w	r3, r2, r3
 800986e:	683a      	ldr	r2, [r7, #0]
 8009870:	4413      	add	r3, r2
 8009872:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8009876:	4619      	mov	r1, r3
 8009878:	483b      	ldr	r0, [pc, #236]	@ (8009968 <printStatus+0x1120>)
 800987a:	f006 f8e1 	bl	800fa40 <iprintf>
        printf("C10OV:0x%X, ", IC[ic].statd.c_ov[9]);
 800987e:	7bfb      	ldrb	r3, [r7, #15]
 8009880:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009884:	fb02 f303 	mul.w	r3, r2, r3
 8009888:	683a      	ldr	r2, [r7, #0]
 800988a:	4413      	add	r3, r2
 800988c:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 8009890:	4619      	mov	r1, r3
 8009892:	4836      	ldr	r0, [pc, #216]	@ (800996c <printStatus+0x1124>)
 8009894:	f006 f8d4 	bl	800fa40 <iprintf>
        printf("C11OV:0x%X, ", IC[ic].statd.c_ov[10]);
 8009898:	7bfb      	ldrb	r3, [r7, #15]
 800989a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800989e:	fb02 f303 	mul.w	r3, r2, r3
 80098a2:	683a      	ldr	r2, [r7, #0]
 80098a4:	4413      	add	r3, r2
 80098a6:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 80098aa:	4619      	mov	r1, r3
 80098ac:	4830      	ldr	r0, [pc, #192]	@ (8009970 <printStatus+0x1128>)
 80098ae:	f006 f8c7 	bl	800fa40 <iprintf>
        printf("C12OV:0x%X, ", IC[ic].statd.c_ov[11]);
 80098b2:	7bfb      	ldrb	r3, [r7, #15]
 80098b4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80098b8:	fb02 f303 	mul.w	r3, r2, r3
 80098bc:	683a      	ldr	r2, [r7, #0]
 80098be:	4413      	add	r3, r2
 80098c0:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 80098c4:	4619      	mov	r1, r3
 80098c6:	482b      	ldr	r0, [pc, #172]	@ (8009974 <printStatus+0x112c>)
 80098c8:	f006 f8ba 	bl	800fa40 <iprintf>
        printf("C13OV:0x%X, ", IC[ic].statd.c_ov[12]);
 80098cc:	7bfb      	ldrb	r3, [r7, #15]
 80098ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80098d2:	fb02 f303 	mul.w	r3, r2, r3
 80098d6:	683a      	ldr	r2, [r7, #0]
 80098d8:	4413      	add	r3, r2
 80098da:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 80098de:	4619      	mov	r1, r3
 80098e0:	4825      	ldr	r0, [pc, #148]	@ (8009978 <printStatus+0x1130>)
 80098e2:	f006 f8ad 	bl	800fa40 <iprintf>
        printf("C14OV:0x%X, ", IC[ic].statd.c_ov[13]);
 80098e6:	7bfb      	ldrb	r3, [r7, #15]
 80098e8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80098ec:	fb02 f303 	mul.w	r3, r2, r3
 80098f0:	683a      	ldr	r2, [r7, #0]
 80098f2:	4413      	add	r3, r2
 80098f4:	f893 30e9 	ldrb.w	r3, [r3, #233]	@ 0xe9
 80098f8:	4619      	mov	r1, r3
 80098fa:	e03f      	b.n	800997c <printStatus+0x1134>
 80098fc:	08011964 	.word	0x08011964
 8009900:	08011bb4 	.word	0x08011bb4
 8009904:	0801197c 	.word	0x0801197c
 8009908:	08011988 	.word	0x08011988
 800990c:	08011994 	.word	0x08011994
 8009910:	080119a0 	.word	0x080119a0
 8009914:	080119ac 	.word	0x080119ac
 8009918:	080119b8 	.word	0x080119b8
 800991c:	080119c4 	.word	0x080119c4
 8009920:	080119d0 	.word	0x080119d0
 8009924:	080119dc 	.word	0x080119dc
 8009928:	080119e8 	.word	0x080119e8
 800992c:	080119f4 	.word	0x080119f4
 8009930:	08011a04 	.word	0x08011a04
 8009934:	08011a14 	.word	0x08011a14
 8009938:	08011a24 	.word	0x08011a24
 800993c:	08011a34 	.word	0x08011a34
 8009940:	08011a44 	.word	0x08011a44
 8009944:	08011a54 	.word	0x08011a54
 8009948:	08011a60 	.word	0x08011a60
 800994c:	08011a6c 	.word	0x08011a6c
 8009950:	08011a78 	.word	0x08011a78
 8009954:	08011a84 	.word	0x08011a84
 8009958:	08011a90 	.word	0x08011a90
 800995c:	08011a9c 	.word	0x08011a9c
 8009960:	08011aa8 	.word	0x08011aa8
 8009964:	08011ab4 	.word	0x08011ab4
 8009968:	08011ac0 	.word	0x08011ac0
 800996c:	08011acc 	.word	0x08011acc
 8009970:	08011adc 	.word	0x08011adc
 8009974:	08011aec 	.word	0x08011aec
 8009978:	08011afc 	.word	0x08011afc
 800997c:	4845      	ldr	r0, [pc, #276]	@ (8009a94 <printStatus+0x124c>)
 800997e:	f006 f85f 	bl	800fa40 <iprintf>
        printf("C15OV:0x%X, ", IC[ic].statd.c_ov[14]);
 8009982:	7bfb      	ldrb	r3, [r7, #15]
 8009984:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009988:	fb02 f303 	mul.w	r3, r2, r3
 800998c:	683a      	ldr	r2, [r7, #0]
 800998e:	4413      	add	r3, r2
 8009990:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 8009994:	4619      	mov	r1, r3
 8009996:	4840      	ldr	r0, [pc, #256]	@ (8009a98 <printStatus+0x1250>)
 8009998:	f006 f852 	bl	800fa40 <iprintf>
        printf("C16OV:0x%X\n", IC[ic].statd.c_ov[15]);
 800999c:	7bfb      	ldrb	r3, [r7, #15]
 800999e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80099a2:	fb02 f303 	mul.w	r3, r2, r3
 80099a6:	683a      	ldr	r2, [r7, #0]
 80099a8:	4413      	add	r3, r2
 80099aa:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 80099ae:	4619      	mov	r1, r3
 80099b0:	483a      	ldr	r0, [pc, #232]	@ (8009a9c <printStatus+0x1254>)
 80099b2:	f006 f845 	bl	800fa40 <iprintf>

        printf("CTS:0x%X, ", IC[ic].statd.cts);
 80099b6:	7bfb      	ldrb	r3, [r7, #15]
 80099b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80099bc:	fb02 f303 	mul.w	r3, r2, r3
 80099c0:	683a      	ldr	r2, [r7, #0]
 80099c2:	4413      	add	r3, r2
 80099c4:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 80099c8:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80099cc:	b2db      	uxtb	r3, r3
 80099ce:	4619      	mov	r1, r3
 80099d0:	4833      	ldr	r0, [pc, #204]	@ (8009aa0 <printStatus+0x1258>)
 80099d2:	f006 f835 	bl	800fa40 <iprintf>
        printf("CT:0x%X\n\n", IC[ic].statd.ct);
 80099d6:	7bfb      	ldrb	r3, [r7, #15]
 80099d8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80099dc:	fb02 f303 	mul.w	r3, r2, r3
 80099e0:	683a      	ldr	r2, [r7, #0]
 80099e2:	4413      	add	r3, r2
 80099e4:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 80099e8:	f3c3 0305 	ubfx	r3, r3, #0, #6
 80099ec:	b2db      	uxtb	r3, r3
 80099ee:	4619      	mov	r1, r3
 80099f0:	482c      	ldr	r0, [pc, #176]	@ (8009aa4 <printStatus+0x125c>)
 80099f2:	f006 f825 	bl	800fa40 <iprintf>

        printf("Status E:\n");
 80099f6:	482c      	ldr	r0, [pc, #176]	@ (8009aa8 <printStatus+0x1260>)
 80099f8:	f006 f892 	bl	800fb20 <puts>
        printf("GPI:0x%X, ", IC[ic].state.gpi);
 80099fc:	7bfb      	ldrb	r3, [r7, #15]
 80099fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009a02:	fb02 f303 	mul.w	r3, r2, r3
 8009a06:	683a      	ldr	r2, [r7, #0]
 8009a08:	4413      	add	r3, r2
 8009a0a:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
 8009a0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009a12:	b29b      	uxth	r3, r3
 8009a14:	4619      	mov	r1, r3
 8009a16:	4825      	ldr	r0, [pc, #148]	@ (8009aac <printStatus+0x1264>)
 8009a18:	f006 f812 	bl	800fa40 <iprintf>
        printf("REV_ID:0x%X\n\n", IC[ic].state.rev);
 8009a1c:	7bfb      	ldrb	r3, [r7, #15]
 8009a1e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009a22:	fb02 f303 	mul.w	r3, r2, r3
 8009a26:	683a      	ldr	r2, [r7, #0]
 8009a28:	4413      	add	r3, r2
 8009a2a:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 8009a2e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8009a32:	b2db      	uxtb	r3, r3
 8009a34:	4619      	mov	r1, r3
 8009a36:	481e      	ldr	r0, [pc, #120]	@ (8009ab0 <printStatus+0x1268>)
 8009a38:	f006 f802 	bl	800fa40 <iprintf>

        printf("CCount:%d, ", IC[ic].cccrc.cmd_cntr);
 8009a3c:	7bfb      	ldrb	r3, [r7, #15]
 8009a3e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009a42:	fb02 f303 	mul.w	r3, r2, r3
 8009a46:	683a      	ldr	r2, [r7, #0]
 8009a48:	4413      	add	r3, r2
 8009a4a:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8009a4e:	4619      	mov	r1, r3
 8009a50:	4818      	ldr	r0, [pc, #96]	@ (8009ab4 <printStatus+0x126c>)
 8009a52:	f005 fff5 	bl	800fa40 <iprintf>
        printf("PECError:%d\n\n", IC[ic].cccrc.stat_pec);
 8009a56:	7bfb      	ldrb	r3, [r7, #15]
 8009a58:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009a5c:	fb02 f303 	mul.w	r3, r2, r3
 8009a60:	683a      	ldr	r2, [r7, #0]
 8009a62:	4413      	add	r3, r2
 8009a64:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8009a68:	4619      	mov	r1, r3
 8009a6a:	4813      	ldr	r0, [pc, #76]	@ (8009ab8 <printStatus+0x1270>)
 8009a6c:	f005 ffe8 	bl	800fa40 <iprintf>
 8009a70:	e002      	b.n	8009a78 <printStatus+0x1230>
      }
      else{ printf("Wrong Register Group Select\n"); }
 8009a72:	4812      	ldr	r0, [pc, #72]	@ (8009abc <printStatus+0x1274>)
 8009a74:	f006 f854 	bl	800fb20 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 8009a78:	7bfb      	ldrb	r3, [r7, #15]
 8009a7a:	3301      	adds	r3, #1
 8009a7c:	73fb      	strb	r3, [r7, #15]
 8009a7e:	7bfa      	ldrb	r2, [r7, #15]
 8009a80:	79fb      	ldrb	r3, [r7, #7]
 8009a82:	429a      	cmp	r2, r3
 8009a84:	f4fe aef0 	bcc.w	8008868 <printStatus+0x20>
    }
  }
}
 8009a88:	bf00      	nop
 8009a8a:	bf00      	nop
 8009a8c:	3710      	adds	r7, #16
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}
 8009a92:	bf00      	nop
 8009a94:	08011b0c 	.word	0x08011b0c
 8009a98:	08011b1c 	.word	0x08011b1c
 8009a9c:	08011b2c 	.word	0x08011b2c
 8009aa0:	08011b38 	.word	0x08011b38
 8009aa4:	08011bc0 	.word	0x08011bc0
 8009aa8:	08011b60 	.word	0x08011b60
 8009aac:	08011b6c 	.word	0x08011b6c
 8009ab0:	08011bcc 	.word	0x08011bcc
 8009ab4:	08011838 	.word	0x08011838
 8009ab8:	08011720 	.word	0x08011720
 8009abc:	080115bc 	.word	0x080115bc

08009ac0 <printPollAdcConvTime>:
 * @return None
 *
 *******************************************************************************
*/
void printPollAdcConvTime(int count)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b082      	sub	sp, #8
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
  printf("Adc Conversion Time = %fms\n", (float)(count/64000.0));
 8009ac8:	6878      	ldr	r0, [r7, #4]
 8009aca:	f7f6 fd4b 	bl	8000564 <__aeabi_i2d>
 8009ace:	f04f 0200 	mov.w	r2, #0
 8009ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8009b00 <printPollAdcConvTime+0x40>)
 8009ad4:	f7f6 feda 	bl	800088c <__aeabi_ddiv>
 8009ad8:	4602      	mov	r2, r0
 8009ada:	460b      	mov	r3, r1
 8009adc:	4610      	mov	r0, r2
 8009ade:	4619      	mov	r1, r3
 8009ae0:	f7f6 ffbc 	bl	8000a5c <__aeabi_d2f>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	f7f6 fd4e 	bl	8000588 <__aeabi_f2d>
 8009aec:	4602      	mov	r2, r0
 8009aee:	460b      	mov	r3, r1
 8009af0:	4804      	ldr	r0, [pc, #16]	@ (8009b04 <printPollAdcConvTime+0x44>)
 8009af2:	f005 ffa5 	bl	800fa40 <iprintf>
}
 8009af6:	bf00      	nop
 8009af8:	3708      	adds	r7, #8
 8009afa:	46bd      	mov	sp, r7
 8009afc:	bd80      	pop	{r7, pc}
 8009afe:	bf00      	nop
 8009b00:	40ef4000 	.word	0x40ef4000
 8009b04:	08011f60 	.word	0x08011f60

08009b08 <printMenu>:
 * @return None
 *
 *******************************************************************************
*/
void printMenu()
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	af00      	add	r7, sp, #0
  printf("List of ADBMS6830 Command:\n");
 8009b0c:	4827      	ldr	r0, [pc, #156]	@ (8009bac <printMenu+0xa4>)
 8009b0e:	f006 f807 	bl	800fb20 <puts>
  printf("Write and Read Configuration: 1 \n");
 8009b12:	4827      	ldr	r0, [pc, #156]	@ (8009bb0 <printMenu+0xa8>)
 8009b14:	f006 f804 	bl	800fb20 <puts>
  printf("Read Configuration: 2 \n");
 8009b18:	4826      	ldr	r0, [pc, #152]	@ (8009bb4 <printMenu+0xac>)
 8009b1a:	f006 f801 	bl	800fb20 <puts>
  printf("Start Cell Voltage Conversion: 3 \n");
 8009b1e:	4826      	ldr	r0, [pc, #152]	@ (8009bb8 <printMenu+0xb0>)
 8009b20:	f005 fffe 	bl	800fb20 <puts>
  printf("Read Cell Voltages: 4 \n");
 8009b24:	4825      	ldr	r0, [pc, #148]	@ (8009bbc <printMenu+0xb4>)
 8009b26:	f005 fffb 	bl	800fb20 <puts>
  printf("Start S-Voltage Conversion: 5 \n");
 8009b2a:	4825      	ldr	r0, [pc, #148]	@ (8009bc0 <printMenu+0xb8>)
 8009b2c:	f005 fff8 	bl	800fb20 <puts>
  printf("Read S-Voltages: 6 \n");
 8009b30:	4824      	ldr	r0, [pc, #144]	@ (8009bc4 <printMenu+0xbc>)
 8009b32:	f005 fff5 	bl	800fb20 <puts>
  printf("Start Avg Cell Voltage Conversion: 7 \n");
 8009b36:	4824      	ldr	r0, [pc, #144]	@ (8009bc8 <printMenu+0xc0>)
 8009b38:	f005 fff2 	bl	800fb20 <puts>
  printf("Read Avg Cell Voltages: 8 \n");
 8009b3c:	4823      	ldr	r0, [pc, #140]	@ (8009bcc <printMenu+0xc4>)
 8009b3e:	f005 ffef 	bl	800fb20 <puts>
  printf("Start F-Cell Voltage Conversion: 9 \n");
 8009b42:	4823      	ldr	r0, [pc, #140]	@ (8009bd0 <printMenu+0xc8>)
 8009b44:	f005 ffec 	bl	800fb20 <puts>
  printf("Read F-Cell Voltages: 10 \n");
 8009b48:	4822      	ldr	r0, [pc, #136]	@ (8009bd4 <printMenu+0xcc>)
 8009b4a:	f005 ffe9 	bl	800fb20 <puts>
  printf("Start Aux Voltage Conversion: 11 \n");
 8009b4e:	4822      	ldr	r0, [pc, #136]	@ (8009bd8 <printMenu+0xd0>)
 8009b50:	f005 ffe6 	bl	800fb20 <puts>
  printf("Read Aux Voltages: 12 \n");
 8009b54:	4821      	ldr	r0, [pc, #132]	@ (8009bdc <printMenu+0xd4>)
 8009b56:	f005 ffe3 	bl	800fb20 <puts>
  printf("Start RAux Voltage Conversion: 13 \n");
 8009b5a:	4821      	ldr	r0, [pc, #132]	@ (8009be0 <printMenu+0xd8>)
 8009b5c:	f005 ffe0 	bl	800fb20 <puts>
  printf("Read RAux Voltages: 14 \n");
 8009b60:	4820      	ldr	r0, [pc, #128]	@ (8009be4 <printMenu+0xdc>)
 8009b62:	f005 ffdd 	bl	800fb20 <puts>
  printf("Read Status Registers: 15 \n");
 8009b66:	4820      	ldr	r0, [pc, #128]	@ (8009be8 <printMenu+0xe0>)
 8009b68:	f005 ffda 	bl	800fb20 <puts>
  printf("Loop Measurements: 16 \n");
 8009b6c:	481f      	ldr	r0, [pc, #124]	@ (8009bec <printMenu+0xe4>)
 8009b6e:	f005 ffd7 	bl	800fb20 <puts>
  printf("Clear Cell registers: 17 \n");
 8009b72:	481f      	ldr	r0, [pc, #124]	@ (8009bf0 <printMenu+0xe8>)
 8009b74:	f005 ffd4 	bl	800fb20 <puts>
  printf("Clear Aux registers: 18 \n");
 8009b78:	481e      	ldr	r0, [pc, #120]	@ (8009bf4 <printMenu+0xec>)
 8009b7a:	f005 ffd1 	bl	800fb20 <puts>
  printf("Clear Spin registers: 19 \n");
 8009b7e:	481e      	ldr	r0, [pc, #120]	@ (8009bf8 <printMenu+0xf0>)
 8009b80:	f005 ffce 	bl	800fb20 <puts>
  printf("Clear Fcell registers: 20 \n");
 8009b84:	481d      	ldr	r0, [pc, #116]	@ (8009bfc <printMenu+0xf4>)
 8009b86:	f005 ffcb 	bl	800fb20 <puts>
  printf("Write Configuration: 21 \n");
 8009b8a:	481d      	ldr	r0, [pc, #116]	@ (8009c00 <printMenu+0xf8>)
 8009b8c:	f005 ffc8 	bl	800fb20 <puts>

  printf("\n");
 8009b90:	200a      	movs	r0, #10
 8009b92:	f005 ff67 	bl	800fa64 <putchar>
  printf("Print '0' for menu\n");
 8009b96:	481b      	ldr	r0, [pc, #108]	@ (8009c04 <printMenu+0xfc>)
 8009b98:	f005 ffc2 	bl	800fb20 <puts>
  printf("Please enter command: \n");
 8009b9c:	481a      	ldr	r0, [pc, #104]	@ (8009c08 <printMenu+0x100>)
 8009b9e:	f005 ffbf 	bl	800fb20 <puts>
  printf("\n\n");
 8009ba2:	481a      	ldr	r0, [pc, #104]	@ (8009c0c <printMenu+0x104>)
 8009ba4:	f005 ffbc 	bl	800fb20 <puts>
}
 8009ba8:	bf00      	nop
 8009baa:	bd80      	pop	{r7, pc}
 8009bac:	08011f7c 	.word	0x08011f7c
 8009bb0:	08011f98 	.word	0x08011f98
 8009bb4:	08011fbc 	.word	0x08011fbc
 8009bb8:	08011fd4 	.word	0x08011fd4
 8009bbc:	08011ff8 	.word	0x08011ff8
 8009bc0:	08012010 	.word	0x08012010
 8009bc4:	08012030 	.word	0x08012030
 8009bc8:	08012044 	.word	0x08012044
 8009bcc:	0801206c 	.word	0x0801206c
 8009bd0:	08012088 	.word	0x08012088
 8009bd4:	080120ac 	.word	0x080120ac
 8009bd8:	080120c8 	.word	0x080120c8
 8009bdc:	080120ec 	.word	0x080120ec
 8009be0:	08012104 	.word	0x08012104
 8009be4:	08012128 	.word	0x08012128
 8009be8:	08012140 	.word	0x08012140
 8009bec:	0801215c 	.word	0x0801215c
 8009bf0:	08012174 	.word	0x08012174
 8009bf4:	08012190 	.word	0x08012190
 8009bf8:	080121ac 	.word	0x080121ac
 8009bfc:	080121c8 	.word	0x080121c8
 8009c00:	080121e4 	.word	0x080121e4
 8009c04:	08012200 	.word	0x08012200
 8009c08:	08012214 	.word	0x08012214
 8009c0c:	08011800 	.word	0x08011800

08009c10 <getVoltage>:
 * @return voltage(float)
 *
 *******************************************************************************
*/
float getVoltage(int data)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b084      	sub	sp, #16
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
    float voltage_float; //voltage in Volts
    voltage_float = ((data + 10000) * 0.000150);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8009c1e:	3310      	adds	r3, #16
 8009c20:	4618      	mov	r0, r3
 8009c22:	f7f6 fc9f 	bl	8000564 <__aeabi_i2d>
 8009c26:	a30a      	add	r3, pc, #40	@ (adr r3, 8009c50 <getVoltage+0x40>)
 8009c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c2c:	f7f6 fd04 	bl	8000638 <__aeabi_dmul>
 8009c30:	4602      	mov	r2, r0
 8009c32:	460b      	mov	r3, r1
 8009c34:	4610      	mov	r0, r2
 8009c36:	4619      	mov	r1, r3
 8009c38:	f7f6 ff10 	bl	8000a5c <__aeabi_d2f>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	60fb      	str	r3, [r7, #12]
    return voltage_float;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	ee07 3a90 	vmov	s15, r3
}
 8009c46:	eeb0 0a67 	vmov.f32	s0, s15
 8009c4a:	3710      	adds	r7, #16
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd80      	pop	{r7, pc}
 8009c50:	30553261 	.word	0x30553261
 8009c54:	3f23a92a 	.word	0x3f23a92a

08009c58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009c5c:	f000 fe36 	bl	800a8cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8009c60:	f000 f832 	bl	8009cc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8009c64:	f000 f9c2 	bl	8009fec <MX_GPIO_Init>
  MX_ADC1_Init();
 8009c68:	f000 f87a 	bl	8009d60 <MX_ADC1_Init>
  MX_I2C1_Init();
 8009c6c:	f000 f8f0 	bl	8009e50 <MX_I2C1_Init>
  MX_SPI1_Init();
 8009c70:	f000 f92e 	bl	8009ed0 <MX_SPI1_Init>
  MX_TIM2_Init();
 8009c74:	f000 f96a 	bl	8009f4c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  adbms_main();
 8009c78:	f7fc fd86 	bl	8006788 <adbms_main>
  /* USER CODE END 2 */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 8009c7c:	2000      	movs	r0, #0
 8009c7e:	f000 fc91 	bl	800a5a4 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8009c82:	2101      	movs	r1, #1
 8009c84:	2000      	movs	r0, #0
 8009c86:	f000 fcc3 	bl	800a610 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8009c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8009cc4 <main+0x6c>)
 8009c8c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8009c90:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8009c92:	4b0c      	ldr	r3, [pc, #48]	@ (8009cc4 <main+0x6c>)
 8009c94:	2200      	movs	r2, #0
 8009c96:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8009c98:	4b0a      	ldr	r3, [pc, #40]	@ (8009cc4 <main+0x6c>)
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8009c9e:	4b09      	ldr	r3, [pc, #36]	@ (8009cc4 <main+0x6c>)
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8009ca4:	4b07      	ldr	r3, [pc, #28]	@ (8009cc4 <main+0x6c>)
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8009caa:	4906      	ldr	r1, [pc, #24]	@ (8009cc4 <main+0x6c>)
 8009cac:	2000      	movs	r0, #0
 8009cae:	f000 fd3b 	bl	800a728 <BSP_COM_Init>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d002      	beq.n	8009cbe <main+0x66>
  {
    Error_Handler();
 8009cb8:	f000 f9ee 	bl	800a098 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8009cbc:	bf00      	nop
 8009cbe:	bf00      	nop
 8009cc0:	e7fd      	b.n	8009cbe <main+0x66>
 8009cc2:	bf00      	nop
 8009cc4:	20000418 	.word	0x20000418

08009cc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b094      	sub	sp, #80	@ 0x50
 8009ccc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009cce:	f107 0318 	add.w	r3, r7, #24
 8009cd2:	2238      	movs	r2, #56	@ 0x38
 8009cd4:	2100      	movs	r1, #0
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	f006 f814 	bl	800fd04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009cdc:	1d3b      	adds	r3, r7, #4
 8009cde:	2200      	movs	r2, #0
 8009ce0:	601a      	str	r2, [r3, #0]
 8009ce2:	605a      	str	r2, [r3, #4]
 8009ce4:	609a      	str	r2, [r3, #8]
 8009ce6:	60da      	str	r2, [r3, #12]
 8009ce8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8009cea:	2000      	movs	r0, #0
 8009cec:	f002 fbbc 	bl	800c468 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8009cf0:	2302      	movs	r3, #2
 8009cf2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009cf4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009cf8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8009cfa:	2340      	movs	r3, #64	@ 0x40
 8009cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009cfe:	2302      	movs	r3, #2
 8009d00:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8009d02:	2302      	movs	r3, #2
 8009d04:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8009d06:	2304      	movs	r3, #4
 8009d08:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8009d0a:	2355      	movs	r3, #85	@ 0x55
 8009d0c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009d0e:	2302      	movs	r3, #2
 8009d10:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8009d12:	2302      	movs	r3, #2
 8009d14:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8009d16:	2302      	movs	r3, #2
 8009d18:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009d1a:	f107 0318 	add.w	r3, r7, #24
 8009d1e:	4618      	mov	r0, r3
 8009d20:	f002 fc56 	bl	800c5d0 <HAL_RCC_OscConfig>
 8009d24:	4603      	mov	r3, r0
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d001      	beq.n	8009d2e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8009d2a:	f000 f9b5 	bl	800a098 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009d2e:	230f      	movs	r3, #15
 8009d30:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009d32:	2303      	movs	r3, #3
 8009d34:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009d36:	2300      	movs	r3, #0
 8009d38:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8009d3e:	2300      	movs	r3, #0
 8009d40:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8009d42:	1d3b      	adds	r3, r7, #4
 8009d44:	2104      	movs	r1, #4
 8009d46:	4618      	mov	r0, r3
 8009d48:	f002 ff54 	bl	800cbf4 <HAL_RCC_ClockConfig>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d001      	beq.n	8009d56 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8009d52:	f000 f9a1 	bl	800a098 <Error_Handler>
  }
}
 8009d56:	bf00      	nop
 8009d58:	3750      	adds	r7, #80	@ 0x50
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}
	...

08009d60 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b08c      	sub	sp, #48	@ 0x30
 8009d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8009d66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	601a      	str	r2, [r3, #0]
 8009d6e:	605a      	str	r2, [r3, #4]
 8009d70:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8009d72:	1d3b      	adds	r3, r7, #4
 8009d74:	2220      	movs	r2, #32
 8009d76:	2100      	movs	r1, #0
 8009d78:	4618      	mov	r0, r3
 8009d7a:	f005 ffc3 	bl	800fd04 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8009d7e:	4b32      	ldr	r3, [pc, #200]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009d80:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009d84:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8009d86:	4b30      	ldr	r3, [pc, #192]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009d88:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8009d8c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8009d8e:	4b2e      	ldr	r3, [pc, #184]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009d90:	2200      	movs	r2, #0
 8009d92:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009d94:	4b2c      	ldr	r3, [pc, #176]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009d96:	2200      	movs	r2, #0
 8009d98:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8009d9a:	4b2b      	ldr	r3, [pc, #172]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8009da0:	4b29      	ldr	r3, [pc, #164]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009da2:	2200      	movs	r2, #0
 8009da4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8009da6:	4b28      	ldr	r3, [pc, #160]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009da8:	2204      	movs	r2, #4
 8009daa:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8009dac:	4b26      	ldr	r3, [pc, #152]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009dae:	2200      	movs	r2, #0
 8009db0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8009db2:	4b25      	ldr	r3, [pc, #148]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009db4:	2200      	movs	r2, #0
 8009db6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8009db8:	4b23      	ldr	r3, [pc, #140]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009dba:	2201      	movs	r2, #1
 8009dbc:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8009dbe:	4b22      	ldr	r3, [pc, #136]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8009dc6:	4b20      	ldr	r3, [pc, #128]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009dc8:	2200      	movs	r2, #0
 8009dca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8009dcc:	4b1e      	ldr	r3, [pc, #120]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009dce:	2200      	movs	r2, #0
 8009dd0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8009dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8009dda:	4b1b      	ldr	r3, [pc, #108]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009ddc:	2200      	movs	r2, #0
 8009dde:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8009de0:	4b19      	ldr	r3, [pc, #100]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009de2:	2200      	movs	r2, #0
 8009de4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009de8:	4817      	ldr	r0, [pc, #92]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009dea:	f000 ffd7 	bl	800ad9c <HAL_ADC_Init>
 8009dee:	4603      	mov	r3, r0
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d001      	beq.n	8009df8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8009df4:	f000 f950 	bl	800a098 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8009dfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009e00:	4619      	mov	r1, r3
 8009e02:	4811      	ldr	r0, [pc, #68]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009e04:	f001 fdec 	bl	800b9e0 <HAL_ADCEx_MultiModeConfigChannel>
 8009e08:	4603      	mov	r3, r0
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d001      	beq.n	8009e12 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8009e0e:	f000 f943 	bl	800a098 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8009e12:	4b0e      	ldr	r3, [pc, #56]	@ (8009e4c <MX_ADC1_Init+0xec>)
 8009e14:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8009e16:	2306      	movs	r3, #6
 8009e18:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8009e1e:	237f      	movs	r3, #127	@ 0x7f
 8009e20:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8009e22:	2304      	movs	r3, #4
 8009e24:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8009e26:	2300      	movs	r3, #0
 8009e28:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009e2a:	1d3b      	adds	r3, r7, #4
 8009e2c:	4619      	mov	r1, r3
 8009e2e:	4806      	ldr	r0, [pc, #24]	@ (8009e48 <MX_ADC1_Init+0xe8>)
 8009e30:	f001 f970 	bl	800b114 <HAL_ADC_ConfigChannel>
 8009e34:	4603      	mov	r3, r0
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d001      	beq.n	8009e3e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8009e3a:	f000 f92d 	bl	800a098 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8009e3e:	bf00      	nop
 8009e40:	3730      	adds	r7, #48	@ 0x30
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}
 8009e46:	bf00      	nop
 8009e48:	20000428 	.word	0x20000428
 8009e4c:	04300002 	.word	0x04300002

08009e50 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8009e54:	4b1b      	ldr	r3, [pc, #108]	@ (8009ec4 <MX_I2C1_Init+0x74>)
 8009e56:	4a1c      	ldr	r2, [pc, #112]	@ (8009ec8 <MX_I2C1_Init+0x78>)
 8009e58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8009e5a:	4b1a      	ldr	r3, [pc, #104]	@ (8009ec4 <MX_I2C1_Init+0x74>)
 8009e5c:	4a1b      	ldr	r2, [pc, #108]	@ (8009ecc <MX_I2C1_Init+0x7c>)
 8009e5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8009e60:	4b18      	ldr	r3, [pc, #96]	@ (8009ec4 <MX_I2C1_Init+0x74>)
 8009e62:	2200      	movs	r2, #0
 8009e64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009e66:	4b17      	ldr	r3, [pc, #92]	@ (8009ec4 <MX_I2C1_Init+0x74>)
 8009e68:	2201      	movs	r2, #1
 8009e6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009e6c:	4b15      	ldr	r3, [pc, #84]	@ (8009ec4 <MX_I2C1_Init+0x74>)
 8009e6e:	2200      	movs	r2, #0
 8009e70:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8009e72:	4b14      	ldr	r3, [pc, #80]	@ (8009ec4 <MX_I2C1_Init+0x74>)
 8009e74:	2200      	movs	r2, #0
 8009e76:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8009e78:	4b12      	ldr	r3, [pc, #72]	@ (8009ec4 <MX_I2C1_Init+0x74>)
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009e7e:	4b11      	ldr	r3, [pc, #68]	@ (8009ec4 <MX_I2C1_Init+0x74>)
 8009e80:	2200      	movs	r2, #0
 8009e82:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009e84:	4b0f      	ldr	r3, [pc, #60]	@ (8009ec4 <MX_I2C1_Init+0x74>)
 8009e86:	2200      	movs	r2, #0
 8009e88:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8009e8a:	480e      	ldr	r0, [pc, #56]	@ (8009ec4 <MX_I2C1_Init+0x74>)
 8009e8c:	f002 f9ba 	bl	800c204 <HAL_I2C_Init>
 8009e90:	4603      	mov	r3, r0
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d001      	beq.n	8009e9a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8009e96:	f000 f8ff 	bl	800a098 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8009e9a:	2100      	movs	r1, #0
 8009e9c:	4809      	ldr	r0, [pc, #36]	@ (8009ec4 <MX_I2C1_Init+0x74>)
 8009e9e:	f002 fa4c 	bl	800c33a <HAL_I2CEx_ConfigAnalogFilter>
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d001      	beq.n	8009eac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8009ea8:	f000 f8f6 	bl	800a098 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8009eac:	2100      	movs	r1, #0
 8009eae:	4805      	ldr	r0, [pc, #20]	@ (8009ec4 <MX_I2C1_Init+0x74>)
 8009eb0:	f002 fa8e 	bl	800c3d0 <HAL_I2CEx_ConfigDigitalFilter>
 8009eb4:	4603      	mov	r3, r0
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d001      	beq.n	8009ebe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8009eba:	f000 f8ed 	bl	800a098 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8009ebe:	bf00      	nop
 8009ec0:	bd80      	pop	{r7, pc}
 8009ec2:	bf00      	nop
 8009ec4:	20000494 	.word	0x20000494
 8009ec8:	40005400 	.word	0x40005400
 8009ecc:	40b285c2 	.word	0x40b285c2

08009ed0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8009ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8009f44 <MX_SPI1_Init+0x74>)
 8009ed6:	4a1c      	ldr	r2, [pc, #112]	@ (8009f48 <MX_SPI1_Init+0x78>)
 8009ed8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8009eda:	4b1a      	ldr	r3, [pc, #104]	@ (8009f44 <MX_SPI1_Init+0x74>)
 8009edc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8009ee0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8009ee2:	4b18      	ldr	r3, [pc, #96]	@ (8009f44 <MX_SPI1_Init+0x74>)
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8009ee8:	4b16      	ldr	r3, [pc, #88]	@ (8009f44 <MX_SPI1_Init+0x74>)
 8009eea:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8009eee:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009ef0:	4b14      	ldr	r3, [pc, #80]	@ (8009f44 <MX_SPI1_Init+0x74>)
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009ef6:	4b13      	ldr	r3, [pc, #76]	@ (8009f44 <MX_SPI1_Init+0x74>)
 8009ef8:	2200      	movs	r2, #0
 8009efa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8009efc:	4b11      	ldr	r3, [pc, #68]	@ (8009f44 <MX_SPI1_Init+0x74>)
 8009efe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f02:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8009f04:	4b0f      	ldr	r3, [pc, #60]	@ (8009f44 <MX_SPI1_Init+0x74>)
 8009f06:	2238      	movs	r2, #56	@ 0x38
 8009f08:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8009f44 <MX_SPI1_Init+0x74>)
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8009f10:	4b0c      	ldr	r3, [pc, #48]	@ (8009f44 <MX_SPI1_Init+0x74>)
 8009f12:	2200      	movs	r2, #0
 8009f14:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009f16:	4b0b      	ldr	r3, [pc, #44]	@ (8009f44 <MX_SPI1_Init+0x74>)
 8009f18:	2200      	movs	r2, #0
 8009f1a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8009f1c:	4b09      	ldr	r3, [pc, #36]	@ (8009f44 <MX_SPI1_Init+0x74>)
 8009f1e:	2207      	movs	r2, #7
 8009f20:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8009f22:	4b08      	ldr	r3, [pc, #32]	@ (8009f44 <MX_SPI1_Init+0x74>)
 8009f24:	2200      	movs	r2, #0
 8009f26:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8009f28:	4b06      	ldr	r3, [pc, #24]	@ (8009f44 <MX_SPI1_Init+0x74>)
 8009f2a:	2208      	movs	r2, #8
 8009f2c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8009f2e:	4805      	ldr	r0, [pc, #20]	@ (8009f44 <MX_SPI1_Init+0x74>)
 8009f30:	f003 faca 	bl	800d4c8 <HAL_SPI_Init>
 8009f34:	4603      	mov	r3, r0
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d001      	beq.n	8009f3e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8009f3a:	f000 f8ad 	bl	800a098 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8009f3e:	bf00      	nop
 8009f40:	bd80      	pop	{r7, pc}
 8009f42:	bf00      	nop
 8009f44:	200004e8 	.word	0x200004e8
 8009f48:	40013000 	.word	0x40013000

08009f4c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b088      	sub	sp, #32
 8009f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8009f52:	f107 030c 	add.w	r3, r7, #12
 8009f56:	2200      	movs	r2, #0
 8009f58:	601a      	str	r2, [r3, #0]
 8009f5a:	605a      	str	r2, [r3, #4]
 8009f5c:	609a      	str	r2, [r3, #8]
 8009f5e:	60da      	str	r2, [r3, #12]
 8009f60:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009f62:	463b      	mov	r3, r7
 8009f64:	2200      	movs	r2, #0
 8009f66:	601a      	str	r2, [r3, #0]
 8009f68:	605a      	str	r2, [r3, #4]
 8009f6a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8009f6c:	4b1e      	ldr	r3, [pc, #120]	@ (8009fe8 <MX_TIM2_Init+0x9c>)
 8009f6e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8009f72:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8009f74:	4b1c      	ldr	r3, [pc, #112]	@ (8009fe8 <MX_TIM2_Init+0x9c>)
 8009f76:	2200      	movs	r2, #0
 8009f78:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009f7a:	4b1b      	ldr	r3, [pc, #108]	@ (8009fe8 <MX_TIM2_Init+0x9c>)
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8009f80:	4b19      	ldr	r3, [pc, #100]	@ (8009fe8 <MX_TIM2_Init+0x9c>)
 8009f82:	f04f 32ff 	mov.w	r2, #4294967295
 8009f86:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009f88:	4b17      	ldr	r3, [pc, #92]	@ (8009fe8 <MX_TIM2_Init+0x9c>)
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009f8e:	4b16      	ldr	r3, [pc, #88]	@ (8009fe8 <MX_TIM2_Init+0x9c>)
 8009f90:	2200      	movs	r2, #0
 8009f92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8009f94:	4814      	ldr	r0, [pc, #80]	@ (8009fe8 <MX_TIM2_Init+0x9c>)
 8009f96:	f004 f9cd 	bl	800e334 <HAL_TIM_Base_Init>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d001      	beq.n	8009fa4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8009fa0:	f000 f87a 	bl	800a098 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8009fa4:	2307      	movs	r3, #7
 8009fa6:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8009fac:	f107 030c 	add.w	r3, r7, #12
 8009fb0:	4619      	mov	r1, r3
 8009fb2:	480d      	ldr	r0, [pc, #52]	@ (8009fe8 <MX_TIM2_Init+0x9c>)
 8009fb4:	f004 faad 	bl	800e512 <HAL_TIM_SlaveConfigSynchro>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d001      	beq.n	8009fc2 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8009fbe:	f000 f86b 	bl	800a098 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8009fca:	463b      	mov	r3, r7
 8009fcc:	4619      	mov	r1, r3
 8009fce:	4806      	ldr	r0, [pc, #24]	@ (8009fe8 <MX_TIM2_Init+0x9c>)
 8009fd0:	f004 fcf6 	bl	800e9c0 <HAL_TIMEx_MasterConfigSynchronization>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d001      	beq.n	8009fde <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8009fda:	f000 f85d 	bl	800a098 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8009fde:	bf00      	nop
 8009fe0:	3720      	adds	r7, #32
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	bd80      	pop	{r7, pc}
 8009fe6:	bf00      	nop
 8009fe8:	2000054c 	.word	0x2000054c

08009fec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b08a      	sub	sp, #40	@ 0x28
 8009ff0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009ff2:	f107 0314 	add.w	r3, r7, #20
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	601a      	str	r2, [r3, #0]
 8009ffa:	605a      	str	r2, [r3, #4]
 8009ffc:	609a      	str	r2, [r3, #8]
 8009ffe:	60da      	str	r2, [r3, #12]
 800a000:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a002:	4b23      	ldr	r3, [pc, #140]	@ (800a090 <MX_GPIO_Init+0xa4>)
 800a004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a006:	4a22      	ldr	r2, [pc, #136]	@ (800a090 <MX_GPIO_Init+0xa4>)
 800a008:	f043 0304 	orr.w	r3, r3, #4
 800a00c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a00e:	4b20      	ldr	r3, [pc, #128]	@ (800a090 <MX_GPIO_Init+0xa4>)
 800a010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a012:	f003 0304 	and.w	r3, r3, #4
 800a016:	613b      	str	r3, [r7, #16]
 800a018:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800a01a:	4b1d      	ldr	r3, [pc, #116]	@ (800a090 <MX_GPIO_Init+0xa4>)
 800a01c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a01e:	4a1c      	ldr	r2, [pc, #112]	@ (800a090 <MX_GPIO_Init+0xa4>)
 800a020:	f043 0320 	orr.w	r3, r3, #32
 800a024:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a026:	4b1a      	ldr	r3, [pc, #104]	@ (800a090 <MX_GPIO_Init+0xa4>)
 800a028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a02a:	f003 0320 	and.w	r3, r3, #32
 800a02e:	60fb      	str	r3, [r7, #12]
 800a030:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a032:	4b17      	ldr	r3, [pc, #92]	@ (800a090 <MX_GPIO_Init+0xa4>)
 800a034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a036:	4a16      	ldr	r2, [pc, #88]	@ (800a090 <MX_GPIO_Init+0xa4>)
 800a038:	f043 0301 	orr.w	r3, r3, #1
 800a03c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a03e:	4b14      	ldr	r3, [pc, #80]	@ (800a090 <MX_GPIO_Init+0xa4>)
 800a040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a042:	f003 0301 	and.w	r3, r3, #1
 800a046:	60bb      	str	r3, [r7, #8]
 800a048:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a04a:	4b11      	ldr	r3, [pc, #68]	@ (800a090 <MX_GPIO_Init+0xa4>)
 800a04c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a04e:	4a10      	ldr	r2, [pc, #64]	@ (800a090 <MX_GPIO_Init+0xa4>)
 800a050:	f043 0302 	orr.w	r3, r3, #2
 800a054:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a056:	4b0e      	ldr	r3, [pc, #56]	@ (800a090 <MX_GPIO_Init+0xa4>)
 800a058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a05a:	f003 0302 	and.w	r3, r3, #2
 800a05e:	607b      	str	r3, [r7, #4]
 800a060:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800a062:	2200      	movs	r2, #0
 800a064:	2140      	movs	r1, #64	@ 0x40
 800a066:	480b      	ldr	r0, [pc, #44]	@ (800a094 <MX_GPIO_Init+0xa8>)
 800a068:	f002 f8b4 	bl	800c1d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800a06c:	2340      	movs	r3, #64	@ 0x40
 800a06e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a070:	2301      	movs	r3, #1
 800a072:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a074:	2300      	movs	r3, #0
 800a076:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a078:	2300      	movs	r3, #0
 800a07a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a07c:	f107 0314 	add.w	r3, r7, #20
 800a080:	4619      	mov	r1, r3
 800a082:	4804      	ldr	r0, [pc, #16]	@ (800a094 <MX_GPIO_Init+0xa8>)
 800a084:	f001 ff24 	bl	800bed0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800a088:	bf00      	nop
 800a08a:	3728      	adds	r7, #40	@ 0x28
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}
 800a090:	40021000 	.word	0x40021000
 800a094:	48000400 	.word	0x48000400

0800a098 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a098:	b480      	push	{r7}
 800a09a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800a09c:	bf00      	nop
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a4:	4770      	bx	lr
	...

0800a0a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b082      	sub	sp, #8
 800a0ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a0ae:	4b0f      	ldr	r3, [pc, #60]	@ (800a0ec <HAL_MspInit+0x44>)
 800a0b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0b2:	4a0e      	ldr	r2, [pc, #56]	@ (800a0ec <HAL_MspInit+0x44>)
 800a0b4:	f043 0301 	orr.w	r3, r3, #1
 800a0b8:	6613      	str	r3, [r2, #96]	@ 0x60
 800a0ba:	4b0c      	ldr	r3, [pc, #48]	@ (800a0ec <HAL_MspInit+0x44>)
 800a0bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0be:	f003 0301 	and.w	r3, r3, #1
 800a0c2:	607b      	str	r3, [r7, #4]
 800a0c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a0c6:	4b09      	ldr	r3, [pc, #36]	@ (800a0ec <HAL_MspInit+0x44>)
 800a0c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0ca:	4a08      	ldr	r2, [pc, #32]	@ (800a0ec <HAL_MspInit+0x44>)
 800a0cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a0d0:	6593      	str	r3, [r2, #88]	@ 0x58
 800a0d2:	4b06      	ldr	r3, [pc, #24]	@ (800a0ec <HAL_MspInit+0x44>)
 800a0d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a0da:	603b      	str	r3, [r7, #0]
 800a0dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800a0de:	f002 fa67 	bl	800c5b0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a0e2:	bf00      	nop
 800a0e4:	3708      	adds	r7, #8
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	bd80      	pop	{r7, pc}
 800a0ea:	bf00      	nop
 800a0ec:	40021000 	.word	0x40021000

0800a0f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b09e      	sub	sp, #120	@ 0x78
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a0f8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	601a      	str	r2, [r3, #0]
 800a100:	605a      	str	r2, [r3, #4]
 800a102:	609a      	str	r2, [r3, #8]
 800a104:	60da      	str	r2, [r3, #12]
 800a106:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a108:	f107 0310 	add.w	r3, r7, #16
 800a10c:	2254      	movs	r2, #84	@ 0x54
 800a10e:	2100      	movs	r1, #0
 800a110:	4618      	mov	r0, r3
 800a112:	f005 fdf7 	bl	800fd04 <memset>
  if(hadc->Instance==ADC1)
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a11e:	d134      	bne.n	800a18a <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800a120:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a124:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800a126:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800a12a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a12c:	f107 0310 	add.w	r3, r7, #16
 800a130:	4618      	mov	r0, r3
 800a132:	f002 ff7b 	bl	800d02c <HAL_RCCEx_PeriphCLKConfig>
 800a136:	4603      	mov	r3, r0
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d001      	beq.n	800a140 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800a13c:	f7ff ffac 	bl	800a098 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800a140:	4b14      	ldr	r3, [pc, #80]	@ (800a194 <HAL_ADC_MspInit+0xa4>)
 800a142:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a144:	4a13      	ldr	r2, [pc, #76]	@ (800a194 <HAL_ADC_MspInit+0xa4>)
 800a146:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a14a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a14c:	4b11      	ldr	r3, [pc, #68]	@ (800a194 <HAL_ADC_MspInit+0xa4>)
 800a14e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a150:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a154:	60fb      	str	r3, [r7, #12]
 800a156:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a158:	4b0e      	ldr	r3, [pc, #56]	@ (800a194 <HAL_ADC_MspInit+0xa4>)
 800a15a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a15c:	4a0d      	ldr	r2, [pc, #52]	@ (800a194 <HAL_ADC_MspInit+0xa4>)
 800a15e:	f043 0301 	orr.w	r3, r3, #1
 800a162:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a164:	4b0b      	ldr	r3, [pc, #44]	@ (800a194 <HAL_ADC_MspInit+0xa4>)
 800a166:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a168:	f003 0301 	and.w	r3, r3, #1
 800a16c:	60bb      	str	r3, [r7, #8]
 800a16e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800a170:	2301      	movs	r3, #1
 800a172:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a174:	2303      	movs	r3, #3
 800a176:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a178:	2300      	movs	r3, #0
 800a17a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a17c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a180:	4619      	mov	r1, r3
 800a182:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a186:	f001 fea3 	bl	800bed0 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800a18a:	bf00      	nop
 800a18c:	3778      	adds	r7, #120	@ 0x78
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}
 800a192:	bf00      	nop
 800a194:	40021000 	.word	0x40021000

0800a198 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b0a0      	sub	sp, #128	@ 0x80
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a1a0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	601a      	str	r2, [r3, #0]
 800a1a8:	605a      	str	r2, [r3, #4]
 800a1aa:	609a      	str	r2, [r3, #8]
 800a1ac:	60da      	str	r2, [r3, #12]
 800a1ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a1b0:	f107 0318 	add.w	r3, r7, #24
 800a1b4:	2254      	movs	r2, #84	@ 0x54
 800a1b6:	2100      	movs	r1, #0
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	f005 fda3 	bl	800fd04 <memset>
  if(hi2c->Instance==I2C1)
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	4a2d      	ldr	r2, [pc, #180]	@ (800a278 <HAL_I2C_MspInit+0xe0>)
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	d153      	bne.n	800a270 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800a1c8:	2340      	movs	r3, #64	@ 0x40
 800a1ca:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a1d0:	f107 0318 	add.w	r3, r7, #24
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	f002 ff29 	bl	800d02c <HAL_RCCEx_PeriphCLKConfig>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d001      	beq.n	800a1e4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800a1e0:	f7ff ff5a 	bl	800a098 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a1e4:	4b25      	ldr	r3, [pc, #148]	@ (800a27c <HAL_I2C_MspInit+0xe4>)
 800a1e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1e8:	4a24      	ldr	r2, [pc, #144]	@ (800a27c <HAL_I2C_MspInit+0xe4>)
 800a1ea:	f043 0301 	orr.w	r3, r3, #1
 800a1ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a1f0:	4b22      	ldr	r3, [pc, #136]	@ (800a27c <HAL_I2C_MspInit+0xe4>)
 800a1f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1f4:	f003 0301 	and.w	r3, r3, #1
 800a1f8:	617b      	str	r3, [r7, #20]
 800a1fa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a1fc:	4b1f      	ldr	r3, [pc, #124]	@ (800a27c <HAL_I2C_MspInit+0xe4>)
 800a1fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a200:	4a1e      	ldr	r2, [pc, #120]	@ (800a27c <HAL_I2C_MspInit+0xe4>)
 800a202:	f043 0302 	orr.w	r3, r3, #2
 800a206:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a208:	4b1c      	ldr	r3, [pc, #112]	@ (800a27c <HAL_I2C_MspInit+0xe4>)
 800a20a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a20c:	f003 0302 	and.w	r3, r3, #2
 800a210:	613b      	str	r3, [r7, #16]
 800a212:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800a214:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a218:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a21a:	2312      	movs	r3, #18
 800a21c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a21e:	2300      	movs	r3, #0
 800a220:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a222:	2300      	movs	r3, #0
 800a224:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800a226:	2304      	movs	r3, #4
 800a228:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a22a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800a22e:	4619      	mov	r1, r3
 800a230:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a234:	f001 fe4c 	bl	800bed0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800a238:	2380      	movs	r3, #128	@ 0x80
 800a23a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a23c:	2312      	movs	r3, #18
 800a23e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a240:	2300      	movs	r3, #0
 800a242:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a244:	2300      	movs	r3, #0
 800a246:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800a248:	2304      	movs	r3, #4
 800a24a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a24c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800a250:	4619      	mov	r1, r3
 800a252:	480b      	ldr	r0, [pc, #44]	@ (800a280 <HAL_I2C_MspInit+0xe8>)
 800a254:	f001 fe3c 	bl	800bed0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800a258:	4b08      	ldr	r3, [pc, #32]	@ (800a27c <HAL_I2C_MspInit+0xe4>)
 800a25a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a25c:	4a07      	ldr	r2, [pc, #28]	@ (800a27c <HAL_I2C_MspInit+0xe4>)
 800a25e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a262:	6593      	str	r3, [r2, #88]	@ 0x58
 800a264:	4b05      	ldr	r3, [pc, #20]	@ (800a27c <HAL_I2C_MspInit+0xe4>)
 800a266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a268:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a26c:	60fb      	str	r3, [r7, #12]
 800a26e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800a270:	bf00      	nop
 800a272:	3780      	adds	r7, #128	@ 0x80
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}
 800a278:	40005400 	.word	0x40005400
 800a27c:	40021000 	.word	0x40021000
 800a280:	48000400 	.word	0x48000400

0800a284 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b08a      	sub	sp, #40	@ 0x28
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a28c:	f107 0314 	add.w	r3, r7, #20
 800a290:	2200      	movs	r2, #0
 800a292:	601a      	str	r2, [r3, #0]
 800a294:	605a      	str	r2, [r3, #4]
 800a296:	609a      	str	r2, [r3, #8]
 800a298:	60da      	str	r2, [r3, #12]
 800a29a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	4a17      	ldr	r2, [pc, #92]	@ (800a300 <HAL_SPI_MspInit+0x7c>)
 800a2a2:	4293      	cmp	r3, r2
 800a2a4:	d128      	bne.n	800a2f8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800a2a6:	4b17      	ldr	r3, [pc, #92]	@ (800a304 <HAL_SPI_MspInit+0x80>)
 800a2a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a2aa:	4a16      	ldr	r2, [pc, #88]	@ (800a304 <HAL_SPI_MspInit+0x80>)
 800a2ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a2b0:	6613      	str	r3, [r2, #96]	@ 0x60
 800a2b2:	4b14      	ldr	r3, [pc, #80]	@ (800a304 <HAL_SPI_MspInit+0x80>)
 800a2b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a2b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a2ba:	613b      	str	r3, [r7, #16]
 800a2bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a2be:	4b11      	ldr	r3, [pc, #68]	@ (800a304 <HAL_SPI_MspInit+0x80>)
 800a2c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2c2:	4a10      	ldr	r2, [pc, #64]	@ (800a304 <HAL_SPI_MspInit+0x80>)
 800a2c4:	f043 0301 	orr.w	r3, r3, #1
 800a2c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a2ca:	4b0e      	ldr	r3, [pc, #56]	@ (800a304 <HAL_SPI_MspInit+0x80>)
 800a2cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2ce:	f003 0301 	and.w	r3, r3, #1
 800a2d2:	60fb      	str	r3, [r7, #12]
 800a2d4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800a2d6:	23e0      	movs	r3, #224	@ 0xe0
 800a2d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a2da:	2302      	movs	r3, #2
 800a2dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800a2e6:	2305      	movs	r3, #5
 800a2e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a2ea:	f107 0314 	add.w	r3, r7, #20
 800a2ee:	4619      	mov	r1, r3
 800a2f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a2f4:	f001 fdec 	bl	800bed0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800a2f8:	bf00      	nop
 800a2fa:	3728      	adds	r7, #40	@ 0x28
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	bd80      	pop	{r7, pc}
 800a300:	40013000 	.word	0x40013000
 800a304:	40021000 	.word	0x40021000

0800a308 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a308:	b480      	push	{r7}
 800a30a:	b085      	sub	sp, #20
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a318:	d10b      	bne.n	800a332 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a31a:	4b09      	ldr	r3, [pc, #36]	@ (800a340 <HAL_TIM_Base_MspInit+0x38>)
 800a31c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a31e:	4a08      	ldr	r2, [pc, #32]	@ (800a340 <HAL_TIM_Base_MspInit+0x38>)
 800a320:	f043 0301 	orr.w	r3, r3, #1
 800a324:	6593      	str	r3, [r2, #88]	@ 0x58
 800a326:	4b06      	ldr	r3, [pc, #24]	@ (800a340 <HAL_TIM_Base_MspInit+0x38>)
 800a328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a32a:	f003 0301 	and.w	r3, r3, #1
 800a32e:	60fb      	str	r3, [r7, #12]
 800a330:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800a332:	bf00      	nop
 800a334:	3714      	adds	r7, #20
 800a336:	46bd      	mov	sp, r7
 800a338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33c:	4770      	bx	lr
 800a33e:	bf00      	nop
 800a340:	40021000 	.word	0x40021000

0800a344 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a344:	b480      	push	{r7}
 800a346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800a348:	bf00      	nop
 800a34a:	e7fd      	b.n	800a348 <NMI_Handler+0x4>

0800a34c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a34c:	b480      	push	{r7}
 800a34e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a350:	bf00      	nop
 800a352:	e7fd      	b.n	800a350 <HardFault_Handler+0x4>

0800a354 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a354:	b480      	push	{r7}
 800a356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a358:	bf00      	nop
 800a35a:	e7fd      	b.n	800a358 <MemManage_Handler+0x4>

0800a35c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a35c:	b480      	push	{r7}
 800a35e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a360:	bf00      	nop
 800a362:	e7fd      	b.n	800a360 <BusFault_Handler+0x4>

0800a364 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a364:	b480      	push	{r7}
 800a366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a368:	bf00      	nop
 800a36a:	e7fd      	b.n	800a368 <UsageFault_Handler+0x4>

0800a36c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a36c:	b480      	push	{r7}
 800a36e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a370:	bf00      	nop
 800a372:	46bd      	mov	sp, r7
 800a374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a378:	4770      	bx	lr

0800a37a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a37a:	b480      	push	{r7}
 800a37c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a37e:	bf00      	nop
 800a380:	46bd      	mov	sp, r7
 800a382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a386:	4770      	bx	lr

0800a388 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a388:	b480      	push	{r7}
 800a38a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a38c:	bf00      	nop
 800a38e:	46bd      	mov	sp, r7
 800a390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a394:	4770      	bx	lr

0800a396 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a396:	b580      	push	{r7, lr}
 800a398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a39a:	f000 fae9 	bl	800a970 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a39e:	bf00      	nop
 800a3a0:	bd80      	pop	{r7, pc}

0800a3a2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800a3a2:	b580      	push	{r7, lr}
 800a3a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 800a3a6:	2000      	movs	r0, #0
 800a3a8:	f000 f9a0 	bl	800a6ec <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800a3ac:	bf00      	nop
 800a3ae:	bd80      	pop	{r7, pc}

0800a3b0 <_kill>:
{
  return 1;
}

int _kill(int pid, int sig)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b082      	sub	sp, #8
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
 800a3b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800a3ba:	f005 fd01 	bl	800fdc0 <__errno>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	2216      	movs	r2, #22
 800a3c2:	601a      	str	r2, [r3, #0]
  return -1;
 800a3c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	3708      	adds	r7, #8
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}

0800a3d0 <_exit>:

void _exit (int status)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b082      	sub	sp, #8
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800a3d8:	f04f 31ff 	mov.w	r1, #4294967295
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f7ff ffe7 	bl	800a3b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 800a3e2:	bf00      	nop
 800a3e4:	e7fd      	b.n	800a3e2 <_exit+0x12>

0800a3e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800a3e6:	b580      	push	{r7, lr}
 800a3e8:	b086      	sub	sp, #24
 800a3ea:	af00      	add	r7, sp, #0
 800a3ec:	60f8      	str	r0, [r7, #12]
 800a3ee:	60b9      	str	r1, [r7, #8]
 800a3f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	617b      	str	r3, [r7, #20]
 800a3f6:	e00a      	b.n	800a40e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800a3f8:	f3af 8000 	nop.w
 800a3fc:	4601      	mov	r1, r0
 800a3fe:	68bb      	ldr	r3, [r7, #8]
 800a400:	1c5a      	adds	r2, r3, #1
 800a402:	60ba      	str	r2, [r7, #8]
 800a404:	b2ca      	uxtb	r2, r1
 800a406:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a408:	697b      	ldr	r3, [r7, #20]
 800a40a:	3301      	adds	r3, #1
 800a40c:	617b      	str	r3, [r7, #20]
 800a40e:	697a      	ldr	r2, [r7, #20]
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	429a      	cmp	r2, r3
 800a414:	dbf0      	blt.n	800a3f8 <_read+0x12>
  }

  return len;
 800a416:	687b      	ldr	r3, [r7, #4]
}
 800a418:	4618      	mov	r0, r3
 800a41a:	3718      	adds	r7, #24
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}

0800a420 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b086      	sub	sp, #24
 800a424:	af00      	add	r7, sp, #0
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	60b9      	str	r1, [r7, #8]
 800a42a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a42c:	2300      	movs	r3, #0
 800a42e:	617b      	str	r3, [r7, #20]
 800a430:	e009      	b.n	800a446 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800a432:	68bb      	ldr	r3, [r7, #8]
 800a434:	1c5a      	adds	r2, r3, #1
 800a436:	60ba      	str	r2, [r7, #8]
 800a438:	781b      	ldrb	r3, [r3, #0]
 800a43a:	4618      	mov	r0, r3
 800a43c:	f000 f9d6 	bl	800a7ec <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a440:	697b      	ldr	r3, [r7, #20]
 800a442:	3301      	adds	r3, #1
 800a444:	617b      	str	r3, [r7, #20]
 800a446:	697a      	ldr	r2, [r7, #20]
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	429a      	cmp	r2, r3
 800a44c:	dbf1      	blt.n	800a432 <_write+0x12>
  }
  return len;
 800a44e:	687b      	ldr	r3, [r7, #4]
}
 800a450:	4618      	mov	r0, r3
 800a452:	3718      	adds	r7, #24
 800a454:	46bd      	mov	sp, r7
 800a456:	bd80      	pop	{r7, pc}

0800a458 <_close>:

int _close(int file)
{
 800a458:	b480      	push	{r7}
 800a45a:	b083      	sub	sp, #12
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800a460:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a464:	4618      	mov	r0, r3
 800a466:	370c      	adds	r7, #12
 800a468:	46bd      	mov	sp, r7
 800a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46e:	4770      	bx	lr

0800a470 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a470:	b480      	push	{r7}
 800a472:	b083      	sub	sp, #12
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800a480:	605a      	str	r2, [r3, #4]
  return 0;
 800a482:	2300      	movs	r3, #0
}
 800a484:	4618      	mov	r0, r3
 800a486:	370c      	adds	r7, #12
 800a488:	46bd      	mov	sp, r7
 800a48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48e:	4770      	bx	lr

0800a490 <_isatty>:

int _isatty(int file)
{
 800a490:	b480      	push	{r7}
 800a492:	b083      	sub	sp, #12
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800a498:	2301      	movs	r3, #1
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	370c      	adds	r7, #12
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a4:	4770      	bx	lr

0800a4a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a4a6:	b480      	push	{r7}
 800a4a8:	b085      	sub	sp, #20
 800a4aa:	af00      	add	r7, sp, #0
 800a4ac:	60f8      	str	r0, [r7, #12]
 800a4ae:	60b9      	str	r1, [r7, #8]
 800a4b0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800a4b2:	2300      	movs	r3, #0
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	3714      	adds	r7, #20
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4be:	4770      	bx	lr

0800a4c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b086      	sub	sp, #24
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a4c8:	4a14      	ldr	r2, [pc, #80]	@ (800a51c <_sbrk+0x5c>)
 800a4ca:	4b15      	ldr	r3, [pc, #84]	@ (800a520 <_sbrk+0x60>)
 800a4cc:	1ad3      	subs	r3, r2, r3
 800a4ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a4d0:	697b      	ldr	r3, [r7, #20]
 800a4d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a4d4:	4b13      	ldr	r3, [pc, #76]	@ (800a524 <_sbrk+0x64>)
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d102      	bne.n	800a4e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a4dc:	4b11      	ldr	r3, [pc, #68]	@ (800a524 <_sbrk+0x64>)
 800a4de:	4a12      	ldr	r2, [pc, #72]	@ (800a528 <_sbrk+0x68>)
 800a4e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a4e2:	4b10      	ldr	r3, [pc, #64]	@ (800a524 <_sbrk+0x64>)
 800a4e4:	681a      	ldr	r2, [r3, #0]
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	4413      	add	r3, r2
 800a4ea:	693a      	ldr	r2, [r7, #16]
 800a4ec:	429a      	cmp	r2, r3
 800a4ee:	d207      	bcs.n	800a500 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a4f0:	f005 fc66 	bl	800fdc0 <__errno>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	220c      	movs	r2, #12
 800a4f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a4fa:	f04f 33ff 	mov.w	r3, #4294967295
 800a4fe:	e009      	b.n	800a514 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a500:	4b08      	ldr	r3, [pc, #32]	@ (800a524 <_sbrk+0x64>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a506:	4b07      	ldr	r3, [pc, #28]	@ (800a524 <_sbrk+0x64>)
 800a508:	681a      	ldr	r2, [r3, #0]
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	4413      	add	r3, r2
 800a50e:	4a05      	ldr	r2, [pc, #20]	@ (800a524 <_sbrk+0x64>)
 800a510:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800a512:	68fb      	ldr	r3, [r7, #12]
}
 800a514:	4618      	mov	r0, r3
 800a516:	3718      	adds	r7, #24
 800a518:	46bd      	mov	sp, r7
 800a51a:	bd80      	pop	{r7, pc}
 800a51c:	20020000 	.word	0x20020000
 800a520:	00000400 	.word	0x00000400
 800a524:	20000598 	.word	0x20000598
 800a528:	20000790 	.word	0x20000790

0800a52c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800a52c:	b480      	push	{r7}
 800a52e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800a530:	4b06      	ldr	r3, [pc, #24]	@ (800a54c <SystemInit+0x20>)
 800a532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a536:	4a05      	ldr	r2, [pc, #20]	@ (800a54c <SystemInit+0x20>)
 800a538:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a53c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800a540:	bf00      	nop
 800a542:	46bd      	mov	sp, r7
 800a544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a548:	4770      	bx	lr
 800a54a:	bf00      	nop
 800a54c:	e000ed00 	.word	0xe000ed00

0800a550 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800a550:	480d      	ldr	r0, [pc, #52]	@ (800a588 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800a552:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800a554:	f7ff ffea 	bl	800a52c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800a558:	480c      	ldr	r0, [pc, #48]	@ (800a58c <LoopForever+0x6>)
  ldr r1, =_edata
 800a55a:	490d      	ldr	r1, [pc, #52]	@ (800a590 <LoopForever+0xa>)
  ldr r2, =_sidata
 800a55c:	4a0d      	ldr	r2, [pc, #52]	@ (800a594 <LoopForever+0xe>)
  movs r3, #0
 800a55e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800a560:	e002      	b.n	800a568 <LoopCopyDataInit>

0800a562 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a562:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a564:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a566:	3304      	adds	r3, #4

0800a568 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a568:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a56a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a56c:	d3f9      	bcc.n	800a562 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a56e:	4a0a      	ldr	r2, [pc, #40]	@ (800a598 <LoopForever+0x12>)
  ldr r4, =_ebss
 800a570:	4c0a      	ldr	r4, [pc, #40]	@ (800a59c <LoopForever+0x16>)
  movs r3, #0
 800a572:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a574:	e001      	b.n	800a57a <LoopFillZerobss>

0800a576 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a576:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a578:	3204      	adds	r2, #4

0800a57a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a57a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a57c:	d3fb      	bcc.n	800a576 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800a57e:	f005 fc25 	bl	800fdcc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800a582:	f7ff fb69 	bl	8009c58 <main>

0800a586 <LoopForever>:

LoopForever:
    b LoopForever
 800a586:	e7fe      	b.n	800a586 <LoopForever>
  ldr   r0, =_estack
 800a588:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800a58c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a590:	20000148 	.word	0x20000148
  ldr r2, =_sidata
 800a594:	080125cc 	.word	0x080125cc
  ldr r2, =_sbss
 800a598:	20000148 	.word	0x20000148
  ldr r4, =_ebss
 800a59c:	2000078c 	.word	0x2000078c

0800a5a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800a5a0:	e7fe      	b.n	800a5a0 <ADC1_2_IRQHandler>
	...

0800a5a4 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b088      	sub	sp, #32
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 800a5ae:	4b16      	ldr	r3, [pc, #88]	@ (800a608 <BSP_LED_Init+0x64>)
 800a5b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5b2:	4a15      	ldr	r2, [pc, #84]	@ (800a608 <BSP_LED_Init+0x64>)
 800a5b4:	f043 0301 	orr.w	r3, r3, #1
 800a5b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a5ba:	4b13      	ldr	r3, [pc, #76]	@ (800a608 <BSP_LED_Init+0x64>)
 800a5bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5be:	f003 0301 	and.w	r3, r3, #1
 800a5c2:	60bb      	str	r3, [r7, #8]
 800a5c4:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 800a5c6:	2320      	movs	r3, #32
 800a5c8:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a5d2:	2303      	movs	r3, #3
 800a5d4:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800a5d6:	79fb      	ldrb	r3, [r7, #7]
 800a5d8:	4a0c      	ldr	r2, [pc, #48]	@ (800a60c <BSP_LED_Init+0x68>)
 800a5da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a5de:	f107 020c 	add.w	r2, r7, #12
 800a5e2:	4611      	mov	r1, r2
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	f001 fc73 	bl	800bed0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800a5ea:	79fb      	ldrb	r3, [r7, #7]
 800a5ec:	4a07      	ldr	r2, [pc, #28]	@ (800a60c <BSP_LED_Init+0x68>)
 800a5ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a5f2:	2120      	movs	r1, #32
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	f001 fdec 	bl	800c1d4 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800a5fc:	2300      	movs	r3, #0
}
 800a5fe:	4618      	mov	r0, r3
 800a600:	3720      	adds	r7, #32
 800a602:	46bd      	mov	sp, r7
 800a604:	bd80      	pop	{r7, pc}
 800a606:	bf00      	nop
 800a608:	40021000 	.word	0x40021000
 800a60c:	200000d0 	.word	0x200000d0

0800a610 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b088      	sub	sp, #32
 800a614:	af00      	add	r7, sp, #0
 800a616:	4603      	mov	r3, r0
 800a618:	460a      	mov	r2, r1
 800a61a:	71fb      	strb	r3, [r7, #7]
 800a61c:	4613      	mov	r3, r2
 800a61e:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 800a620:	4b2c      	ldr	r3, [pc, #176]	@ (800a6d4 <BSP_PB_Init+0xc4>)
 800a622:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a624:	4a2b      	ldr	r2, [pc, #172]	@ (800a6d4 <BSP_PB_Init+0xc4>)
 800a626:	f043 0304 	orr.w	r3, r3, #4
 800a62a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a62c:	4b29      	ldr	r3, [pc, #164]	@ (800a6d4 <BSP_PB_Init+0xc4>)
 800a62e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a630:	f003 0304 	and.w	r3, r3, #4
 800a634:	60bb      	str	r3, [r7, #8]
 800a636:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 800a638:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a63c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 800a63e:	2302      	movs	r3, #2
 800a640:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800a642:	2302      	movs	r3, #2
 800a644:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 800a646:	79bb      	ldrb	r3, [r7, #6]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d10c      	bne.n	800a666 <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800a64c:	2300      	movs	r3, #0
 800a64e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800a650:	79fb      	ldrb	r3, [r7, #7]
 800a652:	4a21      	ldr	r2, [pc, #132]	@ (800a6d8 <BSP_PB_Init+0xc8>)
 800a654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a658:	f107 020c 	add.w	r2, r7, #12
 800a65c:	4611      	mov	r1, r2
 800a65e:	4618      	mov	r0, r3
 800a660:	f001 fc36 	bl	800bed0 <HAL_GPIO_Init>
 800a664:	e031      	b.n	800a6ca <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 800a666:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800a66a:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800a66c:	79fb      	ldrb	r3, [r7, #7]
 800a66e:	4a1a      	ldr	r2, [pc, #104]	@ (800a6d8 <BSP_PB_Init+0xc8>)
 800a670:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a674:	f107 020c 	add.w	r2, r7, #12
 800a678:	4611      	mov	r1, r2
 800a67a:	4618      	mov	r0, r3
 800a67c:	f001 fc28 	bl	800bed0 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 800a680:	79fb      	ldrb	r3, [r7, #7]
 800a682:	00db      	lsls	r3, r3, #3
 800a684:	4a15      	ldr	r2, [pc, #84]	@ (800a6dc <BSP_PB_Init+0xcc>)
 800a686:	441a      	add	r2, r3
 800a688:	79fb      	ldrb	r3, [r7, #7]
 800a68a:	4915      	ldr	r1, [pc, #84]	@ (800a6e0 <BSP_PB_Init+0xd0>)
 800a68c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800a690:	4619      	mov	r1, r3
 800a692:	4610      	mov	r0, r2
 800a694:	f001 fbd8 	bl	800be48 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800a698:	79fb      	ldrb	r3, [r7, #7]
 800a69a:	00db      	lsls	r3, r3, #3
 800a69c:	4a0f      	ldr	r2, [pc, #60]	@ (800a6dc <BSP_PB_Init+0xcc>)
 800a69e:	1898      	adds	r0, r3, r2
 800a6a0:	79fb      	ldrb	r3, [r7, #7]
 800a6a2:	4a10      	ldr	r2, [pc, #64]	@ (800a6e4 <BSP_PB_Init+0xd4>)
 800a6a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6a8:	461a      	mov	r2, r3
 800a6aa:	2100      	movs	r1, #0
 800a6ac:	f001 fbaf 	bl	800be0e <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800a6b0:	2028      	movs	r0, #40	@ 0x28
 800a6b2:	79fb      	ldrb	r3, [r7, #7]
 800a6b4:	4a0c      	ldr	r2, [pc, #48]	@ (800a6e8 <BSP_PB_Init+0xd8>)
 800a6b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	4619      	mov	r1, r3
 800a6be:	f001 fb72 	bl	800bda6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800a6c2:	2328      	movs	r3, #40	@ 0x28
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	f001 fb88 	bl	800bdda <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 800a6ca:	2300      	movs	r3, #0
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	3720      	adds	r7, #32
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}
 800a6d4:	40021000 	.word	0x40021000
 800a6d8:	200000d4 	.word	0x200000d4
 800a6dc:	2000059c 	.word	0x2000059c
 800a6e0:	08012450 	.word	0x08012450
 800a6e4:	200000dc 	.word	0x200000dc
 800a6e8:	200000e0 	.word	0x200000e0

0800a6ec <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b082      	sub	sp, #8
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	4603      	mov	r3, r0
 800a6f4:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800a6f6:	79fb      	ldrb	r3, [r7, #7]
 800a6f8:	00db      	lsls	r3, r3, #3
 800a6fa:	4a04      	ldr	r2, [pc, #16]	@ (800a70c <BSP_PB_IRQHandler+0x20>)
 800a6fc:	4413      	add	r3, r2
 800a6fe:	4618      	mov	r0, r3
 800a700:	f001 fbb6 	bl	800be70 <HAL_EXTI_IRQHandler>
}
 800a704:	bf00      	nop
 800a706:	3708      	adds	r7, #8
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}
 800a70c:	2000059c 	.word	0x2000059c

0800a710 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 800a710:	b480      	push	{r7}
 800a712:	b083      	sub	sp, #12
 800a714:	af00      	add	r7, sp, #0
 800a716:	4603      	mov	r3, r0
 800a718:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 800a71a:	bf00      	nop
 800a71c:	370c      	adds	r7, #12
 800a71e:	46bd      	mov	sp, r7
 800a720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a724:	4770      	bx	lr
	...

0800a728 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b084      	sub	sp, #16
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	4603      	mov	r3, r0
 800a730:	6039      	str	r1, [r7, #0]
 800a732:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800a734:	2300      	movs	r3, #0
 800a736:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 800a738:	79fb      	ldrb	r3, [r7, #7]
 800a73a:	2b01      	cmp	r3, #1
 800a73c:	d903      	bls.n	800a746 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800a73e:	f06f 0301 	mvn.w	r3, #1
 800a742:	60fb      	str	r3, [r7, #12]
 800a744:	e018      	b.n	800a778 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800a746:	79fb      	ldrb	r3, [r7, #7]
 800a748:	2294      	movs	r2, #148	@ 0x94
 800a74a:	fb02 f303 	mul.w	r3, r2, r3
 800a74e:	4a0d      	ldr	r2, [pc, #52]	@ (800a784 <BSP_COM_Init+0x5c>)
 800a750:	4413      	add	r3, r2
 800a752:	4618      	mov	r0, r3
 800a754:	f000 f86e 	bl	800a834 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 800a758:	79fb      	ldrb	r3, [r7, #7]
 800a75a:	2294      	movs	r2, #148	@ 0x94
 800a75c:	fb02 f303 	mul.w	r3, r2, r3
 800a760:	4a08      	ldr	r2, [pc, #32]	@ (800a784 <BSP_COM_Init+0x5c>)
 800a762:	4413      	add	r3, r2
 800a764:	6839      	ldr	r1, [r7, #0]
 800a766:	4618      	mov	r0, r3
 800a768:	f000 f80e 	bl	800a788 <MX_LPUART1_Init>
 800a76c:	4603      	mov	r3, r0
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d002      	beq.n	800a778 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 800a772:	f06f 0303 	mvn.w	r3, #3
 800a776:	e000      	b.n	800a77a <BSP_COM_Init+0x52>
    }
  }

  return ret;
 800a778:	68fb      	ldr	r3, [r7, #12]
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3710      	adds	r7, #16
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}
 800a782:	bf00      	nop
 800a784:	200005a4 	.word	0x200005a4

0800a788 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b082      	sub	sp, #8
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
 800a790:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800a792:	4b15      	ldr	r3, [pc, #84]	@ (800a7e8 <MX_LPUART1_Init+0x60>)
 800a794:	681a      	ldr	r2, [r3, #0]
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	681a      	ldr	r2, [r3, #0]
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	220c      	movs	r2, #12
 800a7a6:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	895b      	ldrh	r3, [r3, #10]
 800a7ac:	461a      	mov	r2, r3
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	685a      	ldr	r2, [r3, #4]
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	891b      	ldrh	r3, [r3, #8]
 800a7be:	461a      	mov	r2, r3
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	899b      	ldrh	r3, [r3, #12]
 800a7c8:	461a      	mov	r2, r3
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800a7d4:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 800a7d6:	6878      	ldr	r0, [r7, #4]
 800a7d8:	f004 f988 	bl	800eaec <HAL_UART_Init>
 800a7dc:	4603      	mov	r3, r0
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	3708      	adds	r7, #8
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}
 800a7e6:	bf00      	nop
 800a7e8:	200000d8 	.word	0x200000d8

0800a7ec <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b082      	sub	sp, #8
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 800a7f4:	4b09      	ldr	r3, [pc, #36]	@ (800a81c <__io_putchar+0x30>)
 800a7f6:	781b      	ldrb	r3, [r3, #0]
 800a7f8:	461a      	mov	r2, r3
 800a7fa:	2394      	movs	r3, #148	@ 0x94
 800a7fc:	fb02 f303 	mul.w	r3, r2, r3
 800a800:	4a07      	ldr	r2, [pc, #28]	@ (800a820 <__io_putchar+0x34>)
 800a802:	1898      	adds	r0, r3, r2
 800a804:	1d39      	adds	r1, r7, #4
 800a806:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800a80a:	2201      	movs	r2, #1
 800a80c:	f004 f9c8 	bl	800eba0 <HAL_UART_Transmit>
  return ch;
 800a810:	687b      	ldr	r3, [r7, #4]
}
 800a812:	4618      	mov	r0, r3
 800a814:	3708      	adds	r7, #8
 800a816:	46bd      	mov	sp, r7
 800a818:	bd80      	pop	{r7, pc}
 800a81a:	bf00      	nop
 800a81c:	20000638 	.word	0x20000638
 800a820:	200005a4 	.word	0x200005a4

0800a824 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 800a824:	b580      	push	{r7, lr}
 800a826:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800a828:	2000      	movs	r0, #0
 800a82a:	f7ff ff71 	bl	800a710 <BSP_PB_Callback>
}
 800a82e:	bf00      	nop
 800a830:	bd80      	pop	{r7, pc}
	...

0800a834 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b08a      	sub	sp, #40	@ 0x28
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 800a83c:	4b22      	ldr	r3, [pc, #136]	@ (800a8c8 <COM1_MspInit+0x94>)
 800a83e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a840:	4a21      	ldr	r2, [pc, #132]	@ (800a8c8 <COM1_MspInit+0x94>)
 800a842:	f043 0301 	orr.w	r3, r3, #1
 800a846:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a848:	4b1f      	ldr	r3, [pc, #124]	@ (800a8c8 <COM1_MspInit+0x94>)
 800a84a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a84c:	f003 0301 	and.w	r3, r3, #1
 800a850:	613b      	str	r3, [r7, #16]
 800a852:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800a854:	4b1c      	ldr	r3, [pc, #112]	@ (800a8c8 <COM1_MspInit+0x94>)
 800a856:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a858:	4a1b      	ldr	r2, [pc, #108]	@ (800a8c8 <COM1_MspInit+0x94>)
 800a85a:	f043 0301 	orr.w	r3, r3, #1
 800a85e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a860:	4b19      	ldr	r3, [pc, #100]	@ (800a8c8 <COM1_MspInit+0x94>)
 800a862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a864:	f003 0301 	and.w	r3, r3, #1
 800a868:	60fb      	str	r3, [r7, #12]
 800a86a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 800a86c:	4b16      	ldr	r3, [pc, #88]	@ (800a8c8 <COM1_MspInit+0x94>)
 800a86e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a870:	4a15      	ldr	r2, [pc, #84]	@ (800a8c8 <COM1_MspInit+0x94>)
 800a872:	f043 0301 	orr.w	r3, r3, #1
 800a876:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800a878:	4b13      	ldr	r3, [pc, #76]	@ (800a8c8 <COM1_MspInit+0x94>)
 800a87a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a87c:	f003 0301 	and.w	r3, r3, #1
 800a880:	60bb      	str	r3, [r7, #8]
 800a882:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 800a884:	2304      	movs	r3, #4
 800a886:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800a888:	2302      	movs	r3, #2
 800a88a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800a88c:	2302      	movs	r3, #2
 800a88e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800a890:	2301      	movs	r3, #1
 800a892:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 800a894:	230c      	movs	r3, #12
 800a896:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 800a898:	f107 0314 	add.w	r3, r7, #20
 800a89c:	4619      	mov	r1, r3
 800a89e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a8a2:	f001 fb15 	bl	800bed0 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 800a8a6:	2308      	movs	r3, #8
 800a8a8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800a8aa:	2302      	movs	r3, #2
 800a8ac:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800a8ae:	230c      	movs	r3, #12
 800a8b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800a8b2:	f107 0314 	add.w	r3, r7, #20
 800a8b6:	4619      	mov	r1, r3
 800a8b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a8bc:	f001 fb08 	bl	800bed0 <HAL_GPIO_Init>
}
 800a8c0:	bf00      	nop
 800a8c2:	3728      	adds	r7, #40	@ 0x28
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	bd80      	pop	{r7, pc}
 800a8c8:	40021000 	.word	0x40021000

0800a8cc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b082      	sub	sp, #8
 800a8d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a8d6:	2003      	movs	r0, #3
 800a8d8:	f001 fa5a 	bl	800bd90 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a8dc:	2000      	movs	r0, #0
 800a8de:	f000 f80d 	bl	800a8fc <HAL_InitTick>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d002      	beq.n	800a8ee <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800a8e8:	2301      	movs	r3, #1
 800a8ea:	71fb      	strb	r3, [r7, #7]
 800a8ec:	e001      	b.n	800a8f2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800a8ee:	f7ff fbdb 	bl	800a0a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a8f2:	79fb      	ldrb	r3, [r7, #7]

}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3708      	adds	r7, #8
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}

0800a8fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b084      	sub	sp, #16
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800a904:	2300      	movs	r3, #0
 800a906:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800a908:	4b16      	ldr	r3, [pc, #88]	@ (800a964 <HAL_InitTick+0x68>)
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d022      	beq.n	800a956 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800a910:	4b15      	ldr	r3, [pc, #84]	@ (800a968 <HAL_InitTick+0x6c>)
 800a912:	681a      	ldr	r2, [r3, #0]
 800a914:	4b13      	ldr	r3, [pc, #76]	@ (800a964 <HAL_InitTick+0x68>)
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800a91c:	fbb1 f3f3 	udiv	r3, r1, r3
 800a920:	fbb2 f3f3 	udiv	r3, r2, r3
 800a924:	4618      	mov	r0, r3
 800a926:	f001 fa66 	bl	800bdf6 <HAL_SYSTICK_Config>
 800a92a:	4603      	mov	r3, r0
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d10f      	bne.n	800a950 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2b0f      	cmp	r3, #15
 800a934:	d809      	bhi.n	800a94a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a936:	2200      	movs	r2, #0
 800a938:	6879      	ldr	r1, [r7, #4]
 800a93a:	f04f 30ff 	mov.w	r0, #4294967295
 800a93e:	f001 fa32 	bl	800bda6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800a942:	4a0a      	ldr	r2, [pc, #40]	@ (800a96c <HAL_InitTick+0x70>)
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	6013      	str	r3, [r2, #0]
 800a948:	e007      	b.n	800a95a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800a94a:	2301      	movs	r3, #1
 800a94c:	73fb      	strb	r3, [r7, #15]
 800a94e:	e004      	b.n	800a95a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800a950:	2301      	movs	r3, #1
 800a952:	73fb      	strb	r3, [r7, #15]
 800a954:	e001      	b.n	800a95a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800a956:	2301      	movs	r3, #1
 800a958:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800a95a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	3710      	adds	r7, #16
 800a960:	46bd      	mov	sp, r7
 800a962:	bd80      	pop	{r7, pc}
 800a964:	200000e8 	.word	0x200000e8
 800a968:	200000cc 	.word	0x200000cc
 800a96c:	200000e4 	.word	0x200000e4

0800a970 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a970:	b480      	push	{r7}
 800a972:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a974:	4b05      	ldr	r3, [pc, #20]	@ (800a98c <HAL_IncTick+0x1c>)
 800a976:	681a      	ldr	r2, [r3, #0]
 800a978:	4b05      	ldr	r3, [pc, #20]	@ (800a990 <HAL_IncTick+0x20>)
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	4413      	add	r3, r2
 800a97e:	4a03      	ldr	r2, [pc, #12]	@ (800a98c <HAL_IncTick+0x1c>)
 800a980:	6013      	str	r3, [r2, #0]
}
 800a982:	bf00      	nop
 800a984:	46bd      	mov	sp, r7
 800a986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98a:	4770      	bx	lr
 800a98c:	2000063c 	.word	0x2000063c
 800a990:	200000e8 	.word	0x200000e8

0800a994 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a994:	b480      	push	{r7}
 800a996:	af00      	add	r7, sp, #0
  return uwTick;
 800a998:	4b03      	ldr	r3, [pc, #12]	@ (800a9a8 <HAL_GetTick+0x14>)
 800a99a:	681b      	ldr	r3, [r3, #0]
}
 800a99c:	4618      	mov	r0, r3
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a4:	4770      	bx	lr
 800a9a6:	bf00      	nop
 800a9a8:	2000063c 	.word	0x2000063c

0800a9ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b084      	sub	sp, #16
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a9b4:	f7ff ffee 	bl	800a994 <HAL_GetTick>
 800a9b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9c4:	d004      	beq.n	800a9d0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800a9c6:	4b09      	ldr	r3, [pc, #36]	@ (800a9ec <HAL_Delay+0x40>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	68fa      	ldr	r2, [r7, #12]
 800a9cc:	4413      	add	r3, r2
 800a9ce:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800a9d0:	bf00      	nop
 800a9d2:	f7ff ffdf 	bl	800a994 <HAL_GetTick>
 800a9d6:	4602      	mov	r2, r0
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	1ad3      	subs	r3, r2, r3
 800a9dc:	68fa      	ldr	r2, [r7, #12]
 800a9de:	429a      	cmp	r2, r3
 800a9e0:	d8f7      	bhi.n	800a9d2 <HAL_Delay+0x26>
  {
  }
}
 800a9e2:	bf00      	nop
 800a9e4:	bf00      	nop
 800a9e6:	3710      	adds	r7, #16
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	bd80      	pop	{r7, pc}
 800a9ec:	200000e8 	.word	0x200000e8

0800a9f0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b083      	sub	sp, #12
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
 800a9f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	689b      	ldr	r3, [r3, #8]
 800a9fe:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	431a      	orrs	r2, r3
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	609a      	str	r2, [r3, #8]
}
 800aa0a:	bf00      	nop
 800aa0c:	370c      	adds	r7, #12
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa14:	4770      	bx	lr

0800aa16 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800aa16:	b480      	push	{r7}
 800aa18:	b083      	sub	sp, #12
 800aa1a:	af00      	add	r7, sp, #0
 800aa1c:	6078      	str	r0, [r7, #4]
 800aa1e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	689b      	ldr	r3, [r3, #8]
 800aa24:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	431a      	orrs	r2, r3
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	609a      	str	r2, [r3, #8]
}
 800aa30:	bf00      	nop
 800aa32:	370c      	adds	r7, #12
 800aa34:	46bd      	mov	sp, r7
 800aa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3a:	4770      	bx	lr

0800aa3c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b083      	sub	sp, #12
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	689b      	ldr	r3, [r3, #8]
 800aa48:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	370c      	adds	r7, #12
 800aa50:	46bd      	mov	sp, r7
 800aa52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa56:	4770      	bx	lr

0800aa58 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b087      	sub	sp, #28
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	60f8      	str	r0, [r7, #12]
 800aa60:	60b9      	str	r1, [r7, #8]
 800aa62:	607a      	str	r2, [r7, #4]
 800aa64:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	3360      	adds	r3, #96	@ 0x60
 800aa6a:	461a      	mov	r2, r3
 800aa6c:	68bb      	ldr	r3, [r7, #8]
 800aa6e:	009b      	lsls	r3, r3, #2
 800aa70:	4413      	add	r3, r2
 800aa72:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800aa74:	697b      	ldr	r3, [r7, #20]
 800aa76:	681a      	ldr	r2, [r3, #0]
 800aa78:	4b08      	ldr	r3, [pc, #32]	@ (800aa9c <LL_ADC_SetOffset+0x44>)
 800aa7a:	4013      	ands	r3, r2
 800aa7c:	687a      	ldr	r2, [r7, #4]
 800aa7e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800aa82:	683a      	ldr	r2, [r7, #0]
 800aa84:	430a      	orrs	r2, r1
 800aa86:	4313      	orrs	r3, r2
 800aa88:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800aa90:	bf00      	nop
 800aa92:	371c      	adds	r7, #28
 800aa94:	46bd      	mov	sp, r7
 800aa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9a:	4770      	bx	lr
 800aa9c:	03fff000 	.word	0x03fff000

0800aaa0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800aaa0:	b480      	push	{r7}
 800aaa2:	b085      	sub	sp, #20
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	6078      	str	r0, [r7, #4]
 800aaa8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	3360      	adds	r3, #96	@ 0x60
 800aaae:	461a      	mov	r2, r3
 800aab0:	683b      	ldr	r3, [r7, #0]
 800aab2:	009b      	lsls	r3, r3, #2
 800aab4:	4413      	add	r3, r2
 800aab6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800aac0:	4618      	mov	r0, r3
 800aac2:	3714      	adds	r7, #20
 800aac4:	46bd      	mov	sp, r7
 800aac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaca:	4770      	bx	lr

0800aacc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800aacc:	b480      	push	{r7}
 800aace:	b087      	sub	sp, #28
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	60f8      	str	r0, [r7, #12]
 800aad4:	60b9      	str	r1, [r7, #8]
 800aad6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	3360      	adds	r3, #96	@ 0x60
 800aadc:	461a      	mov	r2, r3
 800aade:	68bb      	ldr	r3, [r7, #8]
 800aae0:	009b      	lsls	r3, r3, #2
 800aae2:	4413      	add	r3, r2
 800aae4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800aae6:	697b      	ldr	r3, [r7, #20]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	431a      	orrs	r2, r3
 800aaf2:	697b      	ldr	r3, [r7, #20]
 800aaf4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800aaf6:	bf00      	nop
 800aaf8:	371c      	adds	r7, #28
 800aafa:	46bd      	mov	sp, r7
 800aafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab00:	4770      	bx	lr

0800ab02 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800ab02:	b480      	push	{r7}
 800ab04:	b087      	sub	sp, #28
 800ab06:	af00      	add	r7, sp, #0
 800ab08:	60f8      	str	r0, [r7, #12]
 800ab0a:	60b9      	str	r1, [r7, #8]
 800ab0c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	3360      	adds	r3, #96	@ 0x60
 800ab12:	461a      	mov	r2, r3
 800ab14:	68bb      	ldr	r3, [r7, #8]
 800ab16:	009b      	lsls	r3, r3, #2
 800ab18:	4413      	add	r3, r2
 800ab1a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ab1c:	697b      	ldr	r3, [r7, #20]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	431a      	orrs	r2, r3
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800ab2c:	bf00      	nop
 800ab2e:	371c      	adds	r7, #28
 800ab30:	46bd      	mov	sp, r7
 800ab32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab36:	4770      	bx	lr

0800ab38 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b087      	sub	sp, #28
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	60f8      	str	r0, [r7, #12]
 800ab40:	60b9      	str	r1, [r7, #8]
 800ab42:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	3360      	adds	r3, #96	@ 0x60
 800ab48:	461a      	mov	r2, r3
 800ab4a:	68bb      	ldr	r3, [r7, #8]
 800ab4c:	009b      	lsls	r3, r3, #2
 800ab4e:	4413      	add	r3, r2
 800ab50:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	431a      	orrs	r2, r3
 800ab5e:	697b      	ldr	r3, [r7, #20]
 800ab60:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800ab62:	bf00      	nop
 800ab64:	371c      	adds	r7, #28
 800ab66:	46bd      	mov	sp, r7
 800ab68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6c:	4770      	bx	lr

0800ab6e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800ab6e:	b480      	push	{r7}
 800ab70:	b083      	sub	sp, #12
 800ab72:	af00      	add	r7, sp, #0
 800ab74:	6078      	str	r0, [r7, #4]
 800ab76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	695b      	ldr	r3, [r3, #20]
 800ab7c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	431a      	orrs	r2, r3
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	615a      	str	r2, [r3, #20]
}
 800ab88:	bf00      	nop
 800ab8a:	370c      	adds	r7, #12
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr

0800ab94 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800ab94:	b480      	push	{r7}
 800ab96:	b087      	sub	sp, #28
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	60f8      	str	r0, [r7, #12]
 800ab9c:	60b9      	str	r1, [r7, #8]
 800ab9e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	3330      	adds	r3, #48	@ 0x30
 800aba4:	461a      	mov	r2, r3
 800aba6:	68bb      	ldr	r3, [r7, #8]
 800aba8:	0a1b      	lsrs	r3, r3, #8
 800abaa:	009b      	lsls	r3, r3, #2
 800abac:	f003 030c 	and.w	r3, r3, #12
 800abb0:	4413      	add	r3, r2
 800abb2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	681a      	ldr	r2, [r3, #0]
 800abb8:	68bb      	ldr	r3, [r7, #8]
 800abba:	f003 031f 	and.w	r3, r3, #31
 800abbe:	211f      	movs	r1, #31
 800abc0:	fa01 f303 	lsl.w	r3, r1, r3
 800abc4:	43db      	mvns	r3, r3
 800abc6:	401a      	ands	r2, r3
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	0e9b      	lsrs	r3, r3, #26
 800abcc:	f003 011f 	and.w	r1, r3, #31
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	f003 031f 	and.w	r3, r3, #31
 800abd6:	fa01 f303 	lsl.w	r3, r1, r3
 800abda:	431a      	orrs	r2, r3
 800abdc:	697b      	ldr	r3, [r7, #20]
 800abde:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800abe0:	bf00      	nop
 800abe2:	371c      	adds	r7, #28
 800abe4:	46bd      	mov	sp, r7
 800abe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abea:	4770      	bx	lr

0800abec <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800abec:	b480      	push	{r7}
 800abee:	b087      	sub	sp, #28
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	60f8      	str	r0, [r7, #12]
 800abf4:	60b9      	str	r1, [r7, #8]
 800abf6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	3314      	adds	r3, #20
 800abfc:	461a      	mov	r2, r3
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	0e5b      	lsrs	r3, r3, #25
 800ac02:	009b      	lsls	r3, r3, #2
 800ac04:	f003 0304 	and.w	r3, r3, #4
 800ac08:	4413      	add	r3, r2
 800ac0a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800ac0c:	697b      	ldr	r3, [r7, #20]
 800ac0e:	681a      	ldr	r2, [r3, #0]
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	0d1b      	lsrs	r3, r3, #20
 800ac14:	f003 031f 	and.w	r3, r3, #31
 800ac18:	2107      	movs	r1, #7
 800ac1a:	fa01 f303 	lsl.w	r3, r1, r3
 800ac1e:	43db      	mvns	r3, r3
 800ac20:	401a      	ands	r2, r3
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	0d1b      	lsrs	r3, r3, #20
 800ac26:	f003 031f 	and.w	r3, r3, #31
 800ac2a:	6879      	ldr	r1, [r7, #4]
 800ac2c:	fa01 f303 	lsl.w	r3, r1, r3
 800ac30:	431a      	orrs	r2, r3
 800ac32:	697b      	ldr	r3, [r7, #20]
 800ac34:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800ac36:	bf00      	nop
 800ac38:	371c      	adds	r7, #28
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac40:	4770      	bx	lr
	...

0800ac44 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800ac44:	b480      	push	{r7}
 800ac46:	b085      	sub	sp, #20
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	60f8      	str	r0, [r7, #12]
 800ac4c:	60b9      	str	r1, [r7, #8]
 800ac4e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800ac56:	68bb      	ldr	r3, [r7, #8]
 800ac58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac5c:	43db      	mvns	r3, r3
 800ac5e:	401a      	ands	r2, r3
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	f003 0318 	and.w	r3, r3, #24
 800ac66:	4908      	ldr	r1, [pc, #32]	@ (800ac88 <LL_ADC_SetChannelSingleDiff+0x44>)
 800ac68:	40d9      	lsrs	r1, r3
 800ac6a:	68bb      	ldr	r3, [r7, #8]
 800ac6c:	400b      	ands	r3, r1
 800ac6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac72:	431a      	orrs	r2, r3
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800ac7a:	bf00      	nop
 800ac7c:	3714      	adds	r7, #20
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac84:	4770      	bx	lr
 800ac86:	bf00      	nop
 800ac88:	0007ffff 	.word	0x0007ffff

0800ac8c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	b083      	sub	sp, #12
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	689b      	ldr	r3, [r3, #8]
 800ac98:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800ac9c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800aca0:	687a      	ldr	r2, [r7, #4]
 800aca2:	6093      	str	r3, [r2, #8]
}
 800aca4:	bf00      	nop
 800aca6:	370c      	adds	r7, #12
 800aca8:	46bd      	mov	sp, r7
 800acaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acae:	4770      	bx	lr

0800acb0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800acb0:	b480      	push	{r7}
 800acb2:	b083      	sub	sp, #12
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	689b      	ldr	r3, [r3, #8]
 800acbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800acc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800acc4:	d101      	bne.n	800acca <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800acc6:	2301      	movs	r3, #1
 800acc8:	e000      	b.n	800accc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800acca:	2300      	movs	r3, #0
}
 800accc:	4618      	mov	r0, r3
 800acce:	370c      	adds	r7, #12
 800acd0:	46bd      	mov	sp, r7
 800acd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd6:	4770      	bx	lr

0800acd8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800acd8:	b480      	push	{r7}
 800acda:	b083      	sub	sp, #12
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	689b      	ldr	r3, [r3, #8]
 800ace4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800ace8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800acec:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800acf4:	bf00      	nop
 800acf6:	370c      	adds	r7, #12
 800acf8:	46bd      	mov	sp, r7
 800acfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfe:	4770      	bx	lr

0800ad00 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800ad00:	b480      	push	{r7}
 800ad02:	b083      	sub	sp, #12
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	689b      	ldr	r3, [r3, #8]
 800ad0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ad10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad14:	d101      	bne.n	800ad1a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800ad16:	2301      	movs	r3, #1
 800ad18:	e000      	b.n	800ad1c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800ad1a:	2300      	movs	r3, #0
}
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	370c      	adds	r7, #12
 800ad20:	46bd      	mov	sp, r7
 800ad22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad26:	4770      	bx	lr

0800ad28 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800ad28:	b480      	push	{r7}
 800ad2a:	b083      	sub	sp, #12
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	689b      	ldr	r3, [r3, #8]
 800ad34:	f003 0301 	and.w	r3, r3, #1
 800ad38:	2b01      	cmp	r3, #1
 800ad3a:	d101      	bne.n	800ad40 <LL_ADC_IsEnabled+0x18>
 800ad3c:	2301      	movs	r3, #1
 800ad3e:	e000      	b.n	800ad42 <LL_ADC_IsEnabled+0x1a>
 800ad40:	2300      	movs	r3, #0
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	370c      	adds	r7, #12
 800ad46:	46bd      	mov	sp, r7
 800ad48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4c:	4770      	bx	lr

0800ad4e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800ad4e:	b480      	push	{r7}
 800ad50:	b083      	sub	sp, #12
 800ad52:	af00      	add	r7, sp, #0
 800ad54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	689b      	ldr	r3, [r3, #8]
 800ad5a:	f003 0304 	and.w	r3, r3, #4
 800ad5e:	2b04      	cmp	r3, #4
 800ad60:	d101      	bne.n	800ad66 <LL_ADC_REG_IsConversionOngoing+0x18>
 800ad62:	2301      	movs	r3, #1
 800ad64:	e000      	b.n	800ad68 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800ad66:	2300      	movs	r3, #0
}
 800ad68:	4618      	mov	r0, r3
 800ad6a:	370c      	adds	r7, #12
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad72:	4770      	bx	lr

0800ad74 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800ad74:	b480      	push	{r7}
 800ad76:	b083      	sub	sp, #12
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	689b      	ldr	r3, [r3, #8]
 800ad80:	f003 0308 	and.w	r3, r3, #8
 800ad84:	2b08      	cmp	r3, #8
 800ad86:	d101      	bne.n	800ad8c <LL_ADC_INJ_IsConversionOngoing+0x18>
 800ad88:	2301      	movs	r3, #1
 800ad8a:	e000      	b.n	800ad8e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800ad8c:	2300      	movs	r3, #0
}
 800ad8e:	4618      	mov	r0, r3
 800ad90:	370c      	adds	r7, #12
 800ad92:	46bd      	mov	sp, r7
 800ad94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad98:	4770      	bx	lr
	...

0800ad9c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800ad9c:	b590      	push	{r4, r7, lr}
 800ad9e:	b089      	sub	sp, #36	@ 0x24
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ada4:	2300      	movs	r3, #0
 800ada6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800ada8:	2300      	movs	r3, #0
 800adaa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d101      	bne.n	800adb6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800adb2:	2301      	movs	r3, #1
 800adb4:	e1a9      	b.n	800b10a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	695b      	ldr	r3, [r3, #20]
 800adba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d109      	bne.n	800add8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800adc4:	6878      	ldr	r0, [r7, #4]
 800adc6:	f7ff f993 	bl	800a0f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	2200      	movs	r2, #0
 800adce:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2200      	movs	r2, #0
 800add4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	4618      	mov	r0, r3
 800adde:	f7ff ff67 	bl	800acb0 <LL_ADC_IsDeepPowerDownEnabled>
 800ade2:	4603      	mov	r3, r0
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d004      	beq.n	800adf2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	4618      	mov	r0, r3
 800adee:	f7ff ff4d 	bl	800ac8c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	4618      	mov	r0, r3
 800adf8:	f7ff ff82 	bl	800ad00 <LL_ADC_IsInternalRegulatorEnabled>
 800adfc:	4603      	mov	r3, r0
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d115      	bne.n	800ae2e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	4618      	mov	r0, r3
 800ae08:	f7ff ff66 	bl	800acd8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800ae0c:	4b9c      	ldr	r3, [pc, #624]	@ (800b080 <HAL_ADC_Init+0x2e4>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	099b      	lsrs	r3, r3, #6
 800ae12:	4a9c      	ldr	r2, [pc, #624]	@ (800b084 <HAL_ADC_Init+0x2e8>)
 800ae14:	fba2 2303 	umull	r2, r3, r2, r3
 800ae18:	099b      	lsrs	r3, r3, #6
 800ae1a:	3301      	adds	r3, #1
 800ae1c:	005b      	lsls	r3, r3, #1
 800ae1e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800ae20:	e002      	b.n	800ae28 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	3b01      	subs	r3, #1
 800ae26:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d1f9      	bne.n	800ae22 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	4618      	mov	r0, r3
 800ae34:	f7ff ff64 	bl	800ad00 <LL_ADC_IsInternalRegulatorEnabled>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d10d      	bne.n	800ae5a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ae42:	f043 0210 	orr.w	r2, r3, #16
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ae4e:	f043 0201 	orr.w	r2, r3, #1
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800ae56:	2301      	movs	r3, #1
 800ae58:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	4618      	mov	r0, r3
 800ae60:	f7ff ff75 	bl	800ad4e <LL_ADC_REG_IsConversionOngoing>
 800ae64:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ae6a:	f003 0310 	and.w	r3, r3, #16
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	f040 8142 	bne.w	800b0f8 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800ae74:	697b      	ldr	r3, [r7, #20]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	f040 813e 	bne.w	800b0f8 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ae80:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800ae84:	f043 0202 	orr.w	r2, r3, #2
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	4618      	mov	r0, r3
 800ae92:	f7ff ff49 	bl	800ad28 <LL_ADC_IsEnabled>
 800ae96:	4603      	mov	r3, r0
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d141      	bne.n	800af20 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aea4:	d004      	beq.n	800aeb0 <HAL_ADC_Init+0x114>
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	4a77      	ldr	r2, [pc, #476]	@ (800b088 <HAL_ADC_Init+0x2ec>)
 800aeac:	4293      	cmp	r3, r2
 800aeae:	d10f      	bne.n	800aed0 <HAL_ADC_Init+0x134>
 800aeb0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800aeb4:	f7ff ff38 	bl	800ad28 <LL_ADC_IsEnabled>
 800aeb8:	4604      	mov	r4, r0
 800aeba:	4873      	ldr	r0, [pc, #460]	@ (800b088 <HAL_ADC_Init+0x2ec>)
 800aebc:	f7ff ff34 	bl	800ad28 <LL_ADC_IsEnabled>
 800aec0:	4603      	mov	r3, r0
 800aec2:	4323      	orrs	r3, r4
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	bf0c      	ite	eq
 800aec8:	2301      	moveq	r3, #1
 800aeca:	2300      	movne	r3, #0
 800aecc:	b2db      	uxtb	r3, r3
 800aece:	e012      	b.n	800aef6 <HAL_ADC_Init+0x15a>
 800aed0:	486e      	ldr	r0, [pc, #440]	@ (800b08c <HAL_ADC_Init+0x2f0>)
 800aed2:	f7ff ff29 	bl	800ad28 <LL_ADC_IsEnabled>
 800aed6:	4604      	mov	r4, r0
 800aed8:	486d      	ldr	r0, [pc, #436]	@ (800b090 <HAL_ADC_Init+0x2f4>)
 800aeda:	f7ff ff25 	bl	800ad28 <LL_ADC_IsEnabled>
 800aede:	4603      	mov	r3, r0
 800aee0:	431c      	orrs	r4, r3
 800aee2:	486c      	ldr	r0, [pc, #432]	@ (800b094 <HAL_ADC_Init+0x2f8>)
 800aee4:	f7ff ff20 	bl	800ad28 <LL_ADC_IsEnabled>
 800aee8:	4603      	mov	r3, r0
 800aeea:	4323      	orrs	r3, r4
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	bf0c      	ite	eq
 800aef0:	2301      	moveq	r3, #1
 800aef2:	2300      	movne	r3, #0
 800aef4:	b2db      	uxtb	r3, r3
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d012      	beq.n	800af20 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800af02:	d004      	beq.n	800af0e <HAL_ADC_Init+0x172>
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	4a5f      	ldr	r2, [pc, #380]	@ (800b088 <HAL_ADC_Init+0x2ec>)
 800af0a:	4293      	cmp	r3, r2
 800af0c:	d101      	bne.n	800af12 <HAL_ADC_Init+0x176>
 800af0e:	4a62      	ldr	r2, [pc, #392]	@ (800b098 <HAL_ADC_Init+0x2fc>)
 800af10:	e000      	b.n	800af14 <HAL_ADC_Init+0x178>
 800af12:	4a62      	ldr	r2, [pc, #392]	@ (800b09c <HAL_ADC_Init+0x300>)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	685b      	ldr	r3, [r3, #4]
 800af18:	4619      	mov	r1, r3
 800af1a:	4610      	mov	r0, r2
 800af1c:	f7ff fd68 	bl	800a9f0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	7f5b      	ldrb	r3, [r3, #29]
 800af24:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800af2a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800af30:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800af36:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800af3e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800af40:	4313      	orrs	r3, r2
 800af42:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800af4a:	2b01      	cmp	r3, #1
 800af4c:	d106      	bne.n	800af5c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af52:	3b01      	subs	r3, #1
 800af54:	045b      	lsls	r3, r3, #17
 800af56:	69ba      	ldr	r2, [r7, #24]
 800af58:	4313      	orrs	r3, r2
 800af5a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af60:	2b00      	cmp	r3, #0
 800af62:	d009      	beq.n	800af78 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af68:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af70:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800af72:	69ba      	ldr	r2, [r7, #24]
 800af74:	4313      	orrs	r3, r2
 800af76:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	68da      	ldr	r2, [r3, #12]
 800af7e:	4b48      	ldr	r3, [pc, #288]	@ (800b0a0 <HAL_ADC_Init+0x304>)
 800af80:	4013      	ands	r3, r2
 800af82:	687a      	ldr	r2, [r7, #4]
 800af84:	6812      	ldr	r2, [r2, #0]
 800af86:	69b9      	ldr	r1, [r7, #24]
 800af88:	430b      	orrs	r3, r1
 800af8a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	691b      	ldr	r3, [r3, #16]
 800af92:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	430a      	orrs	r2, r1
 800afa0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	4618      	mov	r0, r3
 800afa8:	f7ff fee4 	bl	800ad74 <LL_ADC_INJ_IsConversionOngoing>
 800afac:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800afae:	697b      	ldr	r3, [r7, #20]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d17f      	bne.n	800b0b4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800afb4:	693b      	ldr	r3, [r7, #16]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d17c      	bne.n	800b0b4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800afbe:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800afc6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800afc8:	4313      	orrs	r3, r2
 800afca:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	68db      	ldr	r3, [r3, #12]
 800afd2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800afd6:	f023 0302 	bic.w	r3, r3, #2
 800afda:	687a      	ldr	r2, [r7, #4]
 800afdc:	6812      	ldr	r2, [r2, #0]
 800afde:	69b9      	ldr	r1, [r7, #24]
 800afe0:	430b      	orrs	r3, r1
 800afe2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	691b      	ldr	r3, [r3, #16]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d017      	beq.n	800b01c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	691a      	ldr	r2, [r3, #16]
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800affa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b004:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800b008:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b00c:	687a      	ldr	r2, [r7, #4]
 800b00e:	6911      	ldr	r1, [r2, #16]
 800b010:	687a      	ldr	r2, [r7, #4]
 800b012:	6812      	ldr	r2, [r2, #0]
 800b014:	430b      	orrs	r3, r1
 800b016:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800b01a:	e013      	b.n	800b044 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	691a      	ldr	r2, [r3, #16]
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800b02a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b034:	687a      	ldr	r2, [r7, #4]
 800b036:	6812      	ldr	r2, [r2, #0]
 800b038:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800b03c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b040:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b04a:	2b01      	cmp	r3, #1
 800b04c:	d12a      	bne.n	800b0a4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	691b      	ldr	r3, [r3, #16]
 800b054:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b058:	f023 0304 	bic.w	r3, r3, #4
 800b05c:	687a      	ldr	r2, [r7, #4]
 800b05e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800b060:	687a      	ldr	r2, [r7, #4]
 800b062:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b064:	4311      	orrs	r1, r2
 800b066:	687a      	ldr	r2, [r7, #4]
 800b068:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800b06a:	4311      	orrs	r1, r2
 800b06c:	687a      	ldr	r2, [r7, #4]
 800b06e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b070:	430a      	orrs	r2, r1
 800b072:	431a      	orrs	r2, r3
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f042 0201 	orr.w	r2, r2, #1
 800b07c:	611a      	str	r2, [r3, #16]
 800b07e:	e019      	b.n	800b0b4 <HAL_ADC_Init+0x318>
 800b080:	200000cc 	.word	0x200000cc
 800b084:	053e2d63 	.word	0x053e2d63
 800b088:	50000100 	.word	0x50000100
 800b08c:	50000400 	.word	0x50000400
 800b090:	50000500 	.word	0x50000500
 800b094:	50000600 	.word	0x50000600
 800b098:	50000300 	.word	0x50000300
 800b09c:	50000700 	.word	0x50000700
 800b0a0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	691a      	ldr	r2, [r3, #16]
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	f022 0201 	bic.w	r2, r2, #1
 800b0b2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	695b      	ldr	r3, [r3, #20]
 800b0b8:	2b01      	cmp	r3, #1
 800b0ba:	d10c      	bne.n	800b0d6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0c2:	f023 010f 	bic.w	r1, r3, #15
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	6a1b      	ldr	r3, [r3, #32]
 800b0ca:	1e5a      	subs	r2, r3, #1
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	430a      	orrs	r2, r1
 800b0d2:	631a      	str	r2, [r3, #48]	@ 0x30
 800b0d4:	e007      	b.n	800b0e6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	f022 020f 	bic.w	r2, r2, #15
 800b0e4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b0ea:	f023 0303 	bic.w	r3, r3, #3
 800b0ee:	f043 0201 	orr.w	r2, r3, #1
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b0f6:	e007      	b.n	800b108 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b0fc:	f043 0210 	orr.w	r2, r3, #16
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800b104:	2301      	movs	r3, #1
 800b106:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800b108:	7ffb      	ldrb	r3, [r7, #31]
}
 800b10a:	4618      	mov	r0, r3
 800b10c:	3724      	adds	r7, #36	@ 0x24
 800b10e:	46bd      	mov	sp, r7
 800b110:	bd90      	pop	{r4, r7, pc}
 800b112:	bf00      	nop

0800b114 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b0b6      	sub	sp, #216	@ 0xd8
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
 800b11c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b11e:	2300      	movs	r3, #0
 800b120:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800b124:	2300      	movs	r3, #0
 800b126:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b12e:	2b01      	cmp	r3, #1
 800b130:	d102      	bne.n	800b138 <HAL_ADC_ConfigChannel+0x24>
 800b132:	2302      	movs	r3, #2
 800b134:	f000 bc13 	b.w	800b95e <HAL_ADC_ConfigChannel+0x84a>
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2201      	movs	r2, #1
 800b13c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	4618      	mov	r0, r3
 800b146:	f7ff fe02 	bl	800ad4e <LL_ADC_REG_IsConversionOngoing>
 800b14a:	4603      	mov	r3, r0
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	f040 83f3 	bne.w	800b938 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	6818      	ldr	r0, [r3, #0]
 800b156:	683b      	ldr	r3, [r7, #0]
 800b158:	6859      	ldr	r1, [r3, #4]
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	461a      	mov	r2, r3
 800b160:	f7ff fd18 	bl	800ab94 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	4618      	mov	r0, r3
 800b16a:	f7ff fdf0 	bl	800ad4e <LL_ADC_REG_IsConversionOngoing>
 800b16e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	4618      	mov	r0, r3
 800b178:	f7ff fdfc 	bl	800ad74 <LL_ADC_INJ_IsConversionOngoing>
 800b17c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b180:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800b184:	2b00      	cmp	r3, #0
 800b186:	f040 81d9 	bne.w	800b53c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b18a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800b18e:	2b00      	cmp	r3, #0
 800b190:	f040 81d4 	bne.w	800b53c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800b194:	683b      	ldr	r3, [r7, #0]
 800b196:	689b      	ldr	r3, [r3, #8]
 800b198:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b19c:	d10f      	bne.n	800b1be <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6818      	ldr	r0, [r3, #0]
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	4619      	mov	r1, r3
 800b1aa:	f7ff fd1f 	bl	800abec <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f7ff fcd9 	bl	800ab6e <LL_ADC_SetSamplingTimeCommonConfig>
 800b1bc:	e00e      	b.n	800b1dc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6818      	ldr	r0, [r3, #0]
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	6819      	ldr	r1, [r3, #0]
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	689b      	ldr	r3, [r3, #8]
 800b1ca:	461a      	mov	r2, r3
 800b1cc:	f7ff fd0e 	bl	800abec <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	2100      	movs	r1, #0
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	f7ff fcc9 	bl	800ab6e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	695a      	ldr	r2, [r3, #20]
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	68db      	ldr	r3, [r3, #12]
 800b1e6:	08db      	lsrs	r3, r3, #3
 800b1e8:	f003 0303 	and.w	r3, r3, #3
 800b1ec:	005b      	lsls	r3, r3, #1
 800b1ee:	fa02 f303 	lsl.w	r3, r2, r3
 800b1f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	691b      	ldr	r3, [r3, #16]
 800b1fa:	2b04      	cmp	r3, #4
 800b1fc:	d022      	beq.n	800b244 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	6818      	ldr	r0, [r3, #0]
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	6919      	ldr	r1, [r3, #16]
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	681a      	ldr	r2, [r3, #0]
 800b20a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b20e:	f7ff fc23 	bl	800aa58 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	6818      	ldr	r0, [r3, #0]
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	6919      	ldr	r1, [r3, #16]
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	699b      	ldr	r3, [r3, #24]
 800b21e:	461a      	mov	r2, r3
 800b220:	f7ff fc6f 	bl	800ab02 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	6818      	ldr	r0, [r3, #0]
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800b22c:	683b      	ldr	r3, [r7, #0]
 800b22e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800b230:	2b01      	cmp	r3, #1
 800b232:	d102      	bne.n	800b23a <HAL_ADC_ConfigChannel+0x126>
 800b234:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b238:	e000      	b.n	800b23c <HAL_ADC_ConfigChannel+0x128>
 800b23a:	2300      	movs	r3, #0
 800b23c:	461a      	mov	r2, r3
 800b23e:	f7ff fc7b 	bl	800ab38 <LL_ADC_SetOffsetSaturation>
 800b242:	e17b      	b.n	800b53c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	2100      	movs	r1, #0
 800b24a:	4618      	mov	r0, r3
 800b24c:	f7ff fc28 	bl	800aaa0 <LL_ADC_GetOffsetChannel>
 800b250:	4603      	mov	r3, r0
 800b252:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b256:	2b00      	cmp	r3, #0
 800b258:	d10a      	bne.n	800b270 <HAL_ADC_ConfigChannel+0x15c>
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	2100      	movs	r1, #0
 800b260:	4618      	mov	r0, r3
 800b262:	f7ff fc1d 	bl	800aaa0 <LL_ADC_GetOffsetChannel>
 800b266:	4603      	mov	r3, r0
 800b268:	0e9b      	lsrs	r3, r3, #26
 800b26a:	f003 021f 	and.w	r2, r3, #31
 800b26e:	e01e      	b.n	800b2ae <HAL_ADC_ConfigChannel+0x19a>
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	2100      	movs	r1, #0
 800b276:	4618      	mov	r0, r3
 800b278:	f7ff fc12 	bl	800aaa0 <LL_ADC_GetOffsetChannel>
 800b27c:	4603      	mov	r3, r0
 800b27e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b282:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b286:	fa93 f3a3 	rbit	r3, r3
 800b28a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800b28e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b292:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800b296:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d101      	bne.n	800b2a2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800b29e:	2320      	movs	r3, #32
 800b2a0:	e004      	b.n	800b2ac <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800b2a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b2a6:	fab3 f383 	clz	r3, r3
 800b2aa:	b2db      	uxtb	r3, r3
 800b2ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d105      	bne.n	800b2c6 <HAL_ADC_ConfigChannel+0x1b2>
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	0e9b      	lsrs	r3, r3, #26
 800b2c0:	f003 031f 	and.w	r3, r3, #31
 800b2c4:	e018      	b.n	800b2f8 <HAL_ADC_ConfigChannel+0x1e4>
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b2ce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b2d2:	fa93 f3a3 	rbit	r3, r3
 800b2d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800b2da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b2de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800b2e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d101      	bne.n	800b2ee <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800b2ea:	2320      	movs	r3, #32
 800b2ec:	e004      	b.n	800b2f8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800b2ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b2f2:	fab3 f383 	clz	r3, r3
 800b2f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b2f8:	429a      	cmp	r2, r3
 800b2fa:	d106      	bne.n	800b30a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	2200      	movs	r2, #0
 800b302:	2100      	movs	r1, #0
 800b304:	4618      	mov	r0, r3
 800b306:	f7ff fbe1 	bl	800aacc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	2101      	movs	r1, #1
 800b310:	4618      	mov	r0, r3
 800b312:	f7ff fbc5 	bl	800aaa0 <LL_ADC_GetOffsetChannel>
 800b316:	4603      	mov	r3, r0
 800b318:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d10a      	bne.n	800b336 <HAL_ADC_ConfigChannel+0x222>
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	2101      	movs	r1, #1
 800b326:	4618      	mov	r0, r3
 800b328:	f7ff fbba 	bl	800aaa0 <LL_ADC_GetOffsetChannel>
 800b32c:	4603      	mov	r3, r0
 800b32e:	0e9b      	lsrs	r3, r3, #26
 800b330:	f003 021f 	and.w	r2, r3, #31
 800b334:	e01e      	b.n	800b374 <HAL_ADC_ConfigChannel+0x260>
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	2101      	movs	r1, #1
 800b33c:	4618      	mov	r0, r3
 800b33e:	f7ff fbaf 	bl	800aaa0 <LL_ADC_GetOffsetChannel>
 800b342:	4603      	mov	r3, r0
 800b344:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b348:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b34c:	fa93 f3a3 	rbit	r3, r3
 800b350:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800b354:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b358:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800b35c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b360:	2b00      	cmp	r3, #0
 800b362:	d101      	bne.n	800b368 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800b364:	2320      	movs	r3, #32
 800b366:	e004      	b.n	800b372 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800b368:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b36c:	fab3 f383 	clz	r3, r3
 800b370:	b2db      	uxtb	r3, r3
 800b372:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d105      	bne.n	800b38c <HAL_ADC_ConfigChannel+0x278>
 800b380:	683b      	ldr	r3, [r7, #0]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	0e9b      	lsrs	r3, r3, #26
 800b386:	f003 031f 	and.w	r3, r3, #31
 800b38a:	e018      	b.n	800b3be <HAL_ADC_ConfigChannel+0x2aa>
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b394:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b398:	fa93 f3a3 	rbit	r3, r3
 800b39c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800b3a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b3a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800b3a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d101      	bne.n	800b3b4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800b3b0:	2320      	movs	r3, #32
 800b3b2:	e004      	b.n	800b3be <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800b3b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b3b8:	fab3 f383 	clz	r3, r3
 800b3bc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b3be:	429a      	cmp	r2, r3
 800b3c0:	d106      	bne.n	800b3d0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	2101      	movs	r1, #1
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f7ff fb7e 	bl	800aacc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	2102      	movs	r1, #2
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	f7ff fb62 	bl	800aaa0 <LL_ADC_GetOffsetChannel>
 800b3dc:	4603      	mov	r3, r0
 800b3de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d10a      	bne.n	800b3fc <HAL_ADC_ConfigChannel+0x2e8>
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	2102      	movs	r1, #2
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	f7ff fb57 	bl	800aaa0 <LL_ADC_GetOffsetChannel>
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	0e9b      	lsrs	r3, r3, #26
 800b3f6:	f003 021f 	and.w	r2, r3, #31
 800b3fa:	e01e      	b.n	800b43a <HAL_ADC_ConfigChannel+0x326>
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	2102      	movs	r1, #2
 800b402:	4618      	mov	r0, r3
 800b404:	f7ff fb4c 	bl	800aaa0 <LL_ADC_GetOffsetChannel>
 800b408:	4603      	mov	r3, r0
 800b40a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b40e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b412:	fa93 f3a3 	rbit	r3, r3
 800b416:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800b41a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b41e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800b422:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b426:	2b00      	cmp	r3, #0
 800b428:	d101      	bne.n	800b42e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800b42a:	2320      	movs	r3, #32
 800b42c:	e004      	b.n	800b438 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800b42e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b432:	fab3 f383 	clz	r3, r3
 800b436:	b2db      	uxtb	r3, r3
 800b438:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b442:	2b00      	cmp	r3, #0
 800b444:	d105      	bne.n	800b452 <HAL_ADC_ConfigChannel+0x33e>
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	0e9b      	lsrs	r3, r3, #26
 800b44c:	f003 031f 	and.w	r3, r3, #31
 800b450:	e016      	b.n	800b480 <HAL_ADC_ConfigChannel+0x36c>
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b45a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b45e:	fa93 f3a3 	rbit	r3, r3
 800b462:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800b464:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b466:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800b46a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d101      	bne.n	800b476 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800b472:	2320      	movs	r3, #32
 800b474:	e004      	b.n	800b480 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800b476:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b47a:	fab3 f383 	clz	r3, r3
 800b47e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800b480:	429a      	cmp	r2, r3
 800b482:	d106      	bne.n	800b492 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	2200      	movs	r2, #0
 800b48a:	2102      	movs	r1, #2
 800b48c:	4618      	mov	r0, r3
 800b48e:	f7ff fb1d 	bl	800aacc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	2103      	movs	r1, #3
 800b498:	4618      	mov	r0, r3
 800b49a:	f7ff fb01 	bl	800aaa0 <LL_ADC_GetOffsetChannel>
 800b49e:	4603      	mov	r3, r0
 800b4a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d10a      	bne.n	800b4be <HAL_ADC_ConfigChannel+0x3aa>
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	2103      	movs	r1, #3
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	f7ff faf6 	bl	800aaa0 <LL_ADC_GetOffsetChannel>
 800b4b4:	4603      	mov	r3, r0
 800b4b6:	0e9b      	lsrs	r3, r3, #26
 800b4b8:	f003 021f 	and.w	r2, r3, #31
 800b4bc:	e017      	b.n	800b4ee <HAL_ADC_ConfigChannel+0x3da>
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	2103      	movs	r1, #3
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	f7ff faeb 	bl	800aaa0 <LL_ADC_GetOffsetChannel>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b4ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b4d0:	fa93 f3a3 	rbit	r3, r3
 800b4d4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800b4d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b4d8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800b4da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d101      	bne.n	800b4e4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800b4e0:	2320      	movs	r3, #32
 800b4e2:	e003      	b.n	800b4ec <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800b4e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b4e6:	fab3 f383 	clz	r3, r3
 800b4ea:	b2db      	uxtb	r3, r3
 800b4ec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b4ee:	683b      	ldr	r3, [r7, #0]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d105      	bne.n	800b506 <HAL_ADC_ConfigChannel+0x3f2>
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	0e9b      	lsrs	r3, r3, #26
 800b500:	f003 031f 	and.w	r3, r3, #31
 800b504:	e011      	b.n	800b52a <HAL_ADC_ConfigChannel+0x416>
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b50c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b50e:	fa93 f3a3 	rbit	r3, r3
 800b512:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800b514:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b516:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800b518:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d101      	bne.n	800b522 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800b51e:	2320      	movs	r3, #32
 800b520:	e003      	b.n	800b52a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800b522:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b524:	fab3 f383 	clz	r3, r3
 800b528:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800b52a:	429a      	cmp	r2, r3
 800b52c:	d106      	bne.n	800b53c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	2200      	movs	r2, #0
 800b534:	2103      	movs	r1, #3
 800b536:	4618      	mov	r0, r3
 800b538:	f7ff fac8 	bl	800aacc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	4618      	mov	r0, r3
 800b542:	f7ff fbf1 	bl	800ad28 <LL_ADC_IsEnabled>
 800b546:	4603      	mov	r3, r0
 800b548:	2b00      	cmp	r3, #0
 800b54a:	f040 813d 	bne.w	800b7c8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	6818      	ldr	r0, [r3, #0]
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	6819      	ldr	r1, [r3, #0]
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	68db      	ldr	r3, [r3, #12]
 800b55a:	461a      	mov	r2, r3
 800b55c:	f7ff fb72 	bl	800ac44 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	68db      	ldr	r3, [r3, #12]
 800b564:	4aa2      	ldr	r2, [pc, #648]	@ (800b7f0 <HAL_ADC_ConfigChannel+0x6dc>)
 800b566:	4293      	cmp	r3, r2
 800b568:	f040 812e 	bne.w	800b7c8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d10b      	bne.n	800b594 <HAL_ADC_ConfigChannel+0x480>
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	0e9b      	lsrs	r3, r3, #26
 800b582:	3301      	adds	r3, #1
 800b584:	f003 031f 	and.w	r3, r3, #31
 800b588:	2b09      	cmp	r3, #9
 800b58a:	bf94      	ite	ls
 800b58c:	2301      	movls	r3, #1
 800b58e:	2300      	movhi	r3, #0
 800b590:	b2db      	uxtb	r3, r3
 800b592:	e019      	b.n	800b5c8 <HAL_ADC_ConfigChannel+0x4b4>
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b59a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b59c:	fa93 f3a3 	rbit	r3, r3
 800b5a0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800b5a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b5a4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800b5a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d101      	bne.n	800b5b0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800b5ac:	2320      	movs	r3, #32
 800b5ae:	e003      	b.n	800b5b8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800b5b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5b2:	fab3 f383 	clz	r3, r3
 800b5b6:	b2db      	uxtb	r3, r3
 800b5b8:	3301      	adds	r3, #1
 800b5ba:	f003 031f 	and.w	r3, r3, #31
 800b5be:	2b09      	cmp	r3, #9
 800b5c0:	bf94      	ite	ls
 800b5c2:	2301      	movls	r3, #1
 800b5c4:	2300      	movhi	r3, #0
 800b5c6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d079      	beq.n	800b6c0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d107      	bne.n	800b5e8 <HAL_ADC_ConfigChannel+0x4d4>
 800b5d8:	683b      	ldr	r3, [r7, #0]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	0e9b      	lsrs	r3, r3, #26
 800b5de:	3301      	adds	r3, #1
 800b5e0:	069b      	lsls	r3, r3, #26
 800b5e2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b5e6:	e015      	b.n	800b614 <HAL_ADC_ConfigChannel+0x500>
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b5ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5f0:	fa93 f3a3 	rbit	r3, r3
 800b5f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800b5f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5f8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800b5fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d101      	bne.n	800b604 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800b600:	2320      	movs	r3, #32
 800b602:	e003      	b.n	800b60c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800b604:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b606:	fab3 f383 	clz	r3, r3
 800b60a:	b2db      	uxtb	r3, r3
 800b60c:	3301      	adds	r3, #1
 800b60e:	069b      	lsls	r3, r3, #26
 800b610:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b614:	683b      	ldr	r3, [r7, #0]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d109      	bne.n	800b634 <HAL_ADC_ConfigChannel+0x520>
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	0e9b      	lsrs	r3, r3, #26
 800b626:	3301      	adds	r3, #1
 800b628:	f003 031f 	and.w	r3, r3, #31
 800b62c:	2101      	movs	r1, #1
 800b62e:	fa01 f303 	lsl.w	r3, r1, r3
 800b632:	e017      	b.n	800b664 <HAL_ADC_ConfigChannel+0x550>
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b63a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b63c:	fa93 f3a3 	rbit	r3, r3
 800b640:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800b642:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b644:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800b646:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d101      	bne.n	800b650 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800b64c:	2320      	movs	r3, #32
 800b64e:	e003      	b.n	800b658 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800b650:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b652:	fab3 f383 	clz	r3, r3
 800b656:	b2db      	uxtb	r3, r3
 800b658:	3301      	adds	r3, #1
 800b65a:	f003 031f 	and.w	r3, r3, #31
 800b65e:	2101      	movs	r1, #1
 800b660:	fa01 f303 	lsl.w	r3, r1, r3
 800b664:	ea42 0103 	orr.w	r1, r2, r3
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b670:	2b00      	cmp	r3, #0
 800b672:	d10a      	bne.n	800b68a <HAL_ADC_ConfigChannel+0x576>
 800b674:	683b      	ldr	r3, [r7, #0]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	0e9b      	lsrs	r3, r3, #26
 800b67a:	3301      	adds	r3, #1
 800b67c:	f003 021f 	and.w	r2, r3, #31
 800b680:	4613      	mov	r3, r2
 800b682:	005b      	lsls	r3, r3, #1
 800b684:	4413      	add	r3, r2
 800b686:	051b      	lsls	r3, r3, #20
 800b688:	e018      	b.n	800b6bc <HAL_ADC_ConfigChannel+0x5a8>
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b692:	fa93 f3a3 	rbit	r3, r3
 800b696:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800b698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b69a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800b69c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d101      	bne.n	800b6a6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800b6a2:	2320      	movs	r3, #32
 800b6a4:	e003      	b.n	800b6ae <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800b6a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6a8:	fab3 f383 	clz	r3, r3
 800b6ac:	b2db      	uxtb	r3, r3
 800b6ae:	3301      	adds	r3, #1
 800b6b0:	f003 021f 	and.w	r2, r3, #31
 800b6b4:	4613      	mov	r3, r2
 800b6b6:	005b      	lsls	r3, r3, #1
 800b6b8:	4413      	add	r3, r2
 800b6ba:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b6bc:	430b      	orrs	r3, r1
 800b6be:	e07e      	b.n	800b7be <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b6c0:	683b      	ldr	r3, [r7, #0]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d107      	bne.n	800b6dc <HAL_ADC_ConfigChannel+0x5c8>
 800b6cc:	683b      	ldr	r3, [r7, #0]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	0e9b      	lsrs	r3, r3, #26
 800b6d2:	3301      	adds	r3, #1
 800b6d4:	069b      	lsls	r3, r3, #26
 800b6d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b6da:	e015      	b.n	800b708 <HAL_ADC_ConfigChannel+0x5f4>
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b6e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6e4:	fa93 f3a3 	rbit	r3, r3
 800b6e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800b6ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6ec:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800b6ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d101      	bne.n	800b6f8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800b6f4:	2320      	movs	r3, #32
 800b6f6:	e003      	b.n	800b700 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800b6f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6fa:	fab3 f383 	clz	r3, r3
 800b6fe:	b2db      	uxtb	r3, r3
 800b700:	3301      	adds	r3, #1
 800b702:	069b      	lsls	r3, r3, #26
 800b704:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b710:	2b00      	cmp	r3, #0
 800b712:	d109      	bne.n	800b728 <HAL_ADC_ConfigChannel+0x614>
 800b714:	683b      	ldr	r3, [r7, #0]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	0e9b      	lsrs	r3, r3, #26
 800b71a:	3301      	adds	r3, #1
 800b71c:	f003 031f 	and.w	r3, r3, #31
 800b720:	2101      	movs	r1, #1
 800b722:	fa01 f303 	lsl.w	r3, r1, r3
 800b726:	e017      	b.n	800b758 <HAL_ADC_ConfigChannel+0x644>
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b72e:	6a3b      	ldr	r3, [r7, #32]
 800b730:	fa93 f3a3 	rbit	r3, r3
 800b734:	61fb      	str	r3, [r7, #28]
  return result;
 800b736:	69fb      	ldr	r3, [r7, #28]
 800b738:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b73a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d101      	bne.n	800b744 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800b740:	2320      	movs	r3, #32
 800b742:	e003      	b.n	800b74c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800b744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b746:	fab3 f383 	clz	r3, r3
 800b74a:	b2db      	uxtb	r3, r3
 800b74c:	3301      	adds	r3, #1
 800b74e:	f003 031f 	and.w	r3, r3, #31
 800b752:	2101      	movs	r1, #1
 800b754:	fa01 f303 	lsl.w	r3, r1, r3
 800b758:	ea42 0103 	orr.w	r1, r2, r3
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b764:	2b00      	cmp	r3, #0
 800b766:	d10d      	bne.n	800b784 <HAL_ADC_ConfigChannel+0x670>
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	0e9b      	lsrs	r3, r3, #26
 800b76e:	3301      	adds	r3, #1
 800b770:	f003 021f 	and.w	r2, r3, #31
 800b774:	4613      	mov	r3, r2
 800b776:	005b      	lsls	r3, r3, #1
 800b778:	4413      	add	r3, r2
 800b77a:	3b1e      	subs	r3, #30
 800b77c:	051b      	lsls	r3, r3, #20
 800b77e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b782:	e01b      	b.n	800b7bc <HAL_ADC_ConfigChannel+0x6a8>
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	fa93 f3a3 	rbit	r3, r3
 800b790:	613b      	str	r3, [r7, #16]
  return result;
 800b792:	693b      	ldr	r3, [r7, #16]
 800b794:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b796:	69bb      	ldr	r3, [r7, #24]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d101      	bne.n	800b7a0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800b79c:	2320      	movs	r3, #32
 800b79e:	e003      	b.n	800b7a8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800b7a0:	69bb      	ldr	r3, [r7, #24]
 800b7a2:	fab3 f383 	clz	r3, r3
 800b7a6:	b2db      	uxtb	r3, r3
 800b7a8:	3301      	adds	r3, #1
 800b7aa:	f003 021f 	and.w	r2, r3, #31
 800b7ae:	4613      	mov	r3, r2
 800b7b0:	005b      	lsls	r3, r3, #1
 800b7b2:	4413      	add	r3, r2
 800b7b4:	3b1e      	subs	r3, #30
 800b7b6:	051b      	lsls	r3, r3, #20
 800b7b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b7bc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800b7be:	683a      	ldr	r2, [r7, #0]
 800b7c0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b7c2:	4619      	mov	r1, r3
 800b7c4:	f7ff fa12 	bl	800abec <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	681a      	ldr	r2, [r3, #0]
 800b7cc:	4b09      	ldr	r3, [pc, #36]	@ (800b7f4 <HAL_ADC_ConfigChannel+0x6e0>)
 800b7ce:	4013      	ands	r3, r2
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	f000 80be 	beq.w	800b952 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b7de:	d004      	beq.n	800b7ea <HAL_ADC_ConfigChannel+0x6d6>
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	4a04      	ldr	r2, [pc, #16]	@ (800b7f8 <HAL_ADC_ConfigChannel+0x6e4>)
 800b7e6:	4293      	cmp	r3, r2
 800b7e8:	d10a      	bne.n	800b800 <HAL_ADC_ConfigChannel+0x6ec>
 800b7ea:	4b04      	ldr	r3, [pc, #16]	@ (800b7fc <HAL_ADC_ConfigChannel+0x6e8>)
 800b7ec:	e009      	b.n	800b802 <HAL_ADC_ConfigChannel+0x6ee>
 800b7ee:	bf00      	nop
 800b7f0:	407f0000 	.word	0x407f0000
 800b7f4:	80080000 	.word	0x80080000
 800b7f8:	50000100 	.word	0x50000100
 800b7fc:	50000300 	.word	0x50000300
 800b800:	4b59      	ldr	r3, [pc, #356]	@ (800b968 <HAL_ADC_ConfigChannel+0x854>)
 800b802:	4618      	mov	r0, r3
 800b804:	f7ff f91a 	bl	800aa3c <LL_ADC_GetCommonPathInternalCh>
 800b808:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800b80c:	683b      	ldr	r3, [r7, #0]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	4a56      	ldr	r2, [pc, #344]	@ (800b96c <HAL_ADC_ConfigChannel+0x858>)
 800b812:	4293      	cmp	r3, r2
 800b814:	d004      	beq.n	800b820 <HAL_ADC_ConfigChannel+0x70c>
 800b816:	683b      	ldr	r3, [r7, #0]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	4a55      	ldr	r2, [pc, #340]	@ (800b970 <HAL_ADC_ConfigChannel+0x85c>)
 800b81c:	4293      	cmp	r3, r2
 800b81e:	d13a      	bne.n	800b896 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800b820:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b824:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d134      	bne.n	800b896 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b834:	d005      	beq.n	800b842 <HAL_ADC_ConfigChannel+0x72e>
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	4a4e      	ldr	r2, [pc, #312]	@ (800b974 <HAL_ADC_ConfigChannel+0x860>)
 800b83c:	4293      	cmp	r3, r2
 800b83e:	f040 8085 	bne.w	800b94c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b84a:	d004      	beq.n	800b856 <HAL_ADC_ConfigChannel+0x742>
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	4a49      	ldr	r2, [pc, #292]	@ (800b978 <HAL_ADC_ConfigChannel+0x864>)
 800b852:	4293      	cmp	r3, r2
 800b854:	d101      	bne.n	800b85a <HAL_ADC_ConfigChannel+0x746>
 800b856:	4a49      	ldr	r2, [pc, #292]	@ (800b97c <HAL_ADC_ConfigChannel+0x868>)
 800b858:	e000      	b.n	800b85c <HAL_ADC_ConfigChannel+0x748>
 800b85a:	4a43      	ldr	r2, [pc, #268]	@ (800b968 <HAL_ADC_ConfigChannel+0x854>)
 800b85c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b860:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b864:	4619      	mov	r1, r3
 800b866:	4610      	mov	r0, r2
 800b868:	f7ff f8d5 	bl	800aa16 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b86c:	4b44      	ldr	r3, [pc, #272]	@ (800b980 <HAL_ADC_ConfigChannel+0x86c>)
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	099b      	lsrs	r3, r3, #6
 800b872:	4a44      	ldr	r2, [pc, #272]	@ (800b984 <HAL_ADC_ConfigChannel+0x870>)
 800b874:	fba2 2303 	umull	r2, r3, r2, r3
 800b878:	099b      	lsrs	r3, r3, #6
 800b87a:	1c5a      	adds	r2, r3, #1
 800b87c:	4613      	mov	r3, r2
 800b87e:	005b      	lsls	r3, r3, #1
 800b880:	4413      	add	r3, r2
 800b882:	009b      	lsls	r3, r3, #2
 800b884:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800b886:	e002      	b.n	800b88e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	3b01      	subs	r3, #1
 800b88c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d1f9      	bne.n	800b888 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b894:	e05a      	b.n	800b94c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	4a3b      	ldr	r2, [pc, #236]	@ (800b988 <HAL_ADC_ConfigChannel+0x874>)
 800b89c:	4293      	cmp	r3, r2
 800b89e:	d125      	bne.n	800b8ec <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800b8a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b8a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d11f      	bne.n	800b8ec <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	4a31      	ldr	r2, [pc, #196]	@ (800b978 <HAL_ADC_ConfigChannel+0x864>)
 800b8b2:	4293      	cmp	r3, r2
 800b8b4:	d104      	bne.n	800b8c0 <HAL_ADC_ConfigChannel+0x7ac>
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	4a34      	ldr	r2, [pc, #208]	@ (800b98c <HAL_ADC_ConfigChannel+0x878>)
 800b8bc:	4293      	cmp	r3, r2
 800b8be:	d047      	beq.n	800b950 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b8c8:	d004      	beq.n	800b8d4 <HAL_ADC_ConfigChannel+0x7c0>
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	4a2a      	ldr	r2, [pc, #168]	@ (800b978 <HAL_ADC_ConfigChannel+0x864>)
 800b8d0:	4293      	cmp	r3, r2
 800b8d2:	d101      	bne.n	800b8d8 <HAL_ADC_ConfigChannel+0x7c4>
 800b8d4:	4a29      	ldr	r2, [pc, #164]	@ (800b97c <HAL_ADC_ConfigChannel+0x868>)
 800b8d6:	e000      	b.n	800b8da <HAL_ADC_ConfigChannel+0x7c6>
 800b8d8:	4a23      	ldr	r2, [pc, #140]	@ (800b968 <HAL_ADC_ConfigChannel+0x854>)
 800b8da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b8de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b8e2:	4619      	mov	r1, r3
 800b8e4:	4610      	mov	r0, r2
 800b8e6:	f7ff f896 	bl	800aa16 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b8ea:	e031      	b.n	800b950 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	4a27      	ldr	r2, [pc, #156]	@ (800b990 <HAL_ADC_ConfigChannel+0x87c>)
 800b8f2:	4293      	cmp	r3, r2
 800b8f4:	d12d      	bne.n	800b952 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800b8f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b8fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d127      	bne.n	800b952 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	4a1c      	ldr	r2, [pc, #112]	@ (800b978 <HAL_ADC_ConfigChannel+0x864>)
 800b908:	4293      	cmp	r3, r2
 800b90a:	d022      	beq.n	800b952 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b914:	d004      	beq.n	800b920 <HAL_ADC_ConfigChannel+0x80c>
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	4a17      	ldr	r2, [pc, #92]	@ (800b978 <HAL_ADC_ConfigChannel+0x864>)
 800b91c:	4293      	cmp	r3, r2
 800b91e:	d101      	bne.n	800b924 <HAL_ADC_ConfigChannel+0x810>
 800b920:	4a16      	ldr	r2, [pc, #88]	@ (800b97c <HAL_ADC_ConfigChannel+0x868>)
 800b922:	e000      	b.n	800b926 <HAL_ADC_ConfigChannel+0x812>
 800b924:	4a10      	ldr	r2, [pc, #64]	@ (800b968 <HAL_ADC_ConfigChannel+0x854>)
 800b926:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b92a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b92e:	4619      	mov	r1, r3
 800b930:	4610      	mov	r0, r2
 800b932:	f7ff f870 	bl	800aa16 <LL_ADC_SetCommonPathInternalCh>
 800b936:	e00c      	b.n	800b952 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b93c:	f043 0220 	orr.w	r2, r3, #32
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800b944:	2301      	movs	r3, #1
 800b946:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800b94a:	e002      	b.n	800b952 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b94c:	bf00      	nop
 800b94e:	e000      	b.n	800b952 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b950:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	2200      	movs	r2, #0
 800b956:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800b95a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800b95e:	4618      	mov	r0, r3
 800b960:	37d8      	adds	r7, #216	@ 0xd8
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}
 800b966:	bf00      	nop
 800b968:	50000700 	.word	0x50000700
 800b96c:	c3210000 	.word	0xc3210000
 800b970:	90c00010 	.word	0x90c00010
 800b974:	50000600 	.word	0x50000600
 800b978:	50000100 	.word	0x50000100
 800b97c:	50000300 	.word	0x50000300
 800b980:	200000cc 	.word	0x200000cc
 800b984:	053e2d63 	.word	0x053e2d63
 800b988:	c7520000 	.word	0xc7520000
 800b98c:	50000500 	.word	0x50000500
 800b990:	cb840000 	.word	0xcb840000

0800b994 <LL_ADC_IsEnabled>:
{
 800b994:	b480      	push	{r7}
 800b996:	b083      	sub	sp, #12
 800b998:	af00      	add	r7, sp, #0
 800b99a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	689b      	ldr	r3, [r3, #8]
 800b9a0:	f003 0301 	and.w	r3, r3, #1
 800b9a4:	2b01      	cmp	r3, #1
 800b9a6:	d101      	bne.n	800b9ac <LL_ADC_IsEnabled+0x18>
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	e000      	b.n	800b9ae <LL_ADC_IsEnabled+0x1a>
 800b9ac:	2300      	movs	r3, #0
}
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	370c      	adds	r7, #12
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b8:	4770      	bx	lr

0800b9ba <LL_ADC_REG_IsConversionOngoing>:
{
 800b9ba:	b480      	push	{r7}
 800b9bc:	b083      	sub	sp, #12
 800b9be:	af00      	add	r7, sp, #0
 800b9c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	689b      	ldr	r3, [r3, #8]
 800b9c6:	f003 0304 	and.w	r3, r3, #4
 800b9ca:	2b04      	cmp	r3, #4
 800b9cc:	d101      	bne.n	800b9d2 <LL_ADC_REG_IsConversionOngoing+0x18>
 800b9ce:	2301      	movs	r3, #1
 800b9d0:	e000      	b.n	800b9d4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800b9d2:	2300      	movs	r3, #0
}
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	370c      	adds	r7, #12
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9de:	4770      	bx	lr

0800b9e0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800b9e0:	b590      	push	{r4, r7, lr}
 800b9e2:	b0a1      	sub	sp, #132	@ 0x84
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
 800b9e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b9f6:	2b01      	cmp	r3, #1
 800b9f8:	d101      	bne.n	800b9fe <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800b9fa:	2302      	movs	r3, #2
 800b9fc:	e0e7      	b.n	800bbce <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	2201      	movs	r2, #1
 800ba02:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800ba06:	2300      	movs	r3, #0
 800ba08:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ba16:	d102      	bne.n	800ba1e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800ba18:	4b6f      	ldr	r3, [pc, #444]	@ (800bbd8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800ba1a:	60bb      	str	r3, [r7, #8]
 800ba1c:	e009      	b.n	800ba32 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	4a6e      	ldr	r2, [pc, #440]	@ (800bbdc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800ba24:	4293      	cmp	r3, r2
 800ba26:	d102      	bne.n	800ba2e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800ba28:	4b6d      	ldr	r3, [pc, #436]	@ (800bbe0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800ba2a:	60bb      	str	r3, [r7, #8]
 800ba2c:	e001      	b.n	800ba32 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800ba2e:	2300      	movs	r3, #0
 800ba30:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d10b      	bne.n	800ba50 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ba3c:	f043 0220 	orr.w	r2, r3, #32
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2200      	movs	r2, #0
 800ba48:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800ba4c:	2301      	movs	r3, #1
 800ba4e:	e0be      	b.n	800bbce <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800ba50:	68bb      	ldr	r3, [r7, #8]
 800ba52:	4618      	mov	r0, r3
 800ba54:	f7ff ffb1 	bl	800b9ba <LL_ADC_REG_IsConversionOngoing>
 800ba58:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	4618      	mov	r0, r3
 800ba60:	f7ff ffab 	bl	800b9ba <LL_ADC_REG_IsConversionOngoing>
 800ba64:	4603      	mov	r3, r0
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	f040 80a0 	bne.w	800bbac <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800ba6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	f040 809c 	bne.w	800bbac <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ba7c:	d004      	beq.n	800ba88 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	4a55      	ldr	r2, [pc, #340]	@ (800bbd8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800ba84:	4293      	cmp	r3, r2
 800ba86:	d101      	bne.n	800ba8c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800ba88:	4b56      	ldr	r3, [pc, #344]	@ (800bbe4 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800ba8a:	e000      	b.n	800ba8e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800ba8c:	4b56      	ldr	r3, [pc, #344]	@ (800bbe8 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800ba8e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800ba90:	683b      	ldr	r3, [r7, #0]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d04b      	beq.n	800bb30 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800ba98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ba9a:	689b      	ldr	r3, [r3, #8]
 800ba9c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	6859      	ldr	r1, [r3, #4]
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800baaa:	035b      	lsls	r3, r3, #13
 800baac:	430b      	orrs	r3, r1
 800baae:	431a      	orrs	r2, r3
 800bab0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bab2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800babc:	d004      	beq.n	800bac8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	4a45      	ldr	r2, [pc, #276]	@ (800bbd8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bac4:	4293      	cmp	r3, r2
 800bac6:	d10f      	bne.n	800bae8 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800bac8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800bacc:	f7ff ff62 	bl	800b994 <LL_ADC_IsEnabled>
 800bad0:	4604      	mov	r4, r0
 800bad2:	4841      	ldr	r0, [pc, #260]	@ (800bbd8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bad4:	f7ff ff5e 	bl	800b994 <LL_ADC_IsEnabled>
 800bad8:	4603      	mov	r3, r0
 800bada:	4323      	orrs	r3, r4
 800badc:	2b00      	cmp	r3, #0
 800bade:	bf0c      	ite	eq
 800bae0:	2301      	moveq	r3, #1
 800bae2:	2300      	movne	r3, #0
 800bae4:	b2db      	uxtb	r3, r3
 800bae6:	e012      	b.n	800bb0e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800bae8:	483c      	ldr	r0, [pc, #240]	@ (800bbdc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800baea:	f7ff ff53 	bl	800b994 <LL_ADC_IsEnabled>
 800baee:	4604      	mov	r4, r0
 800baf0:	483b      	ldr	r0, [pc, #236]	@ (800bbe0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800baf2:	f7ff ff4f 	bl	800b994 <LL_ADC_IsEnabled>
 800baf6:	4603      	mov	r3, r0
 800baf8:	431c      	orrs	r4, r3
 800bafa:	483c      	ldr	r0, [pc, #240]	@ (800bbec <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800bafc:	f7ff ff4a 	bl	800b994 <LL_ADC_IsEnabled>
 800bb00:	4603      	mov	r3, r0
 800bb02:	4323      	orrs	r3, r4
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	bf0c      	ite	eq
 800bb08:	2301      	moveq	r3, #1
 800bb0a:	2300      	movne	r3, #0
 800bb0c:	b2db      	uxtb	r3, r3
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d056      	beq.n	800bbc0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800bb12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bb14:	689b      	ldr	r3, [r3, #8]
 800bb16:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800bb1a:	f023 030f 	bic.w	r3, r3, #15
 800bb1e:	683a      	ldr	r2, [r7, #0]
 800bb20:	6811      	ldr	r1, [r2, #0]
 800bb22:	683a      	ldr	r2, [r7, #0]
 800bb24:	6892      	ldr	r2, [r2, #8]
 800bb26:	430a      	orrs	r2, r1
 800bb28:	431a      	orrs	r2, r3
 800bb2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bb2c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800bb2e:	e047      	b.n	800bbc0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800bb30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bb32:	689b      	ldr	r3, [r3, #8]
 800bb34:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800bb38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bb3a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bb44:	d004      	beq.n	800bb50 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	4a23      	ldr	r2, [pc, #140]	@ (800bbd8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bb4c:	4293      	cmp	r3, r2
 800bb4e:	d10f      	bne.n	800bb70 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800bb50:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800bb54:	f7ff ff1e 	bl	800b994 <LL_ADC_IsEnabled>
 800bb58:	4604      	mov	r4, r0
 800bb5a:	481f      	ldr	r0, [pc, #124]	@ (800bbd8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bb5c:	f7ff ff1a 	bl	800b994 <LL_ADC_IsEnabled>
 800bb60:	4603      	mov	r3, r0
 800bb62:	4323      	orrs	r3, r4
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	bf0c      	ite	eq
 800bb68:	2301      	moveq	r3, #1
 800bb6a:	2300      	movne	r3, #0
 800bb6c:	b2db      	uxtb	r3, r3
 800bb6e:	e012      	b.n	800bb96 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800bb70:	481a      	ldr	r0, [pc, #104]	@ (800bbdc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800bb72:	f7ff ff0f 	bl	800b994 <LL_ADC_IsEnabled>
 800bb76:	4604      	mov	r4, r0
 800bb78:	4819      	ldr	r0, [pc, #100]	@ (800bbe0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800bb7a:	f7ff ff0b 	bl	800b994 <LL_ADC_IsEnabled>
 800bb7e:	4603      	mov	r3, r0
 800bb80:	431c      	orrs	r4, r3
 800bb82:	481a      	ldr	r0, [pc, #104]	@ (800bbec <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800bb84:	f7ff ff06 	bl	800b994 <LL_ADC_IsEnabled>
 800bb88:	4603      	mov	r3, r0
 800bb8a:	4323      	orrs	r3, r4
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	bf0c      	ite	eq
 800bb90:	2301      	moveq	r3, #1
 800bb92:	2300      	movne	r3, #0
 800bb94:	b2db      	uxtb	r3, r3
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d012      	beq.n	800bbc0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800bb9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bb9c:	689b      	ldr	r3, [r3, #8]
 800bb9e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800bba2:	f023 030f 	bic.w	r3, r3, #15
 800bba6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800bba8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800bbaa:	e009      	b.n	800bbc0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bbb0:	f043 0220 	orr.w	r2, r3, #32
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800bbb8:	2301      	movs	r3, #1
 800bbba:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800bbbe:	e000      	b.n	800bbc2 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800bbc0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800bbca:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800bbce:	4618      	mov	r0, r3
 800bbd0:	3784      	adds	r7, #132	@ 0x84
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	bd90      	pop	{r4, r7, pc}
 800bbd6:	bf00      	nop
 800bbd8:	50000100 	.word	0x50000100
 800bbdc:	50000400 	.word	0x50000400
 800bbe0:	50000500 	.word	0x50000500
 800bbe4:	50000300 	.word	0x50000300
 800bbe8:	50000700 	.word	0x50000700
 800bbec:	50000600 	.word	0x50000600

0800bbf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800bbf0:	b480      	push	{r7}
 800bbf2:	b085      	sub	sp, #20
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	f003 0307 	and.w	r3, r3, #7
 800bbfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800bc00:	4b0c      	ldr	r3, [pc, #48]	@ (800bc34 <__NVIC_SetPriorityGrouping+0x44>)
 800bc02:	68db      	ldr	r3, [r3, #12]
 800bc04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800bc06:	68ba      	ldr	r2, [r7, #8]
 800bc08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800bc0c:	4013      	ands	r3, r2
 800bc0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800bc14:	68bb      	ldr	r3, [r7, #8]
 800bc16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800bc18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800bc1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bc20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800bc22:	4a04      	ldr	r2, [pc, #16]	@ (800bc34 <__NVIC_SetPriorityGrouping+0x44>)
 800bc24:	68bb      	ldr	r3, [r7, #8]
 800bc26:	60d3      	str	r3, [r2, #12]
}
 800bc28:	bf00      	nop
 800bc2a:	3714      	adds	r7, #20
 800bc2c:	46bd      	mov	sp, r7
 800bc2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc32:	4770      	bx	lr
 800bc34:	e000ed00 	.word	0xe000ed00

0800bc38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800bc38:	b480      	push	{r7}
 800bc3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800bc3c:	4b04      	ldr	r3, [pc, #16]	@ (800bc50 <__NVIC_GetPriorityGrouping+0x18>)
 800bc3e:	68db      	ldr	r3, [r3, #12]
 800bc40:	0a1b      	lsrs	r3, r3, #8
 800bc42:	f003 0307 	and.w	r3, r3, #7
}
 800bc46:	4618      	mov	r0, r3
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4e:	4770      	bx	lr
 800bc50:	e000ed00 	.word	0xe000ed00

0800bc54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800bc54:	b480      	push	{r7}
 800bc56:	b083      	sub	sp, #12
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bc5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	db0b      	blt.n	800bc7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800bc66:	79fb      	ldrb	r3, [r7, #7]
 800bc68:	f003 021f 	and.w	r2, r3, #31
 800bc6c:	4907      	ldr	r1, [pc, #28]	@ (800bc8c <__NVIC_EnableIRQ+0x38>)
 800bc6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bc72:	095b      	lsrs	r3, r3, #5
 800bc74:	2001      	movs	r0, #1
 800bc76:	fa00 f202 	lsl.w	r2, r0, r2
 800bc7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800bc7e:	bf00      	nop
 800bc80:	370c      	adds	r7, #12
 800bc82:	46bd      	mov	sp, r7
 800bc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc88:	4770      	bx	lr
 800bc8a:	bf00      	nop
 800bc8c:	e000e100 	.word	0xe000e100

0800bc90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800bc90:	b480      	push	{r7}
 800bc92:	b083      	sub	sp, #12
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	4603      	mov	r3, r0
 800bc98:	6039      	str	r1, [r7, #0]
 800bc9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bc9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	db0a      	blt.n	800bcba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	b2da      	uxtb	r2, r3
 800bca8:	490c      	ldr	r1, [pc, #48]	@ (800bcdc <__NVIC_SetPriority+0x4c>)
 800bcaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bcae:	0112      	lsls	r2, r2, #4
 800bcb0:	b2d2      	uxtb	r2, r2
 800bcb2:	440b      	add	r3, r1
 800bcb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800bcb8:	e00a      	b.n	800bcd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bcba:	683b      	ldr	r3, [r7, #0]
 800bcbc:	b2da      	uxtb	r2, r3
 800bcbe:	4908      	ldr	r1, [pc, #32]	@ (800bce0 <__NVIC_SetPriority+0x50>)
 800bcc0:	79fb      	ldrb	r3, [r7, #7]
 800bcc2:	f003 030f 	and.w	r3, r3, #15
 800bcc6:	3b04      	subs	r3, #4
 800bcc8:	0112      	lsls	r2, r2, #4
 800bcca:	b2d2      	uxtb	r2, r2
 800bccc:	440b      	add	r3, r1
 800bcce:	761a      	strb	r2, [r3, #24]
}
 800bcd0:	bf00      	nop
 800bcd2:	370c      	adds	r7, #12
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcda:	4770      	bx	lr
 800bcdc:	e000e100 	.word	0xe000e100
 800bce0:	e000ed00 	.word	0xe000ed00

0800bce4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800bce4:	b480      	push	{r7}
 800bce6:	b089      	sub	sp, #36	@ 0x24
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	60f8      	str	r0, [r7, #12]
 800bcec:	60b9      	str	r1, [r7, #8]
 800bcee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	f003 0307 	and.w	r3, r3, #7
 800bcf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800bcf8:	69fb      	ldr	r3, [r7, #28]
 800bcfa:	f1c3 0307 	rsb	r3, r3, #7
 800bcfe:	2b04      	cmp	r3, #4
 800bd00:	bf28      	it	cs
 800bd02:	2304      	movcs	r3, #4
 800bd04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800bd06:	69fb      	ldr	r3, [r7, #28]
 800bd08:	3304      	adds	r3, #4
 800bd0a:	2b06      	cmp	r3, #6
 800bd0c:	d902      	bls.n	800bd14 <NVIC_EncodePriority+0x30>
 800bd0e:	69fb      	ldr	r3, [r7, #28]
 800bd10:	3b03      	subs	r3, #3
 800bd12:	e000      	b.n	800bd16 <NVIC_EncodePriority+0x32>
 800bd14:	2300      	movs	r3, #0
 800bd16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800bd18:	f04f 32ff 	mov.w	r2, #4294967295
 800bd1c:	69bb      	ldr	r3, [r7, #24]
 800bd1e:	fa02 f303 	lsl.w	r3, r2, r3
 800bd22:	43da      	mvns	r2, r3
 800bd24:	68bb      	ldr	r3, [r7, #8]
 800bd26:	401a      	ands	r2, r3
 800bd28:	697b      	ldr	r3, [r7, #20]
 800bd2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800bd2c:	f04f 31ff 	mov.w	r1, #4294967295
 800bd30:	697b      	ldr	r3, [r7, #20]
 800bd32:	fa01 f303 	lsl.w	r3, r1, r3
 800bd36:	43d9      	mvns	r1, r3
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800bd3c:	4313      	orrs	r3, r2
         );
}
 800bd3e:	4618      	mov	r0, r3
 800bd40:	3724      	adds	r7, #36	@ 0x24
 800bd42:	46bd      	mov	sp, r7
 800bd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd48:	4770      	bx	lr
	...

0800bd4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800bd4c:	b580      	push	{r7, lr}
 800bd4e:	b082      	sub	sp, #8
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	3b01      	subs	r3, #1
 800bd58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bd5c:	d301      	bcc.n	800bd62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800bd5e:	2301      	movs	r3, #1
 800bd60:	e00f      	b.n	800bd82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800bd62:	4a0a      	ldr	r2, [pc, #40]	@ (800bd8c <SysTick_Config+0x40>)
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	3b01      	subs	r3, #1
 800bd68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800bd6a:	210f      	movs	r1, #15
 800bd6c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd70:	f7ff ff8e 	bl	800bc90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800bd74:	4b05      	ldr	r3, [pc, #20]	@ (800bd8c <SysTick_Config+0x40>)
 800bd76:	2200      	movs	r2, #0
 800bd78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800bd7a:	4b04      	ldr	r3, [pc, #16]	@ (800bd8c <SysTick_Config+0x40>)
 800bd7c:	2207      	movs	r2, #7
 800bd7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800bd80:	2300      	movs	r3, #0
}
 800bd82:	4618      	mov	r0, r3
 800bd84:	3708      	adds	r7, #8
 800bd86:	46bd      	mov	sp, r7
 800bd88:	bd80      	pop	{r7, pc}
 800bd8a:	bf00      	nop
 800bd8c:	e000e010 	.word	0xe000e010

0800bd90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b082      	sub	sp, #8
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800bd98:	6878      	ldr	r0, [r7, #4]
 800bd9a:	f7ff ff29 	bl	800bbf0 <__NVIC_SetPriorityGrouping>
}
 800bd9e:	bf00      	nop
 800bda0:	3708      	adds	r7, #8
 800bda2:	46bd      	mov	sp, r7
 800bda4:	bd80      	pop	{r7, pc}

0800bda6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800bda6:	b580      	push	{r7, lr}
 800bda8:	b086      	sub	sp, #24
 800bdaa:	af00      	add	r7, sp, #0
 800bdac:	4603      	mov	r3, r0
 800bdae:	60b9      	str	r1, [r7, #8]
 800bdb0:	607a      	str	r2, [r7, #4]
 800bdb2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800bdb4:	f7ff ff40 	bl	800bc38 <__NVIC_GetPriorityGrouping>
 800bdb8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800bdba:	687a      	ldr	r2, [r7, #4]
 800bdbc:	68b9      	ldr	r1, [r7, #8]
 800bdbe:	6978      	ldr	r0, [r7, #20]
 800bdc0:	f7ff ff90 	bl	800bce4 <NVIC_EncodePriority>
 800bdc4:	4602      	mov	r2, r0
 800bdc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bdca:	4611      	mov	r1, r2
 800bdcc:	4618      	mov	r0, r3
 800bdce:	f7ff ff5f 	bl	800bc90 <__NVIC_SetPriority>
}
 800bdd2:	bf00      	nop
 800bdd4:	3718      	adds	r7, #24
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}

0800bdda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800bdda:	b580      	push	{r7, lr}
 800bddc:	b082      	sub	sp, #8
 800bdde:	af00      	add	r7, sp, #0
 800bde0:	4603      	mov	r3, r0
 800bde2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800bde4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bde8:	4618      	mov	r0, r3
 800bdea:	f7ff ff33 	bl	800bc54 <__NVIC_EnableIRQ>
}
 800bdee:	bf00      	nop
 800bdf0:	3708      	adds	r7, #8
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	bd80      	pop	{r7, pc}

0800bdf6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800bdf6:	b580      	push	{r7, lr}
 800bdf8:	b082      	sub	sp, #8
 800bdfa:	af00      	add	r7, sp, #0
 800bdfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800bdfe:	6878      	ldr	r0, [r7, #4]
 800be00:	f7ff ffa4 	bl	800bd4c <SysTick_Config>
 800be04:	4603      	mov	r3, r0
}
 800be06:	4618      	mov	r0, r3
 800be08:	3708      	adds	r7, #8
 800be0a:	46bd      	mov	sp, r7
 800be0c:	bd80      	pop	{r7, pc}

0800be0e <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800be0e:	b480      	push	{r7}
 800be10:	b087      	sub	sp, #28
 800be12:	af00      	add	r7, sp, #0
 800be14:	60f8      	str	r0, [r7, #12]
 800be16:	460b      	mov	r3, r1
 800be18:	607a      	str	r2, [r7, #4]
 800be1a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800be1c:	2300      	movs	r3, #0
 800be1e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 800be20:	7afb      	ldrb	r3, [r7, #11]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d103      	bne.n	800be2e <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	687a      	ldr	r2, [r7, #4]
 800be2a:	605a      	str	r2, [r3, #4]
      break;
 800be2c:	e005      	b.n	800be3a <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	2200      	movs	r2, #0
 800be32:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 800be34:	2301      	movs	r3, #1
 800be36:	75fb      	strb	r3, [r7, #23]
      break;
 800be38:	bf00      	nop
  }

  return status;
 800be3a:	7dfb      	ldrb	r3, [r7, #23]
}
 800be3c:	4618      	mov	r0, r3
 800be3e:	371c      	adds	r7, #28
 800be40:	46bd      	mov	sp, r7
 800be42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be46:	4770      	bx	lr

0800be48 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800be48:	b480      	push	{r7}
 800be4a:	b083      	sub	sp, #12
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
 800be50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2b00      	cmp	r3, #0
 800be56:	d101      	bne.n	800be5c <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800be58:	2301      	movs	r3, #1
 800be5a:	e003      	b.n	800be64 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	683a      	ldr	r2, [r7, #0]
 800be60:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800be62:	2300      	movs	r3, #0
  }
}
 800be64:	4618      	mov	r0, r3
 800be66:	370c      	adds	r7, #12
 800be68:	46bd      	mov	sp, r7
 800be6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6e:	4770      	bx	lr

0800be70 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800be70:	b580      	push	{r7, lr}
 800be72:	b086      	sub	sp, #24
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	0c1b      	lsrs	r3, r3, #16
 800be7e:	f003 0301 	and.w	r3, r3, #1
 800be82:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	f003 031f 	and.w	r3, r3, #31
 800be8c:	2201      	movs	r2, #1
 800be8e:	fa02 f303 	lsl.w	r3, r2, r3
 800be92:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 800be94:	697b      	ldr	r3, [r7, #20]
 800be96:	015a      	lsls	r2, r3, #5
 800be98:	4b0c      	ldr	r3, [pc, #48]	@ (800becc <HAL_EXTI_IRQHandler+0x5c>)
 800be9a:	4413      	add	r3, r2
 800be9c:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	693a      	ldr	r2, [r7, #16]
 800bea4:	4013      	ands	r3, r2
 800bea6:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 800bea8:	68bb      	ldr	r3, [r7, #8]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d009      	beq.n	800bec2 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	693a      	ldr	r2, [r7, #16]
 800beb2:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	685b      	ldr	r3, [r3, #4]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d002      	beq.n	800bec2 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	685b      	ldr	r3, [r3, #4]
 800bec0:	4798      	blx	r3
    }
  }
}
 800bec2:	bf00      	nop
 800bec4:	3718      	adds	r7, #24
 800bec6:	46bd      	mov	sp, r7
 800bec8:	bd80      	pop	{r7, pc}
 800beca:	bf00      	nop
 800becc:	40010414 	.word	0x40010414

0800bed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800bed0:	b480      	push	{r7}
 800bed2:	b087      	sub	sp, #28
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
 800bed8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800beda:	2300      	movs	r3, #0
 800bedc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800bede:	e15a      	b.n	800c196 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	681a      	ldr	r2, [r3, #0]
 800bee4:	2101      	movs	r1, #1
 800bee6:	697b      	ldr	r3, [r7, #20]
 800bee8:	fa01 f303 	lsl.w	r3, r1, r3
 800beec:	4013      	ands	r3, r2
 800beee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	f000 814c 	beq.w	800c190 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	685b      	ldr	r3, [r3, #4]
 800befc:	f003 0303 	and.w	r3, r3, #3
 800bf00:	2b01      	cmp	r3, #1
 800bf02:	d005      	beq.n	800bf10 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800bf04:	683b      	ldr	r3, [r7, #0]
 800bf06:	685b      	ldr	r3, [r3, #4]
 800bf08:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800bf0c:	2b02      	cmp	r3, #2
 800bf0e:	d130      	bne.n	800bf72 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	689b      	ldr	r3, [r3, #8]
 800bf14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800bf16:	697b      	ldr	r3, [r7, #20]
 800bf18:	005b      	lsls	r3, r3, #1
 800bf1a:	2203      	movs	r2, #3
 800bf1c:	fa02 f303 	lsl.w	r3, r2, r3
 800bf20:	43db      	mvns	r3, r3
 800bf22:	693a      	ldr	r2, [r7, #16]
 800bf24:	4013      	ands	r3, r2
 800bf26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800bf28:	683b      	ldr	r3, [r7, #0]
 800bf2a:	68da      	ldr	r2, [r3, #12]
 800bf2c:	697b      	ldr	r3, [r7, #20]
 800bf2e:	005b      	lsls	r3, r3, #1
 800bf30:	fa02 f303 	lsl.w	r3, r2, r3
 800bf34:	693a      	ldr	r2, [r7, #16]
 800bf36:	4313      	orrs	r3, r2
 800bf38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	693a      	ldr	r2, [r7, #16]
 800bf3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	685b      	ldr	r3, [r3, #4]
 800bf44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800bf46:	2201      	movs	r2, #1
 800bf48:	697b      	ldr	r3, [r7, #20]
 800bf4a:	fa02 f303 	lsl.w	r3, r2, r3
 800bf4e:	43db      	mvns	r3, r3
 800bf50:	693a      	ldr	r2, [r7, #16]
 800bf52:	4013      	ands	r3, r2
 800bf54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800bf56:	683b      	ldr	r3, [r7, #0]
 800bf58:	685b      	ldr	r3, [r3, #4]
 800bf5a:	091b      	lsrs	r3, r3, #4
 800bf5c:	f003 0201 	and.w	r2, r3, #1
 800bf60:	697b      	ldr	r3, [r7, #20]
 800bf62:	fa02 f303 	lsl.w	r3, r2, r3
 800bf66:	693a      	ldr	r2, [r7, #16]
 800bf68:	4313      	orrs	r3, r2
 800bf6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	693a      	ldr	r2, [r7, #16]
 800bf70:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	685b      	ldr	r3, [r3, #4]
 800bf76:	f003 0303 	and.w	r3, r3, #3
 800bf7a:	2b03      	cmp	r3, #3
 800bf7c:	d017      	beq.n	800bfae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	68db      	ldr	r3, [r3, #12]
 800bf82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800bf84:	697b      	ldr	r3, [r7, #20]
 800bf86:	005b      	lsls	r3, r3, #1
 800bf88:	2203      	movs	r2, #3
 800bf8a:	fa02 f303 	lsl.w	r3, r2, r3
 800bf8e:	43db      	mvns	r3, r3
 800bf90:	693a      	ldr	r2, [r7, #16]
 800bf92:	4013      	ands	r3, r2
 800bf94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800bf96:	683b      	ldr	r3, [r7, #0]
 800bf98:	689a      	ldr	r2, [r3, #8]
 800bf9a:	697b      	ldr	r3, [r7, #20]
 800bf9c:	005b      	lsls	r3, r3, #1
 800bf9e:	fa02 f303 	lsl.w	r3, r2, r3
 800bfa2:	693a      	ldr	r2, [r7, #16]
 800bfa4:	4313      	orrs	r3, r2
 800bfa6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	693a      	ldr	r2, [r7, #16]
 800bfac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	685b      	ldr	r3, [r3, #4]
 800bfb2:	f003 0303 	and.w	r3, r3, #3
 800bfb6:	2b02      	cmp	r3, #2
 800bfb8:	d123      	bne.n	800c002 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800bfba:	697b      	ldr	r3, [r7, #20]
 800bfbc:	08da      	lsrs	r2, r3, #3
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	3208      	adds	r2, #8
 800bfc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800bfc8:	697b      	ldr	r3, [r7, #20]
 800bfca:	f003 0307 	and.w	r3, r3, #7
 800bfce:	009b      	lsls	r3, r3, #2
 800bfd0:	220f      	movs	r2, #15
 800bfd2:	fa02 f303 	lsl.w	r3, r2, r3
 800bfd6:	43db      	mvns	r3, r3
 800bfd8:	693a      	ldr	r2, [r7, #16]
 800bfda:	4013      	ands	r3, r2
 800bfdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800bfde:	683b      	ldr	r3, [r7, #0]
 800bfe0:	691a      	ldr	r2, [r3, #16]
 800bfe2:	697b      	ldr	r3, [r7, #20]
 800bfe4:	f003 0307 	and.w	r3, r3, #7
 800bfe8:	009b      	lsls	r3, r3, #2
 800bfea:	fa02 f303 	lsl.w	r3, r2, r3
 800bfee:	693a      	ldr	r2, [r7, #16]
 800bff0:	4313      	orrs	r3, r2
 800bff2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800bff4:	697b      	ldr	r3, [r7, #20]
 800bff6:	08da      	lsrs	r2, r3, #3
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	3208      	adds	r2, #8
 800bffc:	6939      	ldr	r1, [r7, #16]
 800bffe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800c008:	697b      	ldr	r3, [r7, #20]
 800c00a:	005b      	lsls	r3, r3, #1
 800c00c:	2203      	movs	r2, #3
 800c00e:	fa02 f303 	lsl.w	r3, r2, r3
 800c012:	43db      	mvns	r3, r3
 800c014:	693a      	ldr	r2, [r7, #16]
 800c016:	4013      	ands	r3, r2
 800c018:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	685b      	ldr	r3, [r3, #4]
 800c01e:	f003 0203 	and.w	r2, r3, #3
 800c022:	697b      	ldr	r3, [r7, #20]
 800c024:	005b      	lsls	r3, r3, #1
 800c026:	fa02 f303 	lsl.w	r3, r2, r3
 800c02a:	693a      	ldr	r2, [r7, #16]
 800c02c:	4313      	orrs	r3, r2
 800c02e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	693a      	ldr	r2, [r7, #16]
 800c034:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800c036:	683b      	ldr	r3, [r7, #0]
 800c038:	685b      	ldr	r3, [r3, #4]
 800c03a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800c03e:	2b00      	cmp	r3, #0
 800c040:	f000 80a6 	beq.w	800c190 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c044:	4b5b      	ldr	r3, [pc, #364]	@ (800c1b4 <HAL_GPIO_Init+0x2e4>)
 800c046:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c048:	4a5a      	ldr	r2, [pc, #360]	@ (800c1b4 <HAL_GPIO_Init+0x2e4>)
 800c04a:	f043 0301 	orr.w	r3, r3, #1
 800c04e:	6613      	str	r3, [r2, #96]	@ 0x60
 800c050:	4b58      	ldr	r3, [pc, #352]	@ (800c1b4 <HAL_GPIO_Init+0x2e4>)
 800c052:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c054:	f003 0301 	and.w	r3, r3, #1
 800c058:	60bb      	str	r3, [r7, #8]
 800c05a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800c05c:	4a56      	ldr	r2, [pc, #344]	@ (800c1b8 <HAL_GPIO_Init+0x2e8>)
 800c05e:	697b      	ldr	r3, [r7, #20]
 800c060:	089b      	lsrs	r3, r3, #2
 800c062:	3302      	adds	r3, #2
 800c064:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c068:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800c06a:	697b      	ldr	r3, [r7, #20]
 800c06c:	f003 0303 	and.w	r3, r3, #3
 800c070:	009b      	lsls	r3, r3, #2
 800c072:	220f      	movs	r2, #15
 800c074:	fa02 f303 	lsl.w	r3, r2, r3
 800c078:	43db      	mvns	r3, r3
 800c07a:	693a      	ldr	r2, [r7, #16]
 800c07c:	4013      	ands	r3, r2
 800c07e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800c086:	d01f      	beq.n	800c0c8 <HAL_GPIO_Init+0x1f8>
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	4a4c      	ldr	r2, [pc, #304]	@ (800c1bc <HAL_GPIO_Init+0x2ec>)
 800c08c:	4293      	cmp	r3, r2
 800c08e:	d019      	beq.n	800c0c4 <HAL_GPIO_Init+0x1f4>
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	4a4b      	ldr	r2, [pc, #300]	@ (800c1c0 <HAL_GPIO_Init+0x2f0>)
 800c094:	4293      	cmp	r3, r2
 800c096:	d013      	beq.n	800c0c0 <HAL_GPIO_Init+0x1f0>
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	4a4a      	ldr	r2, [pc, #296]	@ (800c1c4 <HAL_GPIO_Init+0x2f4>)
 800c09c:	4293      	cmp	r3, r2
 800c09e:	d00d      	beq.n	800c0bc <HAL_GPIO_Init+0x1ec>
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	4a49      	ldr	r2, [pc, #292]	@ (800c1c8 <HAL_GPIO_Init+0x2f8>)
 800c0a4:	4293      	cmp	r3, r2
 800c0a6:	d007      	beq.n	800c0b8 <HAL_GPIO_Init+0x1e8>
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	4a48      	ldr	r2, [pc, #288]	@ (800c1cc <HAL_GPIO_Init+0x2fc>)
 800c0ac:	4293      	cmp	r3, r2
 800c0ae:	d101      	bne.n	800c0b4 <HAL_GPIO_Init+0x1e4>
 800c0b0:	2305      	movs	r3, #5
 800c0b2:	e00a      	b.n	800c0ca <HAL_GPIO_Init+0x1fa>
 800c0b4:	2306      	movs	r3, #6
 800c0b6:	e008      	b.n	800c0ca <HAL_GPIO_Init+0x1fa>
 800c0b8:	2304      	movs	r3, #4
 800c0ba:	e006      	b.n	800c0ca <HAL_GPIO_Init+0x1fa>
 800c0bc:	2303      	movs	r3, #3
 800c0be:	e004      	b.n	800c0ca <HAL_GPIO_Init+0x1fa>
 800c0c0:	2302      	movs	r3, #2
 800c0c2:	e002      	b.n	800c0ca <HAL_GPIO_Init+0x1fa>
 800c0c4:	2301      	movs	r3, #1
 800c0c6:	e000      	b.n	800c0ca <HAL_GPIO_Init+0x1fa>
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	697a      	ldr	r2, [r7, #20]
 800c0cc:	f002 0203 	and.w	r2, r2, #3
 800c0d0:	0092      	lsls	r2, r2, #2
 800c0d2:	4093      	lsls	r3, r2
 800c0d4:	693a      	ldr	r2, [r7, #16]
 800c0d6:	4313      	orrs	r3, r2
 800c0d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c0da:	4937      	ldr	r1, [pc, #220]	@ (800c1b8 <HAL_GPIO_Init+0x2e8>)
 800c0dc:	697b      	ldr	r3, [r7, #20]
 800c0de:	089b      	lsrs	r3, r3, #2
 800c0e0:	3302      	adds	r3, #2
 800c0e2:	693a      	ldr	r2, [r7, #16]
 800c0e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800c0e8:	4b39      	ldr	r3, [pc, #228]	@ (800c1d0 <HAL_GPIO_Init+0x300>)
 800c0ea:	689b      	ldr	r3, [r3, #8]
 800c0ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	43db      	mvns	r3, r3
 800c0f2:	693a      	ldr	r2, [r7, #16]
 800c0f4:	4013      	ands	r3, r2
 800c0f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800c0f8:	683b      	ldr	r3, [r7, #0]
 800c0fa:	685b      	ldr	r3, [r3, #4]
 800c0fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c100:	2b00      	cmp	r3, #0
 800c102:	d003      	beq.n	800c10c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800c104:	693a      	ldr	r2, [r7, #16]
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	4313      	orrs	r3, r2
 800c10a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800c10c:	4a30      	ldr	r2, [pc, #192]	@ (800c1d0 <HAL_GPIO_Init+0x300>)
 800c10e:	693b      	ldr	r3, [r7, #16]
 800c110:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800c112:	4b2f      	ldr	r3, [pc, #188]	@ (800c1d0 <HAL_GPIO_Init+0x300>)
 800c114:	68db      	ldr	r3, [r3, #12]
 800c116:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	43db      	mvns	r3, r3
 800c11c:	693a      	ldr	r2, [r7, #16]
 800c11e:	4013      	ands	r3, r2
 800c120:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800c122:	683b      	ldr	r3, [r7, #0]
 800c124:	685b      	ldr	r3, [r3, #4]
 800c126:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d003      	beq.n	800c136 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800c12e:	693a      	ldr	r2, [r7, #16]
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	4313      	orrs	r3, r2
 800c134:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800c136:	4a26      	ldr	r2, [pc, #152]	@ (800c1d0 <HAL_GPIO_Init+0x300>)
 800c138:	693b      	ldr	r3, [r7, #16]
 800c13a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800c13c:	4b24      	ldr	r3, [pc, #144]	@ (800c1d0 <HAL_GPIO_Init+0x300>)
 800c13e:	685b      	ldr	r3, [r3, #4]
 800c140:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	43db      	mvns	r3, r3
 800c146:	693a      	ldr	r2, [r7, #16]
 800c148:	4013      	ands	r3, r2
 800c14a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800c14c:	683b      	ldr	r3, [r7, #0]
 800c14e:	685b      	ldr	r3, [r3, #4]
 800c150:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c154:	2b00      	cmp	r3, #0
 800c156:	d003      	beq.n	800c160 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800c158:	693a      	ldr	r2, [r7, #16]
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	4313      	orrs	r3, r2
 800c15e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800c160:	4a1b      	ldr	r2, [pc, #108]	@ (800c1d0 <HAL_GPIO_Init+0x300>)
 800c162:	693b      	ldr	r3, [r7, #16]
 800c164:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800c166:	4b1a      	ldr	r3, [pc, #104]	@ (800c1d0 <HAL_GPIO_Init+0x300>)
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	43db      	mvns	r3, r3
 800c170:	693a      	ldr	r2, [r7, #16]
 800c172:	4013      	ands	r3, r2
 800c174:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800c176:	683b      	ldr	r3, [r7, #0]
 800c178:	685b      	ldr	r3, [r3, #4]
 800c17a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d003      	beq.n	800c18a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800c182:	693a      	ldr	r2, [r7, #16]
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	4313      	orrs	r3, r2
 800c188:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800c18a:	4a11      	ldr	r2, [pc, #68]	@ (800c1d0 <HAL_GPIO_Init+0x300>)
 800c18c:	693b      	ldr	r3, [r7, #16]
 800c18e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800c190:	697b      	ldr	r3, [r7, #20]
 800c192:	3301      	adds	r3, #1
 800c194:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800c196:	683b      	ldr	r3, [r7, #0]
 800c198:	681a      	ldr	r2, [r3, #0]
 800c19a:	697b      	ldr	r3, [r7, #20]
 800c19c:	fa22 f303 	lsr.w	r3, r2, r3
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	f47f ae9d 	bne.w	800bee0 <HAL_GPIO_Init+0x10>
  }
}
 800c1a6:	bf00      	nop
 800c1a8:	bf00      	nop
 800c1aa:	371c      	adds	r7, #28
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b2:	4770      	bx	lr
 800c1b4:	40021000 	.word	0x40021000
 800c1b8:	40010000 	.word	0x40010000
 800c1bc:	48000400 	.word	0x48000400
 800c1c0:	48000800 	.word	0x48000800
 800c1c4:	48000c00 	.word	0x48000c00
 800c1c8:	48001000 	.word	0x48001000
 800c1cc:	48001400 	.word	0x48001400
 800c1d0:	40010400 	.word	0x40010400

0800c1d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c1d4:	b480      	push	{r7}
 800c1d6:	b083      	sub	sp, #12
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	6078      	str	r0, [r7, #4]
 800c1dc:	460b      	mov	r3, r1
 800c1de:	807b      	strh	r3, [r7, #2]
 800c1e0:	4613      	mov	r3, r2
 800c1e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800c1e4:	787b      	ldrb	r3, [r7, #1]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d003      	beq.n	800c1f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800c1ea:	887a      	ldrh	r2, [r7, #2]
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800c1f0:	e002      	b.n	800c1f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800c1f2:	887a      	ldrh	r2, [r7, #2]
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800c1f8:	bf00      	nop
 800c1fa:	370c      	adds	r7, #12
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c202:	4770      	bx	lr

0800c204 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800c204:	b580      	push	{r7, lr}
 800c206:	b082      	sub	sp, #8
 800c208:	af00      	add	r7, sp, #0
 800c20a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d101      	bne.n	800c216 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800c212:	2301      	movs	r3, #1
 800c214:	e08d      	b.n	800c332 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c21c:	b2db      	uxtb	r3, r3
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d106      	bne.n	800c230 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	2200      	movs	r2, #0
 800c226:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800c22a:	6878      	ldr	r0, [r7, #4]
 800c22c:	f7fd ffb4 	bl	800a198 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	2224      	movs	r2, #36	@ 0x24
 800c234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	681a      	ldr	r2, [r3, #0]
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	f022 0201 	bic.w	r2, r2, #1
 800c246:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	685a      	ldr	r2, [r3, #4]
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800c254:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	689a      	ldr	r2, [r3, #8]
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c264:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	68db      	ldr	r3, [r3, #12]
 800c26a:	2b01      	cmp	r3, #1
 800c26c:	d107      	bne.n	800c27e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	689a      	ldr	r2, [r3, #8]
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c27a:	609a      	str	r2, [r3, #8]
 800c27c:	e006      	b.n	800c28c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	689a      	ldr	r2, [r3, #8]
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800c28a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	68db      	ldr	r3, [r3, #12]
 800c290:	2b02      	cmp	r3, #2
 800c292:	d108      	bne.n	800c2a6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	685a      	ldr	r2, [r3, #4]
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c2a2:	605a      	str	r2, [r3, #4]
 800c2a4:	e007      	b.n	800c2b6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	685a      	ldr	r2, [r3, #4]
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c2b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	685b      	ldr	r3, [r3, #4]
 800c2bc:	687a      	ldr	r2, [r7, #4]
 800c2be:	6812      	ldr	r2, [r2, #0]
 800c2c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800c2c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c2c8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	68da      	ldr	r2, [r3, #12]
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c2d8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	691a      	ldr	r2, [r3, #16]
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	695b      	ldr	r3, [r3, #20]
 800c2e2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	699b      	ldr	r3, [r3, #24]
 800c2ea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	430a      	orrs	r2, r1
 800c2f2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	69d9      	ldr	r1, [r3, #28]
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	6a1a      	ldr	r2, [r3, #32]
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	430a      	orrs	r2, r1
 800c302:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	681a      	ldr	r2, [r3, #0]
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	f042 0201 	orr.w	r2, r2, #1
 800c312:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2200      	movs	r2, #0
 800c318:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	2220      	movs	r2, #32
 800c31e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	2200      	movs	r2, #0
 800c326:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	2200      	movs	r2, #0
 800c32c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800c330:	2300      	movs	r3, #0
}
 800c332:	4618      	mov	r0, r3
 800c334:	3708      	adds	r7, #8
 800c336:	46bd      	mov	sp, r7
 800c338:	bd80      	pop	{r7, pc}

0800c33a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c33a:	b480      	push	{r7}
 800c33c:	b083      	sub	sp, #12
 800c33e:	af00      	add	r7, sp, #0
 800c340:	6078      	str	r0, [r7, #4]
 800c342:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c34a:	b2db      	uxtb	r3, r3
 800c34c:	2b20      	cmp	r3, #32
 800c34e:	d138      	bne.n	800c3c2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c356:	2b01      	cmp	r3, #1
 800c358:	d101      	bne.n	800c35e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800c35a:	2302      	movs	r3, #2
 800c35c:	e032      	b.n	800c3c4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2201      	movs	r2, #1
 800c362:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	2224      	movs	r2, #36	@ 0x24
 800c36a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	681a      	ldr	r2, [r3, #0]
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	f022 0201 	bic.w	r2, r2, #1
 800c37c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	681a      	ldr	r2, [r3, #0]
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c38c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	6819      	ldr	r1, [r3, #0]
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	683a      	ldr	r2, [r7, #0]
 800c39a:	430a      	orrs	r2, r1
 800c39c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	681a      	ldr	r2, [r3, #0]
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	f042 0201 	orr.w	r2, r2, #1
 800c3ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	2220      	movs	r2, #32
 800c3b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c3be:	2300      	movs	r3, #0
 800c3c0:	e000      	b.n	800c3c4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c3c2:	2302      	movs	r3, #2
  }
}
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	370c      	adds	r7, #12
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ce:	4770      	bx	lr

0800c3d0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c3d0:	b480      	push	{r7}
 800c3d2:	b085      	sub	sp, #20
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	6078      	str	r0, [r7, #4]
 800c3d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c3e0:	b2db      	uxtb	r3, r3
 800c3e2:	2b20      	cmp	r3, #32
 800c3e4:	d139      	bne.n	800c45a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c3ec:	2b01      	cmp	r3, #1
 800c3ee:	d101      	bne.n	800c3f4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c3f0:	2302      	movs	r3, #2
 800c3f2:	e033      	b.n	800c45c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	2224      	movs	r2, #36	@ 0x24
 800c400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	681a      	ldr	r2, [r3, #0]
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	f022 0201 	bic.w	r2, r2, #1
 800c412:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800c422:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c424:	683b      	ldr	r3, [r7, #0]
 800c426:	021b      	lsls	r3, r3, #8
 800c428:	68fa      	ldr	r2, [r7, #12]
 800c42a:	4313      	orrs	r3, r2
 800c42c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	68fa      	ldr	r2, [r7, #12]
 800c434:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	681a      	ldr	r2, [r3, #0]
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	f042 0201 	orr.w	r2, r2, #1
 800c444:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	2220      	movs	r2, #32
 800c44a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	2200      	movs	r2, #0
 800c452:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c456:	2300      	movs	r3, #0
 800c458:	e000      	b.n	800c45c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c45a:	2302      	movs	r3, #2
  }
}
 800c45c:	4618      	mov	r0, r3
 800c45e:	3714      	adds	r7, #20
 800c460:	46bd      	mov	sp, r7
 800c462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c466:	4770      	bx	lr

0800c468 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c468:	b480      	push	{r7}
 800c46a:	b085      	sub	sp, #20
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d141      	bne.n	800c4fa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800c476:	4b4b      	ldr	r3, [pc, #300]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c47e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c482:	d131      	bne.n	800c4e8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c484:	4b47      	ldr	r3, [pc, #284]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c486:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c48a:	4a46      	ldr	r2, [pc, #280]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c48c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c490:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c494:	4b43      	ldr	r3, [pc, #268]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800c49c:	4a41      	ldr	r2, [pc, #260]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c49e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c4a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c4a4:	4b40      	ldr	r3, [pc, #256]	@ (800c5a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	2232      	movs	r2, #50	@ 0x32
 800c4aa:	fb02 f303 	mul.w	r3, r2, r3
 800c4ae:	4a3f      	ldr	r2, [pc, #252]	@ (800c5ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 800c4b0:	fba2 2303 	umull	r2, r3, r2, r3
 800c4b4:	0c9b      	lsrs	r3, r3, #18
 800c4b6:	3301      	adds	r3, #1
 800c4b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c4ba:	e002      	b.n	800c4c2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	3b01      	subs	r3, #1
 800c4c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c4c2:	4b38      	ldr	r3, [pc, #224]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c4c4:	695b      	ldr	r3, [r3, #20]
 800c4c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c4ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c4ce:	d102      	bne.n	800c4d6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d1f2      	bne.n	800c4bc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c4d6:	4b33      	ldr	r3, [pc, #204]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c4d8:	695b      	ldr	r3, [r3, #20]
 800c4da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c4de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c4e2:	d158      	bne.n	800c596 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800c4e4:	2303      	movs	r3, #3
 800c4e6:	e057      	b.n	800c598 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c4e8:	4b2e      	ldr	r3, [pc, #184]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c4ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c4ee:	4a2d      	ldr	r2, [pc, #180]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c4f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c4f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800c4f8:	e04d      	b.n	800c596 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c500:	d141      	bne.n	800c586 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800c502:	4b28      	ldr	r3, [pc, #160]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c50a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c50e:	d131      	bne.n	800c574 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c510:	4b24      	ldr	r3, [pc, #144]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c512:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c516:	4a23      	ldr	r2, [pc, #140]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c518:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c51c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c520:	4b20      	ldr	r3, [pc, #128]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800c528:	4a1e      	ldr	r2, [pc, #120]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c52a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c52e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c530:	4b1d      	ldr	r3, [pc, #116]	@ (800c5a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	2232      	movs	r2, #50	@ 0x32
 800c536:	fb02 f303 	mul.w	r3, r2, r3
 800c53a:	4a1c      	ldr	r2, [pc, #112]	@ (800c5ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 800c53c:	fba2 2303 	umull	r2, r3, r2, r3
 800c540:	0c9b      	lsrs	r3, r3, #18
 800c542:	3301      	adds	r3, #1
 800c544:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c546:	e002      	b.n	800c54e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	3b01      	subs	r3, #1
 800c54c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c54e:	4b15      	ldr	r3, [pc, #84]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c550:	695b      	ldr	r3, [r3, #20]
 800c552:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c556:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c55a:	d102      	bne.n	800c562 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d1f2      	bne.n	800c548 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c562:	4b10      	ldr	r3, [pc, #64]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c564:	695b      	ldr	r3, [r3, #20]
 800c566:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c56a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c56e:	d112      	bne.n	800c596 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800c570:	2303      	movs	r3, #3
 800c572:	e011      	b.n	800c598 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c574:	4b0b      	ldr	r3, [pc, #44]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c576:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c57a:	4a0a      	ldr	r2, [pc, #40]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c57c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c580:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800c584:	e007      	b.n	800c596 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800c586:	4b07      	ldr	r3, [pc, #28]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800c58e:	4a05      	ldr	r2, [pc, #20]	@ (800c5a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c590:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c594:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800c596:	2300      	movs	r3, #0
}
 800c598:	4618      	mov	r0, r3
 800c59a:	3714      	adds	r7, #20
 800c59c:	46bd      	mov	sp, r7
 800c59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a2:	4770      	bx	lr
 800c5a4:	40007000 	.word	0x40007000
 800c5a8:	200000cc 	.word	0x200000cc
 800c5ac:	431bde83 	.word	0x431bde83

0800c5b0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800c5b0:	b480      	push	{r7}
 800c5b2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800c5b4:	4b05      	ldr	r3, [pc, #20]	@ (800c5cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800c5b6:	689b      	ldr	r3, [r3, #8]
 800c5b8:	4a04      	ldr	r2, [pc, #16]	@ (800c5cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800c5ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c5be:	6093      	str	r3, [r2, #8]
}
 800c5c0:	bf00      	nop
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c8:	4770      	bx	lr
 800c5ca:	bf00      	nop
 800c5cc:	40007000 	.word	0x40007000

0800c5d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c5d0:	b580      	push	{r7, lr}
 800c5d2:	b088      	sub	sp, #32
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d101      	bne.n	800c5e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c5de:	2301      	movs	r3, #1
 800c5e0:	e2fe      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	f003 0301 	and.w	r3, r3, #1
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d075      	beq.n	800c6da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c5ee:	4b97      	ldr	r3, [pc, #604]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c5f0:	689b      	ldr	r3, [r3, #8]
 800c5f2:	f003 030c 	and.w	r3, r3, #12
 800c5f6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c5f8:	4b94      	ldr	r3, [pc, #592]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c5fa:	68db      	ldr	r3, [r3, #12]
 800c5fc:	f003 0303 	and.w	r3, r3, #3
 800c600:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800c602:	69bb      	ldr	r3, [r7, #24]
 800c604:	2b0c      	cmp	r3, #12
 800c606:	d102      	bne.n	800c60e <HAL_RCC_OscConfig+0x3e>
 800c608:	697b      	ldr	r3, [r7, #20]
 800c60a:	2b03      	cmp	r3, #3
 800c60c:	d002      	beq.n	800c614 <HAL_RCC_OscConfig+0x44>
 800c60e:	69bb      	ldr	r3, [r7, #24]
 800c610:	2b08      	cmp	r3, #8
 800c612:	d10b      	bne.n	800c62c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c614:	4b8d      	ldr	r3, [pc, #564]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d05b      	beq.n	800c6d8 <HAL_RCC_OscConfig+0x108>
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	685b      	ldr	r3, [r3, #4]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d157      	bne.n	800c6d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800c628:	2301      	movs	r3, #1
 800c62a:	e2d9      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	685b      	ldr	r3, [r3, #4]
 800c630:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c634:	d106      	bne.n	800c644 <HAL_RCC_OscConfig+0x74>
 800c636:	4b85      	ldr	r3, [pc, #532]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	4a84      	ldr	r2, [pc, #528]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c63c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c640:	6013      	str	r3, [r2, #0]
 800c642:	e01d      	b.n	800c680 <HAL_RCC_OscConfig+0xb0>
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	685b      	ldr	r3, [r3, #4]
 800c648:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c64c:	d10c      	bne.n	800c668 <HAL_RCC_OscConfig+0x98>
 800c64e:	4b7f      	ldr	r3, [pc, #508]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	4a7e      	ldr	r2, [pc, #504]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c654:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c658:	6013      	str	r3, [r2, #0]
 800c65a:	4b7c      	ldr	r3, [pc, #496]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	4a7b      	ldr	r2, [pc, #492]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c660:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c664:	6013      	str	r3, [r2, #0]
 800c666:	e00b      	b.n	800c680 <HAL_RCC_OscConfig+0xb0>
 800c668:	4b78      	ldr	r3, [pc, #480]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	4a77      	ldr	r2, [pc, #476]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c66e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c672:	6013      	str	r3, [r2, #0]
 800c674:	4b75      	ldr	r3, [pc, #468]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	4a74      	ldr	r2, [pc, #464]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c67a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c67e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	685b      	ldr	r3, [r3, #4]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d013      	beq.n	800c6b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c688:	f7fe f984 	bl	800a994 <HAL_GetTick>
 800c68c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c68e:	e008      	b.n	800c6a2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c690:	f7fe f980 	bl	800a994 <HAL_GetTick>
 800c694:	4602      	mov	r2, r0
 800c696:	693b      	ldr	r3, [r7, #16]
 800c698:	1ad3      	subs	r3, r2, r3
 800c69a:	2b64      	cmp	r3, #100	@ 0x64
 800c69c:	d901      	bls.n	800c6a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800c69e:	2303      	movs	r3, #3
 800c6a0:	e29e      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c6a2:	4b6a      	ldr	r3, [pc, #424]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d0f0      	beq.n	800c690 <HAL_RCC_OscConfig+0xc0>
 800c6ae:	e014      	b.n	800c6da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6b0:	f7fe f970 	bl	800a994 <HAL_GetTick>
 800c6b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c6b6:	e008      	b.n	800c6ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c6b8:	f7fe f96c 	bl	800a994 <HAL_GetTick>
 800c6bc:	4602      	mov	r2, r0
 800c6be:	693b      	ldr	r3, [r7, #16]
 800c6c0:	1ad3      	subs	r3, r2, r3
 800c6c2:	2b64      	cmp	r3, #100	@ 0x64
 800c6c4:	d901      	bls.n	800c6ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800c6c6:	2303      	movs	r3, #3
 800c6c8:	e28a      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c6ca:	4b60      	ldr	r3, [pc, #384]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d1f0      	bne.n	800c6b8 <HAL_RCC_OscConfig+0xe8>
 800c6d6:	e000      	b.n	800c6da <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c6d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	f003 0302 	and.w	r3, r3, #2
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d075      	beq.n	800c7d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c6e6:	4b59      	ldr	r3, [pc, #356]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c6e8:	689b      	ldr	r3, [r3, #8]
 800c6ea:	f003 030c 	and.w	r3, r3, #12
 800c6ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c6f0:	4b56      	ldr	r3, [pc, #344]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c6f2:	68db      	ldr	r3, [r3, #12]
 800c6f4:	f003 0303 	and.w	r3, r3, #3
 800c6f8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800c6fa:	69bb      	ldr	r3, [r7, #24]
 800c6fc:	2b0c      	cmp	r3, #12
 800c6fe:	d102      	bne.n	800c706 <HAL_RCC_OscConfig+0x136>
 800c700:	697b      	ldr	r3, [r7, #20]
 800c702:	2b02      	cmp	r3, #2
 800c704:	d002      	beq.n	800c70c <HAL_RCC_OscConfig+0x13c>
 800c706:	69bb      	ldr	r3, [r7, #24]
 800c708:	2b04      	cmp	r3, #4
 800c70a:	d11f      	bne.n	800c74c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c70c:	4b4f      	ldr	r3, [pc, #316]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c714:	2b00      	cmp	r3, #0
 800c716:	d005      	beq.n	800c724 <HAL_RCC_OscConfig+0x154>
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	68db      	ldr	r3, [r3, #12]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d101      	bne.n	800c724 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800c720:	2301      	movs	r3, #1
 800c722:	e25d      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c724:	4b49      	ldr	r3, [pc, #292]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c726:	685b      	ldr	r3, [r3, #4]
 800c728:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	691b      	ldr	r3, [r3, #16]
 800c730:	061b      	lsls	r3, r3, #24
 800c732:	4946      	ldr	r1, [pc, #280]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c734:	4313      	orrs	r3, r2
 800c736:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800c738:	4b45      	ldr	r3, [pc, #276]	@ (800c850 <HAL_RCC_OscConfig+0x280>)
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	4618      	mov	r0, r3
 800c73e:	f7fe f8dd 	bl	800a8fc <HAL_InitTick>
 800c742:	4603      	mov	r3, r0
 800c744:	2b00      	cmp	r3, #0
 800c746:	d043      	beq.n	800c7d0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800c748:	2301      	movs	r3, #1
 800c74a:	e249      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	68db      	ldr	r3, [r3, #12]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d023      	beq.n	800c79c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c754:	4b3d      	ldr	r3, [pc, #244]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	4a3c      	ldr	r2, [pc, #240]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c75a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c75e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c760:	f7fe f918 	bl	800a994 <HAL_GetTick>
 800c764:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c766:	e008      	b.n	800c77a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c768:	f7fe f914 	bl	800a994 <HAL_GetTick>
 800c76c:	4602      	mov	r2, r0
 800c76e:	693b      	ldr	r3, [r7, #16]
 800c770:	1ad3      	subs	r3, r2, r3
 800c772:	2b02      	cmp	r3, #2
 800c774:	d901      	bls.n	800c77a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800c776:	2303      	movs	r3, #3
 800c778:	e232      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c77a:	4b34      	ldr	r3, [pc, #208]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c782:	2b00      	cmp	r3, #0
 800c784:	d0f0      	beq.n	800c768 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c786:	4b31      	ldr	r3, [pc, #196]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c788:	685b      	ldr	r3, [r3, #4]
 800c78a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	691b      	ldr	r3, [r3, #16]
 800c792:	061b      	lsls	r3, r3, #24
 800c794:	492d      	ldr	r1, [pc, #180]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c796:	4313      	orrs	r3, r2
 800c798:	604b      	str	r3, [r1, #4]
 800c79a:	e01a      	b.n	800c7d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c79c:	4b2b      	ldr	r3, [pc, #172]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	4a2a      	ldr	r2, [pc, #168]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c7a2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c7a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c7a8:	f7fe f8f4 	bl	800a994 <HAL_GetTick>
 800c7ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c7ae:	e008      	b.n	800c7c2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c7b0:	f7fe f8f0 	bl	800a994 <HAL_GetTick>
 800c7b4:	4602      	mov	r2, r0
 800c7b6:	693b      	ldr	r3, [r7, #16]
 800c7b8:	1ad3      	subs	r3, r2, r3
 800c7ba:	2b02      	cmp	r3, #2
 800c7bc:	d901      	bls.n	800c7c2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800c7be:	2303      	movs	r3, #3
 800c7c0:	e20e      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c7c2:	4b22      	ldr	r3, [pc, #136]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d1f0      	bne.n	800c7b0 <HAL_RCC_OscConfig+0x1e0>
 800c7ce:	e000      	b.n	800c7d2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c7d0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	f003 0308 	and.w	r3, r3, #8
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d041      	beq.n	800c862 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	695b      	ldr	r3, [r3, #20]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d01c      	beq.n	800c820 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c7e6:	4b19      	ldr	r3, [pc, #100]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c7e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c7ec:	4a17      	ldr	r2, [pc, #92]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c7ee:	f043 0301 	orr.w	r3, r3, #1
 800c7f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c7f6:	f7fe f8cd 	bl	800a994 <HAL_GetTick>
 800c7fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c7fc:	e008      	b.n	800c810 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c7fe:	f7fe f8c9 	bl	800a994 <HAL_GetTick>
 800c802:	4602      	mov	r2, r0
 800c804:	693b      	ldr	r3, [r7, #16]
 800c806:	1ad3      	subs	r3, r2, r3
 800c808:	2b02      	cmp	r3, #2
 800c80a:	d901      	bls.n	800c810 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800c80c:	2303      	movs	r3, #3
 800c80e:	e1e7      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c810:	4b0e      	ldr	r3, [pc, #56]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c812:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c816:	f003 0302 	and.w	r3, r3, #2
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d0ef      	beq.n	800c7fe <HAL_RCC_OscConfig+0x22e>
 800c81e:	e020      	b.n	800c862 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c820:	4b0a      	ldr	r3, [pc, #40]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c822:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c826:	4a09      	ldr	r2, [pc, #36]	@ (800c84c <HAL_RCC_OscConfig+0x27c>)
 800c828:	f023 0301 	bic.w	r3, r3, #1
 800c82c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c830:	f7fe f8b0 	bl	800a994 <HAL_GetTick>
 800c834:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c836:	e00d      	b.n	800c854 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c838:	f7fe f8ac 	bl	800a994 <HAL_GetTick>
 800c83c:	4602      	mov	r2, r0
 800c83e:	693b      	ldr	r3, [r7, #16]
 800c840:	1ad3      	subs	r3, r2, r3
 800c842:	2b02      	cmp	r3, #2
 800c844:	d906      	bls.n	800c854 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800c846:	2303      	movs	r3, #3
 800c848:	e1ca      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
 800c84a:	bf00      	nop
 800c84c:	40021000 	.word	0x40021000
 800c850:	200000e4 	.word	0x200000e4
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c854:	4b8c      	ldr	r3, [pc, #560]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c856:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c85a:	f003 0302 	and.w	r3, r3, #2
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d1ea      	bne.n	800c838 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	f003 0304 	and.w	r3, r3, #4
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	f000 80a6 	beq.w	800c9bc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c870:	2300      	movs	r3, #0
 800c872:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c874:	4b84      	ldr	r3, [pc, #528]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c878:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d101      	bne.n	800c884 <HAL_RCC_OscConfig+0x2b4>
 800c880:	2301      	movs	r3, #1
 800c882:	e000      	b.n	800c886 <HAL_RCC_OscConfig+0x2b6>
 800c884:	2300      	movs	r3, #0
 800c886:	2b00      	cmp	r3, #0
 800c888:	d00d      	beq.n	800c8a6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c88a:	4b7f      	ldr	r3, [pc, #508]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c88c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c88e:	4a7e      	ldr	r2, [pc, #504]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c890:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c894:	6593      	str	r3, [r2, #88]	@ 0x58
 800c896:	4b7c      	ldr	r3, [pc, #496]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c89a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c89e:	60fb      	str	r3, [r7, #12]
 800c8a0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800c8a2:	2301      	movs	r3, #1
 800c8a4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c8a6:	4b79      	ldr	r3, [pc, #484]	@ (800ca8c <HAL_RCC_OscConfig+0x4bc>)
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d118      	bne.n	800c8e4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c8b2:	4b76      	ldr	r3, [pc, #472]	@ (800ca8c <HAL_RCC_OscConfig+0x4bc>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	4a75      	ldr	r2, [pc, #468]	@ (800ca8c <HAL_RCC_OscConfig+0x4bc>)
 800c8b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c8bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c8be:	f7fe f869 	bl	800a994 <HAL_GetTick>
 800c8c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c8c4:	e008      	b.n	800c8d8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c8c6:	f7fe f865 	bl	800a994 <HAL_GetTick>
 800c8ca:	4602      	mov	r2, r0
 800c8cc:	693b      	ldr	r3, [r7, #16]
 800c8ce:	1ad3      	subs	r3, r2, r3
 800c8d0:	2b02      	cmp	r3, #2
 800c8d2:	d901      	bls.n	800c8d8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800c8d4:	2303      	movs	r3, #3
 800c8d6:	e183      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c8d8:	4b6c      	ldr	r3, [pc, #432]	@ (800ca8c <HAL_RCC_OscConfig+0x4bc>)
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d0f0      	beq.n	800c8c6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	689b      	ldr	r3, [r3, #8]
 800c8e8:	2b01      	cmp	r3, #1
 800c8ea:	d108      	bne.n	800c8fe <HAL_RCC_OscConfig+0x32e>
 800c8ec:	4b66      	ldr	r3, [pc, #408]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c8ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8f2:	4a65      	ldr	r2, [pc, #404]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c8f4:	f043 0301 	orr.w	r3, r3, #1
 800c8f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c8fc:	e024      	b.n	800c948 <HAL_RCC_OscConfig+0x378>
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	689b      	ldr	r3, [r3, #8]
 800c902:	2b05      	cmp	r3, #5
 800c904:	d110      	bne.n	800c928 <HAL_RCC_OscConfig+0x358>
 800c906:	4b60      	ldr	r3, [pc, #384]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c90c:	4a5e      	ldr	r2, [pc, #376]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c90e:	f043 0304 	orr.w	r3, r3, #4
 800c912:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c916:	4b5c      	ldr	r3, [pc, #368]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c918:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c91c:	4a5a      	ldr	r2, [pc, #360]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c91e:	f043 0301 	orr.w	r3, r3, #1
 800c922:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c926:	e00f      	b.n	800c948 <HAL_RCC_OscConfig+0x378>
 800c928:	4b57      	ldr	r3, [pc, #348]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c92a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c92e:	4a56      	ldr	r2, [pc, #344]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c930:	f023 0301 	bic.w	r3, r3, #1
 800c934:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c938:	4b53      	ldr	r3, [pc, #332]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c93a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c93e:	4a52      	ldr	r2, [pc, #328]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c940:	f023 0304 	bic.w	r3, r3, #4
 800c944:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	689b      	ldr	r3, [r3, #8]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d016      	beq.n	800c97e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c950:	f7fe f820 	bl	800a994 <HAL_GetTick>
 800c954:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c956:	e00a      	b.n	800c96e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c958:	f7fe f81c 	bl	800a994 <HAL_GetTick>
 800c95c:	4602      	mov	r2, r0
 800c95e:	693b      	ldr	r3, [r7, #16]
 800c960:	1ad3      	subs	r3, r2, r3
 800c962:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c966:	4293      	cmp	r3, r2
 800c968:	d901      	bls.n	800c96e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800c96a:	2303      	movs	r3, #3
 800c96c:	e138      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c96e:	4b46      	ldr	r3, [pc, #280]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c970:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c974:	f003 0302 	and.w	r3, r3, #2
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d0ed      	beq.n	800c958 <HAL_RCC_OscConfig+0x388>
 800c97c:	e015      	b.n	800c9aa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c97e:	f7fe f809 	bl	800a994 <HAL_GetTick>
 800c982:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c984:	e00a      	b.n	800c99c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c986:	f7fe f805 	bl	800a994 <HAL_GetTick>
 800c98a:	4602      	mov	r2, r0
 800c98c:	693b      	ldr	r3, [r7, #16]
 800c98e:	1ad3      	subs	r3, r2, r3
 800c990:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c994:	4293      	cmp	r3, r2
 800c996:	d901      	bls.n	800c99c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800c998:	2303      	movs	r3, #3
 800c99a:	e121      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c99c:	4b3a      	ldr	r3, [pc, #232]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c99e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9a2:	f003 0302 	and.w	r3, r3, #2
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d1ed      	bne.n	800c986 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800c9aa:	7ffb      	ldrb	r3, [r7, #31]
 800c9ac:	2b01      	cmp	r3, #1
 800c9ae:	d105      	bne.n	800c9bc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c9b0:	4b35      	ldr	r3, [pc, #212]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c9b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c9b4:	4a34      	ldr	r2, [pc, #208]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c9b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c9ba:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	f003 0320 	and.w	r3, r3, #32
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d03c      	beq.n	800ca42 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	699b      	ldr	r3, [r3, #24]
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d01c      	beq.n	800ca0a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c9d0:	4b2d      	ldr	r3, [pc, #180]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c9d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c9d6:	4a2c      	ldr	r2, [pc, #176]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c9d8:	f043 0301 	orr.w	r3, r3, #1
 800c9dc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c9e0:	f7fd ffd8 	bl	800a994 <HAL_GetTick>
 800c9e4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c9e6:	e008      	b.n	800c9fa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c9e8:	f7fd ffd4 	bl	800a994 <HAL_GetTick>
 800c9ec:	4602      	mov	r2, r0
 800c9ee:	693b      	ldr	r3, [r7, #16]
 800c9f0:	1ad3      	subs	r3, r2, r3
 800c9f2:	2b02      	cmp	r3, #2
 800c9f4:	d901      	bls.n	800c9fa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800c9f6:	2303      	movs	r3, #3
 800c9f8:	e0f2      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c9fa:	4b23      	ldr	r3, [pc, #140]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800c9fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ca00:	f003 0302 	and.w	r3, r3, #2
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d0ef      	beq.n	800c9e8 <HAL_RCC_OscConfig+0x418>
 800ca08:	e01b      	b.n	800ca42 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ca0a:	4b1f      	ldr	r3, [pc, #124]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800ca0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ca10:	4a1d      	ldr	r2, [pc, #116]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800ca12:	f023 0301 	bic.w	r3, r3, #1
 800ca16:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ca1a:	f7fd ffbb 	bl	800a994 <HAL_GetTick>
 800ca1e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ca20:	e008      	b.n	800ca34 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ca22:	f7fd ffb7 	bl	800a994 <HAL_GetTick>
 800ca26:	4602      	mov	r2, r0
 800ca28:	693b      	ldr	r3, [r7, #16]
 800ca2a:	1ad3      	subs	r3, r2, r3
 800ca2c:	2b02      	cmp	r3, #2
 800ca2e:	d901      	bls.n	800ca34 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800ca30:	2303      	movs	r3, #3
 800ca32:	e0d5      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ca34:	4b14      	ldr	r3, [pc, #80]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800ca36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ca3a:	f003 0302 	and.w	r3, r3, #2
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d1ef      	bne.n	800ca22 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	69db      	ldr	r3, [r3, #28]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	f000 80c9 	beq.w	800cbde <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ca4c:	4b0e      	ldr	r3, [pc, #56]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800ca4e:	689b      	ldr	r3, [r3, #8]
 800ca50:	f003 030c 	and.w	r3, r3, #12
 800ca54:	2b0c      	cmp	r3, #12
 800ca56:	f000 8083 	beq.w	800cb60 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	69db      	ldr	r3, [r3, #28]
 800ca5e:	2b02      	cmp	r3, #2
 800ca60:	d15e      	bne.n	800cb20 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ca62:	4b09      	ldr	r3, [pc, #36]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	4a08      	ldr	r2, [pc, #32]	@ (800ca88 <HAL_RCC_OscConfig+0x4b8>)
 800ca68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ca6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca6e:	f7fd ff91 	bl	800a994 <HAL_GetTick>
 800ca72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ca74:	e00c      	b.n	800ca90 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ca76:	f7fd ff8d 	bl	800a994 <HAL_GetTick>
 800ca7a:	4602      	mov	r2, r0
 800ca7c:	693b      	ldr	r3, [r7, #16]
 800ca7e:	1ad3      	subs	r3, r2, r3
 800ca80:	2b02      	cmp	r3, #2
 800ca82:	d905      	bls.n	800ca90 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800ca84:	2303      	movs	r3, #3
 800ca86:	e0ab      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
 800ca88:	40021000 	.word	0x40021000
 800ca8c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ca90:	4b55      	ldr	r3, [pc, #340]	@ (800cbe8 <HAL_RCC_OscConfig+0x618>)
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d1ec      	bne.n	800ca76 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ca9c:	4b52      	ldr	r3, [pc, #328]	@ (800cbe8 <HAL_RCC_OscConfig+0x618>)
 800ca9e:	68da      	ldr	r2, [r3, #12]
 800caa0:	4b52      	ldr	r3, [pc, #328]	@ (800cbec <HAL_RCC_OscConfig+0x61c>)
 800caa2:	4013      	ands	r3, r2
 800caa4:	687a      	ldr	r2, [r7, #4]
 800caa6:	6a11      	ldr	r1, [r2, #32]
 800caa8:	687a      	ldr	r2, [r7, #4]
 800caaa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800caac:	3a01      	subs	r2, #1
 800caae:	0112      	lsls	r2, r2, #4
 800cab0:	4311      	orrs	r1, r2
 800cab2:	687a      	ldr	r2, [r7, #4]
 800cab4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800cab6:	0212      	lsls	r2, r2, #8
 800cab8:	4311      	orrs	r1, r2
 800caba:	687a      	ldr	r2, [r7, #4]
 800cabc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800cabe:	0852      	lsrs	r2, r2, #1
 800cac0:	3a01      	subs	r2, #1
 800cac2:	0552      	lsls	r2, r2, #21
 800cac4:	4311      	orrs	r1, r2
 800cac6:	687a      	ldr	r2, [r7, #4]
 800cac8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800caca:	0852      	lsrs	r2, r2, #1
 800cacc:	3a01      	subs	r2, #1
 800cace:	0652      	lsls	r2, r2, #25
 800cad0:	4311      	orrs	r1, r2
 800cad2:	687a      	ldr	r2, [r7, #4]
 800cad4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800cad6:	06d2      	lsls	r2, r2, #27
 800cad8:	430a      	orrs	r2, r1
 800cada:	4943      	ldr	r1, [pc, #268]	@ (800cbe8 <HAL_RCC_OscConfig+0x618>)
 800cadc:	4313      	orrs	r3, r2
 800cade:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cae0:	4b41      	ldr	r3, [pc, #260]	@ (800cbe8 <HAL_RCC_OscConfig+0x618>)
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	4a40      	ldr	r2, [pc, #256]	@ (800cbe8 <HAL_RCC_OscConfig+0x618>)
 800cae6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800caea:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800caec:	4b3e      	ldr	r3, [pc, #248]	@ (800cbe8 <HAL_RCC_OscConfig+0x618>)
 800caee:	68db      	ldr	r3, [r3, #12]
 800caf0:	4a3d      	ldr	r2, [pc, #244]	@ (800cbe8 <HAL_RCC_OscConfig+0x618>)
 800caf2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800caf6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800caf8:	f7fd ff4c 	bl	800a994 <HAL_GetTick>
 800cafc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cafe:	e008      	b.n	800cb12 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cb00:	f7fd ff48 	bl	800a994 <HAL_GetTick>
 800cb04:	4602      	mov	r2, r0
 800cb06:	693b      	ldr	r3, [r7, #16]
 800cb08:	1ad3      	subs	r3, r2, r3
 800cb0a:	2b02      	cmp	r3, #2
 800cb0c:	d901      	bls.n	800cb12 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800cb0e:	2303      	movs	r3, #3
 800cb10:	e066      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cb12:	4b35      	ldr	r3, [pc, #212]	@ (800cbe8 <HAL_RCC_OscConfig+0x618>)
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d0f0      	beq.n	800cb00 <HAL_RCC_OscConfig+0x530>
 800cb1e:	e05e      	b.n	800cbde <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cb20:	4b31      	ldr	r3, [pc, #196]	@ (800cbe8 <HAL_RCC_OscConfig+0x618>)
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	4a30      	ldr	r2, [pc, #192]	@ (800cbe8 <HAL_RCC_OscConfig+0x618>)
 800cb26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800cb2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb2c:	f7fd ff32 	bl	800a994 <HAL_GetTick>
 800cb30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cb32:	e008      	b.n	800cb46 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cb34:	f7fd ff2e 	bl	800a994 <HAL_GetTick>
 800cb38:	4602      	mov	r2, r0
 800cb3a:	693b      	ldr	r3, [r7, #16]
 800cb3c:	1ad3      	subs	r3, r2, r3
 800cb3e:	2b02      	cmp	r3, #2
 800cb40:	d901      	bls.n	800cb46 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800cb42:	2303      	movs	r3, #3
 800cb44:	e04c      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cb46:	4b28      	ldr	r3, [pc, #160]	@ (800cbe8 <HAL_RCC_OscConfig+0x618>)
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d1f0      	bne.n	800cb34 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800cb52:	4b25      	ldr	r3, [pc, #148]	@ (800cbe8 <HAL_RCC_OscConfig+0x618>)
 800cb54:	68da      	ldr	r2, [r3, #12]
 800cb56:	4924      	ldr	r1, [pc, #144]	@ (800cbe8 <HAL_RCC_OscConfig+0x618>)
 800cb58:	4b25      	ldr	r3, [pc, #148]	@ (800cbf0 <HAL_RCC_OscConfig+0x620>)
 800cb5a:	4013      	ands	r3, r2
 800cb5c:	60cb      	str	r3, [r1, #12]
 800cb5e:	e03e      	b.n	800cbde <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	69db      	ldr	r3, [r3, #28]
 800cb64:	2b01      	cmp	r3, #1
 800cb66:	d101      	bne.n	800cb6c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800cb68:	2301      	movs	r3, #1
 800cb6a:	e039      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800cb6c:	4b1e      	ldr	r3, [pc, #120]	@ (800cbe8 <HAL_RCC_OscConfig+0x618>)
 800cb6e:	68db      	ldr	r3, [r3, #12]
 800cb70:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cb72:	697b      	ldr	r3, [r7, #20]
 800cb74:	f003 0203 	and.w	r2, r3, #3
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	6a1b      	ldr	r3, [r3, #32]
 800cb7c:	429a      	cmp	r2, r3
 800cb7e:	d12c      	bne.n	800cbda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cb80:	697b      	ldr	r3, [r7, #20]
 800cb82:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb8a:	3b01      	subs	r3, #1
 800cb8c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cb8e:	429a      	cmp	r2, r3
 800cb90:	d123      	bne.n	800cbda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800cb92:	697b      	ldr	r3, [r7, #20]
 800cb94:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb9c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cb9e:	429a      	cmp	r2, r3
 800cba0:	d11b      	bne.n	800cbda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800cba2:	697b      	ldr	r3, [r7, #20]
 800cba4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbac:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800cbae:	429a      	cmp	r2, r3
 800cbb0:	d113      	bne.n	800cbda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cbb2:	697b      	ldr	r3, [r7, #20]
 800cbb4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbbc:	085b      	lsrs	r3, r3, #1
 800cbbe:	3b01      	subs	r3, #1
 800cbc0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800cbc2:	429a      	cmp	r2, r3
 800cbc4:	d109      	bne.n	800cbda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800cbc6:	697b      	ldr	r3, [r7, #20]
 800cbc8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cbd0:	085b      	lsrs	r3, r3, #1
 800cbd2:	3b01      	subs	r3, #1
 800cbd4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cbd6:	429a      	cmp	r2, r3
 800cbd8:	d001      	beq.n	800cbde <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800cbda:	2301      	movs	r3, #1
 800cbdc:	e000      	b.n	800cbe0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800cbde:	2300      	movs	r3, #0
}
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	3720      	adds	r7, #32
 800cbe4:	46bd      	mov	sp, r7
 800cbe6:	bd80      	pop	{r7, pc}
 800cbe8:	40021000 	.word	0x40021000
 800cbec:	019f800c 	.word	0x019f800c
 800cbf0:	feeefffc 	.word	0xfeeefffc

0800cbf4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800cbf4:	b580      	push	{r7, lr}
 800cbf6:	b086      	sub	sp, #24
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	6078      	str	r0, [r7, #4]
 800cbfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800cbfe:	2300      	movs	r3, #0
 800cc00:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d101      	bne.n	800cc0c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800cc08:	2301      	movs	r3, #1
 800cc0a:	e11e      	b.n	800ce4a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800cc0c:	4b91      	ldr	r3, [pc, #580]	@ (800ce54 <HAL_RCC_ClockConfig+0x260>)
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	f003 030f 	and.w	r3, r3, #15
 800cc14:	683a      	ldr	r2, [r7, #0]
 800cc16:	429a      	cmp	r2, r3
 800cc18:	d910      	bls.n	800cc3c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cc1a:	4b8e      	ldr	r3, [pc, #568]	@ (800ce54 <HAL_RCC_ClockConfig+0x260>)
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	f023 020f 	bic.w	r2, r3, #15
 800cc22:	498c      	ldr	r1, [pc, #560]	@ (800ce54 <HAL_RCC_ClockConfig+0x260>)
 800cc24:	683b      	ldr	r3, [r7, #0]
 800cc26:	4313      	orrs	r3, r2
 800cc28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cc2a:	4b8a      	ldr	r3, [pc, #552]	@ (800ce54 <HAL_RCC_ClockConfig+0x260>)
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	f003 030f 	and.w	r3, r3, #15
 800cc32:	683a      	ldr	r2, [r7, #0]
 800cc34:	429a      	cmp	r2, r3
 800cc36:	d001      	beq.n	800cc3c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800cc38:	2301      	movs	r3, #1
 800cc3a:	e106      	b.n	800ce4a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	f003 0301 	and.w	r3, r3, #1
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d073      	beq.n	800cd30 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	685b      	ldr	r3, [r3, #4]
 800cc4c:	2b03      	cmp	r3, #3
 800cc4e:	d129      	bne.n	800cca4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cc50:	4b81      	ldr	r3, [pc, #516]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d101      	bne.n	800cc60 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800cc5c:	2301      	movs	r3, #1
 800cc5e:	e0f4      	b.n	800ce4a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800cc60:	f000 f99e 	bl	800cfa0 <RCC_GetSysClockFreqFromPLLSource>
 800cc64:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800cc66:	693b      	ldr	r3, [r7, #16]
 800cc68:	4a7c      	ldr	r2, [pc, #496]	@ (800ce5c <HAL_RCC_ClockConfig+0x268>)
 800cc6a:	4293      	cmp	r3, r2
 800cc6c:	d93f      	bls.n	800ccee <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800cc6e:	4b7a      	ldr	r3, [pc, #488]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cc70:	689b      	ldr	r3, [r3, #8]
 800cc72:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d009      	beq.n	800cc8e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d033      	beq.n	800ccee <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d12f      	bne.n	800ccee <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800cc8e:	4b72      	ldr	r3, [pc, #456]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cc90:	689b      	ldr	r3, [r3, #8]
 800cc92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cc96:	4a70      	ldr	r2, [pc, #448]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cc98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc9c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800cc9e:	2380      	movs	r3, #128	@ 0x80
 800cca0:	617b      	str	r3, [r7, #20]
 800cca2:	e024      	b.n	800ccee <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	685b      	ldr	r3, [r3, #4]
 800cca8:	2b02      	cmp	r3, #2
 800ccaa:	d107      	bne.n	800ccbc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ccac:	4b6a      	ldr	r3, [pc, #424]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d109      	bne.n	800cccc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ccb8:	2301      	movs	r3, #1
 800ccba:	e0c6      	b.n	800ce4a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ccbc:	4b66      	ldr	r3, [pc, #408]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d101      	bne.n	800cccc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ccc8:	2301      	movs	r3, #1
 800ccca:	e0be      	b.n	800ce4a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800cccc:	f000 f8ce 	bl	800ce6c <HAL_RCC_GetSysClockFreq>
 800ccd0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800ccd2:	693b      	ldr	r3, [r7, #16]
 800ccd4:	4a61      	ldr	r2, [pc, #388]	@ (800ce5c <HAL_RCC_ClockConfig+0x268>)
 800ccd6:	4293      	cmp	r3, r2
 800ccd8:	d909      	bls.n	800ccee <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ccda:	4b5f      	ldr	r3, [pc, #380]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800ccdc:	689b      	ldr	r3, [r3, #8]
 800ccde:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cce2:	4a5d      	ldr	r2, [pc, #372]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cce4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cce8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800ccea:	2380      	movs	r3, #128	@ 0x80
 800ccec:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ccee:	4b5a      	ldr	r3, [pc, #360]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800ccf0:	689b      	ldr	r3, [r3, #8]
 800ccf2:	f023 0203 	bic.w	r2, r3, #3
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	685b      	ldr	r3, [r3, #4]
 800ccfa:	4957      	ldr	r1, [pc, #348]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800ccfc:	4313      	orrs	r3, r2
 800ccfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cd00:	f7fd fe48 	bl	800a994 <HAL_GetTick>
 800cd04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cd06:	e00a      	b.n	800cd1e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cd08:	f7fd fe44 	bl	800a994 <HAL_GetTick>
 800cd0c:	4602      	mov	r2, r0
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	1ad3      	subs	r3, r2, r3
 800cd12:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cd16:	4293      	cmp	r3, r2
 800cd18:	d901      	bls.n	800cd1e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800cd1a:	2303      	movs	r3, #3
 800cd1c:	e095      	b.n	800ce4a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cd1e:	4b4e      	ldr	r3, [pc, #312]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cd20:	689b      	ldr	r3, [r3, #8]
 800cd22:	f003 020c 	and.w	r2, r3, #12
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	685b      	ldr	r3, [r3, #4]
 800cd2a:	009b      	lsls	r3, r3, #2
 800cd2c:	429a      	cmp	r2, r3
 800cd2e:	d1eb      	bne.n	800cd08 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	f003 0302 	and.w	r3, r3, #2
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d023      	beq.n	800cd84 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	f003 0304 	and.w	r3, r3, #4
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d005      	beq.n	800cd54 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800cd48:	4b43      	ldr	r3, [pc, #268]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cd4a:	689b      	ldr	r3, [r3, #8]
 800cd4c:	4a42      	ldr	r2, [pc, #264]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cd4e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800cd52:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	f003 0308 	and.w	r3, r3, #8
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d007      	beq.n	800cd70 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800cd60:	4b3d      	ldr	r3, [pc, #244]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cd62:	689b      	ldr	r3, [r3, #8]
 800cd64:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800cd68:	4a3b      	ldr	r2, [pc, #236]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cd6a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800cd6e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cd70:	4b39      	ldr	r3, [pc, #228]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cd72:	689b      	ldr	r3, [r3, #8]
 800cd74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	689b      	ldr	r3, [r3, #8]
 800cd7c:	4936      	ldr	r1, [pc, #216]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cd7e:	4313      	orrs	r3, r2
 800cd80:	608b      	str	r3, [r1, #8]
 800cd82:	e008      	b.n	800cd96 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800cd84:	697b      	ldr	r3, [r7, #20]
 800cd86:	2b80      	cmp	r3, #128	@ 0x80
 800cd88:	d105      	bne.n	800cd96 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800cd8a:	4b33      	ldr	r3, [pc, #204]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cd8c:	689b      	ldr	r3, [r3, #8]
 800cd8e:	4a32      	ldr	r2, [pc, #200]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cd90:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cd94:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800cd96:	4b2f      	ldr	r3, [pc, #188]	@ (800ce54 <HAL_RCC_ClockConfig+0x260>)
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	f003 030f 	and.w	r3, r3, #15
 800cd9e:	683a      	ldr	r2, [r7, #0]
 800cda0:	429a      	cmp	r2, r3
 800cda2:	d21d      	bcs.n	800cde0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cda4:	4b2b      	ldr	r3, [pc, #172]	@ (800ce54 <HAL_RCC_ClockConfig+0x260>)
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	f023 020f 	bic.w	r2, r3, #15
 800cdac:	4929      	ldr	r1, [pc, #164]	@ (800ce54 <HAL_RCC_ClockConfig+0x260>)
 800cdae:	683b      	ldr	r3, [r7, #0]
 800cdb0:	4313      	orrs	r3, r2
 800cdb2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800cdb4:	f7fd fdee 	bl	800a994 <HAL_GetTick>
 800cdb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cdba:	e00a      	b.n	800cdd2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cdbc:	f7fd fdea 	bl	800a994 <HAL_GetTick>
 800cdc0:	4602      	mov	r2, r0
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	1ad3      	subs	r3, r2, r3
 800cdc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cdca:	4293      	cmp	r3, r2
 800cdcc:	d901      	bls.n	800cdd2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800cdce:	2303      	movs	r3, #3
 800cdd0:	e03b      	b.n	800ce4a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cdd2:	4b20      	ldr	r3, [pc, #128]	@ (800ce54 <HAL_RCC_ClockConfig+0x260>)
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	f003 030f 	and.w	r3, r3, #15
 800cdda:	683a      	ldr	r2, [r7, #0]
 800cddc:	429a      	cmp	r2, r3
 800cdde:	d1ed      	bne.n	800cdbc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	f003 0304 	and.w	r3, r3, #4
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d008      	beq.n	800cdfe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800cdec:	4b1a      	ldr	r3, [pc, #104]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cdee:	689b      	ldr	r3, [r3, #8]
 800cdf0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	68db      	ldr	r3, [r3, #12]
 800cdf8:	4917      	ldr	r1, [pc, #92]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800cdfa:	4313      	orrs	r3, r2
 800cdfc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	f003 0308 	and.w	r3, r3, #8
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d009      	beq.n	800ce1e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ce0a:	4b13      	ldr	r3, [pc, #76]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800ce0c:	689b      	ldr	r3, [r3, #8]
 800ce0e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	691b      	ldr	r3, [r3, #16]
 800ce16:	00db      	lsls	r3, r3, #3
 800ce18:	490f      	ldr	r1, [pc, #60]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800ce1a:	4313      	orrs	r3, r2
 800ce1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ce1e:	f000 f825 	bl	800ce6c <HAL_RCC_GetSysClockFreq>
 800ce22:	4602      	mov	r2, r0
 800ce24:	4b0c      	ldr	r3, [pc, #48]	@ (800ce58 <HAL_RCC_ClockConfig+0x264>)
 800ce26:	689b      	ldr	r3, [r3, #8]
 800ce28:	091b      	lsrs	r3, r3, #4
 800ce2a:	f003 030f 	and.w	r3, r3, #15
 800ce2e:	490c      	ldr	r1, [pc, #48]	@ (800ce60 <HAL_RCC_ClockConfig+0x26c>)
 800ce30:	5ccb      	ldrb	r3, [r1, r3]
 800ce32:	f003 031f 	and.w	r3, r3, #31
 800ce36:	fa22 f303 	lsr.w	r3, r2, r3
 800ce3a:	4a0a      	ldr	r2, [pc, #40]	@ (800ce64 <HAL_RCC_ClockConfig+0x270>)
 800ce3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800ce3e:	4b0a      	ldr	r3, [pc, #40]	@ (800ce68 <HAL_RCC_ClockConfig+0x274>)
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	4618      	mov	r0, r3
 800ce44:	f7fd fd5a 	bl	800a8fc <HAL_InitTick>
 800ce48:	4603      	mov	r3, r0
}
 800ce4a:	4618      	mov	r0, r3
 800ce4c:	3718      	adds	r7, #24
 800ce4e:	46bd      	mov	sp, r7
 800ce50:	bd80      	pop	{r7, pc}
 800ce52:	bf00      	nop
 800ce54:	40022000 	.word	0x40022000
 800ce58:	40021000 	.word	0x40021000
 800ce5c:	04c4b400 	.word	0x04c4b400
 800ce60:	08012438 	.word	0x08012438
 800ce64:	200000cc 	.word	0x200000cc
 800ce68:	200000e4 	.word	0x200000e4

0800ce6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ce6c:	b480      	push	{r7}
 800ce6e:	b087      	sub	sp, #28
 800ce70:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800ce72:	4b2c      	ldr	r3, [pc, #176]	@ (800cf24 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ce74:	689b      	ldr	r3, [r3, #8]
 800ce76:	f003 030c 	and.w	r3, r3, #12
 800ce7a:	2b04      	cmp	r3, #4
 800ce7c:	d102      	bne.n	800ce84 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800ce7e:	4b2a      	ldr	r3, [pc, #168]	@ (800cf28 <HAL_RCC_GetSysClockFreq+0xbc>)
 800ce80:	613b      	str	r3, [r7, #16]
 800ce82:	e047      	b.n	800cf14 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800ce84:	4b27      	ldr	r3, [pc, #156]	@ (800cf24 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ce86:	689b      	ldr	r3, [r3, #8]
 800ce88:	f003 030c 	and.w	r3, r3, #12
 800ce8c:	2b08      	cmp	r3, #8
 800ce8e:	d102      	bne.n	800ce96 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ce90:	4b26      	ldr	r3, [pc, #152]	@ (800cf2c <HAL_RCC_GetSysClockFreq+0xc0>)
 800ce92:	613b      	str	r3, [r7, #16]
 800ce94:	e03e      	b.n	800cf14 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800ce96:	4b23      	ldr	r3, [pc, #140]	@ (800cf24 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ce98:	689b      	ldr	r3, [r3, #8]
 800ce9a:	f003 030c 	and.w	r3, r3, #12
 800ce9e:	2b0c      	cmp	r3, #12
 800cea0:	d136      	bne.n	800cf10 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800cea2:	4b20      	ldr	r3, [pc, #128]	@ (800cf24 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cea4:	68db      	ldr	r3, [r3, #12]
 800cea6:	f003 0303 	and.w	r3, r3, #3
 800ceaa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ceac:	4b1d      	ldr	r3, [pc, #116]	@ (800cf24 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ceae:	68db      	ldr	r3, [r3, #12]
 800ceb0:	091b      	lsrs	r3, r3, #4
 800ceb2:	f003 030f 	and.w	r3, r3, #15
 800ceb6:	3301      	adds	r3, #1
 800ceb8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	2b03      	cmp	r3, #3
 800cebe:	d10c      	bne.n	800ceda <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800cec0:	4a1a      	ldr	r2, [pc, #104]	@ (800cf2c <HAL_RCC_GetSysClockFreq+0xc0>)
 800cec2:	68bb      	ldr	r3, [r7, #8]
 800cec4:	fbb2 f3f3 	udiv	r3, r2, r3
 800cec8:	4a16      	ldr	r2, [pc, #88]	@ (800cf24 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ceca:	68d2      	ldr	r2, [r2, #12]
 800cecc:	0a12      	lsrs	r2, r2, #8
 800cece:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ced2:	fb02 f303 	mul.w	r3, r2, r3
 800ced6:	617b      	str	r3, [r7, #20]
      break;
 800ced8:	e00c      	b.n	800cef4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ceda:	4a13      	ldr	r2, [pc, #76]	@ (800cf28 <HAL_RCC_GetSysClockFreq+0xbc>)
 800cedc:	68bb      	ldr	r3, [r7, #8]
 800cede:	fbb2 f3f3 	udiv	r3, r2, r3
 800cee2:	4a10      	ldr	r2, [pc, #64]	@ (800cf24 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cee4:	68d2      	ldr	r2, [r2, #12]
 800cee6:	0a12      	lsrs	r2, r2, #8
 800cee8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ceec:	fb02 f303 	mul.w	r3, r2, r3
 800cef0:	617b      	str	r3, [r7, #20]
      break;
 800cef2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800cef4:	4b0b      	ldr	r3, [pc, #44]	@ (800cf24 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cef6:	68db      	ldr	r3, [r3, #12]
 800cef8:	0e5b      	lsrs	r3, r3, #25
 800cefa:	f003 0303 	and.w	r3, r3, #3
 800cefe:	3301      	adds	r3, #1
 800cf00:	005b      	lsls	r3, r3, #1
 800cf02:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800cf04:	697a      	ldr	r2, [r7, #20]
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf0c:	613b      	str	r3, [r7, #16]
 800cf0e:	e001      	b.n	800cf14 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800cf10:	2300      	movs	r3, #0
 800cf12:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800cf14:	693b      	ldr	r3, [r7, #16]
}
 800cf16:	4618      	mov	r0, r3
 800cf18:	371c      	adds	r7, #28
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf20:	4770      	bx	lr
 800cf22:	bf00      	nop
 800cf24:	40021000 	.word	0x40021000
 800cf28:	00f42400 	.word	0x00f42400
 800cf2c:	016e3600 	.word	0x016e3600

0800cf30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cf30:	b480      	push	{r7}
 800cf32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800cf34:	4b03      	ldr	r3, [pc, #12]	@ (800cf44 <HAL_RCC_GetHCLKFreq+0x14>)
 800cf36:	681b      	ldr	r3, [r3, #0]
}
 800cf38:	4618      	mov	r0, r3
 800cf3a:	46bd      	mov	sp, r7
 800cf3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf40:	4770      	bx	lr
 800cf42:	bf00      	nop
 800cf44:	200000cc 	.word	0x200000cc

0800cf48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800cf4c:	f7ff fff0 	bl	800cf30 <HAL_RCC_GetHCLKFreq>
 800cf50:	4602      	mov	r2, r0
 800cf52:	4b06      	ldr	r3, [pc, #24]	@ (800cf6c <HAL_RCC_GetPCLK1Freq+0x24>)
 800cf54:	689b      	ldr	r3, [r3, #8]
 800cf56:	0a1b      	lsrs	r3, r3, #8
 800cf58:	f003 0307 	and.w	r3, r3, #7
 800cf5c:	4904      	ldr	r1, [pc, #16]	@ (800cf70 <HAL_RCC_GetPCLK1Freq+0x28>)
 800cf5e:	5ccb      	ldrb	r3, [r1, r3]
 800cf60:	f003 031f 	and.w	r3, r3, #31
 800cf64:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cf68:	4618      	mov	r0, r3
 800cf6a:	bd80      	pop	{r7, pc}
 800cf6c:	40021000 	.word	0x40021000
 800cf70:	08012448 	.word	0x08012448

0800cf74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800cf74:	b580      	push	{r7, lr}
 800cf76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800cf78:	f7ff ffda 	bl	800cf30 <HAL_RCC_GetHCLKFreq>
 800cf7c:	4602      	mov	r2, r0
 800cf7e:	4b06      	ldr	r3, [pc, #24]	@ (800cf98 <HAL_RCC_GetPCLK2Freq+0x24>)
 800cf80:	689b      	ldr	r3, [r3, #8]
 800cf82:	0adb      	lsrs	r3, r3, #11
 800cf84:	f003 0307 	and.w	r3, r3, #7
 800cf88:	4904      	ldr	r1, [pc, #16]	@ (800cf9c <HAL_RCC_GetPCLK2Freq+0x28>)
 800cf8a:	5ccb      	ldrb	r3, [r1, r3]
 800cf8c:	f003 031f 	and.w	r3, r3, #31
 800cf90:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cf94:	4618      	mov	r0, r3
 800cf96:	bd80      	pop	{r7, pc}
 800cf98:	40021000 	.word	0x40021000
 800cf9c:	08012448 	.word	0x08012448

0800cfa0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800cfa0:	b480      	push	{r7}
 800cfa2:	b087      	sub	sp, #28
 800cfa4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800cfa6:	4b1e      	ldr	r3, [pc, #120]	@ (800d020 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800cfa8:	68db      	ldr	r3, [r3, #12]
 800cfaa:	f003 0303 	and.w	r3, r3, #3
 800cfae:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800cfb0:	4b1b      	ldr	r3, [pc, #108]	@ (800d020 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800cfb2:	68db      	ldr	r3, [r3, #12]
 800cfb4:	091b      	lsrs	r3, r3, #4
 800cfb6:	f003 030f 	and.w	r3, r3, #15
 800cfba:	3301      	adds	r3, #1
 800cfbc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800cfbe:	693b      	ldr	r3, [r7, #16]
 800cfc0:	2b03      	cmp	r3, #3
 800cfc2:	d10c      	bne.n	800cfde <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800cfc4:	4a17      	ldr	r2, [pc, #92]	@ (800d024 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfcc:	4a14      	ldr	r2, [pc, #80]	@ (800d020 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800cfce:	68d2      	ldr	r2, [r2, #12]
 800cfd0:	0a12      	lsrs	r2, r2, #8
 800cfd2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800cfd6:	fb02 f303 	mul.w	r3, r2, r3
 800cfda:	617b      	str	r3, [r7, #20]
    break;
 800cfdc:	e00c      	b.n	800cff8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800cfde:	4a12      	ldr	r2, [pc, #72]	@ (800d028 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfe6:	4a0e      	ldr	r2, [pc, #56]	@ (800d020 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800cfe8:	68d2      	ldr	r2, [r2, #12]
 800cfea:	0a12      	lsrs	r2, r2, #8
 800cfec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800cff0:	fb02 f303 	mul.w	r3, r2, r3
 800cff4:	617b      	str	r3, [r7, #20]
    break;
 800cff6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800cff8:	4b09      	ldr	r3, [pc, #36]	@ (800d020 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800cffa:	68db      	ldr	r3, [r3, #12]
 800cffc:	0e5b      	lsrs	r3, r3, #25
 800cffe:	f003 0303 	and.w	r3, r3, #3
 800d002:	3301      	adds	r3, #1
 800d004:	005b      	lsls	r3, r3, #1
 800d006:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800d008:	697a      	ldr	r2, [r7, #20]
 800d00a:	68bb      	ldr	r3, [r7, #8]
 800d00c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d010:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800d012:	687b      	ldr	r3, [r7, #4]
}
 800d014:	4618      	mov	r0, r3
 800d016:	371c      	adds	r7, #28
 800d018:	46bd      	mov	sp, r7
 800d01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01e:	4770      	bx	lr
 800d020:	40021000 	.word	0x40021000
 800d024:	016e3600 	.word	0x016e3600
 800d028:	00f42400 	.word	0x00f42400

0800d02c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d02c:	b580      	push	{r7, lr}
 800d02e:	b086      	sub	sp, #24
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d034:	2300      	movs	r3, #0
 800d036:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d038:	2300      	movs	r3, #0
 800d03a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d044:	2b00      	cmp	r3, #0
 800d046:	f000 8098 	beq.w	800d17a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d04a:	2300      	movs	r3, #0
 800d04c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d04e:	4b43      	ldr	r3, [pc, #268]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d052:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d056:	2b00      	cmp	r3, #0
 800d058:	d10d      	bne.n	800d076 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d05a:	4b40      	ldr	r3, [pc, #256]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d05c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d05e:	4a3f      	ldr	r2, [pc, #252]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d060:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d064:	6593      	str	r3, [r2, #88]	@ 0x58
 800d066:	4b3d      	ldr	r3, [pc, #244]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d06a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d06e:	60bb      	str	r3, [r7, #8]
 800d070:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d072:	2301      	movs	r3, #1
 800d074:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d076:	4b3a      	ldr	r3, [pc, #232]	@ (800d160 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	4a39      	ldr	r2, [pc, #228]	@ (800d160 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d07c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d080:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d082:	f7fd fc87 	bl	800a994 <HAL_GetTick>
 800d086:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d088:	e009      	b.n	800d09e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d08a:	f7fd fc83 	bl	800a994 <HAL_GetTick>
 800d08e:	4602      	mov	r2, r0
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	1ad3      	subs	r3, r2, r3
 800d094:	2b02      	cmp	r3, #2
 800d096:	d902      	bls.n	800d09e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800d098:	2303      	movs	r3, #3
 800d09a:	74fb      	strb	r3, [r7, #19]
        break;
 800d09c:	e005      	b.n	800d0aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d09e:	4b30      	ldr	r3, [pc, #192]	@ (800d160 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d0ef      	beq.n	800d08a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800d0aa:	7cfb      	ldrb	r3, [r7, #19]
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d159      	bne.n	800d164 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d0b0:	4b2a      	ldr	r3, [pc, #168]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d0b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d0ba:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d0bc:	697b      	ldr	r3, [r7, #20]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d01e      	beq.n	800d100 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d0c6:	697a      	ldr	r2, [r7, #20]
 800d0c8:	429a      	cmp	r2, r3
 800d0ca:	d019      	beq.n	800d100 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d0cc:	4b23      	ldr	r3, [pc, #140]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d0ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d0d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d0d8:	4b20      	ldr	r3, [pc, #128]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d0da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0de:	4a1f      	ldr	r2, [pc, #124]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d0e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d0e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d0e8:	4b1c      	ldr	r3, [pc, #112]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d0ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0ee:	4a1b      	ldr	r2, [pc, #108]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d0f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d0f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d0f8:	4a18      	ldr	r2, [pc, #96]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d0fa:	697b      	ldr	r3, [r7, #20]
 800d0fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d100:	697b      	ldr	r3, [r7, #20]
 800d102:	f003 0301 	and.w	r3, r3, #1
 800d106:	2b00      	cmp	r3, #0
 800d108:	d016      	beq.n	800d138 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d10a:	f7fd fc43 	bl	800a994 <HAL_GetTick>
 800d10e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d110:	e00b      	b.n	800d12a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d112:	f7fd fc3f 	bl	800a994 <HAL_GetTick>
 800d116:	4602      	mov	r2, r0
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	1ad3      	subs	r3, r2, r3
 800d11c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d120:	4293      	cmp	r3, r2
 800d122:	d902      	bls.n	800d12a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800d124:	2303      	movs	r3, #3
 800d126:	74fb      	strb	r3, [r7, #19]
            break;
 800d128:	e006      	b.n	800d138 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d12a:	4b0c      	ldr	r3, [pc, #48]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d12c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d130:	f003 0302 	and.w	r3, r3, #2
 800d134:	2b00      	cmp	r3, #0
 800d136:	d0ec      	beq.n	800d112 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800d138:	7cfb      	ldrb	r3, [r7, #19]
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d10b      	bne.n	800d156 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d13e:	4b07      	ldr	r3, [pc, #28]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d144:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d14c:	4903      	ldr	r1, [pc, #12]	@ (800d15c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d14e:	4313      	orrs	r3, r2
 800d150:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800d154:	e008      	b.n	800d168 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d156:	7cfb      	ldrb	r3, [r7, #19]
 800d158:	74bb      	strb	r3, [r7, #18]
 800d15a:	e005      	b.n	800d168 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800d15c:	40021000 	.word	0x40021000
 800d160:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d164:	7cfb      	ldrb	r3, [r7, #19]
 800d166:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d168:	7c7b      	ldrb	r3, [r7, #17]
 800d16a:	2b01      	cmp	r3, #1
 800d16c:	d105      	bne.n	800d17a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d16e:	4ba7      	ldr	r3, [pc, #668]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d172:	4aa6      	ldr	r2, [pc, #664]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d174:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d178:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	f003 0301 	and.w	r3, r3, #1
 800d182:	2b00      	cmp	r3, #0
 800d184:	d00a      	beq.n	800d19c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d186:	4ba1      	ldr	r3, [pc, #644]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d188:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d18c:	f023 0203 	bic.w	r2, r3, #3
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	685b      	ldr	r3, [r3, #4]
 800d194:	499d      	ldr	r1, [pc, #628]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d196:	4313      	orrs	r3, r2
 800d198:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	f003 0302 	and.w	r3, r3, #2
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d00a      	beq.n	800d1be <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d1a8:	4b98      	ldr	r3, [pc, #608]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d1aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d1ae:	f023 020c 	bic.w	r2, r3, #12
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	689b      	ldr	r3, [r3, #8]
 800d1b6:	4995      	ldr	r1, [pc, #596]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d1b8:	4313      	orrs	r3, r2
 800d1ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	f003 0304 	and.w	r3, r3, #4
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d00a      	beq.n	800d1e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800d1ca:	4b90      	ldr	r3, [pc, #576]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d1cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d1d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	68db      	ldr	r3, [r3, #12]
 800d1d8:	498c      	ldr	r1, [pc, #560]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d1da:	4313      	orrs	r3, r2
 800d1dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	f003 0308 	and.w	r3, r3, #8
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d00a      	beq.n	800d202 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800d1ec:	4b87      	ldr	r3, [pc, #540]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d1ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d1f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	691b      	ldr	r3, [r3, #16]
 800d1fa:	4984      	ldr	r1, [pc, #528]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d1fc:	4313      	orrs	r3, r2
 800d1fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	f003 0310 	and.w	r3, r3, #16
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d00a      	beq.n	800d224 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800d20e:	4b7f      	ldr	r3, [pc, #508]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d214:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	695b      	ldr	r3, [r3, #20]
 800d21c:	497b      	ldr	r1, [pc, #492]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d21e:	4313      	orrs	r3, r2
 800d220:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	f003 0320 	and.w	r3, r3, #32
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d00a      	beq.n	800d246 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d230:	4b76      	ldr	r3, [pc, #472]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d236:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	699b      	ldr	r3, [r3, #24]
 800d23e:	4973      	ldr	r1, [pc, #460]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d240:	4313      	orrs	r3, r2
 800d242:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d00a      	beq.n	800d268 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d252:	4b6e      	ldr	r3, [pc, #440]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d258:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	69db      	ldr	r3, [r3, #28]
 800d260:	496a      	ldr	r1, [pc, #424]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d262:	4313      	orrs	r3, r2
 800d264:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d270:	2b00      	cmp	r3, #0
 800d272:	d00a      	beq.n	800d28a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800d274:	4b65      	ldr	r3, [pc, #404]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d27a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	6a1b      	ldr	r3, [r3, #32]
 800d282:	4962      	ldr	r1, [pc, #392]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d284:	4313      	orrs	r3, r2
 800d286:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d292:	2b00      	cmp	r3, #0
 800d294:	d00a      	beq.n	800d2ac <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d296:	4b5d      	ldr	r3, [pc, #372]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d298:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d29c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2a4:	4959      	ldr	r1, [pc, #356]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d2a6:	4313      	orrs	r3, r2
 800d2a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d00a      	beq.n	800d2ce <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d2b8:	4b54      	ldr	r3, [pc, #336]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d2ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d2be:	f023 0203 	bic.w	r2, r3, #3
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2c6:	4951      	ldr	r1, [pc, #324]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d2c8:	4313      	orrs	r3, r2
 800d2ca:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d00a      	beq.n	800d2f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d2da:	4b4c      	ldr	r3, [pc, #304]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d2dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d2e0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2e8:	4948      	ldr	r1, [pc, #288]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d2ea:	4313      	orrs	r3, r2
 800d2ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d015      	beq.n	800d328 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d2fc:	4b43      	ldr	r3, [pc, #268]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d2fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d302:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d30a:	4940      	ldr	r1, [pc, #256]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d30c:	4313      	orrs	r3, r2
 800d30e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d316:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d31a:	d105      	bne.n	800d328 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d31c:	4b3b      	ldr	r3, [pc, #236]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d31e:	68db      	ldr	r3, [r3, #12]
 800d320:	4a3a      	ldr	r2, [pc, #232]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d322:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d326:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d330:	2b00      	cmp	r3, #0
 800d332:	d015      	beq.n	800d360 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800d334:	4b35      	ldr	r3, [pc, #212]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d33a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d342:	4932      	ldr	r1, [pc, #200]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d344:	4313      	orrs	r3, r2
 800d346:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d34e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d352:	d105      	bne.n	800d360 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d354:	4b2d      	ldr	r3, [pc, #180]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d356:	68db      	ldr	r3, [r3, #12]
 800d358:	4a2c      	ldr	r2, [pc, #176]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d35a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d35e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d015      	beq.n	800d398 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800d36c:	4b27      	ldr	r3, [pc, #156]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d36e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d372:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d37a:	4924      	ldr	r1, [pc, #144]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d37c:	4313      	orrs	r3, r2
 800d37e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d386:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d38a:	d105      	bne.n	800d398 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d38c:	4b1f      	ldr	r3, [pc, #124]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d38e:	68db      	ldr	r3, [r3, #12]
 800d390:	4a1e      	ldr	r2, [pc, #120]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d392:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d396:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d015      	beq.n	800d3d0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d3a4:	4b19      	ldr	r3, [pc, #100]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d3aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3b2:	4916      	ldr	r1, [pc, #88]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3b4:	4313      	orrs	r3, r2
 800d3b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d3c2:	d105      	bne.n	800d3d0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d3c4:	4b11      	ldr	r3, [pc, #68]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3c6:	68db      	ldr	r3, [r3, #12]
 800d3c8:	4a10      	ldr	r2, [pc, #64]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d3ce:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d019      	beq.n	800d410 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d3dc:	4b0b      	ldr	r3, [pc, #44]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d3e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3ea:	4908      	ldr	r1, [pc, #32]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3ec:	4313      	orrs	r3, r2
 800d3ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d3fa:	d109      	bne.n	800d410 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d3fc:	4b03      	ldr	r3, [pc, #12]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3fe:	68db      	ldr	r3, [r3, #12]
 800d400:	4a02      	ldr	r2, [pc, #8]	@ (800d40c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d402:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d406:	60d3      	str	r3, [r2, #12]
 800d408:	e002      	b.n	800d410 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800d40a:	bf00      	nop
 800d40c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d015      	beq.n	800d448 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800d41c:	4b29      	ldr	r3, [pc, #164]	@ (800d4c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d41e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d422:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d42a:	4926      	ldr	r1, [pc, #152]	@ (800d4c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d42c:	4313      	orrs	r3, r2
 800d42e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d436:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d43a:	d105      	bne.n	800d448 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d43c:	4b21      	ldr	r3, [pc, #132]	@ (800d4c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d43e:	68db      	ldr	r3, [r3, #12]
 800d440:	4a20      	ldr	r2, [pc, #128]	@ (800d4c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d442:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d446:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d450:	2b00      	cmp	r3, #0
 800d452:	d015      	beq.n	800d480 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800d454:	4b1b      	ldr	r3, [pc, #108]	@ (800d4c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d456:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d45a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d462:	4918      	ldr	r1, [pc, #96]	@ (800d4c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d464:	4313      	orrs	r3, r2
 800d466:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d46e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d472:	d105      	bne.n	800d480 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d474:	4b13      	ldr	r3, [pc, #76]	@ (800d4c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d476:	68db      	ldr	r3, [r3, #12]
 800d478:	4a12      	ldr	r2, [pc, #72]	@ (800d4c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d47a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d47e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d015      	beq.n	800d4b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800d48c:	4b0d      	ldr	r3, [pc, #52]	@ (800d4c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d48e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d492:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d49a:	490a      	ldr	r1, [pc, #40]	@ (800d4c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d49c:	4313      	orrs	r3, r2
 800d49e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d4a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d4aa:	d105      	bne.n	800d4b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d4ac:	4b05      	ldr	r3, [pc, #20]	@ (800d4c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d4ae:	68db      	ldr	r3, [r3, #12]
 800d4b0:	4a04      	ldr	r2, [pc, #16]	@ (800d4c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d4b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d4b6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800d4b8:	7cbb      	ldrb	r3, [r7, #18]
}
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	3718      	adds	r7, #24
 800d4be:	46bd      	mov	sp, r7
 800d4c0:	bd80      	pop	{r7, pc}
 800d4c2:	bf00      	nop
 800d4c4:	40021000 	.word	0x40021000

0800d4c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b084      	sub	sp, #16
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d101      	bne.n	800d4da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d4d6:	2301      	movs	r3, #1
 800d4d8:	e09d      	b.n	800d616 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d108      	bne.n	800d4f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	685b      	ldr	r3, [r3, #4]
 800d4e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d4ea:	d009      	beq.n	800d500 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	2200      	movs	r2, #0
 800d4f0:	61da      	str	r2, [r3, #28]
 800d4f2:	e005      	b.n	800d500 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	2200      	movs	r2, #0
 800d4f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2200      	movs	r2, #0
 800d504:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d50c:	b2db      	uxtb	r3, r3
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d106      	bne.n	800d520 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	2200      	movs	r2, #0
 800d516:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d51a:	6878      	ldr	r0, [r7, #4]
 800d51c:	f7fc feb2 	bl	800a284 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	2202      	movs	r2, #2
 800d524:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	681a      	ldr	r2, [r3, #0]
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d536:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	68db      	ldr	r3, [r3, #12]
 800d53c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d540:	d902      	bls.n	800d548 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800d542:	2300      	movs	r3, #0
 800d544:	60fb      	str	r3, [r7, #12]
 800d546:	e002      	b.n	800d54e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800d548:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d54c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	68db      	ldr	r3, [r3, #12]
 800d552:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800d556:	d007      	beq.n	800d568 <HAL_SPI_Init+0xa0>
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	68db      	ldr	r3, [r3, #12]
 800d55c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d560:	d002      	beq.n	800d568 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	2200      	movs	r2, #0
 800d566:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	685b      	ldr	r3, [r3, #4]
 800d56c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	689b      	ldr	r3, [r3, #8]
 800d574:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800d578:	431a      	orrs	r2, r3
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	691b      	ldr	r3, [r3, #16]
 800d57e:	f003 0302 	and.w	r3, r3, #2
 800d582:	431a      	orrs	r2, r3
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	695b      	ldr	r3, [r3, #20]
 800d588:	f003 0301 	and.w	r3, r3, #1
 800d58c:	431a      	orrs	r2, r3
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	699b      	ldr	r3, [r3, #24]
 800d592:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d596:	431a      	orrs	r2, r3
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	69db      	ldr	r3, [r3, #28]
 800d59c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d5a0:	431a      	orrs	r2, r3
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	6a1b      	ldr	r3, [r3, #32]
 800d5a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d5aa:	ea42 0103 	orr.w	r1, r2, r3
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5b2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	430a      	orrs	r2, r1
 800d5bc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	699b      	ldr	r3, [r3, #24]
 800d5c2:	0c1b      	lsrs	r3, r3, #16
 800d5c4:	f003 0204 	and.w	r2, r3, #4
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5cc:	f003 0310 	and.w	r3, r3, #16
 800d5d0:	431a      	orrs	r2, r3
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d5d6:	f003 0308 	and.w	r3, r3, #8
 800d5da:	431a      	orrs	r2, r3
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	68db      	ldr	r3, [r3, #12]
 800d5e0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800d5e4:	ea42 0103 	orr.w	r1, r2, r3
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	430a      	orrs	r2, r1
 800d5f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	69da      	ldr	r2, [r3, #28]
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d604:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	2200      	movs	r2, #0
 800d60a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2201      	movs	r2, #1
 800d610:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800d614:	2300      	movs	r3, #0
}
 800d616:	4618      	mov	r0, r3
 800d618:	3710      	adds	r7, #16
 800d61a:	46bd      	mov	sp, r7
 800d61c:	bd80      	pop	{r7, pc}

0800d61e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d61e:	b580      	push	{r7, lr}
 800d620:	b088      	sub	sp, #32
 800d622:	af00      	add	r7, sp, #0
 800d624:	60f8      	str	r0, [r7, #12]
 800d626:	60b9      	str	r1, [r7, #8]
 800d628:	603b      	str	r3, [r7, #0]
 800d62a:	4613      	mov	r3, r2
 800d62c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d62e:	2300      	movs	r3, #0
 800d630:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800d638:	2b01      	cmp	r3, #1
 800d63a:	d101      	bne.n	800d640 <HAL_SPI_Transmit+0x22>
 800d63c:	2302      	movs	r3, #2
 800d63e:	e15f      	b.n	800d900 <HAL_SPI_Transmit+0x2e2>
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	2201      	movs	r2, #1
 800d644:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d648:	f7fd f9a4 	bl	800a994 <HAL_GetTick>
 800d64c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800d64e:	88fb      	ldrh	r3, [r7, #6]
 800d650:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d658:	b2db      	uxtb	r3, r3
 800d65a:	2b01      	cmp	r3, #1
 800d65c:	d002      	beq.n	800d664 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800d65e:	2302      	movs	r3, #2
 800d660:	77fb      	strb	r3, [r7, #31]
    goto error;
 800d662:	e148      	b.n	800d8f6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800d664:	68bb      	ldr	r3, [r7, #8]
 800d666:	2b00      	cmp	r3, #0
 800d668:	d002      	beq.n	800d670 <HAL_SPI_Transmit+0x52>
 800d66a:	88fb      	ldrh	r3, [r7, #6]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d102      	bne.n	800d676 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800d670:	2301      	movs	r3, #1
 800d672:	77fb      	strb	r3, [r7, #31]
    goto error;
 800d674:	e13f      	b.n	800d8f6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	2203      	movs	r2, #3
 800d67a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	2200      	movs	r2, #0
 800d682:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	68ba      	ldr	r2, [r7, #8]
 800d688:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	88fa      	ldrh	r2, [r7, #6]
 800d68e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	88fa      	ldrh	r2, [r7, #6]
 800d694:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	2200      	movs	r2, #0
 800d69a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	2200      	movs	r2, #0
 800d6a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	2200      	movs	r2, #0
 800d6a8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	689b      	ldr	r3, [r3, #8]
 800d6bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d6c0:	d10f      	bne.n	800d6e2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	681a      	ldr	r2, [r3, #0]
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d6d0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	681a      	ldr	r2, [r3, #0]
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d6e0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6ec:	2b40      	cmp	r3, #64	@ 0x40
 800d6ee:	d007      	beq.n	800d700 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	681a      	ldr	r2, [r3, #0]
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d6fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	68db      	ldr	r3, [r3, #12]
 800d704:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d708:	d94f      	bls.n	800d7aa <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	685b      	ldr	r3, [r3, #4]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d002      	beq.n	800d718 <HAL_SPI_Transmit+0xfa>
 800d712:	8afb      	ldrh	r3, [r7, #22]
 800d714:	2b01      	cmp	r3, #1
 800d716:	d142      	bne.n	800d79e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d71c:	881a      	ldrh	r2, [r3, #0]
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d728:	1c9a      	adds	r2, r3, #2
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d732:	b29b      	uxth	r3, r3
 800d734:	3b01      	subs	r3, #1
 800d736:	b29a      	uxth	r2, r3
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800d73c:	e02f      	b.n	800d79e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	689b      	ldr	r3, [r3, #8]
 800d744:	f003 0302 	and.w	r3, r3, #2
 800d748:	2b02      	cmp	r3, #2
 800d74a:	d112      	bne.n	800d772 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d750:	881a      	ldrh	r2, [r3, #0]
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d75c:	1c9a      	adds	r2, r3, #2
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d766:	b29b      	uxth	r3, r3
 800d768:	3b01      	subs	r3, #1
 800d76a:	b29a      	uxth	r2, r3
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d770:	e015      	b.n	800d79e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d772:	f7fd f90f 	bl	800a994 <HAL_GetTick>
 800d776:	4602      	mov	r2, r0
 800d778:	69bb      	ldr	r3, [r7, #24]
 800d77a:	1ad3      	subs	r3, r2, r3
 800d77c:	683a      	ldr	r2, [r7, #0]
 800d77e:	429a      	cmp	r2, r3
 800d780:	d803      	bhi.n	800d78a <HAL_SPI_Transmit+0x16c>
 800d782:	683b      	ldr	r3, [r7, #0]
 800d784:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d788:	d102      	bne.n	800d790 <HAL_SPI_Transmit+0x172>
 800d78a:	683b      	ldr	r3, [r7, #0]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d106      	bne.n	800d79e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800d790:	2303      	movs	r3, #3
 800d792:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	2201      	movs	r2, #1
 800d798:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800d79c:	e0ab      	b.n	800d8f6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d7a2:	b29b      	uxth	r3, r3
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d1ca      	bne.n	800d73e <HAL_SPI_Transmit+0x120>
 800d7a8:	e080      	b.n	800d8ac <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	685b      	ldr	r3, [r3, #4]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d002      	beq.n	800d7b8 <HAL_SPI_Transmit+0x19a>
 800d7b2:	8afb      	ldrh	r3, [r7, #22]
 800d7b4:	2b01      	cmp	r3, #1
 800d7b6:	d174      	bne.n	800d8a2 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d7bc:	b29b      	uxth	r3, r3
 800d7be:	2b01      	cmp	r3, #1
 800d7c0:	d912      	bls.n	800d7e8 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7c6:	881a      	ldrh	r2, [r3, #0]
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7d2:	1c9a      	adds	r2, r3, #2
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d7dc:	b29b      	uxth	r3, r3
 800d7de:	3b02      	subs	r3, #2
 800d7e0:	b29a      	uxth	r2, r3
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d7e6:	e05c      	b.n	800d8a2 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	330c      	adds	r3, #12
 800d7f2:	7812      	ldrb	r2, [r2, #0]
 800d7f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7fa:	1c5a      	adds	r2, r3, #1
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d804:	b29b      	uxth	r3, r3
 800d806:	3b01      	subs	r3, #1
 800d808:	b29a      	uxth	r2, r3
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800d80e:	e048      	b.n	800d8a2 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	689b      	ldr	r3, [r3, #8]
 800d816:	f003 0302 	and.w	r3, r3, #2
 800d81a:	2b02      	cmp	r3, #2
 800d81c:	d12b      	bne.n	800d876 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d822:	b29b      	uxth	r3, r3
 800d824:	2b01      	cmp	r3, #1
 800d826:	d912      	bls.n	800d84e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d82c:	881a      	ldrh	r2, [r3, #0]
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d838:	1c9a      	adds	r2, r3, #2
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d842:	b29b      	uxth	r3, r3
 800d844:	3b02      	subs	r3, #2
 800d846:	b29a      	uxth	r2, r3
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d84c:	e029      	b.n	800d8a2 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	330c      	adds	r3, #12
 800d858:	7812      	ldrb	r2, [r2, #0]
 800d85a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d860:	1c5a      	adds	r2, r3, #1
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d86a:	b29b      	uxth	r3, r3
 800d86c:	3b01      	subs	r3, #1
 800d86e:	b29a      	uxth	r2, r3
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d874:	e015      	b.n	800d8a2 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d876:	f7fd f88d 	bl	800a994 <HAL_GetTick>
 800d87a:	4602      	mov	r2, r0
 800d87c:	69bb      	ldr	r3, [r7, #24]
 800d87e:	1ad3      	subs	r3, r2, r3
 800d880:	683a      	ldr	r2, [r7, #0]
 800d882:	429a      	cmp	r2, r3
 800d884:	d803      	bhi.n	800d88e <HAL_SPI_Transmit+0x270>
 800d886:	683b      	ldr	r3, [r7, #0]
 800d888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d88c:	d102      	bne.n	800d894 <HAL_SPI_Transmit+0x276>
 800d88e:	683b      	ldr	r3, [r7, #0]
 800d890:	2b00      	cmp	r3, #0
 800d892:	d106      	bne.n	800d8a2 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800d894:	2303      	movs	r3, #3
 800d896:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	2201      	movs	r2, #1
 800d89c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800d8a0:	e029      	b.n	800d8f6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d8a6:	b29b      	uxth	r3, r3
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d1b1      	bne.n	800d810 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d8ac:	69ba      	ldr	r2, [r7, #24]
 800d8ae:	6839      	ldr	r1, [r7, #0]
 800d8b0:	68f8      	ldr	r0, [r7, #12]
 800d8b2:	f000 fcf9 	bl	800e2a8 <SPI_EndRxTxTransaction>
 800d8b6:	4603      	mov	r3, r0
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d002      	beq.n	800d8c2 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	2220      	movs	r2, #32
 800d8c0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	689b      	ldr	r3, [r3, #8]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d10a      	bne.n	800d8e0 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	613b      	str	r3, [r7, #16]
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	68db      	ldr	r3, [r3, #12]
 800d8d4:	613b      	str	r3, [r7, #16]
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	689b      	ldr	r3, [r3, #8]
 800d8dc:	613b      	str	r3, [r7, #16]
 800d8de:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d002      	beq.n	800d8ee <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800d8e8:	2301      	movs	r3, #1
 800d8ea:	77fb      	strb	r3, [r7, #31]
 800d8ec:	e003      	b.n	800d8f6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	2201      	movs	r2, #1
 800d8f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	2200      	movs	r2, #0
 800d8fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800d8fe:	7ffb      	ldrb	r3, [r7, #31]
}
 800d900:	4618      	mov	r0, r3
 800d902:	3720      	adds	r7, #32
 800d904:	46bd      	mov	sp, r7
 800d906:	bd80      	pop	{r7, pc}

0800d908 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d908:	b580      	push	{r7, lr}
 800d90a:	b088      	sub	sp, #32
 800d90c:	af02      	add	r7, sp, #8
 800d90e:	60f8      	str	r0, [r7, #12]
 800d910:	60b9      	str	r1, [r7, #8]
 800d912:	603b      	str	r3, [r7, #0]
 800d914:	4613      	mov	r3, r2
 800d916:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d918:	2300      	movs	r3, #0
 800d91a:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d922:	b2db      	uxtb	r3, r3
 800d924:	2b01      	cmp	r3, #1
 800d926:	d002      	beq.n	800d92e <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800d928:	2302      	movs	r3, #2
 800d92a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800d92c:	e11a      	b.n	800db64 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	685b      	ldr	r3, [r3, #4]
 800d932:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d936:	d112      	bne.n	800d95e <HAL_SPI_Receive+0x56>
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	689b      	ldr	r3, [r3, #8]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d10e      	bne.n	800d95e <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	2204      	movs	r2, #4
 800d944:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800d948:	88fa      	ldrh	r2, [r7, #6]
 800d94a:	683b      	ldr	r3, [r7, #0]
 800d94c:	9300      	str	r3, [sp, #0]
 800d94e:	4613      	mov	r3, r2
 800d950:	68ba      	ldr	r2, [r7, #8]
 800d952:	68b9      	ldr	r1, [r7, #8]
 800d954:	68f8      	ldr	r0, [r7, #12]
 800d956:	f000 f90e 	bl	800db76 <HAL_SPI_TransmitReceive>
 800d95a:	4603      	mov	r3, r0
 800d95c:	e107      	b.n	800db6e <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800d964:	2b01      	cmp	r3, #1
 800d966:	d101      	bne.n	800d96c <HAL_SPI_Receive+0x64>
 800d968:	2302      	movs	r3, #2
 800d96a:	e100      	b.n	800db6e <HAL_SPI_Receive+0x266>
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	2201      	movs	r2, #1
 800d970:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d974:	f7fd f80e 	bl	800a994 <HAL_GetTick>
 800d978:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800d97a:	68bb      	ldr	r3, [r7, #8]
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d002      	beq.n	800d986 <HAL_SPI_Receive+0x7e>
 800d980:	88fb      	ldrh	r3, [r7, #6]
 800d982:	2b00      	cmp	r3, #0
 800d984:	d102      	bne.n	800d98c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800d986:	2301      	movs	r3, #1
 800d988:	75fb      	strb	r3, [r7, #23]
    goto error;
 800d98a:	e0eb      	b.n	800db64 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	2204      	movs	r2, #4
 800d990:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	2200      	movs	r2, #0
 800d998:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	68ba      	ldr	r2, [r7, #8]
 800d99e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	88fa      	ldrh	r2, [r7, #6]
 800d9a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	88fa      	ldrh	r2, [r7, #6]
 800d9ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	2200      	movs	r2, #0
 800d9c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	2200      	movs	r2, #0
 800d9c6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	2200      	movs	r2, #0
 800d9cc:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	68db      	ldr	r3, [r3, #12]
 800d9d2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d9d6:	d908      	bls.n	800d9ea <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	685a      	ldr	r2, [r3, #4]
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d9e6:	605a      	str	r2, [r3, #4]
 800d9e8:	e007      	b.n	800d9fa <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	685a      	ldr	r2, [r3, #4]
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d9f8:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	689b      	ldr	r3, [r3, #8]
 800d9fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800da02:	d10f      	bne.n	800da24 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	681a      	ldr	r2, [r3, #0]
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800da12:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	681a      	ldr	r2, [r3, #0]
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800da22:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da2e:	2b40      	cmp	r3, #64	@ 0x40
 800da30:	d007      	beq.n	800da42 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	681a      	ldr	r2, [r3, #0]
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800da40:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	68db      	ldr	r3, [r3, #12]
 800da46:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800da4a:	d86f      	bhi.n	800db2c <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800da4c:	e034      	b.n	800dab8 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	689b      	ldr	r3, [r3, #8]
 800da54:	f003 0301 	and.w	r3, r3, #1
 800da58:	2b01      	cmp	r3, #1
 800da5a:	d117      	bne.n	800da8c <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	f103 020c 	add.w	r2, r3, #12
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da68:	7812      	ldrb	r2, [r2, #0]
 800da6a:	b2d2      	uxtb	r2, r2
 800da6c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da72:	1c5a      	adds	r2, r3, #1
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800da7e:	b29b      	uxth	r3, r3
 800da80:	3b01      	subs	r3, #1
 800da82:	b29a      	uxth	r2, r3
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800da8a:	e015      	b.n	800dab8 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800da8c:	f7fc ff82 	bl	800a994 <HAL_GetTick>
 800da90:	4602      	mov	r2, r0
 800da92:	693b      	ldr	r3, [r7, #16]
 800da94:	1ad3      	subs	r3, r2, r3
 800da96:	683a      	ldr	r2, [r7, #0]
 800da98:	429a      	cmp	r2, r3
 800da9a:	d803      	bhi.n	800daa4 <HAL_SPI_Receive+0x19c>
 800da9c:	683b      	ldr	r3, [r7, #0]
 800da9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800daa2:	d102      	bne.n	800daaa <HAL_SPI_Receive+0x1a2>
 800daa4:	683b      	ldr	r3, [r7, #0]
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d106      	bne.n	800dab8 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 800daaa:	2303      	movs	r3, #3
 800daac:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	2201      	movs	r2, #1
 800dab2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800dab6:	e055      	b.n	800db64 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dabe:	b29b      	uxth	r3, r3
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d1c4      	bne.n	800da4e <HAL_SPI_Receive+0x146>
 800dac4:	e038      	b.n	800db38 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	689b      	ldr	r3, [r3, #8]
 800dacc:	f003 0301 	and.w	r3, r3, #1
 800dad0:	2b01      	cmp	r3, #1
 800dad2:	d115      	bne.n	800db00 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	68da      	ldr	r2, [r3, #12]
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dade:	b292      	uxth	r2, r2
 800dae0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dae6:	1c9a      	adds	r2, r3, #2
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800daf2:	b29b      	uxth	r3, r3
 800daf4:	3b01      	subs	r3, #1
 800daf6:	b29a      	uxth	r2, r3
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800dafe:	e015      	b.n	800db2c <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800db00:	f7fc ff48 	bl	800a994 <HAL_GetTick>
 800db04:	4602      	mov	r2, r0
 800db06:	693b      	ldr	r3, [r7, #16]
 800db08:	1ad3      	subs	r3, r2, r3
 800db0a:	683a      	ldr	r2, [r7, #0]
 800db0c:	429a      	cmp	r2, r3
 800db0e:	d803      	bhi.n	800db18 <HAL_SPI_Receive+0x210>
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db16:	d102      	bne.n	800db1e <HAL_SPI_Receive+0x216>
 800db18:	683b      	ldr	r3, [r7, #0]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d106      	bne.n	800db2c <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 800db1e:	2303      	movs	r3, #3
 800db20:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	2201      	movs	r2, #1
 800db26:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800db2a:	e01b      	b.n	800db64 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800db32:	b29b      	uxth	r3, r3
 800db34:	2b00      	cmp	r3, #0
 800db36:	d1c6      	bne.n	800dac6 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800db38:	693a      	ldr	r2, [r7, #16]
 800db3a:	6839      	ldr	r1, [r7, #0]
 800db3c:	68f8      	ldr	r0, [r7, #12]
 800db3e:	f000 fb5b 	bl	800e1f8 <SPI_EndRxTransaction>
 800db42:	4603      	mov	r3, r0
 800db44:	2b00      	cmp	r3, #0
 800db46:	d002      	beq.n	800db4e <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	2220      	movs	r2, #32
 800db4c:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800db52:	2b00      	cmp	r3, #0
 800db54:	d002      	beq.n	800db5c <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800db56:	2301      	movs	r3, #1
 800db58:	75fb      	strb	r3, [r7, #23]
 800db5a:	e003      	b.n	800db64 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	2201      	movs	r2, #1
 800db60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	2200      	movs	r2, #0
 800db68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800db6c:	7dfb      	ldrb	r3, [r7, #23]
}
 800db6e:	4618      	mov	r0, r3
 800db70:	3718      	adds	r7, #24
 800db72:	46bd      	mov	sp, r7
 800db74:	bd80      	pop	{r7, pc}

0800db76 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800db76:	b580      	push	{r7, lr}
 800db78:	b08a      	sub	sp, #40	@ 0x28
 800db7a:	af00      	add	r7, sp, #0
 800db7c:	60f8      	str	r0, [r7, #12]
 800db7e:	60b9      	str	r1, [r7, #8]
 800db80:	607a      	str	r2, [r7, #4]
 800db82:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800db84:	2301      	movs	r3, #1
 800db86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800db88:	2300      	movs	r3, #0
 800db8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800db94:	2b01      	cmp	r3, #1
 800db96:	d101      	bne.n	800db9c <HAL_SPI_TransmitReceive+0x26>
 800db98:	2302      	movs	r3, #2
 800db9a:	e20a      	b.n	800dfb2 <HAL_SPI_TransmitReceive+0x43c>
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	2201      	movs	r2, #1
 800dba0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dba4:	f7fc fef6 	bl	800a994 <HAL_GetTick>
 800dba8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800dbb0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	685b      	ldr	r3, [r3, #4]
 800dbb6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800dbb8:	887b      	ldrh	r3, [r7, #2]
 800dbba:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800dbbc:	887b      	ldrh	r3, [r7, #2]
 800dbbe:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800dbc0:	7efb      	ldrb	r3, [r7, #27]
 800dbc2:	2b01      	cmp	r3, #1
 800dbc4:	d00e      	beq.n	800dbe4 <HAL_SPI_TransmitReceive+0x6e>
 800dbc6:	697b      	ldr	r3, [r7, #20]
 800dbc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dbcc:	d106      	bne.n	800dbdc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	689b      	ldr	r3, [r3, #8]
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d102      	bne.n	800dbdc <HAL_SPI_TransmitReceive+0x66>
 800dbd6:	7efb      	ldrb	r3, [r7, #27]
 800dbd8:	2b04      	cmp	r3, #4
 800dbda:	d003      	beq.n	800dbe4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800dbdc:	2302      	movs	r3, #2
 800dbde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800dbe2:	e1e0      	b.n	800dfa6 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800dbe4:	68bb      	ldr	r3, [r7, #8]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d005      	beq.n	800dbf6 <HAL_SPI_TransmitReceive+0x80>
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d002      	beq.n	800dbf6 <HAL_SPI_TransmitReceive+0x80>
 800dbf0:	887b      	ldrh	r3, [r7, #2]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d103      	bne.n	800dbfe <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800dbf6:	2301      	movs	r3, #1
 800dbf8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800dbfc:	e1d3      	b.n	800dfa6 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800dc04:	b2db      	uxtb	r3, r3
 800dc06:	2b04      	cmp	r3, #4
 800dc08:	d003      	beq.n	800dc12 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	2205      	movs	r2, #5
 800dc0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	2200      	movs	r2, #0
 800dc16:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	687a      	ldr	r2, [r7, #4]
 800dc1c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	887a      	ldrh	r2, [r7, #2]
 800dc22:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	887a      	ldrh	r2, [r7, #2]
 800dc2a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	68ba      	ldr	r2, [r7, #8]
 800dc32:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	887a      	ldrh	r2, [r7, #2]
 800dc38:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	887a      	ldrh	r2, [r7, #2]
 800dc3e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	2200      	movs	r2, #0
 800dc44:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	2200      	movs	r2, #0
 800dc4a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	68db      	ldr	r3, [r3, #12]
 800dc50:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800dc54:	d802      	bhi.n	800dc5c <HAL_SPI_TransmitReceive+0xe6>
 800dc56:	8a3b      	ldrh	r3, [r7, #16]
 800dc58:	2b01      	cmp	r3, #1
 800dc5a:	d908      	bls.n	800dc6e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	685a      	ldr	r2, [r3, #4]
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800dc6a:	605a      	str	r2, [r3, #4]
 800dc6c:	e007      	b.n	800dc7e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	685a      	ldr	r2, [r3, #4]
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800dc7c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc88:	2b40      	cmp	r3, #64	@ 0x40
 800dc8a:	d007      	beq.n	800dc9c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	681a      	ldr	r2, [r3, #0]
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800dc9a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	68db      	ldr	r3, [r3, #12]
 800dca0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800dca4:	f240 8081 	bls.w	800ddaa <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	685b      	ldr	r3, [r3, #4]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d002      	beq.n	800dcb6 <HAL_SPI_TransmitReceive+0x140>
 800dcb0:	8a7b      	ldrh	r3, [r7, #18]
 800dcb2:	2b01      	cmp	r3, #1
 800dcb4:	d16d      	bne.n	800dd92 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcba:	881a      	ldrh	r2, [r3, #0]
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcc6:	1c9a      	adds	r2, r3, #2
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dcd0:	b29b      	uxth	r3, r3
 800dcd2:	3b01      	subs	r3, #1
 800dcd4:	b29a      	uxth	r2, r3
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dcda:	e05a      	b.n	800dd92 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	689b      	ldr	r3, [r3, #8]
 800dce2:	f003 0302 	and.w	r3, r3, #2
 800dce6:	2b02      	cmp	r3, #2
 800dce8:	d11b      	bne.n	800dd22 <HAL_SPI_TransmitReceive+0x1ac>
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dcee:	b29b      	uxth	r3, r3
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d016      	beq.n	800dd22 <HAL_SPI_TransmitReceive+0x1ac>
 800dcf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcf6:	2b01      	cmp	r3, #1
 800dcf8:	d113      	bne.n	800dd22 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcfe:	881a      	ldrh	r2, [r3, #0]
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd0a:	1c9a      	adds	r2, r3, #2
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dd14:	b29b      	uxth	r3, r3
 800dd16:	3b01      	subs	r3, #1
 800dd18:	b29a      	uxth	r2, r3
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800dd1e:	2300      	movs	r3, #0
 800dd20:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	689b      	ldr	r3, [r3, #8]
 800dd28:	f003 0301 	and.w	r3, r3, #1
 800dd2c:	2b01      	cmp	r3, #1
 800dd2e:	d11c      	bne.n	800dd6a <HAL_SPI_TransmitReceive+0x1f4>
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dd36:	b29b      	uxth	r3, r3
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d016      	beq.n	800dd6a <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	68da      	ldr	r2, [r3, #12]
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd46:	b292      	uxth	r2, r2
 800dd48:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd4e:	1c9a      	adds	r2, r3, #2
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dd5a:	b29b      	uxth	r3, r3
 800dd5c:	3b01      	subs	r3, #1
 800dd5e:	b29a      	uxth	r2, r3
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800dd66:	2301      	movs	r3, #1
 800dd68:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800dd6a:	f7fc fe13 	bl	800a994 <HAL_GetTick>
 800dd6e:	4602      	mov	r2, r0
 800dd70:	69fb      	ldr	r3, [r7, #28]
 800dd72:	1ad3      	subs	r3, r2, r3
 800dd74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dd76:	429a      	cmp	r2, r3
 800dd78:	d80b      	bhi.n	800dd92 <HAL_SPI_TransmitReceive+0x21c>
 800dd7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd80:	d007      	beq.n	800dd92 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800dd82:	2303      	movs	r3, #3
 800dd84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	2201      	movs	r2, #1
 800dd8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800dd90:	e109      	b.n	800dfa6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dd96:	b29b      	uxth	r3, r3
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d19f      	bne.n	800dcdc <HAL_SPI_TransmitReceive+0x166>
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dda2:	b29b      	uxth	r3, r3
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d199      	bne.n	800dcdc <HAL_SPI_TransmitReceive+0x166>
 800dda8:	e0e3      	b.n	800df72 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	685b      	ldr	r3, [r3, #4]
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d003      	beq.n	800ddba <HAL_SPI_TransmitReceive+0x244>
 800ddb2:	8a7b      	ldrh	r3, [r7, #18]
 800ddb4:	2b01      	cmp	r3, #1
 800ddb6:	f040 80cf 	bne.w	800df58 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ddbe:	b29b      	uxth	r3, r3
 800ddc0:	2b01      	cmp	r3, #1
 800ddc2:	d912      	bls.n	800ddea <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddc8:	881a      	ldrh	r2, [r3, #0]
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddd4:	1c9a      	adds	r2, r3, #2
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ddde:	b29b      	uxth	r3, r3
 800dde0:	3b02      	subs	r3, #2
 800dde2:	b29a      	uxth	r2, r3
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800dde8:	e0b6      	b.n	800df58 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	330c      	adds	r3, #12
 800ddf4:	7812      	ldrb	r2, [r2, #0]
 800ddf6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddfc:	1c5a      	adds	r2, r3, #1
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800de06:	b29b      	uxth	r3, r3
 800de08:	3b01      	subs	r3, #1
 800de0a:	b29a      	uxth	r2, r3
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800de10:	e0a2      	b.n	800df58 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	689b      	ldr	r3, [r3, #8]
 800de18:	f003 0302 	and.w	r3, r3, #2
 800de1c:	2b02      	cmp	r3, #2
 800de1e:	d134      	bne.n	800de8a <HAL_SPI_TransmitReceive+0x314>
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800de24:	b29b      	uxth	r3, r3
 800de26:	2b00      	cmp	r3, #0
 800de28:	d02f      	beq.n	800de8a <HAL_SPI_TransmitReceive+0x314>
 800de2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de2c:	2b01      	cmp	r3, #1
 800de2e:	d12c      	bne.n	800de8a <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800de34:	b29b      	uxth	r3, r3
 800de36:	2b01      	cmp	r3, #1
 800de38:	d912      	bls.n	800de60 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de3e:	881a      	ldrh	r2, [r3, #0]
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de4a:	1c9a      	adds	r2, r3, #2
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800de54:	b29b      	uxth	r3, r3
 800de56:	3b02      	subs	r3, #2
 800de58:	b29a      	uxth	r2, r3
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800de5e:	e012      	b.n	800de86 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	330c      	adds	r3, #12
 800de6a:	7812      	ldrb	r2, [r2, #0]
 800de6c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de72:	1c5a      	adds	r2, r3, #1
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800de7c:	b29b      	uxth	r3, r3
 800de7e:	3b01      	subs	r3, #1
 800de80:	b29a      	uxth	r2, r3
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800de86:	2300      	movs	r3, #0
 800de88:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	689b      	ldr	r3, [r3, #8]
 800de90:	f003 0301 	and.w	r3, r3, #1
 800de94:	2b01      	cmp	r3, #1
 800de96:	d148      	bne.n	800df2a <HAL_SPI_TransmitReceive+0x3b4>
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800de9e:	b29b      	uxth	r3, r3
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d042      	beq.n	800df2a <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800deaa:	b29b      	uxth	r3, r3
 800deac:	2b01      	cmp	r3, #1
 800deae:	d923      	bls.n	800def8 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	68da      	ldr	r2, [r3, #12]
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800deba:	b292      	uxth	r2, r2
 800debc:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dec2:	1c9a      	adds	r2, r3, #2
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dece:	b29b      	uxth	r3, r3
 800ded0:	3b02      	subs	r3, #2
 800ded2:	b29a      	uxth	r2, r3
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dee0:	b29b      	uxth	r3, r3
 800dee2:	2b01      	cmp	r3, #1
 800dee4:	d81f      	bhi.n	800df26 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	685a      	ldr	r2, [r3, #4]
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800def4:	605a      	str	r2, [r3, #4]
 800def6:	e016      	b.n	800df26 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	f103 020c 	add.w	r2, r3, #12
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df04:	7812      	ldrb	r2, [r2, #0]
 800df06:	b2d2      	uxtb	r2, r2
 800df08:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df0e:	1c5a      	adds	r2, r3, #1
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800df1a:	b29b      	uxth	r3, r3
 800df1c:	3b01      	subs	r3, #1
 800df1e:	b29a      	uxth	r2, r3
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800df26:	2301      	movs	r3, #1
 800df28:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800df2a:	f7fc fd33 	bl	800a994 <HAL_GetTick>
 800df2e:	4602      	mov	r2, r0
 800df30:	69fb      	ldr	r3, [r7, #28]
 800df32:	1ad3      	subs	r3, r2, r3
 800df34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800df36:	429a      	cmp	r2, r3
 800df38:	d803      	bhi.n	800df42 <HAL_SPI_TransmitReceive+0x3cc>
 800df3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df40:	d102      	bne.n	800df48 <HAL_SPI_TransmitReceive+0x3d2>
 800df42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df44:	2b00      	cmp	r3, #0
 800df46:	d107      	bne.n	800df58 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800df48:	2303      	movs	r3, #3
 800df4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	2201      	movs	r2, #1
 800df52:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800df56:	e026      	b.n	800dfa6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800df5c:	b29b      	uxth	r3, r3
 800df5e:	2b00      	cmp	r3, #0
 800df60:	f47f af57 	bne.w	800de12 <HAL_SPI_TransmitReceive+0x29c>
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800df6a:	b29b      	uxth	r3, r3
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	f47f af50 	bne.w	800de12 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800df72:	69fa      	ldr	r2, [r7, #28]
 800df74:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800df76:	68f8      	ldr	r0, [r7, #12]
 800df78:	f000 f996 	bl	800e2a8 <SPI_EndRxTxTransaction>
 800df7c:	4603      	mov	r3, r0
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d005      	beq.n	800df8e <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800df82:	2301      	movs	r3, #1
 800df84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	2220      	movs	r2, #32
 800df8c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800df92:	2b00      	cmp	r3, #0
 800df94:	d003      	beq.n	800df9e <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800df96:	2301      	movs	r3, #1
 800df98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800df9c:	e003      	b.n	800dfa6 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	2201      	movs	r2, #1
 800dfa2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800dfae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	3728      	adds	r7, #40	@ 0x28
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	bd80      	pop	{r7, pc}
	...

0800dfbc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800dfbc:	b580      	push	{r7, lr}
 800dfbe:	b088      	sub	sp, #32
 800dfc0:	af00      	add	r7, sp, #0
 800dfc2:	60f8      	str	r0, [r7, #12]
 800dfc4:	60b9      	str	r1, [r7, #8]
 800dfc6:	603b      	str	r3, [r7, #0]
 800dfc8:	4613      	mov	r3, r2
 800dfca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800dfcc:	f7fc fce2 	bl	800a994 <HAL_GetTick>
 800dfd0:	4602      	mov	r2, r0
 800dfd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfd4:	1a9b      	subs	r3, r3, r2
 800dfd6:	683a      	ldr	r2, [r7, #0]
 800dfd8:	4413      	add	r3, r2
 800dfda:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800dfdc:	f7fc fcda 	bl	800a994 <HAL_GetTick>
 800dfe0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800dfe2:	4b39      	ldr	r3, [pc, #228]	@ (800e0c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	015b      	lsls	r3, r3, #5
 800dfe8:	0d1b      	lsrs	r3, r3, #20
 800dfea:	69fa      	ldr	r2, [r7, #28]
 800dfec:	fb02 f303 	mul.w	r3, r2, r3
 800dff0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800dff2:	e054      	b.n	800e09e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800dff4:	683b      	ldr	r3, [r7, #0]
 800dff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dffa:	d050      	beq.n	800e09e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800dffc:	f7fc fcca 	bl	800a994 <HAL_GetTick>
 800e000:	4602      	mov	r2, r0
 800e002:	69bb      	ldr	r3, [r7, #24]
 800e004:	1ad3      	subs	r3, r2, r3
 800e006:	69fa      	ldr	r2, [r7, #28]
 800e008:	429a      	cmp	r2, r3
 800e00a:	d902      	bls.n	800e012 <SPI_WaitFlagStateUntilTimeout+0x56>
 800e00c:	69fb      	ldr	r3, [r7, #28]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d13d      	bne.n	800e08e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	685a      	ldr	r2, [r3, #4]
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e020:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	685b      	ldr	r3, [r3, #4]
 800e026:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e02a:	d111      	bne.n	800e050 <SPI_WaitFlagStateUntilTimeout+0x94>
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	689b      	ldr	r3, [r3, #8]
 800e030:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e034:	d004      	beq.n	800e040 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	689b      	ldr	r3, [r3, #8]
 800e03a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e03e:	d107      	bne.n	800e050 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	681a      	ldr	r2, [r3, #0]
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e04e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e054:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e058:	d10f      	bne.n	800e07a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	681a      	ldr	r2, [r3, #0]
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e068:	601a      	str	r2, [r3, #0]
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	681a      	ldr	r2, [r3, #0]
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e078:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	2201      	movs	r2, #1
 800e07e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	2200      	movs	r2, #0
 800e086:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800e08a:	2303      	movs	r3, #3
 800e08c:	e017      	b.n	800e0be <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e08e:	697b      	ldr	r3, [r7, #20]
 800e090:	2b00      	cmp	r3, #0
 800e092:	d101      	bne.n	800e098 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800e094:	2300      	movs	r3, #0
 800e096:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800e098:	697b      	ldr	r3, [r7, #20]
 800e09a:	3b01      	subs	r3, #1
 800e09c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	689a      	ldr	r2, [r3, #8]
 800e0a4:	68bb      	ldr	r3, [r7, #8]
 800e0a6:	4013      	ands	r3, r2
 800e0a8:	68ba      	ldr	r2, [r7, #8]
 800e0aa:	429a      	cmp	r2, r3
 800e0ac:	bf0c      	ite	eq
 800e0ae:	2301      	moveq	r3, #1
 800e0b0:	2300      	movne	r3, #0
 800e0b2:	b2db      	uxtb	r3, r3
 800e0b4:	461a      	mov	r2, r3
 800e0b6:	79fb      	ldrb	r3, [r7, #7]
 800e0b8:	429a      	cmp	r2, r3
 800e0ba:	d19b      	bne.n	800dff4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800e0bc:	2300      	movs	r3, #0
}
 800e0be:	4618      	mov	r0, r3
 800e0c0:	3720      	adds	r7, #32
 800e0c2:	46bd      	mov	sp, r7
 800e0c4:	bd80      	pop	{r7, pc}
 800e0c6:	bf00      	nop
 800e0c8:	200000cc 	.word	0x200000cc

0800e0cc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e0cc:	b580      	push	{r7, lr}
 800e0ce:	b08a      	sub	sp, #40	@ 0x28
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	60f8      	str	r0, [r7, #12]
 800e0d4:	60b9      	str	r1, [r7, #8]
 800e0d6:	607a      	str	r2, [r7, #4]
 800e0d8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800e0da:	2300      	movs	r3, #0
 800e0dc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800e0de:	f7fc fc59 	bl	800a994 <HAL_GetTick>
 800e0e2:	4602      	mov	r2, r0
 800e0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0e6:	1a9b      	subs	r3, r3, r2
 800e0e8:	683a      	ldr	r2, [r7, #0]
 800e0ea:	4413      	add	r3, r2
 800e0ec:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800e0ee:	f7fc fc51 	bl	800a994 <HAL_GetTick>
 800e0f2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	330c      	adds	r3, #12
 800e0fa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800e0fc:	4b3d      	ldr	r3, [pc, #244]	@ (800e1f4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800e0fe:	681a      	ldr	r2, [r3, #0]
 800e100:	4613      	mov	r3, r2
 800e102:	009b      	lsls	r3, r3, #2
 800e104:	4413      	add	r3, r2
 800e106:	00da      	lsls	r2, r3, #3
 800e108:	1ad3      	subs	r3, r2, r3
 800e10a:	0d1b      	lsrs	r3, r3, #20
 800e10c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e10e:	fb02 f303 	mul.w	r3, r2, r3
 800e112:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800e114:	e060      	b.n	800e1d8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800e116:	68bb      	ldr	r3, [r7, #8]
 800e118:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800e11c:	d107      	bne.n	800e12e <SPI_WaitFifoStateUntilTimeout+0x62>
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	2b00      	cmp	r3, #0
 800e122:	d104      	bne.n	800e12e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800e124:	69fb      	ldr	r3, [r7, #28]
 800e126:	781b      	ldrb	r3, [r3, #0]
 800e128:	b2db      	uxtb	r3, r3
 800e12a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800e12c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800e12e:	683b      	ldr	r3, [r7, #0]
 800e130:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e134:	d050      	beq.n	800e1d8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e136:	f7fc fc2d 	bl	800a994 <HAL_GetTick>
 800e13a:	4602      	mov	r2, r0
 800e13c:	6a3b      	ldr	r3, [r7, #32]
 800e13e:	1ad3      	subs	r3, r2, r3
 800e140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e142:	429a      	cmp	r2, r3
 800e144:	d902      	bls.n	800e14c <SPI_WaitFifoStateUntilTimeout+0x80>
 800e146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d13d      	bne.n	800e1c8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	685a      	ldr	r2, [r3, #4]
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e15a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	685b      	ldr	r3, [r3, #4]
 800e160:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e164:	d111      	bne.n	800e18a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	689b      	ldr	r3, [r3, #8]
 800e16a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e16e:	d004      	beq.n	800e17a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	689b      	ldr	r3, [r3, #8]
 800e174:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e178:	d107      	bne.n	800e18a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	681a      	ldr	r2, [r3, #0]
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e188:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e18e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e192:	d10f      	bne.n	800e1b4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	681a      	ldr	r2, [r3, #0]
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e1a2:	601a      	str	r2, [r3, #0]
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	681a      	ldr	r2, [r3, #0]
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e1b2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	2201      	movs	r2, #1
 800e1b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	2200      	movs	r2, #0
 800e1c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800e1c4:	2303      	movs	r3, #3
 800e1c6:	e010      	b.n	800e1ea <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e1c8:	69bb      	ldr	r3, [r7, #24]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d101      	bne.n	800e1d2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800e1ce:	2300      	movs	r3, #0
 800e1d0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800e1d2:	69bb      	ldr	r3, [r7, #24]
 800e1d4:	3b01      	subs	r3, #1
 800e1d6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	689a      	ldr	r2, [r3, #8]
 800e1de:	68bb      	ldr	r3, [r7, #8]
 800e1e0:	4013      	ands	r3, r2
 800e1e2:	687a      	ldr	r2, [r7, #4]
 800e1e4:	429a      	cmp	r2, r3
 800e1e6:	d196      	bne.n	800e116 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800e1e8:	2300      	movs	r3, #0
}
 800e1ea:	4618      	mov	r0, r3
 800e1ec:	3728      	adds	r7, #40	@ 0x28
 800e1ee:	46bd      	mov	sp, r7
 800e1f0:	bd80      	pop	{r7, pc}
 800e1f2:	bf00      	nop
 800e1f4:	200000cc 	.word	0x200000cc

0800e1f8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800e1f8:	b580      	push	{r7, lr}
 800e1fa:	b086      	sub	sp, #24
 800e1fc:	af02      	add	r7, sp, #8
 800e1fe:	60f8      	str	r0, [r7, #12]
 800e200:	60b9      	str	r1, [r7, #8]
 800e202:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	685b      	ldr	r3, [r3, #4]
 800e208:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e20c:	d111      	bne.n	800e232 <SPI_EndRxTransaction+0x3a>
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	689b      	ldr	r3, [r3, #8]
 800e212:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e216:	d004      	beq.n	800e222 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	689b      	ldr	r3, [r3, #8]
 800e21c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e220:	d107      	bne.n	800e232 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	681a      	ldr	r2, [r3, #0]
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e230:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	9300      	str	r3, [sp, #0]
 800e236:	68bb      	ldr	r3, [r7, #8]
 800e238:	2200      	movs	r2, #0
 800e23a:	2180      	movs	r1, #128	@ 0x80
 800e23c:	68f8      	ldr	r0, [r7, #12]
 800e23e:	f7ff febd 	bl	800dfbc <SPI_WaitFlagStateUntilTimeout>
 800e242:	4603      	mov	r3, r0
 800e244:	2b00      	cmp	r3, #0
 800e246:	d007      	beq.n	800e258 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e24c:	f043 0220 	orr.w	r2, r3, #32
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e254:	2303      	movs	r3, #3
 800e256:	e023      	b.n	800e2a0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	685b      	ldr	r3, [r3, #4]
 800e25c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e260:	d11d      	bne.n	800e29e <SPI_EndRxTransaction+0xa6>
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	689b      	ldr	r3, [r3, #8]
 800e266:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e26a:	d004      	beq.n	800e276 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	689b      	ldr	r3, [r3, #8]
 800e270:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e274:	d113      	bne.n	800e29e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	9300      	str	r3, [sp, #0]
 800e27a:	68bb      	ldr	r3, [r7, #8]
 800e27c:	2200      	movs	r2, #0
 800e27e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800e282:	68f8      	ldr	r0, [r7, #12]
 800e284:	f7ff ff22 	bl	800e0cc <SPI_WaitFifoStateUntilTimeout>
 800e288:	4603      	mov	r3, r0
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d007      	beq.n	800e29e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e292:	f043 0220 	orr.w	r2, r3, #32
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800e29a:	2303      	movs	r3, #3
 800e29c:	e000      	b.n	800e2a0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800e29e:	2300      	movs	r3, #0
}
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	3710      	adds	r7, #16
 800e2a4:	46bd      	mov	sp, r7
 800e2a6:	bd80      	pop	{r7, pc}

0800e2a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800e2a8:	b580      	push	{r7, lr}
 800e2aa:	b086      	sub	sp, #24
 800e2ac:	af02      	add	r7, sp, #8
 800e2ae:	60f8      	str	r0, [r7, #12]
 800e2b0:	60b9      	str	r1, [r7, #8]
 800e2b2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	9300      	str	r3, [sp, #0]
 800e2b8:	68bb      	ldr	r3, [r7, #8]
 800e2ba:	2200      	movs	r2, #0
 800e2bc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800e2c0:	68f8      	ldr	r0, [r7, #12]
 800e2c2:	f7ff ff03 	bl	800e0cc <SPI_WaitFifoStateUntilTimeout>
 800e2c6:	4603      	mov	r3, r0
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d007      	beq.n	800e2dc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e2d0:	f043 0220 	orr.w	r2, r3, #32
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e2d8:	2303      	movs	r3, #3
 800e2da:	e027      	b.n	800e32c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	9300      	str	r3, [sp, #0]
 800e2e0:	68bb      	ldr	r3, [r7, #8]
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	2180      	movs	r1, #128	@ 0x80
 800e2e6:	68f8      	ldr	r0, [r7, #12]
 800e2e8:	f7ff fe68 	bl	800dfbc <SPI_WaitFlagStateUntilTimeout>
 800e2ec:	4603      	mov	r3, r0
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d007      	beq.n	800e302 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e2f6:	f043 0220 	orr.w	r2, r3, #32
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e2fe:	2303      	movs	r3, #3
 800e300:	e014      	b.n	800e32c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	9300      	str	r3, [sp, #0]
 800e306:	68bb      	ldr	r3, [r7, #8]
 800e308:	2200      	movs	r2, #0
 800e30a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800e30e:	68f8      	ldr	r0, [r7, #12]
 800e310:	f7ff fedc 	bl	800e0cc <SPI_WaitFifoStateUntilTimeout>
 800e314:	4603      	mov	r3, r0
 800e316:	2b00      	cmp	r3, #0
 800e318:	d007      	beq.n	800e32a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e31e:	f043 0220 	orr.w	r2, r3, #32
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e326:	2303      	movs	r3, #3
 800e328:	e000      	b.n	800e32c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800e32a:	2300      	movs	r3, #0
}
 800e32c:	4618      	mov	r0, r3
 800e32e:	3710      	adds	r7, #16
 800e330:	46bd      	mov	sp, r7
 800e332:	bd80      	pop	{r7, pc}

0800e334 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e334:	b580      	push	{r7, lr}
 800e336:	b082      	sub	sp, #8
 800e338:	af00      	add	r7, sp, #0
 800e33a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d101      	bne.n	800e346 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e342:	2301      	movs	r3, #1
 800e344:	e049      	b.n	800e3da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e34c:	b2db      	uxtb	r3, r3
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d106      	bne.n	800e360 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	2200      	movs	r2, #0
 800e356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e35a:	6878      	ldr	r0, [r7, #4]
 800e35c:	f7fb ffd4 	bl	800a308 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	2202      	movs	r2, #2
 800e364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	681a      	ldr	r2, [r3, #0]
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	3304      	adds	r3, #4
 800e370:	4619      	mov	r1, r3
 800e372:	4610      	mov	r0, r2
 800e374:	f000 f910 	bl	800e598 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	2201      	movs	r2, #1
 800e37c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	2201      	movs	r2, #1
 800e384:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	2201      	movs	r2, #1
 800e38c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	2201      	movs	r2, #1
 800e394:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	2201      	movs	r2, #1
 800e39c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	2201      	movs	r2, #1
 800e3a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	2201      	movs	r2, #1
 800e3ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	2201      	movs	r2, #1
 800e3b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	2201      	movs	r2, #1
 800e3bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	2201      	movs	r2, #1
 800e3c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	2201      	movs	r2, #1
 800e3cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	2201      	movs	r2, #1
 800e3d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e3d8:	2300      	movs	r3, #0
}
 800e3da:	4618      	mov	r0, r3
 800e3dc:	3708      	adds	r7, #8
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	bd80      	pop	{r7, pc}
	...

0800e3e4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800e3e4:	b480      	push	{r7}
 800e3e6:	b085      	sub	sp, #20
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e3f2:	b2db      	uxtb	r3, r3
 800e3f4:	2b01      	cmp	r3, #1
 800e3f6:	d001      	beq.n	800e3fc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800e3f8:	2301      	movs	r3, #1
 800e3fa:	e04c      	b.n	800e496 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	2202      	movs	r2, #2
 800e400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	4a26      	ldr	r2, [pc, #152]	@ (800e4a4 <HAL_TIM_Base_Start+0xc0>)
 800e40a:	4293      	cmp	r3, r2
 800e40c:	d022      	beq.n	800e454 <HAL_TIM_Base_Start+0x70>
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e416:	d01d      	beq.n	800e454 <HAL_TIM_Base_Start+0x70>
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	4a22      	ldr	r2, [pc, #136]	@ (800e4a8 <HAL_TIM_Base_Start+0xc4>)
 800e41e:	4293      	cmp	r3, r2
 800e420:	d018      	beq.n	800e454 <HAL_TIM_Base_Start+0x70>
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	4a21      	ldr	r2, [pc, #132]	@ (800e4ac <HAL_TIM_Base_Start+0xc8>)
 800e428:	4293      	cmp	r3, r2
 800e42a:	d013      	beq.n	800e454 <HAL_TIM_Base_Start+0x70>
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	4a1f      	ldr	r2, [pc, #124]	@ (800e4b0 <HAL_TIM_Base_Start+0xcc>)
 800e432:	4293      	cmp	r3, r2
 800e434:	d00e      	beq.n	800e454 <HAL_TIM_Base_Start+0x70>
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	4a1e      	ldr	r2, [pc, #120]	@ (800e4b4 <HAL_TIM_Base_Start+0xd0>)
 800e43c:	4293      	cmp	r3, r2
 800e43e:	d009      	beq.n	800e454 <HAL_TIM_Base_Start+0x70>
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	4a1c      	ldr	r2, [pc, #112]	@ (800e4b8 <HAL_TIM_Base_Start+0xd4>)
 800e446:	4293      	cmp	r3, r2
 800e448:	d004      	beq.n	800e454 <HAL_TIM_Base_Start+0x70>
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	4a1b      	ldr	r2, [pc, #108]	@ (800e4bc <HAL_TIM_Base_Start+0xd8>)
 800e450:	4293      	cmp	r3, r2
 800e452:	d115      	bne.n	800e480 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	689a      	ldr	r2, [r3, #8]
 800e45a:	4b19      	ldr	r3, [pc, #100]	@ (800e4c0 <HAL_TIM_Base_Start+0xdc>)
 800e45c:	4013      	ands	r3, r2
 800e45e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	2b06      	cmp	r3, #6
 800e464:	d015      	beq.n	800e492 <HAL_TIM_Base_Start+0xae>
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e46c:	d011      	beq.n	800e492 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	681a      	ldr	r2, [r3, #0]
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	f042 0201 	orr.w	r2, r2, #1
 800e47c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e47e:	e008      	b.n	800e492 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	681a      	ldr	r2, [r3, #0]
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	f042 0201 	orr.w	r2, r2, #1
 800e48e:	601a      	str	r2, [r3, #0]
 800e490:	e000      	b.n	800e494 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e492:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e494:	2300      	movs	r3, #0
}
 800e496:	4618      	mov	r0, r3
 800e498:	3714      	adds	r7, #20
 800e49a:	46bd      	mov	sp, r7
 800e49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4a0:	4770      	bx	lr
 800e4a2:	bf00      	nop
 800e4a4:	40012c00 	.word	0x40012c00
 800e4a8:	40000400 	.word	0x40000400
 800e4ac:	40000800 	.word	0x40000800
 800e4b0:	40000c00 	.word	0x40000c00
 800e4b4:	40013400 	.word	0x40013400
 800e4b8:	40014000 	.word	0x40014000
 800e4bc:	40015000 	.word	0x40015000
 800e4c0:	00010007 	.word	0x00010007

0800e4c4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800e4c4:	b480      	push	{r7}
 800e4c6:	b083      	sub	sp, #12
 800e4c8:	af00      	add	r7, sp, #0
 800e4ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	6a1a      	ldr	r2, [r3, #32]
 800e4d2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e4d6:	4013      	ands	r3, r2
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d10f      	bne.n	800e4fc <HAL_TIM_Base_Stop+0x38>
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	6a1a      	ldr	r2, [r3, #32]
 800e4e2:	f244 4344 	movw	r3, #17476	@ 0x4444
 800e4e6:	4013      	ands	r3, r2
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d107      	bne.n	800e4fc <HAL_TIM_Base_Stop+0x38>
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	681a      	ldr	r2, [r3, #0]
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	f022 0201 	bic.w	r2, r2, #1
 800e4fa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	2201      	movs	r2, #1
 800e500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800e504:	2300      	movs	r3, #0
}
 800e506:	4618      	mov	r0, r3
 800e508:	370c      	adds	r7, #12
 800e50a:	46bd      	mov	sp, r7
 800e50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e510:	4770      	bx	lr

0800e512 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800e512:	b580      	push	{r7, lr}
 800e514:	b082      	sub	sp, #8
 800e516:	af00      	add	r7, sp, #0
 800e518:	6078      	str	r0, [r7, #4]
 800e51a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e522:	2b01      	cmp	r3, #1
 800e524:	d101      	bne.n	800e52a <HAL_TIM_SlaveConfigSynchro+0x18>
 800e526:	2302      	movs	r3, #2
 800e528:	e031      	b.n	800e58e <HAL_TIM_SlaveConfigSynchro+0x7c>
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	2201      	movs	r2, #1
 800e52e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	2202      	movs	r2, #2
 800e536:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800e53a:	6839      	ldr	r1, [r7, #0]
 800e53c:	6878      	ldr	r0, [r7, #4]
 800e53e:	f000 f8df 	bl	800e700 <TIM_SlaveTimer_SetConfig>
 800e542:	4603      	mov	r3, r0
 800e544:	2b00      	cmp	r3, #0
 800e546:	d009      	beq.n	800e55c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	2201      	movs	r2, #1
 800e54c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	2200      	movs	r2, #0
 800e554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800e558:	2301      	movs	r3, #1
 800e55a:	e018      	b.n	800e58e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	68da      	ldr	r2, [r3, #12]
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e56a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	68da      	ldr	r2, [r3, #12]
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800e57a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	2201      	movs	r2, #1
 800e580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	2200      	movs	r2, #0
 800e588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e58c:	2300      	movs	r3, #0
}
 800e58e:	4618      	mov	r0, r3
 800e590:	3708      	adds	r7, #8
 800e592:	46bd      	mov	sp, r7
 800e594:	bd80      	pop	{r7, pc}
	...

0800e598 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e598:	b480      	push	{r7}
 800e59a:	b085      	sub	sp, #20
 800e59c:	af00      	add	r7, sp, #0
 800e59e:	6078      	str	r0, [r7, #4]
 800e5a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	4a4c      	ldr	r2, [pc, #304]	@ (800e6dc <TIM_Base_SetConfig+0x144>)
 800e5ac:	4293      	cmp	r3, r2
 800e5ae:	d017      	beq.n	800e5e0 <TIM_Base_SetConfig+0x48>
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e5b6:	d013      	beq.n	800e5e0 <TIM_Base_SetConfig+0x48>
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	4a49      	ldr	r2, [pc, #292]	@ (800e6e0 <TIM_Base_SetConfig+0x148>)
 800e5bc:	4293      	cmp	r3, r2
 800e5be:	d00f      	beq.n	800e5e0 <TIM_Base_SetConfig+0x48>
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	4a48      	ldr	r2, [pc, #288]	@ (800e6e4 <TIM_Base_SetConfig+0x14c>)
 800e5c4:	4293      	cmp	r3, r2
 800e5c6:	d00b      	beq.n	800e5e0 <TIM_Base_SetConfig+0x48>
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	4a47      	ldr	r2, [pc, #284]	@ (800e6e8 <TIM_Base_SetConfig+0x150>)
 800e5cc:	4293      	cmp	r3, r2
 800e5ce:	d007      	beq.n	800e5e0 <TIM_Base_SetConfig+0x48>
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	4a46      	ldr	r2, [pc, #280]	@ (800e6ec <TIM_Base_SetConfig+0x154>)
 800e5d4:	4293      	cmp	r3, r2
 800e5d6:	d003      	beq.n	800e5e0 <TIM_Base_SetConfig+0x48>
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	4a45      	ldr	r2, [pc, #276]	@ (800e6f0 <TIM_Base_SetConfig+0x158>)
 800e5dc:	4293      	cmp	r3, r2
 800e5de:	d108      	bne.n	800e5f2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e5e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e5e8:	683b      	ldr	r3, [r7, #0]
 800e5ea:	685b      	ldr	r3, [r3, #4]
 800e5ec:	68fa      	ldr	r2, [r7, #12]
 800e5ee:	4313      	orrs	r3, r2
 800e5f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	4a39      	ldr	r2, [pc, #228]	@ (800e6dc <TIM_Base_SetConfig+0x144>)
 800e5f6:	4293      	cmp	r3, r2
 800e5f8:	d023      	beq.n	800e642 <TIM_Base_SetConfig+0xaa>
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e600:	d01f      	beq.n	800e642 <TIM_Base_SetConfig+0xaa>
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	4a36      	ldr	r2, [pc, #216]	@ (800e6e0 <TIM_Base_SetConfig+0x148>)
 800e606:	4293      	cmp	r3, r2
 800e608:	d01b      	beq.n	800e642 <TIM_Base_SetConfig+0xaa>
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	4a35      	ldr	r2, [pc, #212]	@ (800e6e4 <TIM_Base_SetConfig+0x14c>)
 800e60e:	4293      	cmp	r3, r2
 800e610:	d017      	beq.n	800e642 <TIM_Base_SetConfig+0xaa>
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	4a34      	ldr	r2, [pc, #208]	@ (800e6e8 <TIM_Base_SetConfig+0x150>)
 800e616:	4293      	cmp	r3, r2
 800e618:	d013      	beq.n	800e642 <TIM_Base_SetConfig+0xaa>
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	4a33      	ldr	r2, [pc, #204]	@ (800e6ec <TIM_Base_SetConfig+0x154>)
 800e61e:	4293      	cmp	r3, r2
 800e620:	d00f      	beq.n	800e642 <TIM_Base_SetConfig+0xaa>
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	4a33      	ldr	r2, [pc, #204]	@ (800e6f4 <TIM_Base_SetConfig+0x15c>)
 800e626:	4293      	cmp	r3, r2
 800e628:	d00b      	beq.n	800e642 <TIM_Base_SetConfig+0xaa>
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	4a32      	ldr	r2, [pc, #200]	@ (800e6f8 <TIM_Base_SetConfig+0x160>)
 800e62e:	4293      	cmp	r3, r2
 800e630:	d007      	beq.n	800e642 <TIM_Base_SetConfig+0xaa>
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	4a31      	ldr	r2, [pc, #196]	@ (800e6fc <TIM_Base_SetConfig+0x164>)
 800e636:	4293      	cmp	r3, r2
 800e638:	d003      	beq.n	800e642 <TIM_Base_SetConfig+0xaa>
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	4a2c      	ldr	r2, [pc, #176]	@ (800e6f0 <TIM_Base_SetConfig+0x158>)
 800e63e:	4293      	cmp	r3, r2
 800e640:	d108      	bne.n	800e654 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e648:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e64a:	683b      	ldr	r3, [r7, #0]
 800e64c:	68db      	ldr	r3, [r3, #12]
 800e64e:	68fa      	ldr	r2, [r7, #12]
 800e650:	4313      	orrs	r3, r2
 800e652:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e65a:	683b      	ldr	r3, [r7, #0]
 800e65c:	695b      	ldr	r3, [r3, #20]
 800e65e:	4313      	orrs	r3, r2
 800e660:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	68fa      	ldr	r2, [r7, #12]
 800e666:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e668:	683b      	ldr	r3, [r7, #0]
 800e66a:	689a      	ldr	r2, [r3, #8]
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e670:	683b      	ldr	r3, [r7, #0]
 800e672:	681a      	ldr	r2, [r3, #0]
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	4a18      	ldr	r2, [pc, #96]	@ (800e6dc <TIM_Base_SetConfig+0x144>)
 800e67c:	4293      	cmp	r3, r2
 800e67e:	d013      	beq.n	800e6a8 <TIM_Base_SetConfig+0x110>
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	4a1a      	ldr	r2, [pc, #104]	@ (800e6ec <TIM_Base_SetConfig+0x154>)
 800e684:	4293      	cmp	r3, r2
 800e686:	d00f      	beq.n	800e6a8 <TIM_Base_SetConfig+0x110>
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	4a1a      	ldr	r2, [pc, #104]	@ (800e6f4 <TIM_Base_SetConfig+0x15c>)
 800e68c:	4293      	cmp	r3, r2
 800e68e:	d00b      	beq.n	800e6a8 <TIM_Base_SetConfig+0x110>
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	4a19      	ldr	r2, [pc, #100]	@ (800e6f8 <TIM_Base_SetConfig+0x160>)
 800e694:	4293      	cmp	r3, r2
 800e696:	d007      	beq.n	800e6a8 <TIM_Base_SetConfig+0x110>
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	4a18      	ldr	r2, [pc, #96]	@ (800e6fc <TIM_Base_SetConfig+0x164>)
 800e69c:	4293      	cmp	r3, r2
 800e69e:	d003      	beq.n	800e6a8 <TIM_Base_SetConfig+0x110>
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	4a13      	ldr	r2, [pc, #76]	@ (800e6f0 <TIM_Base_SetConfig+0x158>)
 800e6a4:	4293      	cmp	r3, r2
 800e6a6:	d103      	bne.n	800e6b0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e6a8:	683b      	ldr	r3, [r7, #0]
 800e6aa:	691a      	ldr	r2, [r3, #16]
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	2201      	movs	r2, #1
 800e6b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	691b      	ldr	r3, [r3, #16]
 800e6ba:	f003 0301 	and.w	r3, r3, #1
 800e6be:	2b01      	cmp	r3, #1
 800e6c0:	d105      	bne.n	800e6ce <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	691b      	ldr	r3, [r3, #16]
 800e6c6:	f023 0201 	bic.w	r2, r3, #1
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	611a      	str	r2, [r3, #16]
  }
}
 800e6ce:	bf00      	nop
 800e6d0:	3714      	adds	r7, #20
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d8:	4770      	bx	lr
 800e6da:	bf00      	nop
 800e6dc:	40012c00 	.word	0x40012c00
 800e6e0:	40000400 	.word	0x40000400
 800e6e4:	40000800 	.word	0x40000800
 800e6e8:	40000c00 	.word	0x40000c00
 800e6ec:	40013400 	.word	0x40013400
 800e6f0:	40015000 	.word	0x40015000
 800e6f4:	40014000 	.word	0x40014000
 800e6f8:	40014400 	.word	0x40014400
 800e6fc:	40014800 	.word	0x40014800

0800e700 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800e700:	b580      	push	{r7, lr}
 800e702:	b086      	sub	sp, #24
 800e704:	af00      	add	r7, sp, #0
 800e706:	6078      	str	r0, [r7, #4]
 800e708:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e70a:	2300      	movs	r3, #0
 800e70c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	689b      	ldr	r3, [r3, #8]
 800e714:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e716:	693b      	ldr	r3, [r7, #16]
 800e718:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800e71c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e720:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800e722:	683b      	ldr	r3, [r7, #0]
 800e724:	685b      	ldr	r3, [r3, #4]
 800e726:	693a      	ldr	r2, [r7, #16]
 800e728:	4313      	orrs	r3, r2
 800e72a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800e72c:	693b      	ldr	r3, [r7, #16]
 800e72e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e732:	f023 0307 	bic.w	r3, r3, #7
 800e736:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800e738:	683b      	ldr	r3, [r7, #0]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	693a      	ldr	r2, [r7, #16]
 800e73e:	4313      	orrs	r3, r2
 800e740:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	693a      	ldr	r2, [r7, #16]
 800e748:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800e74a:	683b      	ldr	r3, [r7, #0]
 800e74c:	685b      	ldr	r3, [r3, #4]
 800e74e:	4a56      	ldr	r2, [pc, #344]	@ (800e8a8 <TIM_SlaveTimer_SetConfig+0x1a8>)
 800e750:	4293      	cmp	r3, r2
 800e752:	f000 80a2 	beq.w	800e89a <TIM_SlaveTimer_SetConfig+0x19a>
 800e756:	4a54      	ldr	r2, [pc, #336]	@ (800e8a8 <TIM_SlaveTimer_SetConfig+0x1a8>)
 800e758:	4293      	cmp	r3, r2
 800e75a:	f200 809b 	bhi.w	800e894 <TIM_SlaveTimer_SetConfig+0x194>
 800e75e:	4a53      	ldr	r2, [pc, #332]	@ (800e8ac <TIM_SlaveTimer_SetConfig+0x1ac>)
 800e760:	4293      	cmp	r3, r2
 800e762:	f000 809a 	beq.w	800e89a <TIM_SlaveTimer_SetConfig+0x19a>
 800e766:	4a51      	ldr	r2, [pc, #324]	@ (800e8ac <TIM_SlaveTimer_SetConfig+0x1ac>)
 800e768:	4293      	cmp	r3, r2
 800e76a:	f200 8093 	bhi.w	800e894 <TIM_SlaveTimer_SetConfig+0x194>
 800e76e:	4a50      	ldr	r2, [pc, #320]	@ (800e8b0 <TIM_SlaveTimer_SetConfig+0x1b0>)
 800e770:	4293      	cmp	r3, r2
 800e772:	f000 8092 	beq.w	800e89a <TIM_SlaveTimer_SetConfig+0x19a>
 800e776:	4a4e      	ldr	r2, [pc, #312]	@ (800e8b0 <TIM_SlaveTimer_SetConfig+0x1b0>)
 800e778:	4293      	cmp	r3, r2
 800e77a:	f200 808b 	bhi.w	800e894 <TIM_SlaveTimer_SetConfig+0x194>
 800e77e:	4a4d      	ldr	r2, [pc, #308]	@ (800e8b4 <TIM_SlaveTimer_SetConfig+0x1b4>)
 800e780:	4293      	cmp	r3, r2
 800e782:	f000 808a 	beq.w	800e89a <TIM_SlaveTimer_SetConfig+0x19a>
 800e786:	4a4b      	ldr	r2, [pc, #300]	@ (800e8b4 <TIM_SlaveTimer_SetConfig+0x1b4>)
 800e788:	4293      	cmp	r3, r2
 800e78a:	f200 8083 	bhi.w	800e894 <TIM_SlaveTimer_SetConfig+0x194>
 800e78e:	4a4a      	ldr	r2, [pc, #296]	@ (800e8b8 <TIM_SlaveTimer_SetConfig+0x1b8>)
 800e790:	4293      	cmp	r3, r2
 800e792:	f000 8082 	beq.w	800e89a <TIM_SlaveTimer_SetConfig+0x19a>
 800e796:	4a48      	ldr	r2, [pc, #288]	@ (800e8b8 <TIM_SlaveTimer_SetConfig+0x1b8>)
 800e798:	4293      	cmp	r3, r2
 800e79a:	d87b      	bhi.n	800e894 <TIM_SlaveTimer_SetConfig+0x194>
 800e79c:	4a47      	ldr	r2, [pc, #284]	@ (800e8bc <TIM_SlaveTimer_SetConfig+0x1bc>)
 800e79e:	4293      	cmp	r3, r2
 800e7a0:	d07b      	beq.n	800e89a <TIM_SlaveTimer_SetConfig+0x19a>
 800e7a2:	4a46      	ldr	r2, [pc, #280]	@ (800e8bc <TIM_SlaveTimer_SetConfig+0x1bc>)
 800e7a4:	4293      	cmp	r3, r2
 800e7a6:	d875      	bhi.n	800e894 <TIM_SlaveTimer_SetConfig+0x194>
 800e7a8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e7ac:	d075      	beq.n	800e89a <TIM_SlaveTimer_SetConfig+0x19a>
 800e7ae:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e7b2:	d86f      	bhi.n	800e894 <TIM_SlaveTimer_SetConfig+0x194>
 800e7b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e7b8:	d06f      	beq.n	800e89a <TIM_SlaveTimer_SetConfig+0x19a>
 800e7ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e7be:	d869      	bhi.n	800e894 <TIM_SlaveTimer_SetConfig+0x194>
 800e7c0:	2b70      	cmp	r3, #112	@ 0x70
 800e7c2:	d01a      	beq.n	800e7fa <TIM_SlaveTimer_SetConfig+0xfa>
 800e7c4:	2b70      	cmp	r3, #112	@ 0x70
 800e7c6:	d865      	bhi.n	800e894 <TIM_SlaveTimer_SetConfig+0x194>
 800e7c8:	2b60      	cmp	r3, #96	@ 0x60
 800e7ca:	d059      	beq.n	800e880 <TIM_SlaveTimer_SetConfig+0x180>
 800e7cc:	2b60      	cmp	r3, #96	@ 0x60
 800e7ce:	d861      	bhi.n	800e894 <TIM_SlaveTimer_SetConfig+0x194>
 800e7d0:	2b50      	cmp	r3, #80	@ 0x50
 800e7d2:	d04b      	beq.n	800e86c <TIM_SlaveTimer_SetConfig+0x16c>
 800e7d4:	2b50      	cmp	r3, #80	@ 0x50
 800e7d6:	d85d      	bhi.n	800e894 <TIM_SlaveTimer_SetConfig+0x194>
 800e7d8:	2b40      	cmp	r3, #64	@ 0x40
 800e7da:	d019      	beq.n	800e810 <TIM_SlaveTimer_SetConfig+0x110>
 800e7dc:	2b40      	cmp	r3, #64	@ 0x40
 800e7de:	d859      	bhi.n	800e894 <TIM_SlaveTimer_SetConfig+0x194>
 800e7e0:	2b30      	cmp	r3, #48	@ 0x30
 800e7e2:	d05a      	beq.n	800e89a <TIM_SlaveTimer_SetConfig+0x19a>
 800e7e4:	2b30      	cmp	r3, #48	@ 0x30
 800e7e6:	d855      	bhi.n	800e894 <TIM_SlaveTimer_SetConfig+0x194>
 800e7e8:	2b20      	cmp	r3, #32
 800e7ea:	d056      	beq.n	800e89a <TIM_SlaveTimer_SetConfig+0x19a>
 800e7ec:	2b20      	cmp	r3, #32
 800e7ee:	d851      	bhi.n	800e894 <TIM_SlaveTimer_SetConfig+0x194>
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d052      	beq.n	800e89a <TIM_SlaveTimer_SetConfig+0x19a>
 800e7f4:	2b10      	cmp	r3, #16
 800e7f6:	d050      	beq.n	800e89a <TIM_SlaveTimer_SetConfig+0x19a>
 800e7f8:	e04c      	b.n	800e894 <TIM_SlaveTimer_SetConfig+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800e7fe:	683b      	ldr	r3, [r7, #0]
 800e800:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800e802:	683b      	ldr	r3, [r7, #0]
 800e804:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800e806:	683b      	ldr	r3, [r7, #0]
 800e808:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800e80a:	f000 f8b8 	bl	800e97e <TIM_ETR_SetConfig>
      break;
 800e80e:	e045      	b.n	800e89c <TIM_SlaveTimer_SetConfig+0x19c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800e810:	683b      	ldr	r3, [r7, #0]
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	2b05      	cmp	r3, #5
 800e816:	d004      	beq.n	800e822 <TIM_SlaveTimer_SetConfig+0x122>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800e818:	683b      	ldr	r3, [r7, #0]
 800e81a:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800e81c:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 800e820:	d101      	bne.n	800e826 <TIM_SlaveTimer_SetConfig+0x126>
      {
        return HAL_ERROR;
 800e822:	2301      	movs	r3, #1
 800e824:	e03b      	b.n	800e89e <TIM_SlaveTimer_SetConfig+0x19e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	6a1b      	ldr	r3, [r3, #32]
 800e82c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	6a1a      	ldr	r2, [r3, #32]
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	f022 0201 	bic.w	r2, r2, #1
 800e83c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	699b      	ldr	r3, [r3, #24]
 800e844:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e846:	68bb      	ldr	r3, [r7, #8]
 800e848:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e84c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800e84e:	683b      	ldr	r3, [r7, #0]
 800e850:	691b      	ldr	r3, [r3, #16]
 800e852:	011b      	lsls	r3, r3, #4
 800e854:	68ba      	ldr	r2, [r7, #8]
 800e856:	4313      	orrs	r3, r2
 800e858:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	68ba      	ldr	r2, [r7, #8]
 800e860:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	68fa      	ldr	r2, [r7, #12]
 800e868:	621a      	str	r2, [r3, #32]
      break;
 800e86a:	e017      	b.n	800e89c <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800e870:	683b      	ldr	r3, [r7, #0]
 800e872:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800e874:	683b      	ldr	r3, [r7, #0]
 800e876:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e878:	461a      	mov	r2, r3
 800e87a:	f000 f821 	bl	800e8c0 <TIM_TI1_ConfigInputStage>
      break;
 800e87e:	e00d      	b.n	800e89c <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800e884:	683b      	ldr	r3, [r7, #0]
 800e886:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800e888:	683b      	ldr	r3, [r7, #0]
 800e88a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e88c:	461a      	mov	r2, r3
 800e88e:	f000 f846 	bl	800e91e <TIM_TI2_ConfigInputStage>
      break;
 800e892:	e003      	b.n	800e89c <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 800e894:	2301      	movs	r3, #1
 800e896:	75fb      	strb	r3, [r7, #23]
      break;
 800e898:	e000      	b.n	800e89c <TIM_SlaveTimer_SetConfig+0x19c>
      break;
 800e89a:	bf00      	nop
  }

  return status;
 800e89c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e89e:	4618      	mov	r0, r3
 800e8a0:	3718      	adds	r7, #24
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	bd80      	pop	{r7, pc}
 800e8a6:	bf00      	nop
 800e8a8:	00100070 	.word	0x00100070
 800e8ac:	00100060 	.word	0x00100060
 800e8b0:	00100050 	.word	0x00100050
 800e8b4:	00100040 	.word	0x00100040
 800e8b8:	00100030 	.word	0x00100030
 800e8bc:	00100020 	.word	0x00100020

0800e8c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e8c0:	b480      	push	{r7}
 800e8c2:	b087      	sub	sp, #28
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	60f8      	str	r0, [r7, #12]
 800e8c8:	60b9      	str	r1, [r7, #8]
 800e8ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	6a1b      	ldr	r3, [r3, #32]
 800e8d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	6a1b      	ldr	r3, [r3, #32]
 800e8d6:	f023 0201 	bic.w	r2, r3, #1
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	699b      	ldr	r3, [r3, #24]
 800e8e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e8e4:	693b      	ldr	r3, [r7, #16]
 800e8e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e8ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	011b      	lsls	r3, r3, #4
 800e8f0:	693a      	ldr	r2, [r7, #16]
 800e8f2:	4313      	orrs	r3, r2
 800e8f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e8f6:	697b      	ldr	r3, [r7, #20]
 800e8f8:	f023 030a 	bic.w	r3, r3, #10
 800e8fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e8fe:	697a      	ldr	r2, [r7, #20]
 800e900:	68bb      	ldr	r3, [r7, #8]
 800e902:	4313      	orrs	r3, r2
 800e904:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	693a      	ldr	r2, [r7, #16]
 800e90a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	697a      	ldr	r2, [r7, #20]
 800e910:	621a      	str	r2, [r3, #32]
}
 800e912:	bf00      	nop
 800e914:	371c      	adds	r7, #28
 800e916:	46bd      	mov	sp, r7
 800e918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e91c:	4770      	bx	lr

0800e91e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e91e:	b480      	push	{r7}
 800e920:	b087      	sub	sp, #28
 800e922:	af00      	add	r7, sp, #0
 800e924:	60f8      	str	r0, [r7, #12]
 800e926:	60b9      	str	r1, [r7, #8]
 800e928:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	6a1b      	ldr	r3, [r3, #32]
 800e92e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	6a1b      	ldr	r3, [r3, #32]
 800e934:	f023 0210 	bic.w	r2, r3, #16
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	699b      	ldr	r3, [r3, #24]
 800e940:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e942:	693b      	ldr	r3, [r7, #16]
 800e944:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e948:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	031b      	lsls	r3, r3, #12
 800e94e:	693a      	ldr	r2, [r7, #16]
 800e950:	4313      	orrs	r3, r2
 800e952:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e954:	697b      	ldr	r3, [r7, #20]
 800e956:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e95a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e95c:	68bb      	ldr	r3, [r7, #8]
 800e95e:	011b      	lsls	r3, r3, #4
 800e960:	697a      	ldr	r2, [r7, #20]
 800e962:	4313      	orrs	r3, r2
 800e964:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	693a      	ldr	r2, [r7, #16]
 800e96a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	697a      	ldr	r2, [r7, #20]
 800e970:	621a      	str	r2, [r3, #32]
}
 800e972:	bf00      	nop
 800e974:	371c      	adds	r7, #28
 800e976:	46bd      	mov	sp, r7
 800e978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97c:	4770      	bx	lr

0800e97e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e97e:	b480      	push	{r7}
 800e980:	b087      	sub	sp, #28
 800e982:	af00      	add	r7, sp, #0
 800e984:	60f8      	str	r0, [r7, #12]
 800e986:	60b9      	str	r1, [r7, #8]
 800e988:	607a      	str	r2, [r7, #4]
 800e98a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	689b      	ldr	r3, [r3, #8]
 800e990:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e992:	697b      	ldr	r3, [r7, #20]
 800e994:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e998:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e99a:	683b      	ldr	r3, [r7, #0]
 800e99c:	021a      	lsls	r2, r3, #8
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	431a      	orrs	r2, r3
 800e9a2:	68bb      	ldr	r3, [r7, #8]
 800e9a4:	4313      	orrs	r3, r2
 800e9a6:	697a      	ldr	r2, [r7, #20]
 800e9a8:	4313      	orrs	r3, r2
 800e9aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	697a      	ldr	r2, [r7, #20]
 800e9b0:	609a      	str	r2, [r3, #8]
}
 800e9b2:	bf00      	nop
 800e9b4:	371c      	adds	r7, #28
 800e9b6:	46bd      	mov	sp, r7
 800e9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9bc:	4770      	bx	lr
	...

0800e9c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e9c0:	b480      	push	{r7}
 800e9c2:	b085      	sub	sp, #20
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
 800e9c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e9d0:	2b01      	cmp	r3, #1
 800e9d2:	d101      	bne.n	800e9d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e9d4:	2302      	movs	r3, #2
 800e9d6:	e074      	b.n	800eac2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	2201      	movs	r2, #1
 800e9dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	2202      	movs	r2, #2
 800e9e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	685b      	ldr	r3, [r3, #4]
 800e9ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	689b      	ldr	r3, [r3, #8]
 800e9f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	4a34      	ldr	r2, [pc, #208]	@ (800ead0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e9fe:	4293      	cmp	r3, r2
 800ea00:	d009      	beq.n	800ea16 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	4a33      	ldr	r2, [pc, #204]	@ (800ead4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ea08:	4293      	cmp	r3, r2
 800ea0a:	d004      	beq.n	800ea16 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	4a31      	ldr	r2, [pc, #196]	@ (800ead8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ea12:	4293      	cmp	r3, r2
 800ea14:	d108      	bne.n	800ea28 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ea1c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ea1e:	683b      	ldr	r3, [r7, #0]
 800ea20:	685b      	ldr	r3, [r3, #4]
 800ea22:	68fa      	ldr	r2, [r7, #12]
 800ea24:	4313      	orrs	r3, r2
 800ea26:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800ea2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ea34:	683b      	ldr	r3, [r7, #0]
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	68fa      	ldr	r2, [r7, #12]
 800ea3a:	4313      	orrs	r3, r2
 800ea3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	681b      	ldr	r3, [r3, #0]
 800ea42:	68fa      	ldr	r2, [r7, #12]
 800ea44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	4a21      	ldr	r2, [pc, #132]	@ (800ead0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ea4c:	4293      	cmp	r3, r2
 800ea4e:	d022      	beq.n	800ea96 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ea58:	d01d      	beq.n	800ea96 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	4a1f      	ldr	r2, [pc, #124]	@ (800eadc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ea60:	4293      	cmp	r3, r2
 800ea62:	d018      	beq.n	800ea96 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	4a1d      	ldr	r2, [pc, #116]	@ (800eae0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ea6a:	4293      	cmp	r3, r2
 800ea6c:	d013      	beq.n	800ea96 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	4a1c      	ldr	r2, [pc, #112]	@ (800eae4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ea74:	4293      	cmp	r3, r2
 800ea76:	d00e      	beq.n	800ea96 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	4a15      	ldr	r2, [pc, #84]	@ (800ead4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ea7e:	4293      	cmp	r3, r2
 800ea80:	d009      	beq.n	800ea96 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	4a18      	ldr	r2, [pc, #96]	@ (800eae8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ea88:	4293      	cmp	r3, r2
 800ea8a:	d004      	beq.n	800ea96 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	4a11      	ldr	r2, [pc, #68]	@ (800ead8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ea92:	4293      	cmp	r3, r2
 800ea94:	d10c      	bne.n	800eab0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ea96:	68bb      	ldr	r3, [r7, #8]
 800ea98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ea9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ea9e:	683b      	ldr	r3, [r7, #0]
 800eaa0:	689b      	ldr	r3, [r3, #8]
 800eaa2:	68ba      	ldr	r2, [r7, #8]
 800eaa4:	4313      	orrs	r3, r2
 800eaa6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	68ba      	ldr	r2, [r7, #8]
 800eaae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	2201      	movs	r2, #1
 800eab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	2200      	movs	r2, #0
 800eabc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800eac0:	2300      	movs	r3, #0
}
 800eac2:	4618      	mov	r0, r3
 800eac4:	3714      	adds	r7, #20
 800eac6:	46bd      	mov	sp, r7
 800eac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eacc:	4770      	bx	lr
 800eace:	bf00      	nop
 800ead0:	40012c00 	.word	0x40012c00
 800ead4:	40013400 	.word	0x40013400
 800ead8:	40015000 	.word	0x40015000
 800eadc:	40000400 	.word	0x40000400
 800eae0:	40000800 	.word	0x40000800
 800eae4:	40000c00 	.word	0x40000c00
 800eae8:	40014000 	.word	0x40014000

0800eaec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800eaec:	b580      	push	{r7, lr}
 800eaee:	b082      	sub	sp, #8
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d101      	bne.n	800eafe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800eafa:	2301      	movs	r3, #1
 800eafc:	e042      	b.n	800eb84 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d106      	bne.n	800eb16 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	2200      	movs	r2, #0
 800eb0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800eb10:	6878      	ldr	r0, [r7, #4]
 800eb12:	f000 f83b 	bl	800eb8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	2224      	movs	r2, #36	@ 0x24
 800eb1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	681a      	ldr	r2, [r3, #0]
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	f022 0201 	bic.w	r2, r2, #1
 800eb2c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d002      	beq.n	800eb3c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800eb36:	6878      	ldr	r0, [r7, #4]
 800eb38:	f000 fbbc 	bl	800f2b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800eb3c:	6878      	ldr	r0, [r7, #4]
 800eb3e:	f000 f8bd 	bl	800ecbc <UART_SetConfig>
 800eb42:	4603      	mov	r3, r0
 800eb44:	2b01      	cmp	r3, #1
 800eb46:	d101      	bne.n	800eb4c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800eb48:	2301      	movs	r3, #1
 800eb4a:	e01b      	b.n	800eb84 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	685a      	ldr	r2, [r3, #4]
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800eb5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	689a      	ldr	r2, [r3, #8]
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800eb6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	681a      	ldr	r2, [r3, #0]
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	f042 0201 	orr.w	r2, r2, #1
 800eb7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800eb7c:	6878      	ldr	r0, [r7, #4]
 800eb7e:	f000 fc3b 	bl	800f3f8 <UART_CheckIdleState>
 800eb82:	4603      	mov	r3, r0
}
 800eb84:	4618      	mov	r0, r3
 800eb86:	3708      	adds	r7, #8
 800eb88:	46bd      	mov	sp, r7
 800eb8a:	bd80      	pop	{r7, pc}

0800eb8c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800eb8c:	b480      	push	{r7}
 800eb8e:	b083      	sub	sp, #12
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800eb94:	bf00      	nop
 800eb96:	370c      	adds	r7, #12
 800eb98:	46bd      	mov	sp, r7
 800eb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb9e:	4770      	bx	lr

0800eba0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800eba0:	b580      	push	{r7, lr}
 800eba2:	b08a      	sub	sp, #40	@ 0x28
 800eba4:	af02      	add	r7, sp, #8
 800eba6:	60f8      	str	r0, [r7, #12]
 800eba8:	60b9      	str	r1, [r7, #8]
 800ebaa:	603b      	str	r3, [r7, #0]
 800ebac:	4613      	mov	r3, r2
 800ebae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ebb6:	2b20      	cmp	r3, #32
 800ebb8:	d17b      	bne.n	800ecb2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800ebba:	68bb      	ldr	r3, [r7, #8]
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d002      	beq.n	800ebc6 <HAL_UART_Transmit+0x26>
 800ebc0:	88fb      	ldrh	r3, [r7, #6]
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d101      	bne.n	800ebca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ebc6:	2301      	movs	r3, #1
 800ebc8:	e074      	b.n	800ecb4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	2200      	movs	r2, #0
 800ebce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	2221      	movs	r2, #33	@ 0x21
 800ebd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ebda:	f7fb fedb 	bl	800a994 <HAL_GetTick>
 800ebde:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	88fa      	ldrh	r2, [r7, #6]
 800ebe4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	88fa      	ldrh	r2, [r7, #6]
 800ebec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	689b      	ldr	r3, [r3, #8]
 800ebf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ebf8:	d108      	bne.n	800ec0c <HAL_UART_Transmit+0x6c>
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	691b      	ldr	r3, [r3, #16]
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d104      	bne.n	800ec0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800ec02:	2300      	movs	r3, #0
 800ec04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ec06:	68bb      	ldr	r3, [r7, #8]
 800ec08:	61bb      	str	r3, [r7, #24]
 800ec0a:	e003      	b.n	800ec14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800ec0c:	68bb      	ldr	r3, [r7, #8]
 800ec0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ec10:	2300      	movs	r3, #0
 800ec12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ec14:	e030      	b.n	800ec78 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ec16:	683b      	ldr	r3, [r7, #0]
 800ec18:	9300      	str	r3, [sp, #0]
 800ec1a:	697b      	ldr	r3, [r7, #20]
 800ec1c:	2200      	movs	r2, #0
 800ec1e:	2180      	movs	r1, #128	@ 0x80
 800ec20:	68f8      	ldr	r0, [r7, #12]
 800ec22:	f000 fc93 	bl	800f54c <UART_WaitOnFlagUntilTimeout>
 800ec26:	4603      	mov	r3, r0
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d005      	beq.n	800ec38 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	2220      	movs	r2, #32
 800ec30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800ec34:	2303      	movs	r3, #3
 800ec36:	e03d      	b.n	800ecb4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800ec38:	69fb      	ldr	r3, [r7, #28]
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d10b      	bne.n	800ec56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ec3e:	69bb      	ldr	r3, [r7, #24]
 800ec40:	881b      	ldrh	r3, [r3, #0]
 800ec42:	461a      	mov	r2, r3
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ec4c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ec4e:	69bb      	ldr	r3, [r7, #24]
 800ec50:	3302      	adds	r3, #2
 800ec52:	61bb      	str	r3, [r7, #24]
 800ec54:	e007      	b.n	800ec66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ec56:	69fb      	ldr	r3, [r7, #28]
 800ec58:	781a      	ldrb	r2, [r3, #0]
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ec60:	69fb      	ldr	r3, [r7, #28]
 800ec62:	3301      	adds	r3, #1
 800ec64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ec6c:	b29b      	uxth	r3, r3
 800ec6e:	3b01      	subs	r3, #1
 800ec70:	b29a      	uxth	r2, r3
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ec7e:	b29b      	uxth	r3, r3
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d1c8      	bne.n	800ec16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ec84:	683b      	ldr	r3, [r7, #0]
 800ec86:	9300      	str	r3, [sp, #0]
 800ec88:	697b      	ldr	r3, [r7, #20]
 800ec8a:	2200      	movs	r2, #0
 800ec8c:	2140      	movs	r1, #64	@ 0x40
 800ec8e:	68f8      	ldr	r0, [r7, #12]
 800ec90:	f000 fc5c 	bl	800f54c <UART_WaitOnFlagUntilTimeout>
 800ec94:	4603      	mov	r3, r0
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d005      	beq.n	800eca6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	2220      	movs	r2, #32
 800ec9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800eca2:	2303      	movs	r3, #3
 800eca4:	e006      	b.n	800ecb4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	2220      	movs	r2, #32
 800ecaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800ecae:	2300      	movs	r3, #0
 800ecb0:	e000      	b.n	800ecb4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800ecb2:	2302      	movs	r3, #2
  }
}
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	3720      	adds	r7, #32
 800ecb8:	46bd      	mov	sp, r7
 800ecba:	bd80      	pop	{r7, pc}

0800ecbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ecbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ecc0:	b08c      	sub	sp, #48	@ 0x30
 800ecc2:	af00      	add	r7, sp, #0
 800ecc4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ecc6:	2300      	movs	r3, #0
 800ecc8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800eccc:	697b      	ldr	r3, [r7, #20]
 800ecce:	689a      	ldr	r2, [r3, #8]
 800ecd0:	697b      	ldr	r3, [r7, #20]
 800ecd2:	691b      	ldr	r3, [r3, #16]
 800ecd4:	431a      	orrs	r2, r3
 800ecd6:	697b      	ldr	r3, [r7, #20]
 800ecd8:	695b      	ldr	r3, [r3, #20]
 800ecda:	431a      	orrs	r2, r3
 800ecdc:	697b      	ldr	r3, [r7, #20]
 800ecde:	69db      	ldr	r3, [r3, #28]
 800ece0:	4313      	orrs	r3, r2
 800ece2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ece4:	697b      	ldr	r3, [r7, #20]
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	681a      	ldr	r2, [r3, #0]
 800ecea:	4baa      	ldr	r3, [pc, #680]	@ (800ef94 <UART_SetConfig+0x2d8>)
 800ecec:	4013      	ands	r3, r2
 800ecee:	697a      	ldr	r2, [r7, #20]
 800ecf0:	6812      	ldr	r2, [r2, #0]
 800ecf2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ecf4:	430b      	orrs	r3, r1
 800ecf6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ecf8:	697b      	ldr	r3, [r7, #20]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	685b      	ldr	r3, [r3, #4]
 800ecfe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ed02:	697b      	ldr	r3, [r7, #20]
 800ed04:	68da      	ldr	r2, [r3, #12]
 800ed06:	697b      	ldr	r3, [r7, #20]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	430a      	orrs	r2, r1
 800ed0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ed0e:	697b      	ldr	r3, [r7, #20]
 800ed10:	699b      	ldr	r3, [r3, #24]
 800ed12:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ed14:	697b      	ldr	r3, [r7, #20]
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	4a9f      	ldr	r2, [pc, #636]	@ (800ef98 <UART_SetConfig+0x2dc>)
 800ed1a:	4293      	cmp	r3, r2
 800ed1c:	d004      	beq.n	800ed28 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ed1e:	697b      	ldr	r3, [r7, #20]
 800ed20:	6a1b      	ldr	r3, [r3, #32]
 800ed22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ed24:	4313      	orrs	r3, r2
 800ed26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ed28:	697b      	ldr	r3, [r7, #20]
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	689b      	ldr	r3, [r3, #8]
 800ed2e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ed32:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ed36:	697a      	ldr	r2, [r7, #20]
 800ed38:	6812      	ldr	r2, [r2, #0]
 800ed3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ed3c:	430b      	orrs	r3, r1
 800ed3e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ed40:	697b      	ldr	r3, [r7, #20]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed46:	f023 010f 	bic.w	r1, r3, #15
 800ed4a:	697b      	ldr	r3, [r7, #20]
 800ed4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ed4e:	697b      	ldr	r3, [r7, #20]
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	430a      	orrs	r2, r1
 800ed54:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ed56:	697b      	ldr	r3, [r7, #20]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	4a90      	ldr	r2, [pc, #576]	@ (800ef9c <UART_SetConfig+0x2e0>)
 800ed5c:	4293      	cmp	r3, r2
 800ed5e:	d125      	bne.n	800edac <UART_SetConfig+0xf0>
 800ed60:	4b8f      	ldr	r3, [pc, #572]	@ (800efa0 <UART_SetConfig+0x2e4>)
 800ed62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed66:	f003 0303 	and.w	r3, r3, #3
 800ed6a:	2b03      	cmp	r3, #3
 800ed6c:	d81a      	bhi.n	800eda4 <UART_SetConfig+0xe8>
 800ed6e:	a201      	add	r2, pc, #4	@ (adr r2, 800ed74 <UART_SetConfig+0xb8>)
 800ed70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed74:	0800ed85 	.word	0x0800ed85
 800ed78:	0800ed95 	.word	0x0800ed95
 800ed7c:	0800ed8d 	.word	0x0800ed8d
 800ed80:	0800ed9d 	.word	0x0800ed9d
 800ed84:	2301      	movs	r3, #1
 800ed86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ed8a:	e116      	b.n	800efba <UART_SetConfig+0x2fe>
 800ed8c:	2302      	movs	r3, #2
 800ed8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ed92:	e112      	b.n	800efba <UART_SetConfig+0x2fe>
 800ed94:	2304      	movs	r3, #4
 800ed96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ed9a:	e10e      	b.n	800efba <UART_SetConfig+0x2fe>
 800ed9c:	2308      	movs	r3, #8
 800ed9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eda2:	e10a      	b.n	800efba <UART_SetConfig+0x2fe>
 800eda4:	2310      	movs	r3, #16
 800eda6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800edaa:	e106      	b.n	800efba <UART_SetConfig+0x2fe>
 800edac:	697b      	ldr	r3, [r7, #20]
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	4a7c      	ldr	r2, [pc, #496]	@ (800efa4 <UART_SetConfig+0x2e8>)
 800edb2:	4293      	cmp	r3, r2
 800edb4:	d138      	bne.n	800ee28 <UART_SetConfig+0x16c>
 800edb6:	4b7a      	ldr	r3, [pc, #488]	@ (800efa0 <UART_SetConfig+0x2e4>)
 800edb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800edbc:	f003 030c 	and.w	r3, r3, #12
 800edc0:	2b0c      	cmp	r3, #12
 800edc2:	d82d      	bhi.n	800ee20 <UART_SetConfig+0x164>
 800edc4:	a201      	add	r2, pc, #4	@ (adr r2, 800edcc <UART_SetConfig+0x110>)
 800edc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edca:	bf00      	nop
 800edcc:	0800ee01 	.word	0x0800ee01
 800edd0:	0800ee21 	.word	0x0800ee21
 800edd4:	0800ee21 	.word	0x0800ee21
 800edd8:	0800ee21 	.word	0x0800ee21
 800eddc:	0800ee11 	.word	0x0800ee11
 800ede0:	0800ee21 	.word	0x0800ee21
 800ede4:	0800ee21 	.word	0x0800ee21
 800ede8:	0800ee21 	.word	0x0800ee21
 800edec:	0800ee09 	.word	0x0800ee09
 800edf0:	0800ee21 	.word	0x0800ee21
 800edf4:	0800ee21 	.word	0x0800ee21
 800edf8:	0800ee21 	.word	0x0800ee21
 800edfc:	0800ee19 	.word	0x0800ee19
 800ee00:	2300      	movs	r3, #0
 800ee02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee06:	e0d8      	b.n	800efba <UART_SetConfig+0x2fe>
 800ee08:	2302      	movs	r3, #2
 800ee0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee0e:	e0d4      	b.n	800efba <UART_SetConfig+0x2fe>
 800ee10:	2304      	movs	r3, #4
 800ee12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee16:	e0d0      	b.n	800efba <UART_SetConfig+0x2fe>
 800ee18:	2308      	movs	r3, #8
 800ee1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee1e:	e0cc      	b.n	800efba <UART_SetConfig+0x2fe>
 800ee20:	2310      	movs	r3, #16
 800ee22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee26:	e0c8      	b.n	800efba <UART_SetConfig+0x2fe>
 800ee28:	697b      	ldr	r3, [r7, #20]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	4a5e      	ldr	r2, [pc, #376]	@ (800efa8 <UART_SetConfig+0x2ec>)
 800ee2e:	4293      	cmp	r3, r2
 800ee30:	d125      	bne.n	800ee7e <UART_SetConfig+0x1c2>
 800ee32:	4b5b      	ldr	r3, [pc, #364]	@ (800efa0 <UART_SetConfig+0x2e4>)
 800ee34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ee38:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ee3c:	2b30      	cmp	r3, #48	@ 0x30
 800ee3e:	d016      	beq.n	800ee6e <UART_SetConfig+0x1b2>
 800ee40:	2b30      	cmp	r3, #48	@ 0x30
 800ee42:	d818      	bhi.n	800ee76 <UART_SetConfig+0x1ba>
 800ee44:	2b20      	cmp	r3, #32
 800ee46:	d00a      	beq.n	800ee5e <UART_SetConfig+0x1a2>
 800ee48:	2b20      	cmp	r3, #32
 800ee4a:	d814      	bhi.n	800ee76 <UART_SetConfig+0x1ba>
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d002      	beq.n	800ee56 <UART_SetConfig+0x19a>
 800ee50:	2b10      	cmp	r3, #16
 800ee52:	d008      	beq.n	800ee66 <UART_SetConfig+0x1aa>
 800ee54:	e00f      	b.n	800ee76 <UART_SetConfig+0x1ba>
 800ee56:	2300      	movs	r3, #0
 800ee58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee5c:	e0ad      	b.n	800efba <UART_SetConfig+0x2fe>
 800ee5e:	2302      	movs	r3, #2
 800ee60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee64:	e0a9      	b.n	800efba <UART_SetConfig+0x2fe>
 800ee66:	2304      	movs	r3, #4
 800ee68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee6c:	e0a5      	b.n	800efba <UART_SetConfig+0x2fe>
 800ee6e:	2308      	movs	r3, #8
 800ee70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee74:	e0a1      	b.n	800efba <UART_SetConfig+0x2fe>
 800ee76:	2310      	movs	r3, #16
 800ee78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee7c:	e09d      	b.n	800efba <UART_SetConfig+0x2fe>
 800ee7e:	697b      	ldr	r3, [r7, #20]
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	4a4a      	ldr	r2, [pc, #296]	@ (800efac <UART_SetConfig+0x2f0>)
 800ee84:	4293      	cmp	r3, r2
 800ee86:	d125      	bne.n	800eed4 <UART_SetConfig+0x218>
 800ee88:	4b45      	ldr	r3, [pc, #276]	@ (800efa0 <UART_SetConfig+0x2e4>)
 800ee8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ee8e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ee92:	2bc0      	cmp	r3, #192	@ 0xc0
 800ee94:	d016      	beq.n	800eec4 <UART_SetConfig+0x208>
 800ee96:	2bc0      	cmp	r3, #192	@ 0xc0
 800ee98:	d818      	bhi.n	800eecc <UART_SetConfig+0x210>
 800ee9a:	2b80      	cmp	r3, #128	@ 0x80
 800ee9c:	d00a      	beq.n	800eeb4 <UART_SetConfig+0x1f8>
 800ee9e:	2b80      	cmp	r3, #128	@ 0x80
 800eea0:	d814      	bhi.n	800eecc <UART_SetConfig+0x210>
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d002      	beq.n	800eeac <UART_SetConfig+0x1f0>
 800eea6:	2b40      	cmp	r3, #64	@ 0x40
 800eea8:	d008      	beq.n	800eebc <UART_SetConfig+0x200>
 800eeaa:	e00f      	b.n	800eecc <UART_SetConfig+0x210>
 800eeac:	2300      	movs	r3, #0
 800eeae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eeb2:	e082      	b.n	800efba <UART_SetConfig+0x2fe>
 800eeb4:	2302      	movs	r3, #2
 800eeb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eeba:	e07e      	b.n	800efba <UART_SetConfig+0x2fe>
 800eebc:	2304      	movs	r3, #4
 800eebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eec2:	e07a      	b.n	800efba <UART_SetConfig+0x2fe>
 800eec4:	2308      	movs	r3, #8
 800eec6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eeca:	e076      	b.n	800efba <UART_SetConfig+0x2fe>
 800eecc:	2310      	movs	r3, #16
 800eece:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eed2:	e072      	b.n	800efba <UART_SetConfig+0x2fe>
 800eed4:	697b      	ldr	r3, [r7, #20]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	4a35      	ldr	r2, [pc, #212]	@ (800efb0 <UART_SetConfig+0x2f4>)
 800eeda:	4293      	cmp	r3, r2
 800eedc:	d12a      	bne.n	800ef34 <UART_SetConfig+0x278>
 800eede:	4b30      	ldr	r3, [pc, #192]	@ (800efa0 <UART_SetConfig+0x2e4>)
 800eee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eee4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800eee8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800eeec:	d01a      	beq.n	800ef24 <UART_SetConfig+0x268>
 800eeee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800eef2:	d81b      	bhi.n	800ef2c <UART_SetConfig+0x270>
 800eef4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eef8:	d00c      	beq.n	800ef14 <UART_SetConfig+0x258>
 800eefa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eefe:	d815      	bhi.n	800ef2c <UART_SetConfig+0x270>
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d003      	beq.n	800ef0c <UART_SetConfig+0x250>
 800ef04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ef08:	d008      	beq.n	800ef1c <UART_SetConfig+0x260>
 800ef0a:	e00f      	b.n	800ef2c <UART_SetConfig+0x270>
 800ef0c:	2300      	movs	r3, #0
 800ef0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef12:	e052      	b.n	800efba <UART_SetConfig+0x2fe>
 800ef14:	2302      	movs	r3, #2
 800ef16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef1a:	e04e      	b.n	800efba <UART_SetConfig+0x2fe>
 800ef1c:	2304      	movs	r3, #4
 800ef1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef22:	e04a      	b.n	800efba <UART_SetConfig+0x2fe>
 800ef24:	2308      	movs	r3, #8
 800ef26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef2a:	e046      	b.n	800efba <UART_SetConfig+0x2fe>
 800ef2c:	2310      	movs	r3, #16
 800ef2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef32:	e042      	b.n	800efba <UART_SetConfig+0x2fe>
 800ef34:	697b      	ldr	r3, [r7, #20]
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	4a17      	ldr	r2, [pc, #92]	@ (800ef98 <UART_SetConfig+0x2dc>)
 800ef3a:	4293      	cmp	r3, r2
 800ef3c:	d13a      	bne.n	800efb4 <UART_SetConfig+0x2f8>
 800ef3e:	4b18      	ldr	r3, [pc, #96]	@ (800efa0 <UART_SetConfig+0x2e4>)
 800ef40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef44:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ef48:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ef4c:	d01a      	beq.n	800ef84 <UART_SetConfig+0x2c8>
 800ef4e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ef52:	d81b      	bhi.n	800ef8c <UART_SetConfig+0x2d0>
 800ef54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ef58:	d00c      	beq.n	800ef74 <UART_SetConfig+0x2b8>
 800ef5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ef5e:	d815      	bhi.n	800ef8c <UART_SetConfig+0x2d0>
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d003      	beq.n	800ef6c <UART_SetConfig+0x2b0>
 800ef64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ef68:	d008      	beq.n	800ef7c <UART_SetConfig+0x2c0>
 800ef6a:	e00f      	b.n	800ef8c <UART_SetConfig+0x2d0>
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef72:	e022      	b.n	800efba <UART_SetConfig+0x2fe>
 800ef74:	2302      	movs	r3, #2
 800ef76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef7a:	e01e      	b.n	800efba <UART_SetConfig+0x2fe>
 800ef7c:	2304      	movs	r3, #4
 800ef7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef82:	e01a      	b.n	800efba <UART_SetConfig+0x2fe>
 800ef84:	2308      	movs	r3, #8
 800ef86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef8a:	e016      	b.n	800efba <UART_SetConfig+0x2fe>
 800ef8c:	2310      	movs	r3, #16
 800ef8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef92:	e012      	b.n	800efba <UART_SetConfig+0x2fe>
 800ef94:	cfff69f3 	.word	0xcfff69f3
 800ef98:	40008000 	.word	0x40008000
 800ef9c:	40013800 	.word	0x40013800
 800efa0:	40021000 	.word	0x40021000
 800efa4:	40004400 	.word	0x40004400
 800efa8:	40004800 	.word	0x40004800
 800efac:	40004c00 	.word	0x40004c00
 800efb0:	40005000 	.word	0x40005000
 800efb4:	2310      	movs	r3, #16
 800efb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800efba:	697b      	ldr	r3, [r7, #20]
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	4aae      	ldr	r2, [pc, #696]	@ (800f278 <UART_SetConfig+0x5bc>)
 800efc0:	4293      	cmp	r3, r2
 800efc2:	f040 8097 	bne.w	800f0f4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800efc6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800efca:	2b08      	cmp	r3, #8
 800efcc:	d823      	bhi.n	800f016 <UART_SetConfig+0x35a>
 800efce:	a201      	add	r2, pc, #4	@ (adr r2, 800efd4 <UART_SetConfig+0x318>)
 800efd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efd4:	0800eff9 	.word	0x0800eff9
 800efd8:	0800f017 	.word	0x0800f017
 800efdc:	0800f001 	.word	0x0800f001
 800efe0:	0800f017 	.word	0x0800f017
 800efe4:	0800f007 	.word	0x0800f007
 800efe8:	0800f017 	.word	0x0800f017
 800efec:	0800f017 	.word	0x0800f017
 800eff0:	0800f017 	.word	0x0800f017
 800eff4:	0800f00f 	.word	0x0800f00f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eff8:	f7fd ffa6 	bl	800cf48 <HAL_RCC_GetPCLK1Freq>
 800effc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800effe:	e010      	b.n	800f022 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f000:	4b9e      	ldr	r3, [pc, #632]	@ (800f27c <UART_SetConfig+0x5c0>)
 800f002:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f004:	e00d      	b.n	800f022 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f006:	f7fd ff31 	bl	800ce6c <HAL_RCC_GetSysClockFreq>
 800f00a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f00c:	e009      	b.n	800f022 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f00e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f012:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f014:	e005      	b.n	800f022 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800f016:	2300      	movs	r3, #0
 800f018:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f01a:	2301      	movs	r3, #1
 800f01c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f020:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f024:	2b00      	cmp	r3, #0
 800f026:	f000 8130 	beq.w	800f28a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f02a:	697b      	ldr	r3, [r7, #20]
 800f02c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f02e:	4a94      	ldr	r2, [pc, #592]	@ (800f280 <UART_SetConfig+0x5c4>)
 800f030:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f034:	461a      	mov	r2, r3
 800f036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f038:	fbb3 f3f2 	udiv	r3, r3, r2
 800f03c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f03e:	697b      	ldr	r3, [r7, #20]
 800f040:	685a      	ldr	r2, [r3, #4]
 800f042:	4613      	mov	r3, r2
 800f044:	005b      	lsls	r3, r3, #1
 800f046:	4413      	add	r3, r2
 800f048:	69ba      	ldr	r2, [r7, #24]
 800f04a:	429a      	cmp	r2, r3
 800f04c:	d305      	bcc.n	800f05a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f04e:	697b      	ldr	r3, [r7, #20]
 800f050:	685b      	ldr	r3, [r3, #4]
 800f052:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f054:	69ba      	ldr	r2, [r7, #24]
 800f056:	429a      	cmp	r2, r3
 800f058:	d903      	bls.n	800f062 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800f05a:	2301      	movs	r3, #1
 800f05c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f060:	e113      	b.n	800f28a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f064:	2200      	movs	r2, #0
 800f066:	60bb      	str	r3, [r7, #8]
 800f068:	60fa      	str	r2, [r7, #12]
 800f06a:	697b      	ldr	r3, [r7, #20]
 800f06c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f06e:	4a84      	ldr	r2, [pc, #528]	@ (800f280 <UART_SetConfig+0x5c4>)
 800f070:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f074:	b29b      	uxth	r3, r3
 800f076:	2200      	movs	r2, #0
 800f078:	603b      	str	r3, [r7, #0]
 800f07a:	607a      	str	r2, [r7, #4]
 800f07c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f080:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f084:	f7f1 fd3a 	bl	8000afc <__aeabi_uldivmod>
 800f088:	4602      	mov	r2, r0
 800f08a:	460b      	mov	r3, r1
 800f08c:	4610      	mov	r0, r2
 800f08e:	4619      	mov	r1, r3
 800f090:	f04f 0200 	mov.w	r2, #0
 800f094:	f04f 0300 	mov.w	r3, #0
 800f098:	020b      	lsls	r3, r1, #8
 800f09a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f09e:	0202      	lsls	r2, r0, #8
 800f0a0:	6979      	ldr	r1, [r7, #20]
 800f0a2:	6849      	ldr	r1, [r1, #4]
 800f0a4:	0849      	lsrs	r1, r1, #1
 800f0a6:	2000      	movs	r0, #0
 800f0a8:	460c      	mov	r4, r1
 800f0aa:	4605      	mov	r5, r0
 800f0ac:	eb12 0804 	adds.w	r8, r2, r4
 800f0b0:	eb43 0905 	adc.w	r9, r3, r5
 800f0b4:	697b      	ldr	r3, [r7, #20]
 800f0b6:	685b      	ldr	r3, [r3, #4]
 800f0b8:	2200      	movs	r2, #0
 800f0ba:	469a      	mov	sl, r3
 800f0bc:	4693      	mov	fp, r2
 800f0be:	4652      	mov	r2, sl
 800f0c0:	465b      	mov	r3, fp
 800f0c2:	4640      	mov	r0, r8
 800f0c4:	4649      	mov	r1, r9
 800f0c6:	f7f1 fd19 	bl	8000afc <__aeabi_uldivmod>
 800f0ca:	4602      	mov	r2, r0
 800f0cc:	460b      	mov	r3, r1
 800f0ce:	4613      	mov	r3, r2
 800f0d0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f0d2:	6a3b      	ldr	r3, [r7, #32]
 800f0d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f0d8:	d308      	bcc.n	800f0ec <UART_SetConfig+0x430>
 800f0da:	6a3b      	ldr	r3, [r7, #32]
 800f0dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f0e0:	d204      	bcs.n	800f0ec <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800f0e2:	697b      	ldr	r3, [r7, #20]
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	6a3a      	ldr	r2, [r7, #32]
 800f0e8:	60da      	str	r2, [r3, #12]
 800f0ea:	e0ce      	b.n	800f28a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800f0ec:	2301      	movs	r3, #1
 800f0ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f0f2:	e0ca      	b.n	800f28a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f0f4:	697b      	ldr	r3, [r7, #20]
 800f0f6:	69db      	ldr	r3, [r3, #28]
 800f0f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f0fc:	d166      	bne.n	800f1cc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800f0fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f102:	2b08      	cmp	r3, #8
 800f104:	d827      	bhi.n	800f156 <UART_SetConfig+0x49a>
 800f106:	a201      	add	r2, pc, #4	@ (adr r2, 800f10c <UART_SetConfig+0x450>)
 800f108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f10c:	0800f131 	.word	0x0800f131
 800f110:	0800f139 	.word	0x0800f139
 800f114:	0800f141 	.word	0x0800f141
 800f118:	0800f157 	.word	0x0800f157
 800f11c:	0800f147 	.word	0x0800f147
 800f120:	0800f157 	.word	0x0800f157
 800f124:	0800f157 	.word	0x0800f157
 800f128:	0800f157 	.word	0x0800f157
 800f12c:	0800f14f 	.word	0x0800f14f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f130:	f7fd ff0a 	bl	800cf48 <HAL_RCC_GetPCLK1Freq>
 800f134:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f136:	e014      	b.n	800f162 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f138:	f7fd ff1c 	bl	800cf74 <HAL_RCC_GetPCLK2Freq>
 800f13c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f13e:	e010      	b.n	800f162 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f140:	4b4e      	ldr	r3, [pc, #312]	@ (800f27c <UART_SetConfig+0x5c0>)
 800f142:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f144:	e00d      	b.n	800f162 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f146:	f7fd fe91 	bl	800ce6c <HAL_RCC_GetSysClockFreq>
 800f14a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f14c:	e009      	b.n	800f162 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f14e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f152:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f154:	e005      	b.n	800f162 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800f156:	2300      	movs	r3, #0
 800f158:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f15a:	2301      	movs	r3, #1
 800f15c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f160:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f164:	2b00      	cmp	r3, #0
 800f166:	f000 8090 	beq.w	800f28a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f16a:	697b      	ldr	r3, [r7, #20]
 800f16c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f16e:	4a44      	ldr	r2, [pc, #272]	@ (800f280 <UART_SetConfig+0x5c4>)
 800f170:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f174:	461a      	mov	r2, r3
 800f176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f178:	fbb3 f3f2 	udiv	r3, r3, r2
 800f17c:	005a      	lsls	r2, r3, #1
 800f17e:	697b      	ldr	r3, [r7, #20]
 800f180:	685b      	ldr	r3, [r3, #4]
 800f182:	085b      	lsrs	r3, r3, #1
 800f184:	441a      	add	r2, r3
 800f186:	697b      	ldr	r3, [r7, #20]
 800f188:	685b      	ldr	r3, [r3, #4]
 800f18a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f18e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f190:	6a3b      	ldr	r3, [r7, #32]
 800f192:	2b0f      	cmp	r3, #15
 800f194:	d916      	bls.n	800f1c4 <UART_SetConfig+0x508>
 800f196:	6a3b      	ldr	r3, [r7, #32]
 800f198:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f19c:	d212      	bcs.n	800f1c4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f19e:	6a3b      	ldr	r3, [r7, #32]
 800f1a0:	b29b      	uxth	r3, r3
 800f1a2:	f023 030f 	bic.w	r3, r3, #15
 800f1a6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f1a8:	6a3b      	ldr	r3, [r7, #32]
 800f1aa:	085b      	lsrs	r3, r3, #1
 800f1ac:	b29b      	uxth	r3, r3
 800f1ae:	f003 0307 	and.w	r3, r3, #7
 800f1b2:	b29a      	uxth	r2, r3
 800f1b4:	8bfb      	ldrh	r3, [r7, #30]
 800f1b6:	4313      	orrs	r3, r2
 800f1b8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800f1ba:	697b      	ldr	r3, [r7, #20]
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	8bfa      	ldrh	r2, [r7, #30]
 800f1c0:	60da      	str	r2, [r3, #12]
 800f1c2:	e062      	b.n	800f28a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800f1c4:	2301      	movs	r3, #1
 800f1c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f1ca:	e05e      	b.n	800f28a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f1cc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f1d0:	2b08      	cmp	r3, #8
 800f1d2:	d828      	bhi.n	800f226 <UART_SetConfig+0x56a>
 800f1d4:	a201      	add	r2, pc, #4	@ (adr r2, 800f1dc <UART_SetConfig+0x520>)
 800f1d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1da:	bf00      	nop
 800f1dc:	0800f201 	.word	0x0800f201
 800f1e0:	0800f209 	.word	0x0800f209
 800f1e4:	0800f211 	.word	0x0800f211
 800f1e8:	0800f227 	.word	0x0800f227
 800f1ec:	0800f217 	.word	0x0800f217
 800f1f0:	0800f227 	.word	0x0800f227
 800f1f4:	0800f227 	.word	0x0800f227
 800f1f8:	0800f227 	.word	0x0800f227
 800f1fc:	0800f21f 	.word	0x0800f21f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f200:	f7fd fea2 	bl	800cf48 <HAL_RCC_GetPCLK1Freq>
 800f204:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f206:	e014      	b.n	800f232 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f208:	f7fd feb4 	bl	800cf74 <HAL_RCC_GetPCLK2Freq>
 800f20c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f20e:	e010      	b.n	800f232 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f210:	4b1a      	ldr	r3, [pc, #104]	@ (800f27c <UART_SetConfig+0x5c0>)
 800f212:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f214:	e00d      	b.n	800f232 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f216:	f7fd fe29 	bl	800ce6c <HAL_RCC_GetSysClockFreq>
 800f21a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f21c:	e009      	b.n	800f232 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f21e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f222:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f224:	e005      	b.n	800f232 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800f226:	2300      	movs	r3, #0
 800f228:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f22a:	2301      	movs	r3, #1
 800f22c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f230:	bf00      	nop
    }

    if (pclk != 0U)
 800f232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f234:	2b00      	cmp	r3, #0
 800f236:	d028      	beq.n	800f28a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f238:	697b      	ldr	r3, [r7, #20]
 800f23a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f23c:	4a10      	ldr	r2, [pc, #64]	@ (800f280 <UART_SetConfig+0x5c4>)
 800f23e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f242:	461a      	mov	r2, r3
 800f244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f246:	fbb3 f2f2 	udiv	r2, r3, r2
 800f24a:	697b      	ldr	r3, [r7, #20]
 800f24c:	685b      	ldr	r3, [r3, #4]
 800f24e:	085b      	lsrs	r3, r3, #1
 800f250:	441a      	add	r2, r3
 800f252:	697b      	ldr	r3, [r7, #20]
 800f254:	685b      	ldr	r3, [r3, #4]
 800f256:	fbb2 f3f3 	udiv	r3, r2, r3
 800f25a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f25c:	6a3b      	ldr	r3, [r7, #32]
 800f25e:	2b0f      	cmp	r3, #15
 800f260:	d910      	bls.n	800f284 <UART_SetConfig+0x5c8>
 800f262:	6a3b      	ldr	r3, [r7, #32]
 800f264:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f268:	d20c      	bcs.n	800f284 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f26a:	6a3b      	ldr	r3, [r7, #32]
 800f26c:	b29a      	uxth	r2, r3
 800f26e:	697b      	ldr	r3, [r7, #20]
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	60da      	str	r2, [r3, #12]
 800f274:	e009      	b.n	800f28a <UART_SetConfig+0x5ce>
 800f276:	bf00      	nop
 800f278:	40008000 	.word	0x40008000
 800f27c:	00f42400 	.word	0x00f42400
 800f280:	08012454 	.word	0x08012454
      }
      else
      {
        ret = HAL_ERROR;
 800f284:	2301      	movs	r3, #1
 800f286:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f28a:	697b      	ldr	r3, [r7, #20]
 800f28c:	2201      	movs	r2, #1
 800f28e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f292:	697b      	ldr	r3, [r7, #20]
 800f294:	2201      	movs	r2, #1
 800f296:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f29a:	697b      	ldr	r3, [r7, #20]
 800f29c:	2200      	movs	r2, #0
 800f29e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f2a0:	697b      	ldr	r3, [r7, #20]
 800f2a2:	2200      	movs	r2, #0
 800f2a4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f2a6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800f2aa:	4618      	mov	r0, r3
 800f2ac:	3730      	adds	r7, #48	@ 0x30
 800f2ae:	46bd      	mov	sp, r7
 800f2b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800f2b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f2b4:	b480      	push	{r7}
 800f2b6:	b083      	sub	sp, #12
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f2c0:	f003 0308 	and.w	r3, r3, #8
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d00a      	beq.n	800f2de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	685b      	ldr	r3, [r3, #4]
 800f2ce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	430a      	orrs	r2, r1
 800f2dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f2e2:	f003 0301 	and.w	r3, r3, #1
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d00a      	beq.n	800f300 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	685b      	ldr	r3, [r3, #4]
 800f2f0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	430a      	orrs	r2, r1
 800f2fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f304:	f003 0302 	and.w	r3, r3, #2
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d00a      	beq.n	800f322 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	681b      	ldr	r3, [r3, #0]
 800f310:	685b      	ldr	r3, [r3, #4]
 800f312:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	430a      	orrs	r2, r1
 800f320:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f326:	f003 0304 	and.w	r3, r3, #4
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d00a      	beq.n	800f344 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	685b      	ldr	r3, [r3, #4]
 800f334:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	430a      	orrs	r2, r1
 800f342:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f348:	f003 0310 	and.w	r3, r3, #16
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d00a      	beq.n	800f366 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	689b      	ldr	r3, [r3, #8]
 800f356:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	430a      	orrs	r2, r1
 800f364:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f36a:	f003 0320 	and.w	r3, r3, #32
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d00a      	beq.n	800f388 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	689b      	ldr	r3, [r3, #8]
 800f378:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	430a      	orrs	r2, r1
 800f386:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f38c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f390:	2b00      	cmp	r3, #0
 800f392:	d01a      	beq.n	800f3ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	681b      	ldr	r3, [r3, #0]
 800f398:	685b      	ldr	r3, [r3, #4]
 800f39a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	430a      	orrs	r2, r1
 800f3a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f3ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f3b2:	d10a      	bne.n	800f3ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	685b      	ldr	r3, [r3, #4]
 800f3ba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	430a      	orrs	r2, r1
 800f3c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d00a      	beq.n	800f3ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	685b      	ldr	r3, [r3, #4]
 800f3dc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	681b      	ldr	r3, [r3, #0]
 800f3e8:	430a      	orrs	r2, r1
 800f3ea:	605a      	str	r2, [r3, #4]
  }
}
 800f3ec:	bf00      	nop
 800f3ee:	370c      	adds	r7, #12
 800f3f0:	46bd      	mov	sp, r7
 800f3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f6:	4770      	bx	lr

0800f3f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f3f8:	b580      	push	{r7, lr}
 800f3fa:	b098      	sub	sp, #96	@ 0x60
 800f3fc:	af02      	add	r7, sp, #8
 800f3fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	2200      	movs	r2, #0
 800f404:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f408:	f7fb fac4 	bl	800a994 <HAL_GetTick>
 800f40c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	f003 0308 	and.w	r3, r3, #8
 800f418:	2b08      	cmp	r3, #8
 800f41a:	d12f      	bne.n	800f47c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f41c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f420:	9300      	str	r3, [sp, #0]
 800f422:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f424:	2200      	movs	r2, #0
 800f426:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f42a:	6878      	ldr	r0, [r7, #4]
 800f42c:	f000 f88e 	bl	800f54c <UART_WaitOnFlagUntilTimeout>
 800f430:	4603      	mov	r3, r0
 800f432:	2b00      	cmp	r3, #0
 800f434:	d022      	beq.n	800f47c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f43c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f43e:	e853 3f00 	ldrex	r3, [r3]
 800f442:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f446:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f44a:	653b      	str	r3, [r7, #80]	@ 0x50
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	461a      	mov	r2, r3
 800f452:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f454:	647b      	str	r3, [r7, #68]	@ 0x44
 800f456:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f458:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f45a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f45c:	e841 2300 	strex	r3, r2, [r1]
 800f460:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f464:	2b00      	cmp	r3, #0
 800f466:	d1e6      	bne.n	800f436 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	2220      	movs	r2, #32
 800f46c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	2200      	movs	r2, #0
 800f474:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f478:	2303      	movs	r3, #3
 800f47a:	e063      	b.n	800f544 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	f003 0304 	and.w	r3, r3, #4
 800f486:	2b04      	cmp	r3, #4
 800f488:	d149      	bne.n	800f51e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f48a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f48e:	9300      	str	r3, [sp, #0]
 800f490:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f492:	2200      	movs	r2, #0
 800f494:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f498:	6878      	ldr	r0, [r7, #4]
 800f49a:	f000 f857 	bl	800f54c <UART_WaitOnFlagUntilTimeout>
 800f49e:	4603      	mov	r3, r0
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d03c      	beq.n	800f51e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4ac:	e853 3f00 	ldrex	r3, [r3]
 800f4b0:	623b      	str	r3, [r7, #32]
   return(result);
 800f4b2:	6a3b      	ldr	r3, [r7, #32]
 800f4b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f4b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	461a      	mov	r2, r3
 800f4c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f4c2:	633b      	str	r3, [r7, #48]	@ 0x30
 800f4c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f4c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4ca:	e841 2300 	strex	r3, r2, [r1]
 800f4ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f4d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d1e6      	bne.n	800f4a4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	3308      	adds	r3, #8
 800f4dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4de:	693b      	ldr	r3, [r7, #16]
 800f4e0:	e853 3f00 	ldrex	r3, [r3]
 800f4e4:	60fb      	str	r3, [r7, #12]
   return(result);
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	f023 0301 	bic.w	r3, r3, #1
 800f4ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	3308      	adds	r3, #8
 800f4f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f4f6:	61fa      	str	r2, [r7, #28]
 800f4f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4fa:	69b9      	ldr	r1, [r7, #24]
 800f4fc:	69fa      	ldr	r2, [r7, #28]
 800f4fe:	e841 2300 	strex	r3, r2, [r1]
 800f502:	617b      	str	r3, [r7, #20]
   return(result);
 800f504:	697b      	ldr	r3, [r7, #20]
 800f506:	2b00      	cmp	r3, #0
 800f508:	d1e5      	bne.n	800f4d6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	2220      	movs	r2, #32
 800f50e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	2200      	movs	r2, #0
 800f516:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f51a:	2303      	movs	r3, #3
 800f51c:	e012      	b.n	800f544 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	2220      	movs	r2, #32
 800f522:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	2220      	movs	r2, #32
 800f52a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	2200      	movs	r2, #0
 800f532:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	2200      	movs	r2, #0
 800f538:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	2200      	movs	r2, #0
 800f53e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f542:	2300      	movs	r3, #0
}
 800f544:	4618      	mov	r0, r3
 800f546:	3758      	adds	r7, #88	@ 0x58
 800f548:	46bd      	mov	sp, r7
 800f54a:	bd80      	pop	{r7, pc}

0800f54c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f54c:	b580      	push	{r7, lr}
 800f54e:	b084      	sub	sp, #16
 800f550:	af00      	add	r7, sp, #0
 800f552:	60f8      	str	r0, [r7, #12]
 800f554:	60b9      	str	r1, [r7, #8]
 800f556:	603b      	str	r3, [r7, #0]
 800f558:	4613      	mov	r3, r2
 800f55a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f55c:	e04f      	b.n	800f5fe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f55e:	69bb      	ldr	r3, [r7, #24]
 800f560:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f564:	d04b      	beq.n	800f5fe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f566:	f7fb fa15 	bl	800a994 <HAL_GetTick>
 800f56a:	4602      	mov	r2, r0
 800f56c:	683b      	ldr	r3, [r7, #0]
 800f56e:	1ad3      	subs	r3, r2, r3
 800f570:	69ba      	ldr	r2, [r7, #24]
 800f572:	429a      	cmp	r2, r3
 800f574:	d302      	bcc.n	800f57c <UART_WaitOnFlagUntilTimeout+0x30>
 800f576:	69bb      	ldr	r3, [r7, #24]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d101      	bne.n	800f580 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f57c:	2303      	movs	r3, #3
 800f57e:	e04e      	b.n	800f61e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	f003 0304 	and.w	r3, r3, #4
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d037      	beq.n	800f5fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800f58e:	68bb      	ldr	r3, [r7, #8]
 800f590:	2b80      	cmp	r3, #128	@ 0x80
 800f592:	d034      	beq.n	800f5fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800f594:	68bb      	ldr	r3, [r7, #8]
 800f596:	2b40      	cmp	r3, #64	@ 0x40
 800f598:	d031      	beq.n	800f5fe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	69db      	ldr	r3, [r3, #28]
 800f5a0:	f003 0308 	and.w	r3, r3, #8
 800f5a4:	2b08      	cmp	r3, #8
 800f5a6:	d110      	bne.n	800f5ca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f5a8:	68fb      	ldr	r3, [r7, #12]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	2208      	movs	r2, #8
 800f5ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f5b0:	68f8      	ldr	r0, [r7, #12]
 800f5b2:	f000 f838 	bl	800f626 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	2208      	movs	r2, #8
 800f5ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	2200      	movs	r2, #0
 800f5c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f5c6:	2301      	movs	r3, #1
 800f5c8:	e029      	b.n	800f61e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	69db      	ldr	r3, [r3, #28]
 800f5d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f5d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f5d8:	d111      	bne.n	800f5fe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f5e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f5e4:	68f8      	ldr	r0, [r7, #12]
 800f5e6:	f000 f81e 	bl	800f626 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	2220      	movs	r2, #32
 800f5ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	2200      	movs	r2, #0
 800f5f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f5fa:	2303      	movs	r3, #3
 800f5fc:	e00f      	b.n	800f61e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	69da      	ldr	r2, [r3, #28]
 800f604:	68bb      	ldr	r3, [r7, #8]
 800f606:	4013      	ands	r3, r2
 800f608:	68ba      	ldr	r2, [r7, #8]
 800f60a:	429a      	cmp	r2, r3
 800f60c:	bf0c      	ite	eq
 800f60e:	2301      	moveq	r3, #1
 800f610:	2300      	movne	r3, #0
 800f612:	b2db      	uxtb	r3, r3
 800f614:	461a      	mov	r2, r3
 800f616:	79fb      	ldrb	r3, [r7, #7]
 800f618:	429a      	cmp	r2, r3
 800f61a:	d0a0      	beq.n	800f55e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f61c:	2300      	movs	r3, #0
}
 800f61e:	4618      	mov	r0, r3
 800f620:	3710      	adds	r7, #16
 800f622:	46bd      	mov	sp, r7
 800f624:	bd80      	pop	{r7, pc}

0800f626 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f626:	b480      	push	{r7}
 800f628:	b095      	sub	sp, #84	@ 0x54
 800f62a:	af00      	add	r7, sp, #0
 800f62c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f634:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f636:	e853 3f00 	ldrex	r3, [r3]
 800f63a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f63c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f63e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f642:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	681b      	ldr	r3, [r3, #0]
 800f648:	461a      	mov	r2, r3
 800f64a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f64c:	643b      	str	r3, [r7, #64]	@ 0x40
 800f64e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f650:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f652:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f654:	e841 2300 	strex	r3, r2, [r1]
 800f658:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f65a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d1e6      	bne.n	800f62e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	3308      	adds	r3, #8
 800f666:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f668:	6a3b      	ldr	r3, [r7, #32]
 800f66a:	e853 3f00 	ldrex	r3, [r3]
 800f66e:	61fb      	str	r3, [r7, #28]
   return(result);
 800f670:	69fb      	ldr	r3, [r7, #28]
 800f672:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f676:	f023 0301 	bic.w	r3, r3, #1
 800f67a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	3308      	adds	r3, #8
 800f682:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f684:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f686:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f688:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f68a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f68c:	e841 2300 	strex	r3, r2, [r1]
 800f690:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f694:	2b00      	cmp	r3, #0
 800f696:	d1e3      	bne.n	800f660 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f69c:	2b01      	cmp	r3, #1
 800f69e:	d118      	bne.n	800f6d2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	e853 3f00 	ldrex	r3, [r3]
 800f6ac:	60bb      	str	r3, [r7, #8]
   return(result);
 800f6ae:	68bb      	ldr	r3, [r7, #8]
 800f6b0:	f023 0310 	bic.w	r3, r3, #16
 800f6b4:	647b      	str	r3, [r7, #68]	@ 0x44
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	461a      	mov	r2, r3
 800f6bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f6be:	61bb      	str	r3, [r7, #24]
 800f6c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6c2:	6979      	ldr	r1, [r7, #20]
 800f6c4:	69ba      	ldr	r2, [r7, #24]
 800f6c6:	e841 2300 	strex	r3, r2, [r1]
 800f6ca:	613b      	str	r3, [r7, #16]
   return(result);
 800f6cc:	693b      	ldr	r3, [r7, #16]
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d1e6      	bne.n	800f6a0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	2220      	movs	r2, #32
 800f6d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	2200      	movs	r2, #0
 800f6de:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	2200      	movs	r2, #0
 800f6e4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f6e6:	bf00      	nop
 800f6e8:	3754      	adds	r7, #84	@ 0x54
 800f6ea:	46bd      	mov	sp, r7
 800f6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6f0:	4770      	bx	lr
	...

0800f6f4 <calloc>:
 800f6f4:	4b02      	ldr	r3, [pc, #8]	@ (800f700 <calloc+0xc>)
 800f6f6:	460a      	mov	r2, r1
 800f6f8:	4601      	mov	r1, r0
 800f6fa:	6818      	ldr	r0, [r3, #0]
 800f6fc:	f000 b802 	b.w	800f704 <_calloc_r>
 800f700:	200000f8 	.word	0x200000f8

0800f704 <_calloc_r>:
 800f704:	b570      	push	{r4, r5, r6, lr}
 800f706:	fba1 5402 	umull	r5, r4, r1, r2
 800f70a:	b93c      	cbnz	r4, 800f71c <_calloc_r+0x18>
 800f70c:	4629      	mov	r1, r5
 800f70e:	f000 f849 	bl	800f7a4 <_malloc_r>
 800f712:	4606      	mov	r6, r0
 800f714:	b928      	cbnz	r0, 800f722 <_calloc_r+0x1e>
 800f716:	2600      	movs	r6, #0
 800f718:	4630      	mov	r0, r6
 800f71a:	bd70      	pop	{r4, r5, r6, pc}
 800f71c:	220c      	movs	r2, #12
 800f71e:	6002      	str	r2, [r0, #0]
 800f720:	e7f9      	b.n	800f716 <_calloc_r+0x12>
 800f722:	462a      	mov	r2, r5
 800f724:	4621      	mov	r1, r4
 800f726:	f000 faed 	bl	800fd04 <memset>
 800f72a:	e7f5      	b.n	800f718 <_calloc_r+0x14>

0800f72c <exit>:
 800f72c:	b508      	push	{r3, lr}
 800f72e:	4b06      	ldr	r3, [pc, #24]	@ (800f748 <exit+0x1c>)
 800f730:	4604      	mov	r4, r0
 800f732:	b113      	cbz	r3, 800f73a <exit+0xe>
 800f734:	2100      	movs	r1, #0
 800f736:	f3af 8000 	nop.w
 800f73a:	4b04      	ldr	r3, [pc, #16]	@ (800f74c <exit+0x20>)
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	b103      	cbz	r3, 800f742 <exit+0x16>
 800f740:	4798      	blx	r3
 800f742:	4620      	mov	r0, r4
 800f744:	f7fa fe44 	bl	800a3d0 <_exit>
 800f748:	00000000 	.word	0x00000000
 800f74c:	20000780 	.word	0x20000780

0800f750 <free>:
 800f750:	4b02      	ldr	r3, [pc, #8]	@ (800f75c <free+0xc>)
 800f752:	4601      	mov	r1, r0
 800f754:	6818      	ldr	r0, [r3, #0]
 800f756:	f000 bb6f 	b.w	800fe38 <_free_r>
 800f75a:	bf00      	nop
 800f75c:	200000f8 	.word	0x200000f8

0800f760 <sbrk_aligned>:
 800f760:	b570      	push	{r4, r5, r6, lr}
 800f762:	4e0f      	ldr	r6, [pc, #60]	@ (800f7a0 <sbrk_aligned+0x40>)
 800f764:	460c      	mov	r4, r1
 800f766:	6831      	ldr	r1, [r6, #0]
 800f768:	4605      	mov	r5, r0
 800f76a:	b911      	cbnz	r1, 800f772 <sbrk_aligned+0x12>
 800f76c:	f000 fb06 	bl	800fd7c <_sbrk_r>
 800f770:	6030      	str	r0, [r6, #0]
 800f772:	4621      	mov	r1, r4
 800f774:	4628      	mov	r0, r5
 800f776:	f000 fb01 	bl	800fd7c <_sbrk_r>
 800f77a:	1c43      	adds	r3, r0, #1
 800f77c:	d103      	bne.n	800f786 <sbrk_aligned+0x26>
 800f77e:	f04f 34ff 	mov.w	r4, #4294967295
 800f782:	4620      	mov	r0, r4
 800f784:	bd70      	pop	{r4, r5, r6, pc}
 800f786:	1cc4      	adds	r4, r0, #3
 800f788:	f024 0403 	bic.w	r4, r4, #3
 800f78c:	42a0      	cmp	r0, r4
 800f78e:	d0f8      	beq.n	800f782 <sbrk_aligned+0x22>
 800f790:	1a21      	subs	r1, r4, r0
 800f792:	4628      	mov	r0, r5
 800f794:	f000 faf2 	bl	800fd7c <_sbrk_r>
 800f798:	3001      	adds	r0, #1
 800f79a:	d1f2      	bne.n	800f782 <sbrk_aligned+0x22>
 800f79c:	e7ef      	b.n	800f77e <sbrk_aligned+0x1e>
 800f79e:	bf00      	nop
 800f7a0:	20000640 	.word	0x20000640

0800f7a4 <_malloc_r>:
 800f7a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f7a8:	1ccd      	adds	r5, r1, #3
 800f7aa:	f025 0503 	bic.w	r5, r5, #3
 800f7ae:	3508      	adds	r5, #8
 800f7b0:	2d0c      	cmp	r5, #12
 800f7b2:	bf38      	it	cc
 800f7b4:	250c      	movcc	r5, #12
 800f7b6:	2d00      	cmp	r5, #0
 800f7b8:	4606      	mov	r6, r0
 800f7ba:	db01      	blt.n	800f7c0 <_malloc_r+0x1c>
 800f7bc:	42a9      	cmp	r1, r5
 800f7be:	d904      	bls.n	800f7ca <_malloc_r+0x26>
 800f7c0:	230c      	movs	r3, #12
 800f7c2:	6033      	str	r3, [r6, #0]
 800f7c4:	2000      	movs	r0, #0
 800f7c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f8a0 <_malloc_r+0xfc>
 800f7ce:	f000 f869 	bl	800f8a4 <__malloc_lock>
 800f7d2:	f8d8 3000 	ldr.w	r3, [r8]
 800f7d6:	461c      	mov	r4, r3
 800f7d8:	bb44      	cbnz	r4, 800f82c <_malloc_r+0x88>
 800f7da:	4629      	mov	r1, r5
 800f7dc:	4630      	mov	r0, r6
 800f7de:	f7ff ffbf 	bl	800f760 <sbrk_aligned>
 800f7e2:	1c43      	adds	r3, r0, #1
 800f7e4:	4604      	mov	r4, r0
 800f7e6:	d158      	bne.n	800f89a <_malloc_r+0xf6>
 800f7e8:	f8d8 4000 	ldr.w	r4, [r8]
 800f7ec:	4627      	mov	r7, r4
 800f7ee:	2f00      	cmp	r7, #0
 800f7f0:	d143      	bne.n	800f87a <_malloc_r+0xd6>
 800f7f2:	2c00      	cmp	r4, #0
 800f7f4:	d04b      	beq.n	800f88e <_malloc_r+0xea>
 800f7f6:	6823      	ldr	r3, [r4, #0]
 800f7f8:	4639      	mov	r1, r7
 800f7fa:	4630      	mov	r0, r6
 800f7fc:	eb04 0903 	add.w	r9, r4, r3
 800f800:	f000 fabc 	bl	800fd7c <_sbrk_r>
 800f804:	4581      	cmp	r9, r0
 800f806:	d142      	bne.n	800f88e <_malloc_r+0xea>
 800f808:	6821      	ldr	r1, [r4, #0]
 800f80a:	1a6d      	subs	r5, r5, r1
 800f80c:	4629      	mov	r1, r5
 800f80e:	4630      	mov	r0, r6
 800f810:	f7ff ffa6 	bl	800f760 <sbrk_aligned>
 800f814:	3001      	adds	r0, #1
 800f816:	d03a      	beq.n	800f88e <_malloc_r+0xea>
 800f818:	6823      	ldr	r3, [r4, #0]
 800f81a:	442b      	add	r3, r5
 800f81c:	6023      	str	r3, [r4, #0]
 800f81e:	f8d8 3000 	ldr.w	r3, [r8]
 800f822:	685a      	ldr	r2, [r3, #4]
 800f824:	bb62      	cbnz	r2, 800f880 <_malloc_r+0xdc>
 800f826:	f8c8 7000 	str.w	r7, [r8]
 800f82a:	e00f      	b.n	800f84c <_malloc_r+0xa8>
 800f82c:	6822      	ldr	r2, [r4, #0]
 800f82e:	1b52      	subs	r2, r2, r5
 800f830:	d420      	bmi.n	800f874 <_malloc_r+0xd0>
 800f832:	2a0b      	cmp	r2, #11
 800f834:	d917      	bls.n	800f866 <_malloc_r+0xc2>
 800f836:	1961      	adds	r1, r4, r5
 800f838:	42a3      	cmp	r3, r4
 800f83a:	6025      	str	r5, [r4, #0]
 800f83c:	bf18      	it	ne
 800f83e:	6059      	strne	r1, [r3, #4]
 800f840:	6863      	ldr	r3, [r4, #4]
 800f842:	bf08      	it	eq
 800f844:	f8c8 1000 	streq.w	r1, [r8]
 800f848:	5162      	str	r2, [r4, r5]
 800f84a:	604b      	str	r3, [r1, #4]
 800f84c:	4630      	mov	r0, r6
 800f84e:	f000 f82f 	bl	800f8b0 <__malloc_unlock>
 800f852:	f104 000b 	add.w	r0, r4, #11
 800f856:	1d23      	adds	r3, r4, #4
 800f858:	f020 0007 	bic.w	r0, r0, #7
 800f85c:	1ac2      	subs	r2, r0, r3
 800f85e:	bf1c      	itt	ne
 800f860:	1a1b      	subne	r3, r3, r0
 800f862:	50a3      	strne	r3, [r4, r2]
 800f864:	e7af      	b.n	800f7c6 <_malloc_r+0x22>
 800f866:	6862      	ldr	r2, [r4, #4]
 800f868:	42a3      	cmp	r3, r4
 800f86a:	bf0c      	ite	eq
 800f86c:	f8c8 2000 	streq.w	r2, [r8]
 800f870:	605a      	strne	r2, [r3, #4]
 800f872:	e7eb      	b.n	800f84c <_malloc_r+0xa8>
 800f874:	4623      	mov	r3, r4
 800f876:	6864      	ldr	r4, [r4, #4]
 800f878:	e7ae      	b.n	800f7d8 <_malloc_r+0x34>
 800f87a:	463c      	mov	r4, r7
 800f87c:	687f      	ldr	r7, [r7, #4]
 800f87e:	e7b6      	b.n	800f7ee <_malloc_r+0x4a>
 800f880:	461a      	mov	r2, r3
 800f882:	685b      	ldr	r3, [r3, #4]
 800f884:	42a3      	cmp	r3, r4
 800f886:	d1fb      	bne.n	800f880 <_malloc_r+0xdc>
 800f888:	2300      	movs	r3, #0
 800f88a:	6053      	str	r3, [r2, #4]
 800f88c:	e7de      	b.n	800f84c <_malloc_r+0xa8>
 800f88e:	230c      	movs	r3, #12
 800f890:	6033      	str	r3, [r6, #0]
 800f892:	4630      	mov	r0, r6
 800f894:	f000 f80c 	bl	800f8b0 <__malloc_unlock>
 800f898:	e794      	b.n	800f7c4 <_malloc_r+0x20>
 800f89a:	6005      	str	r5, [r0, #0]
 800f89c:	e7d6      	b.n	800f84c <_malloc_r+0xa8>
 800f89e:	bf00      	nop
 800f8a0:	20000644 	.word	0x20000644

0800f8a4 <__malloc_lock>:
 800f8a4:	4801      	ldr	r0, [pc, #4]	@ (800f8ac <__malloc_lock+0x8>)
 800f8a6:	f000 bab6 	b.w	800fe16 <__retarget_lock_acquire_recursive>
 800f8aa:	bf00      	nop
 800f8ac:	20000788 	.word	0x20000788

0800f8b0 <__malloc_unlock>:
 800f8b0:	4801      	ldr	r0, [pc, #4]	@ (800f8b8 <__malloc_unlock+0x8>)
 800f8b2:	f000 bab1 	b.w	800fe18 <__retarget_lock_release_recursive>
 800f8b6:	bf00      	nop
 800f8b8:	20000788 	.word	0x20000788

0800f8bc <std>:
 800f8bc:	2300      	movs	r3, #0
 800f8be:	b510      	push	{r4, lr}
 800f8c0:	4604      	mov	r4, r0
 800f8c2:	e9c0 3300 	strd	r3, r3, [r0]
 800f8c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f8ca:	6083      	str	r3, [r0, #8]
 800f8cc:	8181      	strh	r1, [r0, #12]
 800f8ce:	6643      	str	r3, [r0, #100]	@ 0x64
 800f8d0:	81c2      	strh	r2, [r0, #14]
 800f8d2:	6183      	str	r3, [r0, #24]
 800f8d4:	4619      	mov	r1, r3
 800f8d6:	2208      	movs	r2, #8
 800f8d8:	305c      	adds	r0, #92	@ 0x5c
 800f8da:	f000 fa13 	bl	800fd04 <memset>
 800f8de:	4b0d      	ldr	r3, [pc, #52]	@ (800f914 <std+0x58>)
 800f8e0:	6263      	str	r3, [r4, #36]	@ 0x24
 800f8e2:	4b0d      	ldr	r3, [pc, #52]	@ (800f918 <std+0x5c>)
 800f8e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f8e6:	4b0d      	ldr	r3, [pc, #52]	@ (800f91c <std+0x60>)
 800f8e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f8ea:	4b0d      	ldr	r3, [pc, #52]	@ (800f920 <std+0x64>)
 800f8ec:	6323      	str	r3, [r4, #48]	@ 0x30
 800f8ee:	4b0d      	ldr	r3, [pc, #52]	@ (800f924 <std+0x68>)
 800f8f0:	6224      	str	r4, [r4, #32]
 800f8f2:	429c      	cmp	r4, r3
 800f8f4:	d006      	beq.n	800f904 <std+0x48>
 800f8f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f8fa:	4294      	cmp	r4, r2
 800f8fc:	d002      	beq.n	800f904 <std+0x48>
 800f8fe:	33d0      	adds	r3, #208	@ 0xd0
 800f900:	429c      	cmp	r4, r3
 800f902:	d105      	bne.n	800f910 <std+0x54>
 800f904:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f908:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f90c:	f000 ba82 	b.w	800fe14 <__retarget_lock_init_recursive>
 800f910:	bd10      	pop	{r4, pc}
 800f912:	bf00      	nop
 800f914:	0800fb55 	.word	0x0800fb55
 800f918:	0800fb77 	.word	0x0800fb77
 800f91c:	0800fbaf 	.word	0x0800fbaf
 800f920:	0800fbd3 	.word	0x0800fbd3
 800f924:	20000648 	.word	0x20000648

0800f928 <stdio_exit_handler>:
 800f928:	4a02      	ldr	r2, [pc, #8]	@ (800f934 <stdio_exit_handler+0xc>)
 800f92a:	4903      	ldr	r1, [pc, #12]	@ (800f938 <stdio_exit_handler+0x10>)
 800f92c:	4803      	ldr	r0, [pc, #12]	@ (800f93c <stdio_exit_handler+0x14>)
 800f92e:	f000 b869 	b.w	800fa04 <_fwalk_sglue>
 800f932:	bf00      	nop
 800f934:	200000ec 	.word	0x200000ec
 800f938:	08010b71 	.word	0x08010b71
 800f93c:	200000fc 	.word	0x200000fc

0800f940 <cleanup_stdio>:
 800f940:	6841      	ldr	r1, [r0, #4]
 800f942:	4b0c      	ldr	r3, [pc, #48]	@ (800f974 <cleanup_stdio+0x34>)
 800f944:	4299      	cmp	r1, r3
 800f946:	b510      	push	{r4, lr}
 800f948:	4604      	mov	r4, r0
 800f94a:	d001      	beq.n	800f950 <cleanup_stdio+0x10>
 800f94c:	f001 f910 	bl	8010b70 <_fflush_r>
 800f950:	68a1      	ldr	r1, [r4, #8]
 800f952:	4b09      	ldr	r3, [pc, #36]	@ (800f978 <cleanup_stdio+0x38>)
 800f954:	4299      	cmp	r1, r3
 800f956:	d002      	beq.n	800f95e <cleanup_stdio+0x1e>
 800f958:	4620      	mov	r0, r4
 800f95a:	f001 f909 	bl	8010b70 <_fflush_r>
 800f95e:	68e1      	ldr	r1, [r4, #12]
 800f960:	4b06      	ldr	r3, [pc, #24]	@ (800f97c <cleanup_stdio+0x3c>)
 800f962:	4299      	cmp	r1, r3
 800f964:	d004      	beq.n	800f970 <cleanup_stdio+0x30>
 800f966:	4620      	mov	r0, r4
 800f968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f96c:	f001 b900 	b.w	8010b70 <_fflush_r>
 800f970:	bd10      	pop	{r4, pc}
 800f972:	bf00      	nop
 800f974:	20000648 	.word	0x20000648
 800f978:	200006b0 	.word	0x200006b0
 800f97c:	20000718 	.word	0x20000718

0800f980 <global_stdio_init.part.0>:
 800f980:	b510      	push	{r4, lr}
 800f982:	4b0b      	ldr	r3, [pc, #44]	@ (800f9b0 <global_stdio_init.part.0+0x30>)
 800f984:	4c0b      	ldr	r4, [pc, #44]	@ (800f9b4 <global_stdio_init.part.0+0x34>)
 800f986:	4a0c      	ldr	r2, [pc, #48]	@ (800f9b8 <global_stdio_init.part.0+0x38>)
 800f988:	601a      	str	r2, [r3, #0]
 800f98a:	4620      	mov	r0, r4
 800f98c:	2200      	movs	r2, #0
 800f98e:	2104      	movs	r1, #4
 800f990:	f7ff ff94 	bl	800f8bc <std>
 800f994:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f998:	2201      	movs	r2, #1
 800f99a:	2109      	movs	r1, #9
 800f99c:	f7ff ff8e 	bl	800f8bc <std>
 800f9a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f9a4:	2202      	movs	r2, #2
 800f9a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f9aa:	2112      	movs	r1, #18
 800f9ac:	f7ff bf86 	b.w	800f8bc <std>
 800f9b0:	20000780 	.word	0x20000780
 800f9b4:	20000648 	.word	0x20000648
 800f9b8:	0800f929 	.word	0x0800f929

0800f9bc <__sfp_lock_acquire>:
 800f9bc:	4801      	ldr	r0, [pc, #4]	@ (800f9c4 <__sfp_lock_acquire+0x8>)
 800f9be:	f000 ba2a 	b.w	800fe16 <__retarget_lock_acquire_recursive>
 800f9c2:	bf00      	nop
 800f9c4:	20000789 	.word	0x20000789

0800f9c8 <__sfp_lock_release>:
 800f9c8:	4801      	ldr	r0, [pc, #4]	@ (800f9d0 <__sfp_lock_release+0x8>)
 800f9ca:	f000 ba25 	b.w	800fe18 <__retarget_lock_release_recursive>
 800f9ce:	bf00      	nop
 800f9d0:	20000789 	.word	0x20000789

0800f9d4 <__sinit>:
 800f9d4:	b510      	push	{r4, lr}
 800f9d6:	4604      	mov	r4, r0
 800f9d8:	f7ff fff0 	bl	800f9bc <__sfp_lock_acquire>
 800f9dc:	6a23      	ldr	r3, [r4, #32]
 800f9de:	b11b      	cbz	r3, 800f9e8 <__sinit+0x14>
 800f9e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f9e4:	f7ff bff0 	b.w	800f9c8 <__sfp_lock_release>
 800f9e8:	4b04      	ldr	r3, [pc, #16]	@ (800f9fc <__sinit+0x28>)
 800f9ea:	6223      	str	r3, [r4, #32]
 800f9ec:	4b04      	ldr	r3, [pc, #16]	@ (800fa00 <__sinit+0x2c>)
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	d1f5      	bne.n	800f9e0 <__sinit+0xc>
 800f9f4:	f7ff ffc4 	bl	800f980 <global_stdio_init.part.0>
 800f9f8:	e7f2      	b.n	800f9e0 <__sinit+0xc>
 800f9fa:	bf00      	nop
 800f9fc:	0800f941 	.word	0x0800f941
 800fa00:	20000780 	.word	0x20000780

0800fa04 <_fwalk_sglue>:
 800fa04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa08:	4607      	mov	r7, r0
 800fa0a:	4688      	mov	r8, r1
 800fa0c:	4614      	mov	r4, r2
 800fa0e:	2600      	movs	r6, #0
 800fa10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fa14:	f1b9 0901 	subs.w	r9, r9, #1
 800fa18:	d505      	bpl.n	800fa26 <_fwalk_sglue+0x22>
 800fa1a:	6824      	ldr	r4, [r4, #0]
 800fa1c:	2c00      	cmp	r4, #0
 800fa1e:	d1f7      	bne.n	800fa10 <_fwalk_sglue+0xc>
 800fa20:	4630      	mov	r0, r6
 800fa22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa26:	89ab      	ldrh	r3, [r5, #12]
 800fa28:	2b01      	cmp	r3, #1
 800fa2a:	d907      	bls.n	800fa3c <_fwalk_sglue+0x38>
 800fa2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fa30:	3301      	adds	r3, #1
 800fa32:	d003      	beq.n	800fa3c <_fwalk_sglue+0x38>
 800fa34:	4629      	mov	r1, r5
 800fa36:	4638      	mov	r0, r7
 800fa38:	47c0      	blx	r8
 800fa3a:	4306      	orrs	r6, r0
 800fa3c:	3568      	adds	r5, #104	@ 0x68
 800fa3e:	e7e9      	b.n	800fa14 <_fwalk_sglue+0x10>

0800fa40 <iprintf>:
 800fa40:	b40f      	push	{r0, r1, r2, r3}
 800fa42:	b507      	push	{r0, r1, r2, lr}
 800fa44:	4906      	ldr	r1, [pc, #24]	@ (800fa60 <iprintf+0x20>)
 800fa46:	ab04      	add	r3, sp, #16
 800fa48:	6808      	ldr	r0, [r1, #0]
 800fa4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa4e:	6881      	ldr	r1, [r0, #8]
 800fa50:	9301      	str	r3, [sp, #4]
 800fa52:	f000 fa65 	bl	800ff20 <_vfiprintf_r>
 800fa56:	b003      	add	sp, #12
 800fa58:	f85d eb04 	ldr.w	lr, [sp], #4
 800fa5c:	b004      	add	sp, #16
 800fa5e:	4770      	bx	lr
 800fa60:	200000f8 	.word	0x200000f8

0800fa64 <putchar>:
 800fa64:	4b02      	ldr	r3, [pc, #8]	@ (800fa70 <putchar+0xc>)
 800fa66:	4601      	mov	r1, r0
 800fa68:	6818      	ldr	r0, [r3, #0]
 800fa6a:	6882      	ldr	r2, [r0, #8]
 800fa6c:	f001 b90a 	b.w	8010c84 <_putc_r>
 800fa70:	200000f8 	.word	0x200000f8

0800fa74 <_puts_r>:
 800fa74:	6a03      	ldr	r3, [r0, #32]
 800fa76:	b570      	push	{r4, r5, r6, lr}
 800fa78:	6884      	ldr	r4, [r0, #8]
 800fa7a:	4605      	mov	r5, r0
 800fa7c:	460e      	mov	r6, r1
 800fa7e:	b90b      	cbnz	r3, 800fa84 <_puts_r+0x10>
 800fa80:	f7ff ffa8 	bl	800f9d4 <__sinit>
 800fa84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fa86:	07db      	lsls	r3, r3, #31
 800fa88:	d405      	bmi.n	800fa96 <_puts_r+0x22>
 800fa8a:	89a3      	ldrh	r3, [r4, #12]
 800fa8c:	0598      	lsls	r0, r3, #22
 800fa8e:	d402      	bmi.n	800fa96 <_puts_r+0x22>
 800fa90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fa92:	f000 f9c0 	bl	800fe16 <__retarget_lock_acquire_recursive>
 800fa96:	89a3      	ldrh	r3, [r4, #12]
 800fa98:	0719      	lsls	r1, r3, #28
 800fa9a:	d502      	bpl.n	800faa2 <_puts_r+0x2e>
 800fa9c:	6923      	ldr	r3, [r4, #16]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d135      	bne.n	800fb0e <_puts_r+0x9a>
 800faa2:	4621      	mov	r1, r4
 800faa4:	4628      	mov	r0, r5
 800faa6:	f000 f8d7 	bl	800fc58 <__swsetup_r>
 800faaa:	b380      	cbz	r0, 800fb0e <_puts_r+0x9a>
 800faac:	f04f 35ff 	mov.w	r5, #4294967295
 800fab0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fab2:	07da      	lsls	r2, r3, #31
 800fab4:	d405      	bmi.n	800fac2 <_puts_r+0x4e>
 800fab6:	89a3      	ldrh	r3, [r4, #12]
 800fab8:	059b      	lsls	r3, r3, #22
 800faba:	d402      	bmi.n	800fac2 <_puts_r+0x4e>
 800fabc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fabe:	f000 f9ab 	bl	800fe18 <__retarget_lock_release_recursive>
 800fac2:	4628      	mov	r0, r5
 800fac4:	bd70      	pop	{r4, r5, r6, pc}
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	da04      	bge.n	800fad4 <_puts_r+0x60>
 800faca:	69a2      	ldr	r2, [r4, #24]
 800facc:	429a      	cmp	r2, r3
 800face:	dc17      	bgt.n	800fb00 <_puts_r+0x8c>
 800fad0:	290a      	cmp	r1, #10
 800fad2:	d015      	beq.n	800fb00 <_puts_r+0x8c>
 800fad4:	6823      	ldr	r3, [r4, #0]
 800fad6:	1c5a      	adds	r2, r3, #1
 800fad8:	6022      	str	r2, [r4, #0]
 800fada:	7019      	strb	r1, [r3, #0]
 800fadc:	68a3      	ldr	r3, [r4, #8]
 800fade:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fae2:	3b01      	subs	r3, #1
 800fae4:	60a3      	str	r3, [r4, #8]
 800fae6:	2900      	cmp	r1, #0
 800fae8:	d1ed      	bne.n	800fac6 <_puts_r+0x52>
 800faea:	2b00      	cmp	r3, #0
 800faec:	da11      	bge.n	800fb12 <_puts_r+0x9e>
 800faee:	4622      	mov	r2, r4
 800faf0:	210a      	movs	r1, #10
 800faf2:	4628      	mov	r0, r5
 800faf4:	f000 f871 	bl	800fbda <__swbuf_r>
 800faf8:	3001      	adds	r0, #1
 800fafa:	d0d7      	beq.n	800faac <_puts_r+0x38>
 800fafc:	250a      	movs	r5, #10
 800fafe:	e7d7      	b.n	800fab0 <_puts_r+0x3c>
 800fb00:	4622      	mov	r2, r4
 800fb02:	4628      	mov	r0, r5
 800fb04:	f000 f869 	bl	800fbda <__swbuf_r>
 800fb08:	3001      	adds	r0, #1
 800fb0a:	d1e7      	bne.n	800fadc <_puts_r+0x68>
 800fb0c:	e7ce      	b.n	800faac <_puts_r+0x38>
 800fb0e:	3e01      	subs	r6, #1
 800fb10:	e7e4      	b.n	800fadc <_puts_r+0x68>
 800fb12:	6823      	ldr	r3, [r4, #0]
 800fb14:	1c5a      	adds	r2, r3, #1
 800fb16:	6022      	str	r2, [r4, #0]
 800fb18:	220a      	movs	r2, #10
 800fb1a:	701a      	strb	r2, [r3, #0]
 800fb1c:	e7ee      	b.n	800fafc <_puts_r+0x88>
	...

0800fb20 <puts>:
 800fb20:	4b02      	ldr	r3, [pc, #8]	@ (800fb2c <puts+0xc>)
 800fb22:	4601      	mov	r1, r0
 800fb24:	6818      	ldr	r0, [r3, #0]
 800fb26:	f7ff bfa5 	b.w	800fa74 <_puts_r>
 800fb2a:	bf00      	nop
 800fb2c:	200000f8 	.word	0x200000f8

0800fb30 <iscanf>:
 800fb30:	b40f      	push	{r0, r1, r2, r3}
 800fb32:	b507      	push	{r0, r1, r2, lr}
 800fb34:	4906      	ldr	r1, [pc, #24]	@ (800fb50 <iscanf+0x20>)
 800fb36:	ab04      	add	r3, sp, #16
 800fb38:	6808      	ldr	r0, [r1, #0]
 800fb3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fb3e:	6841      	ldr	r1, [r0, #4]
 800fb40:	9301      	str	r3, [sp, #4]
 800fb42:	f000 fe2f 	bl	80107a4 <_vfiscanf_r>
 800fb46:	b003      	add	sp, #12
 800fb48:	f85d eb04 	ldr.w	lr, [sp], #4
 800fb4c:	b004      	add	sp, #16
 800fb4e:	4770      	bx	lr
 800fb50:	200000f8 	.word	0x200000f8

0800fb54 <__sread>:
 800fb54:	b510      	push	{r4, lr}
 800fb56:	460c      	mov	r4, r1
 800fb58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb5c:	f000 f8fc 	bl	800fd58 <_read_r>
 800fb60:	2800      	cmp	r0, #0
 800fb62:	bfab      	itete	ge
 800fb64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fb66:	89a3      	ldrhlt	r3, [r4, #12]
 800fb68:	181b      	addge	r3, r3, r0
 800fb6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fb6e:	bfac      	ite	ge
 800fb70:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fb72:	81a3      	strhlt	r3, [r4, #12]
 800fb74:	bd10      	pop	{r4, pc}

0800fb76 <__swrite>:
 800fb76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb7a:	461f      	mov	r7, r3
 800fb7c:	898b      	ldrh	r3, [r1, #12]
 800fb7e:	05db      	lsls	r3, r3, #23
 800fb80:	4605      	mov	r5, r0
 800fb82:	460c      	mov	r4, r1
 800fb84:	4616      	mov	r6, r2
 800fb86:	d505      	bpl.n	800fb94 <__swrite+0x1e>
 800fb88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb8c:	2302      	movs	r3, #2
 800fb8e:	2200      	movs	r2, #0
 800fb90:	f000 f8d0 	bl	800fd34 <_lseek_r>
 800fb94:	89a3      	ldrh	r3, [r4, #12]
 800fb96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fb9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fb9e:	81a3      	strh	r3, [r4, #12]
 800fba0:	4632      	mov	r2, r6
 800fba2:	463b      	mov	r3, r7
 800fba4:	4628      	mov	r0, r5
 800fba6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fbaa:	f000 b8f7 	b.w	800fd9c <_write_r>

0800fbae <__sseek>:
 800fbae:	b510      	push	{r4, lr}
 800fbb0:	460c      	mov	r4, r1
 800fbb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbb6:	f000 f8bd 	bl	800fd34 <_lseek_r>
 800fbba:	1c43      	adds	r3, r0, #1
 800fbbc:	89a3      	ldrh	r3, [r4, #12]
 800fbbe:	bf15      	itete	ne
 800fbc0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fbc2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fbc6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fbca:	81a3      	strheq	r3, [r4, #12]
 800fbcc:	bf18      	it	ne
 800fbce:	81a3      	strhne	r3, [r4, #12]
 800fbd0:	bd10      	pop	{r4, pc}

0800fbd2 <__sclose>:
 800fbd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbd6:	f000 b89d 	b.w	800fd14 <_close_r>

0800fbda <__swbuf_r>:
 800fbda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbdc:	460e      	mov	r6, r1
 800fbde:	4614      	mov	r4, r2
 800fbe0:	4605      	mov	r5, r0
 800fbe2:	b118      	cbz	r0, 800fbec <__swbuf_r+0x12>
 800fbe4:	6a03      	ldr	r3, [r0, #32]
 800fbe6:	b90b      	cbnz	r3, 800fbec <__swbuf_r+0x12>
 800fbe8:	f7ff fef4 	bl	800f9d4 <__sinit>
 800fbec:	69a3      	ldr	r3, [r4, #24]
 800fbee:	60a3      	str	r3, [r4, #8]
 800fbf0:	89a3      	ldrh	r3, [r4, #12]
 800fbf2:	071a      	lsls	r2, r3, #28
 800fbf4:	d501      	bpl.n	800fbfa <__swbuf_r+0x20>
 800fbf6:	6923      	ldr	r3, [r4, #16]
 800fbf8:	b943      	cbnz	r3, 800fc0c <__swbuf_r+0x32>
 800fbfa:	4621      	mov	r1, r4
 800fbfc:	4628      	mov	r0, r5
 800fbfe:	f000 f82b 	bl	800fc58 <__swsetup_r>
 800fc02:	b118      	cbz	r0, 800fc0c <__swbuf_r+0x32>
 800fc04:	f04f 37ff 	mov.w	r7, #4294967295
 800fc08:	4638      	mov	r0, r7
 800fc0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc0c:	6823      	ldr	r3, [r4, #0]
 800fc0e:	6922      	ldr	r2, [r4, #16]
 800fc10:	1a98      	subs	r0, r3, r2
 800fc12:	6963      	ldr	r3, [r4, #20]
 800fc14:	b2f6      	uxtb	r6, r6
 800fc16:	4283      	cmp	r3, r0
 800fc18:	4637      	mov	r7, r6
 800fc1a:	dc05      	bgt.n	800fc28 <__swbuf_r+0x4e>
 800fc1c:	4621      	mov	r1, r4
 800fc1e:	4628      	mov	r0, r5
 800fc20:	f000 ffa6 	bl	8010b70 <_fflush_r>
 800fc24:	2800      	cmp	r0, #0
 800fc26:	d1ed      	bne.n	800fc04 <__swbuf_r+0x2a>
 800fc28:	68a3      	ldr	r3, [r4, #8]
 800fc2a:	3b01      	subs	r3, #1
 800fc2c:	60a3      	str	r3, [r4, #8]
 800fc2e:	6823      	ldr	r3, [r4, #0]
 800fc30:	1c5a      	adds	r2, r3, #1
 800fc32:	6022      	str	r2, [r4, #0]
 800fc34:	701e      	strb	r6, [r3, #0]
 800fc36:	6962      	ldr	r2, [r4, #20]
 800fc38:	1c43      	adds	r3, r0, #1
 800fc3a:	429a      	cmp	r2, r3
 800fc3c:	d004      	beq.n	800fc48 <__swbuf_r+0x6e>
 800fc3e:	89a3      	ldrh	r3, [r4, #12]
 800fc40:	07db      	lsls	r3, r3, #31
 800fc42:	d5e1      	bpl.n	800fc08 <__swbuf_r+0x2e>
 800fc44:	2e0a      	cmp	r6, #10
 800fc46:	d1df      	bne.n	800fc08 <__swbuf_r+0x2e>
 800fc48:	4621      	mov	r1, r4
 800fc4a:	4628      	mov	r0, r5
 800fc4c:	f000 ff90 	bl	8010b70 <_fflush_r>
 800fc50:	2800      	cmp	r0, #0
 800fc52:	d0d9      	beq.n	800fc08 <__swbuf_r+0x2e>
 800fc54:	e7d6      	b.n	800fc04 <__swbuf_r+0x2a>
	...

0800fc58 <__swsetup_r>:
 800fc58:	b538      	push	{r3, r4, r5, lr}
 800fc5a:	4b29      	ldr	r3, [pc, #164]	@ (800fd00 <__swsetup_r+0xa8>)
 800fc5c:	4605      	mov	r5, r0
 800fc5e:	6818      	ldr	r0, [r3, #0]
 800fc60:	460c      	mov	r4, r1
 800fc62:	b118      	cbz	r0, 800fc6c <__swsetup_r+0x14>
 800fc64:	6a03      	ldr	r3, [r0, #32]
 800fc66:	b90b      	cbnz	r3, 800fc6c <__swsetup_r+0x14>
 800fc68:	f7ff feb4 	bl	800f9d4 <__sinit>
 800fc6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc70:	0719      	lsls	r1, r3, #28
 800fc72:	d422      	bmi.n	800fcba <__swsetup_r+0x62>
 800fc74:	06da      	lsls	r2, r3, #27
 800fc76:	d407      	bmi.n	800fc88 <__swsetup_r+0x30>
 800fc78:	2209      	movs	r2, #9
 800fc7a:	602a      	str	r2, [r5, #0]
 800fc7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc80:	81a3      	strh	r3, [r4, #12]
 800fc82:	f04f 30ff 	mov.w	r0, #4294967295
 800fc86:	e033      	b.n	800fcf0 <__swsetup_r+0x98>
 800fc88:	0758      	lsls	r0, r3, #29
 800fc8a:	d512      	bpl.n	800fcb2 <__swsetup_r+0x5a>
 800fc8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fc8e:	b141      	cbz	r1, 800fca2 <__swsetup_r+0x4a>
 800fc90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fc94:	4299      	cmp	r1, r3
 800fc96:	d002      	beq.n	800fc9e <__swsetup_r+0x46>
 800fc98:	4628      	mov	r0, r5
 800fc9a:	f000 f8cd 	bl	800fe38 <_free_r>
 800fc9e:	2300      	movs	r3, #0
 800fca0:	6363      	str	r3, [r4, #52]	@ 0x34
 800fca2:	89a3      	ldrh	r3, [r4, #12]
 800fca4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fca8:	81a3      	strh	r3, [r4, #12]
 800fcaa:	2300      	movs	r3, #0
 800fcac:	6063      	str	r3, [r4, #4]
 800fcae:	6923      	ldr	r3, [r4, #16]
 800fcb0:	6023      	str	r3, [r4, #0]
 800fcb2:	89a3      	ldrh	r3, [r4, #12]
 800fcb4:	f043 0308 	orr.w	r3, r3, #8
 800fcb8:	81a3      	strh	r3, [r4, #12]
 800fcba:	6923      	ldr	r3, [r4, #16]
 800fcbc:	b94b      	cbnz	r3, 800fcd2 <__swsetup_r+0x7a>
 800fcbe:	89a3      	ldrh	r3, [r4, #12]
 800fcc0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fcc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fcc8:	d003      	beq.n	800fcd2 <__swsetup_r+0x7a>
 800fcca:	4621      	mov	r1, r4
 800fccc:	4628      	mov	r0, r5
 800fcce:	f000 ff9d 	bl	8010c0c <__smakebuf_r>
 800fcd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcd6:	f013 0201 	ands.w	r2, r3, #1
 800fcda:	d00a      	beq.n	800fcf2 <__swsetup_r+0x9a>
 800fcdc:	2200      	movs	r2, #0
 800fcde:	60a2      	str	r2, [r4, #8]
 800fce0:	6962      	ldr	r2, [r4, #20]
 800fce2:	4252      	negs	r2, r2
 800fce4:	61a2      	str	r2, [r4, #24]
 800fce6:	6922      	ldr	r2, [r4, #16]
 800fce8:	b942      	cbnz	r2, 800fcfc <__swsetup_r+0xa4>
 800fcea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fcee:	d1c5      	bne.n	800fc7c <__swsetup_r+0x24>
 800fcf0:	bd38      	pop	{r3, r4, r5, pc}
 800fcf2:	0799      	lsls	r1, r3, #30
 800fcf4:	bf58      	it	pl
 800fcf6:	6962      	ldrpl	r2, [r4, #20]
 800fcf8:	60a2      	str	r2, [r4, #8]
 800fcfa:	e7f4      	b.n	800fce6 <__swsetup_r+0x8e>
 800fcfc:	2000      	movs	r0, #0
 800fcfe:	e7f7      	b.n	800fcf0 <__swsetup_r+0x98>
 800fd00:	200000f8 	.word	0x200000f8

0800fd04 <memset>:
 800fd04:	4402      	add	r2, r0
 800fd06:	4603      	mov	r3, r0
 800fd08:	4293      	cmp	r3, r2
 800fd0a:	d100      	bne.n	800fd0e <memset+0xa>
 800fd0c:	4770      	bx	lr
 800fd0e:	f803 1b01 	strb.w	r1, [r3], #1
 800fd12:	e7f9      	b.n	800fd08 <memset+0x4>

0800fd14 <_close_r>:
 800fd14:	b538      	push	{r3, r4, r5, lr}
 800fd16:	4d06      	ldr	r5, [pc, #24]	@ (800fd30 <_close_r+0x1c>)
 800fd18:	2300      	movs	r3, #0
 800fd1a:	4604      	mov	r4, r0
 800fd1c:	4608      	mov	r0, r1
 800fd1e:	602b      	str	r3, [r5, #0]
 800fd20:	f7fa fb9a 	bl	800a458 <_close>
 800fd24:	1c43      	adds	r3, r0, #1
 800fd26:	d102      	bne.n	800fd2e <_close_r+0x1a>
 800fd28:	682b      	ldr	r3, [r5, #0]
 800fd2a:	b103      	cbz	r3, 800fd2e <_close_r+0x1a>
 800fd2c:	6023      	str	r3, [r4, #0]
 800fd2e:	bd38      	pop	{r3, r4, r5, pc}
 800fd30:	20000784 	.word	0x20000784

0800fd34 <_lseek_r>:
 800fd34:	b538      	push	{r3, r4, r5, lr}
 800fd36:	4d07      	ldr	r5, [pc, #28]	@ (800fd54 <_lseek_r+0x20>)
 800fd38:	4604      	mov	r4, r0
 800fd3a:	4608      	mov	r0, r1
 800fd3c:	4611      	mov	r1, r2
 800fd3e:	2200      	movs	r2, #0
 800fd40:	602a      	str	r2, [r5, #0]
 800fd42:	461a      	mov	r2, r3
 800fd44:	f7fa fbaf 	bl	800a4a6 <_lseek>
 800fd48:	1c43      	adds	r3, r0, #1
 800fd4a:	d102      	bne.n	800fd52 <_lseek_r+0x1e>
 800fd4c:	682b      	ldr	r3, [r5, #0]
 800fd4e:	b103      	cbz	r3, 800fd52 <_lseek_r+0x1e>
 800fd50:	6023      	str	r3, [r4, #0]
 800fd52:	bd38      	pop	{r3, r4, r5, pc}
 800fd54:	20000784 	.word	0x20000784

0800fd58 <_read_r>:
 800fd58:	b538      	push	{r3, r4, r5, lr}
 800fd5a:	4d07      	ldr	r5, [pc, #28]	@ (800fd78 <_read_r+0x20>)
 800fd5c:	4604      	mov	r4, r0
 800fd5e:	4608      	mov	r0, r1
 800fd60:	4611      	mov	r1, r2
 800fd62:	2200      	movs	r2, #0
 800fd64:	602a      	str	r2, [r5, #0]
 800fd66:	461a      	mov	r2, r3
 800fd68:	f7fa fb3d 	bl	800a3e6 <_read>
 800fd6c:	1c43      	adds	r3, r0, #1
 800fd6e:	d102      	bne.n	800fd76 <_read_r+0x1e>
 800fd70:	682b      	ldr	r3, [r5, #0]
 800fd72:	b103      	cbz	r3, 800fd76 <_read_r+0x1e>
 800fd74:	6023      	str	r3, [r4, #0]
 800fd76:	bd38      	pop	{r3, r4, r5, pc}
 800fd78:	20000784 	.word	0x20000784

0800fd7c <_sbrk_r>:
 800fd7c:	b538      	push	{r3, r4, r5, lr}
 800fd7e:	4d06      	ldr	r5, [pc, #24]	@ (800fd98 <_sbrk_r+0x1c>)
 800fd80:	2300      	movs	r3, #0
 800fd82:	4604      	mov	r4, r0
 800fd84:	4608      	mov	r0, r1
 800fd86:	602b      	str	r3, [r5, #0]
 800fd88:	f7fa fb9a 	bl	800a4c0 <_sbrk>
 800fd8c:	1c43      	adds	r3, r0, #1
 800fd8e:	d102      	bne.n	800fd96 <_sbrk_r+0x1a>
 800fd90:	682b      	ldr	r3, [r5, #0]
 800fd92:	b103      	cbz	r3, 800fd96 <_sbrk_r+0x1a>
 800fd94:	6023      	str	r3, [r4, #0]
 800fd96:	bd38      	pop	{r3, r4, r5, pc}
 800fd98:	20000784 	.word	0x20000784

0800fd9c <_write_r>:
 800fd9c:	b538      	push	{r3, r4, r5, lr}
 800fd9e:	4d07      	ldr	r5, [pc, #28]	@ (800fdbc <_write_r+0x20>)
 800fda0:	4604      	mov	r4, r0
 800fda2:	4608      	mov	r0, r1
 800fda4:	4611      	mov	r1, r2
 800fda6:	2200      	movs	r2, #0
 800fda8:	602a      	str	r2, [r5, #0]
 800fdaa:	461a      	mov	r2, r3
 800fdac:	f7fa fb38 	bl	800a420 <_write>
 800fdb0:	1c43      	adds	r3, r0, #1
 800fdb2:	d102      	bne.n	800fdba <_write_r+0x1e>
 800fdb4:	682b      	ldr	r3, [r5, #0]
 800fdb6:	b103      	cbz	r3, 800fdba <_write_r+0x1e>
 800fdb8:	6023      	str	r3, [r4, #0]
 800fdba:	bd38      	pop	{r3, r4, r5, pc}
 800fdbc:	20000784 	.word	0x20000784

0800fdc0 <__errno>:
 800fdc0:	4b01      	ldr	r3, [pc, #4]	@ (800fdc8 <__errno+0x8>)
 800fdc2:	6818      	ldr	r0, [r3, #0]
 800fdc4:	4770      	bx	lr
 800fdc6:	bf00      	nop
 800fdc8:	200000f8 	.word	0x200000f8

0800fdcc <__libc_init_array>:
 800fdcc:	b570      	push	{r4, r5, r6, lr}
 800fdce:	4d0d      	ldr	r5, [pc, #52]	@ (800fe04 <__libc_init_array+0x38>)
 800fdd0:	4c0d      	ldr	r4, [pc, #52]	@ (800fe08 <__libc_init_array+0x3c>)
 800fdd2:	1b64      	subs	r4, r4, r5
 800fdd4:	10a4      	asrs	r4, r4, #2
 800fdd6:	2600      	movs	r6, #0
 800fdd8:	42a6      	cmp	r6, r4
 800fdda:	d109      	bne.n	800fdf0 <__libc_init_array+0x24>
 800fddc:	4d0b      	ldr	r5, [pc, #44]	@ (800fe0c <__libc_init_array+0x40>)
 800fdde:	4c0c      	ldr	r4, [pc, #48]	@ (800fe10 <__libc_init_array+0x44>)
 800fde0:	f001 fa3c 	bl	801125c <_init>
 800fde4:	1b64      	subs	r4, r4, r5
 800fde6:	10a4      	asrs	r4, r4, #2
 800fde8:	2600      	movs	r6, #0
 800fdea:	42a6      	cmp	r6, r4
 800fdec:	d105      	bne.n	800fdfa <__libc_init_array+0x2e>
 800fdee:	bd70      	pop	{r4, r5, r6, pc}
 800fdf0:	f855 3b04 	ldr.w	r3, [r5], #4
 800fdf4:	4798      	blx	r3
 800fdf6:	3601      	adds	r6, #1
 800fdf8:	e7ee      	b.n	800fdd8 <__libc_init_array+0xc>
 800fdfa:	f855 3b04 	ldr.w	r3, [r5], #4
 800fdfe:	4798      	blx	r3
 800fe00:	3601      	adds	r6, #1
 800fe02:	e7f2      	b.n	800fdea <__libc_init_array+0x1e>
 800fe04:	080125c4 	.word	0x080125c4
 800fe08:	080125c4 	.word	0x080125c4
 800fe0c:	080125c4 	.word	0x080125c4
 800fe10:	080125c8 	.word	0x080125c8

0800fe14 <__retarget_lock_init_recursive>:
 800fe14:	4770      	bx	lr

0800fe16 <__retarget_lock_acquire_recursive>:
 800fe16:	4770      	bx	lr

0800fe18 <__retarget_lock_release_recursive>:
 800fe18:	4770      	bx	lr

0800fe1a <memcpy>:
 800fe1a:	440a      	add	r2, r1
 800fe1c:	4291      	cmp	r1, r2
 800fe1e:	f100 33ff 	add.w	r3, r0, #4294967295
 800fe22:	d100      	bne.n	800fe26 <memcpy+0xc>
 800fe24:	4770      	bx	lr
 800fe26:	b510      	push	{r4, lr}
 800fe28:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fe2c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fe30:	4291      	cmp	r1, r2
 800fe32:	d1f9      	bne.n	800fe28 <memcpy+0xe>
 800fe34:	bd10      	pop	{r4, pc}
	...

0800fe38 <_free_r>:
 800fe38:	b538      	push	{r3, r4, r5, lr}
 800fe3a:	4605      	mov	r5, r0
 800fe3c:	2900      	cmp	r1, #0
 800fe3e:	d041      	beq.n	800fec4 <_free_r+0x8c>
 800fe40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fe44:	1f0c      	subs	r4, r1, #4
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	bfb8      	it	lt
 800fe4a:	18e4      	addlt	r4, r4, r3
 800fe4c:	f7ff fd2a 	bl	800f8a4 <__malloc_lock>
 800fe50:	4a1d      	ldr	r2, [pc, #116]	@ (800fec8 <_free_r+0x90>)
 800fe52:	6813      	ldr	r3, [r2, #0]
 800fe54:	b933      	cbnz	r3, 800fe64 <_free_r+0x2c>
 800fe56:	6063      	str	r3, [r4, #4]
 800fe58:	6014      	str	r4, [r2, #0]
 800fe5a:	4628      	mov	r0, r5
 800fe5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fe60:	f7ff bd26 	b.w	800f8b0 <__malloc_unlock>
 800fe64:	42a3      	cmp	r3, r4
 800fe66:	d908      	bls.n	800fe7a <_free_r+0x42>
 800fe68:	6820      	ldr	r0, [r4, #0]
 800fe6a:	1821      	adds	r1, r4, r0
 800fe6c:	428b      	cmp	r3, r1
 800fe6e:	bf01      	itttt	eq
 800fe70:	6819      	ldreq	r1, [r3, #0]
 800fe72:	685b      	ldreq	r3, [r3, #4]
 800fe74:	1809      	addeq	r1, r1, r0
 800fe76:	6021      	streq	r1, [r4, #0]
 800fe78:	e7ed      	b.n	800fe56 <_free_r+0x1e>
 800fe7a:	461a      	mov	r2, r3
 800fe7c:	685b      	ldr	r3, [r3, #4]
 800fe7e:	b10b      	cbz	r3, 800fe84 <_free_r+0x4c>
 800fe80:	42a3      	cmp	r3, r4
 800fe82:	d9fa      	bls.n	800fe7a <_free_r+0x42>
 800fe84:	6811      	ldr	r1, [r2, #0]
 800fe86:	1850      	adds	r0, r2, r1
 800fe88:	42a0      	cmp	r0, r4
 800fe8a:	d10b      	bne.n	800fea4 <_free_r+0x6c>
 800fe8c:	6820      	ldr	r0, [r4, #0]
 800fe8e:	4401      	add	r1, r0
 800fe90:	1850      	adds	r0, r2, r1
 800fe92:	4283      	cmp	r3, r0
 800fe94:	6011      	str	r1, [r2, #0]
 800fe96:	d1e0      	bne.n	800fe5a <_free_r+0x22>
 800fe98:	6818      	ldr	r0, [r3, #0]
 800fe9a:	685b      	ldr	r3, [r3, #4]
 800fe9c:	6053      	str	r3, [r2, #4]
 800fe9e:	4408      	add	r0, r1
 800fea0:	6010      	str	r0, [r2, #0]
 800fea2:	e7da      	b.n	800fe5a <_free_r+0x22>
 800fea4:	d902      	bls.n	800feac <_free_r+0x74>
 800fea6:	230c      	movs	r3, #12
 800fea8:	602b      	str	r3, [r5, #0]
 800feaa:	e7d6      	b.n	800fe5a <_free_r+0x22>
 800feac:	6820      	ldr	r0, [r4, #0]
 800feae:	1821      	adds	r1, r4, r0
 800feb0:	428b      	cmp	r3, r1
 800feb2:	bf04      	itt	eq
 800feb4:	6819      	ldreq	r1, [r3, #0]
 800feb6:	685b      	ldreq	r3, [r3, #4]
 800feb8:	6063      	str	r3, [r4, #4]
 800feba:	bf04      	itt	eq
 800febc:	1809      	addeq	r1, r1, r0
 800febe:	6021      	streq	r1, [r4, #0]
 800fec0:	6054      	str	r4, [r2, #4]
 800fec2:	e7ca      	b.n	800fe5a <_free_r+0x22>
 800fec4:	bd38      	pop	{r3, r4, r5, pc}
 800fec6:	bf00      	nop
 800fec8:	20000644 	.word	0x20000644

0800fecc <__sfputc_r>:
 800fecc:	6893      	ldr	r3, [r2, #8]
 800fece:	3b01      	subs	r3, #1
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	b410      	push	{r4}
 800fed4:	6093      	str	r3, [r2, #8]
 800fed6:	da08      	bge.n	800feea <__sfputc_r+0x1e>
 800fed8:	6994      	ldr	r4, [r2, #24]
 800feda:	42a3      	cmp	r3, r4
 800fedc:	db01      	blt.n	800fee2 <__sfputc_r+0x16>
 800fede:	290a      	cmp	r1, #10
 800fee0:	d103      	bne.n	800feea <__sfputc_r+0x1e>
 800fee2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fee6:	f7ff be78 	b.w	800fbda <__swbuf_r>
 800feea:	6813      	ldr	r3, [r2, #0]
 800feec:	1c58      	adds	r0, r3, #1
 800feee:	6010      	str	r0, [r2, #0]
 800fef0:	7019      	strb	r1, [r3, #0]
 800fef2:	4608      	mov	r0, r1
 800fef4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fef8:	4770      	bx	lr

0800fefa <__sfputs_r>:
 800fefa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fefc:	4606      	mov	r6, r0
 800fefe:	460f      	mov	r7, r1
 800ff00:	4614      	mov	r4, r2
 800ff02:	18d5      	adds	r5, r2, r3
 800ff04:	42ac      	cmp	r4, r5
 800ff06:	d101      	bne.n	800ff0c <__sfputs_r+0x12>
 800ff08:	2000      	movs	r0, #0
 800ff0a:	e007      	b.n	800ff1c <__sfputs_r+0x22>
 800ff0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff10:	463a      	mov	r2, r7
 800ff12:	4630      	mov	r0, r6
 800ff14:	f7ff ffda 	bl	800fecc <__sfputc_r>
 800ff18:	1c43      	adds	r3, r0, #1
 800ff1a:	d1f3      	bne.n	800ff04 <__sfputs_r+0xa>
 800ff1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ff20 <_vfiprintf_r>:
 800ff20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff24:	460d      	mov	r5, r1
 800ff26:	b09d      	sub	sp, #116	@ 0x74
 800ff28:	4614      	mov	r4, r2
 800ff2a:	4698      	mov	r8, r3
 800ff2c:	4606      	mov	r6, r0
 800ff2e:	b118      	cbz	r0, 800ff38 <_vfiprintf_r+0x18>
 800ff30:	6a03      	ldr	r3, [r0, #32]
 800ff32:	b90b      	cbnz	r3, 800ff38 <_vfiprintf_r+0x18>
 800ff34:	f7ff fd4e 	bl	800f9d4 <__sinit>
 800ff38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ff3a:	07d9      	lsls	r1, r3, #31
 800ff3c:	d405      	bmi.n	800ff4a <_vfiprintf_r+0x2a>
 800ff3e:	89ab      	ldrh	r3, [r5, #12]
 800ff40:	059a      	lsls	r2, r3, #22
 800ff42:	d402      	bmi.n	800ff4a <_vfiprintf_r+0x2a>
 800ff44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ff46:	f7ff ff66 	bl	800fe16 <__retarget_lock_acquire_recursive>
 800ff4a:	89ab      	ldrh	r3, [r5, #12]
 800ff4c:	071b      	lsls	r3, r3, #28
 800ff4e:	d501      	bpl.n	800ff54 <_vfiprintf_r+0x34>
 800ff50:	692b      	ldr	r3, [r5, #16]
 800ff52:	b99b      	cbnz	r3, 800ff7c <_vfiprintf_r+0x5c>
 800ff54:	4629      	mov	r1, r5
 800ff56:	4630      	mov	r0, r6
 800ff58:	f7ff fe7e 	bl	800fc58 <__swsetup_r>
 800ff5c:	b170      	cbz	r0, 800ff7c <_vfiprintf_r+0x5c>
 800ff5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ff60:	07dc      	lsls	r4, r3, #31
 800ff62:	d504      	bpl.n	800ff6e <_vfiprintf_r+0x4e>
 800ff64:	f04f 30ff 	mov.w	r0, #4294967295
 800ff68:	b01d      	add	sp, #116	@ 0x74
 800ff6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff6e:	89ab      	ldrh	r3, [r5, #12]
 800ff70:	0598      	lsls	r0, r3, #22
 800ff72:	d4f7      	bmi.n	800ff64 <_vfiprintf_r+0x44>
 800ff74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ff76:	f7ff ff4f 	bl	800fe18 <__retarget_lock_release_recursive>
 800ff7a:	e7f3      	b.n	800ff64 <_vfiprintf_r+0x44>
 800ff7c:	2300      	movs	r3, #0
 800ff7e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ff80:	2320      	movs	r3, #32
 800ff82:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ff86:	f8cd 800c 	str.w	r8, [sp, #12]
 800ff8a:	2330      	movs	r3, #48	@ 0x30
 800ff8c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801013c <_vfiprintf_r+0x21c>
 800ff90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ff94:	f04f 0901 	mov.w	r9, #1
 800ff98:	4623      	mov	r3, r4
 800ff9a:	469a      	mov	sl, r3
 800ff9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ffa0:	b10a      	cbz	r2, 800ffa6 <_vfiprintf_r+0x86>
 800ffa2:	2a25      	cmp	r2, #37	@ 0x25
 800ffa4:	d1f9      	bne.n	800ff9a <_vfiprintf_r+0x7a>
 800ffa6:	ebba 0b04 	subs.w	fp, sl, r4
 800ffaa:	d00b      	beq.n	800ffc4 <_vfiprintf_r+0xa4>
 800ffac:	465b      	mov	r3, fp
 800ffae:	4622      	mov	r2, r4
 800ffb0:	4629      	mov	r1, r5
 800ffb2:	4630      	mov	r0, r6
 800ffb4:	f7ff ffa1 	bl	800fefa <__sfputs_r>
 800ffb8:	3001      	adds	r0, #1
 800ffba:	f000 80a7 	beq.w	801010c <_vfiprintf_r+0x1ec>
 800ffbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ffc0:	445a      	add	r2, fp
 800ffc2:	9209      	str	r2, [sp, #36]	@ 0x24
 800ffc4:	f89a 3000 	ldrb.w	r3, [sl]
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	f000 809f 	beq.w	801010c <_vfiprintf_r+0x1ec>
 800ffce:	2300      	movs	r3, #0
 800ffd0:	f04f 32ff 	mov.w	r2, #4294967295
 800ffd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ffd8:	f10a 0a01 	add.w	sl, sl, #1
 800ffdc:	9304      	str	r3, [sp, #16]
 800ffde:	9307      	str	r3, [sp, #28]
 800ffe0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ffe4:	931a      	str	r3, [sp, #104]	@ 0x68
 800ffe6:	4654      	mov	r4, sl
 800ffe8:	2205      	movs	r2, #5
 800ffea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ffee:	4853      	ldr	r0, [pc, #332]	@ (801013c <_vfiprintf_r+0x21c>)
 800fff0:	f7f0 f916 	bl	8000220 <memchr>
 800fff4:	9a04      	ldr	r2, [sp, #16]
 800fff6:	b9d8      	cbnz	r0, 8010030 <_vfiprintf_r+0x110>
 800fff8:	06d1      	lsls	r1, r2, #27
 800fffa:	bf44      	itt	mi
 800fffc:	2320      	movmi	r3, #32
 800fffe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010002:	0713      	lsls	r3, r2, #28
 8010004:	bf44      	itt	mi
 8010006:	232b      	movmi	r3, #43	@ 0x2b
 8010008:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801000c:	f89a 3000 	ldrb.w	r3, [sl]
 8010010:	2b2a      	cmp	r3, #42	@ 0x2a
 8010012:	d015      	beq.n	8010040 <_vfiprintf_r+0x120>
 8010014:	9a07      	ldr	r2, [sp, #28]
 8010016:	4654      	mov	r4, sl
 8010018:	2000      	movs	r0, #0
 801001a:	f04f 0c0a 	mov.w	ip, #10
 801001e:	4621      	mov	r1, r4
 8010020:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010024:	3b30      	subs	r3, #48	@ 0x30
 8010026:	2b09      	cmp	r3, #9
 8010028:	d94b      	bls.n	80100c2 <_vfiprintf_r+0x1a2>
 801002a:	b1b0      	cbz	r0, 801005a <_vfiprintf_r+0x13a>
 801002c:	9207      	str	r2, [sp, #28]
 801002e:	e014      	b.n	801005a <_vfiprintf_r+0x13a>
 8010030:	eba0 0308 	sub.w	r3, r0, r8
 8010034:	fa09 f303 	lsl.w	r3, r9, r3
 8010038:	4313      	orrs	r3, r2
 801003a:	9304      	str	r3, [sp, #16]
 801003c:	46a2      	mov	sl, r4
 801003e:	e7d2      	b.n	800ffe6 <_vfiprintf_r+0xc6>
 8010040:	9b03      	ldr	r3, [sp, #12]
 8010042:	1d19      	adds	r1, r3, #4
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	9103      	str	r1, [sp, #12]
 8010048:	2b00      	cmp	r3, #0
 801004a:	bfbb      	ittet	lt
 801004c:	425b      	neglt	r3, r3
 801004e:	f042 0202 	orrlt.w	r2, r2, #2
 8010052:	9307      	strge	r3, [sp, #28]
 8010054:	9307      	strlt	r3, [sp, #28]
 8010056:	bfb8      	it	lt
 8010058:	9204      	strlt	r2, [sp, #16]
 801005a:	7823      	ldrb	r3, [r4, #0]
 801005c:	2b2e      	cmp	r3, #46	@ 0x2e
 801005e:	d10a      	bne.n	8010076 <_vfiprintf_r+0x156>
 8010060:	7863      	ldrb	r3, [r4, #1]
 8010062:	2b2a      	cmp	r3, #42	@ 0x2a
 8010064:	d132      	bne.n	80100cc <_vfiprintf_r+0x1ac>
 8010066:	9b03      	ldr	r3, [sp, #12]
 8010068:	1d1a      	adds	r2, r3, #4
 801006a:	681b      	ldr	r3, [r3, #0]
 801006c:	9203      	str	r2, [sp, #12]
 801006e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010072:	3402      	adds	r4, #2
 8010074:	9305      	str	r3, [sp, #20]
 8010076:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801014c <_vfiprintf_r+0x22c>
 801007a:	7821      	ldrb	r1, [r4, #0]
 801007c:	2203      	movs	r2, #3
 801007e:	4650      	mov	r0, sl
 8010080:	f7f0 f8ce 	bl	8000220 <memchr>
 8010084:	b138      	cbz	r0, 8010096 <_vfiprintf_r+0x176>
 8010086:	9b04      	ldr	r3, [sp, #16]
 8010088:	eba0 000a 	sub.w	r0, r0, sl
 801008c:	2240      	movs	r2, #64	@ 0x40
 801008e:	4082      	lsls	r2, r0
 8010090:	4313      	orrs	r3, r2
 8010092:	3401      	adds	r4, #1
 8010094:	9304      	str	r3, [sp, #16]
 8010096:	f814 1b01 	ldrb.w	r1, [r4], #1
 801009a:	4829      	ldr	r0, [pc, #164]	@ (8010140 <_vfiprintf_r+0x220>)
 801009c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80100a0:	2206      	movs	r2, #6
 80100a2:	f7f0 f8bd 	bl	8000220 <memchr>
 80100a6:	2800      	cmp	r0, #0
 80100a8:	d03f      	beq.n	801012a <_vfiprintf_r+0x20a>
 80100aa:	4b26      	ldr	r3, [pc, #152]	@ (8010144 <_vfiprintf_r+0x224>)
 80100ac:	bb1b      	cbnz	r3, 80100f6 <_vfiprintf_r+0x1d6>
 80100ae:	9b03      	ldr	r3, [sp, #12]
 80100b0:	3307      	adds	r3, #7
 80100b2:	f023 0307 	bic.w	r3, r3, #7
 80100b6:	3308      	adds	r3, #8
 80100b8:	9303      	str	r3, [sp, #12]
 80100ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80100bc:	443b      	add	r3, r7
 80100be:	9309      	str	r3, [sp, #36]	@ 0x24
 80100c0:	e76a      	b.n	800ff98 <_vfiprintf_r+0x78>
 80100c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80100c6:	460c      	mov	r4, r1
 80100c8:	2001      	movs	r0, #1
 80100ca:	e7a8      	b.n	801001e <_vfiprintf_r+0xfe>
 80100cc:	2300      	movs	r3, #0
 80100ce:	3401      	adds	r4, #1
 80100d0:	9305      	str	r3, [sp, #20]
 80100d2:	4619      	mov	r1, r3
 80100d4:	f04f 0c0a 	mov.w	ip, #10
 80100d8:	4620      	mov	r0, r4
 80100da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80100de:	3a30      	subs	r2, #48	@ 0x30
 80100e0:	2a09      	cmp	r2, #9
 80100e2:	d903      	bls.n	80100ec <_vfiprintf_r+0x1cc>
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	d0c6      	beq.n	8010076 <_vfiprintf_r+0x156>
 80100e8:	9105      	str	r1, [sp, #20]
 80100ea:	e7c4      	b.n	8010076 <_vfiprintf_r+0x156>
 80100ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80100f0:	4604      	mov	r4, r0
 80100f2:	2301      	movs	r3, #1
 80100f4:	e7f0      	b.n	80100d8 <_vfiprintf_r+0x1b8>
 80100f6:	ab03      	add	r3, sp, #12
 80100f8:	9300      	str	r3, [sp, #0]
 80100fa:	462a      	mov	r2, r5
 80100fc:	4b12      	ldr	r3, [pc, #72]	@ (8010148 <_vfiprintf_r+0x228>)
 80100fe:	a904      	add	r1, sp, #16
 8010100:	4630      	mov	r0, r6
 8010102:	f3af 8000 	nop.w
 8010106:	4607      	mov	r7, r0
 8010108:	1c78      	adds	r0, r7, #1
 801010a:	d1d6      	bne.n	80100ba <_vfiprintf_r+0x19a>
 801010c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801010e:	07d9      	lsls	r1, r3, #31
 8010110:	d405      	bmi.n	801011e <_vfiprintf_r+0x1fe>
 8010112:	89ab      	ldrh	r3, [r5, #12]
 8010114:	059a      	lsls	r2, r3, #22
 8010116:	d402      	bmi.n	801011e <_vfiprintf_r+0x1fe>
 8010118:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801011a:	f7ff fe7d 	bl	800fe18 <__retarget_lock_release_recursive>
 801011e:	89ab      	ldrh	r3, [r5, #12]
 8010120:	065b      	lsls	r3, r3, #25
 8010122:	f53f af1f 	bmi.w	800ff64 <_vfiprintf_r+0x44>
 8010126:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010128:	e71e      	b.n	800ff68 <_vfiprintf_r+0x48>
 801012a:	ab03      	add	r3, sp, #12
 801012c:	9300      	str	r3, [sp, #0]
 801012e:	462a      	mov	r2, r5
 8010130:	4b05      	ldr	r3, [pc, #20]	@ (8010148 <_vfiprintf_r+0x228>)
 8010132:	a904      	add	r1, sp, #16
 8010134:	4630      	mov	r0, r6
 8010136:	f000 f879 	bl	801022c <_printf_i>
 801013a:	e7e4      	b.n	8010106 <_vfiprintf_r+0x1e6>
 801013c:	0801246c 	.word	0x0801246c
 8010140:	08012476 	.word	0x08012476
 8010144:	00000000 	.word	0x00000000
 8010148:	0800fefb 	.word	0x0800fefb
 801014c:	08012472 	.word	0x08012472

08010150 <_printf_common>:
 8010150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010154:	4616      	mov	r6, r2
 8010156:	4698      	mov	r8, r3
 8010158:	688a      	ldr	r2, [r1, #8]
 801015a:	690b      	ldr	r3, [r1, #16]
 801015c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010160:	4293      	cmp	r3, r2
 8010162:	bfb8      	it	lt
 8010164:	4613      	movlt	r3, r2
 8010166:	6033      	str	r3, [r6, #0]
 8010168:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801016c:	4607      	mov	r7, r0
 801016e:	460c      	mov	r4, r1
 8010170:	b10a      	cbz	r2, 8010176 <_printf_common+0x26>
 8010172:	3301      	adds	r3, #1
 8010174:	6033      	str	r3, [r6, #0]
 8010176:	6823      	ldr	r3, [r4, #0]
 8010178:	0699      	lsls	r1, r3, #26
 801017a:	bf42      	ittt	mi
 801017c:	6833      	ldrmi	r3, [r6, #0]
 801017e:	3302      	addmi	r3, #2
 8010180:	6033      	strmi	r3, [r6, #0]
 8010182:	6825      	ldr	r5, [r4, #0]
 8010184:	f015 0506 	ands.w	r5, r5, #6
 8010188:	d106      	bne.n	8010198 <_printf_common+0x48>
 801018a:	f104 0a19 	add.w	sl, r4, #25
 801018e:	68e3      	ldr	r3, [r4, #12]
 8010190:	6832      	ldr	r2, [r6, #0]
 8010192:	1a9b      	subs	r3, r3, r2
 8010194:	42ab      	cmp	r3, r5
 8010196:	dc26      	bgt.n	80101e6 <_printf_common+0x96>
 8010198:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801019c:	6822      	ldr	r2, [r4, #0]
 801019e:	3b00      	subs	r3, #0
 80101a0:	bf18      	it	ne
 80101a2:	2301      	movne	r3, #1
 80101a4:	0692      	lsls	r2, r2, #26
 80101a6:	d42b      	bmi.n	8010200 <_printf_common+0xb0>
 80101a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80101ac:	4641      	mov	r1, r8
 80101ae:	4638      	mov	r0, r7
 80101b0:	47c8      	blx	r9
 80101b2:	3001      	adds	r0, #1
 80101b4:	d01e      	beq.n	80101f4 <_printf_common+0xa4>
 80101b6:	6823      	ldr	r3, [r4, #0]
 80101b8:	6922      	ldr	r2, [r4, #16]
 80101ba:	f003 0306 	and.w	r3, r3, #6
 80101be:	2b04      	cmp	r3, #4
 80101c0:	bf02      	ittt	eq
 80101c2:	68e5      	ldreq	r5, [r4, #12]
 80101c4:	6833      	ldreq	r3, [r6, #0]
 80101c6:	1aed      	subeq	r5, r5, r3
 80101c8:	68a3      	ldr	r3, [r4, #8]
 80101ca:	bf0c      	ite	eq
 80101cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80101d0:	2500      	movne	r5, #0
 80101d2:	4293      	cmp	r3, r2
 80101d4:	bfc4      	itt	gt
 80101d6:	1a9b      	subgt	r3, r3, r2
 80101d8:	18ed      	addgt	r5, r5, r3
 80101da:	2600      	movs	r6, #0
 80101dc:	341a      	adds	r4, #26
 80101de:	42b5      	cmp	r5, r6
 80101e0:	d11a      	bne.n	8010218 <_printf_common+0xc8>
 80101e2:	2000      	movs	r0, #0
 80101e4:	e008      	b.n	80101f8 <_printf_common+0xa8>
 80101e6:	2301      	movs	r3, #1
 80101e8:	4652      	mov	r2, sl
 80101ea:	4641      	mov	r1, r8
 80101ec:	4638      	mov	r0, r7
 80101ee:	47c8      	blx	r9
 80101f0:	3001      	adds	r0, #1
 80101f2:	d103      	bne.n	80101fc <_printf_common+0xac>
 80101f4:	f04f 30ff 	mov.w	r0, #4294967295
 80101f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80101fc:	3501      	adds	r5, #1
 80101fe:	e7c6      	b.n	801018e <_printf_common+0x3e>
 8010200:	18e1      	adds	r1, r4, r3
 8010202:	1c5a      	adds	r2, r3, #1
 8010204:	2030      	movs	r0, #48	@ 0x30
 8010206:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801020a:	4422      	add	r2, r4
 801020c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010210:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010214:	3302      	adds	r3, #2
 8010216:	e7c7      	b.n	80101a8 <_printf_common+0x58>
 8010218:	2301      	movs	r3, #1
 801021a:	4622      	mov	r2, r4
 801021c:	4641      	mov	r1, r8
 801021e:	4638      	mov	r0, r7
 8010220:	47c8      	blx	r9
 8010222:	3001      	adds	r0, #1
 8010224:	d0e6      	beq.n	80101f4 <_printf_common+0xa4>
 8010226:	3601      	adds	r6, #1
 8010228:	e7d9      	b.n	80101de <_printf_common+0x8e>
	...

0801022c <_printf_i>:
 801022c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010230:	7e0f      	ldrb	r7, [r1, #24]
 8010232:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010234:	2f78      	cmp	r7, #120	@ 0x78
 8010236:	4691      	mov	r9, r2
 8010238:	4680      	mov	r8, r0
 801023a:	460c      	mov	r4, r1
 801023c:	469a      	mov	sl, r3
 801023e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010242:	d807      	bhi.n	8010254 <_printf_i+0x28>
 8010244:	2f62      	cmp	r7, #98	@ 0x62
 8010246:	d80a      	bhi.n	801025e <_printf_i+0x32>
 8010248:	2f00      	cmp	r7, #0
 801024a:	f000 80d2 	beq.w	80103f2 <_printf_i+0x1c6>
 801024e:	2f58      	cmp	r7, #88	@ 0x58
 8010250:	f000 80b9 	beq.w	80103c6 <_printf_i+0x19a>
 8010254:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010258:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801025c:	e03a      	b.n	80102d4 <_printf_i+0xa8>
 801025e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010262:	2b15      	cmp	r3, #21
 8010264:	d8f6      	bhi.n	8010254 <_printf_i+0x28>
 8010266:	a101      	add	r1, pc, #4	@ (adr r1, 801026c <_printf_i+0x40>)
 8010268:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801026c:	080102c5 	.word	0x080102c5
 8010270:	080102d9 	.word	0x080102d9
 8010274:	08010255 	.word	0x08010255
 8010278:	08010255 	.word	0x08010255
 801027c:	08010255 	.word	0x08010255
 8010280:	08010255 	.word	0x08010255
 8010284:	080102d9 	.word	0x080102d9
 8010288:	08010255 	.word	0x08010255
 801028c:	08010255 	.word	0x08010255
 8010290:	08010255 	.word	0x08010255
 8010294:	08010255 	.word	0x08010255
 8010298:	080103d9 	.word	0x080103d9
 801029c:	08010303 	.word	0x08010303
 80102a0:	08010393 	.word	0x08010393
 80102a4:	08010255 	.word	0x08010255
 80102a8:	08010255 	.word	0x08010255
 80102ac:	080103fb 	.word	0x080103fb
 80102b0:	08010255 	.word	0x08010255
 80102b4:	08010303 	.word	0x08010303
 80102b8:	08010255 	.word	0x08010255
 80102bc:	08010255 	.word	0x08010255
 80102c0:	0801039b 	.word	0x0801039b
 80102c4:	6833      	ldr	r3, [r6, #0]
 80102c6:	1d1a      	adds	r2, r3, #4
 80102c8:	681b      	ldr	r3, [r3, #0]
 80102ca:	6032      	str	r2, [r6, #0]
 80102cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80102d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80102d4:	2301      	movs	r3, #1
 80102d6:	e09d      	b.n	8010414 <_printf_i+0x1e8>
 80102d8:	6833      	ldr	r3, [r6, #0]
 80102da:	6820      	ldr	r0, [r4, #0]
 80102dc:	1d19      	adds	r1, r3, #4
 80102de:	6031      	str	r1, [r6, #0]
 80102e0:	0606      	lsls	r6, r0, #24
 80102e2:	d501      	bpl.n	80102e8 <_printf_i+0xbc>
 80102e4:	681d      	ldr	r5, [r3, #0]
 80102e6:	e003      	b.n	80102f0 <_printf_i+0xc4>
 80102e8:	0645      	lsls	r5, r0, #25
 80102ea:	d5fb      	bpl.n	80102e4 <_printf_i+0xb8>
 80102ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80102f0:	2d00      	cmp	r5, #0
 80102f2:	da03      	bge.n	80102fc <_printf_i+0xd0>
 80102f4:	232d      	movs	r3, #45	@ 0x2d
 80102f6:	426d      	negs	r5, r5
 80102f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80102fc:	4859      	ldr	r0, [pc, #356]	@ (8010464 <_printf_i+0x238>)
 80102fe:	230a      	movs	r3, #10
 8010300:	e011      	b.n	8010326 <_printf_i+0xfa>
 8010302:	6821      	ldr	r1, [r4, #0]
 8010304:	6833      	ldr	r3, [r6, #0]
 8010306:	0608      	lsls	r0, r1, #24
 8010308:	f853 5b04 	ldr.w	r5, [r3], #4
 801030c:	d402      	bmi.n	8010314 <_printf_i+0xe8>
 801030e:	0649      	lsls	r1, r1, #25
 8010310:	bf48      	it	mi
 8010312:	b2ad      	uxthmi	r5, r5
 8010314:	2f6f      	cmp	r7, #111	@ 0x6f
 8010316:	4853      	ldr	r0, [pc, #332]	@ (8010464 <_printf_i+0x238>)
 8010318:	6033      	str	r3, [r6, #0]
 801031a:	bf14      	ite	ne
 801031c:	230a      	movne	r3, #10
 801031e:	2308      	moveq	r3, #8
 8010320:	2100      	movs	r1, #0
 8010322:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010326:	6866      	ldr	r6, [r4, #4]
 8010328:	60a6      	str	r6, [r4, #8]
 801032a:	2e00      	cmp	r6, #0
 801032c:	bfa2      	ittt	ge
 801032e:	6821      	ldrge	r1, [r4, #0]
 8010330:	f021 0104 	bicge.w	r1, r1, #4
 8010334:	6021      	strge	r1, [r4, #0]
 8010336:	b90d      	cbnz	r5, 801033c <_printf_i+0x110>
 8010338:	2e00      	cmp	r6, #0
 801033a:	d04b      	beq.n	80103d4 <_printf_i+0x1a8>
 801033c:	4616      	mov	r6, r2
 801033e:	fbb5 f1f3 	udiv	r1, r5, r3
 8010342:	fb03 5711 	mls	r7, r3, r1, r5
 8010346:	5dc7      	ldrb	r7, [r0, r7]
 8010348:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801034c:	462f      	mov	r7, r5
 801034e:	42bb      	cmp	r3, r7
 8010350:	460d      	mov	r5, r1
 8010352:	d9f4      	bls.n	801033e <_printf_i+0x112>
 8010354:	2b08      	cmp	r3, #8
 8010356:	d10b      	bne.n	8010370 <_printf_i+0x144>
 8010358:	6823      	ldr	r3, [r4, #0]
 801035a:	07df      	lsls	r7, r3, #31
 801035c:	d508      	bpl.n	8010370 <_printf_i+0x144>
 801035e:	6923      	ldr	r3, [r4, #16]
 8010360:	6861      	ldr	r1, [r4, #4]
 8010362:	4299      	cmp	r1, r3
 8010364:	bfde      	ittt	le
 8010366:	2330      	movle	r3, #48	@ 0x30
 8010368:	f806 3c01 	strble.w	r3, [r6, #-1]
 801036c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010370:	1b92      	subs	r2, r2, r6
 8010372:	6122      	str	r2, [r4, #16]
 8010374:	f8cd a000 	str.w	sl, [sp]
 8010378:	464b      	mov	r3, r9
 801037a:	aa03      	add	r2, sp, #12
 801037c:	4621      	mov	r1, r4
 801037e:	4640      	mov	r0, r8
 8010380:	f7ff fee6 	bl	8010150 <_printf_common>
 8010384:	3001      	adds	r0, #1
 8010386:	d14a      	bne.n	801041e <_printf_i+0x1f2>
 8010388:	f04f 30ff 	mov.w	r0, #4294967295
 801038c:	b004      	add	sp, #16
 801038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010392:	6823      	ldr	r3, [r4, #0]
 8010394:	f043 0320 	orr.w	r3, r3, #32
 8010398:	6023      	str	r3, [r4, #0]
 801039a:	4833      	ldr	r0, [pc, #204]	@ (8010468 <_printf_i+0x23c>)
 801039c:	2778      	movs	r7, #120	@ 0x78
 801039e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80103a2:	6823      	ldr	r3, [r4, #0]
 80103a4:	6831      	ldr	r1, [r6, #0]
 80103a6:	061f      	lsls	r7, r3, #24
 80103a8:	f851 5b04 	ldr.w	r5, [r1], #4
 80103ac:	d402      	bmi.n	80103b4 <_printf_i+0x188>
 80103ae:	065f      	lsls	r7, r3, #25
 80103b0:	bf48      	it	mi
 80103b2:	b2ad      	uxthmi	r5, r5
 80103b4:	6031      	str	r1, [r6, #0]
 80103b6:	07d9      	lsls	r1, r3, #31
 80103b8:	bf44      	itt	mi
 80103ba:	f043 0320 	orrmi.w	r3, r3, #32
 80103be:	6023      	strmi	r3, [r4, #0]
 80103c0:	b11d      	cbz	r5, 80103ca <_printf_i+0x19e>
 80103c2:	2310      	movs	r3, #16
 80103c4:	e7ac      	b.n	8010320 <_printf_i+0xf4>
 80103c6:	4827      	ldr	r0, [pc, #156]	@ (8010464 <_printf_i+0x238>)
 80103c8:	e7e9      	b.n	801039e <_printf_i+0x172>
 80103ca:	6823      	ldr	r3, [r4, #0]
 80103cc:	f023 0320 	bic.w	r3, r3, #32
 80103d0:	6023      	str	r3, [r4, #0]
 80103d2:	e7f6      	b.n	80103c2 <_printf_i+0x196>
 80103d4:	4616      	mov	r6, r2
 80103d6:	e7bd      	b.n	8010354 <_printf_i+0x128>
 80103d8:	6833      	ldr	r3, [r6, #0]
 80103da:	6825      	ldr	r5, [r4, #0]
 80103dc:	6961      	ldr	r1, [r4, #20]
 80103de:	1d18      	adds	r0, r3, #4
 80103e0:	6030      	str	r0, [r6, #0]
 80103e2:	062e      	lsls	r6, r5, #24
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	d501      	bpl.n	80103ec <_printf_i+0x1c0>
 80103e8:	6019      	str	r1, [r3, #0]
 80103ea:	e002      	b.n	80103f2 <_printf_i+0x1c6>
 80103ec:	0668      	lsls	r0, r5, #25
 80103ee:	d5fb      	bpl.n	80103e8 <_printf_i+0x1bc>
 80103f0:	8019      	strh	r1, [r3, #0]
 80103f2:	2300      	movs	r3, #0
 80103f4:	6123      	str	r3, [r4, #16]
 80103f6:	4616      	mov	r6, r2
 80103f8:	e7bc      	b.n	8010374 <_printf_i+0x148>
 80103fa:	6833      	ldr	r3, [r6, #0]
 80103fc:	1d1a      	adds	r2, r3, #4
 80103fe:	6032      	str	r2, [r6, #0]
 8010400:	681e      	ldr	r6, [r3, #0]
 8010402:	6862      	ldr	r2, [r4, #4]
 8010404:	2100      	movs	r1, #0
 8010406:	4630      	mov	r0, r6
 8010408:	f7ef ff0a 	bl	8000220 <memchr>
 801040c:	b108      	cbz	r0, 8010412 <_printf_i+0x1e6>
 801040e:	1b80      	subs	r0, r0, r6
 8010410:	6060      	str	r0, [r4, #4]
 8010412:	6863      	ldr	r3, [r4, #4]
 8010414:	6123      	str	r3, [r4, #16]
 8010416:	2300      	movs	r3, #0
 8010418:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801041c:	e7aa      	b.n	8010374 <_printf_i+0x148>
 801041e:	6923      	ldr	r3, [r4, #16]
 8010420:	4632      	mov	r2, r6
 8010422:	4649      	mov	r1, r9
 8010424:	4640      	mov	r0, r8
 8010426:	47d0      	blx	sl
 8010428:	3001      	adds	r0, #1
 801042a:	d0ad      	beq.n	8010388 <_printf_i+0x15c>
 801042c:	6823      	ldr	r3, [r4, #0]
 801042e:	079b      	lsls	r3, r3, #30
 8010430:	d413      	bmi.n	801045a <_printf_i+0x22e>
 8010432:	68e0      	ldr	r0, [r4, #12]
 8010434:	9b03      	ldr	r3, [sp, #12]
 8010436:	4298      	cmp	r0, r3
 8010438:	bfb8      	it	lt
 801043a:	4618      	movlt	r0, r3
 801043c:	e7a6      	b.n	801038c <_printf_i+0x160>
 801043e:	2301      	movs	r3, #1
 8010440:	4632      	mov	r2, r6
 8010442:	4649      	mov	r1, r9
 8010444:	4640      	mov	r0, r8
 8010446:	47d0      	blx	sl
 8010448:	3001      	adds	r0, #1
 801044a:	d09d      	beq.n	8010388 <_printf_i+0x15c>
 801044c:	3501      	adds	r5, #1
 801044e:	68e3      	ldr	r3, [r4, #12]
 8010450:	9903      	ldr	r1, [sp, #12]
 8010452:	1a5b      	subs	r3, r3, r1
 8010454:	42ab      	cmp	r3, r5
 8010456:	dcf2      	bgt.n	801043e <_printf_i+0x212>
 8010458:	e7eb      	b.n	8010432 <_printf_i+0x206>
 801045a:	2500      	movs	r5, #0
 801045c:	f104 0619 	add.w	r6, r4, #25
 8010460:	e7f5      	b.n	801044e <_printf_i+0x222>
 8010462:	bf00      	nop
 8010464:	0801247d 	.word	0x0801247d
 8010468:	0801248e 	.word	0x0801248e

0801046c <__svfiscanf_r>:
 801046c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010470:	461d      	mov	r5, r3
 8010472:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8010474:	07df      	lsls	r7, r3, #31
 8010476:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 801047a:	4606      	mov	r6, r0
 801047c:	460c      	mov	r4, r1
 801047e:	4691      	mov	r9, r2
 8010480:	d405      	bmi.n	801048e <__svfiscanf_r+0x22>
 8010482:	898b      	ldrh	r3, [r1, #12]
 8010484:	0598      	lsls	r0, r3, #22
 8010486:	d402      	bmi.n	801048e <__svfiscanf_r+0x22>
 8010488:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 801048a:	f7ff fcc4 	bl	800fe16 <__retarget_lock_acquire_recursive>
 801048e:	2300      	movs	r3, #0
 8010490:	e9cd 3344 	strd	r3, r3, [sp, #272]	@ 0x110
 8010494:	4ba7      	ldr	r3, [pc, #668]	@ (8010734 <__svfiscanf_r+0x2c8>)
 8010496:	93a0      	str	r3, [sp, #640]	@ 0x280
 8010498:	f10d 0804 	add.w	r8, sp, #4
 801049c:	4ba6      	ldr	r3, [pc, #664]	@ (8010738 <__svfiscanf_r+0x2cc>)
 801049e:	4fa7      	ldr	r7, [pc, #668]	@ (801073c <__svfiscanf_r+0x2d0>)
 80104a0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80104a4:	93a1      	str	r3, [sp, #644]	@ 0x284
 80104a6:	9500      	str	r5, [sp, #0]
 80104a8:	f899 3000 	ldrb.w	r3, [r9]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	f000 816c 	beq.w	801078a <__svfiscanf_r+0x31e>
 80104b2:	5cf9      	ldrb	r1, [r7, r3]
 80104b4:	f011 0108 	ands.w	r1, r1, #8
 80104b8:	f109 0501 	add.w	r5, r9, #1
 80104bc:	d019      	beq.n	80104f2 <__svfiscanf_r+0x86>
 80104be:	6863      	ldr	r3, [r4, #4]
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	dd0f      	ble.n	80104e4 <__svfiscanf_r+0x78>
 80104c4:	6823      	ldr	r3, [r4, #0]
 80104c6:	781a      	ldrb	r2, [r3, #0]
 80104c8:	5cba      	ldrb	r2, [r7, r2]
 80104ca:	0711      	lsls	r1, r2, #28
 80104cc:	d401      	bmi.n	80104d2 <__svfiscanf_r+0x66>
 80104ce:	46a9      	mov	r9, r5
 80104d0:	e7ea      	b.n	80104a8 <__svfiscanf_r+0x3c>
 80104d2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80104d4:	3201      	adds	r2, #1
 80104d6:	9245      	str	r2, [sp, #276]	@ 0x114
 80104d8:	6862      	ldr	r2, [r4, #4]
 80104da:	3301      	adds	r3, #1
 80104dc:	3a01      	subs	r2, #1
 80104de:	6062      	str	r2, [r4, #4]
 80104e0:	6023      	str	r3, [r4, #0]
 80104e2:	e7ec      	b.n	80104be <__svfiscanf_r+0x52>
 80104e4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80104e6:	4621      	mov	r1, r4
 80104e8:	4630      	mov	r0, r6
 80104ea:	4798      	blx	r3
 80104ec:	2800      	cmp	r0, #0
 80104ee:	d0e9      	beq.n	80104c4 <__svfiscanf_r+0x58>
 80104f0:	e7ed      	b.n	80104ce <__svfiscanf_r+0x62>
 80104f2:	2b25      	cmp	r3, #37	@ 0x25
 80104f4:	d012      	beq.n	801051c <__svfiscanf_r+0xb0>
 80104f6:	4699      	mov	r9, r3
 80104f8:	6863      	ldr	r3, [r4, #4]
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	f340 8095 	ble.w	801062a <__svfiscanf_r+0x1be>
 8010500:	6822      	ldr	r2, [r4, #0]
 8010502:	7813      	ldrb	r3, [r2, #0]
 8010504:	454b      	cmp	r3, r9
 8010506:	f040 8140 	bne.w	801078a <__svfiscanf_r+0x31e>
 801050a:	6863      	ldr	r3, [r4, #4]
 801050c:	3b01      	subs	r3, #1
 801050e:	6063      	str	r3, [r4, #4]
 8010510:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8010512:	3201      	adds	r2, #1
 8010514:	3301      	adds	r3, #1
 8010516:	6022      	str	r2, [r4, #0]
 8010518:	9345      	str	r3, [sp, #276]	@ 0x114
 801051a:	e7d8      	b.n	80104ce <__svfiscanf_r+0x62>
 801051c:	9141      	str	r1, [sp, #260]	@ 0x104
 801051e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8010520:	f899 3001 	ldrb.w	r3, [r9, #1]
 8010524:	2b2a      	cmp	r3, #42	@ 0x2a
 8010526:	bf02      	ittt	eq
 8010528:	2310      	moveq	r3, #16
 801052a:	9341      	streq	r3, [sp, #260]	@ 0x104
 801052c:	f109 0502 	addeq.w	r5, r9, #2
 8010530:	220a      	movs	r2, #10
 8010532:	46a9      	mov	r9, r5
 8010534:	f819 1b01 	ldrb.w	r1, [r9], #1
 8010538:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801053c:	2b09      	cmp	r3, #9
 801053e:	d91f      	bls.n	8010580 <__svfiscanf_r+0x114>
 8010540:	f8df a1fc 	ldr.w	sl, [pc, #508]	@ 8010740 <__svfiscanf_r+0x2d4>
 8010544:	2203      	movs	r2, #3
 8010546:	4650      	mov	r0, sl
 8010548:	f7ef fe6a 	bl	8000220 <memchr>
 801054c:	b138      	cbz	r0, 801055e <__svfiscanf_r+0xf2>
 801054e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010550:	eba0 000a 	sub.w	r0, r0, sl
 8010554:	2301      	movs	r3, #1
 8010556:	4083      	lsls	r3, r0
 8010558:	4313      	orrs	r3, r2
 801055a:	9341      	str	r3, [sp, #260]	@ 0x104
 801055c:	464d      	mov	r5, r9
 801055e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010562:	2b78      	cmp	r3, #120	@ 0x78
 8010564:	d807      	bhi.n	8010576 <__svfiscanf_r+0x10a>
 8010566:	2b57      	cmp	r3, #87	@ 0x57
 8010568:	d811      	bhi.n	801058e <__svfiscanf_r+0x122>
 801056a:	2b25      	cmp	r3, #37	@ 0x25
 801056c:	d0c3      	beq.n	80104f6 <__svfiscanf_r+0x8a>
 801056e:	d857      	bhi.n	8010620 <__svfiscanf_r+0x1b4>
 8010570:	2b00      	cmp	r3, #0
 8010572:	f000 80c1 	beq.w	80106f8 <__svfiscanf_r+0x28c>
 8010576:	2303      	movs	r3, #3
 8010578:	9347      	str	r3, [sp, #284]	@ 0x11c
 801057a:	230a      	movs	r3, #10
 801057c:	9342      	str	r3, [sp, #264]	@ 0x108
 801057e:	e07e      	b.n	801067e <__svfiscanf_r+0x212>
 8010580:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8010582:	fb02 1103 	mla	r1, r2, r3, r1
 8010586:	3930      	subs	r1, #48	@ 0x30
 8010588:	9143      	str	r1, [sp, #268]	@ 0x10c
 801058a:	464d      	mov	r5, r9
 801058c:	e7d1      	b.n	8010532 <__svfiscanf_r+0xc6>
 801058e:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8010592:	2a20      	cmp	r2, #32
 8010594:	d8ef      	bhi.n	8010576 <__svfiscanf_r+0x10a>
 8010596:	a101      	add	r1, pc, #4	@ (adr r1, 801059c <__svfiscanf_r+0x130>)
 8010598:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801059c:	0801065d 	.word	0x0801065d
 80105a0:	08010577 	.word	0x08010577
 80105a4:	08010577 	.word	0x08010577
 80105a8:	080106b7 	.word	0x080106b7
 80105ac:	08010577 	.word	0x08010577
 80105b0:	08010577 	.word	0x08010577
 80105b4:	08010577 	.word	0x08010577
 80105b8:	08010577 	.word	0x08010577
 80105bc:	08010577 	.word	0x08010577
 80105c0:	08010577 	.word	0x08010577
 80105c4:	08010577 	.word	0x08010577
 80105c8:	080106cd 	.word	0x080106cd
 80105cc:	080106b3 	.word	0x080106b3
 80105d0:	08010627 	.word	0x08010627
 80105d4:	08010627 	.word	0x08010627
 80105d8:	08010627 	.word	0x08010627
 80105dc:	08010577 	.word	0x08010577
 80105e0:	0801066f 	.word	0x0801066f
 80105e4:	08010577 	.word	0x08010577
 80105e8:	08010577 	.word	0x08010577
 80105ec:	08010577 	.word	0x08010577
 80105f0:	08010577 	.word	0x08010577
 80105f4:	080106dd 	.word	0x080106dd
 80105f8:	08010677 	.word	0x08010677
 80105fc:	08010655 	.word	0x08010655
 8010600:	08010577 	.word	0x08010577
 8010604:	08010577 	.word	0x08010577
 8010608:	080106d9 	.word	0x080106d9
 801060c:	08010577 	.word	0x08010577
 8010610:	080106b3 	.word	0x080106b3
 8010614:	08010577 	.word	0x08010577
 8010618:	08010577 	.word	0x08010577
 801061c:	0801065d 	.word	0x0801065d
 8010620:	3b45      	subs	r3, #69	@ 0x45
 8010622:	2b02      	cmp	r3, #2
 8010624:	d8a7      	bhi.n	8010576 <__svfiscanf_r+0x10a>
 8010626:	2305      	movs	r3, #5
 8010628:	e028      	b.n	801067c <__svfiscanf_r+0x210>
 801062a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801062c:	4621      	mov	r1, r4
 801062e:	4630      	mov	r0, r6
 8010630:	4798      	blx	r3
 8010632:	2800      	cmp	r0, #0
 8010634:	f43f af64 	beq.w	8010500 <__svfiscanf_r+0x94>
 8010638:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801063a:	07da      	lsls	r2, r3, #31
 801063c:	f140 809d 	bpl.w	801077a <__svfiscanf_r+0x30e>
 8010640:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8010642:	2800      	cmp	r0, #0
 8010644:	d061      	beq.n	801070a <__svfiscanf_r+0x29e>
 8010646:	89a3      	ldrh	r3, [r4, #12]
 8010648:	0659      	lsls	r1, r3, #25
 801064a:	d45e      	bmi.n	801070a <__svfiscanf_r+0x29e>
 801064c:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8010650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010654:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010656:	f042 0220 	orr.w	r2, r2, #32
 801065a:	9241      	str	r2, [sp, #260]	@ 0x104
 801065c:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801065e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010662:	9241      	str	r2, [sp, #260]	@ 0x104
 8010664:	2210      	movs	r2, #16
 8010666:	2b6e      	cmp	r3, #110	@ 0x6e
 8010668:	9242      	str	r2, [sp, #264]	@ 0x108
 801066a:	d902      	bls.n	8010672 <__svfiscanf_r+0x206>
 801066c:	e005      	b.n	801067a <__svfiscanf_r+0x20e>
 801066e:	2300      	movs	r3, #0
 8010670:	9342      	str	r3, [sp, #264]	@ 0x108
 8010672:	2303      	movs	r3, #3
 8010674:	e002      	b.n	801067c <__svfiscanf_r+0x210>
 8010676:	2308      	movs	r3, #8
 8010678:	9342      	str	r3, [sp, #264]	@ 0x108
 801067a:	2304      	movs	r3, #4
 801067c:	9347      	str	r3, [sp, #284]	@ 0x11c
 801067e:	6863      	ldr	r3, [r4, #4]
 8010680:	2b00      	cmp	r3, #0
 8010682:	dd45      	ble.n	8010710 <__svfiscanf_r+0x2a4>
 8010684:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010686:	0659      	lsls	r1, r3, #25
 8010688:	d404      	bmi.n	8010694 <__svfiscanf_r+0x228>
 801068a:	6823      	ldr	r3, [r4, #0]
 801068c:	781a      	ldrb	r2, [r3, #0]
 801068e:	5cba      	ldrb	r2, [r7, r2]
 8010690:	0712      	lsls	r2, r2, #28
 8010692:	d444      	bmi.n	801071e <__svfiscanf_r+0x2b2>
 8010694:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8010696:	2b02      	cmp	r3, #2
 8010698:	dc5b      	bgt.n	8010752 <__svfiscanf_r+0x2e6>
 801069a:	466b      	mov	r3, sp
 801069c:	4622      	mov	r2, r4
 801069e:	a941      	add	r1, sp, #260	@ 0x104
 80106a0:	4630      	mov	r0, r6
 80106a2:	f000 f893 	bl	80107cc <_scanf_chars>
 80106a6:	2801      	cmp	r0, #1
 80106a8:	d06f      	beq.n	801078a <__svfiscanf_r+0x31e>
 80106aa:	2802      	cmp	r0, #2
 80106ac:	f47f af0f 	bne.w	80104ce <__svfiscanf_r+0x62>
 80106b0:	e7c2      	b.n	8010638 <__svfiscanf_r+0x1cc>
 80106b2:	220a      	movs	r2, #10
 80106b4:	e7d7      	b.n	8010666 <__svfiscanf_r+0x1fa>
 80106b6:	4629      	mov	r1, r5
 80106b8:	4640      	mov	r0, r8
 80106ba:	f000 fb99 	bl	8010df0 <__sccl>
 80106be:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80106c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80106c4:	9341      	str	r3, [sp, #260]	@ 0x104
 80106c6:	4605      	mov	r5, r0
 80106c8:	2301      	movs	r3, #1
 80106ca:	e7d7      	b.n	801067c <__svfiscanf_r+0x210>
 80106cc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80106ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80106d2:	9341      	str	r3, [sp, #260]	@ 0x104
 80106d4:	2300      	movs	r3, #0
 80106d6:	e7d1      	b.n	801067c <__svfiscanf_r+0x210>
 80106d8:	2302      	movs	r3, #2
 80106da:	e7cf      	b.n	801067c <__svfiscanf_r+0x210>
 80106dc:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80106de:	06c3      	lsls	r3, r0, #27
 80106e0:	f53f aef5 	bmi.w	80104ce <__svfiscanf_r+0x62>
 80106e4:	9b00      	ldr	r3, [sp, #0]
 80106e6:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80106e8:	1d19      	adds	r1, r3, #4
 80106ea:	9100      	str	r1, [sp, #0]
 80106ec:	681b      	ldr	r3, [r3, #0]
 80106ee:	07c0      	lsls	r0, r0, #31
 80106f0:	bf4c      	ite	mi
 80106f2:	801a      	strhmi	r2, [r3, #0]
 80106f4:	601a      	strpl	r2, [r3, #0]
 80106f6:	e6ea      	b.n	80104ce <__svfiscanf_r+0x62>
 80106f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80106fa:	07de      	lsls	r6, r3, #31
 80106fc:	d405      	bmi.n	801070a <__svfiscanf_r+0x29e>
 80106fe:	89a3      	ldrh	r3, [r4, #12]
 8010700:	059d      	lsls	r5, r3, #22
 8010702:	d402      	bmi.n	801070a <__svfiscanf_r+0x29e>
 8010704:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010706:	f7ff fb87 	bl	800fe18 <__retarget_lock_release_recursive>
 801070a:	f04f 30ff 	mov.w	r0, #4294967295
 801070e:	e79d      	b.n	801064c <__svfiscanf_r+0x1e0>
 8010710:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010712:	4621      	mov	r1, r4
 8010714:	4630      	mov	r0, r6
 8010716:	4798      	blx	r3
 8010718:	2800      	cmp	r0, #0
 801071a:	d0b3      	beq.n	8010684 <__svfiscanf_r+0x218>
 801071c:	e78c      	b.n	8010638 <__svfiscanf_r+0x1cc>
 801071e:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8010720:	3201      	adds	r2, #1
 8010722:	9245      	str	r2, [sp, #276]	@ 0x114
 8010724:	6862      	ldr	r2, [r4, #4]
 8010726:	3a01      	subs	r2, #1
 8010728:	2a00      	cmp	r2, #0
 801072a:	6062      	str	r2, [r4, #4]
 801072c:	dd0a      	ble.n	8010744 <__svfiscanf_r+0x2d8>
 801072e:	3301      	adds	r3, #1
 8010730:	6023      	str	r3, [r4, #0]
 8010732:	e7aa      	b.n	801068a <__svfiscanf_r+0x21e>
 8010734:	08010ed7 	.word	0x08010ed7
 8010738:	08010d09 	.word	0x08010d09
 801073c:	080124bb 	.word	0x080124bb
 8010740:	08012472 	.word	0x08012472
 8010744:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010746:	4621      	mov	r1, r4
 8010748:	4630      	mov	r0, r6
 801074a:	4798      	blx	r3
 801074c:	2800      	cmp	r0, #0
 801074e:	d09c      	beq.n	801068a <__svfiscanf_r+0x21e>
 8010750:	e772      	b.n	8010638 <__svfiscanf_r+0x1cc>
 8010752:	2b04      	cmp	r3, #4
 8010754:	dc06      	bgt.n	8010764 <__svfiscanf_r+0x2f8>
 8010756:	466b      	mov	r3, sp
 8010758:	4622      	mov	r2, r4
 801075a:	a941      	add	r1, sp, #260	@ 0x104
 801075c:	4630      	mov	r0, r6
 801075e:	f000 f88f 	bl	8010880 <_scanf_i>
 8010762:	e7a0      	b.n	80106a6 <__svfiscanf_r+0x23a>
 8010764:	4b0e      	ldr	r3, [pc, #56]	@ (80107a0 <__svfiscanf_r+0x334>)
 8010766:	2b00      	cmp	r3, #0
 8010768:	f43f aeb1 	beq.w	80104ce <__svfiscanf_r+0x62>
 801076c:	466b      	mov	r3, sp
 801076e:	4622      	mov	r2, r4
 8010770:	a941      	add	r1, sp, #260	@ 0x104
 8010772:	4630      	mov	r0, r6
 8010774:	f3af 8000 	nop.w
 8010778:	e795      	b.n	80106a6 <__svfiscanf_r+0x23a>
 801077a:	89a3      	ldrh	r3, [r4, #12]
 801077c:	0598      	lsls	r0, r3, #22
 801077e:	f53f af5f 	bmi.w	8010640 <__svfiscanf_r+0x1d4>
 8010782:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010784:	f7ff fb48 	bl	800fe18 <__retarget_lock_release_recursive>
 8010788:	e75a      	b.n	8010640 <__svfiscanf_r+0x1d4>
 801078a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801078c:	07da      	lsls	r2, r3, #31
 801078e:	d405      	bmi.n	801079c <__svfiscanf_r+0x330>
 8010790:	89a3      	ldrh	r3, [r4, #12]
 8010792:	059b      	lsls	r3, r3, #22
 8010794:	d402      	bmi.n	801079c <__svfiscanf_r+0x330>
 8010796:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010798:	f7ff fb3e 	bl	800fe18 <__retarget_lock_release_recursive>
 801079c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801079e:	e755      	b.n	801064c <__svfiscanf_r+0x1e0>
 80107a0:	00000000 	.word	0x00000000

080107a4 <_vfiscanf_r>:
 80107a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107a8:	460d      	mov	r5, r1
 80107aa:	4616      	mov	r6, r2
 80107ac:	461f      	mov	r7, r3
 80107ae:	4604      	mov	r4, r0
 80107b0:	b118      	cbz	r0, 80107ba <_vfiscanf_r+0x16>
 80107b2:	6a03      	ldr	r3, [r0, #32]
 80107b4:	b90b      	cbnz	r3, 80107ba <_vfiscanf_r+0x16>
 80107b6:	f7ff f90d 	bl	800f9d4 <__sinit>
 80107ba:	463b      	mov	r3, r7
 80107bc:	4632      	mov	r2, r6
 80107be:	4629      	mov	r1, r5
 80107c0:	4620      	mov	r0, r4
 80107c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80107c6:	f7ff be51 	b.w	801046c <__svfiscanf_r>
	...

080107cc <_scanf_chars>:
 80107cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80107d0:	4615      	mov	r5, r2
 80107d2:	688a      	ldr	r2, [r1, #8]
 80107d4:	4680      	mov	r8, r0
 80107d6:	460c      	mov	r4, r1
 80107d8:	b932      	cbnz	r2, 80107e8 <_scanf_chars+0x1c>
 80107da:	698a      	ldr	r2, [r1, #24]
 80107dc:	2a00      	cmp	r2, #0
 80107de:	bf14      	ite	ne
 80107e0:	f04f 32ff 	movne.w	r2, #4294967295
 80107e4:	2201      	moveq	r2, #1
 80107e6:	608a      	str	r2, [r1, #8]
 80107e8:	6822      	ldr	r2, [r4, #0]
 80107ea:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 801087c <_scanf_chars+0xb0>
 80107ee:	06d1      	lsls	r1, r2, #27
 80107f0:	bf5f      	itttt	pl
 80107f2:	681a      	ldrpl	r2, [r3, #0]
 80107f4:	1d11      	addpl	r1, r2, #4
 80107f6:	6019      	strpl	r1, [r3, #0]
 80107f8:	6816      	ldrpl	r6, [r2, #0]
 80107fa:	2700      	movs	r7, #0
 80107fc:	69a0      	ldr	r0, [r4, #24]
 80107fe:	b188      	cbz	r0, 8010824 <_scanf_chars+0x58>
 8010800:	2801      	cmp	r0, #1
 8010802:	d107      	bne.n	8010814 <_scanf_chars+0x48>
 8010804:	682b      	ldr	r3, [r5, #0]
 8010806:	781a      	ldrb	r2, [r3, #0]
 8010808:	6963      	ldr	r3, [r4, #20]
 801080a:	5c9b      	ldrb	r3, [r3, r2]
 801080c:	b953      	cbnz	r3, 8010824 <_scanf_chars+0x58>
 801080e:	2f00      	cmp	r7, #0
 8010810:	d031      	beq.n	8010876 <_scanf_chars+0xaa>
 8010812:	e022      	b.n	801085a <_scanf_chars+0x8e>
 8010814:	2802      	cmp	r0, #2
 8010816:	d120      	bne.n	801085a <_scanf_chars+0x8e>
 8010818:	682b      	ldr	r3, [r5, #0]
 801081a:	781b      	ldrb	r3, [r3, #0]
 801081c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8010820:	071b      	lsls	r3, r3, #28
 8010822:	d41a      	bmi.n	801085a <_scanf_chars+0x8e>
 8010824:	6823      	ldr	r3, [r4, #0]
 8010826:	06da      	lsls	r2, r3, #27
 8010828:	bf5e      	ittt	pl
 801082a:	682b      	ldrpl	r3, [r5, #0]
 801082c:	781b      	ldrbpl	r3, [r3, #0]
 801082e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8010832:	682a      	ldr	r2, [r5, #0]
 8010834:	686b      	ldr	r3, [r5, #4]
 8010836:	3201      	adds	r2, #1
 8010838:	602a      	str	r2, [r5, #0]
 801083a:	68a2      	ldr	r2, [r4, #8]
 801083c:	3b01      	subs	r3, #1
 801083e:	3a01      	subs	r2, #1
 8010840:	606b      	str	r3, [r5, #4]
 8010842:	3701      	adds	r7, #1
 8010844:	60a2      	str	r2, [r4, #8]
 8010846:	b142      	cbz	r2, 801085a <_scanf_chars+0x8e>
 8010848:	2b00      	cmp	r3, #0
 801084a:	dcd7      	bgt.n	80107fc <_scanf_chars+0x30>
 801084c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010850:	4629      	mov	r1, r5
 8010852:	4640      	mov	r0, r8
 8010854:	4798      	blx	r3
 8010856:	2800      	cmp	r0, #0
 8010858:	d0d0      	beq.n	80107fc <_scanf_chars+0x30>
 801085a:	6823      	ldr	r3, [r4, #0]
 801085c:	f013 0310 	ands.w	r3, r3, #16
 8010860:	d105      	bne.n	801086e <_scanf_chars+0xa2>
 8010862:	68e2      	ldr	r2, [r4, #12]
 8010864:	3201      	adds	r2, #1
 8010866:	60e2      	str	r2, [r4, #12]
 8010868:	69a2      	ldr	r2, [r4, #24]
 801086a:	b102      	cbz	r2, 801086e <_scanf_chars+0xa2>
 801086c:	7033      	strb	r3, [r6, #0]
 801086e:	6923      	ldr	r3, [r4, #16]
 8010870:	443b      	add	r3, r7
 8010872:	6123      	str	r3, [r4, #16]
 8010874:	2000      	movs	r0, #0
 8010876:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801087a:	bf00      	nop
 801087c:	080124bb 	.word	0x080124bb

08010880 <_scanf_i>:
 8010880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010884:	4698      	mov	r8, r3
 8010886:	4b74      	ldr	r3, [pc, #464]	@ (8010a58 <_scanf_i+0x1d8>)
 8010888:	460c      	mov	r4, r1
 801088a:	4682      	mov	sl, r0
 801088c:	4616      	mov	r6, r2
 801088e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010892:	b087      	sub	sp, #28
 8010894:	ab03      	add	r3, sp, #12
 8010896:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801089a:	4b70      	ldr	r3, [pc, #448]	@ (8010a5c <_scanf_i+0x1dc>)
 801089c:	69a1      	ldr	r1, [r4, #24]
 801089e:	4a70      	ldr	r2, [pc, #448]	@ (8010a60 <_scanf_i+0x1e0>)
 80108a0:	2903      	cmp	r1, #3
 80108a2:	bf08      	it	eq
 80108a4:	461a      	moveq	r2, r3
 80108a6:	68a3      	ldr	r3, [r4, #8]
 80108a8:	9201      	str	r2, [sp, #4]
 80108aa:	1e5a      	subs	r2, r3, #1
 80108ac:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80108b0:	bf88      	it	hi
 80108b2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80108b6:	4627      	mov	r7, r4
 80108b8:	bf82      	ittt	hi
 80108ba:	eb03 0905 	addhi.w	r9, r3, r5
 80108be:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80108c2:	60a3      	strhi	r3, [r4, #8]
 80108c4:	f857 3b1c 	ldr.w	r3, [r7], #28
 80108c8:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80108cc:	bf98      	it	ls
 80108ce:	f04f 0900 	movls.w	r9, #0
 80108d2:	6023      	str	r3, [r4, #0]
 80108d4:	463d      	mov	r5, r7
 80108d6:	f04f 0b00 	mov.w	fp, #0
 80108da:	6831      	ldr	r1, [r6, #0]
 80108dc:	ab03      	add	r3, sp, #12
 80108de:	7809      	ldrb	r1, [r1, #0]
 80108e0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80108e4:	2202      	movs	r2, #2
 80108e6:	f7ef fc9b 	bl	8000220 <memchr>
 80108ea:	b328      	cbz	r0, 8010938 <_scanf_i+0xb8>
 80108ec:	f1bb 0f01 	cmp.w	fp, #1
 80108f0:	d159      	bne.n	80109a6 <_scanf_i+0x126>
 80108f2:	6862      	ldr	r2, [r4, #4]
 80108f4:	b92a      	cbnz	r2, 8010902 <_scanf_i+0x82>
 80108f6:	6822      	ldr	r2, [r4, #0]
 80108f8:	2108      	movs	r1, #8
 80108fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80108fe:	6061      	str	r1, [r4, #4]
 8010900:	6022      	str	r2, [r4, #0]
 8010902:	6822      	ldr	r2, [r4, #0]
 8010904:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8010908:	6022      	str	r2, [r4, #0]
 801090a:	68a2      	ldr	r2, [r4, #8]
 801090c:	1e51      	subs	r1, r2, #1
 801090e:	60a1      	str	r1, [r4, #8]
 8010910:	b192      	cbz	r2, 8010938 <_scanf_i+0xb8>
 8010912:	6832      	ldr	r2, [r6, #0]
 8010914:	1c51      	adds	r1, r2, #1
 8010916:	6031      	str	r1, [r6, #0]
 8010918:	7812      	ldrb	r2, [r2, #0]
 801091a:	f805 2b01 	strb.w	r2, [r5], #1
 801091e:	6872      	ldr	r2, [r6, #4]
 8010920:	3a01      	subs	r2, #1
 8010922:	2a00      	cmp	r2, #0
 8010924:	6072      	str	r2, [r6, #4]
 8010926:	dc07      	bgt.n	8010938 <_scanf_i+0xb8>
 8010928:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801092c:	4631      	mov	r1, r6
 801092e:	4650      	mov	r0, sl
 8010930:	4790      	blx	r2
 8010932:	2800      	cmp	r0, #0
 8010934:	f040 8085 	bne.w	8010a42 <_scanf_i+0x1c2>
 8010938:	f10b 0b01 	add.w	fp, fp, #1
 801093c:	f1bb 0f03 	cmp.w	fp, #3
 8010940:	d1cb      	bne.n	80108da <_scanf_i+0x5a>
 8010942:	6863      	ldr	r3, [r4, #4]
 8010944:	b90b      	cbnz	r3, 801094a <_scanf_i+0xca>
 8010946:	230a      	movs	r3, #10
 8010948:	6063      	str	r3, [r4, #4]
 801094a:	6863      	ldr	r3, [r4, #4]
 801094c:	4945      	ldr	r1, [pc, #276]	@ (8010a64 <_scanf_i+0x1e4>)
 801094e:	6960      	ldr	r0, [r4, #20]
 8010950:	1ac9      	subs	r1, r1, r3
 8010952:	f000 fa4d 	bl	8010df0 <__sccl>
 8010956:	f04f 0b00 	mov.w	fp, #0
 801095a:	68a3      	ldr	r3, [r4, #8]
 801095c:	6822      	ldr	r2, [r4, #0]
 801095e:	2b00      	cmp	r3, #0
 8010960:	d03d      	beq.n	80109de <_scanf_i+0x15e>
 8010962:	6831      	ldr	r1, [r6, #0]
 8010964:	6960      	ldr	r0, [r4, #20]
 8010966:	f891 c000 	ldrb.w	ip, [r1]
 801096a:	f810 000c 	ldrb.w	r0, [r0, ip]
 801096e:	2800      	cmp	r0, #0
 8010970:	d035      	beq.n	80109de <_scanf_i+0x15e>
 8010972:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8010976:	d124      	bne.n	80109c2 <_scanf_i+0x142>
 8010978:	0510      	lsls	r0, r2, #20
 801097a:	d522      	bpl.n	80109c2 <_scanf_i+0x142>
 801097c:	f10b 0b01 	add.w	fp, fp, #1
 8010980:	f1b9 0f00 	cmp.w	r9, #0
 8010984:	d003      	beq.n	801098e <_scanf_i+0x10e>
 8010986:	3301      	adds	r3, #1
 8010988:	f109 39ff 	add.w	r9, r9, #4294967295
 801098c:	60a3      	str	r3, [r4, #8]
 801098e:	6873      	ldr	r3, [r6, #4]
 8010990:	3b01      	subs	r3, #1
 8010992:	2b00      	cmp	r3, #0
 8010994:	6073      	str	r3, [r6, #4]
 8010996:	dd1b      	ble.n	80109d0 <_scanf_i+0x150>
 8010998:	6833      	ldr	r3, [r6, #0]
 801099a:	3301      	adds	r3, #1
 801099c:	6033      	str	r3, [r6, #0]
 801099e:	68a3      	ldr	r3, [r4, #8]
 80109a0:	3b01      	subs	r3, #1
 80109a2:	60a3      	str	r3, [r4, #8]
 80109a4:	e7d9      	b.n	801095a <_scanf_i+0xda>
 80109a6:	f1bb 0f02 	cmp.w	fp, #2
 80109aa:	d1ae      	bne.n	801090a <_scanf_i+0x8a>
 80109ac:	6822      	ldr	r2, [r4, #0]
 80109ae:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80109b2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80109b6:	d1bf      	bne.n	8010938 <_scanf_i+0xb8>
 80109b8:	2110      	movs	r1, #16
 80109ba:	6061      	str	r1, [r4, #4]
 80109bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80109c0:	e7a2      	b.n	8010908 <_scanf_i+0x88>
 80109c2:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80109c6:	6022      	str	r2, [r4, #0]
 80109c8:	780b      	ldrb	r3, [r1, #0]
 80109ca:	f805 3b01 	strb.w	r3, [r5], #1
 80109ce:	e7de      	b.n	801098e <_scanf_i+0x10e>
 80109d0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80109d4:	4631      	mov	r1, r6
 80109d6:	4650      	mov	r0, sl
 80109d8:	4798      	blx	r3
 80109da:	2800      	cmp	r0, #0
 80109dc:	d0df      	beq.n	801099e <_scanf_i+0x11e>
 80109de:	6823      	ldr	r3, [r4, #0]
 80109e0:	05d9      	lsls	r1, r3, #23
 80109e2:	d50d      	bpl.n	8010a00 <_scanf_i+0x180>
 80109e4:	42bd      	cmp	r5, r7
 80109e6:	d909      	bls.n	80109fc <_scanf_i+0x17c>
 80109e8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80109ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80109f0:	4632      	mov	r2, r6
 80109f2:	4650      	mov	r0, sl
 80109f4:	4798      	blx	r3
 80109f6:	f105 39ff 	add.w	r9, r5, #4294967295
 80109fa:	464d      	mov	r5, r9
 80109fc:	42bd      	cmp	r5, r7
 80109fe:	d028      	beq.n	8010a52 <_scanf_i+0x1d2>
 8010a00:	6822      	ldr	r2, [r4, #0]
 8010a02:	f012 0210 	ands.w	r2, r2, #16
 8010a06:	d113      	bne.n	8010a30 <_scanf_i+0x1b0>
 8010a08:	702a      	strb	r2, [r5, #0]
 8010a0a:	6863      	ldr	r3, [r4, #4]
 8010a0c:	9e01      	ldr	r6, [sp, #4]
 8010a0e:	4639      	mov	r1, r7
 8010a10:	4650      	mov	r0, sl
 8010a12:	47b0      	blx	r6
 8010a14:	f8d8 3000 	ldr.w	r3, [r8]
 8010a18:	6821      	ldr	r1, [r4, #0]
 8010a1a:	1d1a      	adds	r2, r3, #4
 8010a1c:	f8c8 2000 	str.w	r2, [r8]
 8010a20:	f011 0f20 	tst.w	r1, #32
 8010a24:	681b      	ldr	r3, [r3, #0]
 8010a26:	d00f      	beq.n	8010a48 <_scanf_i+0x1c8>
 8010a28:	6018      	str	r0, [r3, #0]
 8010a2a:	68e3      	ldr	r3, [r4, #12]
 8010a2c:	3301      	adds	r3, #1
 8010a2e:	60e3      	str	r3, [r4, #12]
 8010a30:	6923      	ldr	r3, [r4, #16]
 8010a32:	1bed      	subs	r5, r5, r7
 8010a34:	445d      	add	r5, fp
 8010a36:	442b      	add	r3, r5
 8010a38:	6123      	str	r3, [r4, #16]
 8010a3a:	2000      	movs	r0, #0
 8010a3c:	b007      	add	sp, #28
 8010a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a42:	f04f 0b00 	mov.w	fp, #0
 8010a46:	e7ca      	b.n	80109de <_scanf_i+0x15e>
 8010a48:	07ca      	lsls	r2, r1, #31
 8010a4a:	bf4c      	ite	mi
 8010a4c:	8018      	strhmi	r0, [r3, #0]
 8010a4e:	6018      	strpl	r0, [r3, #0]
 8010a50:	e7eb      	b.n	8010a2a <_scanf_i+0x1aa>
 8010a52:	2001      	movs	r0, #1
 8010a54:	e7f2      	b.n	8010a3c <_scanf_i+0x1bc>
 8010a56:	bf00      	nop
 8010a58:	0801222c 	.word	0x0801222c
 8010a5c:	08011169 	.word	0x08011169
 8010a60:	08011249 	.word	0x08011249
 8010a64:	080124af 	.word	0x080124af

08010a68 <__sflush_r>:
 8010a68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a70:	0716      	lsls	r6, r2, #28
 8010a72:	4605      	mov	r5, r0
 8010a74:	460c      	mov	r4, r1
 8010a76:	d454      	bmi.n	8010b22 <__sflush_r+0xba>
 8010a78:	684b      	ldr	r3, [r1, #4]
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	dc02      	bgt.n	8010a84 <__sflush_r+0x1c>
 8010a7e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	dd48      	ble.n	8010b16 <__sflush_r+0xae>
 8010a84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010a86:	2e00      	cmp	r6, #0
 8010a88:	d045      	beq.n	8010b16 <__sflush_r+0xae>
 8010a8a:	2300      	movs	r3, #0
 8010a8c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010a90:	682f      	ldr	r7, [r5, #0]
 8010a92:	6a21      	ldr	r1, [r4, #32]
 8010a94:	602b      	str	r3, [r5, #0]
 8010a96:	d030      	beq.n	8010afa <__sflush_r+0x92>
 8010a98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010a9a:	89a3      	ldrh	r3, [r4, #12]
 8010a9c:	0759      	lsls	r1, r3, #29
 8010a9e:	d505      	bpl.n	8010aac <__sflush_r+0x44>
 8010aa0:	6863      	ldr	r3, [r4, #4]
 8010aa2:	1ad2      	subs	r2, r2, r3
 8010aa4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010aa6:	b10b      	cbz	r3, 8010aac <__sflush_r+0x44>
 8010aa8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010aaa:	1ad2      	subs	r2, r2, r3
 8010aac:	2300      	movs	r3, #0
 8010aae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010ab0:	6a21      	ldr	r1, [r4, #32]
 8010ab2:	4628      	mov	r0, r5
 8010ab4:	47b0      	blx	r6
 8010ab6:	1c43      	adds	r3, r0, #1
 8010ab8:	89a3      	ldrh	r3, [r4, #12]
 8010aba:	d106      	bne.n	8010aca <__sflush_r+0x62>
 8010abc:	6829      	ldr	r1, [r5, #0]
 8010abe:	291d      	cmp	r1, #29
 8010ac0:	d82b      	bhi.n	8010b1a <__sflush_r+0xb2>
 8010ac2:	4a2a      	ldr	r2, [pc, #168]	@ (8010b6c <__sflush_r+0x104>)
 8010ac4:	410a      	asrs	r2, r1
 8010ac6:	07d6      	lsls	r6, r2, #31
 8010ac8:	d427      	bmi.n	8010b1a <__sflush_r+0xb2>
 8010aca:	2200      	movs	r2, #0
 8010acc:	6062      	str	r2, [r4, #4]
 8010ace:	04d9      	lsls	r1, r3, #19
 8010ad0:	6922      	ldr	r2, [r4, #16]
 8010ad2:	6022      	str	r2, [r4, #0]
 8010ad4:	d504      	bpl.n	8010ae0 <__sflush_r+0x78>
 8010ad6:	1c42      	adds	r2, r0, #1
 8010ad8:	d101      	bne.n	8010ade <__sflush_r+0x76>
 8010ada:	682b      	ldr	r3, [r5, #0]
 8010adc:	b903      	cbnz	r3, 8010ae0 <__sflush_r+0x78>
 8010ade:	6560      	str	r0, [r4, #84]	@ 0x54
 8010ae0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010ae2:	602f      	str	r7, [r5, #0]
 8010ae4:	b1b9      	cbz	r1, 8010b16 <__sflush_r+0xae>
 8010ae6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010aea:	4299      	cmp	r1, r3
 8010aec:	d002      	beq.n	8010af4 <__sflush_r+0x8c>
 8010aee:	4628      	mov	r0, r5
 8010af0:	f7ff f9a2 	bl	800fe38 <_free_r>
 8010af4:	2300      	movs	r3, #0
 8010af6:	6363      	str	r3, [r4, #52]	@ 0x34
 8010af8:	e00d      	b.n	8010b16 <__sflush_r+0xae>
 8010afa:	2301      	movs	r3, #1
 8010afc:	4628      	mov	r0, r5
 8010afe:	47b0      	blx	r6
 8010b00:	4602      	mov	r2, r0
 8010b02:	1c50      	adds	r0, r2, #1
 8010b04:	d1c9      	bne.n	8010a9a <__sflush_r+0x32>
 8010b06:	682b      	ldr	r3, [r5, #0]
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d0c6      	beq.n	8010a9a <__sflush_r+0x32>
 8010b0c:	2b1d      	cmp	r3, #29
 8010b0e:	d001      	beq.n	8010b14 <__sflush_r+0xac>
 8010b10:	2b16      	cmp	r3, #22
 8010b12:	d11e      	bne.n	8010b52 <__sflush_r+0xea>
 8010b14:	602f      	str	r7, [r5, #0]
 8010b16:	2000      	movs	r0, #0
 8010b18:	e022      	b.n	8010b60 <__sflush_r+0xf8>
 8010b1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010b1e:	b21b      	sxth	r3, r3
 8010b20:	e01b      	b.n	8010b5a <__sflush_r+0xf2>
 8010b22:	690f      	ldr	r7, [r1, #16]
 8010b24:	2f00      	cmp	r7, #0
 8010b26:	d0f6      	beq.n	8010b16 <__sflush_r+0xae>
 8010b28:	0793      	lsls	r3, r2, #30
 8010b2a:	680e      	ldr	r6, [r1, #0]
 8010b2c:	bf08      	it	eq
 8010b2e:	694b      	ldreq	r3, [r1, #20]
 8010b30:	600f      	str	r7, [r1, #0]
 8010b32:	bf18      	it	ne
 8010b34:	2300      	movne	r3, #0
 8010b36:	eba6 0807 	sub.w	r8, r6, r7
 8010b3a:	608b      	str	r3, [r1, #8]
 8010b3c:	f1b8 0f00 	cmp.w	r8, #0
 8010b40:	dde9      	ble.n	8010b16 <__sflush_r+0xae>
 8010b42:	6a21      	ldr	r1, [r4, #32]
 8010b44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010b46:	4643      	mov	r3, r8
 8010b48:	463a      	mov	r2, r7
 8010b4a:	4628      	mov	r0, r5
 8010b4c:	47b0      	blx	r6
 8010b4e:	2800      	cmp	r0, #0
 8010b50:	dc08      	bgt.n	8010b64 <__sflush_r+0xfc>
 8010b52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010b5a:	81a3      	strh	r3, [r4, #12]
 8010b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8010b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b64:	4407      	add	r7, r0
 8010b66:	eba8 0800 	sub.w	r8, r8, r0
 8010b6a:	e7e7      	b.n	8010b3c <__sflush_r+0xd4>
 8010b6c:	dfbffffe 	.word	0xdfbffffe

08010b70 <_fflush_r>:
 8010b70:	b538      	push	{r3, r4, r5, lr}
 8010b72:	690b      	ldr	r3, [r1, #16]
 8010b74:	4605      	mov	r5, r0
 8010b76:	460c      	mov	r4, r1
 8010b78:	b913      	cbnz	r3, 8010b80 <_fflush_r+0x10>
 8010b7a:	2500      	movs	r5, #0
 8010b7c:	4628      	mov	r0, r5
 8010b7e:	bd38      	pop	{r3, r4, r5, pc}
 8010b80:	b118      	cbz	r0, 8010b8a <_fflush_r+0x1a>
 8010b82:	6a03      	ldr	r3, [r0, #32]
 8010b84:	b90b      	cbnz	r3, 8010b8a <_fflush_r+0x1a>
 8010b86:	f7fe ff25 	bl	800f9d4 <__sinit>
 8010b8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d0f3      	beq.n	8010b7a <_fflush_r+0xa>
 8010b92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010b94:	07d0      	lsls	r0, r2, #31
 8010b96:	d404      	bmi.n	8010ba2 <_fflush_r+0x32>
 8010b98:	0599      	lsls	r1, r3, #22
 8010b9a:	d402      	bmi.n	8010ba2 <_fflush_r+0x32>
 8010b9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010b9e:	f7ff f93a 	bl	800fe16 <__retarget_lock_acquire_recursive>
 8010ba2:	4628      	mov	r0, r5
 8010ba4:	4621      	mov	r1, r4
 8010ba6:	f7ff ff5f 	bl	8010a68 <__sflush_r>
 8010baa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010bac:	07da      	lsls	r2, r3, #31
 8010bae:	4605      	mov	r5, r0
 8010bb0:	d4e4      	bmi.n	8010b7c <_fflush_r+0xc>
 8010bb2:	89a3      	ldrh	r3, [r4, #12]
 8010bb4:	059b      	lsls	r3, r3, #22
 8010bb6:	d4e1      	bmi.n	8010b7c <_fflush_r+0xc>
 8010bb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010bba:	f7ff f92d 	bl	800fe18 <__retarget_lock_release_recursive>
 8010bbe:	e7dd      	b.n	8010b7c <_fflush_r+0xc>

08010bc0 <__swhatbuf_r>:
 8010bc0:	b570      	push	{r4, r5, r6, lr}
 8010bc2:	460c      	mov	r4, r1
 8010bc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010bc8:	2900      	cmp	r1, #0
 8010bca:	b096      	sub	sp, #88	@ 0x58
 8010bcc:	4615      	mov	r5, r2
 8010bce:	461e      	mov	r6, r3
 8010bd0:	da0d      	bge.n	8010bee <__swhatbuf_r+0x2e>
 8010bd2:	89a3      	ldrh	r3, [r4, #12]
 8010bd4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010bd8:	f04f 0100 	mov.w	r1, #0
 8010bdc:	bf14      	ite	ne
 8010bde:	2340      	movne	r3, #64	@ 0x40
 8010be0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010be4:	2000      	movs	r0, #0
 8010be6:	6031      	str	r1, [r6, #0]
 8010be8:	602b      	str	r3, [r5, #0]
 8010bea:	b016      	add	sp, #88	@ 0x58
 8010bec:	bd70      	pop	{r4, r5, r6, pc}
 8010bee:	466a      	mov	r2, sp
 8010bf0:	f000 f9f0 	bl	8010fd4 <_fstat_r>
 8010bf4:	2800      	cmp	r0, #0
 8010bf6:	dbec      	blt.n	8010bd2 <__swhatbuf_r+0x12>
 8010bf8:	9901      	ldr	r1, [sp, #4]
 8010bfa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010bfe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010c02:	4259      	negs	r1, r3
 8010c04:	4159      	adcs	r1, r3
 8010c06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c0a:	e7eb      	b.n	8010be4 <__swhatbuf_r+0x24>

08010c0c <__smakebuf_r>:
 8010c0c:	898b      	ldrh	r3, [r1, #12]
 8010c0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010c10:	079d      	lsls	r5, r3, #30
 8010c12:	4606      	mov	r6, r0
 8010c14:	460c      	mov	r4, r1
 8010c16:	d507      	bpl.n	8010c28 <__smakebuf_r+0x1c>
 8010c18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010c1c:	6023      	str	r3, [r4, #0]
 8010c1e:	6123      	str	r3, [r4, #16]
 8010c20:	2301      	movs	r3, #1
 8010c22:	6163      	str	r3, [r4, #20]
 8010c24:	b003      	add	sp, #12
 8010c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c28:	ab01      	add	r3, sp, #4
 8010c2a:	466a      	mov	r2, sp
 8010c2c:	f7ff ffc8 	bl	8010bc0 <__swhatbuf_r>
 8010c30:	9f00      	ldr	r7, [sp, #0]
 8010c32:	4605      	mov	r5, r0
 8010c34:	4639      	mov	r1, r7
 8010c36:	4630      	mov	r0, r6
 8010c38:	f7fe fdb4 	bl	800f7a4 <_malloc_r>
 8010c3c:	b948      	cbnz	r0, 8010c52 <__smakebuf_r+0x46>
 8010c3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c42:	059a      	lsls	r2, r3, #22
 8010c44:	d4ee      	bmi.n	8010c24 <__smakebuf_r+0x18>
 8010c46:	f023 0303 	bic.w	r3, r3, #3
 8010c4a:	f043 0302 	orr.w	r3, r3, #2
 8010c4e:	81a3      	strh	r3, [r4, #12]
 8010c50:	e7e2      	b.n	8010c18 <__smakebuf_r+0xc>
 8010c52:	89a3      	ldrh	r3, [r4, #12]
 8010c54:	6020      	str	r0, [r4, #0]
 8010c56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c5a:	81a3      	strh	r3, [r4, #12]
 8010c5c:	9b01      	ldr	r3, [sp, #4]
 8010c5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010c62:	b15b      	cbz	r3, 8010c7c <__smakebuf_r+0x70>
 8010c64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010c68:	4630      	mov	r0, r6
 8010c6a:	f000 f9c5 	bl	8010ff8 <_isatty_r>
 8010c6e:	b128      	cbz	r0, 8010c7c <__smakebuf_r+0x70>
 8010c70:	89a3      	ldrh	r3, [r4, #12]
 8010c72:	f023 0303 	bic.w	r3, r3, #3
 8010c76:	f043 0301 	orr.w	r3, r3, #1
 8010c7a:	81a3      	strh	r3, [r4, #12]
 8010c7c:	89a3      	ldrh	r3, [r4, #12]
 8010c7e:	431d      	orrs	r5, r3
 8010c80:	81a5      	strh	r5, [r4, #12]
 8010c82:	e7cf      	b.n	8010c24 <__smakebuf_r+0x18>

08010c84 <_putc_r>:
 8010c84:	b570      	push	{r4, r5, r6, lr}
 8010c86:	460d      	mov	r5, r1
 8010c88:	4614      	mov	r4, r2
 8010c8a:	4606      	mov	r6, r0
 8010c8c:	b118      	cbz	r0, 8010c96 <_putc_r+0x12>
 8010c8e:	6a03      	ldr	r3, [r0, #32]
 8010c90:	b90b      	cbnz	r3, 8010c96 <_putc_r+0x12>
 8010c92:	f7fe fe9f 	bl	800f9d4 <__sinit>
 8010c96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010c98:	07d8      	lsls	r0, r3, #31
 8010c9a:	d405      	bmi.n	8010ca8 <_putc_r+0x24>
 8010c9c:	89a3      	ldrh	r3, [r4, #12]
 8010c9e:	0599      	lsls	r1, r3, #22
 8010ca0:	d402      	bmi.n	8010ca8 <_putc_r+0x24>
 8010ca2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010ca4:	f7ff f8b7 	bl	800fe16 <__retarget_lock_acquire_recursive>
 8010ca8:	68a3      	ldr	r3, [r4, #8]
 8010caa:	3b01      	subs	r3, #1
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	60a3      	str	r3, [r4, #8]
 8010cb0:	da05      	bge.n	8010cbe <_putc_r+0x3a>
 8010cb2:	69a2      	ldr	r2, [r4, #24]
 8010cb4:	4293      	cmp	r3, r2
 8010cb6:	db12      	blt.n	8010cde <_putc_r+0x5a>
 8010cb8:	b2eb      	uxtb	r3, r5
 8010cba:	2b0a      	cmp	r3, #10
 8010cbc:	d00f      	beq.n	8010cde <_putc_r+0x5a>
 8010cbe:	6823      	ldr	r3, [r4, #0]
 8010cc0:	1c5a      	adds	r2, r3, #1
 8010cc2:	6022      	str	r2, [r4, #0]
 8010cc4:	701d      	strb	r5, [r3, #0]
 8010cc6:	b2ed      	uxtb	r5, r5
 8010cc8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010cca:	07da      	lsls	r2, r3, #31
 8010ccc:	d405      	bmi.n	8010cda <_putc_r+0x56>
 8010cce:	89a3      	ldrh	r3, [r4, #12]
 8010cd0:	059b      	lsls	r3, r3, #22
 8010cd2:	d402      	bmi.n	8010cda <_putc_r+0x56>
 8010cd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010cd6:	f7ff f89f 	bl	800fe18 <__retarget_lock_release_recursive>
 8010cda:	4628      	mov	r0, r5
 8010cdc:	bd70      	pop	{r4, r5, r6, pc}
 8010cde:	4629      	mov	r1, r5
 8010ce0:	4622      	mov	r2, r4
 8010ce2:	4630      	mov	r0, r6
 8010ce4:	f7fe ff79 	bl	800fbda <__swbuf_r>
 8010ce8:	4605      	mov	r5, r0
 8010cea:	e7ed      	b.n	8010cc8 <_putc_r+0x44>

08010cec <lflush>:
 8010cec:	898b      	ldrh	r3, [r1, #12]
 8010cee:	f003 0309 	and.w	r3, r3, #9
 8010cf2:	2b09      	cmp	r3, #9
 8010cf4:	d103      	bne.n	8010cfe <lflush+0x12>
 8010cf6:	4b03      	ldr	r3, [pc, #12]	@ (8010d04 <lflush+0x18>)
 8010cf8:	6818      	ldr	r0, [r3, #0]
 8010cfa:	f7ff bf39 	b.w	8010b70 <_fflush_r>
 8010cfe:	2000      	movs	r0, #0
 8010d00:	4770      	bx	lr
 8010d02:	bf00      	nop
 8010d04:	200000f8 	.word	0x200000f8

08010d08 <__srefill_r>:
 8010d08:	b570      	push	{r4, r5, r6, lr}
 8010d0a:	460c      	mov	r4, r1
 8010d0c:	4605      	mov	r5, r0
 8010d0e:	b118      	cbz	r0, 8010d18 <__srefill_r+0x10>
 8010d10:	6a03      	ldr	r3, [r0, #32]
 8010d12:	b90b      	cbnz	r3, 8010d18 <__srefill_r+0x10>
 8010d14:	f7fe fe5e 	bl	800f9d4 <__sinit>
 8010d18:	2300      	movs	r3, #0
 8010d1a:	6063      	str	r3, [r4, #4]
 8010d1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d20:	069e      	lsls	r6, r3, #26
 8010d22:	d408      	bmi.n	8010d36 <__srefill_r+0x2e>
 8010d24:	0758      	lsls	r0, r3, #29
 8010d26:	d445      	bmi.n	8010db4 <__srefill_r+0xac>
 8010d28:	06d9      	lsls	r1, r3, #27
 8010d2a:	d407      	bmi.n	8010d3c <__srefill_r+0x34>
 8010d2c:	2209      	movs	r2, #9
 8010d2e:	602a      	str	r2, [r5, #0]
 8010d30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010d34:	81a3      	strh	r3, [r4, #12]
 8010d36:	f04f 30ff 	mov.w	r0, #4294967295
 8010d3a:	bd70      	pop	{r4, r5, r6, pc}
 8010d3c:	071a      	lsls	r2, r3, #28
 8010d3e:	d50b      	bpl.n	8010d58 <__srefill_r+0x50>
 8010d40:	4621      	mov	r1, r4
 8010d42:	4628      	mov	r0, r5
 8010d44:	f7ff ff14 	bl	8010b70 <_fflush_r>
 8010d48:	2800      	cmp	r0, #0
 8010d4a:	d1f4      	bne.n	8010d36 <__srefill_r+0x2e>
 8010d4c:	89a3      	ldrh	r3, [r4, #12]
 8010d4e:	60a0      	str	r0, [r4, #8]
 8010d50:	f023 0308 	bic.w	r3, r3, #8
 8010d54:	81a3      	strh	r3, [r4, #12]
 8010d56:	61a0      	str	r0, [r4, #24]
 8010d58:	89a3      	ldrh	r3, [r4, #12]
 8010d5a:	f043 0304 	orr.w	r3, r3, #4
 8010d5e:	81a3      	strh	r3, [r4, #12]
 8010d60:	6923      	ldr	r3, [r4, #16]
 8010d62:	b91b      	cbnz	r3, 8010d6c <__srefill_r+0x64>
 8010d64:	4621      	mov	r1, r4
 8010d66:	4628      	mov	r0, r5
 8010d68:	f7ff ff50 	bl	8010c0c <__smakebuf_r>
 8010d6c:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 8010d70:	07b3      	lsls	r3, r6, #30
 8010d72:	d00f      	beq.n	8010d94 <__srefill_r+0x8c>
 8010d74:	2301      	movs	r3, #1
 8010d76:	4a1b      	ldr	r2, [pc, #108]	@ (8010de4 <__srefill_r+0xdc>)
 8010d78:	491b      	ldr	r1, [pc, #108]	@ (8010de8 <__srefill_r+0xe0>)
 8010d7a:	481c      	ldr	r0, [pc, #112]	@ (8010dec <__srefill_r+0xe4>)
 8010d7c:	81a3      	strh	r3, [r4, #12]
 8010d7e:	f7fe fe41 	bl	800fa04 <_fwalk_sglue>
 8010d82:	81a6      	strh	r6, [r4, #12]
 8010d84:	f006 0609 	and.w	r6, r6, #9
 8010d88:	2e09      	cmp	r6, #9
 8010d8a:	d103      	bne.n	8010d94 <__srefill_r+0x8c>
 8010d8c:	4621      	mov	r1, r4
 8010d8e:	4628      	mov	r0, r5
 8010d90:	f7ff fe6a 	bl	8010a68 <__sflush_r>
 8010d94:	6922      	ldr	r2, [r4, #16]
 8010d96:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8010d98:	6963      	ldr	r3, [r4, #20]
 8010d9a:	6a21      	ldr	r1, [r4, #32]
 8010d9c:	6022      	str	r2, [r4, #0]
 8010d9e:	4628      	mov	r0, r5
 8010da0:	47b0      	blx	r6
 8010da2:	2800      	cmp	r0, #0
 8010da4:	6060      	str	r0, [r4, #4]
 8010da6:	dc17      	bgt.n	8010dd8 <__srefill_r+0xd0>
 8010da8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010dac:	d116      	bne.n	8010ddc <__srefill_r+0xd4>
 8010dae:	f043 0320 	orr.w	r3, r3, #32
 8010db2:	e7bf      	b.n	8010d34 <__srefill_r+0x2c>
 8010db4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010db6:	2900      	cmp	r1, #0
 8010db8:	d0d2      	beq.n	8010d60 <__srefill_r+0x58>
 8010dba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010dbe:	4299      	cmp	r1, r3
 8010dc0:	d002      	beq.n	8010dc8 <__srefill_r+0xc0>
 8010dc2:	4628      	mov	r0, r5
 8010dc4:	f7ff f838 	bl	800fe38 <_free_r>
 8010dc8:	2300      	movs	r3, #0
 8010dca:	6363      	str	r3, [r4, #52]	@ 0x34
 8010dcc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010dce:	6063      	str	r3, [r4, #4]
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d0c5      	beq.n	8010d60 <__srefill_r+0x58>
 8010dd4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8010dd6:	6023      	str	r3, [r4, #0]
 8010dd8:	2000      	movs	r0, #0
 8010dda:	e7ae      	b.n	8010d3a <__srefill_r+0x32>
 8010ddc:	2200      	movs	r2, #0
 8010dde:	6062      	str	r2, [r4, #4]
 8010de0:	e7a6      	b.n	8010d30 <__srefill_r+0x28>
 8010de2:	bf00      	nop
 8010de4:	200000ec 	.word	0x200000ec
 8010de8:	08010ced 	.word	0x08010ced
 8010dec:	200000fc 	.word	0x200000fc

08010df0 <__sccl>:
 8010df0:	b570      	push	{r4, r5, r6, lr}
 8010df2:	780b      	ldrb	r3, [r1, #0]
 8010df4:	4604      	mov	r4, r0
 8010df6:	2b5e      	cmp	r3, #94	@ 0x5e
 8010df8:	bf0b      	itete	eq
 8010dfa:	784b      	ldrbeq	r3, [r1, #1]
 8010dfc:	1c4a      	addne	r2, r1, #1
 8010dfe:	1c8a      	addeq	r2, r1, #2
 8010e00:	2100      	movne	r1, #0
 8010e02:	bf08      	it	eq
 8010e04:	2101      	moveq	r1, #1
 8010e06:	3801      	subs	r0, #1
 8010e08:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8010e0c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8010e10:	42a8      	cmp	r0, r5
 8010e12:	d1fb      	bne.n	8010e0c <__sccl+0x1c>
 8010e14:	b90b      	cbnz	r3, 8010e1a <__sccl+0x2a>
 8010e16:	1e50      	subs	r0, r2, #1
 8010e18:	bd70      	pop	{r4, r5, r6, pc}
 8010e1a:	f081 0101 	eor.w	r1, r1, #1
 8010e1e:	54e1      	strb	r1, [r4, r3]
 8010e20:	4610      	mov	r0, r2
 8010e22:	4602      	mov	r2, r0
 8010e24:	f812 5b01 	ldrb.w	r5, [r2], #1
 8010e28:	2d2d      	cmp	r5, #45	@ 0x2d
 8010e2a:	d005      	beq.n	8010e38 <__sccl+0x48>
 8010e2c:	2d5d      	cmp	r5, #93	@ 0x5d
 8010e2e:	d016      	beq.n	8010e5e <__sccl+0x6e>
 8010e30:	2d00      	cmp	r5, #0
 8010e32:	d0f1      	beq.n	8010e18 <__sccl+0x28>
 8010e34:	462b      	mov	r3, r5
 8010e36:	e7f2      	b.n	8010e1e <__sccl+0x2e>
 8010e38:	7846      	ldrb	r6, [r0, #1]
 8010e3a:	2e5d      	cmp	r6, #93	@ 0x5d
 8010e3c:	d0fa      	beq.n	8010e34 <__sccl+0x44>
 8010e3e:	42b3      	cmp	r3, r6
 8010e40:	dcf8      	bgt.n	8010e34 <__sccl+0x44>
 8010e42:	3002      	adds	r0, #2
 8010e44:	461a      	mov	r2, r3
 8010e46:	3201      	adds	r2, #1
 8010e48:	4296      	cmp	r6, r2
 8010e4a:	54a1      	strb	r1, [r4, r2]
 8010e4c:	dcfb      	bgt.n	8010e46 <__sccl+0x56>
 8010e4e:	1af2      	subs	r2, r6, r3
 8010e50:	3a01      	subs	r2, #1
 8010e52:	1c5d      	adds	r5, r3, #1
 8010e54:	42b3      	cmp	r3, r6
 8010e56:	bfa8      	it	ge
 8010e58:	2200      	movge	r2, #0
 8010e5a:	18ab      	adds	r3, r5, r2
 8010e5c:	e7e1      	b.n	8010e22 <__sccl+0x32>
 8010e5e:	4610      	mov	r0, r2
 8010e60:	e7da      	b.n	8010e18 <__sccl+0x28>

08010e62 <__submore>:
 8010e62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e66:	460c      	mov	r4, r1
 8010e68:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8010e6a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010e6e:	4299      	cmp	r1, r3
 8010e70:	d11d      	bne.n	8010eae <__submore+0x4c>
 8010e72:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8010e76:	f7fe fc95 	bl	800f7a4 <_malloc_r>
 8010e7a:	b918      	cbnz	r0, 8010e84 <__submore+0x22>
 8010e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8010e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e88:	63a3      	str	r3, [r4, #56]	@ 0x38
 8010e8a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8010e8e:	6360      	str	r0, [r4, #52]	@ 0x34
 8010e90:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8010e94:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8010e98:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8010e9c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8010ea0:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8010ea4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8010ea8:	6020      	str	r0, [r4, #0]
 8010eaa:	2000      	movs	r0, #0
 8010eac:	e7e8      	b.n	8010e80 <__submore+0x1e>
 8010eae:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8010eb0:	0077      	lsls	r7, r6, #1
 8010eb2:	463a      	mov	r2, r7
 8010eb4:	f000 f8b0 	bl	8011018 <_realloc_r>
 8010eb8:	4605      	mov	r5, r0
 8010eba:	2800      	cmp	r0, #0
 8010ebc:	d0de      	beq.n	8010e7c <__submore+0x1a>
 8010ebe:	eb00 0806 	add.w	r8, r0, r6
 8010ec2:	4601      	mov	r1, r0
 8010ec4:	4632      	mov	r2, r6
 8010ec6:	4640      	mov	r0, r8
 8010ec8:	f7fe ffa7 	bl	800fe1a <memcpy>
 8010ecc:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8010ed0:	f8c4 8000 	str.w	r8, [r4]
 8010ed4:	e7e9      	b.n	8010eaa <__submore+0x48>

08010ed6 <_ungetc_r>:
 8010ed6:	b570      	push	{r4, r5, r6, lr}
 8010ed8:	460d      	mov	r5, r1
 8010eda:	1c69      	adds	r1, r5, #1
 8010edc:	4606      	mov	r6, r0
 8010ede:	4614      	mov	r4, r2
 8010ee0:	d01e      	beq.n	8010f20 <_ungetc_r+0x4a>
 8010ee2:	b118      	cbz	r0, 8010eec <_ungetc_r+0x16>
 8010ee4:	6a03      	ldr	r3, [r0, #32]
 8010ee6:	b90b      	cbnz	r3, 8010eec <_ungetc_r+0x16>
 8010ee8:	f7fe fd74 	bl	800f9d4 <__sinit>
 8010eec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010eee:	07da      	lsls	r2, r3, #31
 8010ef0:	d405      	bmi.n	8010efe <_ungetc_r+0x28>
 8010ef2:	89a3      	ldrh	r3, [r4, #12]
 8010ef4:	059b      	lsls	r3, r3, #22
 8010ef6:	d402      	bmi.n	8010efe <_ungetc_r+0x28>
 8010ef8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010efa:	f7fe ff8c 	bl	800fe16 <__retarget_lock_acquire_recursive>
 8010efe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f02:	f023 0220 	bic.w	r2, r3, #32
 8010f06:	0758      	lsls	r0, r3, #29
 8010f08:	81a2      	strh	r2, [r4, #12]
 8010f0a:	d422      	bmi.n	8010f52 <_ungetc_r+0x7c>
 8010f0c:	06d9      	lsls	r1, r3, #27
 8010f0e:	d40a      	bmi.n	8010f26 <_ungetc_r+0x50>
 8010f10:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010f12:	07d2      	lsls	r2, r2, #31
 8010f14:	d404      	bmi.n	8010f20 <_ungetc_r+0x4a>
 8010f16:	0599      	lsls	r1, r3, #22
 8010f18:	d402      	bmi.n	8010f20 <_ungetc_r+0x4a>
 8010f1a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010f1c:	f7fe ff7c 	bl	800fe18 <__retarget_lock_release_recursive>
 8010f20:	f04f 35ff 	mov.w	r5, #4294967295
 8010f24:	e046      	b.n	8010fb4 <_ungetc_r+0xde>
 8010f26:	071b      	lsls	r3, r3, #28
 8010f28:	d50f      	bpl.n	8010f4a <_ungetc_r+0x74>
 8010f2a:	4621      	mov	r1, r4
 8010f2c:	4630      	mov	r0, r6
 8010f2e:	f7ff fe1f 	bl	8010b70 <_fflush_r>
 8010f32:	b120      	cbz	r0, 8010f3e <_ungetc_r+0x68>
 8010f34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010f36:	07d8      	lsls	r0, r3, #31
 8010f38:	d4f2      	bmi.n	8010f20 <_ungetc_r+0x4a>
 8010f3a:	89a3      	ldrh	r3, [r4, #12]
 8010f3c:	e7eb      	b.n	8010f16 <_ungetc_r+0x40>
 8010f3e:	89a3      	ldrh	r3, [r4, #12]
 8010f40:	60a0      	str	r0, [r4, #8]
 8010f42:	f023 0308 	bic.w	r3, r3, #8
 8010f46:	81a3      	strh	r3, [r4, #12]
 8010f48:	61a0      	str	r0, [r4, #24]
 8010f4a:	89a3      	ldrh	r3, [r4, #12]
 8010f4c:	f043 0304 	orr.w	r3, r3, #4
 8010f50:	81a3      	strh	r3, [r4, #12]
 8010f52:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010f54:	6862      	ldr	r2, [r4, #4]
 8010f56:	b2ed      	uxtb	r5, r5
 8010f58:	b1d3      	cbz	r3, 8010f90 <_ungetc_r+0xba>
 8010f5a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8010f5c:	4293      	cmp	r3, r2
 8010f5e:	dc05      	bgt.n	8010f6c <_ungetc_r+0x96>
 8010f60:	4621      	mov	r1, r4
 8010f62:	4630      	mov	r0, r6
 8010f64:	f7ff ff7d 	bl	8010e62 <__submore>
 8010f68:	2800      	cmp	r0, #0
 8010f6a:	d1e3      	bne.n	8010f34 <_ungetc_r+0x5e>
 8010f6c:	6823      	ldr	r3, [r4, #0]
 8010f6e:	1e5a      	subs	r2, r3, #1
 8010f70:	6022      	str	r2, [r4, #0]
 8010f72:	f803 5c01 	strb.w	r5, [r3, #-1]
 8010f76:	6863      	ldr	r3, [r4, #4]
 8010f78:	3301      	adds	r3, #1
 8010f7a:	6063      	str	r3, [r4, #4]
 8010f7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010f7e:	07da      	lsls	r2, r3, #31
 8010f80:	d418      	bmi.n	8010fb4 <_ungetc_r+0xde>
 8010f82:	89a3      	ldrh	r3, [r4, #12]
 8010f84:	059b      	lsls	r3, r3, #22
 8010f86:	d415      	bmi.n	8010fb4 <_ungetc_r+0xde>
 8010f88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010f8a:	f7fe ff45 	bl	800fe18 <__retarget_lock_release_recursive>
 8010f8e:	e011      	b.n	8010fb4 <_ungetc_r+0xde>
 8010f90:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8010f92:	6920      	ldr	r0, [r4, #16]
 8010f94:	6823      	ldr	r3, [r4, #0]
 8010f96:	f001 0101 	and.w	r1, r1, #1
 8010f9a:	b168      	cbz	r0, 8010fb8 <_ungetc_r+0xe2>
 8010f9c:	4298      	cmp	r0, r3
 8010f9e:	d20b      	bcs.n	8010fb8 <_ungetc_r+0xe2>
 8010fa0:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 8010fa4:	42a8      	cmp	r0, r5
 8010fa6:	d107      	bne.n	8010fb8 <_ungetc_r+0xe2>
 8010fa8:	3b01      	subs	r3, #1
 8010faa:	3201      	adds	r2, #1
 8010fac:	6023      	str	r3, [r4, #0]
 8010fae:	6062      	str	r2, [r4, #4]
 8010fb0:	2900      	cmp	r1, #0
 8010fb2:	d0e6      	beq.n	8010f82 <_ungetc_r+0xac>
 8010fb4:	4628      	mov	r0, r5
 8010fb6:	bd70      	pop	{r4, r5, r6, pc}
 8010fb8:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8010fbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010fc0:	6363      	str	r3, [r4, #52]	@ 0x34
 8010fc2:	2303      	movs	r3, #3
 8010fc4:	63a3      	str	r3, [r4, #56]	@ 0x38
 8010fc6:	4623      	mov	r3, r4
 8010fc8:	f803 5f46 	strb.w	r5, [r3, #70]!
 8010fcc:	6023      	str	r3, [r4, #0]
 8010fce:	2301      	movs	r3, #1
 8010fd0:	6063      	str	r3, [r4, #4]
 8010fd2:	e7ed      	b.n	8010fb0 <_ungetc_r+0xda>

08010fd4 <_fstat_r>:
 8010fd4:	b538      	push	{r3, r4, r5, lr}
 8010fd6:	4d07      	ldr	r5, [pc, #28]	@ (8010ff4 <_fstat_r+0x20>)
 8010fd8:	2300      	movs	r3, #0
 8010fda:	4604      	mov	r4, r0
 8010fdc:	4608      	mov	r0, r1
 8010fde:	4611      	mov	r1, r2
 8010fe0:	602b      	str	r3, [r5, #0]
 8010fe2:	f7f9 fa45 	bl	800a470 <_fstat>
 8010fe6:	1c43      	adds	r3, r0, #1
 8010fe8:	d102      	bne.n	8010ff0 <_fstat_r+0x1c>
 8010fea:	682b      	ldr	r3, [r5, #0]
 8010fec:	b103      	cbz	r3, 8010ff0 <_fstat_r+0x1c>
 8010fee:	6023      	str	r3, [r4, #0]
 8010ff0:	bd38      	pop	{r3, r4, r5, pc}
 8010ff2:	bf00      	nop
 8010ff4:	20000784 	.word	0x20000784

08010ff8 <_isatty_r>:
 8010ff8:	b538      	push	{r3, r4, r5, lr}
 8010ffa:	4d06      	ldr	r5, [pc, #24]	@ (8011014 <_isatty_r+0x1c>)
 8010ffc:	2300      	movs	r3, #0
 8010ffe:	4604      	mov	r4, r0
 8011000:	4608      	mov	r0, r1
 8011002:	602b      	str	r3, [r5, #0]
 8011004:	f7f9 fa44 	bl	800a490 <_isatty>
 8011008:	1c43      	adds	r3, r0, #1
 801100a:	d102      	bne.n	8011012 <_isatty_r+0x1a>
 801100c:	682b      	ldr	r3, [r5, #0]
 801100e:	b103      	cbz	r3, 8011012 <_isatty_r+0x1a>
 8011010:	6023      	str	r3, [r4, #0]
 8011012:	bd38      	pop	{r3, r4, r5, pc}
 8011014:	20000784 	.word	0x20000784

08011018 <_realloc_r>:
 8011018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801101c:	4680      	mov	r8, r0
 801101e:	4615      	mov	r5, r2
 8011020:	460c      	mov	r4, r1
 8011022:	b921      	cbnz	r1, 801102e <_realloc_r+0x16>
 8011024:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011028:	4611      	mov	r1, r2
 801102a:	f7fe bbbb 	b.w	800f7a4 <_malloc_r>
 801102e:	b92a      	cbnz	r2, 801103c <_realloc_r+0x24>
 8011030:	f7fe ff02 	bl	800fe38 <_free_r>
 8011034:	2400      	movs	r4, #0
 8011036:	4620      	mov	r0, r4
 8011038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801103c:	f000 f906 	bl	801124c <_malloc_usable_size_r>
 8011040:	4285      	cmp	r5, r0
 8011042:	4606      	mov	r6, r0
 8011044:	d802      	bhi.n	801104c <_realloc_r+0x34>
 8011046:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801104a:	d8f4      	bhi.n	8011036 <_realloc_r+0x1e>
 801104c:	4629      	mov	r1, r5
 801104e:	4640      	mov	r0, r8
 8011050:	f7fe fba8 	bl	800f7a4 <_malloc_r>
 8011054:	4607      	mov	r7, r0
 8011056:	2800      	cmp	r0, #0
 8011058:	d0ec      	beq.n	8011034 <_realloc_r+0x1c>
 801105a:	42b5      	cmp	r5, r6
 801105c:	462a      	mov	r2, r5
 801105e:	4621      	mov	r1, r4
 8011060:	bf28      	it	cs
 8011062:	4632      	movcs	r2, r6
 8011064:	f7fe fed9 	bl	800fe1a <memcpy>
 8011068:	4621      	mov	r1, r4
 801106a:	4640      	mov	r0, r8
 801106c:	f7fe fee4 	bl	800fe38 <_free_r>
 8011070:	463c      	mov	r4, r7
 8011072:	e7e0      	b.n	8011036 <_realloc_r+0x1e>

08011074 <_strtol_l.constprop.0>:
 8011074:	2b24      	cmp	r3, #36	@ 0x24
 8011076:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801107a:	4686      	mov	lr, r0
 801107c:	4690      	mov	r8, r2
 801107e:	d801      	bhi.n	8011084 <_strtol_l.constprop.0+0x10>
 8011080:	2b01      	cmp	r3, #1
 8011082:	d106      	bne.n	8011092 <_strtol_l.constprop.0+0x1e>
 8011084:	f7fe fe9c 	bl	800fdc0 <__errno>
 8011088:	2316      	movs	r3, #22
 801108a:	6003      	str	r3, [r0, #0]
 801108c:	2000      	movs	r0, #0
 801108e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011092:	4834      	ldr	r0, [pc, #208]	@ (8011164 <_strtol_l.constprop.0+0xf0>)
 8011094:	460d      	mov	r5, r1
 8011096:	462a      	mov	r2, r5
 8011098:	f815 4b01 	ldrb.w	r4, [r5], #1
 801109c:	5d06      	ldrb	r6, [r0, r4]
 801109e:	f016 0608 	ands.w	r6, r6, #8
 80110a2:	d1f8      	bne.n	8011096 <_strtol_l.constprop.0+0x22>
 80110a4:	2c2d      	cmp	r4, #45	@ 0x2d
 80110a6:	d12d      	bne.n	8011104 <_strtol_l.constprop.0+0x90>
 80110a8:	782c      	ldrb	r4, [r5, #0]
 80110aa:	2601      	movs	r6, #1
 80110ac:	1c95      	adds	r5, r2, #2
 80110ae:	f033 0210 	bics.w	r2, r3, #16
 80110b2:	d109      	bne.n	80110c8 <_strtol_l.constprop.0+0x54>
 80110b4:	2c30      	cmp	r4, #48	@ 0x30
 80110b6:	d12a      	bne.n	801110e <_strtol_l.constprop.0+0x9a>
 80110b8:	782a      	ldrb	r2, [r5, #0]
 80110ba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80110be:	2a58      	cmp	r2, #88	@ 0x58
 80110c0:	d125      	bne.n	801110e <_strtol_l.constprop.0+0x9a>
 80110c2:	786c      	ldrb	r4, [r5, #1]
 80110c4:	2310      	movs	r3, #16
 80110c6:	3502      	adds	r5, #2
 80110c8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80110cc:	f10c 3cff 	add.w	ip, ip, #4294967295
 80110d0:	2200      	movs	r2, #0
 80110d2:	fbbc f9f3 	udiv	r9, ip, r3
 80110d6:	4610      	mov	r0, r2
 80110d8:	fb03 ca19 	mls	sl, r3, r9, ip
 80110dc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80110e0:	2f09      	cmp	r7, #9
 80110e2:	d81b      	bhi.n	801111c <_strtol_l.constprop.0+0xa8>
 80110e4:	463c      	mov	r4, r7
 80110e6:	42a3      	cmp	r3, r4
 80110e8:	dd27      	ble.n	801113a <_strtol_l.constprop.0+0xc6>
 80110ea:	1c57      	adds	r7, r2, #1
 80110ec:	d007      	beq.n	80110fe <_strtol_l.constprop.0+0x8a>
 80110ee:	4581      	cmp	r9, r0
 80110f0:	d320      	bcc.n	8011134 <_strtol_l.constprop.0+0xc0>
 80110f2:	d101      	bne.n	80110f8 <_strtol_l.constprop.0+0x84>
 80110f4:	45a2      	cmp	sl, r4
 80110f6:	db1d      	blt.n	8011134 <_strtol_l.constprop.0+0xc0>
 80110f8:	fb00 4003 	mla	r0, r0, r3, r4
 80110fc:	2201      	movs	r2, #1
 80110fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011102:	e7eb      	b.n	80110dc <_strtol_l.constprop.0+0x68>
 8011104:	2c2b      	cmp	r4, #43	@ 0x2b
 8011106:	bf04      	itt	eq
 8011108:	782c      	ldrbeq	r4, [r5, #0]
 801110a:	1c95      	addeq	r5, r2, #2
 801110c:	e7cf      	b.n	80110ae <_strtol_l.constprop.0+0x3a>
 801110e:	2b00      	cmp	r3, #0
 8011110:	d1da      	bne.n	80110c8 <_strtol_l.constprop.0+0x54>
 8011112:	2c30      	cmp	r4, #48	@ 0x30
 8011114:	bf0c      	ite	eq
 8011116:	2308      	moveq	r3, #8
 8011118:	230a      	movne	r3, #10
 801111a:	e7d5      	b.n	80110c8 <_strtol_l.constprop.0+0x54>
 801111c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8011120:	2f19      	cmp	r7, #25
 8011122:	d801      	bhi.n	8011128 <_strtol_l.constprop.0+0xb4>
 8011124:	3c37      	subs	r4, #55	@ 0x37
 8011126:	e7de      	b.n	80110e6 <_strtol_l.constprop.0+0x72>
 8011128:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801112c:	2f19      	cmp	r7, #25
 801112e:	d804      	bhi.n	801113a <_strtol_l.constprop.0+0xc6>
 8011130:	3c57      	subs	r4, #87	@ 0x57
 8011132:	e7d8      	b.n	80110e6 <_strtol_l.constprop.0+0x72>
 8011134:	f04f 32ff 	mov.w	r2, #4294967295
 8011138:	e7e1      	b.n	80110fe <_strtol_l.constprop.0+0x8a>
 801113a:	1c53      	adds	r3, r2, #1
 801113c:	d108      	bne.n	8011150 <_strtol_l.constprop.0+0xdc>
 801113e:	2322      	movs	r3, #34	@ 0x22
 8011140:	f8ce 3000 	str.w	r3, [lr]
 8011144:	4660      	mov	r0, ip
 8011146:	f1b8 0f00 	cmp.w	r8, #0
 801114a:	d0a0      	beq.n	801108e <_strtol_l.constprop.0+0x1a>
 801114c:	1e69      	subs	r1, r5, #1
 801114e:	e006      	b.n	801115e <_strtol_l.constprop.0+0xea>
 8011150:	b106      	cbz	r6, 8011154 <_strtol_l.constprop.0+0xe0>
 8011152:	4240      	negs	r0, r0
 8011154:	f1b8 0f00 	cmp.w	r8, #0
 8011158:	d099      	beq.n	801108e <_strtol_l.constprop.0+0x1a>
 801115a:	2a00      	cmp	r2, #0
 801115c:	d1f6      	bne.n	801114c <_strtol_l.constprop.0+0xd8>
 801115e:	f8c8 1000 	str.w	r1, [r8]
 8011162:	e794      	b.n	801108e <_strtol_l.constprop.0+0x1a>
 8011164:	080124bb 	.word	0x080124bb

08011168 <_strtol_r>:
 8011168:	f7ff bf84 	b.w	8011074 <_strtol_l.constprop.0>

0801116c <_strtoul_l.constprop.0>:
 801116c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011170:	4e34      	ldr	r6, [pc, #208]	@ (8011244 <_strtoul_l.constprop.0+0xd8>)
 8011172:	4686      	mov	lr, r0
 8011174:	460d      	mov	r5, r1
 8011176:	4628      	mov	r0, r5
 8011178:	f815 4b01 	ldrb.w	r4, [r5], #1
 801117c:	5d37      	ldrb	r7, [r6, r4]
 801117e:	f017 0708 	ands.w	r7, r7, #8
 8011182:	d1f8      	bne.n	8011176 <_strtoul_l.constprop.0+0xa>
 8011184:	2c2d      	cmp	r4, #45	@ 0x2d
 8011186:	d12f      	bne.n	80111e8 <_strtoul_l.constprop.0+0x7c>
 8011188:	782c      	ldrb	r4, [r5, #0]
 801118a:	2701      	movs	r7, #1
 801118c:	1c85      	adds	r5, r0, #2
 801118e:	f033 0010 	bics.w	r0, r3, #16
 8011192:	d109      	bne.n	80111a8 <_strtoul_l.constprop.0+0x3c>
 8011194:	2c30      	cmp	r4, #48	@ 0x30
 8011196:	d12c      	bne.n	80111f2 <_strtoul_l.constprop.0+0x86>
 8011198:	7828      	ldrb	r0, [r5, #0]
 801119a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801119e:	2858      	cmp	r0, #88	@ 0x58
 80111a0:	d127      	bne.n	80111f2 <_strtoul_l.constprop.0+0x86>
 80111a2:	786c      	ldrb	r4, [r5, #1]
 80111a4:	2310      	movs	r3, #16
 80111a6:	3502      	adds	r5, #2
 80111a8:	f04f 38ff 	mov.w	r8, #4294967295
 80111ac:	2600      	movs	r6, #0
 80111ae:	fbb8 f8f3 	udiv	r8, r8, r3
 80111b2:	fb03 f908 	mul.w	r9, r3, r8
 80111b6:	ea6f 0909 	mvn.w	r9, r9
 80111ba:	4630      	mov	r0, r6
 80111bc:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80111c0:	f1bc 0f09 	cmp.w	ip, #9
 80111c4:	d81c      	bhi.n	8011200 <_strtoul_l.constprop.0+0x94>
 80111c6:	4664      	mov	r4, ip
 80111c8:	42a3      	cmp	r3, r4
 80111ca:	dd2a      	ble.n	8011222 <_strtoul_l.constprop.0+0xb6>
 80111cc:	f1b6 3fff 	cmp.w	r6, #4294967295
 80111d0:	d007      	beq.n	80111e2 <_strtoul_l.constprop.0+0x76>
 80111d2:	4580      	cmp	r8, r0
 80111d4:	d322      	bcc.n	801121c <_strtoul_l.constprop.0+0xb0>
 80111d6:	d101      	bne.n	80111dc <_strtoul_l.constprop.0+0x70>
 80111d8:	45a1      	cmp	r9, r4
 80111da:	db1f      	blt.n	801121c <_strtoul_l.constprop.0+0xb0>
 80111dc:	fb00 4003 	mla	r0, r0, r3, r4
 80111e0:	2601      	movs	r6, #1
 80111e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80111e6:	e7e9      	b.n	80111bc <_strtoul_l.constprop.0+0x50>
 80111e8:	2c2b      	cmp	r4, #43	@ 0x2b
 80111ea:	bf04      	itt	eq
 80111ec:	782c      	ldrbeq	r4, [r5, #0]
 80111ee:	1c85      	addeq	r5, r0, #2
 80111f0:	e7cd      	b.n	801118e <_strtoul_l.constprop.0+0x22>
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d1d8      	bne.n	80111a8 <_strtoul_l.constprop.0+0x3c>
 80111f6:	2c30      	cmp	r4, #48	@ 0x30
 80111f8:	bf0c      	ite	eq
 80111fa:	2308      	moveq	r3, #8
 80111fc:	230a      	movne	r3, #10
 80111fe:	e7d3      	b.n	80111a8 <_strtoul_l.constprop.0+0x3c>
 8011200:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8011204:	f1bc 0f19 	cmp.w	ip, #25
 8011208:	d801      	bhi.n	801120e <_strtoul_l.constprop.0+0xa2>
 801120a:	3c37      	subs	r4, #55	@ 0x37
 801120c:	e7dc      	b.n	80111c8 <_strtoul_l.constprop.0+0x5c>
 801120e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8011212:	f1bc 0f19 	cmp.w	ip, #25
 8011216:	d804      	bhi.n	8011222 <_strtoul_l.constprop.0+0xb6>
 8011218:	3c57      	subs	r4, #87	@ 0x57
 801121a:	e7d5      	b.n	80111c8 <_strtoul_l.constprop.0+0x5c>
 801121c:	f04f 36ff 	mov.w	r6, #4294967295
 8011220:	e7df      	b.n	80111e2 <_strtoul_l.constprop.0+0x76>
 8011222:	1c73      	adds	r3, r6, #1
 8011224:	d106      	bne.n	8011234 <_strtoul_l.constprop.0+0xc8>
 8011226:	2322      	movs	r3, #34	@ 0x22
 8011228:	f8ce 3000 	str.w	r3, [lr]
 801122c:	4630      	mov	r0, r6
 801122e:	b932      	cbnz	r2, 801123e <_strtoul_l.constprop.0+0xd2>
 8011230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011234:	b107      	cbz	r7, 8011238 <_strtoul_l.constprop.0+0xcc>
 8011236:	4240      	negs	r0, r0
 8011238:	2a00      	cmp	r2, #0
 801123a:	d0f9      	beq.n	8011230 <_strtoul_l.constprop.0+0xc4>
 801123c:	b106      	cbz	r6, 8011240 <_strtoul_l.constprop.0+0xd4>
 801123e:	1e69      	subs	r1, r5, #1
 8011240:	6011      	str	r1, [r2, #0]
 8011242:	e7f5      	b.n	8011230 <_strtoul_l.constprop.0+0xc4>
 8011244:	080124bb 	.word	0x080124bb

08011248 <_strtoul_r>:
 8011248:	f7ff bf90 	b.w	801116c <_strtoul_l.constprop.0>

0801124c <_malloc_usable_size_r>:
 801124c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011250:	1f18      	subs	r0, r3, #4
 8011252:	2b00      	cmp	r3, #0
 8011254:	bfbc      	itt	lt
 8011256:	580b      	ldrlt	r3, [r1, r0]
 8011258:	18c0      	addlt	r0, r0, r3
 801125a:	4770      	bx	lr

0801125c <_init>:
 801125c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801125e:	bf00      	nop
 8011260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011262:	bc08      	pop	{r3}
 8011264:	469e      	mov	lr, r3
 8011266:	4770      	bx	lr

08011268 <_fini>:
 8011268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801126a:	bf00      	nop
 801126c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801126e:	bc08      	pop	{r3}
 8011270:	469e      	mov	lr, r3
 8011272:	4770      	bx	lr
