// Seed: 368353834
module module_0 (
    input id_1,
    input logic id_2,
    input id_3,
    input reg id_4
);
  reg id_5;
  assign id_3 = id_5[1'b0 : 1];
  assign id_2 = 1;
  assign #1 id_5 = id_4;
  reg   id_6;
  logic id_7;
  type_15(
      id_5, 1, 1
  );
  logic id_8;
  always @(*) begin
    if (1'h0)
      if (1) id_3 <= 1;
      else id_6 <= 1;
    else begin
      id_5 <= 1;
      case (id_6)
        1 == 1 & id_5: id_5 = id_2[1'h0] && 1 === 1;
        id_4: id_6 = id_4;
        1: id_8 = 1;
        default: id_5 <= 1;
      endcase
    end
  end
  logic id_9;
endmodule
