#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Apr 22 14:03:39 2022
# Process ID: 12944
# Current directory: C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25396 C:\Users\danie\OneDrive\Documents\Basys3-Verilog\Lab6_FSM_test\Lab6_FSM_test.xpr
# Log file: C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/vivado.log
# Journal file: C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ;launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim/testvectors_bin.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9e393486b67549e2b07a94247b2c1300 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_test_behav xil_defaultlib.FSM_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM_test_behav -key {Behavioral:sim_1:Functional:FSM_test} -tclbatch {FSM_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source FSM_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error at    80 ns: sw=000 led=00000000
       xxxxxxxx (00000000 expected)
Error at   180 ns: sw=000 led=00000001
       xxxxxxxx (00000000 expected)
Error at   280 ns: sw=000 led=00000011
       xxxxxxxx (00000000 expected)
Error at   380 ns: sw=000 led=00000111
       xxxxxxxx (00000000 expected)
Error at   480 ns: sw=000 led=00001111
       xxxxxxxx (00000000 expected)
Error at   580 ns: sw=000 led=00010000
       xxxxxxxx (00000000 expected)
Error at   680 ns: sw=000 led=00110000
       xxxxxxxx (00000000 expected)
Error at   780 ns: sw=000 led=01110000
       xxxxxxxx (00000000 expected)
Error at   880 ns: sw=000 led=11110000
       xxxxxxxx (00000000 expected)
Error at   980 ns: sw=000 led=11111111
       xxxxxxxx (00000000 expected)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim/testvectors_bin.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9e393486b67549e2b07a94247b2c1300 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_test_behav xil_defaultlib.FSM_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM_test_behav -key {Behavioral:sim_1:Functional:FSM_test} -tclbatch {FSM_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source FSM_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error at    80 ns: sw=000 led=00000000
       xxxxxxxx (00000000 expected)
Error at   180 ns: sw=000 led=00000001
       xxxxxxxx (00000000 expected)
Error at   280 ns: sw=000 led=00000011
       xxxxxxxx (00000000 expected)
Error at   380 ns: sw=000 led=00000111
       xxxxxxxx (00000000 expected)
Error at   480 ns: sw=000 led=00001111
       xxxxxxxx (00000000 expected)
Error at   580 ns: sw=000 led=00010000
       xxxxxxxx (00000000 expected)
Error at   680 ns: sw=000 led=00110000
       xxxxxxxx (00000000 expected)
Error at   780 ns: sw=000 led=01110000
       xxxxxxxx (00000000 expected)
Error at   880 ns: sw=000 led=11110000
       xxxxxxxx (00000000 expected)
Error at   980 ns: sw=000 led=11111111
       xxxxxxxx (00000000 expected)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim/testvectors_bin.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.srcs/sources_1/new/Lab4_FSM_blink_revised.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_FSM
INFO: [VRFC 10-2458] undeclared symbol clk_tail, assumed default net type wire [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.srcs/sources_1/new/Lab4_FSM_blink_revised.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.srcs/sources_1/new/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.srcs/sim_1/new/Lab6_FSM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9e393486b67549e2b07a94247b2c1300 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_test_behav xil_defaultlib.FSM_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.Lab4_FSM
Compiling module xil_defaultlib.FSM_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM_test_behav -key {Behavioral:sim_1:Functional:FSM_test} -tclbatch {FSM_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source FSM_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error at    80 ns: sw=000 led=00000000
       xxxxxxxx (00000000 expected)
Error at   180 ns: sw=000 led=00000001
       xxxxxxxx (00000000 expected)
Error at   280 ns: sw=000 led=00000011
       xxxxxxxx (00000000 expected)
Error at   380 ns: sw=000 led=00000111
       xxxxxxxx (00000000 expected)
Error at   480 ns: sw=000 led=00001111
       xxxxxxxx (00000000 expected)
Error at   580 ns: sw=000 led=00010000
       xxxxxxxx (00000000 expected)
Error at   680 ns: sw=000 led=00110000
       xxxxxxxx (00000000 expected)
Error at   780 ns: sw=000 led=01110000
       xxxxxxxx (00000000 expected)
Error at   880 ns: sw=000 led=11110000
       xxxxxxxx (00000000 expected)
Error at   980 ns: sw=000 led=11111111
       xxxxxxxx (00000000 expected)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim/testvectors_bin.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9e393486b67549e2b07a94247b2c1300 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_test_behav xil_defaultlib.FSM_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM_test_behav -key {Behavioral:sim_1:Functional:FSM_test} -tclbatch {FSM_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source FSM_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
Error at    80 ns: sw=000 led=00000000
       xxxxxxxx (00000000 expected)
Error at   180 ns: sw=000 led=00000001
       xxxxxxxx (00000000 expected)
Error at   280 ns: sw=000 led=00000011
       xxxxxxxx (00000000 expected)
Error at   380 ns: sw=000 led=00000111
       xxxxxxxx (00000000 expected)
Error at   480 ns: sw=000 led=00001111
       xxxxxxxx (00000000 expected)
Error at   580 ns: sw=000 led=00010000
       xxxxxxxx (00000000 expected)
Error at   680 ns: sw=000 led=00110000
       xxxxxxxx (00000000 expected)
Error at   780 ns: sw=000 led=01110000
       xxxxxxxx (00000000 expected)
Error at   880 ns: sw=000 led=11110000
       xxxxxxxx (00000000 expected)
Error at   980 ns: sw=000 led=11111111
       xxxxxxxx (00000000 expected)
           40 tests completed with            10 errors
$finish called at time : 4 us : File "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.srcs/sim_1/new/Lab6_FSM_test.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim/testvectors_bin.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.srcs/sources_1/new/Lab4_FSM_blink_revised.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_FSM
INFO: [VRFC 10-2458] undeclared symbol clk_tail, assumed default net type wire [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.srcs/sources_1/new/Lab4_FSM_blink_revised.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.srcs/sources_1/new/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.srcs/sim_1/new/Lab6_FSM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9e393486b67549e2b07a94247b2c1300 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_test_behav xil_defaultlib.FSM_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.Lab4_FSM
Compiling module xil_defaultlib.FSM_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM_test_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim/xsim.dir/FSM_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 22 15:17:21 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM_test_behav -key {Behavioral:sim_1:Functional:FSM_test} -tclbatch {FSM_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source FSM_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
           40 tests completed with             0 errors
$finish called at time : 4 us : File "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_FSM_test/Lab6_FSM_test.srcs/sim_1/new/Lab6_FSM_test.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 954.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 22 15:18:55 2022...
