INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sources_1/ip/Bram/sim/Bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_test
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:22]
WARNING: [VRFC 10-1315] redeclaration of ansi port rst is not allowed [C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:23]
WARNING: [VRFC 10-1315] redeclaration of ansi port wen is not allowed [C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:24]
WARNING: [VRFC 10-1315] redeclaration of ansi port ren is not allowed [C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:25]
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:26]
WARNING: [VRFC 10-1315] redeclaration of ansi port wen_wire is not allowed [C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port ren_wire is not allowed [C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port waddr is not allowed [C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port raddr is not allowed [C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port data_in is not allowed [C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port data_out is not allowed [C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port full is not allowed [C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port empty is not allowed [C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/fifo_test/fifo_test.srcs/sim_1/new/t_fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_fifo_test
