{"sha": "dea1b119bb57e52a319003da8a35238e8bd5c7a4", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZGVhMWIxMTliYjU3ZTUyYTMxOTAwM2RhOGEzNTIzOGU4YmQ1YzdhNA==", "commit": {"author": {"name": "Christophe Lyon", "email": "christophe.lyon@linaro.org", "date": "2015-06-19T13:44:17Z"}, "committer": {"name": "Christophe Lyon", "email": "clyon@gcc.gnu.org", "date": "2015-06-19T13:44:17Z"}, "message": "vreinterpret.c: New file.\n\n2015-06-19  Christophe Lyon  <christophe.lyon@linaro.org>\n\n\t* gcc.target/aarch64/advsimd-intrinsics/vreinterpret.c: New file.\n\nFrom-SVN: r224652", "tree": {"sha": "ad47f30e5cdbb854f61224b99dbd1d19ccff93a6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ad47f30e5cdbb854f61224b99dbd1d19ccff93a6"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/dea1b119bb57e52a319003da8a35238e8bd5c7a4", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/dea1b119bb57e52a319003da8a35238e8bd5c7a4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/dea1b119bb57e52a319003da8a35238e8bd5c7a4", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/dea1b119bb57e52a319003da8a35238e8bd5c7a4/comments", "author": null, "committer": null, "parents": [{"sha": "d6a5cb5b6ce54ebd2b763a40b96ddf36f562fb90", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d6a5cb5b6ce54ebd2b763a40b96ddf36f562fb90", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d6a5cb5b6ce54ebd2b763a40b96ddf36f562fb90"}], "stats": {"total": 745, "additions": 745, "deletions": 0}, "files": [{"sha": "7278a9cb867641d48a46a9866bd4b3e174d80870", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/dea1b119bb57e52a319003da8a35238e8bd5c7a4/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/dea1b119bb57e52a319003da8a35238e8bd5c7a4/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=dea1b119bb57e52a319003da8a35238e8bd5c7a4", "patch": "@@ -1,3 +1,7 @@\n+2015-06-19  Christophe Lyon  <christophe.lyon@linaro.org>\n+\n+\t* gcc.target/aarch64/advsimd-intrinsics/vreinterpret.c: New file.\n+\n 2015-06-19  Christophe Lyon  <christophe.lyon@linaro.org>\n \n \t* gcc.target/aarch64/advsimd-intrinsics/vrecps.c: New file."}, {"sha": "9e45e25cc3a5fce11d0e02ba281c9b1244a445ef", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vreinterpret.c", "status": "added", "additions": 741, "deletions": 0, "changes": 741, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/dea1b119bb57e52a319003da8a35238e8bd5c7a4/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvreinterpret.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/dea1b119bb57e52a319003da8a35238e8bd5c7a4/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvreinterpret.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvreinterpret.c?ref=dea1b119bb57e52a319003da8a35238e8bd5c7a4", "patch": "@@ -0,0 +1,741 @@\n+#include <arm_neon.h>\n+#include \"arm-neon-ref.h\"\n+#include \"compute-ref-data.h\"\n+\n+/* Expected results for vreinterpret_s8_xx.  */\n+VECT_VAR_DECL(expected_s8_1,int,8,8) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t    0xf2, 0xff, 0xf3, 0xff };\n+VECT_VAR_DECL(expected_s8_2,int,8,8) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t    0xf1, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_s8_3,int,8,8) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t    0xff, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_s8_4,int,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n+\t\t\t\t\t    0xf4, 0xf5, 0xf6, 0xf7 };\n+VECT_VAR_DECL(expected_s8_5,int,8,8) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t    0xf2, 0xff, 0xf3, 0xff };\n+VECT_VAR_DECL(expected_s8_6,int,8,8) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t    0xf1, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_s8_7,int,8,8) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t    0xff, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_s8_8,int,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n+\t\t\t\t\t    0xf4, 0xf5, 0xf6, 0xf7 };\n+VECT_VAR_DECL(expected_s8_9,int,8,8) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t    0xf2, 0xff, 0xf3, 0xff };\n+\n+/* Expected results for vreinterpret_s16_xx.  */\n+VECT_VAR_DECL(expected_s16_1,int,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n+VECT_VAR_DECL(expected_s16_2,int,16,4) [] = { 0xfff0, 0xffff, 0xfff1, 0xffff };\n+VECT_VAR_DECL(expected_s16_3,int,16,4) [] = { 0xfff0, 0xffff, 0xffff, 0xffff };\n+VECT_VAR_DECL(expected_s16_4,int,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n+VECT_VAR_DECL(expected_s16_5,int,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n+VECT_VAR_DECL(expected_s16_6,int,16,4) [] = { 0xfff0, 0xffff, 0xfff1, 0xffff };\n+VECT_VAR_DECL(expected_s16_7,int,16,4) [] = { 0xfff0, 0xffff, 0xffff, 0xffff };\n+VECT_VAR_DECL(expected_s16_8,int,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n+VECT_VAR_DECL(expected_s16_9,int,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n+\n+/* Expected results for vreinterpret_s32_xx.  */\n+VECT_VAR_DECL(expected_s32_1,int,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n+VECT_VAR_DECL(expected_s32_2,int,32,2) [] = { 0xfff1fff0, 0xfff3fff2 };\n+VECT_VAR_DECL(expected_s32_3,int,32,2) [] = { 0xfffffff0, 0xffffffff };\n+VECT_VAR_DECL(expected_s32_4,int,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n+VECT_VAR_DECL(expected_s32_5,int,32,2) [] = { 0xfff1fff0, 0xfff3fff2 };\n+VECT_VAR_DECL(expected_s32_6,int,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n+VECT_VAR_DECL(expected_s32_7,int,32,2) [] = { 0xfffffff0, 0xffffffff };\n+VECT_VAR_DECL(expected_s32_8,int,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n+VECT_VAR_DECL(expected_s32_9,int,32,2) [] = { 0xfff1fff0, 0xfff3fff2 };\n+\n+/* Expected results for vreinterpret_s64_xx.  */\n+VECT_VAR_DECL(expected_s64_1,int,64,1) [] = { 0xf7f6f5f4f3f2f1f0 };\n+VECT_VAR_DECL(expected_s64_2,int,64,1) [] = { 0xfff3fff2fff1fff0 };\n+VECT_VAR_DECL(expected_s64_3,int,64,1) [] = { 0xfffffff1fffffff0 };\n+VECT_VAR_DECL(expected_s64_4,int,64,1) [] = { 0xf7f6f5f4f3f2f1f0 };\n+VECT_VAR_DECL(expected_s64_5,int,64,1) [] = { 0xfff3fff2fff1fff0 };\n+VECT_VAR_DECL(expected_s64_6,int,64,1) [] = { 0xfffffff1fffffff0 };\n+VECT_VAR_DECL(expected_s64_7,int,64,1) [] = { 0xfffffffffffffff0 };\n+VECT_VAR_DECL(expected_s64_8,int,64,1) [] = { 0xf7f6f5f4f3f2f1f0 };\n+VECT_VAR_DECL(expected_s64_9,int,64,1) [] = { 0xfff3fff2fff1fff0 };\n+\n+/* Expected results for vreinterpret_u8_xx.  */\n+VECT_VAR_DECL(expected_u8_1,uint,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n+\t\t\t\t\t     0xf4, 0xf5, 0xf6, 0xf7 };\n+VECT_VAR_DECL(expected_u8_2,uint,8,8) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t     0xf2, 0xff, 0xf3, 0xff };\n+VECT_VAR_DECL(expected_u8_3,uint,8,8) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t     0xf1, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_u8_4,uint,8,8) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t     0xff, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_u8_5,uint,8,8) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t     0xf2, 0xff, 0xf3, 0xff };\n+VECT_VAR_DECL(expected_u8_6,uint,8,8) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t     0xf1, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_u8_7,uint,8,8) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t     0xff, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_u8_8,uint,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n+\t\t\t\t\t     0xf4, 0xf5, 0xf6, 0xf7 };\n+VECT_VAR_DECL(expected_u8_9,uint,8,8) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t     0xf2, 0xff, 0xf3, 0xff };\n+\n+/* Expected results for vreinterpret_u16_xx.  */\n+VECT_VAR_DECL(expected_u16_1,uint,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n+VECT_VAR_DECL(expected_u16_2,uint,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n+VECT_VAR_DECL(expected_u16_3,uint,16,4) [] = { 0xfff0, 0xffff, 0xfff1, 0xffff };\n+VECT_VAR_DECL(expected_u16_4,uint,16,4) [] = { 0xfff0, 0xffff, 0xffff, 0xffff };\n+VECT_VAR_DECL(expected_u16_5,uint,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n+VECT_VAR_DECL(expected_u16_6,uint,16,4) [] = { 0xfff0, 0xffff, 0xfff1, 0xffff };\n+VECT_VAR_DECL(expected_u16_7,uint,16,4) [] = { 0xfff0, 0xffff, 0xffff, 0xffff };\n+VECT_VAR_DECL(expected_u16_8,uint,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n+VECT_VAR_DECL(expected_u16_9,uint,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n+\n+/* Expected results for vreinterpret_u32_xx.  */\n+VECT_VAR_DECL(expected_u32_1,uint,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n+VECT_VAR_DECL(expected_u32_2,uint,32,2) [] = { 0xfff1fff0, 0xfff3fff2 };\n+VECT_VAR_DECL(expected_u32_3,uint,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n+VECT_VAR_DECL(expected_u32_4,uint,32,2) [] = { 0xfffffff0, 0xffffffff };\n+VECT_VAR_DECL(expected_u32_5,uint,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n+VECT_VAR_DECL(expected_u32_6,uint,32,2) [] = { 0xfff1fff0, 0xfff3fff2 };\n+VECT_VAR_DECL(expected_u32_7,uint,32,2) [] = { 0xfffffff0, 0xffffffff };\n+VECT_VAR_DECL(expected_u32_8,uint,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n+VECT_VAR_DECL(expected_u32_9,uint,32,2) [] = { 0xfff1fff0, 0xfff3fff2 };\n+\n+/* Expected results for vreinterpret_u64_xx.  */\n+VECT_VAR_DECL(expected_u64_1,uint,64,1) [] = { 0xf7f6f5f4f3f2f1f0 };\n+VECT_VAR_DECL(expected_u64_2,uint,64,1) [] = { 0xfff3fff2fff1fff0 };\n+VECT_VAR_DECL(expected_u64_3,uint,64,1) [] = { 0xfffffff1fffffff0 };\n+VECT_VAR_DECL(expected_u64_4,uint,64,1) [] = { 0xfffffffffffffff0 };\n+VECT_VAR_DECL(expected_u64_5,uint,64,1) [] = { 0xf7f6f5f4f3f2f1f0 };\n+VECT_VAR_DECL(expected_u64_6,uint,64,1) [] = { 0xfff3fff2fff1fff0 };\n+VECT_VAR_DECL(expected_u64_7,uint,64,1) [] = { 0xfffffff1fffffff0 };\n+VECT_VAR_DECL(expected_u64_8,uint,64,1) [] = { 0xf7f6f5f4f3f2f1f0 };\n+VECT_VAR_DECL(expected_u64_9,uint,64,1) [] = { 0xfff3fff2fff1fff0 };\n+\n+/* Expected results for vreinterpret_p8_xx.  */\n+VECT_VAR_DECL(expected_p8_1,poly,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n+\t\t\t\t\t     0xf4, 0xf5, 0xf6, 0xf7 };\n+VECT_VAR_DECL(expected_p8_2,poly,8,8) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t     0xf2, 0xff, 0xf3, 0xff };\n+VECT_VAR_DECL(expected_p8_3,poly,8,8) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t     0xf1, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_p8_4,poly,8,8) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t     0xff, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_p8_5,poly,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n+\t\t\t\t\t     0xf4, 0xf5, 0xf6, 0xf7 };\n+VECT_VAR_DECL(expected_p8_6,poly,8,8) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t     0xf2, 0xff, 0xf3, 0xff };\n+VECT_VAR_DECL(expected_p8_7,poly,8,8) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t     0xf1, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_p8_8,poly,8,8) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t     0xff, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_p8_9,poly,8,8) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t     0xf2, 0xff, 0xf3, 0xff };\n+\n+/* Expected results for vreinterpret_p16_xx.  */\n+VECT_VAR_DECL(expected_p16_1,poly,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n+VECT_VAR_DECL(expected_p16_2,poly,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n+VECT_VAR_DECL(expected_p16_3,poly,16,4) [] = { 0xfff0, 0xffff, 0xfff1, 0xffff };\n+VECT_VAR_DECL(expected_p16_4,poly,16,4) [] = { 0xfff0, 0xffff, 0xffff, 0xffff };\n+VECT_VAR_DECL(expected_p16_5,poly,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n+VECT_VAR_DECL(expected_p16_6,poly,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n+VECT_VAR_DECL(expected_p16_7,poly,16,4) [] = { 0xfff0, 0xffff, 0xfff1, 0xffff };\n+VECT_VAR_DECL(expected_p16_8,poly,16,4) [] = { 0xfff0, 0xffff, 0xffff, 0xffff };\n+VECT_VAR_DECL(expected_p16_9,poly,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n+\n+/* Expected results for vreinterpretq_s8_xx.  */\n+VECT_VAR_DECL(expected_q_s8_1,int,8,16) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t       0xf2, 0xff, 0xf3, 0xff,\n+\t\t\t\t\t       0xf4, 0xff, 0xf5, 0xff,\n+\t\t\t\t\t       0xf6, 0xff, 0xf7, 0xff };\n+VECT_VAR_DECL(expected_q_s8_2,int,8,16) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t       0xf1, 0xff, 0xff, 0xff,\n+\t\t\t\t\t       0xf2, 0xff, 0xff, 0xff,\n+\t\t\t\t\t       0xf3, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_q_s8_3,int,8,16) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t       0xff, 0xff, 0xff, 0xff,\n+\t\t\t\t\t       0xf1, 0xff, 0xff, 0xff,\n+\t\t\t\t\t       0xff, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_q_s8_4,int,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n+\t\t\t\t\t       0xf4, 0xf5, 0xf6, 0xf7,\n+\t\t\t\t\t       0xf8, 0xf9, 0xfa, 0xfb,\n+\t\t\t\t\t       0xfc, 0xfd, 0xfe, 0xff };\n+VECT_VAR_DECL(expected_q_s8_5,int,8,16) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t       0xf2, 0xff, 0xf3, 0xff,\n+\t\t\t\t\t       0xf4, 0xff, 0xf5, 0xff,\n+\t\t\t\t\t       0xf6, 0xff, 0xf7, 0xff };\n+VECT_VAR_DECL(expected_q_s8_6,int,8,16) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t       0xf1, 0xff, 0xff, 0xff,\n+\t\t\t\t\t       0xf2, 0xff, 0xff, 0xff,\n+\t\t\t\t\t       0xf3, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_q_s8_7,int,8,16) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t       0xff, 0xff, 0xff, 0xff,\n+\t\t\t\t\t       0xf1, 0xff, 0xff, 0xff,\n+\t\t\t\t\t       0xff, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_q_s8_8,int,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n+\t\t\t\t\t       0xf4, 0xf5, 0xf6, 0xf7,\n+\t\t\t\t\t       0xf8, 0xf9, 0xfa, 0xfb,\n+\t\t\t\t\t       0xfc, 0xfd, 0xfe, 0xff };\n+VECT_VAR_DECL(expected_q_s8_9,int,8,16) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t       0xf2, 0xff, 0xf3, 0xff,\n+\t\t\t\t\t       0xf4, 0xff, 0xf5, 0xff,\n+\t\t\t\t\t       0xf6, 0xff, 0xf7, 0xff };\n+\n+/* Expected results for vreinterpretq_s16_xx.  */\n+VECT_VAR_DECL(expected_q_s16_1,int,16,8) [] = { 0xf1f0, 0xf3f2,\n+\t\t\t\t\t\t0xf5f4, 0xf7f6,\n+\t\t\t\t\t\t0xf9f8, 0xfbfa,\n+\t\t\t\t\t\t0xfdfc, 0xfffe };\n+VECT_VAR_DECL(expected_q_s16_2,int,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t0xfff1, 0xffff,\n+\t\t\t\t\t\t0xfff2, 0xffff,\n+\t\t\t\t\t\t0xfff3, 0xffff };\n+VECT_VAR_DECL(expected_q_s16_3,int,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t0xffff, 0xffff,\n+\t\t\t\t\t\t0xfff1, 0xffff,\n+\t\t\t\t\t\t0xffff, 0xffff };\n+VECT_VAR_DECL(expected_q_s16_4,int,16,8) [] = { 0xf1f0, 0xf3f2,\n+\t\t\t\t\t\t0xf5f4, 0xf7f6,\n+\t\t\t\t\t\t0xf9f8, 0xfbfa,\n+\t\t\t\t\t\t0xfdfc, 0xfffe };\n+VECT_VAR_DECL(expected_q_s16_5,int,16,8) [] = { 0xfff0, 0xfff1,\n+\t\t\t\t\t\t0xfff2, 0xfff3,\n+\t\t\t\t\t\t0xfff4, 0xfff5,\n+\t\t\t\t\t\t0xfff6, 0xfff7 };\n+VECT_VAR_DECL(expected_q_s16_6,int,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t0xfff1, 0xffff,\n+\t\t\t\t\t\t0xfff2, 0xffff,\n+\t\t\t\t\t\t0xfff3, 0xffff };\n+VECT_VAR_DECL(expected_q_s16_7,int,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t0xffff, 0xffff,\n+\t\t\t\t\t\t0xfff1, 0xffff,\n+\t\t\t\t\t\t0xffff, 0xffff };\n+VECT_VAR_DECL(expected_q_s16_8,int,16,8) [] = { 0xf1f0, 0xf3f2,\n+\t\t\t\t\t\t0xf5f4, 0xf7f6,\n+\t\t\t\t\t\t0xf9f8, 0xfbfa,\n+\t\t\t\t\t\t0xfdfc, 0xfffe };\n+VECT_VAR_DECL(expected_q_s16_9,int,16,8) [] = { 0xfff0, 0xfff1,\n+\t\t\t\t\t\t0xfff2, 0xfff3,\n+\t\t\t\t\t\t0xfff4, 0xfff5,\n+\t\t\t\t\t\t0xfff6, 0xfff7 };\n+\n+/* Expected results for vreinterpretq_s32_xx.  */\n+VECT_VAR_DECL(expected_q_s32_1,int,32,4) [] = { 0xf3f2f1f0, 0xf7f6f5f4,\n+\t\t\t\t\t\t0xfbfaf9f8, 0xfffefdfc };\n+VECT_VAR_DECL(expected_q_s32_2,int,32,4) [] = { 0xfff1fff0, 0xfff3fff2,\n+\t\t\t\t\t\t0xfff5fff4, 0xfff7fff6 };\n+VECT_VAR_DECL(expected_q_s32_3,int,32,4) [] = { 0xfffffff0, 0xffffffff,\n+\t\t\t\t\t\t0xfffffff1, 0xffffffff };\n+VECT_VAR_DECL(expected_q_s32_4,int,32,4) [] = { 0xf3f2f1f0, 0xf7f6f5f4,\n+\t\t\t\t\t\t0xfbfaf9f8, 0xfffefdfc };\n+VECT_VAR_DECL(expected_q_s32_5,int,32,4) [] = { 0xfff1fff0, 0xfff3fff2,\n+\t\t\t\t\t\t0xfff5fff4, 0xfff7fff6 };\n+VECT_VAR_DECL(expected_q_s32_6,int,32,4) [] = { 0xfffffff0, 0xfffffff1,\n+\t\t\t\t\t\t0xfffffff2, 0xfffffff3 };\n+VECT_VAR_DECL(expected_q_s32_7,int,32,4) [] = { 0xfffffff0, 0xffffffff,\n+\t\t\t\t\t\t0xfffffff1, 0xffffffff };\n+VECT_VAR_DECL(expected_q_s32_8,int,32,4) [] = { 0xf3f2f1f0, 0xf7f6f5f4,\n+\t\t\t\t\t\t0xfbfaf9f8, 0xfffefdfc };\n+VECT_VAR_DECL(expected_q_s32_9,int,32,4) [] = { 0xfff1fff0, 0xfff3fff2,\n+\t\t\t\t\t\t0xfff5fff4, 0xfff7fff6 };\n+\n+/* Expected results for vreinterpretq_s64_xx.  */\n+VECT_VAR_DECL(expected_q_s64_1,int,64,2) [] = { 0xf7f6f5f4f3f2f1f0,\n+\t\t\t\t\t\t0xfffefdfcfbfaf9f8 };\n+VECT_VAR_DECL(expected_q_s64_2,int,64,2) [] = { 0xfff3fff2fff1fff0,\n+\t\t\t\t\t\t0xfff7fff6fff5fff4 };\n+VECT_VAR_DECL(expected_q_s64_3,int,64,2) [] = { 0xfffffff1fffffff0,\n+\t\t\t\t\t\t0xfffffff3fffffff2 };\n+VECT_VAR_DECL(expected_q_s64_4,int,64,2) [] = { 0xf7f6f5f4f3f2f1f0,\n+\t\t\t\t\t\t0xfffefdfcfbfaf9f8 };\n+VECT_VAR_DECL(expected_q_s64_5,int,64,2) [] = { 0xfff3fff2fff1fff0,\n+\t\t\t\t\t\t0xfff7fff6fff5fff4 };\n+VECT_VAR_DECL(expected_q_s64_6,int,64,2) [] = { 0xfffffff1fffffff0,\n+\t\t\t\t\t\t0xfffffff3fffffff2 };\n+VECT_VAR_DECL(expected_q_s64_7,int,64,2) [] = { 0xfffffffffffffff0,\n+\t\t\t\t\t\t0xfffffffffffffff1 };\n+VECT_VAR_DECL(expected_q_s64_8,int,64,2) [] = { 0xf7f6f5f4f3f2f1f0,\n+\t\t\t\t\t\t0xfffefdfcfbfaf9f8 };\n+VECT_VAR_DECL(expected_q_s64_9,int,64,2) [] = { 0xfff3fff2fff1fff0,\n+\t\t\t\t\t\t0xfff7fff6fff5fff4 };\n+\n+/* Expected results for vreinterpretq_u8_xx.  */\n+VECT_VAR_DECL(expected_q_u8_1,uint,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n+\t\t\t\t\t\t0xf4, 0xf5, 0xf6, 0xf7,\n+\t\t\t\t\t\t0xf8, 0xf9, 0xfa, 0xfb,\n+\t\t\t\t\t\t0xfc, 0xfd, 0xfe, 0xff };\n+VECT_VAR_DECL(expected_q_u8_2,uint,8,16) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t\t0xf2, 0xff, 0xf3, 0xff,\n+\t\t\t\t\t\t0xf4, 0xff, 0xf5, 0xff,\n+\t\t\t\t\t\t0xf6, 0xff, 0xf7, 0xff };\n+VECT_VAR_DECL(expected_q_u8_3,uint,8,16) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf1, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf2, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf3, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_q_u8_4,uint,8,16) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xff, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf1, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xff, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_q_u8_5,uint,8,16) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t\t0xf2, 0xff, 0xf3, 0xff,\n+\t\t\t\t\t\t0xf4, 0xff, 0xf5, 0xff,\n+\t\t\t\t\t\t0xf6, 0xff, 0xf7, 0xff };\n+VECT_VAR_DECL(expected_q_u8_6,uint,8,16) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf1, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf2, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf3, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_q_u8_7,uint,8,16) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xff, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf1, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xff, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_q_u8_8,uint,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n+\t\t\t\t\t\t0xf4, 0xf5, 0xf6, 0xf7,\n+\t\t\t\t\t\t0xf8, 0xf9, 0xfa, 0xfb,\n+\t\t\t\t\t\t0xfc, 0xfd, 0xfe, 0xff };\n+VECT_VAR_DECL(expected_q_u8_9,uint,8,16) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t\t0xf2, 0xff, 0xf3, 0xff,\n+\t\t\t\t\t\t0xf4, 0xff, 0xf5, 0xff,\n+\t\t\t\t\t\t0xf6, 0xff, 0xf7, 0xff };\n+\n+/* Expected results for vreinterpretq_u16_xx.  */\n+VECT_VAR_DECL(expected_q_u16_1,uint,16,8) [] = { 0xf1f0, 0xf3f2,\n+\t\t\t\t\t\t 0xf5f4, 0xf7f6,\n+\t\t\t\t\t\t 0xf9f8, 0xfbfa,\n+\t\t\t\t\t\t 0xfdfc, 0xfffe };\n+VECT_VAR_DECL(expected_q_u16_2,uint,16,8) [] = { 0xfff0, 0xfff1,\n+\t\t\t\t\t\t 0xfff2, 0xfff3,\n+\t\t\t\t\t\t 0xfff4, 0xfff5,\n+\t\t\t\t\t\t 0xfff6, 0xfff7 };\n+VECT_VAR_DECL(expected_q_u16_3,uint,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t 0xfff1, 0xffff,\n+\t\t\t\t\t\t 0xfff2, 0xffff,\n+\t\t\t\t\t\t 0xfff3, 0xffff };\n+VECT_VAR_DECL(expected_q_u16_4,uint,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t 0xffff, 0xffff,\n+\t\t\t\t\t\t 0xfff1, 0xffff,\n+\t\t\t\t\t\t 0xffff, 0xffff };\n+VECT_VAR_DECL(expected_q_u16_5,uint,16,8) [] = { 0xf1f0, 0xf3f2,\n+\t\t\t\t\t\t 0xf5f4, 0xf7f6,\n+\t\t\t\t\t\t 0xf9f8, 0xfbfa,\n+\t\t\t\t\t\t 0xfdfc, 0xfffe };\n+VECT_VAR_DECL(expected_q_u16_6,uint,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t 0xfff1, 0xffff,\n+\t\t\t\t\t\t 0xfff2, 0xffff,\n+\t\t\t\t\t\t 0xfff3, 0xffff };\n+VECT_VAR_DECL(expected_q_u16_7,uint,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t 0xffff, 0xffff,\n+\t\t\t\t\t\t 0xfff1, 0xffff,\n+\t\t\t\t\t\t 0xffff, 0xffff };\n+VECT_VAR_DECL(expected_q_u16_8,uint,16,8) [] = { 0xf1f0, 0xf3f2,\n+\t\t\t\t\t\t 0xf5f4, 0xf7f6,\n+\t\t\t\t\t\t 0xf9f8, 0xfbfa,\n+\t\t\t\t\t\t 0xfdfc, 0xfffe };\n+VECT_VAR_DECL(expected_q_u16_9,uint,16,8) [] = { 0xfff0, 0xfff1,\n+\t\t\t\t\t\t 0xfff2, 0xfff3,\n+\t\t\t\t\t\t 0xfff4, 0xfff5,\n+\t\t\t\t\t\t 0xfff6, 0xfff7 };\n+\n+/* Expected results for vreinterpretq_u32_xx.  */\n+VECT_VAR_DECL(expected_q_u32_1,uint,32,4) [] = { 0xf3f2f1f0, 0xf7f6f5f4,\n+\t\t\t\t\t\t 0xfbfaf9f8, 0xfffefdfc };\n+VECT_VAR_DECL(expected_q_u32_2,uint,32,4) [] = { 0xfff1fff0, 0xfff3fff2,\n+\t\t\t\t\t\t 0xfff5fff4, 0xfff7fff6 };\n+VECT_VAR_DECL(expected_q_u32_3,uint,32,4) [] = { 0xfffffff0, 0xfffffff1,\n+\t\t\t\t\t\t 0xfffffff2, 0xfffffff3 };\n+VECT_VAR_DECL(expected_q_u32_4,uint,32,4) [] = { 0xfffffff0, 0xffffffff,\n+\t\t\t\t\t\t 0xfffffff1, 0xffffffff };\n+VECT_VAR_DECL(expected_q_u32_5,uint,32,4) [] = { 0xf3f2f1f0, 0xf7f6f5f4,\n+\t\t\t\t\t\t 0xfbfaf9f8, 0xfffefdfc };\n+VECT_VAR_DECL(expected_q_u32_6,uint,32,4) [] = { 0xfff1fff0, 0xfff3fff2,\n+\t\t\t\t\t\t 0xfff5fff4, 0xfff7fff6 };\n+VECT_VAR_DECL(expected_q_u32_7,uint,32,4) [] = { 0xfffffff0, 0xffffffff,\n+\t\t\t\t\t\t 0xfffffff1, 0xffffffff };\n+VECT_VAR_DECL(expected_q_u32_8,uint,32,4) [] = { 0xf3f2f1f0, 0xf7f6f5f4,\n+\t\t\t\t\t\t 0xfbfaf9f8, 0xfffefdfc };\n+VECT_VAR_DECL(expected_q_u32_9,uint,32,4) [] = { 0xfff1fff0, 0xfff3fff2,\n+\t\t\t\t\t\t 0xfff5fff4, 0xfff7fff6 };\n+\n+/* Expected results for vreinterpretq_u64_xx.  */\n+VECT_VAR_DECL(expected_q_u64_1,uint,64,2) [] = { 0xf7f6f5f4f3f2f1f0,\n+\t\t\t\t\t\t0xfffefdfcfbfaf9f8 };\n+VECT_VAR_DECL(expected_q_u64_2,uint,64,2) [] = { 0xfff3fff2fff1fff0,\n+\t\t\t\t\t\t0xfff7fff6fff5fff4 };\n+VECT_VAR_DECL(expected_q_u64_3,uint,64,2) [] = { 0xfffffff1fffffff0,\n+\t\t\t\t\t\t0xfffffff3fffffff2 };\n+VECT_VAR_DECL(expected_q_u64_4,uint,64,2) [] = { 0xfffffffffffffff0,\n+\t\t\t\t\t\t0xfffffffffffffff1 };\n+VECT_VAR_DECL(expected_q_u64_5,uint,64,2) [] = { 0xf7f6f5f4f3f2f1f0,\n+\t\t\t\t\t\t0xfffefdfcfbfaf9f8 };\n+VECT_VAR_DECL(expected_q_u64_6,uint,64,2) [] = { 0xfff3fff2fff1fff0,\n+\t\t\t\t\t\t0xfff7fff6fff5fff4 };\n+VECT_VAR_DECL(expected_q_u64_7,uint,64,2) [] = { 0xfffffff1fffffff0,\n+\t\t\t\t\t\t0xfffffff3fffffff2 };\n+VECT_VAR_DECL(expected_q_u64_8,uint,64,2) [] = { 0xf7f6f5f4f3f2f1f0,\n+\t\t\t\t\t\t0xfffefdfcfbfaf9f8 };\n+VECT_VAR_DECL(expected_q_u64_9,uint,64,2) [] = { 0xfff3fff2fff1fff0,\n+\t\t\t\t\t\t 0xfff7fff6fff5fff4 };\n+\n+/* Expected results for vreinterpret_f32_xx.  */\n+VECT_VAR_DECL(expected_f32_1,hfloat,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n+VECT_VAR_DECL(expected_f32_2,hfloat,32,2) [] = { 0xfff1fff0, 0xfff3fff2 };\n+VECT_VAR_DECL(expected_f32_3,hfloat,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n+VECT_VAR_DECL(expected_f32_4,hfloat,32,2) [] = { 0xfffffff0, 0xffffffff };\n+VECT_VAR_DECL(expected_f32_5,hfloat,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n+VECT_VAR_DECL(expected_f32_6,hfloat,32,2) [] = { 0xfff1fff0, 0xfff3fff2 };\n+VECT_VAR_DECL(expected_f32_7,hfloat,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n+VECT_VAR_DECL(expected_f32_8,hfloat,32,2) [] = { 0xfffffff0, 0xffffffff };\n+VECT_VAR_DECL(expected_f32_9,hfloat,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n+VECT_VAR_DECL(expected_f32_10,hfloat,32,2) [] = { 0xfff1fff0, 0xfff3fff2 };\n+\n+/* Expected results for vreinterpretq_f32_xx.  */\n+VECT_VAR_DECL(expected_q_f32_1,hfloat,32,4) [] = { 0xf3f2f1f0, 0xf7f6f5f4,\n+\t\t\t\t\t\t   0xfbfaf9f8, 0xfffefdfc };\n+VECT_VAR_DECL(expected_q_f32_2,hfloat,32,4) [] = { 0xfff1fff0, 0xfff3fff2,\n+\t\t\t\t\t\t   0xfff5fff4, 0xfff7fff6 };\n+VECT_VAR_DECL(expected_q_f32_3,hfloat,32,4) [] = { 0xfffffff0, 0xfffffff1,\n+\t\t\t\t\t\t   0xfffffff2, 0xfffffff3 };\n+VECT_VAR_DECL(expected_q_f32_4,hfloat,32,4) [] = { 0xfffffff0, 0xffffffff,\n+\t\t\t\t\t\t   0xfffffff1, 0xffffffff };\n+VECT_VAR_DECL(expected_q_f32_5,hfloat,32,4) [] = { 0xf3f2f1f0, 0xf7f6f5f4,\n+\t\t\t\t\t\t   0xfbfaf9f8, 0xfffefdfc };\n+VECT_VAR_DECL(expected_q_f32_6,hfloat,32,4) [] = { 0xfff1fff0, 0xfff3fff2,\n+\t\t\t\t\t\t   0xfff5fff4, 0xfff7fff6 };\n+VECT_VAR_DECL(expected_q_f32_7,hfloat,32,4) [] = { 0xfffffff0, 0xfffffff1,\n+\t\t\t\t\t\t   0xfffffff2, 0xfffffff3 };\n+VECT_VAR_DECL(expected_q_f32_8,hfloat,32,4) [] = { 0xfffffff0, 0xffffffff,\n+\t\t\t\t\t\t   0xfffffff1, 0xffffffff };\n+VECT_VAR_DECL(expected_q_f32_9,hfloat,32,4) [] = { 0xf3f2f1f0, 0xf7f6f5f4,\n+\t\t\t\t\t\t   0xfbfaf9f8, 0xfffefdfc };\n+VECT_VAR_DECL(expected_q_f32_10,hfloat,32,4) [] = { 0xfff1fff0, 0xfff3fff2,\n+\t\t\t\t\t\t    0xfff5fff4, 0xfff7fff6 };\n+\n+/* Expected results for vreinterpretq_xx_f32.  */\n+VECT_VAR_DECL(expected_xx_f32_1,int,8,8) [] = { 0x0, 0x0, 0x80, 0xc1,\n+\t\t\t\t\t\t0x0, 0x0, 0x70, 0xc1 };\n+VECT_VAR_DECL(expected_xx_f32_2,int,16,4) [] = { 0x0, 0xc180, 0x0, 0xc170 };\n+VECT_VAR_DECL(expected_xx_f32_3,int,32,2) [] = { 0xc1800000, 0xc1700000 };\n+VECT_VAR_DECL(expected_xx_f32_4,int,64,1) [] = { 0xc1700000c1800000 };\n+VECT_VAR_DECL(expected_xx_f32_5,uint,8,8) [] = { 0x0, 0x0, 0x80, 0xc1,\n+\t\t\t\t\t\t 0x0, 0x0, 0x70, 0xc1 };\n+VECT_VAR_DECL(expected_xx_f32_6,uint,16,4) [] = { 0x0, 0xc180, 0x0, 0xc170 };\n+VECT_VAR_DECL(expected_xx_f32_7,uint,32,2) [] = { 0xc1800000, 0xc1700000 };\n+VECT_VAR_DECL(expected_xx_f32_8,uint,64,1) [] = { 0xc1700000c1800000 };\n+VECT_VAR_DECL(expected_xx_f32_9,poly,8,8) [] = { 0x0, 0x0, 0x80, 0xc1,\n+\t\t\t\t\t\t 0x0, 0x0, 0x70, 0xc1 };\n+VECT_VAR_DECL(expected_xx_f32_10,poly,16,4) [] = { 0x0, 0xc180, 0x0, 0xc170 };\n+\n+/* Expected results for vreinterpretq_xx_f32.  */\n+VECT_VAR_DECL(expected_q_xx_f32_1,int,8,16) [] = { 0x0, 0x0, 0x80, 0xc1,\n+\t\t\t\t\t\t   0x0, 0x0, 0x70, 0xc1,\n+\t\t\t\t\t\t   0x0, 0x0, 0x60, 0xc1,\n+\t\t\t\t\t\t   0x0, 0x0, 0x50, 0xc1 };\n+VECT_VAR_DECL(expected_q_xx_f32_2,int,16,8) [] = { 0x0, 0xc180, 0x0, 0xc170,\n+\t\t\t\t\t\t   0x0, 0xc160, 0x0, 0xc150 };\n+VECT_VAR_DECL(expected_q_xx_f32_3,int,32,4) [] = { 0xc1800000, 0xc1700000,\n+\t\t\t\t\t\t   0xc1600000, 0xc1500000 };\n+VECT_VAR_DECL(expected_q_xx_f32_4,int,64,2) [] = { 0xc1700000c1800000,\n+\t\t\t\t\t\t   0xc1500000c1600000 };\n+VECT_VAR_DECL(expected_q_xx_f32_5,uint,8,16) [] = { 0x0, 0x0, 0x80, 0xc1,\n+\t\t\t\t\t\t    0x0, 0x0, 0x70, 0xc1,\n+\t\t\t\t\t\t    0x0, 0x0, 0x60, 0xc1,\n+\t\t\t\t\t\t    0x0, 0x0, 0x50, 0xc1 };\n+VECT_VAR_DECL(expected_q_xx_f32_6,uint,16,8) [] = { 0x0, 0xc180, 0x0, 0xc170,\n+\t\t\t\t\t\t    0x0, 0xc160, 0x0, 0xc150 };\n+VECT_VAR_DECL(expected_q_xx_f32_7,uint,32,4) [] = { 0xc1800000, 0xc1700000,\n+\t\t\t\t\t\t    0xc1600000, 0xc1500000 };\n+VECT_VAR_DECL(expected_q_xx_f32_8,uint,64,2) [] = { 0xc1700000c1800000,\n+\t\t\t\t\t\t    0xc1500000c1600000 };\n+VECT_VAR_DECL(expected_q_xx_f32_9,poly,8,16) [] = { 0x0, 0x0, 0x80, 0xc1,\n+\t\t\t\t\t\t    0x0, 0x0, 0x70, 0xc1,\n+\t\t\t\t\t\t    0x0, 0x0, 0x60, 0xc1,\n+\t\t\t\t\t\t    0x0, 0x0, 0x50, 0xc1 };\n+VECT_VAR_DECL(expected_q_xx_f32_10,poly,16,8) [] = { 0x0, 0xc180, 0x0, 0xc170,\n+\t\t\t\t\t\t     0x0, 0xc160, 0x0, 0xc150 };\n+\n+#define TEST_MSG \"VREINTERPRET/VREINTERPRETQ\"\n+\n+void exec_vreinterpret (void)\n+{\n+  int i;\n+\n+  /* Basic test: y=vreinterpret(x), then store the result.  */\n+#define TEST_VREINTERPRET(Q, T1, T2, W, N, TS1, TS2, WS, NS, EXPECTED)\t\\\n+  VECT_VAR(vector_res, T1, W, N) =\t\t\t\t\t\\\n+    vreinterpret##Q##_##T2##W##_##TS2##WS(VECT_VAR(vector, TS1, WS, NS)); \\\n+  vst1##Q##_##T2##W(VECT_VAR(result, T1, W, N),\t\t\t\t\\\n+\t\t    VECT_VAR(vector_res, T1, W, N));\t\t\t\\\n+  CHECK(TEST_MSG, T1, W, N, PRIx##W, EXPECTED, \"\");\n+\n+#define TEST_VREINTERPRET_POLY(Q, T1, T2, W, N, TS1, TS2, WS, NS, EXPECTED) \\\n+  VECT_VAR(vector_res, T1, W, N) =\t\t\t\t\t\\\n+    vreinterpret##Q##_##T2##W##_##TS2##WS(VECT_VAR(vector, TS1, WS, NS)); \\\n+  vst1##Q##_##T2##W(VECT_VAR(result, T1, W, N),\t\t\t\t\\\n+\t\t    VECT_VAR(vector_res, T1, W, N));\t\t\t\\\n+  CHECK(TEST_MSG, T1, W, N, PRIx##W, EXPECTED, \"\");\n+\n+#define TEST_VREINTERPRET_FP(Q, T1, T2, W, N, TS1, TS2, WS, NS, EXPECTED) \\\n+  VECT_VAR(vector_res, T1, W, N) =\t\t\t\t\t\\\n+    vreinterpret##Q##_##T2##W##_##TS2##WS(VECT_VAR(vector, TS1, WS, NS)); \\\n+  vst1##Q##_##T2##W(VECT_VAR(result, T1, W, N),\t\t\t\t\\\n+\t\t    VECT_VAR(vector_res, T1, W, N));\t\t\t\\\n+  CHECK_FP(TEST_MSG, T1, W, N, PRIx##W, EXPECTED, \"\");\n+\n+  DECL_VARIABLE_ALL_VARIANTS(vector);\n+  DECL_VARIABLE_ALL_VARIANTS(vector_res);\n+\n+  clean_results ();\n+\n+\n+  /* Initialize input \"vector\" from \"buffer\".  */\n+  TEST_MACRO_ALL_VARIANTS_2_5(VLOAD, vector, buffer);\n+  VLOAD(vector, buffer, , float, f, 32, 2);\n+  VLOAD(vector, buffer, q, float, f, 32, 4);\n+\n+  /* vreinterpret_s8_xx.  */\n+  TEST_VREINTERPRET(, int, s, 8, 8, int, s, 16, 4, expected_s8_1);\n+  TEST_VREINTERPRET(, int, s, 8, 8, int, s, 32, 2, expected_s8_2);\n+  TEST_VREINTERPRET(, int, s, 8, 8, int, s, 64, 1, expected_s8_3);\n+  TEST_VREINTERPRET(, int, s, 8, 8, uint, u, 8, 8, expected_s8_4);\n+  TEST_VREINTERPRET(, int, s, 8, 8, uint, u, 16, 4, expected_s8_5);\n+  TEST_VREINTERPRET(, int, s, 8, 8, uint, u, 32, 2, expected_s8_6);\n+  TEST_VREINTERPRET(, int, s, 8, 8, uint, u, 64, 1, expected_s8_7);\n+  TEST_VREINTERPRET(, int, s, 8, 8, poly, p, 8, 8, expected_s8_8);\n+  TEST_VREINTERPRET(, int, s, 8, 8, poly, p, 16, 4, expected_s8_9);\n+\n+  /* vreinterpret_s16_xx.  */\n+  TEST_VREINTERPRET(, int, s, 16, 4, int, s, 8, 8, expected_s16_1);\n+  TEST_VREINTERPRET(, int, s, 16, 4, int, s, 32, 2, expected_s16_2);\n+  TEST_VREINTERPRET(, int, s, 16, 4, int, s, 64, 1, expected_s16_3);\n+  TEST_VREINTERPRET(, int, s, 16, 4, uint, u, 8, 8, expected_s16_4);\n+  TEST_VREINTERPRET(, int, s, 16, 4, uint, u, 16, 4, expected_s16_5);\n+  TEST_VREINTERPRET(, int, s, 16, 4, uint, u, 32, 2, expected_s16_6);\n+  TEST_VREINTERPRET(, int, s, 16, 4, uint, u, 64, 1, expected_s16_7);\n+  TEST_VREINTERPRET(, int, s, 16, 4, poly, p, 8, 8, expected_s16_8);\n+  TEST_VREINTERPRET(, int, s, 16, 4, poly, p, 16, 4, expected_s16_9);\n+\n+  /* vreinterpret_s32_xx.  */\n+  TEST_VREINTERPRET(, int, s, 32, 2, int, s, 8, 8, expected_s32_1);\n+  TEST_VREINTERPRET(, int, s, 32, 2, int, s, 16, 4, expected_s32_2);\n+  TEST_VREINTERPRET(, int, s, 32, 2, int, s, 64, 1, expected_s32_3);\n+  TEST_VREINTERPRET(, int, s, 32, 2, uint, u, 8, 8, expected_s32_4);\n+  TEST_VREINTERPRET(, int, s, 32, 2, uint, u, 16, 4, expected_s32_5);\n+  TEST_VREINTERPRET(, int, s, 32, 2, uint, u, 32, 2, expected_s32_6);\n+  TEST_VREINTERPRET(, int, s, 32, 2, uint, u, 64, 1, expected_s32_7);\n+  TEST_VREINTERPRET(, int, s, 32, 2, poly, p, 8, 8, expected_s32_8);\n+  TEST_VREINTERPRET(, int, s, 32, 2, poly, p, 16, 4, expected_s32_9);\n+\n+  /* vreinterpret_s64_xx.  */\n+  TEST_VREINTERPRET(, int, s, 64, 1, int, s, 8, 8, expected_s64_1);\n+  TEST_VREINTERPRET(, int, s, 64, 1, int, s, 16, 4, expected_s64_2);\n+  TEST_VREINTERPRET(, int, s, 64, 1, int, s, 32, 2, expected_s64_3);\n+  TEST_VREINTERPRET(, int, s, 64, 1, uint, u, 8, 8, expected_s64_4);\n+  TEST_VREINTERPRET(, int, s, 64, 1, uint, u, 16, 4, expected_s64_5);\n+  TEST_VREINTERPRET(, int, s, 64, 1, uint, u, 32, 2, expected_s64_6);\n+  TEST_VREINTERPRET(, int, s, 64, 1, uint, u, 64, 1, expected_s64_7);\n+  TEST_VREINTERPRET(, int, s, 64, 1, poly, p, 8, 8, expected_s64_8);\n+  TEST_VREINTERPRET(, int, s, 64, 1, poly, p, 16, 4, expected_s64_9);\n+\n+  /* vreinterpret_u8_xx.  */\n+  TEST_VREINTERPRET(, uint, u, 8, 8, int, s, 8, 8, expected_u8_1);\n+  TEST_VREINTERPRET(, uint, u, 8, 8, int, s, 16, 4, expected_u8_2);\n+  TEST_VREINTERPRET(, uint, u, 8, 8, int, s, 32, 2, expected_u8_3);\n+  TEST_VREINTERPRET(, uint, u, 8, 8, int, s, 64, 1, expected_u8_4);\n+  TEST_VREINTERPRET(, uint, u, 8, 8, uint, u, 16, 4, expected_u8_5);\n+  TEST_VREINTERPRET(, uint, u, 8, 8, uint, u, 32, 2, expected_u8_6);\n+  TEST_VREINTERPRET(, uint, u, 8, 8, uint, u, 64, 1, expected_u8_7);\n+  TEST_VREINTERPRET(, uint, u, 8, 8, poly, p, 8, 8, expected_u8_8);\n+  TEST_VREINTERPRET(, uint, u, 8, 8, poly, p, 16, 4, expected_u8_9);\n+\n+  /* vreinterpret_u16_xx.  */\n+  TEST_VREINTERPRET(, uint, u, 16, 4, int, s, 8, 8, expected_u16_1);\n+  TEST_VREINTERPRET(, uint, u, 16, 4, int, s, 16, 4, expected_u16_2);\n+  TEST_VREINTERPRET(, uint, u, 16, 4, int, s, 32, 2, expected_u16_3);\n+  TEST_VREINTERPRET(, uint, u, 16, 4, int, s, 64, 1, expected_u16_4);\n+  TEST_VREINTERPRET(, uint, u, 16, 4, uint, u, 8, 8, expected_u16_5);\n+  TEST_VREINTERPRET(, uint, u, 16, 4, uint, u, 32, 2, expected_u16_6);\n+  TEST_VREINTERPRET(, uint, u, 16, 4, uint, u, 64, 1, expected_u16_7);\n+  TEST_VREINTERPRET(, uint, u, 16, 4, poly, p, 8, 8, expected_u16_8);\n+  TEST_VREINTERPRET(, uint, u, 16, 4, poly, p, 16, 4, expected_u16_9);\n+\n+  /* vreinterpret_u32_xx.  */\n+  TEST_VREINTERPRET(, uint, u, 32, 2, int, s, 8, 8, expected_u32_1);\n+  TEST_VREINTERPRET(, uint, u, 32, 2, int, s, 16, 4, expected_u32_2);\n+  TEST_VREINTERPRET(, uint, u, 32, 2, int, s, 32, 2, expected_u32_3);\n+  TEST_VREINTERPRET(, uint, u, 32, 2, int, s, 64, 1, expected_u32_4);\n+  TEST_VREINTERPRET(, uint, u, 32, 2, uint, u, 8, 8, expected_u32_5);\n+  TEST_VREINTERPRET(, uint, u, 32, 2, uint, u, 16, 4, expected_u32_6);\n+  TEST_VREINTERPRET(, uint, u, 32, 2, uint, u, 64, 1, expected_u32_7);\n+  TEST_VREINTERPRET(, uint, u, 32, 2, poly, p, 8, 8, expected_u32_8);\n+  TEST_VREINTERPRET(, uint, u, 32, 2, poly, p, 16, 4, expected_u32_9);\n+\n+  /* vreinterpret_u64_xx.  */\n+  TEST_VREINTERPRET(, uint, u, 64, 1, int, s, 8, 8, expected_u64_1);\n+  TEST_VREINTERPRET(, uint, u, 64, 1, int, s, 16, 4, expected_u64_2);\n+  TEST_VREINTERPRET(, uint, u, 64, 1, int, s, 32, 2, expected_u64_3);\n+  TEST_VREINTERPRET(, uint, u, 64, 1, int, s, 64, 1, expected_u64_4);\n+  TEST_VREINTERPRET(, uint, u, 64, 1, uint, u, 8, 8, expected_u64_5);\n+  TEST_VREINTERPRET(, uint, u, 64, 1, uint, u, 16, 4, expected_u64_6);\n+  TEST_VREINTERPRET(, uint, u, 64, 1, uint, u, 32, 2, expected_u64_7);\n+  TEST_VREINTERPRET(, uint, u, 64, 1, poly, p, 8, 8, expected_u64_8);\n+  TEST_VREINTERPRET(, uint, u, 64, 1, poly, p, 16, 4, expected_u64_9);\n+\n+  /* vreinterpret_p8_xx.  */\n+  TEST_VREINTERPRET_POLY(, poly, p, 8, 8, int, s, 8, 8, expected_p8_1);\n+  TEST_VREINTERPRET_POLY(, poly, p, 8, 8, int, s, 16, 4, expected_p8_2);\n+  TEST_VREINTERPRET_POLY(, poly, p, 8, 8, int, s, 32, 2, expected_p8_3);\n+  TEST_VREINTERPRET_POLY(, poly, p, 8, 8, int, s, 64, 1, expected_p8_4);\n+  TEST_VREINTERPRET_POLY(, poly, p, 8, 8, uint, u, 8, 8, expected_p8_5);\n+  TEST_VREINTERPRET_POLY(, poly, p, 8, 8, uint, u, 16, 4, expected_p8_6);\n+  TEST_VREINTERPRET_POLY(, poly, p, 8, 8, uint, u, 32, 2, expected_p8_7);\n+  TEST_VREINTERPRET_POLY(, poly, p, 8, 8, uint, u, 64, 1, expected_p8_8);\n+  TEST_VREINTERPRET_POLY(, poly, p, 8, 8, poly, p, 16, 4, expected_p8_9);\n+\n+  /* vreinterpret_p16_xx.  */\n+  TEST_VREINTERPRET_POLY(, poly, p, 16, 4, int, s, 8, 8, expected_p16_1);\n+  TEST_VREINTERPRET_POLY(, poly, p, 16, 4, int, s, 16, 4, expected_p16_2);\n+  TEST_VREINTERPRET_POLY(, poly, p, 16, 4, int, s, 32, 2, expected_p16_3);\n+  TEST_VREINTERPRET_POLY(, poly, p, 16, 4, int, s, 64, 1, expected_p16_4);\n+  TEST_VREINTERPRET_POLY(, poly, p, 16, 4, uint, u, 8, 8, expected_p16_5);\n+  TEST_VREINTERPRET_POLY(, poly, p, 16, 4, uint, u, 16, 4, expected_p16_6);\n+  TEST_VREINTERPRET_POLY(, poly, p, 16, 4, uint, u, 32, 2, expected_p16_7);\n+  TEST_VREINTERPRET_POLY(, poly, p, 16, 4, uint, u, 64, 1, expected_p16_8);\n+  TEST_VREINTERPRET_POLY(, poly, p, 16, 4, poly, p, 8, 8, expected_p16_9);\n+\n+  /* vreinterpretq_s8_xx.  */\n+  TEST_VREINTERPRET(q, int, s, 8, 16, int, s, 16, 8, expected_q_s8_1);\n+  TEST_VREINTERPRET(q, int, s, 8, 16, int, s, 32, 4, expected_q_s8_2);\n+  TEST_VREINTERPRET(q, int, s, 8, 16, int, s, 64, 2, expected_q_s8_3);\n+  TEST_VREINTERPRET(q, int, s, 8, 16, uint, u, 8, 16, expected_q_s8_4);\n+  TEST_VREINTERPRET(q, int, s, 8, 16, uint, u, 16, 8, expected_q_s8_5);\n+  TEST_VREINTERPRET(q, int, s, 8, 16, uint, u, 32, 4, expected_q_s8_6);\n+  TEST_VREINTERPRET(q, int, s, 8, 16, uint, u, 64, 2, expected_q_s8_7);\n+  TEST_VREINTERPRET(q, int, s, 8, 16, poly, p, 8, 16, expected_q_s8_8);\n+  TEST_VREINTERPRET(q, int, s, 8, 16, poly, p, 16, 8, expected_q_s8_9);\n+\n+  /* vreinterpretq_s16_xx.  */\n+  TEST_VREINTERPRET(q, int, s, 16, 8, int, s, 8, 16, expected_q_s16_1);\n+  TEST_VREINTERPRET(q, int, s, 16, 8, int, s, 32, 4, expected_q_s16_2);\n+  TEST_VREINTERPRET(q, int, s, 16, 8, int, s, 64, 2, expected_q_s16_3);\n+  TEST_VREINTERPRET(q, int, s, 16, 8, uint, u, 8, 16, expected_q_s16_4);\n+  TEST_VREINTERPRET(q, int, s, 16, 8, uint, u, 16, 8, expected_q_s16_5);\n+  TEST_VREINTERPRET(q, int, s, 16, 8, uint, u, 32, 4, expected_q_s16_6);\n+  TEST_VREINTERPRET(q, int, s, 16, 8, uint, u, 64, 2, expected_q_s16_7);\n+  TEST_VREINTERPRET(q, int, s, 16, 8, poly, p, 8, 16, expected_q_s16_8);\n+  TEST_VREINTERPRET(q, int, s, 16, 8, poly, p, 16, 8, expected_q_s16_9);\n+\n+  /* vreinterpretq_s32_xx.  */\n+  TEST_VREINTERPRET(q, int, s, 32, 4, int, s, 8, 16, expected_q_s32_1);\n+  TEST_VREINTERPRET(q, int, s, 32, 4, int, s, 16, 8, expected_q_s32_2);\n+  TEST_VREINTERPRET(q, int, s, 32, 4, int, s, 64, 2, expected_q_s32_3);\n+  TEST_VREINTERPRET(q, int, s, 32, 4, uint, u, 8, 16, expected_q_s32_4);\n+  TEST_VREINTERPRET(q, int, s, 32, 4, uint, u, 16, 8, expected_q_s32_5);\n+  TEST_VREINTERPRET(q, int, s, 32, 4, uint, u, 32, 4, expected_q_s32_6);\n+  TEST_VREINTERPRET(q, int, s, 32, 4, uint, u, 64, 2, expected_q_s32_7);\n+  TEST_VREINTERPRET(q, int, s, 32, 4, poly, p, 8, 16, expected_q_s32_8);\n+  TEST_VREINTERPRET(q, int, s, 32, 4, poly, p, 16, 8, expected_q_s32_9);\n+\n+  /* vreinterpretq_s64_xx.  */\n+  TEST_VREINTERPRET(q, int, s, 64, 2, int, s, 8, 16, expected_q_s64_1);\n+  TEST_VREINTERPRET(q, int, s, 64, 2, int, s, 16, 8, expected_q_s64_2);\n+  TEST_VREINTERPRET(q, int, s, 64, 2, int, s, 32, 4, expected_q_s64_3);\n+  TEST_VREINTERPRET(q, int, s, 64, 2, uint, u, 8, 16, expected_q_s64_4);\n+  TEST_VREINTERPRET(q, int, s, 64, 2, uint, u, 16, 8, expected_q_s64_5);\n+  TEST_VREINTERPRET(q, int, s, 64, 2, uint, u, 32, 4, expected_q_s64_6);\n+  TEST_VREINTERPRET(q, int, s, 64, 2, uint, u, 64, 2, expected_q_s64_7);\n+  TEST_VREINTERPRET(q, int, s, 64, 2, poly, p, 8, 16, expected_q_s64_8);\n+  TEST_VREINTERPRET(q, int, s, 64, 2, poly, p, 16, 8, expected_q_s64_9);\n+\n+  /* vreinterpretq_u8_xx.  */\n+  TEST_VREINTERPRET(q, uint, u, 8, 16, int, s, 8, 16, expected_q_u8_1);\n+  TEST_VREINTERPRET(q, uint, u, 8, 16, int, s, 16, 8, expected_q_u8_2);\n+  TEST_VREINTERPRET(q, uint, u, 8, 16, int, s, 32, 4, expected_q_u8_3);\n+  TEST_VREINTERPRET(q, uint, u, 8, 16, int, s, 64, 2, expected_q_u8_4);\n+  TEST_VREINTERPRET(q, uint, u, 8, 16, uint, u, 16, 8, expected_q_u8_5);\n+  TEST_VREINTERPRET(q, uint, u, 8, 16, uint, u, 32, 4, expected_q_u8_6);\n+  TEST_VREINTERPRET(q, uint, u, 8, 16, uint, u, 64, 2, expected_q_u8_7);\n+  TEST_VREINTERPRET(q, uint, u, 8, 16, poly, p, 8, 16, expected_q_u8_8);\n+  TEST_VREINTERPRET(q, uint, u, 8, 16, poly, p, 16, 8, expected_q_u8_9);\n+\n+  /* vreinterpretq_u16_xx.  */\n+  TEST_VREINTERPRET(q, uint, u, 16, 8, int, s, 8, 16, expected_q_u16_1);\n+  TEST_VREINTERPRET(q, uint, u, 16, 8, int, s, 16, 8, expected_q_u16_2);\n+  TEST_VREINTERPRET(q, uint, u, 16, 8, int, s, 32, 4, expected_q_u16_3);\n+  TEST_VREINTERPRET(q, uint, u, 16, 8, int, s, 64, 2, expected_q_u16_4);\n+  TEST_VREINTERPRET(q, uint, u, 16, 8, uint, u, 8, 16, expected_q_u16_5);\n+  TEST_VREINTERPRET(q, uint, u, 16, 8, uint, u, 32, 4, expected_q_u16_6);\n+  TEST_VREINTERPRET(q, uint, u, 16, 8, uint, u, 64, 2, expected_q_u16_7);\n+  TEST_VREINTERPRET(q, uint, u, 16, 8, poly, p, 8, 16, expected_q_u16_8);\n+  TEST_VREINTERPRET(q, uint, u, 16, 8, poly, p, 16, 8, expected_q_u16_9);\n+\n+  /* vreinterpretq_u32_xx.  */\n+  TEST_VREINTERPRET(q, uint, u, 32, 4, int, s, 8, 16, expected_q_u32_1);\n+  TEST_VREINTERPRET(q, uint, u, 32, 4, int, s, 16, 8, expected_q_u32_2);\n+  TEST_VREINTERPRET(q, uint, u, 32, 4, int, s, 32, 4, expected_q_u32_3);\n+  TEST_VREINTERPRET(q, uint, u, 32, 4, int, s, 64, 2, expected_q_u32_4);\n+  TEST_VREINTERPRET(q, uint, u, 32, 4, uint, u, 8, 16, expected_q_u32_5);\n+  TEST_VREINTERPRET(q, uint, u, 32, 4, uint, u, 16, 8, expected_q_u32_6);\n+  TEST_VREINTERPRET(q, uint, u, 32, 4, uint, u, 64, 2, expected_q_u32_7);\n+  TEST_VREINTERPRET(q, uint, u, 32, 4, poly, p, 8, 16, expected_q_u32_8);\n+  TEST_VREINTERPRET(q, uint, u, 32, 4, poly, p, 16, 8, expected_q_u32_9);\n+\n+  /* vreinterpretq_u64_xx.  */\n+  TEST_VREINTERPRET(q, uint, u, 64, 2, int, s, 8, 16, expected_q_u64_1);\n+  TEST_VREINTERPRET(q, uint, u, 64, 2, int, s, 16, 8, expected_q_u64_2);\n+  TEST_VREINTERPRET(q, uint, u, 64, 2, int, s, 32, 4, expected_q_u64_3);\n+  TEST_VREINTERPRET(q, uint, u, 64, 2, int, s, 64, 2, expected_q_u64_4);\n+  TEST_VREINTERPRET(q, uint, u, 64, 2, uint, u, 8, 16, expected_q_u64_5);\n+  TEST_VREINTERPRET(q, uint, u, 64, 2, uint, u, 16, 8, expected_q_u64_6);\n+  TEST_VREINTERPRET(q, uint, u, 64, 2, uint, u, 32, 4, expected_q_u64_7);\n+  TEST_VREINTERPRET(q, uint, u, 64, 2, poly, p, 8, 16, expected_q_u64_8);\n+  TEST_VREINTERPRET(q, uint, u, 64, 2, poly, p, 16, 8, expected_q_u64_9);\n+\n+  /* vreinterpret_f32_xx.  */\n+  TEST_VREINTERPRET_FP(, float, f, 32, 2, int, s, 8, 8, expected_f32_1);\n+  TEST_VREINTERPRET_FP(, float, f, 32, 2, int, s, 16, 4, expected_f32_2);\n+  TEST_VREINTERPRET_FP(, float, f, 32, 2, int, s, 32, 2, expected_f32_3);\n+  TEST_VREINTERPRET_FP(, float, f, 32, 2, int, s, 64, 1, expected_f32_4);\n+  TEST_VREINTERPRET_FP(, float, f, 32, 2, uint, u, 8, 8, expected_f32_5);\n+  TEST_VREINTERPRET_FP(, float, f, 32, 2, uint, u, 16, 4, expected_f32_6);\n+  TEST_VREINTERPRET_FP(, float, f, 32, 2, uint, u, 32, 2, expected_f32_7);\n+  TEST_VREINTERPRET_FP(, float, f, 32, 2, uint, u, 64, 1, expected_f32_8);\n+  TEST_VREINTERPRET_FP(, float, f, 32, 2, poly, p, 8, 8, expected_f32_9);\n+  TEST_VREINTERPRET_FP(, float, f, 32, 2, poly, p, 16, 4, expected_f32_10);\n+\n+  /* vreinterpretq_f32_xx.  */\n+  TEST_VREINTERPRET_FP(q, float, f, 32, 4, int, s, 8, 16, expected_q_f32_1);\n+  TEST_VREINTERPRET_FP(q, float, f, 32, 4, int, s, 16, 8, expected_q_f32_2);\n+  TEST_VREINTERPRET_FP(q, float, f, 32, 4, int, s, 32, 4, expected_q_f32_3);\n+  TEST_VREINTERPRET_FP(q, float, f, 32, 4, int, s, 64, 2, expected_q_f32_4);\n+  TEST_VREINTERPRET_FP(q, float, f, 32, 4, uint, u, 8, 16, expected_q_f32_5);\n+  TEST_VREINTERPRET_FP(q, float, f, 32, 4, uint, u, 16, 8, expected_q_f32_6);\n+  TEST_VREINTERPRET_FP(q, float, f, 32, 4, uint, u, 32, 4, expected_q_f32_7);\n+  TEST_VREINTERPRET_FP(q, float, f, 32, 4, uint, u, 64, 2, expected_q_f32_8);\n+  TEST_VREINTERPRET_FP(q, float, f, 32, 4, poly, p, 8, 16, expected_q_f32_9);\n+  TEST_VREINTERPRET_FP(q, float, f, 32, 4, poly, p, 16, 8, expected_q_f32_10);\n+\n+  /* vreinterpret_xx_f32.  */\n+  TEST_VREINTERPRET(, int, s, 8, 8, float, f, 32, 2, expected_xx_f32_1);\n+  TEST_VREINTERPRET(, int, s, 16, 4, float, f, 32, 2, expected_xx_f32_2);\n+  TEST_VREINTERPRET(, int, s, 32, 2, float, f, 32, 2, expected_xx_f32_3);\n+  TEST_VREINTERPRET(, int, s, 64, 1, float, f, 32, 2, expected_xx_f32_4);\n+  TEST_VREINTERPRET(, uint, u, 8, 8, float, f, 32, 2, expected_xx_f32_5);\n+  TEST_VREINTERPRET(, uint, u, 16, 4, float, f, 32, 2, expected_xx_f32_6);\n+  TEST_VREINTERPRET(, uint, u, 32, 2, float, f, 32, 2, expected_xx_f32_7);\n+  TEST_VREINTERPRET(, uint, u, 64, 1, float, f, 32, 2, expected_xx_f32_8);\n+  TEST_VREINTERPRET_POLY(, poly, p, 8, 8, float, f, 32, 2, expected_xx_f32_9);\n+  TEST_VREINTERPRET_POLY(, poly, p, 16, 4, float, f, 32, 2, expected_xx_f32_10);\n+\n+  /* vreinterpretq_xx_f32.  */\n+  TEST_VREINTERPRET(q, int, s, 8, 16, float, f, 32, 4, expected_q_xx_f32_1);\n+  TEST_VREINTERPRET(q, int, s, 16, 8, float, f, 32, 4, expected_q_xx_f32_2);\n+  TEST_VREINTERPRET(q, int, s, 32, 4, float, f, 32, 4, expected_q_xx_f32_3);\n+  TEST_VREINTERPRET(q, int, s, 64, 2, float, f, 32, 4, expected_q_xx_f32_4);\n+  TEST_VREINTERPRET(q, uint, u, 8, 16, float, f, 32, 4, expected_q_xx_f32_5);\n+  TEST_VREINTERPRET(q, uint, u, 16, 8, float, f, 32, 4, expected_q_xx_f32_6);\n+  TEST_VREINTERPRET(q, uint, u, 32, 4, float, f, 32, 4, expected_q_xx_f32_7);\n+  TEST_VREINTERPRET(q, uint, u, 64, 2, float, f, 32, 4, expected_q_xx_f32_8);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, float, f, 32, 4, expected_q_xx_f32_9);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, float, f, 32, 4, expected_q_xx_f32_10);\n+}\n+\n+int main (void)\n+{\n+  exec_vreinterpret ();\n+  return 0;\n+}"}]}