library verilog;
use verilog.vl_types.all;
entity REGISTER_4bit_vlg_vec_tst is
end REGISTER_4bit_vlg_vec_tst;
