/** @file
 * Copyright (c) 2024-2026, Arm Limited or its affiliates. All rights reserved.
 * SPDX-License-Identifier : Apache-2.0

 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 **/

#include "val_interface.h"
#include "acs_val.h"
#include "acs_mmu.h"
#include "acs_common.h"
#include "acs_mpam.h"
#include "acs_iovirt.h"
#include "acs_memory.h"
#include "acs_mpam_reg.h"
#include "acs_gic_its.h"

static MPAM_INFO_TABLE *g_mpam_info_table;
static SRAT_INFO_TABLE *g_srat_info_table;
static HMAT_INFO_TABLE *g_hmat_info_table;
extern GIC_ITS_INFO    *g_gic_its_info;

uint8_t **g_shared_memcpy_buffer;

static char8_t *
mpam_reg_offset_name(uint32_t reg_offset)
{
  switch (reg_offset) {
  case REG_MPAMF_IDR:              return "MPAMF_IDR";
  case REG_MPAMF_SIDR:             return "MPAMF_SIDR";
  case REG_MPAMF_IIDR:             return "MPAMF_IIDR";
  case REG_MPAMF_AIDR:             return "MPAMF_AIDR";
  case REG_MPAMF_IMPL_IDR:         return "MPAMF_IMPL_IDR";
  case REG_MPAMF_CPOR_IDR:         return "MPAMF_CPOR_IDR";
  case REG_MPAMF_CCAP_IDR:         return "MPAMF_CCAP_IDR";
  case REG_MPAMF_MBW_IDR:          return "MPAMF_MBW_IDR";
  case REG_MPAMF_PRI_IDR:          return "MPAMF_PRI_IDR";
  case REG_MPAMF_PARTID_NRW_IDR:   return "MPAMF_PARTID_NRW_IDR";
  case REG_MPAMF_MSMON_IDR:        return "MPAMF_MSMON_IDR";
  case REG_MPAMF_CSUMON_IDR:       return "MPAMF_CSUMON_IDR";
  case REG_MPAMF_MBWUMON_IDR:      return "MPAMF_MBWUMON_IDR";
  case REG_MPAMF_ECR:              return "MPAMF_ECR";
  case REG_MPAMF_ESR:              return "MPAMF_ESR";
  case REG_MPAMCFG_PART_SEL:       return "MPAMCFG_PART_SEL";
  case REG_MPAMCFG_CMAX:           return "MPAMCFG_CMAX";
  case REG_MPAMCFG_CASSOC:         return "MPAMCFG_CASSOC";
  case REG_MPAMCFG_MBW_MIN:        return "MPAMCFG_MBW_MIN";
  case REG_MPAMCFG_MBW_MAX:        return "MPAMCFG_MBW_MAX";
  case REG_MPAMCFG_EN:             return "MPAMCFG_EN";
  case REG_MPAMCFG_DIS:            return "MPAMCFG_DIS";
  case REG_MPAMCFG_INTPARTID:      return "MPAMCFG_INTPARTID";
  case REG_MPAMCFG_CPBM:           return "MPAMCFG_CPBM";
  case REG_MPAMCFG_MBW_PBM:        return "MPAMCFG_MBW_PBM";
  case REG_MSMON_CFG_MON_SEL:      return "MSMON_CFG_MON_SEL";
  case REG_MSMON_CAPT_EVNT:        return "MSMON_CAPT_EVNT";
  case REG_MSMON_CFG_CSU_FLT:      return "MSMON_CFG_CSU_FLT";
  case REG_MSMON_CFG_CSU_CTL:      return "MSMON_CFG_CSU_CTL";
  case REG_MSMON_CFG_MBWU_FLT:     return "MSMON_CFG_MBWU_FLT";
  case REG_MSMON_CFG_MBWU_CTL:     return "MSMON_CFG_MBWU_CTL";
  case REG_MSMON_CSU:              return "MSMON_CSU";
  case REG_MSMON_CSU_CAPTURE:      return "MSMON_CSU_CAPTURE";
  case REG_MSMON_CSU_OFSR:         return "MSMON_CSU_OFSR";
  case REG_MSMON_MBWU:             return "MSMON_MBWU";
  case REG_MSMON_MBWU_CAPTURE:     return "MSMON_MBWU_CAPTURE";
  case REG_MSMON_MBWU_L:           return "MSMON_MBWU_L";
  case REG_MSMON_MBWU_L_CAPTURE:   return "MSMON_MBWU_L_CAPTURE";
  case REG_MSMON_MBWU_OFSR:        return "MSMON_MBWU_OFSR";
  case REG_MSMON_OFLOW_MSI_MPAM:   return "MSMON_OFLOW_MSI_MPAM";
  case REG_MSMON_OFLOW_MSI_ADDR_L: return "MSMON_OFLOW_MSI_ADDR_L";
  case REG_MSMON_OFLOW_MSI_ADDR_H: return "MSMON_OFLOW_MSI_ADDR_H";
  case REG_MSMON_OFLOW_MSI_DATA:   return "MSMON_OFLOW_MSI_DATA";
  case REG_MSMON_OFLOW_MSI_ATTR:   return "MSMON_OFLOW_MSI_ATTR";
  case REG_MSMON_OFLOW_SR:         return "MSMON_OFLOW_SR";
  case REG_MPAMF_ERR_MSI_MPAM:     return "MPAMF_ERR_MSI_MPAM";
  case REG_MPAMF_ERR_MSI_ADDR_L:   return "MPAMF_ERR_MSI_ADDR_L";
  case REG_MPAMF_ERR_MSI_ADDR_H:   return "MPAMF_ERR_MSI_ADDR_H";
  case REG_MPAMF_ERR_MSI_DATA:     return "MPAMF_ERR_MSI_DATA";
  case REG_MPAMF_ERR_MSI_ATTR:     return "MPAMF_ERR_MSI_ATTR";
  default:
      return NULL;
  }
}

#define MPAM_PRINT_REG(op, reg_offset, value)                                 \
  do {                                                                        \
      char8_t *name__ = mpam_reg_offset_name(reg_offset);                     \
      val_print(DEBUG, "\n       MPAM_" op " ");                 \
      if (name__ != NULL) {                                                   \
          val_print(DEBUG, name__);                              \
      } else {                                                                \
          val_print(DEBUG, "0x%x", reg_offset);                     \
      }                                                                       \
      val_print(DEBUG, " : 0x%llx",                                 \
                (unsigned long long)(value));                                \
  } while (0)

/**
  @brief   This API provides a 'C' interface to call MPAM system register reads
           1. Caller       -  Test Suite
           2. Prerequisite -  None
  @param   reg_id  - the system register index for which data is returned.
  @return  the value read from the system register.
**/
uint64_t
val_mpam_reg_read(MPAM_SYS_REGS reg_id)
{
  switch (reg_id) {
  case MPAMIDR_EL1:
      return read_mpamidr_el1();
  case MPAM2_EL2:
      return read_mpam2_el2();
  case MPAM1_EL1:
      return read_mpam1_el1();
  default:
      val_report_status(val_pe_get_index_mpid(val_pe_get_mpid()),
                        RESULT_FAIL(STATUS_SYS_REG_ACCESS_FAIL), NULL);
  }

  return 0;
}

/**
  @brief   This API provides a 'C' interface to call MPAM system register writes
           1. Caller       -  Test Suite
           2. Prerequisite -  None
  @param   reg_id  - the system register index for which data is written
  @param   write_data - the 64-bit data to write to the system register
  @return  None
**/
void
val_mpam_reg_write(MPAM_SYS_REGS reg_id, uint64_t write_data)
{
  switch (reg_id) {
  case MPAM2_EL2:
      write_mpam2_el2(write_data);
      break;
  case MPAM1_EL1:
      write_mpam1_el1(write_data);
      break;
  default:
      val_report_status(val_pe_get_index_mpid(val_pe_get_mpid()),
                        RESULT_FAIL(STATUS_SYS_REG_ACCESS_FAIL), NULL);
  }

  return;
}

/**
  @brief   This API returns requested MSC or resource info.

  @param   type       - the type of information being requested.
  @param   msc_index  - index of the MSC node in the MPAM info table.
  @param   rsrc_index - index of the resource node in the MPAM MSC node if resource
                        related info is requested, set this parameter 0 otherwise.

  @return  requested data if found, otherwise MPAM_INVALID_INFO.
**/
uint64_t
val_mpam_get_info(MPAM_INFO_e type, uint32_t msc_index, uint32_t rsrc_index)
{
  uint32_t i = 0;
  MPAM_MSC_NODE *msc_entry;

  if (g_mpam_info_table == NULL) {
      val_print(WARN, "\n   MPAM info table not found");
      return MPAM_INVALID_INFO;
  }

  if (msc_index >= g_mpam_info_table->msc_count) {
      val_print(ERROR, "\n       Invalid MSC index = 0x%lx ", msc_index);
      return 0;
  }

  /* Walk the MPAM info table and return requested info */
  msc_entry = &g_mpam_info_table->msc_node[0];
  for (i = 0; i < g_mpam_info_table->msc_count; i++, msc_entry = MPAM_NEXT_MSC(msc_entry)) {
      if (msc_index == i) {
          if (rsrc_index > msc_entry->rsrc_count - 1) {
              val_print(ERROR,
                      "\n   Invalid MSC resource index = 0x%lx for", rsrc_index);
              val_print(ERROR, "MSC index = 0x%lx ", msc_index);
              return MPAM_INVALID_INFO;
          }
          switch (type) {
          case MPAM_MSC_RSRC_COUNT:
              return msc_entry->rsrc_count;
          case MPAM_MSC_RSRC_RIS:
              return msc_entry->rsrc_node[rsrc_index].ris_index;
          case MPAM_MSC_RSRC_TYPE:
              return msc_entry->rsrc_node[rsrc_index].locator_type;
          case MPAM_MSC_RSRC_DESC1:
              return msc_entry->rsrc_node[rsrc_index].descriptor1;
          case MPAM_MSC_RSRC_DESC2:
              return msc_entry->rsrc_node[rsrc_index].descriptor2;
          case MPAM_MSC_BASE_ADDR:
              return msc_entry->msc_base_addr;
          case MPAM_MSC_ADDR_LEN:
              return msc_entry->msc_addr_len;
          case MPAM_MSC_NRDY:
              return msc_entry->max_nrdy;
          case MPAM_MSC_OF_INTR:
              return msc_entry->of_intr;
          case MPAM_MSC_OF_INTR_FLAGS:
              return msc_entry->of_intr_flags;
          case MPAM_MSC_ERR_INTR:
              return msc_entry->err_intr;
          case MPAM_MSC_ERR_INTR_FLAGS:
              return msc_entry->err_intr_flags;
          case MPAM_MSC_ID:
              return msc_entry->identifier;
          case MPAM_MSC_INTERFACE_TYPE:
              return msc_entry->intrf_type;
          default:
              val_print(ERROR,
                       "\n   This MPAM info option for type %d is not supported", type);
              return MPAM_INVALID_INFO;
          }
      }
  }
  return MPAM_INVALID_INFO;
}

/**
  @brief   This API returns requested Base address or Address length or num of mem ranges info.
           1. Caller       - Test Suite
           2. Prerequisite - val_srat_create_info_table
  @param   type - the type of information being requested.
  @param   data - proximity domain or uid.

  @return  requested data if found, otherwise SRAT_INVALID_INFO.
**/
uint64_t
val_srat_get_info(SRAT_INFO_e type, uint64_t data)
{
  uint32_t i = 0;

  if (g_srat_info_table == NULL) {
      val_print(WARN, "\n   SRAT info table not found");
      return SRAT_INVALID_INFO;
  }

  switch (type) {
  case SRAT_MEM_NUM_MEM_RANGE:
      return g_srat_info_table->num_of_mem_ranges;
  case SRAT_MEM_BASE_ADDR:
      for (i = 0; i < g_srat_info_table->num_of_srat_entries; i++) {
          if (g_srat_info_table->srat_info[i].node_type == SRAT_NODE_MEM_AFF) {
              if (data == g_srat_info_table->srat_info[i].node_data.mem_aff.prox_domain) {
                  return g_srat_info_table->srat_info[i].node_data.mem_aff.addr_base;
              }
          }
      }
      break;
  case SRAT_MEM_ADDR_LEN:
      for (i = 0; i < g_srat_info_table->num_of_srat_entries; i++) {
          if (g_srat_info_table->srat_info[i].node_type == SRAT_NODE_MEM_AFF) {
              if (data == g_srat_info_table->srat_info[i].node_data.mem_aff.prox_domain) {
                  return g_srat_info_table->srat_info[i].node_data.mem_aff.addr_len;
              }
          }
      }
      break;
  case SRAT_GICC_PROX_DOMAIN:
      for (i = 0; i < g_srat_info_table->num_of_srat_entries; i++) {
          if (g_srat_info_table->srat_info[i].node_type == SRAT_NODE_GICC_AFF) {
              if (data == g_srat_info_table->srat_info[i].node_data.gicc_aff.proc_uid) {
                  return g_srat_info_table->srat_info[i].node_data.gicc_aff.prox_domain;
              }
          }
      }
      break;
  case SRAT_GICC_PROC_UID:
      for (i = 0; i < g_srat_info_table->num_of_srat_entries; i++) {
          if (g_srat_info_table->srat_info[i].node_type == SRAT_NODE_GICC_AFF) {
              if (data == g_srat_info_table->srat_info[i].node_data.gicc_aff.prox_domain) {
                  return g_srat_info_table->srat_info[i].node_data.gicc_aff.proc_uid;
              }
          }
      }
      return SRAT_INVALID_INFO;
      break;
  case SRAT_GICC_REMOTE_PROX_DOMAIN:
      for (i = 0; i < g_srat_info_table->num_of_srat_entries; i++) {
          if (g_srat_info_table->srat_info[i].node_type == SRAT_NODE_GICC_AFF) {
              if (g_srat_info_table->srat_info[i].node_data.gicc_aff.prox_domain != data) {
                  return g_srat_info_table->srat_info[i].node_data.gicc_aff.prox_domain;
              }
          }
      }
      return SRAT_INVALID_INFO;
      break;
  default:
      val_print(ERROR,
                    "\n    This SRAT info option for type %d is not supported", type);
      break;
  }
  return SRAT_INVALID_INFO;
}

/**
  @brief   This API returns proximity domain mapped to the memory range.

  @param   mem_range_index memory range index
  @return  proximity domain
**/
uint64_t
val_srat_get_prox_domain(uint64_t mem_range_index)
{
  uint32_t  i = 0;

  if (g_srat_info_table == NULL) {
      val_print(WARN, "\n   SRAT info table not found");
      return SRAT_INVALID_INFO;
  }

  if (mem_range_index >= g_srat_info_table->num_of_mem_ranges) {
      val_print(WARN, "\n   Invalid index");
      return SRAT_INVALID_INFO;
  }

  for (i = 0; i < g_srat_info_table->num_of_srat_entries; i++) {
      if (g_srat_info_table->srat_info[i].node_type == SRAT_NODE_MEM_AFF) {
          if (mem_range_index == 0)
              return g_srat_info_table->srat_info[i].node_data.mem_aff.prox_domain;
          else
              mem_range_index--;
      }
  }
  return SRAT_INVALID_INFO;
}

/**
 * @brief   This API returns numbers of MPAM MSC nodes in the system.
 *
 * @param   None
 * @return  number of MPAM MSC nodes
 */
uint32_t
val_mpam_get_msc_count(void)
{
    if (g_mpam_info_table == NULL) {
        val_print(WARN, "\n   MPAM info table not found");
        return 0;
    }
    else
        return g_mpam_info_table->msc_count;
}

/**
 * @brief   This API returns maximum RIS value supported in MPAMCFG_PART_SEL.
 *
 * @param   msc_index - index of the MSC node in the MPAM info table.
 * @return  maximum RIS value supported.
 */
uint32_t
val_mpam_get_max_ris_count(uint32_t msc_index)
{
    if (val_mpam_msc_supports_ris(msc_index)) {
        return BITFIELD_READ(IDR_RIS_MAX, val_mpam_mmr_read64(msc_index, REG_MPAMF_IDR));
    }

    return 0;
}

/**
  @brief   This API returns MSC MAPAM version
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  msc mpam version.
**/
uint32_t
val_mpam_msc_get_version(uint32_t msc_index)
{
    return BITFIELD_READ(AIDR_VERSION, val_mpam_mmr_read(msc_index, REG_MPAMF_AIDR));
}

/**
  @brief   This API checks whether resource monitoring is supported by the MPAM MSC.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_msc_supports_mon(uint32_t msc_index)
{
    return BITFIELD_READ(IDR_HAS_MSMON, val_mpam_mmr_read64(msc_index, REG_MPAMF_IDR));
}

/**
  @brief   This API checks whether MSC has cache portion partitioning.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_supports_cpor(uint32_t msc_index)
{
    return BITFIELD_READ(IDR_HAS_CPOR_PART, val_mpam_mmr_read64(msc_index, REG_MPAMF_IDR));
}

/**
  @brief   This API checks whether MSC has cache capacity partitioning.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_supports_ccap(uint32_t msc_index)
{
    return BITFIELD_READ(IDR_HAS_CCAP_PART, val_mpam_mmr_read64(msc_index, REG_MPAMF_IDR));
}

/**
  @brief   This API checks whether MSC supports cache associativity partitioning.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_supports_cassoc(uint32_t msc_index)
{
    if (val_mpam_supports_ccap(msc_index))
        return BITFIELD_READ(CCAP_IDR_HAS_CASSOC,
                   val_mpam_mmr_read(msc_index, REG_MPAMF_CCAP_IDR));

    return 0;
}

/**
  @brief   This API checks whether MSC supports CMAX softlimiting.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
bool
val_mpam_msc_supports_cmax_softlim(uint32_t msc_index)
{
    if (val_mpam_supports_ccap(msc_index))
        return BITFIELD_READ(CCAP_IDR_HAS_CMAX_SOFTLIM,
                   val_mpam_mmr_read(msc_index, REG_MPAMF_CCAP_IDR));

    return 0;
}

/**
  @brief   This API checks whether MSC supports CMIN partition controls.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
bool
val_mpam_msc_supports_cmin(uint32_t msc_index)
{
    if (val_mpam_supports_ccap(msc_index))
        return BITFIELD_READ(CCAP_IDR_HAS_CMIN,
                   val_mpam_mmr_read(msc_index, REG_MPAMF_CCAP_IDR));

    return 0;
}

/**
  @brief   This API checks whether 64 bit MPAMF_IDR is implemented for the MSC.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_msc_supports_ext_idr(uint32_t msc_index)
{
    return BITFIELD_READ(IDR_EXT, val_mpam_mmr_read64(msc_index, REG_MPAMF_IDR));
}

/**
  @brief   This API checks whether resource instance selection (RIS) implemented
            for the MSC.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_msc_supports_ris(uint32_t msc_index)
{
    if (val_mpam_msc_supports_ext_idr(msc_index))
      return BITFIELD_READ(IDR_HAS_RIS, val_mpam_mmr_read64(msc_index, REG_MPAMF_IDR));

    return 0;
}

/**
  @brief   This API checks whether Error Status Register (ESR) is 64 bit
            for the MSC.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_msc_supports_extd_esr(uint32_t msc_index)
{
    if (val_mpam_msc_supports_ext_idr(msc_index))
      return BITFIELD_READ(IDR_HAS_EXTD_ESR, val_mpam_mmr_read64(msc_index, REG_MPAMF_IDR));

    return 0;
}

/**
  @brief   This API checks whether Error Status Register (ESR) is implemented
            for the MSC.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_msc_supports_esr(uint32_t msc_index)
{
    if (val_mpam_msc_supports_ext_idr(msc_index))
      return BITFIELD_READ(IDR_HAS_ESR, val_mpam_mmr_read64(msc_index, REG_MPAMF_IDR));

    return 0;
}

/**
  @brief   This API checks if the MSC supports Memory Bandwidth Usage Monitor (MBWU)
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_msc_supports_mbwumon(uint32_t msc_index)
{
    if (val_mpam_msc_supports_mon(msc_index))
        return BITFIELD_READ(MSMON_IDR_MSMON_MBWU,
                   val_mpam_mmr_read(msc_index, REG_MPAMF_MSMON_IDR));
    else
        return 0;
}

/**
  @brief   This API checks if the MSC supports Memory Bandwidth Partitioning
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_msc_supports_mbwpart(uint32_t msc_index)
{

  return BITFIELD_READ(IDR_HAS_MBW_PART,
                   val_mpam_mmr_read(msc_index, REG_MPAMF_IDR));
}

/**
  @brief   This API checks if the MSC supports Memory Bandwidth Portion Bit Map
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_msc_supports_mbwpbm(uint32_t msc_index)
{

    if (val_mpam_msc_supports_mbwpart(msc_index))
        return BITFIELD_READ(HAS_PBM,
                   val_mpam_mmr_read(msc_index, REG_MPAMF_MBW_IDR));
    else
        return 0;
}

/**
  @brief   This API checks if the MSC supports Memory Bandwidth Minimum limit Partitioning
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_msc_supports_mbw_min(uint32_t msc_index)
{

    if (val_mpam_msc_supports_mbwpart(msc_index))
        return BITFIELD_READ(HAS_MIN,
                   val_mpam_mmr_read(msc_index, REG_MPAMF_MBW_IDR));
    else
        return 0;
}

/**
  @brief   This API checks if the MSC supports Memory Bandwidth Maximum limit Partitioning
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_msc_supports_mbw_max(uint32_t msc_index)
{

    if (val_mpam_msc_supports_mbwpart(msc_index))
        return BITFIELD_READ(HAS_MAX,
                   val_mpam_mmr_read(msc_index, REG_MPAMF_MBW_IDR));
    else
        return 0;
}

/**
  @brief   This API checks if the MSC supports PARTID Narrowing feature
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_msc_supports_partid_nrw(uint32_t msc_index)
{

  return BITFIELD_READ(IDR_HAS_PARTID_NRW,
                   val_mpam_mmr_read64(msc_index, REG_MPAMF_IDR));
}

/**
  @brief   This API checks if the MSC supports PARTID Enable/Disable feature
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_msc_supports_partid_endis(uint32_t msc_index)
{

  if (val_mpam_msc_supports_ext_idr(msc_index))
      return BITFIELD_READ(IDR_HAS_ENDIS, val_mpam_mmr_read64(msc_index, REG_MPAMF_IDR));

  return 0;
}

/**
  @brief   This API returns number of MBWU monitors in an MSC
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_get_mbwumon_count(uint32_t msc_index)
{
    return BITFIELD_READ(MBWUMON_IDR_NUM_MON, val_mpam_mmr_read(msc_index, REG_MPAMF_MBWUMON_IDR));
}

/**
  @brief   This API returns max bandwidth supported by a memory interface with mbwu attached
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint64_t
val_mpam_msc_get_mscbw(uint32_t msc_index, uint32_t rsrc_index)
{
    uint64_t prox_domain;
    uint32_t i = 0;

    prox_domain = val_mpam_get_info(MPAM_MSC_RSRC_DESC1, msc_index, rsrc_index);

    if (g_hmat_info_table == NULL) {
        val_print(WARN, "\n   HMAT info table not found");
        return HMAT_INVALID_INFO;
    }

    for (i = 0; i < g_hmat_info_table->num_of_mem_prox_domain ; i++) {
        if (g_hmat_info_table->bw_info[i].mem_prox_domain == prox_domain) {
            return (g_hmat_info_table->bw_info[i].write_bw +
                                   g_hmat_info_table->bw_info[i].read_bw);
        }
    }
    val_print(WARN, "\n       Invalid Proximity domain 0x%lx", prox_domain);
    return HMAT_INVALID_INFO;
}

/**
  @brief   This API checks if the MBWU supports 44-bit ot 64-bit counter
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_mbwu_supports_long(uint32_t msc_index)
{
    return BITFIELD_READ(MBWUMON_IDR_HAS_LONG,
                val_mpam_mmr_read(msc_index, REG_MPAMF_MBWUMON_IDR));
}

/**
  @brief   This API checks if the MBWU supports 64 bit counter
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_mbwu_supports_lwd(uint32_t msc_index)
{
    return BITFIELD_READ(MBWUMON_IDR_LWD, val_mpam_mmr_read(msc_index, REG_MPAMF_MBWUMON_IDR));
}

/**
  @brief   This API checks if the MSC supports Cache Usage Monitor (CSU)
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_supports_csumon(uint32_t msc_index)
{
    if (val_mpam_msc_supports_mon(msc_index))
        return BITFIELD_READ(MSMON_IDR_MSMON_CSU,
                   val_mpam_mmr_read(msc_index, REG_MPAMF_MSMON_IDR));
    else
        return 0;
}

/**
  @brief   This API checks if the MSC supports Cache Usage Monitor (CSU)
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  1 if supported 0 otherwise.
**/
uint32_t
val_mpam_get_csumon_count(uint32_t msc_index)
{
    return BITFIELD_READ(CSUMON_IDR_NUM_MON, val_mpam_mmr_read(msc_index, REG_MPAMF_CSUMON_IDR));
}

/**
  @brief   This API configures MPAM MBWU selection registers.
           Prerequisite - val_mpam_msc_supports_ris
           This API should only be used for MSC supporting RIS.

  @param   msc_index  - index of the MSC node in the MPAM info table.
  @param   rsrc_index - index of the resource node in the MPAM MSC node.

  @return  null
**/
void
val_mpam_memory_configure_ris_sel(uint32_t msc_index, uint32_t rsrc_index)
{
    uint32_t data;
    uint8_t ris_index;

    ris_index = val_mpam_get_info(MPAM_MSC_RSRC_RIS, msc_index, rsrc_index);

    /*configure MSMON_CFG_MON_SEL.RIS field and write MSMON_CFG_MON_SEL.MON_SEL
       field to be 0 */
    data = val_mpam_mmr_read(msc_index, REG_MSMON_CFG_MON_SEL);
    data = BITFIELD_WRITE(data, MON_SEL_RIS, ris_index);
    val_mpam_mmr_write(msc_index, REG_MSMON_CFG_MON_SEL, data);

    /* configure MPAMCFG_PART_SEL.RIS field and write MPAMCFG_PART_SEL.
       PARTID_SEL field to input PARTID */
    data = val_mpam_mmr_read(msc_index, REG_MPAMCFG_PART_SEL);
    data = BITFIELD_WRITE(data, PART_SEL_RIS, ris_index);
    val_mpam_mmr_write(msc_index, REG_MPAMCFG_PART_SEL, data);
}

/**
  @brief   This API configures the bandwidth usage monitor.
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
                        - MSC should support MBWU monitoring, can be checked
                          using val_mpam_msc_supports_mbwumon API.

  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  None
**/
void
val_mpam_memory_configure_mbwumon(uint32_t msc_index)
{
    uint32_t data = 0;

    /* select monitor instance zero by writing zero to MSMON_CFG_MON_SEL.MON_SEL */
    data = val_mpam_mmr_read(msc_index, REG_MSMON_CFG_MON_SEL);
    /* retaining other configured fields e.g, RIS index if supported */
    data = BITFIELD_WRITE(data, MON_SEL_MON_SEL, 0);
    val_mpam_mmr_write(msc_index, REG_MSMON_CFG_MON_SEL, data);

    /* disable monitor instance before configuration */
    val_mpam_memory_mbwumon_disable(msc_index);

    /* configure monitor ctrl reg for default partid and default pmg */
    data = BITFIELD_SET(MBWU_CTL_MATCH_PARTID, 1) | BITFIELD_SET(MBWU_CTL_MATCH_PMG, 1);
    val_mpam_mmr_write(msc_index, REG_MSMON_CFG_MBWU_CTL, data);

    data = 0;

    /* Check if MPAMF_MBWUMON_IDR supports RW bandwidth selection */
    if (BITFIELD_READ(MBWUMON_IDR_HAS_RWBW, val_mpam_mmr_read64(msc_index, REG_MPAMF_MBWUMON_IDR)))
    {
        /* If true, configure monitor filter reg to count both read and write bandwidth */
        data = BITFIELD_SET(MBWU_FLT_RWBW, MBWU_FLT_RWBW_RW);
        val_mpam_mmr_write(msc_index, REG_MSMON_CFG_MBWU_FLT, data);
    }

    /* configure monitor filter reg for default partid and default pmg */
    data |= BITFIELD_SET(MBWU_FLT_PARTID, DEFAULT_PARTID) | BITFIELD_SET(MBWU_FLT_PMG, DEFAULT_PMG);
    val_mpam_mmr_write(msc_index, REG_MSMON_CFG_MBWU_FLT, data);

    /* reset the MBWU monitor count */
    val_mpam_memory_mbwumon_reset(msc_index);
}

/**
  @brief   This API enables the bandwidth usage monitor.
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
                        - MSC should support MBWU monitoring, can be checked
                          using val_mpam_msc_supports_mbwumon API..

  @param   msc_index - index of the MSC node in the MPAM info table.
**/
void
val_mpam_memory_mbwumon_enable(uint32_t msc_index)
{
    uint32_t data;

    /* enable the monitor instance to collect information according to the configuration */
    data = val_mpam_mmr_read(msc_index, REG_MSMON_CFG_MBWU_CTL);
    data = BITFIELD_WRITE(data, MBWU_CTL_EN, 1);
    val_mpam_mmr_write(msc_index, REG_MSMON_CFG_MBWU_CTL, data);
}

/**
  @brief   This API disables the bandwidth usage monitor.
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
                        - MSC should support MBWU monitoring, can be checked
                          using val_mpam_msc_supports_mbwumon API.

  @param   msc_index - index of the MSC node in the MPAM info table.
**/
void
val_mpam_memory_mbwumon_disable(uint32_t msc_index)
{
    uint32_t data;

    /* disable the monitor */
    data = val_mpam_mmr_read(msc_index, REG_MSMON_CFG_MBWU_CTL);
    data = BITFIELD_WRITE(data, MBWU_CTL_EN, 0);
    val_mpam_mmr_write(msc_index, REG_MSMON_CFG_MBWU_CTL, data);
}

/**
  @brief   This API reads the MBWU montior counter value.
           Prerequisite - val_mpam_memory_configure_mbwumon,
           This API can be called only after configuring MBWU monitor.

  @param   msc_index  - MPAM feature page index for this MSC.
  @return  MPAM_MON_NOT_READY if monitor has Not Ready status,
           else counter value.
**/
uint64_t
val_mpam_memory_mbwumon_read_count(uint32_t msc_index)
{
    uint64_t count = MPAM_MON_NOT_READY;
    uint64_t msmon_mbwu_l;
    uint32_t msmon_mbwu;
    uint32_t mbwumon_idr = val_mpam_mmr_read(msc_index, REG_MPAMF_MBWUMON_IDR);

    /* Check HAS_LONG to determine if MSMON_MBWU_L is implemented. */
    if (BITFIELD_READ(MBWUMON_IDR_HAS_LONG, mbwumon_idr)) {
        msmon_mbwu_l = val_mpam_mmr_read64(msc_index, REG_MSMON_MBWU_L);

        if (BITFIELD_READ(MBWUMON_IDR_LWD, mbwumon_idr)) {
            // (63 bits)
            if (BITFIELD_READ(MSMON_MBWU_L_NRDY, msmon_mbwu_l) == 0)
                count = BITFIELD_READ(MSMON_MBWU_L_63BIT_VALUE, msmon_mbwu_l);
        }
        else {
            // (44 bits)
            if (BITFIELD_READ(MSMON_MBWU_L_NRDY, msmon_mbwu_l) == 0)
                count = BITFIELD_READ(MSMON_MBWU_L_44BIT_VALUE, msmon_mbwu_l);
        }
    }
    else {
        // (31 bits)
        msmon_mbwu = val_mpam_mmr_read(msc_index, REG_MSMON_MBWU);
        if (BITFIELD_READ(MSMON_MBWU_NRDY, msmon_mbwu) == 0) {
            count = BITFIELD_READ(MSMON_MBWU_VALUE, msmon_mbwu);
            /* shift the count if scaling is enabled */
            count = count << BITFIELD_READ(MBWUMON_IDR_SCALE, mbwumon_idr);
        }
    }
    return(count);
}

/**
  @brief   This API resets the MBWU montior counter value.
           Prerequisite - val_mpam_memory_configure_mbwumon,
           This API can be called only after configuring MBWU monitor.

  @param   msc_index  - MPAM feature page index for this MSC.
  @return  None
**/
void
val_mpam_memory_mbwumon_reset(uint32_t msc_index)
{
    /*if MSMON_MBWU_L is implemented*/
    if (val_mpam_mbwu_supports_long(msc_index))
        val_mpam_mmr_write64(msc_index, REG_MSMON_MBWU_L, 0);
    else
        val_mpam_mmr_write(msc_index, REG_MSMON_MBWU, 0);
}


/**
  @brief   Creates a buffer with length equal to size within the
           address range (mem_base, mem_base + mem_size)

  @param   mem_base    - Base address of the memory range
  @param   size        - Buffer size to be created

  @return  Buffer address if SUCCESSFUL, else NULL
**/
void *
val_mem_alloc_at_address(uint64_t mem_base, uint64_t size)
{
  return pal_mem_alloc_at_address(mem_base, size);
}

/**
  @brief   Frees the allocated buffer with length equal to size within the
           address range (mem_base, mem_base + mem_size)

  @param   mem_base    - Base address of the memory range
  @param   size        - Buffer size to be created

  @return  Buffer address if SUCCESSFUL, else NULL
**/
void
val_mem_free_at_address(uint64_t mem_base, uint64_t size)
{
  return pal_mem_free_at_address(mem_base, size);
}
/**
  @brief   Creates a buffer with length equal to size within the
           address range (mem_base, mem_base + mem_size)

  @param   mem_base    - Base address of the memory range
  @param   mem_size    - Size of the memory range of interest
  @param   size        - Buffer size to be created

  @return  Buffer address if SUCCESSFUL, else NULL
**/
uint64_t val_mpam_memory_get_size(uint32_t msc_index, uint32_t rsrc_index)
{
    uint64_t prox_domain;

    prox_domain = val_mpam_get_info(MPAM_MSC_RSRC_DESC1, msc_index, rsrc_index);
    return val_srat_get_info(SRAT_MEM_ADDR_LEN, prox_domain);
}

/**
  @brief   Creates a buffer with length equal to size within the
           address range (mem_base, mem_base + mem_size)

  @param   mem_base    - Base address of the memory range
  @param   mem_size    - Size of the memory range of interest
  @param   size        - Buffer size to be created

  @return  Buffer address if SUCCESSFUL, else NULL
**/
uint64_t val_mpam_memory_get_base(uint32_t msc_index, uint32_t rsrc_index)
{
    uint64_t prox_domain;

    prox_domain = val_mpam_get_info(MPAM_MSC_RSRC_DESC1, msc_index, rsrc_index);
    return val_srat_get_info(SRAT_MEM_BASE_ADDR, prox_domain);
}

static
void
memory_map_msc(void)
{
  uint32_t msc_index;
  uint32_t intrf_type;
  uint64_t msc_base;
  uint32_t msc_node_cnt = val_mpam_get_msc_count();

  for (msc_index = 0; msc_index < msc_node_cnt; msc_index++) {
        msc_base  = val_mpam_get_info(MPAM_MSC_BASE_ADDR, msc_index, 0);
        intrf_type = val_mpam_get_info(MPAM_MSC_INTERFACE_TYPE, msc_index, 0);

        /* If interface is MMIO, make sure the MSC registers are mapped in PE MMU */
        if (intrf_type == MPAM_INTERFACE_TYPE_MMIO) {
            val_mmu_update_entry(msc_base, MPAM_MSC_REGISTER_SPACE, DEVICE_nGnRnE);

        /* If interface is PCC, make sure the Doorbell registers, etc. are mapped */
        } else if (intrf_type == MPAM_INTERFACE_TYPE_PCC) {
            if (val_pcc_map_registers((uint32_t)msc_base))
                val_print(ERROR, "\n    Failed to map PCC registers for MPAM MSC index %u",
                          msc_index);
        }
  }

  return;
}

/**
  @brief   This API will call PAL layer to fill in the MPAM table information
           into the g_mpam_info_table pointer.
           1. Caller       -  Application layer.
           2. Prerequisite -  Memory allocated and passed as argument.
  @param   mpam_info_table  pre-allocated memory pointer for cache info.
  @return  Error if Input parameter is NULL
**/
void
val_mpam_create_info_table(uint64_t *mpam_info_table)
{
  if (mpam_info_table == NULL) {
    val_print(ERROR, "\n Pre-allocated memory pointer is NULL\n");
    return;
  }

  g_mpam_info_table = (MPAM_INFO_TABLE *)mpam_info_table;
#ifndef TARGET_LINUX
  pal_mpam_create_info_table(g_mpam_info_table);

  val_print(INFO,
                "\n    MPAM_INFO: Number of MSC nodes     :  %d", g_mpam_info_table->msc_count);
  val_print(DEBUG, "\n       Memory mapping MSC nodes");

  memory_map_msc();
#endif
}

/**
  @brief   This API will call PAL layer to update MPAM table MSC entries
           with device object names parsed from DSDT.
           1. Caller       -  Application layer.
           2. Prerequisite -  MPAM info table created.
  @return  None
**/
void
val_mpam_update_msc_device_names(void)
{
#ifndef TARGET_LINUX
  if (g_mpam_info_table == NULL) {
    val_print(ERROR, "\n       MPAM info table is not created");
    return;
  }
  pal_mpam_parse_dsdt_info(g_mpam_info_table);
#endif
}

/**
  @brief   This API frees the memory allocated for MPAM info table.
  @param   None
  @return  None
**/
void
val_mpam_free_info_table(void)
{
    if (g_mpam_info_table != NULL) {
        pal_mem_free_aligned((void *)g_mpam_info_table);
        g_mpam_info_table = NULL;
    }
    else {
      val_print(ERROR,
                  "\n       g_mpam_info_table pointer is already NULL",
        0);
    }
}


/**
  @brief  This API returns Device ID and ITS ID for a given MSC identifier.
  @param  identifier  MSC identifier
  @param  device_id   Pointer to device id
  @param  its_id      Pointer to ITS id
  @return status
**/
uint32_t
val_mpam_get_msc_device_info(uint32_t msc_index, uint32_t *device_id, uint32_t *its_id)
{
  uint32_t identifier;
  char *device_name;
  MPAM_MSC_NODE *msc_node;

  if (g_mpam_info_table == NULL) {
    val_print(ERROR, "\n       MPAM info table is not created");
    return ACS_STATUS_ERR;
  }
  if (device_id == NULL) {
    val_print(ERROR, "\n       MPAM info invalid params");
    return ACS_STATUS_ERR;
  }
  if (msc_index >= g_mpam_info_table->msc_count) {
    val_print(ERROR, "\n       MPAM info invalid MSC index %d", msc_index);
    return ACS_STATUS_ERR;
  }

  msc_node = &g_mpam_info_table->msc_node[0];
  for (uint32_t i = 0; i < msc_index; i++)
    msc_node = MPAM_NEXT_MSC(msc_node);

  identifier = msc_node->identifier;
  device_name = msc_node->device_obj_name;
  if (device_name[0] == '\0') {
    val_print(ERROR, "\n       MPAM info missing device name for MSC %d", msc_index);
    return ACS_STATUS_ERR;
  }

  uint32_t status = val_iovirt_get_named_comp_device_info(device_name,
                                                          identifier, device_id, its_id);
  if (status == 0) {
    val_print(TRACE, "\n       MPAM MSC Device info: idx=%d", msc_index);
    val_print(TRACE, " id=0x%x", identifier);
    val_print(TRACE, " dev=0x%x", *device_id);
    val_print(TRACE, " its=0x%x", its_id ? *its_id : 0);
  } else {
    val_print(ERROR, "\n       MPAM MSC devinfo failed: idx=%d", msc_index);
    val_print(ERROR, " id=0x%x", identifier);
  }
  return status;
}

/**
  @brief   This API will call PAL layer to fill in the HMAT table information
           into the g_hmat_info_table pointer.
           1. Caller       -  Application layer.
           2. Prerequisite -  Memory allocated and passed as argument.
  @param   hmat_info_table  pre-allocated memory pointer for cache info.
  @return  Error if Input parameter is NULL
**/
void
val_hmat_create_info_table(uint64_t *hmat_info_table)
{
  if (hmat_info_table == NULL) {
    val_print(ERROR, "\n       Pre-allocated memory pointer is NULL");
    return;
  }
#ifndef TARGET_LINUX
  g_hmat_info_table = (HMAT_INFO_TABLE *)hmat_info_table;

  pal_hmat_create_info_table(g_hmat_info_table);

  if (g_hmat_info_table->num_of_mem_prox_domain != 0)
      val_print(INFO,
                "\n    HMAT_INFO: Number of Prox domains    :    %d",
                                    g_hmat_info_table->num_of_mem_prox_domain);
#endif
}

/**
  @brief   This API frees the memory allocated for HMAT info table.
  @param   None
  @return  None
**/
void
val_hmat_free_info_table(void)
{
    pal_mem_free_aligned((void *)g_hmat_info_table);
}

/**
  @brief   This API will call PAL layer to fill in the SRAT table information
           into the g_hmat_info_table pointer.
           1. Caller       -  Application layer.
           2. Prerequisite -  Memory allocated and passed as argument.
  @param   srat_info_table  pre-allocated memory pointer for cache info.
  @return  Error if Input parameter is NULL
**/
void
val_srat_create_info_table(uint64_t *srat_info_table)
{
  if (srat_info_table == NULL) {
    val_print(ERROR, "\n       Pre-allocated memory pointer is NULL");
    return;
  }
#ifndef TARGET_LINUX
  g_srat_info_table = (SRAT_INFO_TABLE *)srat_info_table;

  pal_srat_create_info_table(g_srat_info_table);

  if (g_srat_info_table->num_of_mem_ranges != 0)
      val_print(INFO,
                "\n    SRAT_INFO: Number of Memory Ranges   :    %d",
                                    g_srat_info_table->num_of_mem_ranges);
#endif
}

/**
  @brief   This API frees the memory allocated for SRAT info table.
  @param   None
  @return  None
**/
void
val_srat_free_info_table(void)
{
    pal_mem_free_aligned((void *)g_srat_info_table);
}

/**
  @brief   This API gets maximum supported value of PMG
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  PMG value.
**/
uint32_t
val_mpam_get_max_pmg(uint32_t msc_index)
{
    return BITFIELD_READ(IDR_PMG_MAX, val_mpam_mmr_read64(msc_index, REG_MPAMF_IDR));
}

/**
  @brief   This API gets Maximum supported value of PARTID
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  Partition ID value.
**/
uint32_t
val_mpam_get_max_partid(uint32_t msc_index)
{
    return BITFIELD_READ(IDR_PARTID_MAX, val_mpam_mmr_read64(msc_index, REG_MPAMF_IDR));
}

/**
  @brief   This API gets Maximum supported value of Internal PARTID
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  Maximum internal Partition ID value.
**/
uint16_t
val_mpam_get_max_intpartid(uint32_t msc_index)
{
    return BITFIELD_READ(INTPARTID_MAX, val_mpam_mmr_read(msc_index, REG_MPAMF_PARTID_NRW_IDR));
}

/**
  @brief   This API gets number of fractional bits implemented in CCAP control.
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  Number of fractional bits in CCAP control.
**/
uint32_t
val_mpam_get_cmax_wd(uint32_t msc_index)
{
    return BITFIELD_READ(CMAX_WD, val_mpam_mmr_read(msc_index, REG_MPAMF_CCAP_IDR));
}

/**
  @brief   This API gets number of fractional bits implemented in CASSOC control.
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  Number of fractional bits in CASSOC control.
**/
uint32_t
val_mpam_get_cassoc_wd(uint32_t msc_index)
{
    return BITFIELD_READ(CASSOC_WD, val_mpam_mmr_read(msc_index, REG_MPAMF_CCAP_IDR));
}

/**
  @brief   This API gets number of fractional bits implemented in CCAP control.
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  Number of implemented bits in the bandwidth allocation control.
**/
uint32_t
val_mpam_get_bwa_wd(uint32_t msc_index)
{
    return BITFIELD_READ(BWA_WD, val_mpam_mmr_read(msc_index, REG_MPAMF_MBW_IDR));
}
/**
  @brief   This API Configures CPOR settings for given MSC
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
                        - MSC should support CSU monitoring, can be checked
                          using val_mpam_supports_csumon API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @param   partid - PATRTID for CPOR configuration
  @param   cpbm_percentage - Percentage of cache to be partitioned
  @return  void.
**/
void
val_mpam_configure_cpor(uint32_t msc_index, uint16_t partid, uint32_t cpbm_percentage)
{
    uint16_t index;
    uint32_t unset_bitmask;
    uint32_t num_unset_bits;
    uint16_t num_cpbm_bits;
    uint32_t data;

    /* Get CPBM width */
    num_cpbm_bits = val_mpam_get_cpbm_width(msc_index);

    /* retaining other configured fields e.g, RIS index if supported */
    data = val_mpam_mmr_read(msc_index, REG_MPAMCFG_PART_SEL);

    /* Select PARTID */
    data = BITFIELD_WRITE(data, PART_SEL_PARTID_SEL, partid);
    val_mpam_mmr_write(msc_index, REG_MPAMCFG_PART_SEL, data);

    /*
     * Configure CPBM register to have a 1 in cpbm_percentage
     * bits in the overall CPBM_WD bit positions
     */
    num_cpbm_bits = (num_cpbm_bits * cpbm_percentage) / 100 ;
    for (index = 0; index < (num_cpbm_bits - 31) && index < MAX_CPBM_WIDTH; index += 32)
        val_mpam_mmr_write(msc_index, REG_MPAMCFG_CPBM + (index / 8), CPOR_BITMAP_DEF_VAL);

    /* Unset bits from above step are set */
    num_unset_bits = num_cpbm_bits - index;
    unset_bitmask = (1 << num_unset_bits) - 1;
    if (unset_bitmask)
        val_mpam_mmr_write(msc_index, REG_MPAMCFG_CPBM + (index / 8), unset_bitmask);

    /* Issue a DSB instruction */
    val_mem_issue_dsb();

    return;
}

/**
  @brief   This API Configures CCAP settings for given MSC
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @param   partid - PATRTID for CCAP configuration
  @param   softlim - Enable/ Disable soft limiting for CCAP.
  @param   ccap_percentage - Percentage of cache to be partitioned
  @return  void.
**/
void val_mpam_configure_ccap(uint32_t msc_index, uint16_t partid,
                                                 uint8_t softlim, uint32_t ccap_percentage)
{

    uint8_t  num_fractional_bits;
    uint16_t fixed_point_fraction;
    uint32_t data;

    num_fractional_bits = val_mpam_get_cmax_wd(msc_index);
    fixed_point_fraction = ((1 << num_fractional_bits) * ccap_percentage / 100) - 1;

    /* Select the PARTID to configure capacity partition parameters */
    data = val_mpam_mmr_read(msc_index, REG_MPAMCFG_PART_SEL);

    data = BITFIELD_WRITE(data, PART_SEL_PARTID_SEL, partid);
    val_mpam_mmr_write(msc_index, REG_MPAMCFG_PART_SEL, data);

    /*
     * Configure the CMAX register for the max capacity.
     * Use num_fractional_bits fixed-point representation
     */
    val_mpam_mmr_write(msc_index, REG_MPAMCFG_CMAX,
                      (softlim << MPAMCFG_CMAX_SOFTLIM_SHIFT) |
                      ((fixed_point_fraction << (16 - num_fractional_bits)) & 0xFFFF));

    val_mem_issue_dsb();
    return;
}

/**
  @brief   This API Configures CASSOC settings for given MSC and PARTID
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @param   partid - PATRTID for CASSOC configuration
  @param   cassoc_percentage - Percentage of cache to be associated
  @return  void.
**/
void val_mpam_configure_cassoc(uint32_t msc_index, uint16_t partid,
                                                 uint32_t cassoc_percentage)
{

    uint8_t num_fractional_bits;
    uint16_t fixed_point_fraction;
    uint32_t data;

    num_fractional_bits = val_mpam_get_cassoc_wd(msc_index);
    fixed_point_fraction = ((1 << num_fractional_bits) * cassoc_percentage / 100) - 1;

    /* Select the PARTID to configure CASSOC partition parameters */
    data = val_mpam_mmr_read(msc_index, REG_MPAMCFG_PART_SEL);
    val_mpam_mmr_write(msc_index, REG_MPAMCFG_PART_SEL, (data | partid));

    /*
     * Configure the CASSOC register for the cache associativity control settings.
     * Use num_fractional_bits fixed-point representation
     */
    val_mpam_mmr_write(msc_index, REG_MPAMCFG_CASSOC,
                      (fixed_point_fraction << (16 - num_fractional_bits)) & 0xFFFF);

    val_mem_issue_dsb();
    return;
}

/**
  @brief   This API Configures CMIN settings for given MSC
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @param   partid - PATRTID for CCAP configuration
  @param   cmin_percentage - Minimum percentage of cache to be allocated for the given PARTID
  @return  void.
**/
void val_mpam_configure_cmin(uint32_t msc_index, uint16_t partid, uint32_t cmin_percentage)
{

    uint8_t num_fractional_bits;
    uint16_t fixed_point_fraction;

    num_fractional_bits = val_mpam_get_cmax_wd(msc_index);
    if (num_fractional_bits > 16) {
        val_print(ERROR, "\n       Number of fractional bits = %d not permitted",
                                                                            num_fractional_bits);
        num_fractional_bits = 16;
    }

    fixed_point_fraction = ((1 << num_fractional_bits) * cmin_percentage / 100);
    if (fixed_point_fraction != 0)
        fixed_point_fraction -= 1;

    /* Select the PARTID to configure capacity partition parameters */
    val_mpam_mmr_write(msc_index, REG_MPAMCFG_PART_SEL, partid);

    /*
     * Configure the CMIN register -  min cache capacity to be allocated for the PARTID.
     * Use num_fractional_bits fixed-point representation
     */
    val_mpam_mmr_write(msc_index, REG_MPAMCFG_CMIN,
                      ((fixed_point_fraction << (16 - num_fractional_bits)) & 0xFFFF));

    val_mem_issue_dsb();
    return;
}

/**
  @brief   This API Configures Memory Bandwidth partition settings for given MSC
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
  @param   msc_index - index of the MSC node in the MPAM info table.
  @param   partid - PATRTID for MBW portion partition configuration
  @param   mbwpbm_percentage - Percentage of memory bandwidth to be partitioned
  @return  void.
**/
void
val_mpam_configure_mbwpbm(uint32_t msc_index, uint16_t partid, uint32_t mbwpbm_percentage)
{

    uint16_t index;
    uint32_t unset_bitmask;
    uint32_t num_unset_bits;
    uint16_t num_mbwpbm_bits;

    num_mbwpbm_bits = val_mpam_get_mbwpbm_width(msc_index);

    /* Select the PARTID to configure portion partition parameters */
    val_mpam_mmr_write(msc_index, REG_MPAMCFG_PART_SEL, partid);

    /*
     * Configure MBWPBM register to have a 1 in mbwpbm_percentage
     * bits in the overall MBWBM_WD bit positions
     */
    num_mbwpbm_bits = num_mbwpbm_bits * mbwpbm_percentage / 100;
    for (index = 0; index < (num_mbwpbm_bits - 31) && index < MAX_BWPBM_WIDTH; index += 32) {
        val_mpam_mmr_write(msc_index, REG_MPAMCFG_MBW_PBM + (index / 8), MBWPOR_BITMAP_DEF_VAL);
    }

    num_unset_bits = num_mbwpbm_bits - index;
    unset_bitmask = (1 << num_unset_bits) - 1;
    if (unset_bitmask) {
        val_mpam_mmr_write(msc_index, REG_MPAMCFG_MBW_PBM + (index / 8), unset_bitmask);
    }

    val_mem_issue_dsb();
    return;
}

/**
  @brief   This API configures MSC settings for Minimum Memory Bandwidth limit partitioning

  @param   msc_index         - index of the MSC node in the MPAM info table.
  @param   partid            - PATRTID for MBW portion partition configuration
  @param   mbwmin_percentage - Min percentage of memory bandwidth to be allocated for partid.

  @return  None
**/
void val_mpam_msc_configure_mbwmin(uint32_t msc_index, uint16_t partid, uint32_t mbwmin_percentage)
{
    uint8_t num_fractional_bits;
    uint16_t fixed_point_fraction;

    num_fractional_bits = val_mpam_get_bwa_wd(msc_index);
    fixed_point_fraction = ((1 << num_fractional_bits) * mbwmin_percentage / 100) - 1;

    /* Select the PARTID to configure minimum bandwidth limit parameters */
    val_mpam_mmr_write(msc_index, REG_MPAMCFG_PART_SEL, partid);

    /*
     * Configure the MBW_MIN register for minimum bandwidth limit.
     * Use num_fractional_bits fixed-point representation
     */
    val_mpam_mmr_write(msc_index, REG_MPAMCFG_MBW_MIN,
                                  (fixed_point_fraction << (16 - num_fractional_bits)) & 0xFFFF);

    /* Issue a DSB instruction */
    val_mem_issue_dsb();
    return;
}

/**
  @brief   This API configures MSC settings for Maximum Memory Bandwidth limit partitioning

  @param   msc_index         - index of the MSC node in the MPAM info table.
  @param   partid            - PATRTID for MBW portion partition configuration
  @param   hardlim           - Enable/ Disable hard limiting for MBW MAX.
  @param   mbwmax_percentage - Max percentage of memory bandwidth to be allocated for partid.

  @return  None
**/
void val_mpam_msc_configure_mbwmax(uint32_t msc_index, uint16_t partid,
                                                      uint8_t hardlim, uint32_t mbwmax_percentage)
{
    uint8_t num_fractional_bits;
    uint16_t fixed_point_fraction;

    num_fractional_bits = val_mpam_get_bwa_wd(msc_index);
    fixed_point_fraction = ((1 << num_fractional_bits) * mbwmax_percentage / 100) - 1;

    /* Select the PARTID to configure maximum bandwidth partition parameters */
    val_mpam_mmr_write(msc_index, REG_MPAMCFG_PART_SEL, partid);

    /*
     * Configure the MBW_MAX register for maximum bandwidth limit.
     * Use num_fractional_bits fixed-point representation
     */
    val_mpam_mmr_write(msc_index, REG_MPAMCFG_MBW_MAX,
                      (hardlim << MPAMCFG_MBW_MAX_HARDLIM_SHIFT) |
                      ((fixed_point_fraction << (16 - num_fractional_bits)) & 0xFFFF));

    /* Issue a DSB instruction */
    val_mem_issue_dsb();

    return;
}

/**
  @brief   This API gets CPBM width
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  Number of bits in the cache portion partitioning bit map.
**/
uint32_t
val_mpam_get_cpbm_width(uint32_t msc_index)
{
    if (val_mpam_supports_cpor(msc_index))
        return BITFIELD_READ(CPOR_IDR_CPBM_WD, val_mpam_mmr_read(msc_index, REG_MPAMF_CPOR_IDR));
    else
        return 0;
}

/**
  @brief   This API gets MBWPBM width
  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  Number of bits in the Memory Bandwidth portion partitioning bit map.
**/
uint32_t
val_mpam_get_mbwpbm_width(uint32_t msc_index)
{
    if (val_mpam_msc_supports_mbwpbm(msc_index))
        return BITFIELD_READ(BWPBM_WD, val_mpam_mmr_read(msc_index, REG_MPAMF_MBW_IDR));
    else
        return 0;
}

/**
  @brief   This API configures the cache storage usage monitor.
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
                        - MSC should support CSU monitoring, can be checked
                          using val_mpam_supports_csumon API.

  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  None
**/
void
val_mpam_configure_csu_mon(uint32_t msc_index, uint16_t partid, uint8_t pmg, uint16_t mon_sel)
{
    uint32_t data;

    /* retaining other configured fields e.g, RIS index if supported */
    data = val_mpam_mmr_read(msc_index, REG_MSMON_CFG_MON_SEL);
    /* Select the monitor instance */
    data = BITFIELD_WRITE(data, MON_SEL_MON_SEL, mon_sel);
    val_mpam_mmr_write(msc_index, REG_MSMON_CFG_MON_SEL, data);

    /* Configure the CSU monitor filter register for input PARTID & PMG */
    data = BITFIELD_SET(CSU_FLT_PARTID, partid) | BITFIELD_SET(CSU_FLT_PMG, pmg);
    val_mpam_mmr_write(msc_index, REG_MSMON_CFG_CSU_FLT, data);

    /*Disable the monitor */
    val_mpam_csumon_disable(msc_index);

    /* Preserve the monitor TYPE/SUBTYPE and other implementation-defined fields. */
    data = val_mpam_mmr_read(msc_index, REG_MSMON_CFG_CSU_CTL);
    data = BITFIELD_WRITE(data, CSU_CTL_MATCH_PARTID, 1);
    data = BITFIELD_WRITE(data, CSU_CTL_MATCH_PMG, 1);
    val_mpam_mmr_write(msc_index, REG_MSMON_CFG_CSU_CTL, data);

    /* Reset CSU Monitor Value */
    /* if CSUMON_IDR.CSU_RO == 0, accesses to this register are RW */
    if (!BITFIELD_READ(CSUMON_IDR_CSU_RO, val_mpam_mmr_read(msc_index, REG_MPAMF_CSUMON_IDR))) {
       val_mpam_mmr_write(msc_index, REG_MSMON_CSU, 0);
    }

    /* Issue a DSB instruction */
    val_mem_issue_dsb();

    return;
}

/**
  @brief   This API enables the Cache storage usage monitor.
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
                        - MSC should support CSU monitoring, can be checked
                          using val_mpam_supports_csumon API..

  @param   msc_index - index of the MSC node in the MPAM info table.
**/
void
val_mpam_csumon_enable(uint32_t msc_index)
{
    uint32_t data;

    /* enable the monitor instance to collect information according to the configuration */
    data = BITFIELD_WRITE(val_mpam_mmr_read(msc_index, REG_MSMON_CFG_CSU_CTL), CSU_CTL_EN, 1);
    val_mpam_mmr_write(msc_index, REG_MSMON_CFG_CSU_CTL, data);
}

/**
  @brief   This API disables the Cache strorage usage monitor.
           Prerequisite - If MSC supports RIS, Resource instance should be
                          selected using val_mpam_memory_configure_ris_sel
                          prior calling this API.
                        - MSC should support CSU monitoring, can be checked
                          using val_mpam_supports_csumon API.

  @param   msc_index - index of the MSC node in the MPAM info table.
  @return  None
**/
void
val_mpam_csumon_disable(uint32_t msc_index)
{
    uint32_t data;

    /* enable the monitor instance to collect information according to the configuration */
    data = BITFIELD_WRITE(val_mpam_mmr_read(msc_index, REG_MSMON_CFG_CSU_CTL), CSU_CTL_EN, 0);
    val_mpam_mmr_write(msc_index, REG_MSMON_CFG_CSU_CTL, data);
}

/**
  @brief   This API reads the CSU montior counter value.
           Prerequisite - val_mpam_configure_csu_mon,
           This API can be called only after configuring CSU monitor.

  @param   msc_index  - MPAM feature page index for this MSC.
  @return  0 if monitor has Not Ready status,
           else counter value.
**/
uint32_t
val_mpam_read_csumon(uint32_t msc_index)
{
    uint32_t count;

    if (BITFIELD_READ(MSMON_CSU_NRDY, val_mpam_mmr_read(msc_index, REG_MSMON_CSU)) == 0) {
        count = BITFIELD_READ(MSMON_CSU_VALUE,
                                      val_mpam_mmr_read(msc_index, REG_MSMON_CSU));
        return count;
    }
    return 0;
}

/**
  @brief   This API reads 32bit MPAM memory mapped register either
           via MMIO or PCC interface.

  @param   msc_index  - MPAM feature page index for this MSC.
  @param   reg_offset - Register offset address.

  @return  Read 32 bit value.
**/
uint32_t
val_mpam_mmr_read(uint32_t msc_index, uint32_t reg_offset)
{
  uint64_t base_addr;
  uint32_t intrf_type;
  uint32_t value;

  base_addr  = val_mpam_get_info(MPAM_MSC_BASE_ADDR, msc_index, 0);
  intrf_type = val_mpam_get_info(MPAM_MSC_INTERFACE_TYPE, msc_index, 0);

  if (intrf_type == MPAM_INTERFACE_TYPE_MMIO) {
      value = val_mmio_read(base_addr + reg_offset);
      MPAM_PRINT_REG("Read", reg_offset, value);
      return value;
  } else if (intrf_type == MPAM_INTERFACE_TYPE_PCC) {
      value = val_mpam_pcc_read(msc_index, reg_offset);
      MPAM_PRINT_REG("Read PCC", reg_offset, value);
      return value;
  } else {
    val_print(ERROR,
              "\n    Invalid interface type reported for MPAM MSC index = %x", msc_index);
    return 0;  /* zero considered as safe return */
    }
}

/**
  @brief   This API reads 64bit MPAM memory mapped register either
           via MMIO or PCC interface.

  @param   msc_index  - MPAM feature page index for this MSC.
  @param   reg_offset - Register offset address.

  @return  Read 64 bit value.
**/
uint64_t
val_mpam_mmr_read64(uint32_t msc_index, uint32_t reg_offset)
{
  uint64_t base_addr;
  uint32_t intrf_type;
  uint64_t value;

  base_addr  = val_mpam_get_info(MPAM_MSC_BASE_ADDR, msc_index, 0);
  intrf_type = val_mpam_get_info(MPAM_MSC_INTERFACE_TYPE, msc_index, 0);

  if (intrf_type == MPAM_INTERFACE_TYPE_MMIO) {
      value = val_mmio_read64(base_addr + reg_offset);
      MPAM_PRINT_REG("Read", reg_offset, value);
      return value;
  } else if (intrf_type == MPAM_INTERFACE_TYPE_PCC) {
      uint32_t value_low;
      uint32_t value_high;

      /* The MPAM Fb protocol transfers one 32-bit register
         value per command. Read both halves for a 64-bit register. */
      value_low = val_mpam_pcc_read(msc_index, reg_offset);
      value_high = val_mpam_pcc_read(msc_index, reg_offset + sizeof(uint32_t));
      value = ((uint64_t)value_high << 32) | value_low;
      MPAM_PRINT_REG("Read PCC", reg_offset, value);
      return value;
  } else {
    val_print(ERROR,
              "\n    Invalid interface type reported for MPAM MSC index = %x", msc_index);
    return 0;  /* zero considered as safe return */
  }
}

/**
  @brief   This API writes 32bit MPAM memory mapped register either
           via MMIO or PCC interface.

  @param   msc_index  - MPAM feature page index for this MSC.
  @param   reg_offset - Register offset address.
  @param   data       - Data to be written to register.

  @return  None
**/
void
val_mpam_mmr_write(uint32_t msc_index, uint32_t reg_offset, uint32_t data)
{
  uint64_t base_addr;
  uint32_t intrf_type;

  base_addr  = val_mpam_get_info(MPAM_MSC_BASE_ADDR, msc_index, 0);
  intrf_type = val_mpam_get_info(MPAM_MSC_INTERFACE_TYPE, msc_index, 0);

  if (intrf_type == MPAM_INTERFACE_TYPE_MMIO) {
      val_mmio_write(base_addr + reg_offset, data);
      MPAM_PRINT_REG("Write", reg_offset, data);
  } else if (intrf_type == MPAM_INTERFACE_TYPE_PCC) {
      val_mpam_pcc_write(msc_index, reg_offset, data);
      MPAM_PRINT_REG("Write PCC", reg_offset, data);
  } else {
    val_print(ERROR,
              "\n    Invalid interface type reported for MPAM MSC index = %x", msc_index);
  }
  val_mem_issue_dsb();
}

/**
  @brief   This API writes 64bit MPAM memory mapped register either
           via MMIO or PCC interface.

  @param   msc_index  - MPAM feature page index for this MSC.
  @param   reg_offset - Register offset address.
  @param   data       - Data to be written to register.

  @return  None
**/
void
val_mpam_mmr_write64(uint32_t msc_index, uint32_t reg_offset, uint64_t data)
{
  uint64_t base_addr;
  uint32_t intrf_type;

  base_addr  = val_mpam_get_info(MPAM_MSC_BASE_ADDR, msc_index, 0);
  intrf_type = val_mpam_get_info(MPAM_MSC_INTERFACE_TYPE, msc_index, 0);

  if (intrf_type == MPAM_INTERFACE_TYPE_MMIO) {
      val_mmio_write64(base_addr + reg_offset, data);
      MPAM_PRINT_REG("Write", reg_offset, data);
  } else if (intrf_type == MPAM_INTERFACE_TYPE_PCC) {
      /* The MPAM firmware-based protocol transfers one 32-bit register
         value per command. Write both halves for a 64-bit register. */
      val_mpam_pcc_write(msc_index, reg_offset, (uint32_t)data);
      val_mpam_pcc_write(msc_index, reg_offset + sizeof(uint32_t),
                         (uint32_t)(data >> 32));
      MPAM_PRINT_REG("Write PCC", reg_offset, data);
  } else {
    val_print(ERROR,
              "\n    Invalid interface type reported for MPAM MSC index = %x", msc_index);
  }
  val_mem_issue_dsb();
}

/**
  @brief   Encode an MPAM firmware-based protocol message header.

  @param   message_id    - Message identifier.
  @param   message_type  - Message type.
  @param   protocol_id   - Protocol identifier.
  @param   token         - Caller-defined transaction token.

  @return  Encoded 32-bit MPAM firmware-based protocol message header.
**/
static uint32_t
val_mpam_fb_header(uint32_t message_id, uint32_t message_type,
                   uint32_t protocol_id, uint32_t token)
{
  return BITFIELD_SET(MPAM_FB_MESSAGE_ID, message_id)
       | BITFIELD_SET(MPAM_FB_MESSAGE_TYPE, message_type)
       | BITFIELD_SET(MPAM_FB_PROTOCOL_ID, protocol_id)
       | BITFIELD_SET(MPAM_FB_TOKEN, token);
}

/**
  @brief   Construct an MPAM firmware-based protocol command payload.

  @param   message_id - Message identifier that selects the payload format.
  @param   msc_id     - Identifier of the target MSC.
  @param   reg_offset - MPAM register offset.
  @param   data       - Register value for commands that carry write data.

  @return  Constructed command payload.
**/
static MPAM_FB_CMD_PAYLOAD
val_mpam_fb_payload(uint32_t message_id, uint32_t msc_id,
                    uint32_t reg_offset, uint32_t data)
{
  MPAM_FB_CMD_PAYLOAD payload = {0};

  switch (message_id) {
  case MPAM_MSC_READ_CMD_ID:
      payload.read.msc_id = msc_id;
      payload.read.flags = 0U;
      payload.read.offset = reg_offset;
      break;

  case MPAM_MSC_WRITE_CMD_ID:
      payload.write.msc_id = msc_id;
      payload.write.flags = 0U;
      payload.write.offset = reg_offset;
      payload.write.val = data;
      break;

  default:
      val_print(ERROR, "\n    Unsupported MPAM firmware-based message ID: 0x%x",
                message_id);
  }

  return payload;
}

/**
  @brief   This API constructs header and parameter for the
           MPAM_MSC_READ PCC command and calls doorbell protocol.

  @param   msc_index  - MPAM feature page index for this MSC.
  @param   reg_offset - Register offset address.

  @return  None
**/
uint32_t
val_mpam_pcc_read(uint32_t msc_index, uint32_t reg_offset)
{
  uint32_t header;
  uint32_t msc_id;
  uint32_t subspace_id;
  MPAM_FB_CMD_PAYLOAD payload;
  PCC_MPAM_MSC_READ_RESP_PARA *response;

  /* if MSC interface type is PCC (0x0A), the Base address field
     captures index to PCCT ACPI structure */
  subspace_id = (uint32_t)val_mpam_get_info(MPAM_MSC_BASE_ADDR, msc_index, 0);

  /* Construct the MPAM Fb protocol header; token is caller-defined. */
  header = val_mpam_fb_header(MPAM_MSC_READ_CMD_ID, MPAM_MSG_TYPE_CMD,
                               MPAM_FB_PROTOCOL_ID, 1U);

  /* Construct the MPAM Fb protocol payload with msc_id as input */
  msc_id = (uint32_t)val_mpam_get_info(MPAM_MSC_ID, msc_index, 0);
  payload = val_mpam_fb_payload(MPAM_MSC_READ_CMD_ID, msc_id, reg_offset, 0U);

  val_print(TRACE,
            "\n    MPAM PCC read: msc_id=0x%x subspace=%u offset=0x%x header=0x%x",
                                  payload.read.msc_id, subspace_id, payload.read.offset, header);

  /* Submit the header and payload to the PCC channel and get the response back from the platform */
  response = (PCC_MPAM_MSC_READ_RESP_PARA *) val_pcc_cmd_response(
              (uint32_t)subspace_id, header, (void *)&payload.read, sizeof(payload.read));

  if (response == NULL || response->status != MPAM_PCC_CMD_SUCCESS) {
      val_print(ERROR,
                "\n    Failed to read MPAM register with offset (0x%x) via PCC", reg_offset);
      val_print(ERROR, " for MSC index = 0x%x", msc_index);
      if (response != NULL) {
          val_print(ERROR, "\n    PCC command response code = 0x%x", response->status);
      }
      return MPAM_PCC_SAFE_RETURN;
  } else {
      return response->val;
  }
}

/**
  @brief   This API constructs header and parameter for the
           MPAM_MSC_WRITE PCC command and calls doorbell protocol.

  @param   msc_index  - MPAM feature page index for this MSC.
  @param   reg_offset - Register offset address.

  @return  None
**/
void
val_mpam_pcc_write(uint32_t msc_index, uint32_t reg_offset, uint32_t data)
{
  uint32_t header;
  uint32_t msc_id;
  uint32_t subspace_id;
  MPAM_FB_CMD_PAYLOAD payload;
  PCC_MPAM_MSC_WRITE_RESP_PARA *response;

  /* if MSC interface type is PCC (0x0A), the Base address field
     captures index to PCCT ACPI structure */
  subspace_id = val_mpam_get_info(MPAM_MSC_BASE_ADDR, msc_index, 0);

  /* Construct the MPAM firmware-based protocol header; token is caller-defined. */
  header = val_mpam_fb_header(MPAM_MSC_WRITE_CMD_ID, MPAM_MSG_TYPE_CMD,
                               MPAM_FB_PROTOCOL_ID, 1U);

  /* Construct the MPAM Fb protocol payload with msc_id as input */
  msc_id = (uint32_t)val_mpam_get_info(MPAM_MSC_ID, msc_index, 0);
  payload = val_mpam_fb_payload(MPAM_MSC_WRITE_CMD_ID, msc_id, reg_offset, data);

  val_print(TRACE,
            "\n    MPAM PCC write: msc_id=0x%x subspace=%u offset=0x%x value=0x%x header=0x%x",
                   payload.write.msc_id, subspace_id, payload.write.offset, data, header);

  /* Submit the header and payload to the PCC channel and get the response back from the platform */
  response = (PCC_MPAM_MSC_WRITE_RESP_PARA *) val_pcc_cmd_response(
              (uint32_t)subspace_id, header, (void *)&payload.write, sizeof(payload.write));

  if (response == NULL || response->status != MPAM_PCC_CMD_SUCCESS) {
      val_print(ERROR,
                "\n    Failed to write MPAM register with offset (0x%x) via PCC", reg_offset);
      val_print(ERROR, " for MSC index = 0x%x", msc_index);
      if (response != NULL) {
          val_print(ERROR, "\n    PCC command response code = 0x%x", response->status);
      }
      return;
  }
  return;
}

/**
 * @brief   Free the shared memcopy buffers for num_pe PEs
 *
 * @param   num_pe        number of pes holding shared buffers
 *
 * @result  None
 */
void val_mem_free_shared_memcpybuf(uint32_t num_pe)
{
  uint32_t pe_index;

  for (pe_index = 0; pe_index < num_pe; pe_index++) {
      val_memory_free((void *)(uint64_t)g_shared_memcpy_buffer[pe_index]);
  }

  val_memory_free(g_shared_memcpy_buffer);
}

/**
 * @brief   Allocate a 2D buffers to share across PEs from specific input memory node
 *
 * @param   mem_base       base address of the memory node
 * @param   buffer_size    size of each shared buffer
 * @param   pe_count       number of pes to create shared buffers
 *
 * @result  status      1 for success, 0 for failure
 */
uint32_t val_alloc_shared_memcpybuf(uint64_t mem_base, uint64_t buffer_size, uint32_t pe_count)
{
  void *buffer;
  uint32_t pe_index;

  buffer = NULL;
  g_shared_memcpy_buffer = NULL;

  buffer = (void *)val_memory_alloc(pe_count * sizeof(uint64_t));

  if (!buffer) {
      val_print(ERROR, "\n       Allocate Pool for shared memcpy buf failed");
      return 0;
  }

  g_shared_memcpy_buffer = (uint8_t **)buffer;

  for (pe_index = 0; pe_index < pe_count; pe_index++) {
      g_shared_memcpy_buffer[pe_index] = (uint8_t *) val_mem_alloc_at_address (
                                                    mem_base + (pe_index * buffer_size),
                                                    buffer_size);

      if (g_shared_memcpy_buffer[pe_index] == NULL) {
          val_print(ERROR, "\n       Alloc address for shared memcpy buffer failed %x", pe_index);
          val_mem_free_shared_memcpybuf(pe_index);
          return 0;
      }
  }

  pal_pe_data_cache_ops_by_va((uint64_t)&g_shared_memcpy_buffer, CLEAN_AND_INVALIDATE);

  return 1;
}

/**
 * @brief   This API returns the address to store memcopy latency on the current PE
 *
 * @param   pe_index    current PE index offset into latency buffer
 *
 * @return  64-bit source buf address, dest buf is assumed to be contiguous
 */
uint64_t val_get_shared_memcpybuf(uint32_t pe_index)
{
    return (uint64_t) (g_shared_memcpy_buffer[pe_index]);
}

/**
  * @brief   This API programs MPAM2_EL2 register with given PARTID and PMG
  *
  * @param   partid - Partition ID to be programmed.
  * @param   pmg    - PMG to be programmed.
  *
  * @return  0 if successfully programmed, 1 on failure.
**/
uint32_t val_mpam_program_el2(uint16_t partid, uint8_t pmg)
{
    uint64_t mpam2_el2;
    uint64_t mpamidr;
    uint16_t pe_max_partid;
    uint8_t  pe_max_pmg;

    /* Extract max PARTID supported by MPAMIDR_EL1 */
    mpamidr = val_mpam_reg_read(MPAMIDR_EL1);
    pe_max_partid = (mpamidr >> MPAMIDR_PARTID_MAX_SHIFT) & MPAMIDR_PARTID_MAX_MASK;

    if (partid > pe_max_partid) {
        val_print(ERROR, "\n       PARTID value (0x%x)", partid);
        val_print(ERROR, " specified more than PE supported value (0x%x)", pe_max_partid);
        return 1;
    }

    /* Extract max PMG supported by MPAMIDR_EL1 */
    pe_max_pmg = (mpamidr >> MPAMIDR_PMG_MAX_SHIFT) & MPAMIDR_PMG_MAX_MASK;
    if (pmg > pe_max_pmg) {
        val_print(ERROR, "\n       PMG value (0x%x)", pmg);
        val_print(ERROR, " specified more than PE supported value (0x%x)", pe_max_pmg);
        return 1;
    }

    mpam2_el2 = val_mpam_reg_read(MPAM2_EL2);

    /* Clear the PARTID_D & PMG_D bits in mpam2_el2 before writing to them */
    mpam2_el2 = CLEAR_BITS_M_TO_N(mpam2_el2, MPAMn_ELx_PARTID_D_SHIFT+15, MPAMn_ELx_PARTID_D_SHIFT);
    mpam2_el2 = CLEAR_BITS_M_TO_N(mpam2_el2, MPAMn_ELx_PMG_D_SHIFT+7, MPAMn_ELx_PMG_D_SHIFT);

    /* Program MPAM2_EL2 with test_partid and Default PMG */
    mpam2_el2 |= (((uint64_t)pmg << MPAMn_ELx_PMG_D_SHIFT) |
                  ((uint64_t)partid << MPAMn_ELx_PARTID_D_SHIFT));

    val_print(DEBUG, "\n       Writing MPAM2_EL2: 0x%llx", mpam2_el2);
    val_mpam_reg_write(MPAM2_EL2, mpam2_el2);

    return 0;
}

/*
    @brief   This API enables/disables PARTID in the given MSC
    @param   msc_index - index of the MSC node in the MPAM info table
    @param   enable - 1 to enable, 0 to disable PARTID
    @param   nfu_flag - No future Use if PARTID is to be disabled
    @param   partid - PARTID to be enabled/disabled
    @return  1 on success, 0 on failure.
*/
uint32_t
val_mpam_msc_endis_partid(uint32_t msc_index, bool enable, bool nfu_flag, uint16_t partid)
{

    /* Check if the PARTID is valid */
    if (partid >= val_mpam_get_max_partid(msc_index)) {
        val_print(ERROR, "\n       PARTID value (0x%x)", partid);
        val_print(ERROR, " specified more than MSC supported value (0x%x)",
                  val_mpam_get_max_partid(msc_index));
        return 1;
    }

    if (enable == 1)
        val_mpam_mmr_write(msc_index, REG_MPAMCFG_EN, BITFIELD_SET(MPAMCFG_EN_PARTID, partid));
    else
        val_mpam_mmr_write(msc_index, REG_MPAMCFG_DIS, BITFIELD_SET(MPAMCFG_DIS_NFU, nfu_flag) |
                                                       BITFIELD_SET(MPAMCFG_DIS_PARTID, partid));

    val_mem_issue_dsb();
    return 0;
}

/*
    @brief   This API resets the CSU monitor value to zero.
             Prerequisite - If MSC supports RIS, Resource instance should be
                            selected using val_mpam_memory_configure_ris_sel
                            prior calling this API.
                            - MSC should support CSU monitoring, can be checked
                            using val_mpam_supports_csumon API.

    @param   msc_index - index of the MSC node in the MPAM info table.
    @return  0 on success, 1 on failure.
*/
uint32_t
val_mpam_reset_csumon(uint32_t msc_index, uint16_t mon_sel)
{

    uint32_t data;

    /* retaining other configured fields e.g, RIS index if supported */
    data = val_mpam_mmr_read(msc_index, REG_MSMON_CFG_MON_SEL);
    /* Select the monitor instance */
    data = BITFIELD_WRITE(data, MON_SEL_MON_SEL, mon_sel);
    val_mpam_mmr_write(msc_index, REG_MSMON_CFG_MON_SEL, data);

    /* if CSUMON_IDR.CSU_RO == 1, accesses to this register are R0 */
    if (BITFIELD_READ(CSUMON_IDR_CSU_RO,
                                        val_mpam_mmr_read(msc_index, REG_MPAMF_CSUMON_IDR))) {
         val_print(WARN,
                   "\n       Cannot reset CSU monitor value as it is Read-Only", 0);
        return 1;
    }

    val_mpam_mmr_write(msc_index, REG_MSMON_CSU, 0);
    val_mem_issue_dsb();
    return 0;
}

/**
  @brief   This API writes the CSU montior counter value.
           Prerequisite - val_mpam_configure_csu_mon,
           This API can be called only after configuring CSU monitor.

  @param   msc_index  - MPAM feature page index for this MSC.
  @return  0 - Success, 1 - Failure.
**/
uint32_t
val_mpam_write_csumon(uint32_t msc_index, uint32_t value)
{

    /* if CSUMON_IDR.CSU_RO == 1, accesses to this register are R0 */
    if (BITFIELD_READ(CSUMON_IDR_CSU_RO,
                                        val_mpam_mmr_read(msc_index, REG_MPAMF_CSUMON_IDR))) {
      val_print(WARN,
                   "\n       Cannot write CSU monitor value as it is Read-Only", 0);
      return 1;
    }

    val_mpam_mmr_write(msc_index, REG_MSMON_CSU, value);
    val_mem_issue_dsb();
    return 0;
}

uint32_t
val_mpam_mbwu_write_counter(uint32_t msc_index, uint64_t value, uint32_t is_long_check)
{
    uint64_t data64;
    uint32_t data32;

    if (is_long_check && val_mpam_mbwu_supports_long(msc_index)) {
        data64 = ((uint64_t)0 << MBWU_NRDY_SHIFT) | value;
        val_mpam_mmr_write64(msc_index, REG_MSMON_MBWU_L, data64);
    } else {
        data32 = (0 << MBWU_NRDY_SHIFT) | (uint32_t)value;
        val_mpam_mmr_write(msc_index, REG_MSMON_MBWU, data32);
    }

    return 0;
}

uint64_t
val_mpam_mbwu_get_prefill_value(uint32_t msc_index, uint32_t is_long_check)
{
    uint64_t max_count;

    if (is_long_check && val_mpam_mbwu_supports_long(msc_index)) {
        if (val_mpam_mbwu_supports_lwd(msc_index))
            max_count = MSMON_COUNT_63BIT;
        else
            max_count = MSMON_COUNT_44BIT;
    } else {
        max_count = MSMON_COUNT_31BIT;
    }

    return max_count - MBWU_PREFILL_DELTA;
}

uint32_t
val_mpam_mbwu_is_overflow_set(uint32_t msc_index)
{
    uint32_t ctl;

    ctl = val_mpam_mmr_read(msc_index, REG_MSMON_CFG_MBWU_CTL);
    return ((ctl & ((uint32_t)1 << MBWU_CTL_OFLOW_STATUS_BIT_SHIFT)) |
            (ctl & ((uint32_t)1 << MBWU_CTL_OFLOW_STATUS_L_SHIFT)));
}

uint32_t
val_mpam_mbwu_clear_overflow_status(uint32_t msc_index)
{
    uint32_t ctl;

    ctl = val_mpam_mmr_read(msc_index, REG_MSMON_CFG_MBWU_CTL);
    ctl &= ~(((uint32_t)1 << MBWU_CTL_OFLOW_STATUS_BIT_SHIFT) |
             ((uint32_t)1 << MBWU_CTL_OFLOW_STATUS_L_SHIFT));
    val_mpam_mmr_write(msc_index, REG_MSMON_CFG_MBWU_CTL, ctl);

    ctl = val_mpam_mmr_read(msc_index, REG_MSMON_CFG_MBWU_CTL);
    return ((ctl & ((uint32_t)1 << MBWU_CTL_OFLOW_STATUS_BIT_SHIFT)) |
            (ctl & ((uint32_t)1 << MBWU_CTL_OFLOW_STATUS_L_SHIFT)));
}

void
val_mpam_mbwu_wait_for_update(uint32_t msc_index)
{
    uint64_t nrdy_timeout = val_mpam_get_info(MPAM_MSC_NRDY, msc_index, 0);

    while (nrdy_timeout)
        --nrdy_timeout;
}

static
uint32_t mpam_get_its_index(uint32_t its_id)
{
    uint32_t index;

    for (index = 0; index < g_gic_its_info->GicNumIts; index++) {
        if (its_id == g_gic_its_info->GicIts[index].its_index)
            return index;
    }

    return ACS_INVALID_INDEX;
}

/**
  @brief   This function creates the MSI mappings for an MPAM MSC device.

  @param   msc_index    MPAM MSC index
  @param   device_id    Device ID
  @param   its_id       ITS ID
  @param   int_id       Interrupt ID
  @param   is_oflow_msi 1 for overflow MSI, 0 for error MSI

  @return  status
**/
uint32_t
val_mpam_msc_request_msi(uint32_t msc_index, uint32_t device_id, uint32_t its_id,
                         uint32_t int_id, uint32_t is_oflow_msi)
{
    uint32_t its_index;
    uint64_t msi_addr;
    uint32_t msi_data;
    uint32_t addr_l;
    uint32_t addr_h;
    uint32_t mpam;

    (void)msc_index;

    if ((g_gic_its_info == NULL) || (g_gic_its_info->GicNumIts == 0))
        return ACS_STATUS_ERR;

    its_index = mpam_get_its_index(its_id);
    if (its_index >= g_gic_its_info->GicNumIts) {
        val_print(ERROR, "\n       Could not find ITS ID [%x]", its_id);
        return ACS_STATUS_ERR;
    }

    if ((g_gic_its_info->GicRdBase == 0) || (g_gic_its_info->GicDBase == 0)) {
        val_print(DEBUG, "\n       GICD/GICRD Base Invalid value");
        return ACS_STATUS_ERR;
    }

    val_its_create_lpi_map(its_index, device_id, int_id, LPI_PRIORITY1);

    msi_addr = val_its_get_translater_addr(its_index);
    msi_data = int_id - ARM_LPI_MINID;
    addr_l = (uint32_t)(msi_addr & ~0x3ULL);

    if (is_oflow_msi) {
        addr_h = BITFIELD_SET(OFLOW_MSI_ADDR_H, (uint32_t)(msi_addr >> 32));
        mpam = BITFIELD_SET(OFLOW_MSI_MPAM_PMG, DEFAULT_PMG) |
               BITFIELD_SET(OFLOW_MSI_MPAM_PARTID, DEFAULT_PARTID);

        val_mpam_mmr_write(msc_index, REG_MSMON_OFLOW_MSI_ADDR_L, addr_l);
        val_mpam_mmr_write(msc_index, REG_MSMON_OFLOW_MSI_ADDR_H, addr_h);
        val_mpam_mmr_write(msc_index, REG_MSMON_OFLOW_MSI_DATA, msi_data);
        val_mpam_mmr_write(msc_index, REG_MSMON_OFLOW_MSI_MPAM, mpam);
    } else {
        addr_h = BITFIELD_SET(ERR_MSI_ADDR_H, (uint32_t)(msi_addr >> 32));
        mpam = BITFIELD_SET(ERR_MSI_MPAM_PMG, DEFAULT_PMG) |
               BITFIELD_SET(ERR_MSI_MPAM_PARTID, DEFAULT_PARTID);

        val_mpam_mmr_write(msc_index, REG_MPAMF_ERR_MSI_ADDR_L, addr_l);
        val_mpam_mmr_write(msc_index, REG_MPAMF_ERR_MSI_ADDR_H, addr_h);
        val_mpam_mmr_write(msc_index, REG_MPAMF_ERR_MSI_DATA, msi_data);
        val_mpam_mmr_write(msc_index, REG_MPAMF_ERR_MSI_MPAM, mpam);
    }

    return ACS_STATUS_PASS;
}

uint32_t
val_mpam_msc_enable_msi(uint32_t msc_index, uint32_t is_oflow_msi)
{
    uint32_t attr;

    if (is_oflow_msi) {
        attr = BITFIELD_SET(OFLOW_MSI_ATTR_MSIEN, 1);
        val_mpam_mmr_write(msc_index, REG_MSMON_OFLOW_MSI_ATTR, attr);
    } else {
        attr = BITFIELD_SET(ERR_MSI_ATTR_MSIEN, 1);
        val_mpam_mmr_write(msc_index, REG_MPAMF_ERR_MSI_ATTR, attr);
    }

    return ACS_STATUS_PASS;
}
