Year,Capacity (bits),Chip Area (mm^2),Density (Mbit/mm^2),Bits/cell,Source,note,References
1989,4194304,163.71,0.02443344939,1,ISSCC,SLC,"Y. Itoh et al., ""An experimental 4 Mb CMOS EEPROM with a NAND structured cell,"" IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers, New York, NY, USA, 1989, pp. 134-135."
1995,33554432,94.9,0.3371970495,1,ISSCC,SLC,"Kang-Deog Suh et al., ""A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme,"" Proceedings ISSCC '95 - International Solid-State Circuits Conference, San Francisco, CA, USA, 1995, pp. 128-129."
1995,33554432,104.3868,0.3065521694,1,ISSCC,SLC,"K. Imamiya et al., ""A 35 ns-cycle-time 3.3 V-only 32 Mb NAND flash EEPROM,"" Proceedings ISSCC '95 - International Solid-State Circuits Conference, San Francisco, CA, USA, 1995, pp. 130-131."
1996,134217728,117,1.094017094,2,ISSCC,MLC,"Tae-Sung Jung et al., ""A 3.3 V 128 Mb multi-level NAND flash memory for mass storage applications,"" 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC, San Francisco, CA, USA, 1996, pp. 32-33."
1999,268435456,129.76,1.972872996,1,ISSCC,SLC,"K. Imamiya et al., ""A 130 mm/sup 2/ 256 Mb NAND flash with shallow trench isolation technology,"" 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278), San Francisco, CA, 1999, pp. 112-113."
2001,1073741824,116.7,8.774635818,2,ISSCC,MLC,"Taehee Cho et al., ""A 3.3 V 1 Gb multi-level NAND flash memory with non-uniform threshold voltage distribution,"" 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), San Francisco, CA, USA, 2001, pp. 28-29."
2002,1073741824,129.6,7.901234568,1,ISSCC,SLC,"J. Lee et al., ""A 1.8 V 1 Gb NAND flash memory with 0.12 /spl mu/m STI process technology,"" 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315), San Francisco, CA, USA, 2002, pp. 104-450 vol.1."
2002,1073741824,125.2,8.178913738,1,ISSCC,SLC,"H. Nakamura et al., ""A 125 mm/sup 2/ 1Gb NAND flash memory with 10 MB/s program throughput,"" 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315), San Francisco, CA, USA, 2002, pp. 106-450 vol.1."
2003,2147483648,141,14.5248227,1,ISSCC,SLC,"June Lee et al., ""A 1.8 V 2 Gb NAND flash memory for mass storage applications,"" 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC., San Francisco, CA, USA, 2003, pp. 290-494 vol.1"
2004,4294967296,127.3,32.17596229,2,ISSCC,MLC,"Seungjae Lee et al., ""A 3.3 V 4 Gb four-level NAND flash memory with 90 nm CMOS technology,"" 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519), San Francisco, CA, 2004, pp. 52-513 Vol.1."
2005,8589934592,133,61.59398496,2,ISSCC,MLC,"Dae-Seok Byeon et al., ""An 8 Gb multi-level NAND flash memory with 63 nm STI CMOS process technology,"" ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005., San Francisco, CA, 2005, pp. 46-47 Vol. 1."
2005,8589934592,146,56.10958904,2,ISSCC,MLC,"T. Hara et al., ""A 146 mm/sup 2/ 8 Gb NAND flash memory with 70 nm CMOS technology,"" ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005., San Francisco, CA, 2005, pp. 44-584 Vol. 1."
2006,8589934592,98.8,82.91497976,2,ISSCC,MLC,"K. Takeuchi et al., ""A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput,"" 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2006, pp. 507-516."
2006,4294967296,140,29.25714286,2,ISSCC,MLC,"R. Micheloni et al., ""A 4Gb 2b/cell NAND Flash Memory with Embedded 5b BCH ECC for 36MB/s System Read Throughput,"" 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2006, pp. 497-506."
2008,8589934592,169.5,48.33038348,1,ISSCC,SLC**,"D. Nobunaga et al., ""A 50nm 8Gb NAND Flash Memory with 100MB/s Program Throughput and 200MB/s DDR Interface,"" 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2008, pp. 426-625."
2008,4294967296,,,2,ISSCC,"3D, MLC","K. Park et al., ""A 45nm 4Gb 3-Dimensional Double-Stacked Multi-Level NAND Flash Memory with Shared Bitline Structure,"" 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2008, pp. 510-632."
2008,17179869184,182,90.02197802,2,ISSCC,MLC,"R. Cernea et al., ""A 34MB/s-Program-Throughput 16Gb MLC NAND with All-Bitline Architecture in 56nm,"" 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2008, pp. 420-624."
2008,17179869184,120,136.5333333,2,ISSCC,MLC,"K. Kanda et al., ""A 120mm2 16Gb 4-MLC NAND Flash Memory with 43nm CMOS Technology,"" 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2008, pp. 430-625."
2008,17179869184,142.5,114.9754386,3,ISSCC,TLC,"Y. Li et al., ""A 16Gb 3b/ Cell NAND Flash Memory in 56nm with 8MB/s Write Rate,"" 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2008, pp. 506-632."
2009,34359738368,201,163.0248756,3,ISSCC,TLC,"Seung-Ho Chang et al., ""A 48nm 32Gb 8-level NAND flash memory with 5.5MB/s program throughput,"" 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2009, pp. 240-241,241a."
2009,68719476736,244.45,268.0957251,4,ISSCC,QLC,"C. Trinh et al., ""A 5.6MB/s 64Gb 4b/Cell NAND Flash memory in 43nm CMOS,"" 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2009, pp. 246-247,247a."
2009,34359738368,112.86,290.3420167,3,ISSCC,TLC,"Takuya Futatsuyama et al., ""A 113mm2 32Gb 3b/cell NAND flash memory,"" 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2009, pp. 242-243."
2009,34359738368,172,190.5116279,2,ISSCC,MLC,"R. Zeng et al., ""A 172mm2 32Gb MLC NAND flash memory in 34nm CMOS,"" 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2009, pp. 236-237."
2010,34359738368,159,206.0880503,2,ISSCC,MLC,"H. Kim et al., ""A 159mm2 32nm 32Gb MLC NAND-flash memory with 200MB/s asynchronous DDR interface,"" 2010 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, 2010, pp. 442-443."
2010,34359738368,146,224.4383562,2,ISSCC,MLC,"C. Lee et al., ""A 32Gb MLC NAND-flash memory with Vth-endurance-enhancing schemes in 32nm CMOS,"" 2010 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, 2010, pp. 446-447."
2010,34359738368,126,260.0634921,3,ISSCC,TLC,"G. G. Marotta et al., ""A 3bit/cell 32Gb NAND flash memory at 34nm with 6MB/s program throughput and with dynamic 2b/cell blocks configuration mode for a program throughput increase up to 13MB/s,"" 2010 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, 2010, pp. 444-445."
2011,68719476736,,,3,ISSCC,TLC,"K. Park et al., ""A 7MB/s 64Gb 3-bit/cell DDR NAND flash memory in 20nm-node technology,"" 2011 IEEE International Solid-State Circuits Conference, San Francisco, CA, 2011, pp. 212-213."
2011,34359738368,181.5,180.5399449,2,ISSCC,MLC,"T. Kim et al., ""A 32Gb MLC NAND flash memory with Vth margin-expanding schemes in 26nm CMOS,"" 2011 IEEE International Solid-State Circuits Conference, San Francisco, CA, 2011, pp. 202-204."
2011,68719476736,151,434.013245,2,ISSCC,MLC,"K. Fukuda et al., ""A 151mm2 64Gb MLC NAND flash memory in 24nm CMOS technology,"" 2011 IEEE International Solid-State Circuits Conference, San Francisco, CA, 2011, pp. 198-199."
2012,68719476736,109.5,598.5022831,2,ISSCC,MLC,"D. Lee et al., ""A 64Gb 533Mb/s DDR interface MLC NAND Flash in sub-20nm technology,"" 2012 IEEE International Solid-State Circuits Conference, San Francisco, CA, 2012, pp. 430-432."
2012,137438953472,170.6,768.3001172,3,ISSCC,TLC,"Y. Li et al., ""128Gb 3b/cell NAND flash memory in 19nm technology with 18MB/s write rate and 400Mb/s toggle mode,"" 2012 IEEE International Solid-State Circuits Conference, San Francisco, CA, 2012, pp. 436-437."
2012,68719476736,112.8,580.9929078,2,ISSCC,MLC,"N. Shibata et al., ""A 19nm 112.8mm2 64Gb multi-level flash memory with 400Mb/s/pin 1.8V Toggle Mode interface,"" 2012 IEEE International Solid-State Circuits Conference, San Francisco, CA, 2012, pp. 422-424."
2013,137438953472,146.5,894.6894198,3,ISSCC,TLC,"G. Naso et al., ""A 128Gb 3b/cell NAND flash design using 20nm planar-cell technology,"" 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, 2013, pp. 218-219."
2014,137438953472,173.3,756.3300635,2,ISSCC,MLC,"M. Helm et al., ""19.1 A 128Gb MLC NAND-Flash device using 16nm planar cell,"" 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, 2014, pp. 326-327"
2014,68719476736,93.43,701.444932,2,ISSCC,MLC,"S. Choi et al., ""19.2 A 93.4mm2 64Gb MLC NAND-flash memory with 16nm CMOS technology,"" 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, 2014, pp. 328-329."
2014,137438953472,133,985.5037594,2,ISSCC,"3D, MLC","K. Park et al., ""19.5 Three-dimensional 128Gb MLC vertical NAND Flash-memory with 24-WL stacked layers and 50MB/s high-speed programming,"" 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, 2014, pp. 334-335."
2015,68719476736,75,873.8133333,2,ISSCC,MLC,"M. Sako et al., ""7.1 A low-power 64Gb MLC NAND-flash memory in 15nm CMOS technology,"" 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, San Francisco, CA, 2015, pp. 1-3."
2015,137438953472,68.9,1902.351234,3,ISSCC,"3D, TLC","J. Im et al., ""7.2 A 128Gb 3b/cell V-NAND flash memory with 1Gb/s I/O rate,"" 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, San Francisco, CA, 2015, pp. 1-3."
2016,137438953472,130,1008.246154,2,ISSCC,MLC,"S. Lee et al., ""7.5 A 128Gb 2b/cell NAND flash memory in 14nm technology with tPROG=640µs and 800MB/s I/O rate,"" 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2016, pp. 138-139."
2016,824633720832,179.2,4388.571429,3,ISSCC,"3D, TLC","T. Tanaka et al., ""7.7 A 768Gb 3b/cell 3D-floating-gate NAND flash memory,"" 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2016, pp. 142-144."
2016,274877906944,97.6,2685.901639,3,ISSCC,"3D, TLC","D. Kang et al., ""7.1 256Gb 3b/cell V-NAND flash memory with 48 stacked WL layers,"" 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2016, pp. 130-131."
2017,549755813888,128.5,4080.062257,3,ISSCC,"3D, TLC","C. Kim et al., ""11.4 A 512Gb 3b/cell 64-stacked WL 3D V-NAND flash memory,"" 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2017, pp. 202-203."
2017,549755813888,132,3971.878788,3,ISSCC,"3D, TLC","R. Yamashita et al., ""11.1 A 512Gb 3b/cell flash memory on 64-word-line-layer BiCS technology,"" 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2017, pp. 196-197."
2018,549755813888,86,6096.372093,3,ISSCC,"3D, TLC","H. Maejima et al., ""A 512Gb 3b/Cell 3D flash memory on a 96-word-line-layer technology,"" 2018 IEEE International Solid - State Circuits Conference - (ISSCC), San Francisco, CA, 2018, pp. 336-338."
2018,1099511627776,181.8827709,5765.12,4,ISSCC,"3D, QLC","S. Lee et al., ""A 1Tb 4b/cell 64-stacked-WL 3D NAND flash memory with 12MB/s program throughput,"" 2018 IEEE International Solid - State Circuits Conference - (ISSCC), San Francisco, CA, 2018, pp. 340-342."
2019,549755813888,101.58,5161.330971,3,ISSCC,"3D, TLC","D. Kang et al., ""13.4 A 512Gb 3-bit/Cell 3D 6th-Generation V-NAND Flash Memory with 82MB/s Write Throughput and 1.2Gb/s Interface,"" 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2019, pp. 216-218."
2019,549755813888,66,7943.757576,3,ISSCC,"3D, TLC","C. Siau et al., ""13.5 A 512Gb 3-bit/Cell 3D Flash Memory on 128-Wordline-Layer with 132MB/s Write Performance Featuring Circuit-Under-Array Technology,"" 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2019, pp. 218-220."
2019,1462350464942,160.2258824,8704,4,ISSCC,"3D, QLC","N. Shibata et al., ""13.1 A 1.33Tb 4-bit/Cell 3D-Flash Memory on a 96-Word-Line-Layer Technology,"" 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2019, pp. 210-212."
