<stg><name>CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2</name>


<trans_list>

<trans id="510" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten34"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln67 = store i4 0, i4 %n

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %store_ln69 = store i8 0, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body4.i84

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body4.i84:0 %indvar_flatten34_load = load i11 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="indvar_flatten34_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.i84:1 %icmp_ln67 = icmp_eq  i11 %indvar_flatten34_load, i11 1280

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.i84:2 %add_ln67 = add i11 %indvar_flatten34_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i84:3 %br_ln67 = br i1 %icmp_ln67, void %for.inc45.i126, void %for.body4.i132.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc45.i126:0 %y_load = load i8 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc45.i126:1 %n_load = load i4 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i126:4 %icmp_ln69 = icmp_eq  i8 %y_load, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc45.i126:5 %select_ln67 = select i1 %icmp_ln69, i8 0, i8 %y_load

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc45.i126:6 %add_ln67_1 = add i4 %n_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i126:25 %zext_ln69_1 = zext i8 %select_ln67

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:34 %OutPadConv2_addr = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:35 %OutPadConv2_load = load i10 %OutPadConv2_addr

]]></Node>
<StgValue><ssdm name="OutPadConv2_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i126:38 %add_ln75_1 = add i8 %select_ln67, i8 1

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i126:39 %zext_ln75_1 = zext i8 %add_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:45 %OutPadConv2_addr_1 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:46 %OutPadConv2_load_1 = load i10 %OutPadConv2_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i126:316 %store_ln67 = store i11 %add_ln67, i11 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i126:318 %store_ln69 = store i8 %add_ln75_1, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc45.i126:7 %select_ln67_1 = select i1 %icmp_ln69, i4 %add_ln67_1, i4 %n_load

]]></Node>
<StgValue><ssdm name="select_ln67_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="4">
<![CDATA[
for.inc45.i126:9 %empty = trunc i4 %select_ln67_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
for.inc45.i126:10 %p_shl4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty, i4 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="7">
<![CDATA[
for.inc45.i126:11 %p_shl17_cast = zext i7 %p_shl4

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc45.i126:12 %p_shl7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty, i2 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="5">
<![CDATA[
for.inc45.i126:13 %p_shl18_cast = zext i5 %p_shl7

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i126:14 %empty_156 = add i8 %p_shl17_cast, i8 %p_shl18_cast

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i126:29 %add_ln75 = add i8 %empty_156, i8 108

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i126:30 %zext_ln75 = zext i8 %add_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:31 %Weights_addr_28 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Weights_addr_28"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:32 %Weights_load_28 = load i14 %Weights_addr_28

]]></Node>
<StgValue><ssdm name="Weights_load_28"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:35 %OutPadConv2_load = load i10 %OutPadConv2_addr

]]></Node>
<StgValue><ssdm name="OutPadConv2_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i126:40 %add_ln75_2 = add i8 %empty_156, i8 109

]]></Node>
<StgValue><ssdm name="add_ln75_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i126:41 %zext_ln75_2 = zext i8 %add_ln75_2

]]></Node>
<StgValue><ssdm name="zext_ln75_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:42 %Weights_addr_29 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_2

]]></Node>
<StgValue><ssdm name="Weights_addr_29"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:43 %Weights_load_29 = load i14 %Weights_addr_29

]]></Node>
<StgValue><ssdm name="Weights_load_29"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:46 %OutPadConv2_load_1 = load i10 %OutPadConv2_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i126:52 %add_ln75_4 = add i8 %select_ln67, i8 2

]]></Node>
<StgValue><ssdm name="add_ln75_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i126:53 %zext_ln75_3 = zext i8 %add_ln75_4

]]></Node>
<StgValue><ssdm name="zext_ln75_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:59 %OutPadConv2_addr_2 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_3

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:60 %OutPadConv2_load_2 = load i10 %OutPadConv2_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i126:66 %add_ln75_7 = add i8 %select_ln67, i8 3

]]></Node>
<StgValue><ssdm name="add_ln75_7"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i126:67 %zext_ln75_5 = zext i8 %add_ln75_7

]]></Node>
<StgValue><ssdm name="zext_ln75_5"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:73 %OutPadConv2_addr_3 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_5

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:74 %OutPadConv2_load_3 = load i10 %OutPadConv2_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i126:317 %store_ln67 = store i4 %select_ln67_1, i4 %n

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i126:27 %zext_ln69_3 = zext i8 %select_ln67

]]></Node>
<StgValue><ssdm name="zext_ln69_3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:32 %Weights_load_28 = load i14 %Weights_addr_28

]]></Node>
<StgValue><ssdm name="Weights_load_28"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:33 %sext_ln75 = sext i16 %Weights_load_28

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:36 %sext_ln75_1 = sext i16 %OutPadConv2_load

]]></Node>
<StgValue><ssdm name="sext_ln75_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:37 %mul_ln75 = mul i24 %sext_ln75_1, i24 %sext_ln75

]]></Node>
<StgValue><ssdm name="mul_ln75"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:43 %Weights_load_29 = load i14 %Weights_addr_29

]]></Node>
<StgValue><ssdm name="Weights_load_29"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:44 %sext_ln75_2 = sext i16 %Weights_load_29

]]></Node>
<StgValue><ssdm name="sext_ln75_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:47 %sext_ln75_3 = sext i16 %OutPadConv2_load_1

]]></Node>
<StgValue><ssdm name="sext_ln75_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:48 %mul_ln75_1 = mul i24 %sext_ln75_3, i24 %sext_ln75_2

]]></Node>
<StgValue><ssdm name="mul_ln75_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:49 %tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln75, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i126:54 %add_ln75_5 = add i8 %empty_156, i8 110

]]></Node>
<StgValue><ssdm name="add_ln75_5"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i126:55 %zext_ln75_4 = zext i8 %add_ln75_5

]]></Node>
<StgValue><ssdm name="zext_ln75_4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:56 %Weights_addr_30 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_4

]]></Node>
<StgValue><ssdm name="Weights_addr_30"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:57 %Weights_load_30 = load i14 %Weights_addr_30

]]></Node>
<StgValue><ssdm name="Weights_load_30"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:60 %OutPadConv2_load_2 = load i10 %OutPadConv2_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i126:68 %add_ln75_8 = add i8 %empty_156, i8 111

]]></Node>
<StgValue><ssdm name="add_ln75_8"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i126:69 %zext_ln75_6 = zext i8 %add_ln75_8

]]></Node>
<StgValue><ssdm name="zext_ln75_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:70 %Weights_addr_31 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_6

]]></Node>
<StgValue><ssdm name="Weights_addr_31"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:71 %Weights_load_31 = load i14 %Weights_addr_31

]]></Node>
<StgValue><ssdm name="Weights_load_31"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:74 %OutPadConv2_load_3 = load i10 %OutPadConv2_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_3"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i126:80 %add_ln75_10 = add i8 %select_ln67, i8 4

]]></Node>
<StgValue><ssdm name="add_ln75_10"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i126:81 %zext_ln75_7 = zext i8 %add_ln75_10

]]></Node>
<StgValue><ssdm name="zext_ln75_7"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:87 %OutPadConv2_addr_4 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_7

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_4"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:88 %OutPadConv2_load_4 = load i10 %OutPadConv2_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:94 %add_ln75_13 = add i9 %zext_ln69_3, i9 164

]]></Node>
<StgValue><ssdm name="add_ln75_13"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:95 %zext_ln75_9 = zext i9 %add_ln75_13

]]></Node>
<StgValue><ssdm name="zext_ln75_9"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:101 %OutPadConv2_addr_5 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_9

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_5"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:102 %OutPadConv2_load_5 = load i10 %OutPadConv2_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="107" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:48 %mul_ln75_1 = mul i24 %sext_ln75_3, i24 %sext_ln75_2

]]></Node>
<StgValue><ssdm name="mul_ln75_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:57 %Weights_load_30 = load i14 %Weights_addr_30

]]></Node>
<StgValue><ssdm name="Weights_load_30"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:58 %sext_ln75_4 = sext i16 %Weights_load_30

]]></Node>
<StgValue><ssdm name="sext_ln75_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:61 %sext_ln75_5 = sext i16 %OutPadConv2_load_2

]]></Node>
<StgValue><ssdm name="sext_ln75_5"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:62 %mul_ln75_2 = mul i24 %sext_ln75_5, i24 %sext_ln75_4

]]></Node>
<StgValue><ssdm name="mul_ln75_2"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:71 %Weights_load_31 = load i14 %Weights_addr_31

]]></Node>
<StgValue><ssdm name="Weights_load_31"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i126:82 %add_ln75_11 = add i8 %empty_156, i8 112

]]></Node>
<StgValue><ssdm name="add_ln75_11"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i126:83 %zext_ln75_8 = zext i8 %add_ln75_11

]]></Node>
<StgValue><ssdm name="zext_ln75_8"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:84 %Weights_addr_32 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_8

]]></Node>
<StgValue><ssdm name="Weights_addr_32"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:85 %Weights_load_32 = load i14 %Weights_addr_32

]]></Node>
<StgValue><ssdm name="Weights_load_32"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:88 %OutPadConv2_load_4 = load i10 %OutPadConv2_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_4"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i126:96 %add_ln75_14 = add i8 %empty_156, i8 113

]]></Node>
<StgValue><ssdm name="add_ln75_14"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i126:97 %zext_ln75_10 = zext i8 %add_ln75_14

]]></Node>
<StgValue><ssdm name="zext_ln75_10"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:98 %Weights_addr_33 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_10

]]></Node>
<StgValue><ssdm name="Weights_addr_33"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:99 %Weights_load_33 = load i14 %Weights_addr_33

]]></Node>
<StgValue><ssdm name="Weights_load_33"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:102 %OutPadConv2_load_5 = load i10 %OutPadConv2_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_5"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:108 %add_ln75_16 = add i9 %zext_ln69_3, i9 165

]]></Node>
<StgValue><ssdm name="add_ln75_16"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:109 %zext_ln75_11 = zext i9 %add_ln75_16

]]></Node>
<StgValue><ssdm name="zext_ln75_11"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:115 %OutPadConv2_addr_6 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_11

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_6"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:116 %OutPadConv2_load_6 = load i10 %OutPadConv2_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_6"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:122 %add_ln75_19 = add i9 %zext_ln69_3, i9 166

]]></Node>
<StgValue><ssdm name="add_ln75_19"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:123 %zext_ln75_13 = zext i9 %add_ln75_19

]]></Node>
<StgValue><ssdm name="zext_ln75_13"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:129 %OutPadConv2_addr_7 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_13

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_7"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:130 %OutPadConv2_load_7 = load i10 %OutPadConv2_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="131" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:48 %mul_ln75_1 = mul i24 %sext_ln75_3, i24 %sext_ln75_2

]]></Node>
<StgValue><ssdm name="mul_ln75_1"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:50 %shl_ln2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_45, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:51 %add_ln75_3 = add i24 %shl_ln2, i24 %mul_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln75_3"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:62 %mul_ln75_2 = mul i24 %sext_ln75_5, i24 %sext_ln75_4

]]></Node>
<StgValue><ssdm name="mul_ln75_2"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:72 %sext_ln75_6 = sext i16 %Weights_load_31

]]></Node>
<StgValue><ssdm name="sext_ln75_6"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:75 %sext_ln75_7 = sext i16 %OutPadConv2_load_3

]]></Node>
<StgValue><ssdm name="sext_ln75_7"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:76 %mul_ln75_3 = mul i24 %sext_ln75_7, i24 %sext_ln75_6

]]></Node>
<StgValue><ssdm name="mul_ln75_3"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:85 %Weights_load_32 = load i14 %Weights_addr_32

]]></Node>
<StgValue><ssdm name="Weights_load_32"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:99 %Weights_load_33 = load i14 %Weights_addr_33

]]></Node>
<StgValue><ssdm name="Weights_load_33"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i126:110 %add_ln75_17 = add i8 %empty_156, i8 114

]]></Node>
<StgValue><ssdm name="add_ln75_17"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i126:111 %zext_ln75_12 = zext i8 %add_ln75_17

]]></Node>
<StgValue><ssdm name="zext_ln75_12"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:112 %Weights_addr_34 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_12

]]></Node>
<StgValue><ssdm name="Weights_addr_34"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:113 %Weights_load_34 = load i14 %Weights_addr_34

]]></Node>
<StgValue><ssdm name="Weights_load_34"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:116 %OutPadConv2_load_6 = load i10 %OutPadConv2_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_6"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i126:124 %add_ln75_20 = add i8 %empty_156, i8 115

]]></Node>
<StgValue><ssdm name="add_ln75_20"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i126:125 %zext_ln75_14 = zext i8 %add_ln75_20

]]></Node>
<StgValue><ssdm name="zext_ln75_14"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:126 %Weights_addr_35 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_14

]]></Node>
<StgValue><ssdm name="Weights_addr_35"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:127 %Weights_load_35 = load i14 %Weights_addr_35

]]></Node>
<StgValue><ssdm name="Weights_load_35"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:130 %OutPadConv2_load_7 = load i10 %OutPadConv2_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_7"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:136 %add_ln75_22 = add i9 %zext_ln69_3, i9 167

]]></Node>
<StgValue><ssdm name="add_ln75_22"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:137 %zext_ln75_15 = zext i9 %add_ln75_22

]]></Node>
<StgValue><ssdm name="zext_ln75_15"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:143 %OutPadConv2_addr_8 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_15

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_8"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:144 %OutPadConv2_load_8 = load i10 %OutPadConv2_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_8"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:150 %add_ln75_25 = add i9 %zext_ln69_3, i9 168

]]></Node>
<StgValue><ssdm name="add_ln75_25"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:151 %zext_ln75_17 = zext i9 %add_ln75_25

]]></Node>
<StgValue><ssdm name="zext_ln75_17"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:157 %OutPadConv2_addr_9 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_17

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_9"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:158 %OutPadConv2_load_9 = load i10 %OutPadConv2_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i126:15 %p_cast86 = zext i8 %empty_156

]]></Node>
<StgValue><ssdm name="p_cast86"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:51 %add_ln75_3 = add i24 %shl_ln2, i24 %mul_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln75_3"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:62 %mul_ln75_2 = mul i24 %sext_ln75_5, i24 %sext_ln75_4

]]></Node>
<StgValue><ssdm name="mul_ln75_2"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:63 %tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:64 %shl_ln75_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_46, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_1"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:65 %add_ln75_6 = add i24 %shl_ln75_1, i24 %mul_ln75_2

]]></Node>
<StgValue><ssdm name="add_ln75_6"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:76 %mul_ln75_3 = mul i24 %sext_ln75_7, i24 %sext_ln75_6

]]></Node>
<StgValue><ssdm name="mul_ln75_3"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:86 %sext_ln75_8 = sext i16 %Weights_load_32

]]></Node>
<StgValue><ssdm name="sext_ln75_8"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:89 %sext_ln75_9 = sext i16 %OutPadConv2_load_4

]]></Node>
<StgValue><ssdm name="sext_ln75_9"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:90 %mul_ln75_4 = mul i24 %sext_ln75_9, i24 %sext_ln75_8

]]></Node>
<StgValue><ssdm name="mul_ln75_4"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:113 %Weights_load_34 = load i14 %Weights_addr_34

]]></Node>
<StgValue><ssdm name="Weights_load_34"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:127 %Weights_load_35 = load i14 %Weights_addr_35

]]></Node>
<StgValue><ssdm name="Weights_load_35"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:138 %add_ln75_23 = add i9 %p_cast86, i9 116

]]></Node>
<StgValue><ssdm name="add_ln75_23"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:139 %zext_ln75_16 = zext i9 %add_ln75_23

]]></Node>
<StgValue><ssdm name="zext_ln75_16"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:140 %Weights_addr_36 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_16

]]></Node>
<StgValue><ssdm name="Weights_addr_36"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:141 %Weights_load_36 = load i14 %Weights_addr_36

]]></Node>
<StgValue><ssdm name="Weights_load_36"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:144 %OutPadConv2_load_8 = load i10 %OutPadConv2_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_8"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:152 %add_ln75_26 = add i9 %p_cast86, i9 117

]]></Node>
<StgValue><ssdm name="add_ln75_26"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:153 %zext_ln75_18 = zext i9 %add_ln75_26

]]></Node>
<StgValue><ssdm name="zext_ln75_18"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:154 %Weights_addr_37 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_18

]]></Node>
<StgValue><ssdm name="Weights_addr_37"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:155 %Weights_load_37 = load i14 %Weights_addr_37

]]></Node>
<StgValue><ssdm name="Weights_load_37"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:158 %OutPadConv2_load_9 = load i10 %OutPadConv2_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_9"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:164 %add_ln75_28 = add i9 %zext_ln69_3, i9 328

]]></Node>
<StgValue><ssdm name="add_ln75_28"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:165 %zext_ln75_19 = zext i9 %add_ln75_28

]]></Node>
<StgValue><ssdm name="zext_ln75_19"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:171 %OutPadConv2_addr_10 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_19

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_10"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:172 %OutPadConv2_load_10 = load i10 %OutPadConv2_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_10"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:178 %add_ln75_31 = add i9 %zext_ln69_3, i9 329

]]></Node>
<StgValue><ssdm name="add_ln75_31"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:179 %zext_ln75_21 = zext i9 %add_ln75_31

]]></Node>
<StgValue><ssdm name="zext_ln75_21"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:185 %OutPadConv2_addr_11 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_21

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_11"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:186 %OutPadConv2_load_11 = load i10 %OutPadConv2_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="188" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:65 %add_ln75_6 = add i24 %shl_ln75_1, i24 %mul_ln75_2

]]></Node>
<StgValue><ssdm name="add_ln75_6"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:76 %mul_ln75_3 = mul i24 %sext_ln75_7, i24 %sext_ln75_6

]]></Node>
<StgValue><ssdm name="mul_ln75_3"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:77 %tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:78 %shl_ln75_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_47, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_2"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:79 %add_ln75_9 = add i24 %shl_ln75_2, i24 %mul_ln75_3

]]></Node>
<StgValue><ssdm name="add_ln75_9"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:90 %mul_ln75_4 = mul i24 %sext_ln75_9, i24 %sext_ln75_8

]]></Node>
<StgValue><ssdm name="mul_ln75_4"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:100 %sext_ln75_10 = sext i16 %Weights_load_33

]]></Node>
<StgValue><ssdm name="sext_ln75_10"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:103 %sext_ln75_11 = sext i16 %OutPadConv2_load_5

]]></Node>
<StgValue><ssdm name="sext_ln75_11"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:104 %mul_ln75_5 = mul i24 %sext_ln75_11, i24 %sext_ln75_10

]]></Node>
<StgValue><ssdm name="mul_ln75_5"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:141 %Weights_load_36 = load i14 %Weights_addr_36

]]></Node>
<StgValue><ssdm name="Weights_load_36"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:155 %Weights_load_37 = load i14 %Weights_addr_37

]]></Node>
<StgValue><ssdm name="Weights_load_37"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:166 %add_ln75_29 = add i9 %p_cast86, i9 118

]]></Node>
<StgValue><ssdm name="add_ln75_29"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:167 %zext_ln75_20 = zext i9 %add_ln75_29

]]></Node>
<StgValue><ssdm name="zext_ln75_20"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:168 %Weights_addr_38 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_20

]]></Node>
<StgValue><ssdm name="Weights_addr_38"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:169 %Weights_load_38 = load i14 %Weights_addr_38

]]></Node>
<StgValue><ssdm name="Weights_load_38"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:172 %OutPadConv2_load_10 = load i10 %OutPadConv2_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_10"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:180 %add_ln75_32 = add i9 %p_cast86, i9 119

]]></Node>
<StgValue><ssdm name="add_ln75_32"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:181 %zext_ln75_22 = zext i9 %add_ln75_32

]]></Node>
<StgValue><ssdm name="zext_ln75_22"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:182 %Weights_addr_39 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_22

]]></Node>
<StgValue><ssdm name="Weights_addr_39"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:183 %Weights_load_39 = load i14 %Weights_addr_39

]]></Node>
<StgValue><ssdm name="Weights_load_39"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:186 %OutPadConv2_load_11 = load i10 %OutPadConv2_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_11"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:192 %add_ln75_34 = add i9 %zext_ln69_3, i9 330

]]></Node>
<StgValue><ssdm name="add_ln75_34"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:193 %zext_ln75_23 = zext i9 %add_ln75_34

]]></Node>
<StgValue><ssdm name="zext_ln75_23"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:199 %OutPadConv2_addr_12 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_23

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_12"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:200 %OutPadConv2_load_12 = load i10 %OutPadConv2_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_12"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:206 %add_ln75_37 = add i9 %zext_ln69_3, i9 331

]]></Node>
<StgValue><ssdm name="add_ln75_37"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:207 %zext_ln75_25 = zext i9 %add_ln75_37

]]></Node>
<StgValue><ssdm name="zext_ln75_25"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:213 %OutPadConv2_addr_13 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_25

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_13"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:214 %OutPadConv2_load_13 = load i10 %OutPadConv2_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc45.i126:21 %p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %empty, i7 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="10">
<![CDATA[
for.inc45.i126:22 %p_shl15_cast = zext i10 %p_shl8

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
for.inc45.i126:23 %p_shl10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %empty, i5 0

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i126:24 %zext_ln69 = zext i8 %p_shl10

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="8">
<![CDATA[
for.inc45.i126:26 %zext_ln69_2 = zext i8 %select_ln67

]]></Node>
<StgValue><ssdm name="zext_ln69_2"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:79 %add_ln75_9 = add i24 %shl_ln75_2, i24 %mul_ln75_3

]]></Node>
<StgValue><ssdm name="add_ln75_9"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:90 %mul_ln75_4 = mul i24 %sext_ln75_9, i24 %sext_ln75_8

]]></Node>
<StgValue><ssdm name="mul_ln75_4"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:91 %tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:92 %shl_ln75_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_48, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_3"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:93 %add_ln75_12 = add i24 %shl_ln75_3, i24 %mul_ln75_4

]]></Node>
<StgValue><ssdm name="add_ln75_12"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:104 %mul_ln75_5 = mul i24 %sext_ln75_11, i24 %sext_ln75_10

]]></Node>
<StgValue><ssdm name="mul_ln75_5"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:114 %sext_ln75_12 = sext i16 %Weights_load_34

]]></Node>
<StgValue><ssdm name="sext_ln75_12"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:117 %sext_ln75_13 = sext i16 %OutPadConv2_load_6

]]></Node>
<StgValue><ssdm name="sext_ln75_13"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:118 %mul_ln75_6 = mul i24 %sext_ln75_13, i24 %sext_ln75_12

]]></Node>
<StgValue><ssdm name="mul_ln75_6"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:169 %Weights_load_38 = load i14 %Weights_addr_38

]]></Node>
<StgValue><ssdm name="Weights_load_38"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:183 %Weights_load_39 = load i14 %Weights_addr_39

]]></Node>
<StgValue><ssdm name="Weights_load_39"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:194 %add_ln75_35 = add i9 %p_cast86, i9 120

]]></Node>
<StgValue><ssdm name="add_ln75_35"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:195 %zext_ln75_24 = zext i9 %add_ln75_35

]]></Node>
<StgValue><ssdm name="zext_ln75_24"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:196 %Weights_addr_40 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_24

]]></Node>
<StgValue><ssdm name="Weights_addr_40"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:197 %Weights_load_40 = load i14 %Weights_addr_40

]]></Node>
<StgValue><ssdm name="Weights_load_40"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:200 %OutPadConv2_load_12 = load i10 %OutPadConv2_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_12"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:208 %add_ln75_38 = add i9 %p_cast86, i9 121

]]></Node>
<StgValue><ssdm name="add_ln75_38"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:209 %zext_ln75_26 = zext i9 %add_ln75_38

]]></Node>
<StgValue><ssdm name="zext_ln75_26"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:210 %Weights_addr_41 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_26

]]></Node>
<StgValue><ssdm name="Weights_addr_41"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:211 %Weights_load_41 = load i14 %Weights_addr_41

]]></Node>
<StgValue><ssdm name="Weights_load_41"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:214 %OutPadConv2_load_13 = load i10 %OutPadConv2_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_13"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:220 %add_ln75_40 = add i9 %zext_ln69_3, i9 332

]]></Node>
<StgValue><ssdm name="add_ln75_40"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:221 %zext_ln75_27 = zext i9 %add_ln75_40

]]></Node>
<StgValue><ssdm name="zext_ln75_27"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:227 %OutPadConv2_addr_14 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_27

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_14"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:228 %OutPadConv2_load_14 = load i10 %OutPadConv2_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_14"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i126:234 %add_ln75_43 = add i10 %zext_ln69_2, i10 492

]]></Node>
<StgValue><ssdm name="add_ln75_43"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i126:235 %zext_ln75_29 = zext i10 %add_ln75_43

]]></Node>
<StgValue><ssdm name="zext_ln75_29"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:241 %OutPadConv2_addr_15 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_29

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_15"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:242 %OutPadConv2_load_15 = load i10 %OutPadConv2_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_15"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:308 %add_ln77_3 = add i9 %zext_ln69, i9 %zext_ln69_3

]]></Node>
<StgValue><ssdm name="add_ln77_3"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="9">
<![CDATA[
for.inc45.i126:309 %zext_ln77 = zext i9 %add_ln77_3

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i126:310 %add_ln77_1 = add i11 %zext_ln77, i11 %p_shl15_cast

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="254" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:93 %add_ln75_12 = add i24 %shl_ln75_3, i24 %mul_ln75_4

]]></Node>
<StgValue><ssdm name="add_ln75_12"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:104 %mul_ln75_5 = mul i24 %sext_ln75_11, i24 %sext_ln75_10

]]></Node>
<StgValue><ssdm name="mul_ln75_5"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:105 %tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:106 %shl_ln75_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_49, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_4"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:107 %add_ln75_15 = add i24 %shl_ln75_4, i24 %mul_ln75_5

]]></Node>
<StgValue><ssdm name="add_ln75_15"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:118 %mul_ln75_6 = mul i24 %sext_ln75_13, i24 %sext_ln75_12

]]></Node>
<StgValue><ssdm name="mul_ln75_6"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:128 %sext_ln75_14 = sext i16 %Weights_load_35

]]></Node>
<StgValue><ssdm name="sext_ln75_14"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:131 %sext_ln75_15 = sext i16 %OutPadConv2_load_7

]]></Node>
<StgValue><ssdm name="sext_ln75_15"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:132 %mul_ln75_7 = mul i24 %sext_ln75_15, i24 %sext_ln75_14

]]></Node>
<StgValue><ssdm name="mul_ln75_7"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:197 %Weights_load_40 = load i14 %Weights_addr_40

]]></Node>
<StgValue><ssdm name="Weights_load_40"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:211 %Weights_load_41 = load i14 %Weights_addr_41

]]></Node>
<StgValue><ssdm name="Weights_load_41"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:222 %add_ln75_41 = add i9 %p_cast86, i9 122

]]></Node>
<StgValue><ssdm name="add_ln75_41"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:223 %zext_ln75_28 = zext i9 %add_ln75_41

]]></Node>
<StgValue><ssdm name="zext_ln75_28"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:224 %Weights_addr_42 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_28

]]></Node>
<StgValue><ssdm name="Weights_addr_42"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:225 %Weights_load_42 = load i14 %Weights_addr_42

]]></Node>
<StgValue><ssdm name="Weights_load_42"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:228 %OutPadConv2_load_14 = load i10 %OutPadConv2_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_14"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:236 %add_ln75_44 = add i9 %p_cast86, i9 123

]]></Node>
<StgValue><ssdm name="add_ln75_44"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:237 %zext_ln75_30 = zext i9 %add_ln75_44

]]></Node>
<StgValue><ssdm name="zext_ln75_30"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:238 %Weights_addr_43 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_30

]]></Node>
<StgValue><ssdm name="Weights_addr_43"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:239 %Weights_load_43 = load i14 %Weights_addr_43

]]></Node>
<StgValue><ssdm name="Weights_load_43"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:242 %OutPadConv2_load_15 = load i10 %OutPadConv2_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_15"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i126:248 %add_ln75_46 = add i10 %zext_ln69_2, i10 493

]]></Node>
<StgValue><ssdm name="add_ln75_46"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i126:249 %zext_ln75_31 = zext i10 %add_ln75_46

]]></Node>
<StgValue><ssdm name="zext_ln75_31"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:255 %OutPadConv2_addr_16 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_31

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_16"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:256 %OutPadConv2_load_16 = load i10 %OutPadConv2_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_16"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i126:262 %add_ln75_49 = add i10 %zext_ln69_2, i10 494

]]></Node>
<StgValue><ssdm name="add_ln75_49"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i126:263 %zext_ln75_33 = zext i10 %add_ln75_49

]]></Node>
<StgValue><ssdm name="zext_ln75_33"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:269 %OutPadConv2_addr_17 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_33

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_17"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:270 %OutPadConv2_load_17 = load i10 %OutPadConv2_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="283" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:107 %add_ln75_15 = add i24 %shl_ln75_4, i24 %mul_ln75_5

]]></Node>
<StgValue><ssdm name="add_ln75_15"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:118 %mul_ln75_6 = mul i24 %sext_ln75_13, i24 %sext_ln75_12

]]></Node>
<StgValue><ssdm name="mul_ln75_6"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:119 %tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:120 %shl_ln75_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_50, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_5"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:121 %add_ln75_18 = add i24 %shl_ln75_5, i24 %mul_ln75_6

]]></Node>
<StgValue><ssdm name="add_ln75_18"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:132 %mul_ln75_7 = mul i24 %sext_ln75_15, i24 %sext_ln75_14

]]></Node>
<StgValue><ssdm name="mul_ln75_7"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:142 %sext_ln75_16 = sext i16 %Weights_load_36

]]></Node>
<StgValue><ssdm name="sext_ln75_16"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:145 %sext_ln75_17 = sext i16 %OutPadConv2_load_8

]]></Node>
<StgValue><ssdm name="sext_ln75_17"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:146 %mul_ln75_8 = mul i24 %sext_ln75_17, i24 %sext_ln75_16

]]></Node>
<StgValue><ssdm name="mul_ln75_8"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:225 %Weights_load_42 = load i14 %Weights_addr_42

]]></Node>
<StgValue><ssdm name="Weights_load_42"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:239 %Weights_load_43 = load i14 %Weights_addr_43

]]></Node>
<StgValue><ssdm name="Weights_load_43"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:250 %add_ln75_47 = add i9 %p_cast86, i9 124

]]></Node>
<StgValue><ssdm name="add_ln75_47"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:251 %zext_ln75_32 = zext i9 %add_ln75_47

]]></Node>
<StgValue><ssdm name="zext_ln75_32"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:252 %Weights_addr_44 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_32

]]></Node>
<StgValue><ssdm name="Weights_addr_44"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:253 %Weights_load_44 = load i14 %Weights_addr_44

]]></Node>
<StgValue><ssdm name="Weights_load_44"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:256 %OutPadConv2_load_16 = load i10 %OutPadConv2_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_16"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:264 %add_ln75_50 = add i9 %p_cast86, i9 125

]]></Node>
<StgValue><ssdm name="add_ln75_50"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:265 %zext_ln75_34 = zext i9 %add_ln75_50

]]></Node>
<StgValue><ssdm name="zext_ln75_34"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:266 %Weights_addr_45 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_34

]]></Node>
<StgValue><ssdm name="Weights_addr_45"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:267 %Weights_load_45 = load i14 %Weights_addr_45

]]></Node>
<StgValue><ssdm name="Weights_load_45"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:270 %OutPadConv2_load_17 = load i10 %OutPadConv2_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_17"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i126:276 %add_ln75_52 = add i10 %zext_ln69_2, i10 495

]]></Node>
<StgValue><ssdm name="add_ln75_52"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i126:277 %zext_ln75_35 = zext i10 %add_ln75_52

]]></Node>
<StgValue><ssdm name="zext_ln75_35"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:283 %OutPadConv2_addr_18 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_35

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_18"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:284 %OutPadConv2_load_18 = load i10 %OutPadConv2_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_18"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i126:290 %add_ln75_55 = add i10 %zext_ln69_2, i10 496

]]></Node>
<StgValue><ssdm name="add_ln75_55"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i126:291 %zext_ln75_37 = zext i10 %add_ln75_55

]]></Node>
<StgValue><ssdm name="zext_ln75_37"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:297 %OutPadConv2_addr_19 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_37

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_19"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:298 %OutPadConv2_load_19 = load i10 %OutPadConv2_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="312" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:121 %add_ln75_18 = add i24 %shl_ln75_5, i24 %mul_ln75_6

]]></Node>
<StgValue><ssdm name="add_ln75_18"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:132 %mul_ln75_7 = mul i24 %sext_ln75_15, i24 %sext_ln75_14

]]></Node>
<StgValue><ssdm name="mul_ln75_7"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:133 %tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:134 %shl_ln75_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_51, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_6"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:135 %add_ln75_21 = add i24 %shl_ln75_6, i24 %mul_ln75_7

]]></Node>
<StgValue><ssdm name="add_ln75_21"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:146 %mul_ln75_8 = mul i24 %sext_ln75_17, i24 %sext_ln75_16

]]></Node>
<StgValue><ssdm name="mul_ln75_8"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:156 %sext_ln75_18 = sext i16 %Weights_load_37

]]></Node>
<StgValue><ssdm name="sext_ln75_18"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:159 %sext_ln75_19 = sext i16 %OutPadConv2_load_9

]]></Node>
<StgValue><ssdm name="sext_ln75_19"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:160 %mul_ln75_9 = mul i24 %sext_ln75_19, i24 %sext_ln75_18

]]></Node>
<StgValue><ssdm name="mul_ln75_9"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:253 %Weights_load_44 = load i14 %Weights_addr_44

]]></Node>
<StgValue><ssdm name="Weights_load_44"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:267 %Weights_load_45 = load i14 %Weights_addr_45

]]></Node>
<StgValue><ssdm name="Weights_load_45"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:278 %add_ln75_53 = add i9 %p_cast86, i9 126

]]></Node>
<StgValue><ssdm name="add_ln75_53"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:279 %zext_ln75_36 = zext i9 %add_ln75_53

]]></Node>
<StgValue><ssdm name="zext_ln75_36"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:280 %Weights_addr_46 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_36

]]></Node>
<StgValue><ssdm name="Weights_addr_46"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:281 %Weights_load_46 = load i14 %Weights_addr_46

]]></Node>
<StgValue><ssdm name="Weights_load_46"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:284 %OutPadConv2_load_18 = load i10 %OutPadConv2_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_18"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:292 %add_ln75_56 = add i9 %p_cast86, i9 127

]]></Node>
<StgValue><ssdm name="add_ln75_56"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:293 %zext_ln75_38 = zext i9 %add_ln75_56

]]></Node>
<StgValue><ssdm name="zext_ln75_38"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:294 %Weights_addr_47 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_38

]]></Node>
<StgValue><ssdm name="Weights_addr_47"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:295 %Weights_load_47 = load i14 %Weights_addr_47

]]></Node>
<StgValue><ssdm name="Weights_load_47"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i126:298 %OutPadConv2_load_19 = load i10 %OutPadConv2_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="4">
<![CDATA[
for.inc45.i126:8 %zext_ln67 = zext i4 %select_ln67_1

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i126:16 %arrayidx17_sum = add i9 %zext_ln67, i9 268

]]></Node>
<StgValue><ssdm name="arrayidx17_sum"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i126:17 %arrayidx17_sum_cast = zext i9 %arrayidx17_sum

]]></Node>
<StgValue><ssdm name="arrayidx17_sum_cast"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:18 %Weights_addr_27 = getelementptr i16 %Weights, i64 0, i64 %arrayidx17_sum_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_27"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:19 %Weights_load_27 = load i14 %Weights_addr_27

]]></Node>
<StgValue><ssdm name="Weights_load_27"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:135 %add_ln75_21 = add i24 %shl_ln75_6, i24 %mul_ln75_7

]]></Node>
<StgValue><ssdm name="add_ln75_21"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:146 %mul_ln75_8 = mul i24 %sext_ln75_17, i24 %sext_ln75_16

]]></Node>
<StgValue><ssdm name="mul_ln75_8"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:147 %tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_21, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:148 %shl_ln75_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_52, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_7"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:149 %add_ln75_24 = add i24 %shl_ln75_7, i24 %mul_ln75_8

]]></Node>
<StgValue><ssdm name="add_ln75_24"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:160 %mul_ln75_9 = mul i24 %sext_ln75_19, i24 %sext_ln75_18

]]></Node>
<StgValue><ssdm name="mul_ln75_9"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:170 %sext_ln75_20 = sext i16 %Weights_load_38

]]></Node>
<StgValue><ssdm name="sext_ln75_20"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:173 %sext_ln75_21 = sext i16 %OutPadConv2_load_10

]]></Node>
<StgValue><ssdm name="sext_ln75_21"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:174 %mul_ln75_10 = mul i24 %sext_ln75_21, i24 %sext_ln75_20

]]></Node>
<StgValue><ssdm name="mul_ln75_10"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:281 %Weights_load_46 = load i14 %Weights_addr_46

]]></Node>
<StgValue><ssdm name="Weights_load_46"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:295 %Weights_load_47 = load i14 %Weights_addr_47

]]></Node>
<StgValue><ssdm name="Weights_load_47"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="349" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i126:19 %Weights_load_27 = load i14 %Weights_addr_27

]]></Node>
<StgValue><ssdm name="Weights_load_27"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:149 %add_ln75_24 = add i24 %shl_ln75_7, i24 %mul_ln75_8

]]></Node>
<StgValue><ssdm name="add_ln75_24"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:160 %mul_ln75_9 = mul i24 %sext_ln75_19, i24 %sext_ln75_18

]]></Node>
<StgValue><ssdm name="mul_ln75_9"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:161 %tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_24, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:162 %shl_ln75_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_53, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_8"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:163 %add_ln75_27 = add i24 %shl_ln75_8, i24 %mul_ln75_9

]]></Node>
<StgValue><ssdm name="add_ln75_27"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:174 %mul_ln75_10 = mul i24 %sext_ln75_21, i24 %sext_ln75_20

]]></Node>
<StgValue><ssdm name="mul_ln75_10"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:184 %sext_ln75_22 = sext i16 %Weights_load_39

]]></Node>
<StgValue><ssdm name="sext_ln75_22"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:187 %sext_ln75_23 = sext i16 %OutPadConv2_load_11

]]></Node>
<StgValue><ssdm name="sext_ln75_23"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:188 %mul_ln75_11 = mul i24 %sext_ln75_23, i24 %sext_ln75_22

]]></Node>
<StgValue><ssdm name="mul_ln75_11"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0">
<![CDATA[
for.body4.i132.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="359" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:163 %add_ln75_27 = add i24 %shl_ln75_8, i24 %mul_ln75_9

]]></Node>
<StgValue><ssdm name="add_ln75_27"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:174 %mul_ln75_10 = mul i24 %sext_ln75_21, i24 %sext_ln75_20

]]></Node>
<StgValue><ssdm name="mul_ln75_10"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:175 %tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_27, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:176 %shl_ln75_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_54, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_9"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:177 %add_ln75_30 = add i24 %shl_ln75_9, i24 %mul_ln75_10

]]></Node>
<StgValue><ssdm name="add_ln75_30"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:188 %mul_ln75_11 = mul i24 %sext_ln75_23, i24 %sext_ln75_22

]]></Node>
<StgValue><ssdm name="mul_ln75_11"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:198 %sext_ln75_24 = sext i16 %Weights_load_40

]]></Node>
<StgValue><ssdm name="sext_ln75_24"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:201 %sext_ln75_25 = sext i16 %OutPadConv2_load_12

]]></Node>
<StgValue><ssdm name="sext_ln75_25"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:202 %mul_ln75_12 = mul i24 %sext_ln75_25, i24 %sext_ln75_24

]]></Node>
<StgValue><ssdm name="mul_ln75_12"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="368" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:177 %add_ln75_30 = add i24 %shl_ln75_9, i24 %mul_ln75_10

]]></Node>
<StgValue><ssdm name="add_ln75_30"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:188 %mul_ln75_11 = mul i24 %sext_ln75_23, i24 %sext_ln75_22

]]></Node>
<StgValue><ssdm name="mul_ln75_11"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:189 %tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_30, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:190 %shl_ln75_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_55, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_s"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:191 %add_ln75_33 = add i24 %shl_ln75_s, i24 %mul_ln75_11

]]></Node>
<StgValue><ssdm name="add_ln75_33"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:202 %mul_ln75_12 = mul i24 %sext_ln75_25, i24 %sext_ln75_24

]]></Node>
<StgValue><ssdm name="mul_ln75_12"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:212 %sext_ln75_26 = sext i16 %Weights_load_41

]]></Node>
<StgValue><ssdm name="sext_ln75_26"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:215 %sext_ln75_27 = sext i16 %OutPadConv2_load_13

]]></Node>
<StgValue><ssdm name="sext_ln75_27"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:216 %mul_ln75_13 = mul i24 %sext_ln75_27, i24 %sext_ln75_26

]]></Node>
<StgValue><ssdm name="mul_ln75_13"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="377" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:191 %add_ln75_33 = add i24 %shl_ln75_s, i24 %mul_ln75_11

]]></Node>
<StgValue><ssdm name="add_ln75_33"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:202 %mul_ln75_12 = mul i24 %sext_ln75_25, i24 %sext_ln75_24

]]></Node>
<StgValue><ssdm name="mul_ln75_12"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:203 %tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_33, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:204 %shl_ln75_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_56, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_10"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:205 %add_ln75_36 = add i24 %shl_ln75_10, i24 %mul_ln75_12

]]></Node>
<StgValue><ssdm name="add_ln75_36"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:216 %mul_ln75_13 = mul i24 %sext_ln75_27, i24 %sext_ln75_26

]]></Node>
<StgValue><ssdm name="mul_ln75_13"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:226 %sext_ln75_28 = sext i16 %Weights_load_42

]]></Node>
<StgValue><ssdm name="sext_ln75_28"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:229 %sext_ln75_29 = sext i16 %OutPadConv2_load_14

]]></Node>
<StgValue><ssdm name="sext_ln75_29"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:230 %mul_ln75_14 = mul i24 %sext_ln75_29, i24 %sext_ln75_28

]]></Node>
<StgValue><ssdm name="mul_ln75_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="386" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:205 %add_ln75_36 = add i24 %shl_ln75_10, i24 %mul_ln75_12

]]></Node>
<StgValue><ssdm name="add_ln75_36"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:216 %mul_ln75_13 = mul i24 %sext_ln75_27, i24 %sext_ln75_26

]]></Node>
<StgValue><ssdm name="mul_ln75_13"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:217 %tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_36, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:218 %shl_ln75_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_57, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_11"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:219 %add_ln75_39 = add i24 %shl_ln75_11, i24 %mul_ln75_13

]]></Node>
<StgValue><ssdm name="add_ln75_39"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:230 %mul_ln75_14 = mul i24 %sext_ln75_29, i24 %sext_ln75_28

]]></Node>
<StgValue><ssdm name="mul_ln75_14"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:240 %sext_ln75_30 = sext i16 %Weights_load_43

]]></Node>
<StgValue><ssdm name="sext_ln75_30"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:243 %sext_ln75_31 = sext i16 %OutPadConv2_load_15

]]></Node>
<StgValue><ssdm name="sext_ln75_31"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:244 %mul_ln75_15 = mul i24 %sext_ln75_31, i24 %sext_ln75_30

]]></Node>
<StgValue><ssdm name="mul_ln75_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="395" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:219 %add_ln75_39 = add i24 %shl_ln75_11, i24 %mul_ln75_13

]]></Node>
<StgValue><ssdm name="add_ln75_39"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:230 %mul_ln75_14 = mul i24 %sext_ln75_29, i24 %sext_ln75_28

]]></Node>
<StgValue><ssdm name="mul_ln75_14"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:231 %tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_39, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:232 %shl_ln75_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_58, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_12"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:233 %add_ln75_42 = add i24 %shl_ln75_12, i24 %mul_ln75_14

]]></Node>
<StgValue><ssdm name="add_ln75_42"/></StgValue>
</operation>

<operation id="400" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:244 %mul_ln75_15 = mul i24 %sext_ln75_31, i24 %sext_ln75_30

]]></Node>
<StgValue><ssdm name="mul_ln75_15"/></StgValue>
</operation>

<operation id="401" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:254 %sext_ln75_32 = sext i16 %Weights_load_44

]]></Node>
<StgValue><ssdm name="sext_ln75_32"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:257 %sext_ln75_33 = sext i16 %OutPadConv2_load_16

]]></Node>
<StgValue><ssdm name="sext_ln75_33"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:258 %mul_ln75_16 = mul i24 %sext_ln75_33, i24 %sext_ln75_32

]]></Node>
<StgValue><ssdm name="mul_ln75_16"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="404" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:233 %add_ln75_42 = add i24 %shl_ln75_12, i24 %mul_ln75_14

]]></Node>
<StgValue><ssdm name="add_ln75_42"/></StgValue>
</operation>

<operation id="405" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:244 %mul_ln75_15 = mul i24 %sext_ln75_31, i24 %sext_ln75_30

]]></Node>
<StgValue><ssdm name="mul_ln75_15"/></StgValue>
</operation>

<operation id="406" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:245 %tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_42, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="407" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:246 %shl_ln75_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_59, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_13"/></StgValue>
</operation>

<operation id="408" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:247 %add_ln75_45 = add i24 %shl_ln75_13, i24 %mul_ln75_15

]]></Node>
<StgValue><ssdm name="add_ln75_45"/></StgValue>
</operation>

<operation id="409" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:258 %mul_ln75_16 = mul i24 %sext_ln75_33, i24 %sext_ln75_32

]]></Node>
<StgValue><ssdm name="mul_ln75_16"/></StgValue>
</operation>

<operation id="410" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:268 %sext_ln75_34 = sext i16 %Weights_load_45

]]></Node>
<StgValue><ssdm name="sext_ln75_34"/></StgValue>
</operation>

<operation id="411" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:271 %sext_ln75_35 = sext i16 %OutPadConv2_load_17

]]></Node>
<StgValue><ssdm name="sext_ln75_35"/></StgValue>
</operation>

<operation id="412" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:272 %mul_ln75_17 = mul i24 %sext_ln75_35, i24 %sext_ln75_34

]]></Node>
<StgValue><ssdm name="mul_ln75_17"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="413" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:247 %add_ln75_45 = add i24 %shl_ln75_13, i24 %mul_ln75_15

]]></Node>
<StgValue><ssdm name="add_ln75_45"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:258 %mul_ln75_16 = mul i24 %sext_ln75_33, i24 %sext_ln75_32

]]></Node>
<StgValue><ssdm name="mul_ln75_16"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:259 %tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_45, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:260 %shl_ln75_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_60, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_14"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:261 %add_ln75_48 = add i24 %shl_ln75_14, i24 %mul_ln75_16

]]></Node>
<StgValue><ssdm name="add_ln75_48"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:272 %mul_ln75_17 = mul i24 %sext_ln75_35, i24 %sext_ln75_34

]]></Node>
<StgValue><ssdm name="mul_ln75_17"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:282 %sext_ln75_36 = sext i16 %Weights_load_46

]]></Node>
<StgValue><ssdm name="sext_ln75_36"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:285 %sext_ln75_37 = sext i16 %OutPadConv2_load_18

]]></Node>
<StgValue><ssdm name="sext_ln75_37"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:286 %mul_ln75_18 = mul i24 %sext_ln75_37, i24 %sext_ln75_36

]]></Node>
<StgValue><ssdm name="mul_ln75_18"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="422" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:261 %add_ln75_48 = add i24 %shl_ln75_14, i24 %mul_ln75_16

]]></Node>
<StgValue><ssdm name="add_ln75_48"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:272 %mul_ln75_17 = mul i24 %sext_ln75_35, i24 %sext_ln75_34

]]></Node>
<StgValue><ssdm name="mul_ln75_17"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:273 %tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_48, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="425" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:274 %shl_ln75_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_61, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_15"/></StgValue>
</operation>

<operation id="426" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:275 %add_ln75_51 = add i24 %shl_ln75_15, i24 %mul_ln75_17

]]></Node>
<StgValue><ssdm name="add_ln75_51"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:286 %mul_ln75_18 = mul i24 %sext_ln75_37, i24 %sext_ln75_36

]]></Node>
<StgValue><ssdm name="mul_ln75_18"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:296 %sext_ln75_38 = sext i16 %Weights_load_47

]]></Node>
<StgValue><ssdm name="sext_ln75_38"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i126:299 %sext_ln75_39 = sext i16 %OutPadConv2_load_19

]]></Node>
<StgValue><ssdm name="sext_ln75_39"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:300 %mul_ln75_19 = mul i24 %sext_ln75_39, i24 %sext_ln75_38

]]></Node>
<StgValue><ssdm name="mul_ln75_19"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="431" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:275 %add_ln75_51 = add i24 %shl_ln75_15, i24 %mul_ln75_17

]]></Node>
<StgValue><ssdm name="add_ln75_51"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:286 %mul_ln75_18 = mul i24 %sext_ln75_37, i24 %sext_ln75_36

]]></Node>
<StgValue><ssdm name="mul_ln75_18"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:287 %tmp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_51, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="434" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:288 %shl_ln75_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_62, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_16"/></StgValue>
</operation>

<operation id="435" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:289 %add_ln75_54 = add i24 %shl_ln75_16, i24 %mul_ln75_18

]]></Node>
<StgValue><ssdm name="add_ln75_54"/></StgValue>
</operation>

<operation id="436" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:300 %mul_ln75_19 = mul i24 %sext_ln75_39, i24 %sext_ln75_38

]]></Node>
<StgValue><ssdm name="mul_ln75_19"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="437" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:289 %add_ln75_54 = add i24 %shl_ln75_16, i24 %mul_ln75_18

]]></Node>
<StgValue><ssdm name="add_ln75_54"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:300 %mul_ln75_19 = mul i24 %sext_ln75_39, i24 %sext_ln75_38

]]></Node>
<StgValue><ssdm name="mul_ln75_19"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:301 %tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_54, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i126:302 %shl_ln75_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_63, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln75_17"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:303 %add_ln75_57 = add i24 %shl_ln75_17, i24 %mul_ln75_19

]]></Node>
<StgValue><ssdm name="add_ln75_57"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="442" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45.i126:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_67_1_loop_for_ap_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45.i126:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="16">
<![CDATA[
for.inc45.i126:20 %conv_i_i13_i93_i81 = sext i16 %Weights_load_27

]]></Node>
<StgValue><ssdm name="conv_i_i13_i93_i81"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc45.i126:28 %specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln69"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i126:303 %add_ln75_57 = add i24 %shl_ln75_17, i24 %mul_ln75_19

]]></Node>
<StgValue><ssdm name="add_ln75_57"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i126:304 %s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_57, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="17" op_0_bw="16">
<![CDATA[
for.inc45.i126:305 %sext_ln77 = sext i16 %s

]]></Node>
<StgValue><ssdm name="sext_ln77"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i126:306 %add_ln77 = add i17 %sext_ln77, i17 %conv_i_i13_i93_i81

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.inc45.i126:307 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln77, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i126:311 %zext_ln77_1 = zext i11 %add_ln77_1

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i126:312 %OutConv2_addr = getelementptr i16 %OutConv2, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="OutConv2_addr"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc45.i126:313 %add_ln77_2 = add i16 %Weights_load_27, i16 %s

]]></Node>
<StgValue><ssdm name="add_ln77_2"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc45.i126:314 %select_ln77 = select i1 %tmp, i16 0, i16 %add_ln77_2

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc45.i126:315 %store_ln77 = store i16 %select_ln77, i11 %OutConv2_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
for.inc45.i126:319 %br_ln69 = br void %for.body4.i84

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
