// Seed: 1502117087
module module_0;
  wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output wor id_2,
    output tri1 id_3,
    inout wire id_4
);
  assign id_1 = id_4;
  module_0();
  wire id_6;
endmodule
module module_2 (
    input tri0 id_0,
    output uwire id_1,
    output wor id_2,
    input wand id_3,
    output wor id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output uwire id_8
);
  assign id_4 = 1'd0;
  module_0();
endmodule
