###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sat Mar  5 13:52:05 2022
#  Design:            filter_top
#  Command:           timeDesign -prePlace -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix prePlace -outDir ../Reports/1_Encounter/0_prePlace
###############################################################
Path 1: MET Setup Check with Pin u_out_mux/flop_reg[9]/C 
Endpoint:   u_out_mux/flop_reg[9]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.291
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.709
- Arrival Time                 30.087
= Slack Time                   16.622
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   41.622 | 
     | u_out_mux/g1324/C       |   v   | reset           | NO3_5VX1  | 0.002 |  25.002 |   41.624 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 3.697 |  28.700 |   45.321 | 
     | u_out_mux/g1155/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.000 |  28.700 |   45.321 | 
     | u_out_mux/g1155/Q       |   v   | u_out_mux/n_158 | AN22_5VX1 | 0.810 |  29.509 |   46.131 | 
     | u_out_mux/g1154/C       |   v   | u_out_mux/n_158 | NA22_5VX1 | 0.000 |  29.509 |   46.131 | 
     | u_out_mux/g1154/Q       |   ^   | u_out_mux/n_159 | NA22_5VX1 | 0.578 |  30.087 |   46.709 | 
     | u_out_mux/flop_reg[9]/D |   ^   | u_out_mux/n_159 | DFRQ_5VX4 | 0.000 |  30.087 |   46.709 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                         |       |       |           |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk   |           |       |   0.000 |  -16.622 | 
     | u_out_mux/flop_reg[9]/C |   ^   | clk   | DFRQ_5VX4 | 0.000 |   0.000 |  -16.622 | 
     +----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_out_mux/flop_reg[8]/C 
Endpoint:   u_out_mux/flop_reg[8]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.291
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.709
- Arrival Time                 30.087
= Slack Time                   16.622
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   41.622 | 
     | u_out_mux/g1324/C       |   v   | reset           | NO3_5VX1  | 0.002 |  25.002 |   41.624 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 3.697 |  28.700 |   45.321 | 
     | u_out_mux/g1164/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.000 |  28.700 |   45.321 | 
     | u_out_mux/g1164/Q       |   v   | u_out_mux/n_147 | AN22_5VX1 | 0.810 |  29.509 |   46.131 | 
     | u_out_mux/g1160/C       |   v   | u_out_mux/n_147 | NA22_5VX1 | 0.000 |  29.509 |   46.131 | 
     | u_out_mux/g1160/Q       |   ^   | u_out_mux/n_154 | NA22_5VX1 | 0.578 |  30.087 |   46.709 | 
     | u_out_mux/flop_reg[8]/D |   ^   | u_out_mux/n_154 | DFRQ_5VX4 | 0.000 |  30.087 |   46.709 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                         |       |       |           |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk   |           |       |   0.000 |  -16.622 | 
     | u_out_mux/flop_reg[8]/C |   ^   | clk   | DFRQ_5VX4 | 0.000 |   0.000 |  -16.622 | 
     +----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_out_mux/flop_reg[7]/C 
Endpoint:   u_out_mux/flop_reg[7]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.291
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.709
- Arrival Time                 30.087
= Slack Time                   16.622
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   41.622 | 
     | u_out_mux/g1324/C       |   v   | reset           | NO3_5VX1  | 0.002 |  25.002 |   41.624 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 3.697 |  28.700 |   45.321 | 
     | u_out_mux/g1170/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.000 |  28.700 |   45.321 | 
     | u_out_mux/g1170/Q       |   v   | u_out_mux/n_139 | AN22_5VX1 | 0.810 |  29.509 |   46.131 | 
     | u_out_mux/g1166/C       |   v   | u_out_mux/n_139 | NA22_5VX1 | 0.000 |  29.509 |   46.131 | 
     | u_out_mux/g1166/Q       |   ^   | u_out_mux/n_146 | NA22_5VX1 | 0.578 |  30.087 |   46.709 | 
     | u_out_mux/flop_reg[7]/D |   ^   | u_out_mux/n_146 | DFRQ_5VX4 | 0.000 |  30.087 |   46.709 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                         |       |       |           |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk   |           |       |   0.000 |  -16.622 | 
     | u_out_mux/flop_reg[7]/C |   ^   | clk   | DFRQ_5VX4 | 0.000 |   0.000 |  -16.622 | 
     +----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_out_mux/flop_reg[6]/C 
Endpoint:   u_out_mux/flop_reg[6]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.291
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.709
- Arrival Time                 30.087
= Slack Time                   16.622
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   41.622 | 
     | u_out_mux/g1324/C       |   v   | reset           | NO3_5VX1  | 0.002 |  25.002 |   41.624 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 3.697 |  28.700 |   45.321 | 
     | u_out_mux/g1176/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.000 |  28.700 |   45.321 | 
     | u_out_mux/g1176/Q       |   v   | u_out_mux/n_131 | AN22_5VX1 | 0.810 |  29.509 |   46.131 | 
     | u_out_mux/g1172/C       |   v   | u_out_mux/n_131 | NA22_5VX1 | 0.000 |  29.509 |   46.131 | 
     | u_out_mux/g1172/Q       |   ^   | u_out_mux/n_138 | NA22_5VX1 | 0.578 |  30.087 |   46.709 | 
     | u_out_mux/flop_reg[6]/D |   ^   | u_out_mux/n_138 | DFRQ_5VX4 | 0.000 |  30.087 |   46.709 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                         |       |       |           |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk   |           |       |   0.000 |  -16.622 | 
     | u_out_mux/flop_reg[6]/C |   ^   | clk   | DFRQ_5VX4 | 0.000 |   0.000 |  -16.622 | 
     +----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_out_mux/flop_reg[5]/C 
Endpoint:   u_out_mux/flop_reg[5]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.291
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.709
- Arrival Time                 30.087
= Slack Time                   16.622
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   41.622 | 
     | u_out_mux/g1324/C       |   v   | reset           | NO3_5VX1  | 0.002 |  25.002 |   41.624 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 3.697 |  28.700 |   45.321 | 
     | u_out_mux/g1182/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.000 |  28.700 |   45.321 | 
     | u_out_mux/g1182/Q       |   v   | u_out_mux/n_123 | AN22_5VX1 | 0.810 |  29.509 |   46.131 | 
     | u_out_mux/g1178/C       |   v   | u_out_mux/n_123 | NA22_5VX1 | 0.000 |  29.509 |   46.131 | 
     | u_out_mux/g1178/Q       |   ^   | u_out_mux/n_130 | NA22_5VX1 | 0.578 |  30.087 |   46.709 | 
     | u_out_mux/flop_reg[5]/D |   ^   | u_out_mux/n_130 | DFRQ_5VX4 | 0.000 |  30.087 |   46.709 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                         |       |       |           |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk   |           |       |   0.000 |  -16.622 | 
     | u_out_mux/flop_reg[5]/C |   ^   | clk   | DFRQ_5VX4 | 0.000 |   0.000 |  -16.622 | 
     +----------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_out_mux/flop_reg[4]/C 
Endpoint:   u_out_mux/flop_reg[4]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.291
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.709
- Arrival Time                 30.087
= Slack Time                   16.622
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   41.622 | 
     | u_out_mux/g1324/C       |   v   | reset           | NO3_5VX1  | 0.002 |  25.002 |   41.624 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 3.697 |  28.700 |   45.321 | 
     | u_out_mux/g1188/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.000 |  28.700 |   45.321 | 
     | u_out_mux/g1188/Q       |   v   | u_out_mux/n_115 | AN22_5VX1 | 0.810 |  29.509 |   46.131 | 
     | u_out_mux/g1184/C       |   v   | u_out_mux/n_115 | NA22_5VX1 | 0.000 |  29.509 |   46.131 | 
     | u_out_mux/g1184/Q       |   ^   | u_out_mux/n_122 | NA22_5VX1 | 0.578 |  30.087 |   46.709 | 
     | u_out_mux/flop_reg[4]/D |   ^   | u_out_mux/n_122 | DFRQ_5VX4 | 0.000 |  30.087 |   46.709 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                         |       |       |           |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk   |           |       |   0.000 |  -16.622 | 
     | u_out_mux/flop_reg[4]/C |   ^   | clk   | DFRQ_5VX4 | 0.000 |   0.000 |  -16.622 | 
     +----------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_out_mux/flop_reg[3]/C 
Endpoint:   u_out_mux/flop_reg[3]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.291
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.709
- Arrival Time                 30.087
= Slack Time                   16.622
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   41.622 | 
     | u_out_mux/g1324/C       |   v   | reset           | NO3_5VX1  | 0.002 |  25.002 |   41.624 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 3.697 |  28.700 |   45.321 | 
     | u_out_mux/g1194/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.000 |  28.700 |   45.321 | 
     | u_out_mux/g1194/Q       |   v   | u_out_mux/n_107 | AN22_5VX1 | 0.810 |  29.509 |   46.131 | 
     | u_out_mux/g1190/C       |   v   | u_out_mux/n_107 | NA22_5VX1 | 0.000 |  29.509 |   46.131 | 
     | u_out_mux/g1190/Q       |   ^   | u_out_mux/n_114 | NA22_5VX1 | 0.578 |  30.087 |   46.709 | 
     | u_out_mux/flop_reg[3]/D |   ^   | u_out_mux/n_114 | DFRQ_5VX4 | 0.000 |  30.087 |   46.709 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                         |       |       |           |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk   |           |       |   0.000 |  -16.622 | 
     | u_out_mux/flop_reg[3]/C |   ^   | clk   | DFRQ_5VX4 | 0.000 |   0.000 |  -16.622 | 
     +----------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_out_mux/flop_reg[2]/C 
Endpoint:   u_out_mux/flop_reg[2]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.291
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.709
- Arrival Time                 30.087
= Slack Time                   16.622
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   41.622 | 
     | u_out_mux/g1324/C       |   v   | reset           | NO3_5VX1  | 0.002 |  25.002 |   41.624 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 3.697 |  28.700 |   45.321 | 
     | u_out_mux/g1200/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.000 |  28.700 |   45.321 | 
     | u_out_mux/g1200/Q       |   v   | u_out_mux/n_99  | AN22_5VX1 | 0.810 |  29.509 |   46.131 | 
     | u_out_mux/g1196/C       |   v   | u_out_mux/n_99  | NA22_5VX1 | 0.000 |  29.509 |   46.131 | 
     | u_out_mux/g1196/Q       |   ^   | u_out_mux/n_106 | NA22_5VX1 | 0.578 |  30.087 |   46.709 | 
     | u_out_mux/flop_reg[2]/D |   ^   | u_out_mux/n_106 | DFRQ_5VX4 | 0.000 |  30.087 |   46.709 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                         |       |       |           |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk   |           |       |   0.000 |  -16.622 | 
     | u_out_mux/flop_reg[2]/C |   ^   | clk   | DFRQ_5VX4 | 0.000 |   0.000 |  -16.622 | 
     +----------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_out_mux/flop_reg[1]/C 
Endpoint:   u_out_mux/flop_reg[1]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.291
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.709
- Arrival Time                 30.087
= Slack Time                   16.622
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                |           |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset          |           |       |  25.000 |   41.622 | 
     | u_out_mux/g1324/C       |   v   | reset          | NO3_5VX1  | 0.002 |  25.002 |   41.624 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40 | NO3_5VX1  | 3.697 |  28.700 |   45.321 | 
     | u_out_mux/g1206/A       |   ^   | u_out_mux/n_40 | AN22_5VX1 | 0.000 |  28.700 |   45.321 | 
     | u_out_mux/g1206/Q       |   v   | u_out_mux/n_91 | AN22_5VX1 | 0.810 |  29.509 |   46.131 | 
     | u_out_mux/g1202/C       |   v   | u_out_mux/n_91 | NA22_5VX1 | 0.000 |  29.509 |   46.131 | 
     | u_out_mux/g1202/Q       |   ^   | u_out_mux/n_98 | NA22_5VX1 | 0.578 |  30.087 |   46.709 | 
     | u_out_mux/flop_reg[1]/D |   ^   | u_out_mux/n_98 | DFRQ_5VX4 | 0.000 |  30.087 |   46.709 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                         |       |       |           |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk   |           |       |   0.000 |  -16.622 | 
     | u_out_mux/flop_reg[1]/C |   ^   | clk   | DFRQ_5VX4 | 0.000 |   0.000 |  -16.622 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_out_mux/flop_reg[10]/C 
Endpoint:   u_out_mux/flop_reg[10]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.291
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.709
- Arrival Time                 30.087
= Slack Time                   16.622
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                 |           |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset           |           |       |  25.000 |   41.622 | 
     | u_out_mux/g1324/C        |   v   | reset           | NO3_5VX1  | 0.002 |  25.002 |   41.624 | 
     | u_out_mux/g1324/Q        |   ^   | u_out_mux/n_40  | NO3_5VX1  | 3.697 |  28.700 |   45.321 | 
     | u_out_mux/g1153/A        |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.000 |  28.700 |   45.321 | 
     | u_out_mux/g1153/Q        |   v   | u_out_mux/n_160 | AN22_5VX1 | 0.810 |  29.509 |   46.131 | 
     | u_out_mux/g1151/C        |   v   | u_out_mux/n_160 | NA22_5VX1 | 0.000 |  29.509 |   46.131 | 
     | u_out_mux/g1151/Q        |   ^   | u_out_mux/n_161 | NA22_5VX1 | 0.578 |  30.087 |   46.709 | 
     | u_out_mux/flop_reg[10]/D |   ^   | u_out_mux/n_161 | DFRQ_5VX4 | 0.000 |  30.087 |   46.709 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                          |       |       |           |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |           |       |   0.000 |  -16.622 | 
     | u_out_mux/flop_reg[10]/C |   ^   | clk   | DFRQ_5VX4 | 0.000 |   0.000 |  -16.622 | 
     +-----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_out_mux/flop_reg[0]/C 
Endpoint:   u_out_mux/flop_reg[0]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.291
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.709
- Arrival Time                 30.087
= Slack Time                   16.622
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                |           |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset          |           |       |  25.000 |   41.622 | 
     | u_out_mux/g1324/C       |   v   | reset          | NO3_5VX1  | 0.002 |  25.002 |   41.624 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40 | NO3_5VX1  | 3.697 |  28.700 |   45.321 | 
     | u_out_mux/g1212/A       |   ^   | u_out_mux/n_40 | AN22_5VX1 | 0.000 |  28.700 |   45.321 | 
     | u_out_mux/g1212/Q       |   v   | u_out_mux/n_83 | AN22_5VX1 | 0.810 |  29.509 |   46.131 | 
     | u_out_mux/g1208/C       |   v   | u_out_mux/n_83 | NA22_5VX1 | 0.000 |  29.509 |   46.131 | 
     | u_out_mux/g1208/Q       |   ^   | u_out_mux/n_90 | NA22_5VX1 | 0.578 |  30.087 |   46.709 | 
     | u_out_mux/flop_reg[0]/D |   ^   | u_out_mux/n_90 | DFRQ_5VX4 | 0.000 |  30.087 |   46.709 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                         |       |       |           |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk   |           |       |   0.000 |  -16.622 | 
     | u_out_mux/flop_reg[0]/C |   ^   | clk   | DFRQ_5VX4 | 0.000 |   0.000 |  -16.622 | 
     +----------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_out_mux/cnt_reg[1]/C 
Endpoint:   u_out_mux/cnt_reg[1]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                  (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.778
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.222
- Arrival Time                 28.906
= Slack Time                   17.317
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                 |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset           |            |       |  25.000 |   42.317 | 
     | u_out_mux/g1362/B      |   v   | reset           | NO2I1_5VX1 | 0.002 |  25.002 |   42.319 | 
     | u_out_mux/g1362/Q      |   ^   | u_out_mux/n_273 | NO2I1_5VX1 | 2.782 |  27.785 |   45.101 | 
     | u_out_mux/g278/B       |   ^   | u_out_mux/n_273 | NO2_5VX1   | 0.000 |  27.785 |   45.101 | 
     | u_out_mux/g278/Q       |   v   | u_out_mux/n_0   | NO2_5VX1   | 0.312 |  28.096 |   45.413 | 
     | u_out_mux/g275/AN      |   v   | u_out_mux/n_0   | NA2I1_5VX1 | 0.000 |  28.096 |   45.413 | 
     | u_out_mux/g275/Q       |   v   | u_out_mux/n_3   | NA2I1_5VX1 | 0.810 |  28.906 |   46.222 | 
     | u_out_mux/cnt_reg[1]/D |   v   | u_out_mux/n_3   | DFRQ_5VX1  | 0.000 |  28.906 |   46.222 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                        |       |       |           |       |  Time   |   Time   | 
     |------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                    |   ^   | clk   |           |       |   0.000 |  -17.317 | 
     | u_out_mux/cnt_reg[1]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -17.317 | 
     +---------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_out_mux/cnt_reg[0]/C 
Endpoint:   u_out_mux/cnt_reg[0]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                  (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.666
- Arrival Time                 28.663
= Slack Time                   18.004
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                 |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset           |            |       |  25.000 |   43.004 | 
     | u_out_mux/g1362/B      |   v   | reset           | NO2I1_5VX1 | 0.002 |  25.002 |   43.006 | 
     | u_out_mux/g1362/Q      |   ^   | u_out_mux/n_273 | NO2I1_5VX1 | 2.782 |  27.785 |   45.788 | 
     | u_out_mux/g278/B       |   ^   | u_out_mux/n_273 | NO2_5VX1   | 0.000 |  27.785 |   45.788 | 
     | u_out_mux/g278/Q       |   v   | u_out_mux/n_0   | NO2_5VX1   | 0.312 |  28.096 |   46.100 | 
     | u_out_mux/g276/B       |   v   | u_out_mux/n_0   | NO2I1_5VX1 | 0.000 |  28.096 |   46.100 | 
     | u_out_mux/g276/Q       |   ^   | u_out_mux/n_2   | NO2I1_5VX1 | 0.567 |  28.663 |   46.666 | 
     | u_out_mux/cnt_reg[0]/D |   ^   | u_out_mux/n_2   | DFRQ_5VX1  | 0.000 |  28.663 |   46.666 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                        |       |       |           |       |  Time   |   Time   | 
     |------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                    |   ^   | clk   |           |       |   0.000 |  -18.004 | 
     | u_out_mux/cnt_reg[0]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.004 | 
     +---------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   out[0]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[0]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                22.000
- Arrival Time                  3.606
= Slack Time                   18.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[0]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[0]/Q |   ^   | out[0] | DFRQ_5VX4  | 3.606 |   3.606 |   22.000 | 
     | out[0]                  |   ^   | out[0] | filter_top | 0.000 |   3.606 |   22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   out[1]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[1]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                22.000
- Arrival Time                  3.606
= Slack Time                   18.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[1]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[1]/Q |   ^   | out[1] | DFRQ_5VX4  | 3.606 |   3.606 |   22.000 | 
     | out[1]                  |   ^   | out[1] | filter_top | 0.000 |   3.606 |   22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   out[2]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[2]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                22.000
- Arrival Time                  3.606
= Slack Time                   18.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[2]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[2]/Q |   ^   | out[2] | DFRQ_5VX4  | 3.606 |   3.606 |   22.000 | 
     | out[2]                  |   ^   | out[2] | filter_top | 0.000 |   3.606 |   22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   out[3]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[3]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                22.000
- Arrival Time                  3.606
= Slack Time                   18.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[3]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[3]/Q |   ^   | out[3] | DFRQ_5VX4  | 3.606 |   3.606 |   22.000 | 
     | out[3]                  |   ^   | out[3] | filter_top | 0.000 |   3.606 |   22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   out[4]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[4]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                22.000
- Arrival Time                  3.606
= Slack Time                   18.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[4]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[4]/Q |   ^   | out[4] | DFRQ_5VX4  | 3.606 |   3.606 |   22.000 | 
     | out[4]                  |   ^   | out[4] | filter_top | 0.000 |   3.606 |   22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   out[5]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[5]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                22.000
- Arrival Time                  3.606
= Slack Time                   18.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[5]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[5]/Q |   ^   | out[5] | DFRQ_5VX4  | 3.606 |   3.606 |   22.000 | 
     | out[5]                  |   ^   | out[5] | filter_top | 0.000 |   3.606 |   22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   out[6]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[6]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                22.000
- Arrival Time                  3.606
= Slack Time                   18.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[6]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[6]/Q |   ^   | out[6] | DFRQ_5VX4  | 3.606 |   3.606 |   22.000 | 
     | out[6]                  |   ^   | out[6] | filter_top | 0.000 |   3.606 |   22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   out[7]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[7]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                22.000
- Arrival Time                  3.606
= Slack Time                   18.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[7]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[7]/Q |   ^   | out[7] | DFRQ_5VX4  | 3.606 |   3.606 |   22.000 | 
     | out[7]                  |   ^   | out[7] | filter_top | 0.000 |   3.606 |   22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   out[8]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[8]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                22.000
- Arrival Time                  3.606
= Slack Time                   18.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[8]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[8]/Q |   ^   | out[8] | DFRQ_5VX4  | 3.606 |   3.606 |   22.000 | 
     | out[8]                  |   ^   | out[8] | filter_top | 0.000 |   3.606 |   22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   out[9]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[9]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                22.000
- Arrival Time                  3.606
= Slack Time                   18.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[9]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[9]/Q |   ^   | out[9] | DFRQ_5VX4  | 3.606 |   3.606 |   22.000 | 
     | out[9]                  |   ^   | out[9] | filter_top | 0.000 |   3.606 |   22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   out[10]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[10]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                22.000
- Arrival Time                  3.606
= Slack Time                   18.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |                          |       |         |            |       |  Time   |   Time   | 
     |--------------------------+-------+---------+------------+-------+---------+----------| 
     | clk                      |   ^   | clk     |            |       |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[10]/C |   ^   | clk     | DFRQ_5VX4  | 0.000 |   0.000 |   18.394 | 
     | u_out_mux/flop_reg[10]/Q |   ^   | out[10] | DFRQ_5VX4  | 3.606 |   3.606 |   22.000 | 
     | out[10]                  |   ^   | out[10] | filter_top | 0.000 |   3.606 |   22.000 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][4]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1088/A               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1088/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_40 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][4]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_40 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][4]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1085/A               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1085/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_43 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_43 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1083/A               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1083/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_45 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_45 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][1]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1081/A               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1081/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_47 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][1]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_47 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][1]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                         (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                             |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                         |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1141/A                |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1141/Q                |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1127/A                |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1127/Q                |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1098/A                |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1098/Q                |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_30 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_30 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                               |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][0]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1093/A               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1093/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_35 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][0]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_35 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][0]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][9]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][9]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1087/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1087/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_41 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][9]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_41 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][9]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][8]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][8]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1086/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1086/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_42 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][8]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_42 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][8]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1084/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1084/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_44 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_44 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][6]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][6]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1082/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1082/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_46 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][6]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_46 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][6]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][5]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][5]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1080/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1080/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_48 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][5]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_48 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][5]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][4]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][4]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1101/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1101/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_27 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][4]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_27 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][4]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][3]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][3]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1100/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1100/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_28 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][3]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_28 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][3]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1099/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1099/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_29 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_29 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][1]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][1]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1097/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1097/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_31 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][1]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_31 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][1]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][10]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][10]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                         (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                             |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                         |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A                |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q                |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A                |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q                |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1096/A                |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1096/Q                |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_32 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][10]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_32 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                               |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][10]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][0]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1095/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1095/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_33 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][0]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_33 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][0]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][9]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][9]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1094/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1094/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_34 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][9]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_34 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][9]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1092/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1092/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_36 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_36 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][7]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1091/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1091/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_37 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][7]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_37 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][7]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1090/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1090/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_38 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_38 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][5]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1089/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1089/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_39 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][5]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_39 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][5]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1088/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1088/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_40 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_40 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1085/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1085/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_43 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_43 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1083/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1083/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_45 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_45 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (^) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.780
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                46.220
- Arrival Time                 27.726
= Slack Time                   18.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   ^   | reset                       |           |       |  25.000 |   43.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/A               |   ^   | reset                       | IN_5VX1   | 0.002 |  25.003 |   43.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1141/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | IN_5VX1   | 0.252 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_0  | AND2_5VX2 | 0.000 |  25.255 |   43.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1127/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AND2_5VX2 | 1.158 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1081/A               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_14 | AO22_5VX1 | 0.000 |  26.413 |   44.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1081/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_47 | AO22_5VX1 | 1.313 |  27.726 |   46.220 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_47 | DFRQ_5VX1 | 0.000 |  27.726 |   46.220 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk   |           |       |   0.000 |  -18.494 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |  -18.494 | 
     +-------------------------------------------------------------------------------------------------------+ 

