
LIBRARY ieee; 
USE ieee.std_logic_1164.all; 
USE ieee.std_logic_signed.all; 

ENTITY proc IS 
    PORT ( DIN : IN STD_LOGIC_VECTOR(15 DOWNTO 0); 
           Resetn, Clock, Run : IN STD_LOGIC; 
           Done : BUFFER STD_LOGIC; 
           BusWires : BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0)); 
END proc; 

ARCHITECTURE Behavior OF proc IS 
signal RO, R1, R2, R3, R4, R5, R6, R7:std_logic_vector(15 downto 0);
signal A, G, Sum:std_logic_vector (15 downto 0);
signal IR:std_logic_vector (8 downto 0);
signal Counter:std_logic_vector (1 downto 0);
signal Tstep_Q,T,I,ALUOp:std_logic_vector (2 downto 0);
signal Clear, High, IRin:std_logic;
signal DINout,Ain,Aout,Gin,Gout:std_logic;
signal Rin,Rout,Xreg,Yreg:std_logic_vector (0 to 7);
signal Sel:std_logic_vector(0 to 9);


BEGIN 
  High <= '1'; 
  Clear <= Reset or Done or(not Run and not T(1) and not T(0));
  Tstep: upcount PORT MAP (Clear, Clock, Tstep_Q);
  T<=Tstep_Q;
  I <= IR(1 TO 3);
  decX: dec3to8 PORT MAP (IR(4 TO 6), High, Xreg);
  decY: dec3to8 PORT MAP (IR(7 TO 9), High, Yreg);



	-- Instruction Table
	--  000: mv			Rx,Ry
	--  001: mvi		Rx,#D
	--  010: and        Rx,Ry	
	--  011: or         Rx,Ry	
	--  100: add		Rx,Ry				: Rx <- [Rx] + [Ry]
	--  101: sub		Rx,Ry				: Rx <- [Rx] - [Ry]
	--  110: xor        Rx,Ry	
	--  111: not        Rx,Ry
	-- 	OPCODE format: III XXX YYY, where 
	-- 	III = instruction, XXX = Rx, and YYY = Ry. For mvi,
	-- 	a second word of data is loaded from DIN

  controlsignals: PROCESS (Tstep_Q, I, Xreg, Yreg) 

  BEGIN 
	
    CASE Tstep_Q IS 
	DINout<="0";Done<="0";Ain<="0";Gin<="0";Gout<="0";ALUOp<="000";
	Rin<="00000000";Rout<="00000000";
      WHEN "00" =>  --store DIN in IR as long as Tstep_Q = 0 
        IRin <= '1'; 
      WHEN "01" =>  --define signals in time step T1 
        CASE I IS 
			when "000" => --load
				DINout<="1";Rin<=Xreg;Done<="1";
			when "001" => --move
				Rout<=Yreg;Rin<=Xreg;Done<"1";
			when others => --add,sub,xor,not,and,or
				Rout<=Xreg;Ain<="1";

        END CASE; 
      WHEN "10" =>  --define signals in time step T2 
        CASE I IS 
			when "010" => --and
				Rout<=Yreg;ALUOp<="010";Gin<="1";
			when "011" => --or	
				Rout<=Yreg;ALUOp<="011";Gin<="1";
			when "100" => --add
				Rout<=Yreg;ALUOp<="100";Gin<="1";
			when "101" => --sub
				Rout<=Yreg;ALUOp<="101";Gin<="1";
			when "110" => --xor
				Rout<=Yreg;ALUOp<="110";Gin<="1";
			when "111" => --not
				Rout<-Yreg;ALUOp<="111";Gin<="1";
			when others => --load,move
				null;
        END CASE; 
      WHEN "11" =>  --define signals in time step T3 
        CASE I IS 
			when "000" => --load
				null;
			when "001" => --move
				null;
			when others => --add,sub,and,or,xor,not
				Gout<="1";Rin<=X;Done<="1";
        END CASE; 
    END CASE; 
  END PROCESS; 

  reg_0: regn PORT MAP (BusWires, Rin(0), Clock, R0); 
  reg_1: regn PORT MAP (BusWires, Rin(1), Clock, R1);
  reg_2: regn PORT MAP (BusWires, Rin(2), Clock, R2);
  reg_3: regn PORT MAP (BusWires, Rin(3), Clock, R3);
  reg_4: regn PORT MAP (BusWires, Rin(4), Clock, R4);
  reg_5: regn PORT MAP (BusWires, Rin(5), Clock, R5);
  reg_6: regn PORT MAP (BusWires, Rin(6), Clock, R6);
  reg_7: regn PORT MAP (BusWires, Rin(7), Clock, R7);
  reg_A: regn PORT MAP (BusWires, Ain, Clock, A);
  alu_proc: alu port map (ALUOp,A,BusWires,G);
  reg_G: regn PORT MAP (Sum, Gin, Clock, G);
  Sel<= Rout & Gout & DINout;
  with Sel select
	BusWires<=R0 when "1000000000",
		R1 when "0100000000",
		R2 when "0010000000",
		R3 when "0001000000",
		R4 when "0000100000",
		R5 when "0000010000",
		R6 when "0000001000",
		R7 when "0000000100",
		G when "0000000010",
		DIN when others;
END Behavior; 




LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_signed.all;


ENTITY upcount IS 

  PORT ( Clear, Clock : IN STD_LOGIC; 
  Q : OUT STD_LOGIC_VECTOR(1 DOWNTO 0)); 
END upcount; 

ARCHITECTURE Behavior OF upcount IS 
 SIGNAL Count : STD_LOGIC_VECTOR(1 DOWNTO 0); 

BEGIN 
  PROCESS (Clock) 
  BEGIN 

    IF (Clock'EVENT AND Clock = '1') THEN 

     IF Clear = '1' THEN 
       Count <= "00"; 
     ELSE 
       Count <= Count + 1; 
     END IF; 

   END IF; 
  END PROCESS; 
  Q <= Count; 

END Behavior; 


LIBRARY ieee;
USE ieee.std_logic_1164.all;


ENTITY dec3to8 IS


  PORT ( W : IN STD_LOGIC_VECTOR(2 DOWNTO 0); 
  En : IN STD_LOGIC; 
  Y : OUT STD_LOGIC_VECTOR(0 TO 7)); 
END dec3to8; 

ARCHITECTURE Behavior OF dec3to8 IS 

BEGIN 
  PROCESS (W, En) 
  BEGIN 

    IF En = '1' THEN 

      CASE W IS 
		when "000" => --R0
			Y<="10000000";
		when "001" => --R1
			Y<="01000000";
		when "010" => --R2
			Y<="00100000";
		when "011" => --R3
			Y<="00010000";
		when "100" => --R4
			Y<="00001000";
		when "101" => --R5
			Y<="00000100";
		when "110" => --R6
			Y<="00000010";
		when "111" => --R7
			Y<="00000001";
      END CASE; 
    ELSE 
      Y <= "00000000"; 
    END IF; 
   END PROCESS; 
END Behavior; 




LIBRARY ieee;
USE ieee.std_logic_1164.all;


ENTITY regn IS 
  GENERIC (n : INTEGER := 16); 
  PORT ( R : IN STD_LOGIC_VECTOR(n-1 DOWNTO 0); 

  Rin, Clock : IN STD_LOGIC; 

  Q : BUFFER STD_LOGIC_VECTOR(n-1 DOWNTO 0)); 
END regn; 

ARCHITECTURE Behavior OF regn IS 

BEGIN 
  PROCESS (Clock) 
  BEGIN 

    IF Clock'EVENT AND Clock = '1' THEN 
      IF Rin = '1' THEN 
        Q <=R; 
      END IF; 
    END IF; 
  END PROCESS; 
END Behavior; 




