# ğŸ“˜ Chapter 1 â€” Python Baseline Model  
*PID Ã— FSM Ã— LLM â€” Behavioral Golden Model*

This directory contains all documentation for **Chapter 1** of the *AITL Silicon Pathway* project.

Chapter 1 establishes the **Python baseline model**, which becomes the golden reference for all downstream hardware flows:

```
Python â†’ Verilog RTL â†’ OpenLane â†’ Magic RC Extraction â†’ SPICE
```

---

# ğŸ“‚ Documentation Contents

| File | Description |
|------|-------------|
| [index.md](index.md) | Chapter 1 entry page |
| [overview.md](overview.md) | Conceptual explanation of the AITL architecture |
| [python_model.md](python_model.md) | Technical breakdown of PID/FSM/Controller code |
| [fsm.md](fsm.md) | Canonical FSM specification (authoritative) |
| [api.md](api.md) | Public API reference of Chapter1 components |
| [getting_started.md](getting_started.md) | Setup & simulation guide |

---

# ğŸ§­ Overview

The Python model defines:

- **PID** â€” real-time continuous control  
- **FSM** â€” supervisory mode management  
- **LLM** â€” adaptive intelligence (placeholder in this chapter)  

These components form the hybrid architecture that will later be expressed in hardware.

This chapter produces:

- A reproducible PID/FSM model  
- Executable simulation scripts  
- Canonical FSM state rules  
- Golden outputs for RTL comparison  

---

# â–¶ï¸ Where to Begin

Start with:

ğŸ‘‰ **[index.md](index.md)** â€” Entry point for Chapter 1 documentation  
or  
ğŸ‘‰ **[overview.md](overview.md)** â€” Conceptual understanding of the architecture

---

# Â© AITL Silicon Pathway Project
