[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfImport/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 266
LIB: work
FILE: ${SURELOG_DIR}/tests/InterfImport/dut.sv
n<> u<265> t<Top_level_rule> c<1> l<1:1> el<35:1>
  n<> u<1> t<Null_rule> p<265> s<264> l<1:1>
  n<> u<264> t<Source_text> p<265> c<19> l<1:1> el<34:13>
    n<> u<19> t<Description> p<264> c<18> s<263> l<1:1> el<4:11>
      n<> u<18> t<Package_declaration> p<19> c<2> l<1:1> el<4:11>
        n<> u<2> t<PACKAGE> p<18> s<3> l<1:1> el<1:8>
        n<tnoc_pkg> u<3> t<STRING_CONST> p<18> s<16> l<1:9> el<1:17>
        n<> u<16> t<Package_item> p<18> c<15> s<17> l<2:4> el<2:47>
          n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<2:4> el<2:47>
            n<> u<14> t<Local_parameter_declaration> p<15> c<4> l<2:4> el<2:46>
              n<> u<4> t<Data_type_or_implicit> p<14> s<13> l<2:15> el<2:15>
              n<> u<13> t<Param_assignment_list> p<14> c<12> l<2:15> el<2:46>
                n<> u<12> t<Param_assignment> p<13> c<5> l<2:15> el<2:46>
                  n<TNOC_DEFAULT_PACKET_CONFIG> u<5> t<STRING_CONST> p<12> s<11> l<2:15> el<2:41>
                  n<> u<11> t<Constant_param_expression> p<12> c<10> l<2:45> el<2:46>
                    n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<2:45> el<2:46>
                      n<> u<9> t<Constant_expression> p<10> c<8> l<2:45> el<2:46>
                        n<> u<8> t<Constant_primary> p<9> c<7> l<2:45> el<2:46>
                          n<> u<7> t<Primary_literal> p<8> c<6> l<2:45> el<2:46>
                            n<1> u<6> t<INT_CONST> p<7> l<2:45> el<2:46>
        n<> u<17> t<ENDPACKAGE> p<18> l<4:1> el<4:11>
    n<> u<263> t<Description> p<264> c<262> l<6:1> el<34:13>
      n<> u<262> t<Interface_declaration> p<263> c<42> l<6:1> el<34:13>
        n<> u<42> t<Interface_ansi_header> p<262> c<20> s<62> l<6:1> el<10:3>
          n<> u<20> t<INTERFACE> p<42> s<22> l<6:1> el<6:10>
          n<tnoc_port_control_if> u<22> t<Interface_identifier> p<42> c<21> s<26> l<6:11> el<6:31>
            n<tnoc_port_control_if> u<21> t<STRING_CONST> p<22> l<6:11> el<6:31>
          n<> u<26> t<Package_import_declaration_list> p<42> c<25> s<41> l<7:3> el<7:23>
            n<> u<25> t<Package_import_declaration> p<26> c<24> l<7:3> el<7:23>
              n<> u<24> t<Package_import_item> p<25> c<23> l<7:11> el<7:22>
                n<tnoc_pkg> u<23> t<STRING_CONST> p<24> l<7:11> el<7:19>
          n<> u<41> t<Parameter_port_list> p<42> c<40> l<8:1> el<10:2>
            n<> u<40> t<Parameter_port_declaration> p<41> c<39> l<9:3> el<9:76>
              n<> u<39> t<Parameter_declaration> p<40> c<29> l<9:3> el<9:76>
                n<> u<29> t<Data_type_or_implicit> p<39> c<28> s<38> l<9:13> el<9:31>
                  n<tnoc_packet_config> u<28> t<Data_type> p<29> c<27> l<9:13> el<9:31>
                    n<tnoc_packet_config> u<27> t<STRING_CONST> p<28> l<9:13> el<9:31>
                n<> u<38> t<Param_assignment_list> p<39> c<37> l<9:33> el<9:76>
                  n<> u<37> t<Param_assignment> p<38> c<30> l<9:33> el<9:76>
                    n<PACKET_CONFIG> u<30> t<STRING_CONST> p<37> s<36> l<9:33> el<9:46>
                    n<> u<36> t<Constant_param_expression> p<37> c<35> l<9:50> el<9:76>
                      n<> u<35> t<Constant_mintypmax_expression> p<36> c<34> l<9:50> el<9:76>
                        n<> u<34> t<Constant_expression> p<35> c<33> l<9:50> el<9:76>
                          n<> u<33> t<Constant_primary> p<34> c<32> l<9:50> el<9:76>
                            n<> u<32> t<Primary_literal> p<33> c<31> l<9:50> el<9:76>
                              n<TNOC_DEFAULT_PACKET_CONFIG> u<31> t<STRING_CONST> p<32> l<9:50> el<9:76>
        n<> u<62> t<Non_port_interface_item> p<262> c<61> s<90> l<11:3> el<11:62>
          n<> u<61> t<Interface_or_generate_item> p<62> c<60> l<11:3> el<11:62>
            n<> u<60> t<Module_common_item> p<61> c<59> l<11:3> el<11:62>
              n<> u<59> t<Module_or_generate_item_declaration> p<60> c<58> l<11:3> el<11:62>
                n<> u<58> t<Package_or_generate_item_declaration> p<59> c<57> l<11:3> el<11:62>
                  n<> u<57> t<Local_parameter_declaration> p<58> c<45> l<11:3> el<11:61>
                    n<> u<45> t<Data_type_or_implicit> p<57> c<44> s<56> l<11:15> el<11:18>
                      n<> u<44> t<Data_type> p<45> c<43> l<11:15> el<11:18>
                        n<> u<43> t<IntegerAtomType_Int> p<44> l<11:15> el<11:18>
                    n<> u<56> t<Param_assignment_list> p<57> c<55> l<11:19> el<11:61>
                      n<> u<55> t<Param_assignment> p<56> c<46> l<11:19> el<11:61>
                        n<CHANNELS> u<46> t<STRING_CONST> p<55> s<54> l<11:19> el<11:27>
                        n<> u<54> t<Constant_param_expression> p<55> c<53> l<11:31> el<11:61>
                          n<> u<53> t<Constant_mintypmax_expression> p<54> c<52> l<11:31> el<11:61>
                            n<> u<52> t<Constant_expression> p<53> c<51> l<11:31> el<11:61>
                              n<> u<51> t<Constant_primary> p<52> c<47> l<11:31> el<11:61>
                                n<PACKET_CONFIG> u<47> t<STRING_CONST> p<51> s<50> l<11:31> el<11:44>
                                n<> u<50> t<Constant_select> p<51> c<48> l<11:44> el<11:61>
                                  n<virtual_channels> u<48> t<STRING_CONST> p<50> s<49> l<11:45> el<11:61>
                                  n<> u<49> t<Constant_bit_select> p<50> l<11:61> el<11:61>
        n<> u<90> t<Non_port_interface_item> p<262> c<89> s<118> l<13:3> el<13:33>
          n<> u<89> t<Interface_or_generate_item> p<90> c<88> l<13:3> el<13:33>
            n<> u<88> t<Module_common_item> p<89> c<87> l<13:3> el<13:33>
              n<> u<87> t<Module_or_generate_item_declaration> p<88> c<86> l<13:3> el<13:33>
                n<> u<86> t<Package_or_generate_item_declaration> p<87> c<85> l<13:3> el<13:33>
                  n<> u<85> t<Data_declaration> p<86> c<84> l<13:3> el<13:33>
                    n<> u<84> t<Variable_declaration> p<85> c<80> l<13:3> el<13:33>
                      n<> u<80> t<Data_type> p<84> c<63> s<83> l<13:3> el<13:23>
                        n<> u<63> t<IntVec_TypeLogic> p<80> s<79> l<13:3> el<13:8>
                        n<> u<79> t<Packed_dimension> p<80> c<78> l<13:9> el<13:23>
                          n<> u<78> t<Constant_range> p<79> c<73> l<13:10> el<13:22>
                            n<> u<73> t<Constant_expression> p<78> c<67> s<77> l<13:10> el<13:20>
                              n<> u<67> t<Constant_expression> p<73> c<66> s<72> l<13:10> el<13:18>
                                n<> u<66> t<Constant_primary> p<67> c<65> l<13:10> el<13:18>
                                  n<> u<65> t<Primary_literal> p<66> c<64> l<13:10> el<13:18>
                                    n<CHANNELS> u<64> t<STRING_CONST> p<65> l<13:10> el<13:18>
                              n<> u<72> t<BinOp_Minus> p<73> s<71> l<13:18> el<13:19>
                              n<> u<71> t<Constant_expression> p<73> c<70> l<13:19> el<13:20>
                                n<> u<70> t<Constant_primary> p<71> c<69> l<13:19> el<13:20>
                                  n<> u<69> t<Primary_literal> p<70> c<68> l<13:19> el<13:20>
                                    n<1> u<68> t<INT_CONST> p<69> l<13:19> el<13:20>
                            n<> u<77> t<Constant_expression> p<78> c<76> l<13:21> el<13:22>
                              n<> u<76> t<Constant_primary> p<77> c<75> l<13:21> el<13:22>
                                n<> u<75> t<Primary_literal> p<76> c<74> l<13:21> el<13:22>
                                  n<0> u<74> t<INT_CONST> p<75> l<13:21> el<13:22>
                      n<> u<83> t<Variable_decl_assignment_list> p<84> c<82> l<13:25> el<13:32>
                        n<> u<82> t<Variable_decl_assignment> p<83> c<81> l<13:25> el<13:32>
                          n<request> u<81> t<STRING_CONST> p<82> l<13:25> el<13:32>
        n<> u<118> t<Non_port_interface_item> p<262> c<117> s<146> l<14:3> el<14:31>
          n<> u<117> t<Interface_or_generate_item> p<118> c<116> l<14:3> el<14:31>
            n<> u<116> t<Module_common_item> p<117> c<115> l<14:3> el<14:31>
              n<> u<115> t<Module_or_generate_item_declaration> p<116> c<114> l<14:3> el<14:31>
                n<> u<114> t<Package_or_generate_item_declaration> p<115> c<113> l<14:3> el<14:31>
                  n<> u<113> t<Data_declaration> p<114> c<112> l<14:3> el<14:31>
                    n<> u<112> t<Variable_declaration> p<113> c<108> l<14:3> el<14:31>
                      n<> u<108> t<Data_type> p<112> c<91> s<111> l<14:3> el<14:23>
                        n<> u<91> t<IntVec_TypeLogic> p<108> s<107> l<14:3> el<14:8>
                        n<> u<107> t<Packed_dimension> p<108> c<106> l<14:9> el<14:23>
                          n<> u<106> t<Constant_range> p<107> c<101> l<14:10> el<14:22>
                            n<> u<101> t<Constant_expression> p<106> c<95> s<105> l<14:10> el<14:20>
                              n<> u<95> t<Constant_expression> p<101> c<94> s<100> l<14:10> el<14:18>
                                n<> u<94> t<Constant_primary> p<95> c<93> l<14:10> el<14:18>
                                  n<> u<93> t<Primary_literal> p<94> c<92> l<14:10> el<14:18>
                                    n<CHANNELS> u<92> t<STRING_CONST> p<93> l<14:10> el<14:18>
                              n<> u<100> t<BinOp_Minus> p<101> s<99> l<14:18> el<14:19>
                              n<> u<99> t<Constant_expression> p<101> c<98> l<14:19> el<14:20>
                                n<> u<98> t<Constant_primary> p<99> c<97> l<14:19> el<14:20>
                                  n<> u<97> t<Primary_literal> p<98> c<96> l<14:19> el<14:20>
                                    n<1> u<96> t<INT_CONST> p<97> l<14:19> el<14:20>
                            n<> u<105> t<Constant_expression> p<106> c<104> l<14:21> el<14:22>
                              n<> u<104> t<Constant_primary> p<105> c<103> l<14:21> el<14:22>
                                n<> u<103> t<Primary_literal> p<104> c<102> l<14:21> el<14:22>
                                  n<0> u<102> t<INT_CONST> p<103> l<14:21> el<14:22>
                      n<> u<111> t<Variable_decl_assignment_list> p<112> c<110> l<14:25> el<14:30>
                        n<> u<110> t<Variable_decl_assignment> p<111> c<109> l<14:25> el<14:30>
                          n<grant> u<109> t<STRING_CONST> p<110> l<14:25> el<14:30>
        n<> u<146> t<Non_port_interface_item> p<262> c<145> s<174> l<15:3> el<15:30>
          n<> u<145> t<Interface_or_generate_item> p<146> c<144> l<15:3> el<15:30>
            n<> u<144> t<Module_common_item> p<145> c<143> l<15:3> el<15:30>
              n<> u<143> t<Module_or_generate_item_declaration> p<144> c<142> l<15:3> el<15:30>
                n<> u<142> t<Package_or_generate_item_declaration> p<143> c<141> l<15:3> el<15:30>
                  n<> u<141> t<Data_declaration> p<142> c<140> l<15:3> el<15:30>
                    n<> u<140> t<Variable_declaration> p<141> c<136> l<15:3> el<15:30>
                      n<> u<136> t<Data_type> p<140> c<119> s<139> l<15:3> el<15:23>
                        n<> u<119> t<IntVec_TypeLogic> p<136> s<135> l<15:3> el<15:8>
                        n<> u<135> t<Packed_dimension> p<136> c<134> l<15:9> el<15:23>
                          n<> u<134> t<Constant_range> p<135> c<129> l<15:10> el<15:22>
                            n<> u<129> t<Constant_expression> p<134> c<123> s<133> l<15:10> el<15:20>
                              n<> u<123> t<Constant_expression> p<129> c<122> s<128> l<15:10> el<15:18>
                                n<> u<122> t<Constant_primary> p<123> c<121> l<15:10> el<15:18>
                                  n<> u<121> t<Primary_literal> p<122> c<120> l<15:10> el<15:18>
                                    n<CHANNELS> u<120> t<STRING_CONST> p<121> l<15:10> el<15:18>
                              n<> u<128> t<BinOp_Minus> p<129> s<127> l<15:18> el<15:19>
                              n<> u<127> t<Constant_expression> p<129> c<126> l<15:19> el<15:20>
                                n<> u<126> t<Constant_primary> p<127> c<125> l<15:19> el<15:20>
                                  n<> u<125> t<Primary_literal> p<126> c<124> l<15:19> el<15:20>
                                    n<1> u<124> t<INT_CONST> p<125> l<15:19> el<15:20>
                            n<> u<133> t<Constant_expression> p<134> c<132> l<15:21> el<15:22>
                              n<> u<132> t<Constant_primary> p<133> c<131> l<15:21> el<15:22>
                                n<> u<131> t<Primary_literal> p<132> c<130> l<15:21> el<15:22>
                                  n<0> u<130> t<INT_CONST> p<131> l<15:21> el<15:22>
                      n<> u<139> t<Variable_decl_assignment_list> p<140> c<138> l<15:25> el<15:29>
                        n<> u<138> t<Variable_decl_assignment> p<139> c<137> l<15:25> el<15:29>
                          n<free> u<137> t<STRING_CONST> p<138> l<15:25> el<15:29>
        n<> u<174> t<Non_port_interface_item> p<262> c<173> s<202> l<16:3> el<16:41>
          n<> u<173> t<Interface_or_generate_item> p<174> c<172> l<16:3> el<16:41>
            n<> u<172> t<Module_common_item> p<173> c<171> l<16:3> el<16:41>
              n<> u<171> t<Module_or_generate_item_declaration> p<172> c<170> l<16:3> el<16:41>
                n<> u<170> t<Package_or_generate_item_declaration> p<171> c<169> l<16:3> el<16:41>
                  n<> u<169> t<Data_declaration> p<170> c<168> l<16:3> el<16:41>
                    n<> u<168> t<Variable_declaration> p<169> c<164> l<16:3> el<16:41>
                      n<> u<164> t<Data_type> p<168> c<147> s<167> l<16:3> el<16:23>
                        n<> u<147> t<IntVec_TypeLogic> p<164> s<163> l<16:3> el<16:8>
                        n<> u<163> t<Packed_dimension> p<164> c<162> l<16:9> el<16:23>
                          n<> u<162> t<Constant_range> p<163> c<157> l<16:10> el<16:22>
                            n<> u<157> t<Constant_expression> p<162> c<151> s<161> l<16:10> el<16:20>
                              n<> u<151> t<Constant_expression> p<157> c<150> s<156> l<16:10> el<16:18>
                                n<> u<150> t<Constant_primary> p<151> c<149> l<16:10> el<16:18>
                                  n<> u<149> t<Primary_literal> p<150> c<148> l<16:10> el<16:18>
                                    n<CHANNELS> u<148> t<STRING_CONST> p<149> l<16:10> el<16:18>
                              n<> u<156> t<BinOp_Minus> p<157> s<155> l<16:18> el<16:19>
                              n<> u<155> t<Constant_expression> p<157> c<154> l<16:19> el<16:20>
                                n<> u<154> t<Constant_primary> p<155> c<153> l<16:19> el<16:20>
                                  n<> u<153> t<Primary_literal> p<154> c<152> l<16:19> el<16:20>
                                    n<1> u<152> t<INT_CONST> p<153> l<16:19> el<16:20>
                            n<> u<161> t<Constant_expression> p<162> c<160> l<16:21> el<16:22>
                              n<> u<160> t<Constant_primary> p<161> c<159> l<16:21> el<16:22>
                                n<> u<159> t<Primary_literal> p<160> c<158> l<16:21> el<16:22>
                                  n<0> u<158> t<INT_CONST> p<159> l<16:21> el<16:22>
                      n<> u<167> t<Variable_decl_assignment_list> p<168> c<166> l<16:25> el<16:40>
                        n<> u<166> t<Variable_decl_assignment> p<167> c<165> l<16:25> el<16:40>
                          n<start_of_packet> u<165> t<STRING_CONST> p<166> l<16:25> el<16:40>
        n<> u<202> t<Non_port_interface_item> p<262> c<201> s<231> l<17:3> el<17:39>
          n<> u<201> t<Interface_or_generate_item> p<202> c<200> l<17:3> el<17:39>
            n<> u<200> t<Module_common_item> p<201> c<199> l<17:3> el<17:39>
              n<> u<199> t<Module_or_generate_item_declaration> p<200> c<198> l<17:3> el<17:39>
                n<> u<198> t<Package_or_generate_item_declaration> p<199> c<197> l<17:3> el<17:39>
                  n<> u<197> t<Data_declaration> p<198> c<196> l<17:3> el<17:39>
                    n<> u<196> t<Variable_declaration> p<197> c<192> l<17:3> el<17:39>
                      n<> u<192> t<Data_type> p<196> c<175> s<195> l<17:3> el<17:23>
                        n<> u<175> t<IntVec_TypeLogic> p<192> s<191> l<17:3> el<17:8>
                        n<> u<191> t<Packed_dimension> p<192> c<190> l<17:9> el<17:23>
                          n<> u<190> t<Constant_range> p<191> c<185> l<17:10> el<17:22>
                            n<> u<185> t<Constant_expression> p<190> c<179> s<189> l<17:10> el<17:20>
                              n<> u<179> t<Constant_expression> p<185> c<178> s<184> l<17:10> el<17:18>
                                n<> u<178> t<Constant_primary> p<179> c<177> l<17:10> el<17:18>
                                  n<> u<177> t<Primary_literal> p<178> c<176> l<17:10> el<17:18>
                                    n<CHANNELS> u<176> t<STRING_CONST> p<177> l<17:10> el<17:18>
                              n<> u<184> t<BinOp_Minus> p<185> s<183> l<17:18> el<17:19>
                              n<> u<183> t<Constant_expression> p<185> c<182> l<17:19> el<17:20>
                                n<> u<182> t<Constant_primary> p<183> c<181> l<17:19> el<17:20>
                                  n<> u<181> t<Primary_literal> p<182> c<180> l<17:19> el<17:20>
                                    n<1> u<180> t<INT_CONST> p<181> l<17:19> el<17:20>
                            n<> u<189> t<Constant_expression> p<190> c<188> l<17:21> el<17:22>
                              n<> u<188> t<Constant_primary> p<189> c<187> l<17:21> el<17:22>
                                n<> u<187> t<Primary_literal> p<188> c<186> l<17:21> el<17:22>
                                  n<0> u<186> t<INT_CONST> p<187> l<17:21> el<17:22>
                      n<> u<195> t<Variable_decl_assignment_list> p<196> c<194> l<17:25> el<17:38>
                        n<> u<194> t<Variable_decl_assignment> p<195> c<193> l<17:25> el<17:38>
                          n<end_of_packet> u<193> t<STRING_CONST> p<194> l<17:25> el<17:38>
        n<> u<231> t<Non_port_interface_item> p<262> c<230> s<260> l<19:3> el<25:5>
          n<> u<230> t<Interface_or_generate_item> p<231> c<229> l<19:3> el<25:5>
            n<> u<229> t<Modport_item> p<230> c<203> l<19:11> el<25:4>
              n<requester> u<203> t<STRING_CONST> p<229> s<208> l<19:11> el<19:20>
              n<> u<208> t<Modport_ports_declaration> p<229> c<207> s<213> l<20:5> el<20:20>
                n<> u<207> t<Modport_simple_ports_declaration> p<208> c<204> l<20:5> el<20:20>
                  n<> u<204> t<PortDir_Out> p<207> s<206> l<20:5> el<20:11>
                  n<> u<206> t<Modport_simple_port> p<207> c<205> l<20:13> el<20:20>
                    n<request> u<205> t<STRING_CONST> p<206> l<20:13> el<20:20>
              n<> u<213> t<Modport_ports_declaration> p<229> c<212> s<218> l<21:5> el<21:18>
                n<> u<212> t<Modport_simple_ports_declaration> p<213> c<209> l<21:5> el<21:18>
                  n<> u<209> t<PortDir_Inp> p<212> s<211> l<21:5> el<21:10>
                  n<> u<211> t<Modport_simple_port> p<212> c<210> l<21:13> el<21:18>
                    n<grant> u<210> t<STRING_CONST> p<211> l<21:13> el<21:18>
              n<> u<218> t<Modport_ports_declaration> p<229> c<217> s<223> l<22:5> el<22:17>
                n<> u<217> t<Modport_simple_ports_declaration> p<218> c<214> l<22:5> el<22:17>
                  n<> u<214> t<PortDir_Out> p<217> s<216> l<22:5> el<22:11>
                  n<> u<216> t<Modport_simple_port> p<217> c<215> l<22:13> el<22:17>
                    n<free> u<215> t<STRING_CONST> p<216> l<22:13> el<22:17>
              n<> u<223> t<Modport_ports_declaration> p<229> c<222> s<228> l<23:5> el<23:28>
                n<> u<222> t<Modport_simple_ports_declaration> p<223> c<219> l<23:5> el<23:28>
                  n<> u<219> t<PortDir_Out> p<222> s<221> l<23:5> el<23:11>
                  n<> u<221> t<Modport_simple_port> p<222> c<220> l<23:13> el<23:28>
                    n<start_of_packet> u<220> t<STRING_CONST> p<221> l<23:13> el<23:28>
              n<> u<228> t<Modport_ports_declaration> p<229> c<227> l<24:5> el<24:26>
                n<> u<227> t<Modport_simple_ports_declaration> p<228> c<224> l<24:5> el<24:26>
                  n<> u<224> t<PortDir_Out> p<227> s<226> l<24:5> el<24:11>
                  n<> u<226> t<Modport_simple_port> p<227> c<225> l<24:13> el<24:26>
                    n<end_of_packet> u<225> t<STRING_CONST> p<226> l<24:13> el<24:26>
        n<> u<260> t<Non_port_interface_item> p<262> c<259> s<261> l<27:3> el<33:5>
          n<> u<259> t<Interface_or_generate_item> p<260> c<258> l<27:3> el<33:5>
            n<> u<258> t<Modport_item> p<259> c<232> l<27:11> el<33:4>
              n<controller> u<232> t<STRING_CONST> p<258> s<237> l<27:11> el<27:21>
              n<> u<237> t<Modport_ports_declaration> p<258> c<236> s<242> l<28:5> el<28:20>
                n<> u<236> t<Modport_simple_ports_declaration> p<237> c<233> l<28:5> el<28:20>
                  n<> u<233> t<PortDir_Inp> p<236> s<235> l<28:5> el<28:10>
                  n<> u<235> t<Modport_simple_port> p<236> c<234> l<28:13> el<28:20>
                    n<request> u<234> t<STRING_CONST> p<235> l<28:13> el<28:20>
              n<> u<242> t<Modport_ports_declaration> p<258> c<241> s<247> l<29:5> el<29:18>
                n<> u<241> t<Modport_simple_ports_declaration> p<242> c<238> l<29:5> el<29:18>
                  n<> u<238> t<PortDir_Out> p<241> s<240> l<29:5> el<29:11>
                  n<> u<240> t<Modport_simple_port> p<241> c<239> l<29:13> el<29:18>
                    n<grant> u<239> t<STRING_CONST> p<240> l<29:13> el<29:18>
              n<> u<247> t<Modport_ports_declaration> p<258> c<246> s<252> l<30:5> el<30:17>
                n<> u<246> t<Modport_simple_ports_declaration> p<247> c<243> l<30:5> el<30:17>
                  n<> u<243> t<PortDir_Inp> p<246> s<245> l<30:5> el<30:10>
                  n<> u<245> t<Modport_simple_port> p<246> c<244> l<30:13> el<30:17>
                    n<free> u<244> t<STRING_CONST> p<245> l<30:13> el<30:17>
              n<> u<252> t<Modport_ports_declaration> p<258> c<251> s<257> l<31:5> el<31:28>
                n<> u<251> t<Modport_simple_ports_declaration> p<252> c<248> l<31:5> el<31:28>
                  n<> u<248> t<PortDir_Inp> p<251> s<250> l<31:5> el<31:10>
                  n<> u<250> t<Modport_simple_port> p<251> c<249> l<31:13> el<31:28>
                    n<start_of_packet> u<249> t<STRING_CONST> p<250> l<31:13> el<31:28>
              n<> u<257> t<Modport_ports_declaration> p<258> c<256> l<32:5> el<32:26>
                n<> u<256> t<Modport_simple_ports_declaration> p<257> c<253> l<32:5> el<32:26>
                  n<> u<253> t<PortDir_Inp> p<256> s<255> l<32:5> el<32:10>
                  n<> u<255> t<Modport_simple_port> p<256> c<254> l<32:13> el<32:26>
                    n<end_of_packet> u<254> t<STRING_CONST> p<255> l<32:13> el<32:26>
        n<> u<261> t<ENDINTERFACE> p<262> l<34:1> el<34:13>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfImport/dut.sv:1:1: No timescale set for "tnoc_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfImport/dut.sv:6:1: No timescale set for "tnoc_port_control_if".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/InterfImport/dut.sv:6:1: Compile interface "work@tnoc_port_control_if".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              24
Design                                                 1
HierPath                                               1
IODecl                                                10
ImportTypespec                                         1
IntTypespec                                            1
Interface                                              1
LogicNet                                               5
LogicTypespec                                         10
LogicVar                                               5
Modport                                                2
Operation                                             10
Package                                                1
ParamAssign                                            3
Parameter                                              3
Range                                                 10
RefObj                                                13
RefTypespec                                           13
UnsupportedTypespec                                    1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfImport/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: tnoc_pkg (tnoc_pkg), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:1:1, endln:4:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:tnoc_pkg
  |vpiParameter:
  \_Parameter: (tnoc_pkg::TNOC_DEFAULT_PACKET_CONFIG), line:2:15, endln:2:46
    |vpiParent:
    \_Package: tnoc_pkg (tnoc_pkg), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:1:1, endln:4:11
    |UINT:1
    |vpiLocalParam:1
    |vpiName:TNOC_DEFAULT_PACKET_CONFIG
    |vpiFullName:tnoc_pkg::TNOC_DEFAULT_PACKET_CONFIG
  |vpiParamAssign:
  \_ParamAssign: , line:2:15, endln:2:46
    |vpiParent:
    \_Package: tnoc_pkg (tnoc_pkg), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:1:1, endln:4:11
    |vpiRhs:
    \_Constant: , line:2:45, endln:2:46
      |vpiParent:
      \_ParamAssign: , line:2:15, endln:2:46
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (tnoc_pkg::TNOC_DEFAULT_PACKET_CONFIG), line:2:15, endln:2:46
  |vpiDefName:tnoc_pkg
|vpiAllInterfaces:
\_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tnoc_port_control_if
  |vpiVariables:
  \_LogicVar: (work@tnoc_port_control_if.request), line:13:25, endln:13:32
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_RefTypespec: (work@tnoc_port_control_if.request), line:13:3, endln:13:23
      |vpiParent:
      \_LogicVar: (work@tnoc_port_control_if.request), line:13:25, endln:13:32
      |vpiFullName:work@tnoc_port_control_if.request
      |vpiActual:
      \_LogicTypespec: , line:13:3, endln:13:23
    |vpiName:request
    |vpiFullName:work@tnoc_port_control_if.request
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@tnoc_port_control_if.grant), line:14:25, endln:14:30
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_RefTypespec: (work@tnoc_port_control_if.grant), line:14:3, endln:14:23
      |vpiParent:
      \_LogicVar: (work@tnoc_port_control_if.grant), line:14:25, endln:14:30
      |vpiFullName:work@tnoc_port_control_if.grant
      |vpiActual:
      \_LogicTypespec: , line:14:3, endln:14:23
    |vpiName:grant
    |vpiFullName:work@tnoc_port_control_if.grant
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@tnoc_port_control_if.free), line:15:25, endln:15:29
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_RefTypespec: (work@tnoc_port_control_if.free), line:15:3, endln:15:23
      |vpiParent:
      \_LogicVar: (work@tnoc_port_control_if.free), line:15:25, endln:15:29
      |vpiFullName:work@tnoc_port_control_if.free
      |vpiActual:
      \_LogicTypespec: , line:15:3, endln:15:23
    |vpiName:free
    |vpiFullName:work@tnoc_port_control_if.free
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@tnoc_port_control_if.start_of_packet), line:16:25, endln:16:40
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_RefTypespec: (work@tnoc_port_control_if.start_of_packet), line:16:3, endln:16:23
      |vpiParent:
      \_LogicVar: (work@tnoc_port_control_if.start_of_packet), line:16:25, endln:16:40
      |vpiFullName:work@tnoc_port_control_if.start_of_packet
      |vpiActual:
      \_LogicTypespec: , line:16:3, endln:16:23
    |vpiName:start_of_packet
    |vpiFullName:work@tnoc_port_control_if.start_of_packet
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@tnoc_port_control_if.end_of_packet), line:17:25, endln:17:38
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_RefTypespec: (work@tnoc_port_control_if.end_of_packet), line:17:3, endln:17:23
      |vpiParent:
      \_LogicVar: (work@tnoc_port_control_if.end_of_packet), line:17:25, endln:17:38
      |vpiFullName:work@tnoc_port_control_if.end_of_packet
      |vpiActual:
      \_LogicTypespec: , line:17:3, endln:17:23
    |vpiName:end_of_packet
    |vpiFullName:work@tnoc_port_control_if.end_of_packet
    |vpiRandType:1
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@tnoc_port_control_if.request), line:13:25, endln:13:32
  |vpiReg:
  \_LogicVar: (work@tnoc_port_control_if.grant), line:14:25, endln:14:30
  |vpiReg:
  \_LogicVar: (work@tnoc_port_control_if.free), line:15:25, endln:15:29
  |vpiReg:
  \_LogicVar: (work@tnoc_port_control_if.start_of_packet), line:16:25, endln:16:40
  |vpiReg:
  \_LogicVar: (work@tnoc_port_control_if.end_of_packet), line:17:25, endln:17:38
  |vpiParameter:
  \_Parameter: (work@tnoc_port_control_if.PACKET_CONFIG), line:9:33, endln:9:76
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_RefTypespec: (work@tnoc_port_control_if.PACKET_CONFIG.tnoc_packet_config), line:9:13, endln:9:31
      |vpiParent:
      \_Parameter: (work@tnoc_port_control_if.PACKET_CONFIG), line:9:33, endln:9:76
      |vpiName:tnoc_packet_config
      |vpiFullName:work@tnoc_port_control_if.PACKET_CONFIG.tnoc_packet_config
      |vpiActual:
      \_UnsupportedTypespec: (tnoc_packet_config), line:9:13, endln:9:31
    |vpiName:PACKET_CONFIG
    |vpiFullName:work@tnoc_port_control_if.PACKET_CONFIG
  |vpiParameter:
  \_Parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:61
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_RefTypespec: (work@tnoc_port_control_if.CHANNELS), line:11:15, endln:11:18
      |vpiParent:
      \_Parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:61
      |vpiFullName:work@tnoc_port_control_if.CHANNELS
      |vpiActual:
      \_IntTypespec: , line:11:15, endln:11:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:CHANNELS
    |vpiFullName:work@tnoc_port_control_if.CHANNELS
  |vpiParamAssign:
  \_ParamAssign: , line:9:33, endln:9:76
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiRhs:
    \_RefObj: (work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG), line:9:50, endln:9:76
      |vpiParent:
      \_ParamAssign: , line:9:33, endln:9:76
      |vpiName:TNOC_DEFAULT_PACKET_CONFIG
      |vpiFullName:work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG
      |vpiActual:
      \_LogicNet: (work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG), line:9:50, endln:9:76
    |vpiLhs:
    \_Parameter: (work@tnoc_port_control_if.PACKET_CONFIG), line:9:33, endln:9:76
  |vpiParamAssign:
  \_ParamAssign: , line:11:19, endln:11:61
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiRhs:
    \_HierPath: (PACKET_CONFIG.virtual_channels), line:11:44, endln:11:61
      |vpiParent:
      \_ParamAssign: , line:11:19, endln:11:61
      |vpiActual:
      \_RefObj: (PACKET_CONFIG), line:11:44, endln:11:61
        |vpiParent:
        \_HierPath: (PACKET_CONFIG.virtual_channels), line:11:44, endln:11:61
        |vpiName:PACKET_CONFIG
        |vpiActual:
        \_Parameter: (work@tnoc_port_control_if.PACKET_CONFIG), line:9:33, endln:9:76
      |vpiActual:
      \_RefObj: (virtual_channels), line:11:45, endln:11:61
        |vpiParent:
        \_HierPath: (PACKET_CONFIG.virtual_channels), line:11:44, endln:11:61
        |vpiName:virtual_channels
        |vpiActual:
        \_LogicNet: (work@tnoc_port_control_if.virtual_channels), line:11:45, endln:11:61
      |vpiName:PACKET_CONFIG.virtual_channels
    |vpiLhs:
    \_Parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:61
  |vpiTypedef:
  \_ImportTypespec: (tnoc_pkg), line:7:11, endln:7:22
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiName:tnoc_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:7:11, endln:7:22
      |vpiParent:
      \_ImportTypespec: (tnoc_pkg), line:7:11, endln:7:22
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_UnsupportedTypespec: (tnoc_packet_config), line:9:13, endln:9:31
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiName:tnoc_packet_config
  |vpiTypedef:
  \_IntTypespec: , line:11:15, endln:11:18
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:13:3, endln:13:23
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiRange:
    \_Range: , line:13:9, endln:13:23
      |vpiParent:
      \_LogicTypespec: , line:13:3, endln:13:23
      |vpiLeftRange:
      \_Operation: , line:13:10, endln:13:20
        |vpiParent:
        \_Range: , line:13:9, endln:13:23
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@tnoc_port_control_if.CHANNELS), line:13:10, endln:13:18
          |vpiParent:
          \_Operation: , line:13:10, endln:13:20
          |vpiName:CHANNELS
          |vpiFullName:work@tnoc_port_control_if.CHANNELS
          |vpiActual:
          \_Parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:61
        |vpiOperand:
        \_Constant: , line:13:19, endln:13:20
          |vpiParent:
          \_Operation: , line:13:10, endln:13:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:21, endln:13:22
        |vpiParent:
        \_Range: , line:13:9, endln:13:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:14:3, endln:14:23
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiRange:
    \_Range: , line:14:9, endln:14:23
      |vpiParent:
      \_LogicTypespec: , line:14:3, endln:14:23
      |vpiLeftRange:
      \_Operation: , line:14:10, endln:14:20
        |vpiParent:
        \_Range: , line:14:9, endln:14:23
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@tnoc_port_control_if.CHANNELS), line:14:10, endln:14:18
          |vpiParent:
          \_Operation: , line:14:10, endln:14:20
          |vpiName:CHANNELS
          |vpiFullName:work@tnoc_port_control_if.CHANNELS
          |vpiActual:
          \_Parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:61
        |vpiOperand:
        \_Constant: , line:14:19, endln:14:20
          |vpiParent:
          \_Operation: , line:14:10, endln:14:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:21, endln:14:22
        |vpiParent:
        \_Range: , line:14:9, endln:14:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:15:3, endln:15:23
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiRange:
    \_Range: , line:15:9, endln:15:23
      |vpiParent:
      \_LogicTypespec: , line:15:3, endln:15:23
      |vpiLeftRange:
      \_Operation: , line:15:10, endln:15:20
        |vpiParent:
        \_Range: , line:15:9, endln:15:23
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@tnoc_port_control_if.CHANNELS), line:15:10, endln:15:18
          |vpiParent:
          \_Operation: , line:15:10, endln:15:20
          |vpiName:CHANNELS
          |vpiFullName:work@tnoc_port_control_if.CHANNELS
          |vpiActual:
          \_Parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:61
        |vpiOperand:
        \_Constant: , line:15:19, endln:15:20
          |vpiParent:
          \_Operation: , line:15:10, endln:15:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:21, endln:15:22
        |vpiParent:
        \_Range: , line:15:9, endln:15:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:16:3, endln:16:23
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiRange:
    \_Range: , line:16:9, endln:16:23
      |vpiParent:
      \_LogicTypespec: , line:16:3, endln:16:23
      |vpiLeftRange:
      \_Operation: , line:16:10, endln:16:20
        |vpiParent:
        \_Range: , line:16:9, endln:16:23
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@tnoc_port_control_if.CHANNELS), line:16:10, endln:16:18
          |vpiParent:
          \_Operation: , line:16:10, endln:16:20
          |vpiName:CHANNELS
          |vpiFullName:work@tnoc_port_control_if.CHANNELS
          |vpiActual:
          \_Parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:61
        |vpiOperand:
        \_Constant: , line:16:19, endln:16:20
          |vpiParent:
          \_Operation: , line:16:10, endln:16:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:16:21, endln:16:22
        |vpiParent:
        \_Range: , line:16:9, endln:16:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:17:3, endln:17:23
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiRange:
    \_Range: , line:17:9, endln:17:23
      |vpiParent:
      \_LogicTypespec: , line:17:3, endln:17:23
      |vpiLeftRange:
      \_Operation: , line:17:10, endln:17:20
        |vpiParent:
        \_Range: , line:17:9, endln:17:23
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@tnoc_port_control_if.CHANNELS), line:17:10, endln:17:18
          |vpiParent:
          \_Operation: , line:17:10, endln:17:20
          |vpiName:CHANNELS
          |vpiFullName:work@tnoc_port_control_if.CHANNELS
          |vpiActual:
          \_Parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:61
        |vpiOperand:
        \_Constant: , line:17:19, endln:17:20
          |vpiParent:
          \_Operation: , line:17:10, endln:17:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:17:21, endln:17:22
        |vpiParent:
        \_Range: , line:17:9, endln:17:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:13:3, endln:13:23
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiRange:
    \_Range: , line:13:9, endln:13:23
      |vpiParent:
      \_LogicTypespec: , line:13:3, endln:13:23
      |vpiLeftRange:
      \_Operation: , line:13:10, endln:13:20
        |vpiParent:
        \_Range: , line:13:9, endln:13:23
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@tnoc_port_control_if.CHANNELS), line:13:10, endln:13:18
          |vpiParent:
          \_Operation: , line:13:10, endln:13:20
          |vpiName:CHANNELS
          |vpiFullName:work@tnoc_port_control_if.CHANNELS
          |vpiActual:
          \_Parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:61
        |vpiOperand:
        \_Constant: , line:13:19, endln:13:20
          |vpiParent:
          \_Operation: , line:13:10, endln:13:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:21, endln:13:22
        |vpiParent:
        \_Range: , line:13:9, endln:13:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:14:3, endln:14:23
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiRange:
    \_Range: , line:14:9, endln:14:23
      |vpiParent:
      \_LogicTypespec: , line:14:3, endln:14:23
      |vpiLeftRange:
      \_Operation: , line:14:10, endln:14:20
        |vpiParent:
        \_Range: , line:14:9, endln:14:23
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@tnoc_port_control_if.CHANNELS), line:14:10, endln:14:18
          |vpiParent:
          \_Operation: , line:14:10, endln:14:20
          |vpiName:CHANNELS
          |vpiFullName:work@tnoc_port_control_if.CHANNELS
          |vpiActual:
          \_Parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:61
        |vpiOperand:
        \_Constant: , line:14:19, endln:14:20
          |vpiParent:
          \_Operation: , line:14:10, endln:14:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:21, endln:14:22
        |vpiParent:
        \_Range: , line:14:9, endln:14:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:15:3, endln:15:23
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiRange:
    \_Range: , line:15:9, endln:15:23
      |vpiParent:
      \_LogicTypespec: , line:15:3, endln:15:23
      |vpiLeftRange:
      \_Operation: , line:15:10, endln:15:20
        |vpiParent:
        \_Range: , line:15:9, endln:15:23
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@tnoc_port_control_if.CHANNELS), line:15:10, endln:15:18
          |vpiParent:
          \_Operation: , line:15:10, endln:15:20
          |vpiName:CHANNELS
          |vpiFullName:work@tnoc_port_control_if.CHANNELS
          |vpiActual:
          \_Parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:61
        |vpiOperand:
        \_Constant: , line:15:19, endln:15:20
          |vpiParent:
          \_Operation: , line:15:10, endln:15:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:21, endln:15:22
        |vpiParent:
        \_Range: , line:15:9, endln:15:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:16:3, endln:16:23
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiRange:
    \_Range: , line:16:9, endln:16:23
      |vpiParent:
      \_LogicTypespec: , line:16:3, endln:16:23
      |vpiLeftRange:
      \_Operation: , line:16:10, endln:16:20
        |vpiParent:
        \_Range: , line:16:9, endln:16:23
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@tnoc_port_control_if.CHANNELS), line:16:10, endln:16:18
          |vpiParent:
          \_Operation: , line:16:10, endln:16:20
          |vpiName:CHANNELS
          |vpiFullName:work@tnoc_port_control_if.CHANNELS
          |vpiActual:
          \_Parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:61
        |vpiOperand:
        \_Constant: , line:16:19, endln:16:20
          |vpiParent:
          \_Operation: , line:16:10, endln:16:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:16:21, endln:16:22
        |vpiParent:
        \_Range: , line:16:9, endln:16:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:17:3, endln:17:23
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiRange:
    \_Range: , line:17:9, endln:17:23
      |vpiParent:
      \_LogicTypespec: , line:17:3, endln:17:23
      |vpiLeftRange:
      \_Operation: , line:17:10, endln:17:20
        |vpiParent:
        \_Range: , line:17:9, endln:17:23
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@tnoc_port_control_if.CHANNELS), line:17:10, endln:17:18
          |vpiParent:
          \_Operation: , line:17:10, endln:17:20
          |vpiName:CHANNELS
          |vpiFullName:work@tnoc_port_control_if.CHANNELS
          |vpiActual:
          \_Parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:61
        |vpiOperand:
        \_Constant: , line:17:19, endln:17:20
          |vpiParent:
          \_Operation: , line:17:10, endln:17:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:17:21, endln:17:22
        |vpiParent:
        \_Range: , line:17:9, endln:17:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_ImportTypespec: (tnoc_pkg), line:7:11, endln:7:22
  |vpiImportTypespec:
  \_UnsupportedTypespec: (tnoc_packet_config), line:9:13, endln:9:31
  |vpiImportTypespec:
  \_IntTypespec: , line:11:15, endln:11:18
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:3, endln:13:23
  |vpiImportTypespec:
  \_LogicVar: (work@tnoc_port_control_if.request), line:13:25, endln:13:32
  |vpiImportTypespec:
  \_LogicTypespec: , line:14:3, endln:14:23
  |vpiImportTypespec:
  \_LogicVar: (work@tnoc_port_control_if.grant), line:14:25, endln:14:30
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:3, endln:15:23
  |vpiImportTypespec:
  \_LogicVar: (work@tnoc_port_control_if.free), line:15:25, endln:15:29
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:3, endln:16:23
  |vpiImportTypespec:
  \_LogicVar: (work@tnoc_port_control_if.start_of_packet), line:16:25, endln:16:40
  |vpiImportTypespec:
  \_LogicTypespec: , line:17:3, endln:17:23
  |vpiImportTypespec:
  \_LogicVar: (work@tnoc_port_control_if.end_of_packet), line:17:25, endln:17:38
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:3, endln:13:23
  |vpiImportTypespec:
  \_LogicNet: (work@tnoc_port_control_if.request), line:13:25, endln:13:32
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_RefTypespec: (work@tnoc_port_control_if.request), line:13:3, endln:13:23
      |vpiParent:
      \_LogicNet: (work@tnoc_port_control_if.request), line:13:25, endln:13:32
      |vpiFullName:work@tnoc_port_control_if.request
      |vpiActual:
      \_LogicTypespec: , line:13:3, endln:13:23
    |vpiName:request
    |vpiFullName:work@tnoc_port_control_if.request
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:14:3, endln:14:23
  |vpiImportTypespec:
  \_LogicNet: (work@tnoc_port_control_if.grant), line:14:25, endln:14:30
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_RefTypespec: (work@tnoc_port_control_if.grant), line:14:3, endln:14:23
      |vpiParent:
      \_LogicNet: (work@tnoc_port_control_if.grant), line:14:25, endln:14:30
      |vpiFullName:work@tnoc_port_control_if.grant
      |vpiActual:
      \_LogicTypespec: , line:14:3, endln:14:23
    |vpiName:grant
    |vpiFullName:work@tnoc_port_control_if.grant
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:3, endln:15:23
  |vpiImportTypespec:
  \_LogicNet: (work@tnoc_port_control_if.free), line:15:25, endln:15:29
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_RefTypespec: (work@tnoc_port_control_if.free), line:15:3, endln:15:23
      |vpiParent:
      \_LogicNet: (work@tnoc_port_control_if.free), line:15:25, endln:15:29
      |vpiFullName:work@tnoc_port_control_if.free
      |vpiActual:
      \_LogicTypespec: , line:15:3, endln:15:23
    |vpiName:free
    |vpiFullName:work@tnoc_port_control_if.free
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:3, endln:16:23
  |vpiImportTypespec:
  \_LogicNet: (work@tnoc_port_control_if.start_of_packet), line:16:25, endln:16:40
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_RefTypespec: (work@tnoc_port_control_if.start_of_packet), line:16:3, endln:16:23
      |vpiParent:
      \_LogicNet: (work@tnoc_port_control_if.start_of_packet), line:16:25, endln:16:40
      |vpiFullName:work@tnoc_port_control_if.start_of_packet
      |vpiActual:
      \_LogicTypespec: , line:16:3, endln:16:23
    |vpiName:start_of_packet
    |vpiFullName:work@tnoc_port_control_if.start_of_packet
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:17:3, endln:17:23
  |vpiImportTypespec:
  \_LogicNet: (work@tnoc_port_control_if.end_of_packet), line:17:25, endln:17:38
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_RefTypespec: (work@tnoc_port_control_if.end_of_packet), line:17:3, endln:17:23
      |vpiParent:
      \_LogicNet: (work@tnoc_port_control_if.end_of_packet), line:17:25, endln:17:38
      |vpiFullName:work@tnoc_port_control_if.end_of_packet
      |vpiActual:
      \_LogicTypespec: , line:17:3, endln:17:23
    |vpiName:end_of_packet
    |vpiFullName:work@tnoc_port_control_if.end_of_packet
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG), line:9:50, endln:9:76
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiName:TNOC_DEFAULT_PACKET_CONFIG
    |vpiFullName:work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@tnoc_port_control_if.virtual_channels), line:11:45, endln:11:61
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiName:virtual_channels
    |vpiFullName:work@tnoc_port_control_if.virtual_channels
    |vpiNetType:1
  |vpiDefName:work@tnoc_port_control_if
  |vpiNet:
  \_LogicNet: (work@tnoc_port_control_if.request), line:13:25, endln:13:32
  |vpiNet:
  \_LogicNet: (work@tnoc_port_control_if.grant), line:14:25, endln:14:30
  |vpiNet:
  \_LogicNet: (work@tnoc_port_control_if.free), line:15:25, endln:15:29
  |vpiNet:
  \_LogicNet: (work@tnoc_port_control_if.start_of_packet), line:16:25, endln:16:40
  |vpiNet:
  \_LogicNet: (work@tnoc_port_control_if.end_of_packet), line:17:25, endln:17:38
  |vpiNet:
  \_LogicNet: (work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG), line:9:50, endln:9:76
  |vpiNet:
  \_LogicNet: (work@tnoc_port_control_if.virtual_channels), line:11:45, endln:11:61
  |vpiModport:
  \_Modport: (controller), line:27:11, endln:27:21
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiName:controller
  |vpiModport:
  \_Modport: (requester), line:19:11, endln:19:20
    |vpiParent:
    \_Interface: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiName:requester
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
