# compile vhdl design source files
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/SUB.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/sources_1/imports/Desktop/priority.vhdl"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/sources_1/imports/Desktop/mult.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/sources_1/imports/Desktop/div.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/sources_1/new/dict.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/xor_module.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/srl_module.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/sra_module.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/slt_module.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/sltu_module.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/SLL.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/or_module.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/and_module.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/ADD.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/new/write_data_mux.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/new/sign_extend.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/reg_file.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/new/PC_target.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/new/PC_src_mux.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/pc_reg.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/pc_inc.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/instruct_mem.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/Decoder.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/new/data_mem.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/controller.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/sources_1/new/barret_top.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/new/alu_src_mux.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/ALU_control.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/ALU.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sources_1/imports/rtl/top.vhd"
vhdl xil_defaultlib  "../../../riscv_single_cycle.srcs/sim_1/new/tb_top_test.vhd"

# Do not sort compile order
nosort
