
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.92

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.22 source latency parallel_out[3]$_DFFE_PN0P_/CLK ^
  -0.22 target latency parallel_out[4]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[3]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net21 (net)
                  0.05    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__buf_2)
     8    0.04    0.19    0.21    0.93 ^ hold1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.19    0.00    0.93 ^ parallel_out[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.93   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.10 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.12    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.22 ^ parallel_out[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.22   clock reconvergence pessimism
                          0.36    0.58   library removal time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: parallel_in[4] (input port clocked by core_clock)
Endpoint: parallel_out[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ parallel_in[4] (in)
                                         parallel_in[4] (net)
                  0.00    0.00    0.20 ^ input6/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.08    0.28 ^ input6/X (sky130_fd_sc_hd__clkbuf_1)
                                         net7 (net)
                  0.06    0.00    0.28 ^ _57_/A1 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.05    0.07    0.35 v _57_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _25_ (net)
                  0.05    0.00    0.35 v _59_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.06    0.13    0.48 ^ _59_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _04_ (net)
                  0.06    0.00    0.48 ^ parallel_out[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.48   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.22 ^ parallel_out[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[5]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net21 (net)
                  0.05    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__buf_2)
     8    0.04    0.19    0.21    0.93 ^ hold1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.19    0.00    0.93 ^ parallel_out[5]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.93   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    5.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.11    5.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.22 ^ parallel_out[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.22   clock reconvergence pessimism
                          0.19    5.41   library recovery time
                                  5.41   data required time
-----------------------------------------------------------------------------
                                  5.41   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  4.48   slack (MET)


Startpoint: parallel_out[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.22 ^ parallel_out[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.09    0.41    0.63 v parallel_out[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net18 (net)
                  0.09    0.00    0.63 v _64_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31    0.94 v _64_/X (sky130_fd_sc_hd__mux2_1)
                                         _30_ (net)
                  0.06    0.00    0.94 v _65_/A0 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.11    0.12    1.06 ^ _65_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _31_ (net)
                  0.11    0.00    1.06 ^ _67_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.08    0.10    1.16 v _67_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _06_ (net)
                  0.08    0.00    1.16 v parallel_out[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.16   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    5.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.11    5.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.22 ^ parallel_out[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.22   clock reconvergence pessimism
                         -0.13    5.08   library setup time
                                  5.08   data required time
-----------------------------------------------------------------------------
                                  5.08   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  3.92   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[5]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net21 (net)
                  0.05    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__buf_2)
     8    0.04    0.19    0.21    0.93 ^ hold1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.19    0.00    0.93 ^ parallel_out[5]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.93   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    5.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.11    5.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.22 ^ parallel_out[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.22   clock reconvergence pessimism
                          0.19    5.41   library recovery time
                                  5.41   data required time
-----------------------------------------------------------------------------
                                  5.41   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  4.48   slack (MET)


Startpoint: parallel_out[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.22 ^ parallel_out[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.09    0.41    0.63 v parallel_out[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net18 (net)
                  0.09    0.00    0.63 v _64_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31    0.94 v _64_/X (sky130_fd_sc_hd__mux2_1)
                                         _30_ (net)
                  0.06    0.00    0.94 v _65_/A0 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.11    0.12    1.06 ^ _65_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _31_ (net)
                  0.11    0.00    1.06 ^ _67_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.08    0.10    1.16 v _67_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _06_ (net)
                  0.08    0.00    1.16 v parallel_out[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.16   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    5.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.11    5.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.22 ^ parallel_out[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.22   clock reconvergence pessimism
                         -0.13    5.08   library setup time
                                  5.08   data required time
-----------------------------------------------------------------------------
                                  5.08   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  3.92   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.2785855531692505

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4943389892578125

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8556

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.0458415262401104

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.05036399886012077

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9102

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.22 ^ parallel_out[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.41    0.63 v parallel_out[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.31    0.94 v _64_/X (sky130_fd_sc_hd__mux2_1)
   0.12    1.06 ^ _65_/Y (sky130_fd_sc_hd__mux2i_1)
   0.10    1.16 v _67_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    1.16 v parallel_out[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.16   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.10    5.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.11    5.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.22 ^ parallel_out[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.22   clock reconvergence pessimism
  -0.13    5.08   library setup time
           5.08   data required time
---------------------------------------------------------
           5.08   data required time
          -1.16   data arrival time
---------------------------------------------------------
           3.92   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.22 ^ parallel_out[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.35    0.57 ^ parallel_out[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.05    0.62 v _42_/Y (sky130_fd_sc_hd__nand2_1)
   0.08    0.70 ^ _43_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.70 ^ parallel_out[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.70   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.22 ^ parallel_out[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.22   clock reconvergence pessimism
  -0.05    0.17   library hold time
           0.17   data required time
---------------------------------------------------------
           0.17   data required time
          -0.70   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2185

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2192

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.1631

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.9217

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
337.176511

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.65e-05   1.15e-05   9.99e-11   8.80e-05  43.1%
Combinational          2.44e-05   1.90e-05   1.64e-10   4.35e-05  21.3%
Clock                  5.17e-05   2.08e-05   2.16e-11   7.25e-05  35.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.53e-04   5.13e-05   2.85e-10   2.04e-04 100.0%
                          74.9%      25.1%       0.0%
