cocci_test_suite() {
	enum phy_mode cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 57 */;
	struct ufs_qcom_phy *cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 49 */;
	void cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 49 */;
	struct platform_driver cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 215 */;
	const struct of_device_id cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 209 */[];
	struct ufs_qcom_phy_qmp_20nm *cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 172 */;
	struct phy *cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 171 */;
	struct device *cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 170 */;
	u16 cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 17 */;
	struct platform_device *cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 168 */;
	struct ufs_qcom_phy_specific_ops cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 160 */;
	u8 cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 16 */;
	const struct phy_ops cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 153 */;
	u32 cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 143 */;
	int cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 140 */;
	struct ufs_qcom_phy_calibration *cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 14 */;
	bool cocci_id/* drivers/phy/qualcomm/phy-qcom-ufs-qmp-20nm.c 12 */;
}
