Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Jan 31 10:12:51 2026
| Host         : LAPTOP-DSFFK1DP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           20 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                    Enable Signal                   |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | dac/d_out_i_1_n_0                                  |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | dac/CS_end/non_zero_delay.delay_counter[3]_i_1_n_0 |                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | dac/CS_end/E[0]                                    |                                       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | dac/CEP                                            | reset_IBUF                            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                    | switch250_IBUF                        |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | dac/sclk_clock/E[0]                                | dac/clear                             |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                                                    | display_inst/digit_counter[0]_i_1_n_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                                    |                                       |                9 |             23 |         2.56 |
|  clk_IBUF_BUFG |                                                    | reset_IBUF                            |               12 |             34 |         2.83 |
+----------------+----------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


