#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000010d2a60 .scope module, "tb_simple" "tb_simple" 2 3;
 .timescale -9 -12;
v00000000010d30f0_0 .var "clk", 0 0;
    .scope S_00000000010d2a60;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010d30f0_0, 0, 1;
    %vpi_call 2 8 "$display", "Starting simulation..." {0 0 0};
    %vpi_call 2 11 "$dumpfile", "sim/test_wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000010d2a60 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 15 "$display", "Simulation completed" {0 0 0};
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000000010d2a60;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v00000000010d30f0_0;
    %inv;
    %store/vec4 v00000000010d30f0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "sim/tb_simple.v";
