$date
	Wed Oct 18 14:56:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fsm1tb $end
$var wire 1 ! out $end
$var reg 1 " areset $end
$var reg 1 # clk $end
$var reg 1 $ in $end
$scope module dut $end
$var wire 1 " areset $end
$var wire 1 # clk $end
$var wire 1 $ in $end
$var wire 1 ! out $end
$var parameter 32 % A $end
$var parameter 32 & B $end
$var reg 1 ' current $end
$var reg 1 ( next $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 &
b0 %
$end
#0
$dumpvars
1(
1'
1$
0#
1"
1!
$end
#20
0"
#75
1#
#100
0(
0$
#130
0#
#185
1(
0!
0'
1#
#210
0(
1$
#240
0#
#295
1#
#350
0#
#375
1(
0$
#405
0(
1!
1'
1#
#460
0#
#515
1(
0!
0'
1#
#559
0(
1$
#570
0#
#625
1#
#680
0#
#735
1#
#790
0#
#809
1(
0$
#845
0(
1!
1'
1#
#900
0#
#955
1(
0!
0'
1#
#1010
0#
#1065
0(
1!
1'
1#
#1120
0#
#1175
1(
0!
0'
1#
#1230
0#
#1285
0(
1!
1'
1#
#1340
0#
#1395
1(
0!
0'
1#
#1450
0#
#1505
0(
1!
1'
1#
#1559
