{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 10409, "design__instance__area": 136741, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 159, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 2, "power__internal__total": 0.014985837042331696, "power__switching__total": 0.0059541333466768265, "power__leakage__total": 1.6117029133511096e-07, "power__total": 0.020940132439136505, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.30391076626596125, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2992792487431442, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.34795245447558115, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.654621486657506, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.347952, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.540461, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 108, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 159, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.33352163641549387, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3264748286342957, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5043252624928127, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.9634978643194183, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -36.611621437474625, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.9634978643194183, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.954067, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.338165, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 159, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2894820853852568, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.28600164712692594, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11969592322763159, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.4302132105663485, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.119696, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.751435, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 123, "design__max_fanout_violation__count": 159, "design__max_cap_violation__count": 4, "clock__skew__worst_hold": -0.28713168766450037, "clock__skew__worst_setup": 0.283204828715342, "timing__hold__ws": 0.11715129198322365, "timing__setup__ws": -2.2363773688135455, "timing__hold__tns": 0, "timing__setup__tns": -44.91726939751192, "timing__hold__wns": 0, "timing__setup__wns": -2.2363773688135455, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.117151, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": 3.217653, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13065, "design__instance__area__stdcell": 140064, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.745027, "design__instance__utilization__stdcell": 0.745027, "design__rows": 159, "design__rows:unithd": 159, "design__sites": 150255, "design__sites:unithd": 150255, "design__instance__count__class:inverter": 15, "design__instance__area__class:inverter": 56.304, "design__instance__count__class:sequential_cell": 2510, "design__instance__area__class:sequential_cell": 50534.7, "design__instance__count__class:multi_input_combinational_cell": 4140, "design__instance__area__class:multi_input_combinational_cell": 51177.8, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9259944, "design__instance__count__class:timing_repair_buffer": 3377, "design__instance__area__class:timing_repair_buffer": 30815.8, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 309073, "design__violations": 0, "design__instance__count__class:clock_buffer": 186, "design__instance__area__class:clock_buffer": 2521.17, "design__instance__count__class:clock_inverter": 122, "design__instance__area__class:clock_inverter": 1487.68, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2390, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 23, "design__instance__count__class:antenna_cell": 59, "design__instance__area__class:antenna_cell": 147.642, "route__net": 10247, "route__net__special": 2, "route__drc_errors__iter:0": 61, "route__wirelength__iter:0": 370594, "route__drc_errors__iter:1": 19, "route__wirelength__iter:1": 370597, "route__drc_errors__iter:2": 14, "route__wirelength__iter:2": 370600, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 370581, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 370451, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 370455, "route__drc_errors": 0, "route__wirelength": 370581, "route__vias": 78334, "route__vias__singlecut": 78334, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1179.91, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 155, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 155, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 155, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 159, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2993173293939659, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.29429490233312267, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3410691825505354, "timing__setup__ws__corner:min_tt_025C_1v80": 2.8410421486191213, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.341069, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.594897, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 155, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 79, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 159, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.32584377784925145, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.31854550454586383, "timing__hold__ws__corner:min_ss_100C_1v60": 0.559576179009701, "timing__setup__ws__corner:min_ss_100C_1v60": -1.6273640673421337, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -27.160191309196122, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.6273640673421337, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.946234, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.433645, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 155, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 159, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.28713168766450037, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.283204828715342, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11715129198322365, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.564172280417031, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.117151, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.814879, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 155, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 159, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 4, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3075461916629132, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3065976170838459, "timing__hold__ws__corner:max_tt_025C_1v80": 0.35135872983376965, "timing__setup__ws__corner:max_tt_025C_1v80": 2.5000442423887828, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.351359, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.471155, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 155, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 123, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 159, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 4, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3410780365794072, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.33709300194211317, "timing__hold__ws__corner:max_ss_100C_1v60": 0.455945072380437, "timing__setup__ws__corner:max_ss_100C_1v60": -2.2363773688135455, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -44.91726939751192, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -2.2363773688135455, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.962082, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.217653, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 155, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 159, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 4, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2912283552300776, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2907127121317071, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12112988732679271, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.313744150651051, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.12113, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.688741, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 155, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 155, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79906, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000936926, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000842079, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000248759, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000842079, "design_powergrid__voltage__worst": 0.000842079, "design_powergrid__voltage__worst__net:VPWR": 1.79906, "design_powergrid__drop__worst": 0.000936926, "design_powergrid__drop__worst__net:VPWR": 0.000936926, "design_powergrid__voltage__worst__net:VGND": 0.000842079, "design_powergrid__drop__worst__net:VGND": 0.000842079, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000254, "ir__drop__worst": 0.000937, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}