-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Fri May  2 21:55:48 2025
-- Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_3_0/design_1_noc_tg_pmon_3_0_sim_netlist.vhdl
-- Design      : design_1_noc_tg_pmon_3_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvh1582-vsva3697-2MP-e-S
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
UyCWWcMezmLAHpDowUNzu8tDr1s2ab0s49TUFbL1lpEtvmNPp6uq+zCN3Tn3KVczEQlMw1A8PNRS
ev2uqjZkSqDHePQqB41rCtl1M1McR5CPkHG6XoWkMsWLiI+PN40edf2jhyIxONv98TrVRe1mZqkX
l/eJ+JfwN5CpKKrr4NA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JefitVZlZ3FMNOdBu+lkVLKkuOMazacq/FalI+qX0wZjAGV3uGWiofDy9tfoJvN5cMSBTt9kcML7
uC+XiLwp4h8uc8ymCk6l0F/X+011w+J0yNNXxgzyqjsXqjvBHXX9b4et4zL8Rt8mT/W5nHKmjPeo
kK0b6I3K8V4cc5atIrvzju90y/SgYsL0uJQQbEeWhGjZgqHKNfMKvau0tdR6CEWBPAqSyvRYJs3D
n4SOn1fTGd4UmL+a0DvCDpOZCkNyShcqUNv7m59MZaCPjQa6EUxNqzVA+d+gnl6qGRoyA4NWQfQH
YabbSPWMT138KuK2LYdJI4Mc5x1Y/LRI2nWFFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
IeA2bHpz/yvqkYoFNvXWOe5uvdev9J8O3zO1PsxGaqZc2IJIN74eUhjRj/Q+iNCyLiM2vY4lgODF
bLAxBx/KvRqlnozEW7e8hQkwLQKUAIQebfzeyPoL7rekWu04wsMmBj/eMnNJeK2TgBqxteUYZj5f
kDuocp6vKrORpv1SBBQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lleqt/VHBikST6NzZF4T4LbzTyAbZUtWAnX3UHvpoPFxlc1vM/hdVQA7oeA4rC853V+aDISX0REA
XwgKdw9/CnSGPj428JavD68zMnu/23PNsn7jT/3Obe8ZAXeBbGsM4Wosk1cSMcQysrrGbkd3iP78
yFat15NZyU8Iq4NL6KNynZ9qoCr9MC50DVu6n3RcxIcA9X1qAv267Sky+hUbFvXN2j9jCpnNy5Yk
Crh/x+jDBzHDvHDJLvo2X8NULJ791J+kEyzPIgfHKM9Z5Win3Isw8Ubih1CrBxyhnLIzRgxRt+QP
+Cyu4wvo0Ge56EAXM8nLKZbTfUc8SEmkU5VgAg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BiqZbVBvc9yXZl7x8uA8caz135KKQbLLZUfUnl9D/s11P7mIk70iOGJCTYORTZrFQEpBwlgwDNsb
MvJBNh5JS4je2z5kbol10YKpOYwAJ5b3JAqW46NIIJ6QhY95gF+aXoxXC2a0W1i064JGQDHZPSb5
lDBDHUPe+leJLFSAC0FFDcCUPVjxyOPzcFeRFZTkCng6qI1dXN09fB1QCDGeQ23tGkWNe4I7XVNy
3LRlrPue2dJH6gdLooCLKfekhMzEa5holt/WLlKJfQsA8MoMnQ8wcPvEubxtSOUbDgmgKc9VlNO0
tYQnr1FYvieocKspDF3FW0usTAKsyk5R8ji42A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gVMeYwpF9Zcj2ley5PIP34tE/OCAbIacjeV+GrM1tLsgDTfY7yPkJHnC5JqEzPK5qtBjyw4wwyAU
IGnTjI2JN1TgzldC+jZTHfy0VveSJb/vcETCSwhS2QCkgl1KYniF7XPKODeQzvpMsvlUGM9Txrcp
LfkS03QH/VWiMnqnHK1poG8lslfvQ2Soe4DCiTME7/x//aaGFDn7R0RGabXS2xSl0kND4urDptvx
KZG6gl0oPsiZc9s+0aaMFnRIz0sI/y6dtYNCbw+VZ1MalbbNvE5+a0Coq561mhnEd08epPYxLeET
FV1l86LBfo9vQ+58wUvLUS0UMcn0YqPgrpTidQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CcfVRR2xHAGKwG67D3vTmTxbsm4j++MDzGSAoN/BW8BKhS9tbpEyEPBFveR5Px6J/bS7c6BkA5Pl
0jsQyYNRHu16ci9dQ2cURBR3onQxCmPC7d9PMOL+94kr73DNTy2u1Y6y9C+SaRnqbqcC20eXCzFP
xCWPRBMyDd8plLXYAynYTDfH3Aik2BbroecM81J/sQ7m916hwE69AVAQsGrpKipx/pOfrgvNwECl
1YW2gvYfLcMvEl60m7qKU2fJB0bi8OF1SH/OUL6S1Z5X2UuCtNW1S3x4GWczHCxKMJ47TA4n9l6m
guxr2JHiCUyZqZ73HKsZmEn9NaddWWEBDQjUqg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iIZ70GOFfV68mmvcgMcObCVqTosSmuXAhdl1W5Za0aQ4ehwCLGaJT5M91JQiAoKgJAKFjCCstkOB
aPfaIA3jGRZOXbZnJBrjm+/wNsXTIv+SkQpNBOXF0oLAf+skRvIHjypAFZ7NLk+ibApPHSCL1ZI2
KIuFgbVunUJXopL7u72fQvjReIGUxtZ9IOhqi52gr65EJUjYq4sbdhtKxfUBG93ewjy/gT5o278z
ET8m2m4e2l1Mb7Q7+VPS7cmK/lzyxjddOix/3y+gPIY22mtT+KE7Un3HDC0ijXxPfng4n3gwAbCu
VTM7N8A3zFEd9A6qRhis8N+2aPkjFk4Uv3HdD4PaqUNQYJKVH4hvZ7Xzx3hHX4TbBm1hkV6Y7rzG
9oZfF7mXGD91rW7/dFImuTr3ClHMdIF6XCauiri8O+UKgVnaSBKXubvmybUW82hc2x5rJlO2gHn2
lQUnYyLCqeb8ENH5E26U07iEzacN7TJivIDorY7mgxVG99ykiFvhu8W9

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
p65I5fz6JWwL8uPg7/EhUdUns+WRNGw894FcSG86VqqsFUoeolUaXow2mOg1w7G0i4pv+XWxTUZ9
10fx5xV2h6F/NuMmzJy2tX27UqwlOOZbi8M+E802vbcaGotGVZ544aLmn60teU9p4VhoX43ru5nl
yloC7lYpRAkLi7PJs1UTaOb/w2Crw0NUouvJRRzp2XrB+jvHP7v9dNEkOqKIaUcbybbO7abC1No0
y2C5am2mfdLenZMo/8cCNMpj+ST/nUL6fWODXyalXLD9pGGa4pV8fueAYW9qD1ipSrq9eUG2RuBX
OywcyulXtEYcJiIBmlsx4it5K9UvBmOwa0Nzbw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4544)
`protect data_block
7dZCz3s+cW1ZRhx4emR75RSpVOFEERYR4VOqafUBDHtOnMcISQOPdL1rfEZNbFJSL6Q9c/6/KKH0
qhB9CPHrj4tyqF9o6hIZOIuQ3GjnXaLbsnx3oO93S426uaClbnOwM9CMl/nrYfinqI+2rpRRXCPY
cVmirzIStKKONZDih2/n73gaWCk/26lJWFXxVoiW1TvQH8KOV6meNW7LL35m63L/TjVPYb0MwFb6
Jz+pO7o83hHyHdFWYOoMfV3YYeUP95ghckea216hKNJ3Q2ztWjp84LNF+ZyOfDgOQDRdWr3FN/tN
Hh7dOTIKQXmkfjdGHLqN8X/qyBll8LV0fsoIXsREBizVsSwCsqHND0QHFlGt02VoXm6s7lTm/mR7
yAszzpDg37vXXFbvQoj2CG7c5Zc+gVqvUb29a7hoKdpbo/PGVZyysraFeSz5OrQYxr0Z+kMI+Pi+
aJ+SkDKPmuvrfERi+uwVnxjsvOs4h9I1A6+lVR1mi8JeBYgWuFbnNRhIoGjlFt5tTNQZpfTnaq8M
eU2EdF65GsGhJE+Nzbm2i3II17WNc9Qj68KFhlSqFKfSxdo7lA8knbGQWB2qVT449i97zNnxJ0Nn
a4DvAiKUYR3RiYUMWN7AbzKiWlioEHBE/to6dOcgzt4eH9iGzRDQcXl3GCDHmCG886tZOr7KLjKC
yYleOwwq1uXYEHesWqnQiNJ1O8C6oIWgWl9SBFplGt3X0DufX6UAX+RsJh8dvoyxZjvbfBhRRvHq
vDXuQxHalSaLNTt71owid4x+3IxaAkF1DkYLw3mF1ql3gf2I81wHyyDtQY3OdrPOqld/ipPTykDQ
2bCAYQaD+hBdMtVgSRlb9+709Ot3Om8xRbUVYKNsT5AluVhFo2KqFbxJm+8xRsSMmgj2+T6GEBiw
gctYUJLeoqCzIl8aVqYZS3QKrFcJ9Yk1UQN2TCQbnwIvRExNqm1j/86fw4f36yEgZn/L/+d2aawy
p4g9Hs0e23yY+szyjBfIsFu8GFzMvApDNFZUljpyKW5e6fhNPbGKxu9h/9tygEH1cGbvWB4wGpSV
Ajw0O8J8W0NnvarjdmOBE3l7u3uXQ33eOchJT+bNzC56Ro+ogVtPRFJkyHjp7rmXSo2qoZzlPyVh
nylhk0tJ/YxtVV7sbx+ifgLT8LVXWa7nqT4NXKNs7XmM4T99vOXy3e4JpNiXvLFk7ouJ/rmt6r71
VP2aqFNogTGZwJYt4X1ooE7qF3pYFcECLGsBdyRo+/LJAwT/h6M+AusbU0/6MBDb0xEEj/kBTAJV
tDbHwpEcGXWjT2OUh/Wman6MVIgED4jaUwJ2EFQ0klvJXHgz+DVB7Dn/jdy8tihDoMyNshdsZrnW
ETnqKQWhi0ruGR59wfFhjurd7vZ4zOmB36fY4slElfeZlFxAEBznHPGjYi+hzEoTG7zWO1iPAt1F
eY3qlUvYgEyHrvHYUaAHqgXwUAodeaGGEc2aUnh/7UXQyE14fJ1KXXB3DWaxA2G9oOwt48SfeVH8
zsJAdF1h6rzt8csO+e26AHFEwvs57ev6HZWUMEogrIIcRTF2LbIyqHzvC4p+bk9tU1tcAwYtVP7M
PC/NtblfHkl8qj5qSOQT6RY+3H7YDzkPy8KI+SOMARp6Pa38ZYD0nlj59mi5fFKeW8MOF6Lkn15p
YX1odeNPhisaz4ZJWJTXZatGs/DnLkxyNdMUhtl3jCFspigFyt51hUA3xsh3TLaYwvDB3siZDTVj
oW8C5Js1RGyYDsXUaXD8x6iJC9LCSSi9tK1RcLNgr8ITjPYFjwdyMokx6Rh17ULoZOojXNK+7k/Y
pbS9evBCqjtFnZOzbd5lNTVMreVGPVZd8TYthuO0moksAUZq4KRWGOqawtnIpMkQcigAJRqQhFZ7
zFN95CjHr/mW1xBOnz0t73o76fpMdzrYHwkfu9Vqv4MQn0twe08R23WVfB8SS5tD7nFJw9aWoVrn
kozguYy5/tvWH73JiwuMnGL2PVDpafbM6HCJYEVBCIRKfLb4NM3X7Ng3Et9eSHr1JONDV5y9fL5+
CD7JrKdXBD0iOlIiL38zUvB3/mKpv2olFy0eIY/2wgGLvIQtEy7b/UZXQIp1+11HWsEdaeo7woOO
z+TUAHvMZaYaJ+gu61aUCtdz4VB7+gnItzo0s81HFUz4jum+IXe+f746mELURu33kgW81tFVfxg2
ik4raszYvJrxlji5+bMZzBuKBF08dcWm0dacxBu0bDTDMXe/yK0kKQobmakYX0vOYKk5ttXs34ay
+GIZWVupZ/ZvWzC97c7/CcHRy0XiqGwp6TFzf7iT0n0vDtw5xFcWQGVXqbx1nSFuYIi3bOThT+u1
I5+BBB1dTGPa6e4dT0JMMH8+XQw+o46+f+/QPdLH+U0of3RLHm49x2/Hs/KE++FTx2O7fakIqhzK
cbVDFzYPdFBXDcQ1gAek3j5IA5v1VBGPnph3YgbwQjYmNTlC32c716RvPX/mwZlgVkzjQHCBlJ5N
SiwFbJBIMhutM0uAG1tnTskpq9fYviapMDHuC+IwpWlNt43udwQkT62i4O2zMmP5vL1aBrVYOqEx
Wp3r0PESDNRHXvWBBCtBCNxAUYYenmx8ZEx1IHudq3SfyHwD2DWRQQTt8q7kSlgwGML+/gUCu13y
eDHRgTiIRrD41IxAU5SYOYxSpcWYkn4XUYavHw76EGqyiY+Hmd8yvkFE91xnZqwyNQIDtKGvxYQe
kLjMtmTAlWE0ItS6dZSoA2le9vUHPCAivltaf+Ep9eokScWqakKWbbRNDjeWe9y+hFRDDjvu54VV
SYehHRAzBVMrkcQPyrjkrMOu4DoDbqq5vX09V4mpsEwmksuhi9SmYOaqZp/ZpmNccwk8WGY0EaC+
EYC3HwgGIwsCEVC28kTodKwGupkCvRuMpnRvkpQW8UbO3ZxyKSwUkyKrE8pxoiFVSq6KXxc7Ruh/
kwYD5KkTxYqwn6z+UhrxZk4Q/VaSTrvKCHxHEdZxbNkQmRwKwPBEkmhoxxHhIWO6JQA+JqsPIRjo
RLTmi0m3bK6zLdNqrRX9+QvLDbsZcglPTd1FxDlDfVfiHJBxDqhHYll3jWbaf/uG3JcHjqw021RL
wVAxZknLvqNuDsM3rkDnUTvxOpFIVWPZeXb9XKys6Yx68oxpnaT21BJRY4KIbiKTgx9ml7jASy/H
u946H4dutq3B3ZK3wuhh3dcOfwU8ADp3XIpNRaN9MGWXSK/tOGpxxpnP7Hdvm5j+qE/7GkrdSPtG
DAuF05zFJKHNd+5UHhRtREbRjXx06EVSdSUskL42WMvRe1JUIkyVUi/zZ7KMLHMguKomI5rkz735
o6bi3pQy3n62O3D9I2Ca9zYKJqdy1/PY+CKuJSgLg7rke92hqc+rraaWRUXr4ZCB6vgs7LozF8uz
g/bP8tzspa1sx0ns5ZUinFrQoI1rPqNW5vbh9a7PHCEvBKo0AVxUBtAZVrF6QRnRQ8tD29HP7Wwt
vGLxIlA6BJFx7GZHu6V1PN1P9bd39mv5HIz8DN4MseT3zpmV0uoL04CuS0kdM2kSYfiQOzdlgylz
qEiJBpMTJuFmSn+0cHMHqbScwk7Jz2dsmIR5cZeexQ0nBti411ZMrzxG3wPdO8Sxj1PcFDC+PDGF
IC1lly2D7u5Stf/7n7cG8RiiYd8x+XkXc3tvioh6tBmwxpEMu4LQJkeUUHUmp9gXRP0bJMg7v/K8
7Vp2QKQTdI2jOb7B0zrkJ2ra4dF91IYTwjWxgUUuhZWazfXUz1jiySqrgoqdavisdMNz1HHBT43F
zVLJod9fJFFPXcnmOyF+pskAUhrGEq5We/ESDxvKTieqb68+F0IfA9PZyTCOWPIntUMUF6ZYchqj
HEb+mBuEmFnAbsYOSBP1DfoFZ/r5rsD06MNWJ1WDaGP9gdcVJQS6DmkOXuz+rxAXpSp1/TXbDOeA
NuGjxYJWsUfwb0DXc8gNPq9vVIOyj2tlCqv9Nn9NEa8NY5cQnKU/89XbR/xp/KgdxG+LOf+ITfVG
TdkJkZJPVfB2G0lJX30vRzTNd88gcVP440/VczkL5AL6HMBTIH23FMWI36ho0QCQxAbT+OYvHpnd
idgwx8QgqupcKfZbm3J4h2nMS1UQB4MI0IXLLnjS4I7b2v5QF8Rt0MUqc2KaHhzH4XAj7L3f6leJ
r+OwIgbFlo83KG49nNqaSYGK5LgJdwX9wx9ROnDlGMAEBFoeTS8aKRkBNPI0vrQSdj3/zIUt2OSM
0J/uOxOgjjQhyIkr5RZjm+6jjjD2xiVqRlwFf6UcfCIZadymipyAWgg646QM/F/4LDRsJE46KVx1
QHScJtbZgOvjfnm/NG71AS/rGy02Bq7xKzzxiwPAUuu5Ex5ZtsE81bfIFpI6GFZFblq+yzBIk9Xg
BgvUC6ZAI+vvBDQyuwSAFwkzC1NR8pCw9S4h+XY2CoZJZVi5vgTU3tey9lYM9MUpa6LegpRr932z
a1BwPVJUfMfEXQSXvvtXTp97EAGci9da8KBhcwWguHgWzQYTTVYpwsoAUllbEa2EkHnHS4A9wwHa
7901Fj8o3hERBOG1/td82sfjZTLKAF+hV18CiGt0RucaW1+CUv+rWnFh8n1rlleoY0I3MS/9ZE7f
1xm8pyMeWPrCWxaR/JvNXVgZk4LWIGCkTh+4QCdzVP1hdbfOpgp64GeOdRngMxIAH4+agSsFoAOj
A3EzmBODAiFBRhyLKajzw9iZnE+xdbTkO9mzmeUtVU+5IVaYfDuaDSV+uNTYuClLpM5gTSPbnkeB
Dqv29ct+Iw7MVje7jad3GAsPSMFX9Qsgt09CxAVqYmx/Rq1yXSbJAJ569vKstFhUn3GeMmrdGGN/
LVP+wD/Lk+f+fYkaqr9PjQo1G16J1tmepKwRV3e0//rinOo8oBzbjcF1tV4C262FcEEh6X5RHr8K
ule9G5z8dpjRfNk5YWdOFrbpmHGDGveTmdRSUdcu47SdUPSSmlWl7BxhtDfrjXOS24ERE939hiYX
Q+i+5BDc3QmCPq7V6TWf4P6WDbi6JL/N7/uQqLSJkbgh7h1spf76f7ESs2POSv8wHdxrRyjkcZ4l
6nNoO2rks+esJhREMNbAMXra8frLZQCgBmMxrZ9u+Z5cOg56UjqMSIx11ZVFjaB4AuHB+BEPBARr
r2TikpTa8+Zfq+3f2XhU6IvmlRF8bhhd+T8mjG2YISE1Z0oIDlK3ExtDVNg3HGPOGiDnFKjciHFY
8EN5vHCTYxoSL6UCo6jclhzppSt2e9AX3NCsNPr2psNOvV0BzhboOaBQcJTQV2/YdUb3Ct8tptmm
00tDao1z1s6s96MovpWGvS3Z54n8M4myq6eAUn+9usNZE3wr7ke4+VejN9mw2xpQIx8IqTppaAMf
UecyyyMAF57Oz5xeoDL2Spt4L9HVwpYKiKcWqHmD+Zl+kyUHghq8EAc3s/ZVAhBw9GSdRRH0V4kX
F5/TiwevDbegLiaHJ46fai3qRKSkLQRKEybZTkZBqCAbKqGo/X0MtGLN56c9YJ3ocneW3dWJArNG
b9WrZwP8HrHVWspHVerFdr6nWo5JAB9eM5DCQR2RJTgktd+N5EZG150gEJLtHnLSvM+jcjkqU/Cf
ThDihVZiB1T3HE5K3d0c+bbdJfW60TBmfjrk3B3HznMW/yf1lYRz3fUL1NB1T1AVP682bj8W26xX
UGkLl7Cw8Qkfh7VOSuutmL2aFnSjH5snEUcN2Sp6sWf6wLS/dCc5K5S5oXF79jLSPUJPfzFcJIGd
Y+CBDqXHcu2jDmup1z/a10L+nfWn58WzzAb9ktmLOLQAKFktN5CGnxhJWBny2rrUGoPeJd9RnRvT
8V9Vf2JWS6wudipHQTR6lnJLKpLaROfl287bg6PI7gOMFlKKjWhF0nXu7rK+TT9DlPMILevN4Ohk
XAwxNQQ7DHKHIVX1ZyYnY8SEr7MKV8aaMzvacmsslSBgrWiPF5tUqVwOTY1aGqSQC0xNrv7RbMwf
yQ6qDvrswnmz6obn5bnRT9/Hlod+oSe4i+QB1UboGHBV13ExGhSPkNo=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_noc_tg_pmon_3_0 is
  port (
    axi_arst_n : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wlast : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wready : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : in STD_LOGIC;
    axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rlast : in STD_LOGIC;
    axi_rvalid : in STD_LOGIC;
    dummy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_noc_tg_pmon_3_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_noc_tg_pmon_3_0 : entity is "design_1_noc_tg_pmon_3_0,axi_pmon_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_noc_tg_pmon_3_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_noc_tg_pmon_3_0 : entity is "axi_pmon_v1_0_2,Vivado 2024.2";
end design_1_noc_tg_pmon_3_0;

architecture STRUCTURE of design_1_noc_tg_pmon_3_0 is
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 512;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 12;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 16;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 64;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 64;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 256;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_PROTOCOL : string;
  attribute C_AXI_PROTOCOL of inst : label is "AXI4";
  attribute PARAM_AXI_TG_ID : integer;
  attribute PARAM_AXI_TG_ID of inst : label is 3;
  attribute PRINT_LATENCIES : string;
  attribute PRINT_LATENCIES of inst : label is "OFF";
  attribute SIMULATION : string;
  attribute SIMULATION of inst : label is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute tCK : integer;
  attribute tCK of inst : label is 3333;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of axi_aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:S_AXIS, ASSOCIATED_RESET axi_arst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arst_n : signal is "xilinx.com:signal:reset:1.0 RST_N RST";
  attribute X_INTERFACE_MODE of axi_arst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_arst_n : signal is "XIL_INTERFACENAME RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_MODE of axi_awid : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.design_1_noc_tg_pmon_3_0_axi_pmon_v1_0_2
     port map (
      axi_aclk => '0',
      axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_arburst(1 downto 0) => B"00",
      axi_arcache(3 downto 0) => B"0000",
      axi_arid(6 downto 0) => B"0000000",
      axi_arlen(7 downto 0) => B"00000000",
      axi_arready => '0',
      axi_arsize(2 downto 0) => B"000",
      axi_arst_n => axi_arst_n,
      axi_arvalid => '0',
      axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_awburst(1 downto 0) => B"00",
      axi_awcache(3 downto 0) => B"0000",
      axi_awid(6 downto 0) => B"0000000",
      axi_awlen(7 downto 0) => B"00000000",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => '0',
      axi_awsize(2 downto 0) => B"000",
      axi_awvalid => '0',
      axi_bid(6 downto 0) => B"0000000",
      axi_bready => '0',
      axi_bresp(1 downto 0) => B"00",
      axi_bvalid => '0',
      axi_rdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_rid(6 downto 0) => B"0000000",
      axi_rlast => '0',
      axi_rready => '0',
      axi_rresp(1 downto 0) => B"00",
      axi_rvalid => '0',
      axi_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_wlast => '0',
      axi_wready => '0',
      axi_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_wvalid => '0',
      axis_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axis_tdest(11 downto 0) => B"000000000000",
      axis_tid(15 downto 0) => B"0000000000000000",
      axis_tkeep(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tlast => '0',
      axis_tready => '0',
      axis_tstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tuser(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tvalid => '0',
      dummy_out => dummy_out
    );
end STRUCTURE;
