/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module Q6bFSMnextstatelogic(y, w, Y2);
  input [3:1] y;
  wire [3:1] y;
  input w;
  wire w;
  output Y2;
  wire Y2;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [1:0] _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire [11:0] _18_;
  wire [3:0] _19_;
  wire [2:0] _20_;
  wire _21_;
  wire [2:0] next_state;
  assign _01_ = ~y[1];
  assign _00_ = ~y[2];
  assign _02_ = ~y[3];
  assign _18_[4] = w & _19_[1];
  assign _03_ = _01_ | y[2];
  assign _09_ = _03_ | _02_;
  assign _04_ = y[1] | y[2];
  assign _10_ = _04_ | _02_;
  assign _05_ = _01_ | _00_;
  assign _11_ = _05_ | y[3];
  assign _06_ = y[1] | _00_;
  assign _12_ = _06_ | y[3];
  assign _13_ = _03_ | y[3];
  assign _20_[1] = _18_[1] | _18_[4];
  assign _07_[0] = _18_[1] | _19_[1];
  assign _07_[1] = _19_[2] | _19_[3];
  assign _21_ = _07_[0] | _07_[1];
  assign _19_[1] = _15_ | _16_;
  assign _18_[1] = _14_ | _17_;
  assign _08_ = _04_ | y[3];
  assign _14_ = ~_09_;
  assign _15_ = ~_10_;
  assign _19_[2] = ~_11_;
  assign _16_ = ~_12_;
  assign _17_ = ~_13_;
  assign _19_[3] = ~_08_;
  assign Y2 = _21_ ? _20_[1] : 1'h0;
  assign { _18_[11:10], _18_[7:6], _18_[3:2] } = { 3'h0, _18_[8], _18_[4], 1'h0 };
  assign _19_[0] = _18_[1];
  assign next_state[1] = Y2;
endmodule
