Quartus Prime Archive log --	C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/__resonance_control_fpga_rev_pr.auto.qarlog

Archive:	C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/__resonance_control_fpga_rev_pr.auto.qar
Date:		Mon Aug  1 12:33:59 2022
Quartus Prime		18.1.0 Build 222 09/21/2018 SJ Pro Edition

	=========== Files Selected: ===========
ADT_CONTROL.vhd
ALTCLK_PLL.ip
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/epcs/altera_asmi_parallel_181/synth/epcs_altera_asmi_parallel_181_o677haq.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/epcs/epcs.cmp
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/epcs/epcs.qip
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/epcs/synth/epcs.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/fpga_tsd_int/altera_temp_sense_181/synth/altera_temp_sense.sdc
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/fpga_tsd_int/altera_temp_sense_181/synth/altera_temp_sense.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/fpga_tsd_int/fpga_tsd_int.cmp
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/fpga_tsd_int/fpga_tsd_int.qip
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/fpga_tsd_int/synth/fpga_tsd_int.vhd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_4_13_22_auto.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_4_21_22_auto.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_4_21b_22_auto.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_4_4_22_auto.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_4_7_22_auto.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_5_10_22_a_auto.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_5_17_22_auto.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_5_18_22_auto.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_5_19_22_auto.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_6_3_22_auto.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_6_3b_22_auto.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_7_26_22.jic
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_7_26_22_auto.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_7_26_22_b.jic
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_7_26_22_b_auto.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_res_dummy_sfp_test.jic
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/RES_res_dummy_sfp_test_auto.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/fiber_debug.stp
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/marvel_test.jic
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/marvel_test_auto.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/res_5_10.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/res_5_5.rpd
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/res_conv.cof
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/resonance_4_29_2021.map
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/resonance_control_fpga_rev_pr.cdf
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/resonance_control_fpga_rev_pr.done
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/resonance_control_fpga_rev_pr.flow.rpt
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/resonance_control_fpga_rev_pr.syn.rpt
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/resonance_control_fpga_rev_pr.syn.summary
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/resonance_control_fpga_rev_pr_3_31_21_fiber_debug.sof
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/output_files/stp1.stp
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/chitchat_rx.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/chitchat_tx.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/chitchat_txrx_wrap.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/comms_top_regbank.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/construct.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/construct_tx_table.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/crc16.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/crc8e_guts.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/data_xdomain.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/dec_8b10b.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/ds_clk_buf.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/enc_8b10b.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/ep_rx_pcs.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/ep_sync_detect.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/ep_tx_pcs.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/eth_gtx_bridge.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/ethernet_crc_add.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/flag_xdomain.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/gmii_link.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/gtx_eth_clks.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/hack_icmp_cksum.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/hello.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/mac_subset.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/mem_gateway.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/multi_sampler.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/negotiate.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/ones_chksum.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/patt_gen.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/pbuf_writer.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/precog.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/qgtx_reset_fsm.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/qgtx_wrap.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/reg_delay.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/rtefi_blob.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/rtefi_center.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/scanner.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/speed_test.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/test_tx_mac.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/udp_port_cam.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/pkg_comms_top/xformer.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/remote_download/altera_remote_update_181/synth/remote_download_altera_remote_update_181_gv7a2jq.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/remote_download/altera_remote_update_core_181/synth/altera_remote_update_core.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/remote_download/remote_download.cmp
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/remote_download/remote_download.qip
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/remote_download/synth/remote_download.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/resonance_control_fpga_rev_pr.qpf
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/a10_avmm_h.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/alt_xcvr_arbiter.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/alt_xcvr_native_avmm_csr.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/alt_xcvr_native_odi_accel.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/alt_xcvr_native_pipe_retry.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/alt_xcvr_native_prbs_accum.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_arb.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_2vscxii.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/alt_xcvr_resync.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_functions_h.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/altera_xcvr_native_pcie_dfe_ip.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/altera_xcvr_native_pcie_dfe_params_h.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/pcie_mgmt_commands_h.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/pcie_mgmt_cpu.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/pcie_mgmt_functions_h.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/pcie_mgmt_master.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/pcie_mgmt_program.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/plain_files.txt
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/transceiver_phy_wrap_altera_xcvr_native_a10_181_2vscxii.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/twentynm_pma.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/twentynm_xcvr_avmm.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/synth/transceiver_phy_wrap.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/transceiver_phy_wrap.cmp
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transceiver_phy_wrap/transceiver_phy_wrap.qip
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transeiver_phy_rst/altera_xcvr_reset_control_181/synth/alt_xcvr_reset_counter.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transeiver_phy_rst/altera_xcvr_reset_control_181/synth/alt_xcvr_resync.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transeiver_phy_rst/altera_xcvr_reset_control_181/synth/altera_xcvr_functions.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transeiver_phy_rst/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transeiver_phy_rst/altera_xcvr_reset_control_181/synth/plain_files.txt
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transeiver_phy_rst/synth/transeiver_phy_rst.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transeiver_phy_rst/transeiver_phy_rst.cmp
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/transeiver_phy_rst/transeiver_phy_rst.qip
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/xcvr_phy_pll/altera_xcvr_atx_pll_a10_181/synth/a10_avmm_h.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/xcvr_phy_pll/altera_xcvr_atx_pll_a10_181/synth/a10_xcvr_atx_pll.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/xcvr_phy_pll/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_arbiter.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/xcvr_phy_pll/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_arb.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/xcvr_phy_pll/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_opt_logic_5jqw6kq.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/xcvr_phy_pll/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/xcvr_phy_pll/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/xcvr_phy_pll/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_resync.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/xcvr_phy_pll/altera_xcvr_atx_pll_a10_181/synth/altera_xcvr_native_a10_functions_h.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/xcvr_phy_pll/altera_xcvr_atx_pll_a10_181/synth/plain_files.txt
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/xcvr_phy_pll/altera_xcvr_atx_pll_a10_181/synth/twentynm_xcvr_avmm.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/xcvr_phy_pll/altera_xcvr_atx_pll_a10_181/synth/xcvr_phy_pll_altera_xcvr_atx_pll_a10_181_5jqw6kq.sv
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/xcvr_phy_pll/synth/xcvr_phy_pll.v
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/xcvr_phy_pll/xcvr_phy_pll.cmp
C:/intelFPGA_pro/18.1/PROJECTS/RES_CTRL_LLRF3_rev_1/xcvr_phy_pll/xcvr_phy_pll.qip
COMPONENTS.vhd
DATA_SELECT.vhd
EEPROM_CONTROL.vhd
FCC_DATA_ACQ.vhd
FCC_DATA_ACQ_FIBER_CONTROL.vhd
FCC_DATA_IN.vhd
FCC_DATA_OUT.vhd
FIBER_CONTROL.vhd
FIFO.ip
Hearbeat_FP.tdf
Heartbeat.tdf
Heartbeat_FP.vhd
Heartbeat_ISA.tdf
Heartbeat_ISA.vhd
LED_CONTROL.vhd
Motion_control.vhd
PLL_125_to_50.ip
PLL_main.ip
PLL_stepper.ip
POLYNOMIAL_DIVISION.vhd
RAM_2_PORT.ip
TMC2660.vhd
c:/intelfpga_pro/18.1/quartus/bin64/assignment_defaults.qdf
cyclone.v
cyclone10gx_main.sdc
dpram.v
gen_i2c.vhd
i2c.vhd
isa_bus.vhd
regs.vhd
res_5_5_22t.sdc
resets.vhd
resonance_control_fpga_rev_pr.out.sdc
resonance_control_fpga_rev_pr.qsf
resonance_control_fpga_rev_pr.vhd
serv_req_info.txt
stepper_driver.vhd
stp_temp.stp
stp_udp_accel.stp
stp_udp_fifo.stp
tca9534_i2c.vhd
udp_com.v
	======= Total: 180 files to archive =======

	================ Status: ===============
All files archived successfully.
