Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  4 15:38:09 2023
| Host         : Yongjing-Victus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clock0/NEW_CLK_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: pt_block_reg[0]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: pt_block_reg[1]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: pt_block_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: t_block_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: t_block_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: t_block_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 336 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.288      -94.074                     45                  709        0.173        0.000                      0                  709        4.500        0.000                       0                   560  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.288      -94.074                     45                  709        0.173        0.000                      0                  709        4.500        0.000                       0                   560  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           45  Failing Endpoints,  Worst Slack       -3.288ns,  Total Violation      -94.074ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.288ns  (required time - arrival time)
  Source:                 rand_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.259ns  (logic 6.425ns (48.457%)  route 6.834ns (51.543%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.084    CLOCK_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  rand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  rand_reg[4]/Q
                         net (fo=69, routed)          0.714     6.254    rand[4]
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  rand[2]_i_53/O
                         net (fo=4, routed)           0.802     7.180    rand[2]_i_53_n_2
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.700 r  rand_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.700    rand_reg[2]_i_127_n_2
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.817 r  rand_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.817    rand_reg[2]_i_100_n_2
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.934 r  rand_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.934    rand_reg[2]_i_84_n_2
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.257 r  rand_reg[6]_i_39/O[1]
                         net (fo=3, routed)           0.833     9.090    rand_reg[6]_i_39_n_8
    SLICE_X45Y43         LUT3 (Prop_lut3_I1_O)        0.306     9.396 r  rand[2]_i_37/O
                         net (fo=1, routed)           0.633    10.029    rand[2]_i_37_n_2
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.427 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.427    rand_reg[2]_i_21_n_2
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  rand_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.541    rand_reg[6]_i_11_n_2
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.780 r  rand_reg[10]_i_11/O[2]
                         net (fo=3, routed)           0.595    11.375    rand_reg[10]_i_11_n_7
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.302    11.677 r  rand[6]_i_3/O
                         net (fo=1, routed)           0.756    12.433    rand[6]_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.829 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.829    rand_reg[6]_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.946 r  rand_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.946    rand_reg[10]_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.185 r  rand_reg[14]_i_2/O[2]
                         net (fo=5, routed)           0.637    13.822    rand_reg[14]_i_2_n_7
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.301    14.123 r  rand[28]_i_100/O
                         net (fo=1, routed)           0.000    14.123    rand[28]_i_100_n_2
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.655 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.655    rand_reg[28]_i_80_n_2
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.968 r  rand_reg[28]_i_63/O[3]
                         net (fo=3, routed)           0.785    15.752    rand_reg[28]_i_63_n_6
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.306    16.058 r  rand[28]_i_61/O
                         net (fo=1, routed)           0.000    16.058    rand[28]_i_61_n_2
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.608 r  rand_reg[28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.608    rand_reg[28]_i_21_n_2
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_2
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          1.080    18.031    rand_reg[28]_i_4_n_3
    SLICE_X36Y41         LUT4 (Prop_lut4_I1_O)        0.313    18.344 r  rand[13]_i_1/O
                         net (fo=1, routed)           0.000    18.344    rand[13]_i_1_n_2
    SLICE_X36Y41         FDSE                                         r  rand_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.444    14.785    CLOCK_IBUF_BUFG
    SLICE_X36Y41         FDSE                                         r  rand_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDSE (Setup_fdse_C_D)        0.031    15.056    rand_reg[13]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -18.344    
  -------------------------------------------------------------------
                         slack                                 -3.288    

Slack (VIOLATED) :        -3.288ns  (required time - arrival time)
  Source:                 rand_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.303ns  (logic 6.425ns (48.297%)  route 6.878ns (51.703%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.084    CLOCK_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  rand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  rand_reg[4]/Q
                         net (fo=69, routed)          0.714     6.254    rand[4]
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  rand[2]_i_53/O
                         net (fo=4, routed)           0.802     7.180    rand[2]_i_53_n_2
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.700 r  rand_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.700    rand_reg[2]_i_127_n_2
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.817 r  rand_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.817    rand_reg[2]_i_100_n_2
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.934 r  rand_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.934    rand_reg[2]_i_84_n_2
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.257 r  rand_reg[6]_i_39/O[1]
                         net (fo=3, routed)           0.833     9.090    rand_reg[6]_i_39_n_8
    SLICE_X45Y43         LUT3 (Prop_lut3_I1_O)        0.306     9.396 r  rand[2]_i_37/O
                         net (fo=1, routed)           0.633    10.029    rand[2]_i_37_n_2
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.427 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.427    rand_reg[2]_i_21_n_2
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  rand_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.541    rand_reg[6]_i_11_n_2
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.780 r  rand_reg[10]_i_11/O[2]
                         net (fo=3, routed)           0.595    11.375    rand_reg[10]_i_11_n_7
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.302    11.677 r  rand[6]_i_3/O
                         net (fo=1, routed)           0.756    12.433    rand[6]_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.829 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.829    rand_reg[6]_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.946 r  rand_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.946    rand_reg[10]_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.185 r  rand_reg[14]_i_2/O[2]
                         net (fo=5, routed)           0.637    13.822    rand_reg[14]_i_2_n_7
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.301    14.123 r  rand[28]_i_100/O
                         net (fo=1, routed)           0.000    14.123    rand[28]_i_100_n_2
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.655 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.655    rand_reg[28]_i_80_n_2
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.968 r  rand_reg[28]_i_63/O[3]
                         net (fo=3, routed)           0.785    15.752    rand_reg[28]_i_63_n_6
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.306    16.058 r  rand[28]_i_61/O
                         net (fo=1, routed)           0.000    16.058    rand[28]_i_61_n_2
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.608 r  rand_reg[28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.608    rand_reg[28]_i_21_n_2
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_2
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          1.124    18.074    rand_reg[28]_i_4_n_3
    SLICE_X38Y38         LUT4 (Prop_lut4_I1_O)        0.313    18.387 r  rand[5]_i_1/O
                         net (fo=1, routed)           0.000    18.387    rand[5]_i_1_n_2
    SLICE_X38Y38         FDRE                                         r  rand_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.442    14.783    CLOCK_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  rand_reg[5]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X38Y38         FDRE (Setup_fdre_C_D)        0.077    15.100    rand_reg[5]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -18.387    
  -------------------------------------------------------------------
                         slack                                 -3.288    

Slack (VIOLATED) :        -3.249ns  (required time - arrival time)
  Source:                 rand_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.219ns  (logic 6.425ns (48.606%)  route 6.794ns (51.394%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.084    CLOCK_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  rand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  rand_reg[4]/Q
                         net (fo=69, routed)          0.714     6.254    rand[4]
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  rand[2]_i_53/O
                         net (fo=4, routed)           0.802     7.180    rand[2]_i_53_n_2
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.700 r  rand_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.700    rand_reg[2]_i_127_n_2
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.817 r  rand_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.817    rand_reg[2]_i_100_n_2
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.934 r  rand_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.934    rand_reg[2]_i_84_n_2
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.257 r  rand_reg[6]_i_39/O[1]
                         net (fo=3, routed)           0.833     9.090    rand_reg[6]_i_39_n_8
    SLICE_X45Y43         LUT3 (Prop_lut3_I1_O)        0.306     9.396 r  rand[2]_i_37/O
                         net (fo=1, routed)           0.633    10.029    rand[2]_i_37_n_2
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.427 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.427    rand_reg[2]_i_21_n_2
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  rand_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.541    rand_reg[6]_i_11_n_2
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.780 r  rand_reg[10]_i_11/O[2]
                         net (fo=3, routed)           0.595    11.375    rand_reg[10]_i_11_n_7
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.302    11.677 r  rand[6]_i_3/O
                         net (fo=1, routed)           0.756    12.433    rand[6]_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.829 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.829    rand_reg[6]_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.946 r  rand_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.946    rand_reg[10]_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.185 r  rand_reg[14]_i_2/O[2]
                         net (fo=5, routed)           0.637    13.822    rand_reg[14]_i_2_n_7
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.301    14.123 r  rand[28]_i_100/O
                         net (fo=1, routed)           0.000    14.123    rand[28]_i_100_n_2
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.655 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.655    rand_reg[28]_i_80_n_2
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.968 r  rand_reg[28]_i_63/O[3]
                         net (fo=3, routed)           0.785    15.752    rand_reg[28]_i_63_n_6
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.306    16.058 r  rand[28]_i_61/O
                         net (fo=1, routed)           0.000    16.058    rand[28]_i_61_n_2
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.608 r  rand_reg[28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.608    rand_reg[28]_i_21_n_2
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_2
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          1.040    17.990    rand_reg[28]_i_4_n_3
    SLICE_X39Y38         LUT4 (Prop_lut4_I1_O)        0.313    18.303 r  rand[0]_i_1/O
                         net (fo=1, routed)           0.000    18.303    rand[0]_i_1_n_2
    SLICE_X39Y38         FDSE                                         r  rand_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.442    14.783    CLOCK_IBUF_BUFG
    SLICE_X39Y38         FDSE                                         r  rand_reg[0]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X39Y38         FDSE (Setup_fdse_C_D)        0.031    15.054    rand_reg[0]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -18.303    
  -------------------------------------------------------------------
                         slack                                 -3.249    

Slack (VIOLATED) :        -3.216ns  (required time - arrival time)
  Source:                 rand_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.172ns  (logic 6.425ns (48.779%)  route 6.747ns (51.221%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.084    CLOCK_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  rand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  rand_reg[4]/Q
                         net (fo=69, routed)          0.714     6.254    rand[4]
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  rand[2]_i_53/O
                         net (fo=4, routed)           0.802     7.180    rand[2]_i_53_n_2
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.700 r  rand_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.700    rand_reg[2]_i_127_n_2
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.817 r  rand_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.817    rand_reg[2]_i_100_n_2
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.934 r  rand_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.934    rand_reg[2]_i_84_n_2
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.257 r  rand_reg[6]_i_39/O[1]
                         net (fo=3, routed)           0.833     9.090    rand_reg[6]_i_39_n_8
    SLICE_X45Y43         LUT3 (Prop_lut3_I1_O)        0.306     9.396 r  rand[2]_i_37/O
                         net (fo=1, routed)           0.633    10.029    rand[2]_i_37_n_2
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.427 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.427    rand_reg[2]_i_21_n_2
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  rand_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.541    rand_reg[6]_i_11_n_2
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.780 r  rand_reg[10]_i_11/O[2]
                         net (fo=3, routed)           0.595    11.375    rand_reg[10]_i_11_n_7
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.302    11.677 r  rand[6]_i_3/O
                         net (fo=1, routed)           0.756    12.433    rand[6]_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.829 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.829    rand_reg[6]_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.946 r  rand_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.946    rand_reg[10]_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.185 r  rand_reg[14]_i_2/O[2]
                         net (fo=5, routed)           0.637    13.822    rand_reg[14]_i_2_n_7
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.301    14.123 r  rand[28]_i_100/O
                         net (fo=1, routed)           0.000    14.123    rand[28]_i_100_n_2
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.655 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.655    rand_reg[28]_i_80_n_2
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.968 r  rand_reg[28]_i_63/O[3]
                         net (fo=3, routed)           0.785    15.752    rand_reg[28]_i_63_n_6
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.306    16.058 r  rand[28]_i_61/O
                         net (fo=1, routed)           0.000    16.058    rand[28]_i_61_n_2
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.608 r  rand_reg[28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.608    rand_reg[28]_i_21_n_2
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_2
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          0.993    17.943    rand_reg[28]_i_4_n_3
    SLICE_X41Y36         LUT4 (Prop_lut4_I1_O)        0.313    18.256 r  rand[2]_i_1/O
                         net (fo=1, routed)           0.000    18.256    rand[2]_i_1_n_2
    SLICE_X41Y36         FDRE                                         r  rand_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.442    14.783    CLOCK_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  rand_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.032    15.040    rand_reg[2]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -18.256    
  -------------------------------------------------------------------
                         slack                                 -3.216    

Slack (VIOLATED) :        -3.208ns  (required time - arrival time)
  Source:                 rand_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.226ns  (logic 6.425ns (48.579%)  route 6.801ns (51.421%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.084    CLOCK_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  rand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  rand_reg[4]/Q
                         net (fo=69, routed)          0.714     6.254    rand[4]
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  rand[2]_i_53/O
                         net (fo=4, routed)           0.802     7.180    rand[2]_i_53_n_2
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.700 r  rand_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.700    rand_reg[2]_i_127_n_2
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.817 r  rand_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.817    rand_reg[2]_i_100_n_2
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.934 r  rand_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.934    rand_reg[2]_i_84_n_2
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.257 r  rand_reg[6]_i_39/O[1]
                         net (fo=3, routed)           0.833     9.090    rand_reg[6]_i_39_n_8
    SLICE_X45Y43         LUT3 (Prop_lut3_I1_O)        0.306     9.396 r  rand[2]_i_37/O
                         net (fo=1, routed)           0.633    10.029    rand[2]_i_37_n_2
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.427 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.427    rand_reg[2]_i_21_n_2
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  rand_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.541    rand_reg[6]_i_11_n_2
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.780 r  rand_reg[10]_i_11/O[2]
                         net (fo=3, routed)           0.595    11.375    rand_reg[10]_i_11_n_7
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.302    11.677 r  rand[6]_i_3/O
                         net (fo=1, routed)           0.756    12.433    rand[6]_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.829 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.829    rand_reg[6]_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.946 r  rand_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.946    rand_reg[10]_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.185 r  rand_reg[14]_i_2/O[2]
                         net (fo=5, routed)           0.637    13.822    rand_reg[14]_i_2_n_7
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.301    14.123 r  rand[28]_i_100/O
                         net (fo=1, routed)           0.000    14.123    rand[28]_i_100_n_2
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.655 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.655    rand_reg[28]_i_80_n_2
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.968 r  rand_reg[28]_i_63/O[3]
                         net (fo=3, routed)           0.785    15.752    rand_reg[28]_i_63_n_6
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.306    16.058 r  rand[28]_i_61/O
                         net (fo=1, routed)           0.000    16.058    rand[28]_i_61_n_2
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.608 r  rand_reg[28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.608    rand_reg[28]_i_21_n_2
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_2
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          1.047    17.997    rand_reg[28]_i_4_n_3
    SLICE_X38Y38         LUT4 (Prop_lut4_I1_O)        0.313    18.310 r  rand[1]_i_1/O
                         net (fo=1, routed)           0.000    18.310    rand[1]_i_1_n_2
    SLICE_X38Y38         FDRE                                         r  rand_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.442    14.783    CLOCK_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  rand_reg[1]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X38Y38         FDRE (Setup_fdre_C_D)        0.079    15.102    rand_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -18.310    
  -------------------------------------------------------------------
                         slack                                 -3.208    

Slack (VIOLATED) :        -3.201ns  (required time - arrival time)
  Source:                 rand_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.172ns  (logic 6.425ns (48.779%)  route 6.747ns (51.221%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.084    CLOCK_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  rand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  rand_reg[4]/Q
                         net (fo=69, routed)          0.714     6.254    rand[4]
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  rand[2]_i_53/O
                         net (fo=4, routed)           0.802     7.180    rand[2]_i_53_n_2
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.700 r  rand_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.700    rand_reg[2]_i_127_n_2
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.817 r  rand_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.817    rand_reg[2]_i_100_n_2
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.934 r  rand_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.934    rand_reg[2]_i_84_n_2
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.257 r  rand_reg[6]_i_39/O[1]
                         net (fo=3, routed)           0.833     9.090    rand_reg[6]_i_39_n_8
    SLICE_X45Y43         LUT3 (Prop_lut3_I1_O)        0.306     9.396 r  rand[2]_i_37/O
                         net (fo=1, routed)           0.633    10.029    rand[2]_i_37_n_2
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.427 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.427    rand_reg[2]_i_21_n_2
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  rand_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.541    rand_reg[6]_i_11_n_2
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.780 r  rand_reg[10]_i_11/O[2]
                         net (fo=3, routed)           0.595    11.375    rand_reg[10]_i_11_n_7
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.302    11.677 r  rand[6]_i_3/O
                         net (fo=1, routed)           0.756    12.433    rand[6]_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.829 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.829    rand_reg[6]_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.946 r  rand_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.946    rand_reg[10]_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.185 r  rand_reg[14]_i_2/O[2]
                         net (fo=5, routed)           0.637    13.822    rand_reg[14]_i_2_n_7
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.301    14.123 r  rand[28]_i_100/O
                         net (fo=1, routed)           0.000    14.123    rand[28]_i_100_n_2
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.655 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.655    rand_reg[28]_i_80_n_2
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.968 r  rand_reg[28]_i_63/O[3]
                         net (fo=3, routed)           0.785    15.752    rand_reg[28]_i_63_n_6
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.306    16.058 r  rand[28]_i_61/O
                         net (fo=1, routed)           0.000    16.058    rand[28]_i_61_n_2
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.608 r  rand_reg[28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.608    rand_reg[28]_i_21_n_2
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_2
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          0.993    17.943    rand_reg[28]_i_4_n_3
    SLICE_X36Y38         LUT4 (Prop_lut4_I1_O)        0.313    18.256 r  rand[8]_i_1/O
                         net (fo=1, routed)           0.000    18.256    rand[8]_i_1_n_2
    SLICE_X36Y38         FDSE                                         r  rand_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.442    14.783    CLOCK_IBUF_BUFG
    SLICE_X36Y38         FDSE                                         r  rand_reg[8]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X36Y38         FDSE (Setup_fdse_C_D)        0.032    15.055    rand_reg[8]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -18.256    
  -------------------------------------------------------------------
                         slack                                 -3.201    

Slack (VIOLATED) :        -3.188ns  (required time - arrival time)
  Source:                 rand_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 6.425ns (48.834%)  route 6.732ns (51.166%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.084    CLOCK_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  rand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  rand_reg[4]/Q
                         net (fo=69, routed)          0.714     6.254    rand[4]
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  rand[2]_i_53/O
                         net (fo=4, routed)           0.802     7.180    rand[2]_i_53_n_2
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.700 r  rand_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.700    rand_reg[2]_i_127_n_2
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.817 r  rand_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.817    rand_reg[2]_i_100_n_2
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.934 r  rand_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.934    rand_reg[2]_i_84_n_2
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.257 r  rand_reg[6]_i_39/O[1]
                         net (fo=3, routed)           0.833     9.090    rand_reg[6]_i_39_n_8
    SLICE_X45Y43         LUT3 (Prop_lut3_I1_O)        0.306     9.396 r  rand[2]_i_37/O
                         net (fo=1, routed)           0.633    10.029    rand[2]_i_37_n_2
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.427 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.427    rand_reg[2]_i_21_n_2
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  rand_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.541    rand_reg[6]_i_11_n_2
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.780 r  rand_reg[10]_i_11/O[2]
                         net (fo=3, routed)           0.595    11.375    rand_reg[10]_i_11_n_7
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.302    11.677 r  rand[6]_i_3/O
                         net (fo=1, routed)           0.756    12.433    rand[6]_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.829 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.829    rand_reg[6]_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.946 r  rand_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.946    rand_reg[10]_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.185 r  rand_reg[14]_i_2/O[2]
                         net (fo=5, routed)           0.637    13.822    rand_reg[14]_i_2_n_7
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.301    14.123 r  rand[28]_i_100/O
                         net (fo=1, routed)           0.000    14.123    rand[28]_i_100_n_2
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.655 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.655    rand_reg[28]_i_80_n_2
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.968 r  rand_reg[28]_i_63/O[3]
                         net (fo=3, routed)           0.785    15.752    rand_reg[28]_i_63_n_6
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.306    16.058 r  rand[28]_i_61/O
                         net (fo=1, routed)           0.000    16.058    rand[28]_i_61_n_2
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.608 r  rand_reg[28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.608    rand_reg[28]_i_21_n_2
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_2
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          0.978    17.928    rand_reg[28]_i_4_n_3
    SLICE_X36Y39         LUT4 (Prop_lut4_I1_O)        0.313    18.241 r  rand[3]_i_1/O
                         net (fo=1, routed)           0.000    18.241    rand[3]_i_1_n_2
    SLICE_X36Y39         FDRE                                         r  rand_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.443    14.784    CLOCK_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  rand_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)        0.029    15.053    rand_reg[3]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -18.241    
  -------------------------------------------------------------------
                         slack                                 -3.188    

Slack (VIOLATED) :        -3.145ns  (required time - arrival time)
  Source:                 rand_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.115ns  (logic 6.425ns (48.989%)  route 6.690ns (51.011%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.084    CLOCK_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  rand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  rand_reg[4]/Q
                         net (fo=69, routed)          0.714     6.254    rand[4]
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  rand[2]_i_53/O
                         net (fo=4, routed)           0.802     7.180    rand[2]_i_53_n_2
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.700 r  rand_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.700    rand_reg[2]_i_127_n_2
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.817 r  rand_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.817    rand_reg[2]_i_100_n_2
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.934 r  rand_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.934    rand_reg[2]_i_84_n_2
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.257 r  rand_reg[6]_i_39/O[1]
                         net (fo=3, routed)           0.833     9.090    rand_reg[6]_i_39_n_8
    SLICE_X45Y43         LUT3 (Prop_lut3_I1_O)        0.306     9.396 r  rand[2]_i_37/O
                         net (fo=1, routed)           0.633    10.029    rand[2]_i_37_n_2
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.427 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.427    rand_reg[2]_i_21_n_2
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  rand_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.541    rand_reg[6]_i_11_n_2
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.780 r  rand_reg[10]_i_11/O[2]
                         net (fo=3, routed)           0.595    11.375    rand_reg[10]_i_11_n_7
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.302    11.677 r  rand[6]_i_3/O
                         net (fo=1, routed)           0.756    12.433    rand[6]_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.829 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.829    rand_reg[6]_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.946 r  rand_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.946    rand_reg[10]_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.185 r  rand_reg[14]_i_2/O[2]
                         net (fo=5, routed)           0.637    13.822    rand_reg[14]_i_2_n_7
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.301    14.123 r  rand[28]_i_100/O
                         net (fo=1, routed)           0.000    14.123    rand[28]_i_100_n_2
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.655 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.655    rand_reg[28]_i_80_n_2
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.968 r  rand_reg[28]_i_63/O[3]
                         net (fo=3, routed)           0.785    15.752    rand_reg[28]_i_63_n_6
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.306    16.058 r  rand[28]_i_61/O
                         net (fo=1, routed)           0.000    16.058    rand[28]_i_61_n_2
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.608 r  rand_reg[28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.608    rand_reg[28]_i_21_n_2
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_2
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          0.936    17.886    rand_reg[28]_i_4_n_3
    SLICE_X39Y38         LUT4 (Prop_lut4_I1_O)        0.313    18.199 r  rand[7]_i_1/O
                         net (fo=1, routed)           0.000    18.199    rand[7]_i_1_n_2
    SLICE_X39Y38         FDSE                                         r  rand_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.442    14.783    CLOCK_IBUF_BUFG
    SLICE_X39Y38         FDSE                                         r  rand_reg[7]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X39Y38         FDSE (Setup_fdse_C_D)        0.031    15.054    rand_reg[7]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -18.199    
  -------------------------------------------------------------------
                         slack                                 -3.145    

Slack (VIOLATED) :        -3.136ns  (required time - arrival time)
  Source:                 rand_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.104ns  (logic 6.425ns (49.030%)  route 6.679ns (50.970%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.084    CLOCK_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  rand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  rand_reg[4]/Q
                         net (fo=69, routed)          0.714     6.254    rand[4]
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  rand[2]_i_53/O
                         net (fo=4, routed)           0.802     7.180    rand[2]_i_53_n_2
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.700 r  rand_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.700    rand_reg[2]_i_127_n_2
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.817 r  rand_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.817    rand_reg[2]_i_100_n_2
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.934 r  rand_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.934    rand_reg[2]_i_84_n_2
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.257 r  rand_reg[6]_i_39/O[1]
                         net (fo=3, routed)           0.833     9.090    rand_reg[6]_i_39_n_8
    SLICE_X45Y43         LUT3 (Prop_lut3_I1_O)        0.306     9.396 r  rand[2]_i_37/O
                         net (fo=1, routed)           0.633    10.029    rand[2]_i_37_n_2
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.427 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.427    rand_reg[2]_i_21_n_2
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  rand_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.541    rand_reg[6]_i_11_n_2
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.780 r  rand_reg[10]_i_11/O[2]
                         net (fo=3, routed)           0.595    11.375    rand_reg[10]_i_11_n_7
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.302    11.677 r  rand[6]_i_3/O
                         net (fo=1, routed)           0.756    12.433    rand[6]_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.829 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.829    rand_reg[6]_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.946 r  rand_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.946    rand_reg[10]_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.185 r  rand_reg[14]_i_2/O[2]
                         net (fo=5, routed)           0.637    13.822    rand_reg[14]_i_2_n_7
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.301    14.123 r  rand[28]_i_100/O
                         net (fo=1, routed)           0.000    14.123    rand[28]_i_100_n_2
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.655 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.655    rand_reg[28]_i_80_n_2
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.968 r  rand_reg[28]_i_63/O[3]
                         net (fo=3, routed)           0.785    15.752    rand_reg[28]_i_63_n_6
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.306    16.058 r  rand[28]_i_61/O
                         net (fo=1, routed)           0.000    16.058    rand[28]_i_61_n_2
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.608 r  rand_reg[28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.608    rand_reg[28]_i_21_n_2
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_2
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          0.925    17.876    rand_reg[28]_i_4_n_3
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.313    18.189 r  rand[6]_i_1/O
                         net (fo=1, routed)           0.000    18.189    rand[6]_i_1_n_2
    SLICE_X39Y39         FDRE                                         r  rand_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.443    14.784    CLOCK_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  rand_reg[6]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.029    15.053    rand_reg[6]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -18.189    
  -------------------------------------------------------------------
                         slack                                 -3.136    

Slack (VIOLATED) :        -3.106ns  (required time - arrival time)
  Source:                 rand_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.971ns  (logic 6.425ns (49.532%)  route 6.546ns (50.468%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.084    CLOCK_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  rand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  rand_reg[4]/Q
                         net (fo=69, routed)          0.714     6.254    rand[4]
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  rand[2]_i_53/O
                         net (fo=4, routed)           0.802     7.180    rand[2]_i_53_n_2
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.700 r  rand_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.700    rand_reg[2]_i_127_n_2
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.817 r  rand_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.817    rand_reg[2]_i_100_n_2
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.934 r  rand_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.934    rand_reg[2]_i_84_n_2
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.257 r  rand_reg[6]_i_39/O[1]
                         net (fo=3, routed)           0.833     9.090    rand_reg[6]_i_39_n_8
    SLICE_X45Y43         LUT3 (Prop_lut3_I1_O)        0.306     9.396 r  rand[2]_i_37/O
                         net (fo=1, routed)           0.633    10.029    rand[2]_i_37_n_2
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.427 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.427    rand_reg[2]_i_21_n_2
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  rand_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.541    rand_reg[6]_i_11_n_2
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.780 r  rand_reg[10]_i_11/O[2]
                         net (fo=3, routed)           0.595    11.375    rand_reg[10]_i_11_n_7
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.302    11.677 r  rand[6]_i_3/O
                         net (fo=1, routed)           0.756    12.433    rand[6]_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.829 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.829    rand_reg[6]_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.946 r  rand_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.946    rand_reg[10]_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.185 r  rand_reg[14]_i_2/O[2]
                         net (fo=5, routed)           0.637    13.822    rand_reg[14]_i_2_n_7
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.301    14.123 r  rand[28]_i_100/O
                         net (fo=1, routed)           0.000    14.123    rand[28]_i_100_n_2
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.655 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.655    rand_reg[28]_i_80_n_2
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.968 r  rand_reg[28]_i_63/O[3]
                         net (fo=3, routed)           0.785    15.752    rand_reg[28]_i_63_n_6
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.306    16.058 r  rand[28]_i_61/O
                         net (fo=1, routed)           0.000    16.058    rand[28]_i_61_n_2
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.608 r  rand_reg[28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.608    rand_reg[28]_i_21_n_2
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_2
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          0.792    17.743    rand_reg[28]_i_4_n_3
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.313    18.056 r  rand[26]_i_1/O
                         net (fo=1, routed)           0.000    18.056    rand[26]_i_1_n_2
    SLICE_X39Y50         FDSE                                         r  rand_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.436    14.777    CLOCK_IBUF_BUFG
    SLICE_X39Y50         FDSE                                         r  rand_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y50         FDSE (Setup_fdse_C_D)        0.029    14.950    rand_reg[26]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -18.056    
  -------------------------------------------------------------------
                         slack                                 -3.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pt_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.540%)  route 0.121ns (39.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.550     1.433    CLOCK_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  pt_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  pt_row_reg[4]/Q
                         net (fo=11, routed)          0.121     1.695    tetri0/pt_row_reg[5][4]
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.740 r  tetri0/t_row[4]_i_1/O
                         net (fo=1, routed)           0.000     1.740    tetri0_n_35
    SLICE_X38Y25         FDRE                                         r  t_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.816     1.943    CLOCK_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  t_row_reg[4]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.121     1.567    t_row_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 t_col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_col_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.677%)  route 0.099ns (30.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.550     1.433    CLOCK_IBUF_BUFG
    SLICE_X33Y25         FDRE                                         r  t_col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  t_col_reg[2]/Q
                         net (fo=28, routed)          0.099     1.660    tetri0/t_col_reg[4]_0[2]
    SLICE_X33Y25         LUT6 (Prop_lut6_I4_O)        0.099     1.759 r  tetri0/t_col[3]_i_1/O
                         net (fo=1, routed)           0.000     1.759    tetri0_n_42
    SLICE_X33Y25         FDSE                                         r  t_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.816     1.943    CLOCK_IBUF_BUFG
    SLICE_X33Y25         FDSE                                         r  t_col_reg[3]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X33Y25         FDSE (Hold_fdse_C_D)         0.091     1.524    t_col_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 started_reg_rep__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_block_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.811%)  route 0.180ns (49.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.561     1.444    CLOCK_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  started_reg_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  started_reg_rep__14/Q
                         net (fo=4, routed)           0.180     1.765    tetri0/started_reg_rep__14_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I3_O)        0.045     1.810 r  tetri0/t_block[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    tetri0_n_5
    SLICE_X29Y38         FDRE                                         r  t_block_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.831     1.958    CLOCK_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  t_block_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.092     1.572    t_block_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 occupied_reg[20][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            occupied_reg[20][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.560     1.443    CLOCK_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  occupied_reg[20][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  occupied_reg[20][10]/Q
                         net (fo=8, routed)           0.156     1.740    tetri_p/occupied_reg[20][10]_0
    SLICE_X45Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.785 r  tetri_p/occupied[20][10]_i_1/O
                         net (fo=1, routed)           0.000     1.785    tetri_p_n_41
    SLICE_X45Y36         FDRE                                         r  occupied_reg[20][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.829     1.956    CLOCK_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  occupied_reg[20][10]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X45Y36         FDRE (Hold_fdre_C_D)         0.092     1.535    occupied_reg[20][10]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 occupied_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            occupied_reg[8][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.096%)  route 0.164ns (43.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.592     1.475    CLOCK_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  occupied_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  occupied_reg[8][4]/Q
                         net (fo=8, routed)           0.164     1.803    tetri_p/occupied_reg[8][4]_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.848 r  tetri_p/occupied[8][4]_i_1/O
                         net (fo=1, routed)           0.000     1.848    tetri_p_n_239
    SLICE_X60Y39         FDRE                                         r  occupied_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.862     1.989    CLOCK_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  occupied_reg[8][4]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.121     1.596    occupied_reg[8][4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 occupied_reg[7][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            occupied_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.096%)  route 0.164ns (43.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.561     1.444    CLOCK_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  occupied_reg[7][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  occupied_reg[7][11]/Q
                         net (fo=8, routed)           0.164     1.772    tetri_p/occupied_reg[7][11]_0
    SLICE_X56Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.817 r  tetri_p/occupied[7][11]_i_1/O
                         net (fo=1, routed)           0.000     1.817    tetri_p_n_248
    SLICE_X56Y31         FDRE                                         r  occupied_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.828     1.955    CLOCK_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  occupied_reg[7][11]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X56Y31         FDRE (Hold_fdre_C_D)         0.121     1.565    occupied_reg[7][11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 started_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            occupied_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.091%)  route 0.226ns (54.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.565     1.448    CLOCK_IBUF_BUFG
    SLICE_X49Y9          FDRE                                         r  started_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  started_reg_rep/Q
                         net (fo=69, routed)          0.226     1.816    tetri_p/started_reg_rep
    SLICE_X52Y9          LUT5 (Prop_lut5_I1_O)        0.045     1.861 r  tetri_p/occupied[5][1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    tetri_p_n_290
    SLICE_X52Y9          FDRE                                         r  occupied_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.836     1.963    CLOCK_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  occupied_reg[5][1]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X52Y9          FDRE (Hold_fdre_C_D)         0.120     1.605    occupied_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 t_row_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_row_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.775%)  route 0.166ns (47.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.551     1.434    CLOCK_IBUF_BUFG
    SLICE_X36Y26         FDSE                                         r  t_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  t_row_reg[1]/Q
                         net (fo=45, routed)          0.166     1.742    tetri0/t_row_reg[5]_0[1]
    SLICE_X36Y26         LUT5 (Prop_lut5_I1_O)        0.045     1.787 r  tetri0/t_row[1]_i_1/O
                         net (fo=1, routed)           0.000     1.787    tetri0_n_38
    SLICE_X36Y26         FDSE                                         r  t_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.817     1.944    CLOCK_IBUF_BUFG
    SLICE_X36Y26         FDSE                                         r  t_row_reg[1]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X36Y26         FDSE (Hold_fdse_C_D)         0.092     1.526    t_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 occupied_reg[18][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            occupied_reg[18][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.555     1.438    CLOCK_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  occupied_reg[18][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  occupied_reg[18][2]/Q
                         net (fo=8, routed)           0.168     1.747    tetri_p/occupied_reg[18][2]_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.792 r  tetri_p/occupied[18][2]_i_1/O
                         net (fo=1, routed)           0.000     1.792    tetri_p_n_81
    SLICE_X39Y30         FDRE                                         r  occupied_reg[18][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.822     1.949    CLOCK_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  occupied_reg[18][2]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.091     1.529    occupied_reg[18][2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 occupied_reg[19][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            occupied_reg[19][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.559     1.442    CLOCK_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  occupied_reg[19][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  occupied_reg[19][10]/Q
                         net (fo=8, routed)           0.168     1.751    tetri_p/occupied_reg[19][10]_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.796 r  tetri_p/occupied[19][10]_i_1/O
                         net (fo=1, routed)           0.000     1.796    tetri_p_n_57
    SLICE_X41Y34         FDRE                                         r  occupied_reg[19][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.827     1.954    CLOCK_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  occupied_reg[19][10]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.091     1.533    occupied_reg[19][10]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y38   below_10_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y31   clock0/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y33   clock0/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y20   grid_0/oled_grid_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y20   grid_0/oled_grid_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y21   grid_0/oled_grid_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y14   occupied_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y41   occupied_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y33   occupied_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   occupied_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   occupied_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   occupied_reg[0][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y38   occupied_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   occupied_reg[9][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   occupied_reg[9][15]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   rand_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   started_reg_rep__6/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   occupied_reg[0][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   occupied_reg[0][8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   below_10_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y31   clock0/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y33   clock0/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y41   occupied_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y15   occupied_reg[0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y15   occupied_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y29   occupied_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   occupied_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y40   occupied_reg[9][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   occupied_reg[9][12]/C



