
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  mensaje.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-25pc/pi -b mensaje.vhd -u mensaje.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Wed Apr 11 00:15:02 2018

Library 'work' => directory 'lc22v10'
Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work'
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Wed Apr 11 00:15:02 2018

Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Wed Apr 11 00:15:02 2018

Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 2 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 21 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (00:15:04)

Input File(s): mensaje.pla
Device       : C22V10
Package      : palce22v10-25pc/pi
ReportFile   : mensaje.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (00:15:04)

Messages:
  Information: Optimizing logic using best output polarity for signals:
         d(3) d(6)

  Information: Selected logic optimization OFF for signals:
         an(0).D an(0).AR an(0).C an(1).D an(1).AP an(1).C an(2).D an(2).AP
         an(2).C d(0) d(1) d(2) d(4) d(5)



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (00:15:04)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.
  Information: Selecting D register equation as minimal for signal an(0)
  Information: Inverting Preset/Reset & output logic polarity for an(1).
  Information: Selecting D register equation as minimal for signal an(1)
  Information: Inverting Preset/Reset & output logic polarity for an(2).
  Information: Selecting D register equation as minimal for signal an(2)
  Information: Optimizing logic without changing polarity for signals:
         d(3) d(6)

  Information: Selected logic optimization OFF for signals:
         an(0).D an(0).AR an(0).SP an(0).C an(1).D an(1).AR an(1).SP an(1).C
         an(2).D an(2).AR an(2).SP an(2).C d(0) d(1) d(2) d(4) d(5)



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (00:15:04)

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (00:15:04)
</CYPRESSTAG>

    an(0).D =
          an(2).Q 

    an(0).AR =
          clr 

    an(0).SP =
          GND

    an(0).C =
          clk 

    /an(1).D =
          /an(0).Q 

    an(1).AR =
          clr 

    an(1).SP =
          GND

    an(1).C =
          clk 

    /an(2).D =
          /an(1).Q 

    an(2).AR =
          clr 

    an(2).SP =
          GND

    an(2).C =
          clk 

    d(0) =
          d(2) 

    d(1) =
          d(6) 

    d(2) =
          /an(0).Q * an(1).Q * an(2).Q 

    d(3) =
          /an(0).Q * an(1).Q * an(2).Q 
        + an(0).Q * /an(1).Q * an(2).Q 
        + an(0).Q * an(1).Q * /an(2).Q 

    d(4) =
          an(0).Q * /an(1).Q * an(2).Q 

    d(5) =
          an(0).Q * an(1).Q * /an(2).Q 

    d(6) =
          an(0).Q * an(1).Q * /an(2).Q 
        + /an(0).Q * an(1).Q * an(2).Q 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (00:15:04)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (00:15:04)
</CYPRESSTAG>
Messages:
  Information: All signals pre-placed in user design.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
       not used *| 2|                                  |23|= an(1)          
       not used *| 3|                                  |22|= an(2)          
       not used *| 4|                                  |21|= d(6)           
       not used *| 5|                                  |20|= d(5)           
       not used *| 6|                                  |19|= d(4)           
       not used *| 7|                                  |18|= d(3)           
       not used *| 8|                                  |17|= d(2)           
       not used *| 9|                                  |16|= d(1)           
       not used *|10|                                  |15|= d(0)           
       not used *|11|                                  |14|= an(0)          
       not used *|12|                                  |13|= clr            
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
  Information: Checking for duplicate NODE logic.
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (00:15:04)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    1  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |   10  |   10  |
                 ______________________________________
                                          12  /   22   = 54  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  an(0)           |   1  |   8  |
                 | 15  |  d(0)            |   1  |  10  |
                 | 16  |  d(1)            |   1  |  12  |
                 | 17  |  d(2)            |   1  |  14  |
                 | 18  |  d(3)            |   3  |  16  |
                 | 19  |  d(4)            |   1  |  16  |
                 | 20  |  d(5)            |   1  |  14  |
                 | 21  |  d(6)            |   2  |  12  |
                 | 22  |  an(2)           |   1  |  10  |
                 | 23  |  an(1)           |   1  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             13  / 121   = 10  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (00:15:04)

Messages:
  Information: Output file 'mensaje.pin' created.
  Information: Output file 'mensaje.jed' created.

  Usercode:    
  Checksum:    801E



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 00:15:04
