$date
	Sat Oct 22 21:51:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#189744
b10 !
1"
#189746
b10 &
b10 %
1$
#189747
0"
#189750
b1 &
1#
b1 %
#189754
b0 &
b0 %
0#
0$
#1148037
b1011 !
1"
#1148038
b1011 &
b1011 %
1$
#1148039
0"
#1148042
b100010 &
b100010 %
#1148046
b10001 &
b10001 %
#1148050
b110100 &
b110100 %
#1148054
b11010 &
b11010 %
#1148058
b1101 &
b1101 %
#1148062
b101000 &
b101000 %
#1148066
b10100 &
b10100 %
#1148070
b1010 &
b1010 %
#1148074
b101 &
b101 %
#1148078
b10000 &
b10000 %
#1148082
b1000 &
b1000 %
#1148086
b100 &
b100 %
#1148090
b10 &
b10 %
#1148094
b1 &
1#
b1 %
#1148098
b0 &
b0 %
0#
0$
#2217390
b1101 &
b1101 %
1$
b1101 !
1"
#2217391
0"
#2217394
b101000 &
b101000 %
#2217398
b10100 &
b10100 %
#2217402
b1010 &
b1010 %
#2217406
b101 &
b101 %
#2217410
b10000 &
b10000 %
#2217414
b1000 &
b1000 %
#2217418
b100 &
b100 %
#2217422
b10 &
b10 %
#2217426
b1 &
b1 %
1#
#2217430
b0 &
0#
b0 %
0$
#4500012
