read -sv run_verilog_mid/adder_32b_16_60_1921d82fe7a6f387434ac7e163baf8d3.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_60_1921d82fe7a6f387434ac7e163baf8d3_yosys.v
