# "JTAG adapter" for simulation, exposed to OpenOCD through a TCP socket 
# speaking the remote_bitbang protocol. The adapter is implemented as 
# SystemVerilog DPI module.

interface remote_bitbang
remote_bitbang_port 44853
remote_bitbang_host localhost

if { [info exists CHIPNAME] } {
   set  _CHIPNAME $CHIPNAME
} else {
   set  _CHIPNAME riscv
}


if { [info exists CPUTAPID ] } {
   set _CPUTAPID $CPUTAPID
} else {
   set _CPUTAPID 0x1e200a6f
}

jtag newtap $_CHIPNAME tap -irlen 5 -expected-id $_CPUTAPID
set _TARGETNAME $_CHIPNAME.tap
target create $_TARGETNAME riscv -chain-position $_TARGETNAME 

# Configure work area in on-chip SRAM
$_TARGETNAME configure -work-area-phys 0x00000000 -work-area-size 1000 -work-area-backup 0

#set _FLASHNAME $_CHIPNAME.flash
#flash bank $_FLASHNAME fespi 0x20000000 0 0 0 $_TARGETNAME
# Set the ILM space also as flash, to make sure it can be add breakpoint with hardware trigger
#flash bank onboard_ilm fespi 0x80000000 0 0 0 $_TARGETNAME

# riscv expose_csrs 3040-3071

# Be verbose about GDB errors
#gdb_report_data_abort enable
#gdb_report_register_access_error enable

# Increase timeouts in simulation
riscv set_command_timeout_sec 1200
riscv set_reset_timeout_sec 1
#riscv set_prefer_sba on
init
halt

#proc erase_uboot { } {
#flash probe 0
#flash erase_sector 0 0 4
#}

#monitor flash protect 0 0 last off

