Warning: Design 'DLX' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DLX
Version: S-2021.06-SP4
Date   : Thu Oct 19 14:43:26 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DATAPATH_1/RD_EX_reg[2]
              (rising edge-triggered flip-flop clocked by CLK')
  Endpoint: DATAPATH_1/ALU_OUT_REG_reg[31]
            (rising edge-triggered flip-flop clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK' (rise edge)                                  0.60       0.60
  clock network delay (ideal)                             0.00       0.60
  DATAPATH_1/RD_EX_reg[2]/CK (DFFR_X1)                    0.00       0.60 r
  DATAPATH_1/RD_EX_reg[2]/Q (DFFR_X1)                     0.11       0.71 r
  DATAPATH_1/dp_to_fu[RD_EX][2] (DATAPATH_DATA_SIZE32_INS_SIZE32_CW_SIZE30_PC_SIZE32_IR_SIZE32)
                                                          0.00       0.71 r
  forwarding_unit_1/dp_to_fu[RD_EX][2] (forwarding_unit)
                                                          0.00       0.71 r
  forwarding_unit_1/U55/Z (BUF_X1)                        0.04       0.75 r
  forwarding_unit_1/U54/ZN (XNOR2_X1)                     0.06       0.81 r
  forwarding_unit_1/U51/ZN (NAND3_X1)                     0.04       0.84 f
  forwarding_unit_1/U50/ZN (NOR2_X1)                      0.04       0.89 r
  forwarding_unit_1/U45/ZN (AOI21_X1)                     0.03       0.92 f
  forwarding_unit_1/U36/ZN (NAND2_X1)                     0.03       0.95 r
  forwarding_unit_1/U12/ZN (NAND2_X1)                     0.03       0.99 f
  forwarding_unit_1/MUX_B_SEL[1] (forwarding_unit)        0.00       0.99 f
  DATAPATH_1/MUX_B_SEL[1] (DATAPATH_DATA_SIZE32_INS_SIZE32_CW_SIZE30_PC_SIZE32_IR_SIZE32)
                                                          0.00       0.99 f
  DATAPATH_1/U82/Z (BUF_X1)                               0.04       1.03 f
  DATAPATH_1/U78/ZN (AND2_X2)                             0.05       1.08 f
  DATAPATH_1/U96/Z (BUF_X1)                               0.06       1.13 f
  DATAPATH_1/U948/ZN (AOI22_X1)                           0.05       1.19 r
  DATAPATH_1/U6/ZN (OAI221_X4)                            0.09       1.28 f
  DATAPATH_1/ALU_1_i/DATA2[22] (ALU_N32)                  0.00       1.28 f
  DATAPATH_1/ALU_1_i/r79/A[22] (ALU_N32_DW01_cmp6_3)      0.00       1.28 f
  DATAPATH_1/ALU_1_i/r79/U255/ZN (NAND2_X1)               0.05       1.33 r
  DATAPATH_1/ALU_1_i/r79/U132/ZN (NAND2_X1)               0.04       1.37 f
  DATAPATH_1/ALU_1_i/r79/U139/ZN (NOR2_X1)                0.04       1.41 r
  DATAPATH_1/ALU_1_i/r79/U1/ZN (AND4_X1)                  0.07       1.48 r
  DATAPATH_1/ALU_1_i/r79/U186/ZN (NAND2_X1)               0.03       1.51 f
  DATAPATH_1/ALU_1_i/r79/U339/ZN (NOR2_X1)                0.04       1.55 r
  DATAPATH_1/ALU_1_i/r79/U32/ZN (NAND3_X1)                0.03       1.58 f
  DATAPATH_1/ALU_1_i/r79/U28/ZN (NAND3_X1)                0.03       1.62 r
  DATAPATH_1/ALU_1_i/r79/U21/ZN (NAND2_X1)                0.03       1.65 f
  DATAPATH_1/ALU_1_i/r79/U19/ZN (AND2_X1)                 0.04       1.69 f
  DATAPATH_1/ALU_1_i/r79/GE (ALU_N32_DW01_cmp6_3)         0.00       1.69 f
  DATAPATH_1/ALU_1_i/U47/ZN (AND2_X1)                     0.04       1.72 f
  DATAPATH_1/ALU_1_i/U43/ZN (NOR4_X1)                     0.09       1.81 r
  DATAPATH_1/ALU_1_i/U42/Z (MUX2_X1)                      0.05       1.86 r
  DATAPATH_1/ALU_1_i/U49/Z (MUX2_X1)                      0.05       1.91 r
  DATAPATH_1/ALU_1_i/U48/ZN (AOI22_X1)                    0.04       1.94 f
  DATAPATH_1/ALU_1_i/OUTALU[31] (ALU_N32)                 0.00       1.94 f
  DATAPATH_1/U72/Z (MUX2_X1)                              0.07       2.01 f
  DATAPATH_1/ALU_OUT_REG_reg[31]/D (DFFR_X1)              0.01       2.03 f
  data arrival time                                                  2.03

  clock CLK' (rise edge)                                  1.80       1.80
  clock network delay (ideal)                             0.00       1.80
  DATAPATH_1/ALU_OUT_REG_reg[31]/CK (DFFR_X1)             0.00       1.80 r
  library setup time                                     -0.04       1.76
  data required time                                                 1.76
  --------------------------------------------------------------------------
  data required time                                                 1.76
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


1
