{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552300694249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552300694259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 18:38:14 2019 " "Processing started: Mon Mar 11 18:38:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552300694259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300694259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300694259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552300695249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552300695249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_theme.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_theme.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_theme " "Found entity 1: ROM_theme" {  } { { "ROM_theme.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_theme.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300707935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300707935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_9.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_9 " "Found entity 1: ROM_9" {  } { { "ROM_9.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_9.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300707953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300707953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_8.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_8 " "Found entity 1: ROM_8" {  } { { "ROM_8.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300707959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300707959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_7.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_7 " "Found entity 1: ROM_7" {  } { { "ROM_7.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_7.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300707962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300707962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_6.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_6 " "Found entity 1: ROM_6" {  } { { "ROM_6.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300707968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300707968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_5.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_5 " "Found entity 1: ROM_5" {  } { { "ROM_5.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300707972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300707972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_4.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_4 " "Found entity 1: ROM_4" {  } { { "ROM_4.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300707977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300707977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_3.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_3 " "Found entity 1: ROM_3" {  } { { "ROM_3.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300707980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300707980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_2 " "Found entity 1: ROM_2" {  } { { "ROM_2.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300707984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300707984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_1 " "Found entity 1: ROM_1" {  } { { "ROM_1.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300707989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300707989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_0.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_0 " "Found entity 1: ROM_0" {  } { { "ROM_0.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300707992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300707992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sccb/i2c_ov5640_rgb565_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sccb/i2c_ov5640_rgb565_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV5640_RGB565_Config " "Found entity 1: I2C_OV5640_RGB565_Config" {  } { { "rtl/sccb/I2C_OV5640_RGB565_Config.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/sccb/I2C_OV5640_RGB565_Config.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300708006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300708006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "config_done Config_done I2C_OV5640_Init_RGB565.v(41) " "Verilog HDL Declaration information at I2C_OV5640_Init_RGB565.v(41): object \"config_done\" differs only in case from object \"Config_done\" in the same scope" {  } { { "rtl/sccb/I2C_OV5640_Init_RGB565.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/sccb/I2C_OV5640_Init_RGB565.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552300708021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sccb/i2c_ov5640_init_rgb565.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sccb/i2c_ov5640_init_rgb565.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV5640_Init_RGB565 " "Found entity 1: I2C_OV5640_Init_RGB565" {  } { { "rtl/sccb/I2C_OV5640_Init_RGB565.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/sccb/I2C_OV5640_Init_RGB565.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300708022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300708022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sccb/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sccb/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "rtl/sccb/I2C_Controller.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/sccb/I2C_Controller.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300708028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300708028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos_capture_rgb565.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos_capture_rgb565.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture_RGB565 " "Found entity 1: CMOS_Capture_RGB565" {  } { { "rtl/CMOS_Capture_RGB565.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/CMOS_Capture_RGB565.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300708037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300708037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300708051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300708051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300708063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300708063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300708083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300708083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "rtl/Sdram_Control_4Port/sdr_data_path.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300708090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300708090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300708096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300708096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300708102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300708102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV5640_SDRAM " "Found entity 1: OV5640_SDRAM" {  } { { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300708107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300708107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300708111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300708111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tft_ctrl_800_480_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tft_ctrl_800_480_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFT_CTRL_800_480_16bit " "Found entity 1: TFT_CTRL_800_480_16bit" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300708123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300708123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_integration.v 1 1 " "Found 1 design units, including 1 entities, in source file data_integration.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Integration " "Found entity 1: Data_Integration" {  } { { "Data_Integration.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/Data_Integration.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300708136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300708136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OV5640_SDRAM " "Elaborating entity \"OV5640_SDRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552300708314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "OV5640_SDRAM.v" "pll" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300708337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/pll.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300708499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/pll.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300708514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 33 " "Parameter \"clk2_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300708515 ""}  } { { "pll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/pll.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552300708515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300708579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300708579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300708580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV5640_Init_RGB565 I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565 " "Elaborating entity \"I2C_OV5640_Init_RGB565\" for hierarchy \"I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565\"" {  } { { "OV5640_SDRAM.v" "u_I2C_OV5640_Init_RGB565" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300708594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565\|I2C_Controller:u_I2C_Controller " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565\|I2C_Controller:u_I2C_Controller\"" {  } { { "rtl/sccb/I2C_OV5640_Init_RGB565.v" "u_I2C_Controller" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/sccb/I2C_OV5640_Init_RGB565.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300708613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV5640_RGB565_Config I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565\|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config " "Elaborating entity \"I2C_OV5640_RGB565_Config\" for hierarchy \"I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565\|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config\"" {  } { { "rtl/sccb/I2C_OV5640_Init_RGB565.v" "u_I2C_OV5640_RGB565_Config" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/sccb/I2C_OV5640_Init_RGB565.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300708637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture_RGB565 CMOS_Capture_RGB565:u_CMOS_Capture_RGB565 " "Elaborating entity \"CMOS_Capture_RGB565\" for hierarchy \"CMOS_Capture_RGB565:u_CMOS_Capture_RGB565\"" {  } { { "OV5640_SDRAM.v" "u_CMOS_Capture_RGB565" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300708682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:Sdram_Control_4Port " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\"" {  } { { "OV5640_SDRAM.v" "Sdram_Control_4Port" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300708699 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_4Port.v(442) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(442): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552300708708 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_4Port.v(460) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(460): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552300708708 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:Sdram_Control_4Port\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|control_interface:control1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300708763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(104) " "Verilog HDL assignment warning at control_interface.v(104): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/control_interface.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552300708764 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(108) " "Verilog HDL assignment warning at control_interface.v(108): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/control_interface.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552300708764 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:Sdram_Control_4Port\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300708781 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552300708783 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552300708784 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552300708784 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:Sdram_Control_4Port\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|sdr_data_path:data_path1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300708797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(24) " "Verilog HDL assignment warning at sdr_data_path.v(24): truncated value with size 32 to match size of target (2)" {  } { { "rtl/Sdram_Control_4Port/sdr_data_path.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/sdr_data_path.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552300708797 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300708805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "dcfifo_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300709248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300709262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300709262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300709262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300709262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300709262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300709262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300709262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300709262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300709262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300709262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300709262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300709262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300709262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300709262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300709262 ""}  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552300709262 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M9K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks" {  } { { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 161 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300709327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_9l02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_9l02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_9l02 " "Found entity 1: dcfifo_9l02" {  } { { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300709328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300709328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_9l02 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated " "Elaborating entity \"dcfifo_9l02\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300709329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/a_gray2bin_oab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300709361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300709361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_9l02.tdf" "rdptr_g_gray2bin" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300709363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/a_graycounter_nv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300709459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300709459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_9l02.tdf" "rdptr_g1p" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300709460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/a_graycounter_jdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300709524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300709524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_9l02.tdf" "wrptr_g1p" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300709526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52f1 " "Found entity 1: altsyncram_52f1" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300709596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300709596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52f1 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram " "Elaborating entity \"altsyncram_52f1\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\"" {  } { { "db/dcfifo_9l02.tdf" "fifo_ram" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300709597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300709641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300709641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_9l02.tdf" "rs_brp" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300709643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300709680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300709680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_9l02.tdf" "rs_dgwp" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300709682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300709715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300709715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300709717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300709755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300709755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_9l02.tdf" "ws_dgrp" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300709757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300709784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300709784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300709788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/cmpr_906.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300709854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300709854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_9l02.tdf" "rdempty_eq_comp" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300709855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300710245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFT_CTRL_800_480_16bit TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit " "Elaborating entity \"TFT_CTRL_800_480_16bit\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\"" {  } { { "OV5640_SDRAM.v" "TFT_CTRL_800_480_16bit" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 TFT_CTRL_800_480_16bit.v(161) " "Verilog HDL assignment warning at TFT_CTRL_800_480_16bit.v(161): truncated value with size 32 to match size of target (14)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552300711066 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 TFT_CTRL_800_480_16bit.v(162) " "Verilog HDL assignment warning at TFT_CTRL_800_480_16bit.v(162): truncated value with size 32 to match size of target (7)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552300711067 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_theme TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst " "Elaborating entity \"ROM_theme\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\"" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "ROM_theme_inst" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_theme.v" "altsyncram_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_theme.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_theme.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_theme.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/theme.mif " "Parameter \"init_file\" = \"../mif/theme.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 13312 " "Parameter \"numwords_a\" = \"13312\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711189 ""}  } { { "ROM_theme.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_theme.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552300711189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ng1 " "Found entity 1: altsyncram_7ng1" {  } { { "db/altsyncram_7ng1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_7ng1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300711263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300711263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ng1 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\|altsyncram_7ng1:auto_generated " "Elaborating entity \"altsyncram_7ng1\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\|altsyncram_7ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300711497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300711497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\|altsyncram_7ng1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\|altsyncram_7ng1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_7ng1.tdf" "rden_decode" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_7ng1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300711560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300711560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\|altsyncram_7ng1:auto_generated\|mux_4hb:mux2 " "Elaborating entity \"mux_4hb\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\|altsyncram_7ng1:auto_generated\|mux_4hb:mux2\"" {  } { { "db/altsyncram_7ng1.tdf" "mux2" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_7ng1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_0 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_0:ROM_0_inst " "Elaborating entity \"ROM_0\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_0:ROM_0_inst\"" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "ROM_0_inst" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_0:ROM_0_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_0:ROM_0_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_0.v" "altsyncram_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_0.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_0:ROM_0_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_0:ROM_0_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_0.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_0.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_0:ROM_0_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_0:ROM_0_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/0.mif " "Parameter \"init_file\" = \"../mif/0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711646 ""}  } { { "ROM_0.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_0.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552300711646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_12g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_12g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_12g1 " "Found entity 1: altsyncram_12g1" {  } { { "db/altsyncram_12g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_12g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300711718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300711718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_12g1 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_0:ROM_0_inst\|altsyncram:altsyncram_component\|altsyncram_12g1:auto_generated " "Elaborating entity \"altsyncram_12g1\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_0:ROM_0_inst\|altsyncram:altsyncram_component\|altsyncram_12g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_1 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_1:ROM_1_inst " "Elaborating entity \"ROM_1\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_1:ROM_1_inst\"" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "ROM_1_inst" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_1:ROM_1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_1:ROM_1_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_1.v" "altsyncram_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_1:ROM_1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_1:ROM_1_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_1.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_1:ROM_1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_1:ROM_1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/1.mif " "Parameter \"init_file\" = \"../mif/1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711786 ""}  } { { "ROM_1.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552300711786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22g1 " "Found entity 1: altsyncram_22g1" {  } { { "db/altsyncram_22g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_22g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300711858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300711858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22g1 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_1:ROM_1_inst\|altsyncram:altsyncram_component\|altsyncram_22g1:auto_generated " "Elaborating entity \"altsyncram_22g1\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_1:ROM_1_inst\|altsyncram:altsyncram_component\|altsyncram_22g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_2 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_2:ROM_2_inst " "Elaborating entity \"ROM_2\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_2:ROM_2_inst\"" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "ROM_2_inst" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_2:ROM_2_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_2:ROM_2_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_2.v" "altsyncram_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_2:ROM_2_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_2:ROM_2_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_2.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300711945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_2:ROM_2_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_2:ROM_2_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/2.mif " "Parameter \"init_file\" = \"../mif/2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300711946 ""}  } { { "ROM_2.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552300711946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_32g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_32g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_32g1 " "Found entity 1: altsyncram_32g1" {  } { { "db/altsyncram_32g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_32g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300712027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300712027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_32g1 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_2:ROM_2_inst\|altsyncram:altsyncram_component\|altsyncram_32g1:auto_generated " "Elaborating entity \"altsyncram_32g1\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_2:ROM_2_inst\|altsyncram:altsyncram_component\|altsyncram_32g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_3 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_3:ROM_3_inst " "Elaborating entity \"ROM_3\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_3:ROM_3_inst\"" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "ROM_3_inst" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_3:ROM_3_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_3:ROM_3_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_3.v" "altsyncram_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_3.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_3:ROM_3_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_3:ROM_3_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_3.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_3.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_3:ROM_3_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_3:ROM_3_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/3.mif " "Parameter \"init_file\" = \"../mif/3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712100 ""}  } { { "ROM_3.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_3.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552300712100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_42g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_42g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_42g1 " "Found entity 1: altsyncram_42g1" {  } { { "db/altsyncram_42g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_42g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300712170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300712170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_42g1 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_3:ROM_3_inst\|altsyncram:altsyncram_component\|altsyncram_42g1:auto_generated " "Elaborating entity \"altsyncram_42g1\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_3:ROM_3_inst\|altsyncram:altsyncram_component\|altsyncram_42g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_4 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_4:ROM_4_inst " "Elaborating entity \"ROM_4\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_4:ROM_4_inst\"" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "ROM_4_inst" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_4:ROM_4_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_4:ROM_4_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_4.v" "altsyncram_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_4.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_4:ROM_4_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_4:ROM_4_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_4.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_4.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_4:ROM_4_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_4:ROM_4_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/4.mif " "Parameter \"init_file\" = \"../mif/4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712230 ""}  } { { "ROM_4.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_4.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552300712230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52g1 " "Found entity 1: altsyncram_52g1" {  } { { "db/altsyncram_52g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300712299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300712299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52g1 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_4:ROM_4_inst\|altsyncram:altsyncram_component\|altsyncram_52g1:auto_generated " "Elaborating entity \"altsyncram_52g1\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_4:ROM_4_inst\|altsyncram:altsyncram_component\|altsyncram_52g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_5 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_5:ROM_5_inst " "Elaborating entity \"ROM_5\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_5:ROM_5_inst\"" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "ROM_5_inst" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_5:ROM_5_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_5:ROM_5_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_5.v" "altsyncram_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_5.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_5:ROM_5_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_5:ROM_5_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_5.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_5.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_5:ROM_5_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_5:ROM_5_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/5.mif " "Parameter \"init_file\" = \"../mif/5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712364 ""}  } { { "ROM_5.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_5.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552300712364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_62g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_62g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_62g1 " "Found entity 1: altsyncram_62g1" {  } { { "db/altsyncram_62g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_62g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300712476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300712476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_62g1 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_5:ROM_5_inst\|altsyncram:altsyncram_component\|altsyncram_62g1:auto_generated " "Elaborating entity \"altsyncram_62g1\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_5:ROM_5_inst\|altsyncram:altsyncram_component\|altsyncram_62g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_6 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_6:ROM_6_inst " "Elaborating entity \"ROM_6\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_6:ROM_6_inst\"" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "ROM_6_inst" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_6:ROM_6_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_6:ROM_6_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_6.v" "altsyncram_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_6.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_6:ROM_6_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_6:ROM_6_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_6.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_6.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_6:ROM_6_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_6:ROM_6_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/6.mif " "Parameter \"init_file\" = \"../mif/6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712537 ""}  } { { "ROM_6.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_6.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552300712537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72g1 " "Found entity 1: altsyncram_72g1" {  } { { "db/altsyncram_72g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_72g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300712603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300712603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72g1 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_6:ROM_6_inst\|altsyncram:altsyncram_component\|altsyncram_72g1:auto_generated " "Elaborating entity \"altsyncram_72g1\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_6:ROM_6_inst\|altsyncram:altsyncram_component\|altsyncram_72g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_7 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_7:ROM_7_inst " "Elaborating entity \"ROM_7\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_7:ROM_7_inst\"" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "ROM_7_inst" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_7:ROM_7_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_7:ROM_7_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_7.v" "altsyncram_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_7.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_7:ROM_7_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_7:ROM_7_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_7.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_7.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_7:ROM_7_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_7:ROM_7_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/7.mif " "Parameter \"init_file\" = \"../mif/7.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712664 ""}  } { { "ROM_7.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_7.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552300712664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_82g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_82g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_82g1 " "Found entity 1: altsyncram_82g1" {  } { { "db/altsyncram_82g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_82g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300712756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300712756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_82g1 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_7:ROM_7_inst\|altsyncram:altsyncram_component\|altsyncram_82g1:auto_generated " "Elaborating entity \"altsyncram_82g1\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_7:ROM_7_inst\|altsyncram:altsyncram_component\|altsyncram_82g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_8 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_8:ROM_8_inst " "Elaborating entity \"ROM_8\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_8:ROM_8_inst\"" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "ROM_8_inst" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_8:ROM_8_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_8:ROM_8_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_8.v" "altsyncram_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_8.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_8:ROM_8_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_8:ROM_8_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_8.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_8.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_8:ROM_8_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_8:ROM_8_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/8.mif " "Parameter \"init_file\" = \"../mif/8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712832 ""}  } { { "ROM_8.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_8.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552300712832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_92g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_92g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_92g1 " "Found entity 1: altsyncram_92g1" {  } { { "db/altsyncram_92g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_92g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300712902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300712902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_92g1 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_8:ROM_8_inst\|altsyncram:altsyncram_component\|altsyncram_92g1:auto_generated " "Elaborating entity \"altsyncram_92g1\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_8:ROM_8_inst\|altsyncram:altsyncram_component\|altsyncram_92g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_9 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_9:ROM_9_inst " "Elaborating entity \"ROM_9\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_9:ROM_9_inst\"" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "ROM_9_inst" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_9:ROM_9_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_9:ROM_9_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_9.v" "altsyncram_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_9.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_9:ROM_9_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_9:ROM_9_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_9.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_9.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300712956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_9:ROM_9_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_9:ROM_9_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/9.mif " "Parameter \"init_file\" = \"../mif/9.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552300712956 ""}  } { { "ROM_9.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_9.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552300712956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a2g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a2g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a2g1 " "Found entity 1: altsyncram_a2g1" {  } { { "db/altsyncram_a2g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_a2g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300713047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300713047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a2g1 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_9:ROM_9_inst\|altsyncram:altsyncram_component\|altsyncram_a2g1:auto_generated " "Elaborating entity \"altsyncram_a2g1\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_9:ROM_9_inst\|altsyncram:altsyncram_component\|altsyncram_a2g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300713049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2i84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2i84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2i84 " "Found entity 1: altsyncram_2i84" {  } { { "db/altsyncram_2i84.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_2i84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300715917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300715917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hlc " "Found entity 1: mux_hlc" {  } { { "db/mux_hlc.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/mux_hlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300716304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300716304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300716476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300716476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/cntr_69i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300716702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300716702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300716773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300716773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a2j " "Found entity 1: cntr_a2j" {  } { { "db/cntr_a2j.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/cntr_a2j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300716923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300716923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/cntr_49i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300717105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300717105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300717179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300717179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300717288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300717288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300717360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300717360 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300718133 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1552300718311 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.03.11.18:38:43 Progress: Loading sld2cd50fbe/alt_sld_fab_wrapper_hw.tcl " "2019.03.11.18:38:43 Progress: Loading sld2cd50fbe/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300723779 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300727077 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300727292 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300731834 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300732157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300732446 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300732702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300732711 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300732711 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1552300733468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cd50fbe/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2cd50fbe/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2cd50fbe/alt_sld_fab.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/ip/sld2cd50fbe/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300733916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300733916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300734074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300734074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300734083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300734083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300734243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300734243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300734468 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300734468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300734468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552300734665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300734665 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_9:ROM_9_inst\|altsyncram:altsyncram_component\|altsyncram_a2g1:auto_generated\|q_a\[0\] " "Synthesized away node \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_9:ROM_9_inst\|altsyncram:altsyncram_component\|altsyncram_a2g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_a2g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_a2g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_9.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_9.v" 81 0 0 } } { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 248 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|ROM_9:ROM_9_inst|altsyncram:altsyncram_component|altsyncram_a2g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_8:ROM_8_inst\|altsyncram:altsyncram_component\|altsyncram_92g1:auto_generated\|q_a\[0\] " "Synthesized away node \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_8:ROM_8_inst\|altsyncram:altsyncram_component\|altsyncram_92g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_92g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_92g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_8.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_8.v" 81 0 0 } } { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 242 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|ROM_8:ROM_8_inst|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_7:ROM_7_inst\|altsyncram:altsyncram_component\|altsyncram_82g1:auto_generated\|q_a\[0\] " "Synthesized away node \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_7:ROM_7_inst\|altsyncram:altsyncram_component\|altsyncram_82g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_82g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_82g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_7.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_7.v" 81 0 0 } } { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 236 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|ROM_7:ROM_7_inst|altsyncram:altsyncram_component|altsyncram_82g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_6:ROM_6_inst\|altsyncram:altsyncram_component\|altsyncram_72g1:auto_generated\|q_a\[0\] " "Synthesized away node \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_6:ROM_6_inst\|altsyncram:altsyncram_component\|altsyncram_72g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_72g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_72g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_6.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_6.v" 81 0 0 } } { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 230 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|ROM_6:ROM_6_inst|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_5:ROM_5_inst\|altsyncram:altsyncram_component\|altsyncram_62g1:auto_generated\|q_a\[0\] " "Synthesized away node \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_5:ROM_5_inst\|altsyncram:altsyncram_component\|altsyncram_62g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_62g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_62g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_5.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_5.v" 81 0 0 } } { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 224 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|ROM_5:ROM_5_inst|altsyncram:altsyncram_component|altsyncram_62g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_4:ROM_4_inst\|altsyncram:altsyncram_component\|altsyncram_52g1:auto_generated\|q_a\[0\] " "Synthesized away node \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_4:ROM_4_inst\|altsyncram:altsyncram_component\|altsyncram_52g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_52g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_4.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_4.v" 81 0 0 } } { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 218 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|ROM_4:ROM_4_inst|altsyncram:altsyncram_component|altsyncram_52g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_3:ROM_3_inst\|altsyncram:altsyncram_component\|altsyncram_42g1:auto_generated\|q_a\[0\] " "Synthesized away node \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_3:ROM_3_inst\|altsyncram:altsyncram_component\|altsyncram_42g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_42g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_42g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_3.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_3.v" 81 0 0 } } { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 212 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|ROM_3:ROM_3_inst|altsyncram:altsyncram_component|altsyncram_42g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_2:ROM_2_inst\|altsyncram:altsyncram_component\|altsyncram_32g1:auto_generated\|q_a\[0\] " "Synthesized away node \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_2:ROM_2_inst\|altsyncram:altsyncram_component\|altsyncram_32g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_32g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_32g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_2.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_2.v" 81 0 0 } } { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 206 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|ROM_2:ROM_2_inst|altsyncram:altsyncram_component|altsyncram_32g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_1:ROM_1_inst\|altsyncram:altsyncram_component\|altsyncram_22g1:auto_generated\|q_a\[0\] " "Synthesized away node \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_1:ROM_1_inst\|altsyncram:altsyncram_component\|altsyncram_22g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_22g1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_22g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_1.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_1.v" 81 0 0 } } { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 200 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|ROM_1:ROM_1_inst|altsyncram:altsyncram_component|altsyncram_22g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 41 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 73 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 105 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 137 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 169 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 201 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 233 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 265 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 297 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 329 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 361 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 393 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 425 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 457 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 489 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 521 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552300736466 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1552300736466 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1552300736466 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1552300738527 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_rst_n VCC " "Pin \"cmos_rst_n\" is stuck at VCC" {  } { { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552300739604 "|OV5640_SDRAM|cmos_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn GND " "Pin \"cmos_pwdn\" is stuck at GND" {  } { { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552300739604 "|OV5640_SDRAM|cmos_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552300739604 "|OV5640_SDRAM|sdram_addr[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552300739604 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300739823 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "110 " "110 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552300741349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/DE1-SoC/Temporary/OV5640_SDRAM/output_files/OV5640_SDRAM.map.smsg " "Generated suppressed messages file E:/DE1-SoC/Temporary/OV5640_SDRAM/output_files/OV5640_SDRAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300741917 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 103 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1552300744153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 4 0 0 " "Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552300744228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552300744228 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll4 " "RST port on the PLL is not properly connected on instance pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1552300744404 ""}  } { { "db/pll_altpll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/pll_altpll.v" 105 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1552300744404 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1552300744415 ""}  } { { "db/pll_altpll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/pll_altpll.v" 77 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1552300744415 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll3 " "RST port on the PLL is not properly connected on instance pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1552300744425 ""}  } { { "db/pll_altpll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/pll_altpll.v" 91 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1552300744425 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1552300744441 ""}  } { { "db/pll_altpll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/pll_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1552300744441 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744503 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744503 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744503 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744503 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744504 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744504 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744504 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744504 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744505 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744505 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744505 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744505 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744506 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744506 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744506 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744506 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a15"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2412 " "Implemented 2412 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552300744711 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552300744711 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1552300744711 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2208 " "Implemented 2208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552300744711 ""} { "Info" "ICUT_CUT_TM_RAMS" "116 " "Implemented 116 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1552300744711 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1552300744711 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1552300744711 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552300744711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4985 " "Peak virtual memory: 4985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552300744789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 18:39:04 2019 " "Processing ended: Mon Mar 11 18:39:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552300744789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552300744789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552300744789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552300744789 ""}
