{"Source Block": ["hdl/library/axi_dmac/2d_transfer.v@62:72@HdlIdDef", ");\n\nparameter C_DMA_LENGTH_WIDTH = 24;\nparameter C_ADDR_ALIGN_BITS = 3;\n\nreg [31:C_ADDR_ALIGN_BITS] dest_address;\nreg [31:C_ADDR_ALIGN_BITS] src_address;\nreg [C_DMA_LENGTH_WIDTH-1:0] x_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] y_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] dest_stride;\nreg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n"], "Clone Blocks": [["hdl/library/axi_dmac/2d_transfer.v@64:74", "parameter C_DMA_LENGTH_WIDTH = 24;\nparameter C_ADDR_ALIGN_BITS = 3;\n\nreg [31:C_ADDR_ALIGN_BITS] dest_address;\nreg [31:C_ADDR_ALIGN_BITS] src_address;\nreg [C_DMA_LENGTH_WIDTH-1:0] x_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] y_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] dest_stride;\nreg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n\nreg [1:0] req_id;\n"], ["hdl/library/axi_dmac/2d_transfer.v@66:76", "\nreg [31:C_ADDR_ALIGN_BITS] dest_address;\nreg [31:C_ADDR_ALIGN_BITS] src_address;\nreg [C_DMA_LENGTH_WIDTH-1:0] x_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] y_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] dest_stride;\nreg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n\nreg [1:0] req_id;\nreg [1:0] eot_id;\nreg [3:0] last_req;\n"], ["hdl/library/axi_dmac/2d_transfer.v@67:77", "reg [31:C_ADDR_ALIGN_BITS] dest_address;\nreg [31:C_ADDR_ALIGN_BITS] src_address;\nreg [C_DMA_LENGTH_WIDTH-1:0] x_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] y_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] dest_stride;\nreg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n\nreg [1:0] req_id;\nreg [1:0] eot_id;\nreg [3:0] last_req;\n\n"], ["hdl/library/axi_dmac/2d_transfer.v@63:73", "\nparameter C_DMA_LENGTH_WIDTH = 24;\nparameter C_ADDR_ALIGN_BITS = 3;\n\nreg [31:C_ADDR_ALIGN_BITS] dest_address;\nreg [31:C_ADDR_ALIGN_BITS] src_address;\nreg [C_DMA_LENGTH_WIDTH-1:0] x_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] y_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] dest_stride;\nreg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n\n"], ["hdl/library/axi_dmac/2d_transfer.v@65:75", "parameter C_ADDR_ALIGN_BITS = 3;\n\nreg [31:C_ADDR_ALIGN_BITS] dest_address;\nreg [31:C_ADDR_ALIGN_BITS] src_address;\nreg [C_DMA_LENGTH_WIDTH-1:0] x_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] y_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] dest_stride;\nreg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n\nreg [1:0] req_id;\nreg [1:0] eot_id;\n"]], "Diff Content": {"Delete": [[67, "reg [31:C_ADDR_ALIGN_BITS] dest_address;\n"]], "Add": []}}