| units: 0.5 tech: gf180mcuC format: MIT
x a_43228_8250# a_42928_8770# a_43228_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=43228 y=8250 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55634 y=74009 cap_mim_2f0_m4m5_noshield
x PFD_T2_0.INV_mag_1.IN VSS PFD_T2_0.INV_mag_1.OUT VSS s=8800,376 d=8800,376 l=100 w=100 x=25781 y=9567 nfet_03v3
x PFD_T2_0.INV_mag_1.IN VDD PFD_T2_0.Buffer_V_2_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23785 y=9226 pfet_03v3
x PFD_T2_0.INV_mag_0.IN VDD a_24437_9224# VDD s=5200,204 d=5200,204 l=100 w=100 x=24729 y=9224 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VSS s=8800,376 d=5200,204 l=100 w=100 x=31385 y=3421 nfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=25538 y=105 nfet_03v3
x DN_INPUT VDD a_27875_9714# VDD s=11648,328 d=11648,328 l=112 w=224 x=28395 y=9274 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=27255 y=3425 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48820 y=67849 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=33197 y=-223 nfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=25810 y=-230 nfet_03v3
x mux_magic_3.OR_magic_0.A a_21443_9476# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=21531 y=9476 nfet_03v3
x a_43828_11562# a_43528_12082# a_43828_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=43828 y=11562 ppolyf_u
x mux_magic_2.AND2_magic_0.A a_20097_11741# a_19897_11741# VSS s=11648,328 d=19712,624 l=112 w=224 x=20633 y=11741 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=26983 y=3425 pfet_03v3
x PFD_T2_0.Buffer_V_2_0.IN a_25557_8739# VSS VSS s=8800,376 d=5200,204 l=100 w=100 x=25661 y=9055 nfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=38136 y=3598 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=28454 y=769 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62448 y=74009 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21564 y=80169 cap_mim_2f0_m4m5_noshield
x a_46528_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=46528 y=7422 ppolyf_u
x A_MUX_0.Tr_Gate_1.CLK VCO_DFF_C_0.VCTRL RES_74k_1.P VSS s=14784,512 d=8736,272 l=100 w=168 x=45246 y=5035 nfet_03v3
x a_22967_8787# PFD_T2_0.INV_mag_1.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=24805 y=8866 pfet_03v3
x a_43228_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=43228 y=7422 ppolyf_u
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37864 y=3598 nfet_03v3
x mux_magic_3.OR_magic_0.A VDD a_21443_8068# VDD s=19712,624 d=11648,328 l=112 w=224 x=21531 y=8552 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55634 y=67849 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VCO_DFF_C_0.VCO_C_0.OUTB VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=32001 y=-265 nfet_03v3
x S6 mux_magic_3.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=19315 y=8824 nfet_03v3
x mux_magic_1.OR_magic_0.B a_29415_9553# a_29415_8145# VDD s=11648,328 d=19712,624 l=112 w=224 x=30151 y=8145 pfet_03v3
x OUT VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VSS s=5200,204 d=5200,204 l=100 w=100 x=46606 y=-38 nfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26626 y=769 nfet_03v3
x a_22967_8787# PFD_T2_0.INV_mag_1.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=24397 y=8866 pfet_03v3
x a_43828_10734# a_43828_11254# a_43528_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=43828 y=10734 ppolyf_u
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT OUT VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=46810 y=481 nfet_03v3
x VCO_DFF_C_0.VCTRL VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=34693 y=556 pfet_03v3
x PFD_T2_0.INV_mag_1.OUT a_22879_10704# VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=24944 y=10700 nfet_03v3
x PFD_T2_0.INV_mag_1.IN VDD PFD_T2_0.INV_mag_1.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=25690 y=9888 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=28319 y=3011 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=36963 y=1172 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=38847 y=350 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62448 y=67849 cap_mim_2f0_m4m5_noshield
x mux_magic_1.AND2_magic_0.A VDD a_27875_8520# VDD s=19712,624 d=11648,328 l=112 w=224 x=27963 y=8080 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=30073 y=768 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=35091 y=3034 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=27255 y=2605 pfet_03v3
x VCO_DFF_C_0.VCTRL VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=29321 y=3015 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=26983 y=2605 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=35629 y=764 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89704 y=43209 cap_mim_2f0_m4m5_noshield
x a_19897_10547# VDD mux_magic_2.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=20849 y=10987 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=42006 y=30889 cap_mim_2f0_m4m5_noshield
x PFD_T2_0.INV_mag_0.OUT a_22879_10704# a_22966_11778# VSS s=8800,376 d=5200,204 l=100 w=100 x=22967 y=10704 nfet_03v3
x S3 VDD a_27875_9714# VDD s=19712,624 d=11648,328 l=112 w=224 x=27963 y=9274 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=35091 y=2598 nfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=38136 y=2598 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28378 y=61689 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=25651 y=2195 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37864 y=2598 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK a_44716_n517# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=44804 y=-516 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=30077 y=-498 nfet_03v3
x mux_magic_1.AND2_magic_0.A a_27875_8520# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28179 y=8080 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VSS VCO_DFF_C_0.VCO_C_0.OUT VSS s=5200,204 d=5200,204 l=100 w=100 x=31758 y=484 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VCO_DFF_C_0.VCO_C_0.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=31962 y=806 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_0.IN a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=29399 y=333 nfet_03v3
x PFD_T2_0.INV_mag_0.OUT a_22880_9797# a_22967_8787# VSS s=8800,376 d=5200,204 l=100 w=100 x=22968 y=9797 nfet_03v3
x ITAIL1 ITAIL1 VSS VSS s=6304,328 d=3712,184 l=112 w=56 x=32854 y=9627 nfet_03v3
x a_44728_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=44728 y=12390 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=42006 y=49369 cap_mim_2f0_m4m5_noshield
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=25138 y=-230 nfet_03v3
x S6 VDD mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=19099 y=8384 pfet_03v3
x UP VSS a_31940_9626# VSS s=6304,328 d=3712,184 l=112 w=56 x=31828 y=9826 nfet_03v3
x UP VSS a_31940_9626# VSS s=3712,184 d=3712,184 l=112 w=56 x=32276 y=9626 nfet_03v3
x S3 a_27875_9714# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28179 y=9274 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=35491 y=3034 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=36419 y=-57 pfet_03v3
x DIV_OUT VSS a_20103_8443# VSS s=11648,328 d=11648,328 l=112 w=224 x=20423 y=8443 nfet_03v3
x VCO_DFF_C_0.VCTRL VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=28961 y=3559 pfet_03v3
x a_44728_9906# a_44728_10426# a_44428_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=44728 y=9906 ppolyf_u
x S4 A_MUX_0.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=44205 y=5551 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35192 y=43209 cap_mim_2f0_m4m5_noshield
x a_42928_9078# a_42628_9598# a_42928_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=42928 y=9078 ppolyf_u
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=30077 y=-874 nfet_03v3
x a_44728_11562# a_44728_12082# a_44428_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=44728 y=11562 ppolyf_u
x VSS VSS a_20103_9637# VSS s=11648,328 d=11648,328 l=112 w=224 x=20423 y=9637 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VSS s=5200,204 d=5200,204 l=100 w=100 x=31793 y=2917 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS s=8736,272 d=14784,512 l=100 w=168 x=42472 y=-841 nfet_03v3
x a_21437_10708# VSS PFD_T2_0.FIN VSS s=19712,624 d=19712,624 l=112 w=224 x=22173 y=10708 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VSS a_41879_1284# VSS s=8736,272 d=14784,512 l=100 w=168 x=42472 y=1798 nfet_03v3
x PFD_T2_0.INV_mag_0.IN VDD PFD_T2_0.INV_mag_0.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=25690 y=10468 pfet_03v3
x S2 a_27922_10564# a_27722_10564# VSS s=11648,328 d=19712,624 l=112 w=224 x=28458 y=10564 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD a_41879_1284# VDD s=8736,272 d=8736,272 l=100 w=168 x=42287 y=990 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=25538 y=-230 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUT a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=29127 y=333 nfet_03v3
x S1 mux_magic_2.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=19309 y=11360 nfet_03v3
x a_44728_10734# a_44428_11254# a_44728_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=44728 y=10734 ppolyf_u
x PRE_SCALAR VDD a_19897_11741# VDD s=11648,328 d=11648,328 l=112 w=224 x=20417 y=12181 pfet_03v3
x OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=46810 y=-38 nfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26354 y=-566 nfet_03v3
x mux_magic_0.AND2_magic_0.A a_27922_11758# a_27722_11758# VSS s=11648,328 d=19712,624 l=112 w=224 x=28458 y=11758 nfet_03v3
x ITAIL VDD ITAIL VDD s=6304,328 d=6304,328 l=112 w=56 x=32284 y=10919 pfet_03v3
x mux_magic_0.OR_magic_0.A VDD a_29262_12133# VDD s=11648,328 d=11648,328 l=112 w=224 x=29566 y=12133 pfet_03v3
x PFD_T2_0.INV_mag_0.IN a_23836_10693# VSS VSS s=8800,376 d=5200,204 l=100 w=100 x=23924 y=10693 nfet_03v3
x S3 mux_magic_1.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=27287 y=8901 nfet_03v3
x a_46228_9906# a_45928_10426# a_46228_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=46228 y=9906 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=32585 y=-545 pfet_03v3
x a_44428_9078# a_44428_9598# a_44128_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=44428 y=9078 ppolyf_u
x S4 a_42763_5679# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=42967 y=6145 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=42006 y=86329 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.OUTB VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VSS s=5200,204 d=5200,204 l=100 w=100 x=43713 y=2219 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VCO_DFF_C_0.VCO_C_0.OUTB VDD s=8800,376 d=5200,204 l=100 w=100 x=31389 y=-587 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89704 y=37049 cap_mim_2f0_m4m5_noshield
x S2 a_27722_10564# a_27922_10564# VSS s=19712,624 d=11648,328 l=112 w=224 x=27810 y=10564 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=27799 y=3015 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.INV_2_5.IN a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=28855 y=333 nfet_03v3
x mux_magic_0.OR_magic_0.A VDD a_29262_12133# VDD s=19712,624 d=11648,328 l=112 w=224 x=29350 y=11165 pfet_03v3
x a_45928_8250# a_45928_8770# a_45628_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=45928 y=8250 ppolyf_u
x a_41879_1284# VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN OUTB VDD s=8736,272 d=14784,512 l=100 w=168 x=42491 y=1412 pfet_03v3
x a_42628_8250# a_42628_8770# a_42628_8148# VDD s=33880,528 d=22440,644 l=520 w=220 x=42628 y=8250 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82890 y=43209 cap_mim_2f0_m4m5_noshield
x ITAIL RES_74k_1.P a_31732_10267# VDD s=6304,328 d=6304,328 l=112 w=56 x=33688 y=10271 pfet_03v3
x mux_magic_1.OR_magic_0.B a_29415_8145# a_29415_9553# VDD s=11648,328 d=19712,624 l=112 w=224 x=29719 y=9113 pfet_03v3
x mux_magic_0.AND2_magic_0.A a_27722_11758# a_27922_11758# VSS s=19712,624 d=11648,328 l=112 w=224 x=27810 y=11758 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUT a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=29671 y=769 nfet_03v3
x DIV_OUT a_20103_8443# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=20207 y=8443 nfet_03v3
x a_45628_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=45628 y=12390 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VCO_DFF_C_0.VCO_C_0.OUT VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=31962 y=484 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=36963 y=762 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=25099 y=3427 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=43713 y=-368 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26354 y=105 nfet_03v3
x mux_magic_2.AND2_magic_0.A VDD a_19897_11741# VDD s=19712,624 d=11648,328 l=112 w=224 x=19985 y=12181 pfet_03v3
x a_45928_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=45928 y=7422 ppolyf_u
x OUT OUTB VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=46402 y=2227 nfet_03v3
x a_21443_9476# VDD PFD_T2_0.FDIV VDD s=19712,624 d=19712,624 l=112 w=224 x=22179 y=9036 pfet_03v3
x a_42628_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=42628 y=7422 ppolyf_u
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=29321 y=3988 pfet_03v3
x a_22967_8787# VDD PFD_T2_0.INV_mag_1.IN VDD s=8800,376 d=5200,204 l=100 w=100 x=22969 y=8866 pfet_03v3
x PFD_T2_0.Buffer_V_2_0.IN VDD a_25557_8739# VDD s=8800,376 d=5200,204 l=100 w=100 x=25457 y=8739 pfet_03v3
x ITAIL ITAIL VDD VDD s=6304,328 d=6304,328 l=112 w=56 x=32752 y=11243 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=38295 y=1172 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35192 y=37049 cap_mim_2f0_m4m5_noshield
x PFD_T2_0.INV_mag_0.IN PFD_T2_0.INV_mag_0.IN a_24436_11277# VDD s=5200,204 d=8800,376 l=100 w=100 x=25136 y=11277 pfet_03v3
x VSS a_20103_9637# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=20207 y=9637 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=32993 y=-781 pfet_03v3
x A_MUX_0.Tr_Gate_1.CLK a_45158_5339# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=45839 y=6147 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=26195 y=3425 pfet_03v3
x a_27722_10564# VSS mux_magic_0.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=28890 y=10564 nfet_03v3
x PFD_T2_0.INV_mag_0.OUT a_22967_8787# a_22880_9797# VSS s=5200,204 d=8800,376 l=100 w=100 x=23172 y=9797 nfet_03v3
x a_45628_11562# a_45328_12082# a_45628_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=45628 y=11562 ppolyf_u
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD a_41879_1284# VDD s=14784,512 d=8736,272 l=100 w=168 x=41879 y=990 pfet_03v3
x a_44128_8250# a_44128_8770# a_43828_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=44128 y=8250 ppolyf_u
x S3 VDD mux_magic_1.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=27071 y=8461 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=38849 y=1172 pfet_03v3
x S2 a_27722_10564# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28026 y=11004 pfet_03v3
x ITAIL a_31732_10267# RES_74k_1.P VDD s=6304,328 d=6304,328 l=112 w=56 x=33220 y=10595 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=27442 y=769 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VSS s=8800,376 d=5200,204 l=100 w=100 x=32559 y=445 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48820 y=80169 cap_mim_2f0_m4m5_noshield
x a_27722_11758# VSS mux_magic_0.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=28890 y=11758 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89704 y=74009 cap_mim_2f0_m4m5_noshield
x a_31468_10271# a_31732_10267# VDD VDD s=12320,456 d=12320,456 l=112 w=140 x=31820 y=11095 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31589 y=3979 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=42006 y=61689 cap_mim_2f0_m4m5_noshield
x DN VDD a_31468_10271# VDD s=6304,328 d=6304,328 l=112 w=56 x=31356 y=10919 pfet_03v3
x a_45628_10734# a_45628_11254# a_45328_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=45628 y=10734 ppolyf_u
x A_MUX_0.Tr_Gate_1.CLK a_45158_5339# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=45431 y=6147 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=34547 y=3866 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS s=14784,512 d=14784,512 l=100 w=168 x=41933 y=-537 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK a_41879_1284# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=42491 y=990 pfet_03v3
x PFD_T2_0.INV_mag_1.OUT VSS a_22880_9797# VSS s=8800,376 d=5200,204 l=100 w=100 x=24741 y=9801 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=32967 y=1003 pfet_03v3
x OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=46810 y=-596 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=38847 y=762 pfet_03v3
x a_22966_11778# PFD_T2_0.INV_mag_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=24804 y=11635 pfet_03v3
x a_44128_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=44128 y=7422 ppolyf_u
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37592 y=3262 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=33171 y=445 nfet_03v3
x F_IN VSS a_20097_10547# VSS s=11648,328 d=11648,328 l=112 w=224 x=20417 y=10547 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=31385 y=3743 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=31385 y=2359 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55634 y=80169 cap_mim_2f0_m4m5_noshield
x a_22966_11778# VSS a_22880_10947# VSS s=5200,204 d=8800,376 l=100 w=100 x=23580 y=10947 nfet_03v3
x UP a_31940_9626# VSS VSS s=3712,184 d=3712,184 l=112 w=56 x=32052 y=9626 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=33197 y=-545 pfet_03v3
x a_19903_8443# VDD mux_magic_3.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=20855 y=8003 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=26195 y=2605 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21564 y=24729 cap_mim_2f0_m4m5_noshield
x mux_magic_3.OR_magic_0.B a_21443_8068# a_21443_9476# VDD s=11648,328 d=19712,624 l=112 w=224 x=21747 y=9036 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89704 y=67849 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=43917 y=1661 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VSS s=5200,204 d=5200,204 l=100 w=100 x=32993 y=-223 nfet_03v3
x a_31468_10271# a_31732_10267# VDD VDD s=12320,456 d=12320,456 l=112 w=140 x=31820 y=10267 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=43917 y=-604 pfet_03v3
x PFD_T2_0.FIN PFD_T2_0.INV_mag_0.IN a_22880_10947# VSS s=5200,204 d=5200,204 l=100 w=100 x=23172 y=10947 nfet_03v3
x PFD_T2_0.FDIV VDD a_22967_8787# VDD s=8800,376 d=5200,204 l=100 w=100 x=22969 y=9226 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VSS VCO_DFF_C_0.VCO_C_0.OUTB VSS s=5200,204 d=5200,204 l=100 w=100 x=31797 y=-265 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62448 y=80169 cap_mim_2f0_m4m5_noshield
x mux_magic_2.OR_magic_0.A a_21437_12116# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=21525 y=12116 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82890 y=37049 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=46402 y=1039 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=43713 y=1897 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VCO_DFF_C_0.VCO_C_0.OUTB VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=32001 y=-587 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35192 y=74009 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD a_44716_n517# VDD s=8736,272 d=8736,272 l=100 w=168 x=45193 y=291 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=25810 y=105 nfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=35052 y=-688 pfet_03v3
x a_42628_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=42628 y=12390 ppolyf_u
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=25810 y=-566 nfet_03v3
x a_46528_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=46528 y=12390 ppolyf_u
x A_MUX_0.Tr_Gate_1.CLK VSS a_45158_5339# VSS s=8736,272 d=14784,512 l=100 w=168 x=45450 y=5339 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=37479 y=762 pfet_03v3
x S4 VDD a_42763_5679# VDD s=8736,272 d=8736,272 l=100 w=168 x=43171 y=6145 pfet_03v3
x a_29262_10725# VDD UP VDD s=19712,624 d=19712,624 l=112 w=224 x=29998 y=11165 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=27527 y=3015 pfet_03v3
x a_19897_11741# VSS mux_magic_2.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=21065 y=11741 nfet_03v3
x a_22967_8787# a_22881_9554# VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=23377 y=9554 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=36419 y=1172 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35192 y=67849 cap_mim_2f0_m4m5_noshield
x S1 a_19897_10547# a_20097_10547# VSS s=19712,624 d=11648,328 l=112 w=224 x=19985 y=10547 nfet_03v3
x a_25557_8739# PFD_T2_0.DOWN VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=26069 y=8739 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=31793 y=2595 pfet_03v3
x a_42628_11562# RES_74k_1.M a_42628_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=42628 y=11562 ppolyf_u
x OUT OUTB VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=46810 y=1905 pfet_03v3
x S2 VDD mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=27350 y=11817 pfet_03v3
x a_46528_11562# a_46528_12082# a_46228_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=46528 y=11562 ppolyf_u
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=36104 y=2927 nfet_03v3
x S6 VDD a_19903_9637# VDD s=19712,624 d=11648,328 l=112 w=224 x=19991 y=9197 pfet_03v3
x a_22966_11778# VDD PFD_T2_0.INV_mag_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=24192 y=11635 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VCO_DFF_C_0.VCO_C_0.INV_2_3.IN a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=34275 y=3034 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=43305 y=1031 pfet_03v3
x a_45628_9906# a_45328_10426# a_45628_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=45628 y=9906 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VCO_DFF_C_0.VCO_C_0.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=31758 y=1042 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=36963 y=-57 pfet_03v3
x a_42328_9906# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=42328 y=9906 ppolyf_u
x PFD_T2_0.INV_mag_0.IN VDD PFD_T2_0.Buffer_V_2_1.IN VDD s=5200,204 d=8800,376 l=100 w=100 x=24192 y=11275 pfet_03v3
x a_22967_8787# PFD_T2_0.INV_mag_1.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23173 y=8866 pfet_03v3
x a_29415_9553# VDD DN VDD s=19712,624 d=19712,624 l=112 w=224 x=30151 y=9113 pfet_03v3
x a_43828_9078# a_43828_9598# a_43528_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=43828 y=9078 ppolyf_u
x S4 VCTRL_IN VCO_DFF_C_0.VCTRL VSS s=14784,512 d=14784,512 l=100 w=168 x=42817 y=5337 nfet_03v3
x a_42763_5679# VCO_DFF_C_0.VCTRL VCTRL_IN VDD s=8736,272 d=8736,272 l=100 w=168 x=42967 y=5723 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_2.IN a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=34275 y=2598 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=32763 y=445 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69262 y=43209 cap_mim_2f0_m4m5_noshield
x S1 VDD mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=19525 y=12160 pfet_03v3
x a_42628_10734# a_42628_11254# a_42628_10426# VDD s=22440,644 d=33880,528 l=520 w=220 x=42628 y=10734 ppolyf_u
x a_46528_10734# a_46228_11254# a_46528_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=46528 y=10734 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=38023 y=1172 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82890 y=74009 cap_mim_2f0_m4m5_noshield
x mux_magic_2.OR_magic_0.B a_21437_12116# a_21437_10708# VDD s=11648,328 d=19712,624 l=112 w=224 x=21741 y=11632 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=34547 y=4242 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=37751 y=1172 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VSS s=14784,512 d=14784,512 l=100 w=168 x=45343 y=-516 nfet_03v3
x PFD_T2_0.INV_mag_0.OUT VSS PFD_T2_0.Buffer_V_2_0.IN VSS s=5200,204 d=5200,204 l=100 w=100 x=24741 y=9553 nfet_03v3
x DIV_OUT a_19903_8443# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20639 y=8003 pfet_03v3
x mux_magic_1.OR_magic_0.A a_29415_8145# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=29503 y=8145 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=25651 y=3425 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VCO_DFF_C_0.VCO_C_0.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=31350 y=1042 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VSS s=5200,204 d=5200,204 l=100 w=100 x=31793 y=3421 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=76076 y=43209 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21564 y=18569 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.OUTB a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=29671 y=333 nfet_03v3
x a_27722_11758# VDD mux_magic_0.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=28674 y=12198 pfet_03v3
x PFD_T2_0.INV_mag_1.IN PFD_T2_0.Buffer_V_2_0.IN a_23837_9553# VSS s=5200,204 d=5200,204 l=100 w=100 x=24129 y=9553 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD a_44716_n517# VDD s=14784,512 d=8736,272 l=100 w=168 x=44785 y=291 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26082 y=-230 nfet_03v3
x a_47128_9906# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=47128 y=9906 ppolyf_u
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=38810 y=3262 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82890 y=67849 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=33171 y=1003 pfet_03v3
x a_44716_n517# VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD s=14784,512 d=8736,272 l=100 w=168 x=44785 y=-130 pfet_03v3
x ITAIL1 ITAIL1 VSS VSS s=6304,328 d=6304,328 l=112 w=56 x=33430 y=9830 nfet_03v3
x a_45328_9078# a_45028_9598# a_45328_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=45328 y=9078 ppolyf_u
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=38136 y=3934 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37320 y=3262 nfet_03v3
x PFD_T2_0.DOWN VSS a_28075_8520# VSS s=11648,328 d=11648,328 l=112 w=224 x=28395 y=8520 nfet_03v3
x a_43528_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=43528 y=12390 ppolyf_u
x a_45158_5339# VCO_DFF_C_0.VCTRL RES_74k_1.P VDD s=8736,272 d=14784,512 l=100 w=168 x=45839 y=5725 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=27170 y=105 nfet_03v3
x PFD_T2_0.INV_mag_1.IN VDD a_24436_11277# VDD s=5200,204 d=5200,204 l=100 w=100 x=24728 y=11277 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37864 y=3934 nfet_03v3
x F_IN a_19897_10547# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20633 y=10987 pfet_03v3
x ITAIL a_31732_10267# RES_74k_1.P VDD s=6304,328 d=6304,328 l=112 w=56 x=32284 y=11243 pfet_03v3
x PFD_T2_0.FDIV a_22967_8787# VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23173 y=9226 pfet_03v3
x a_46828_8250# a_46528_8770# RES_74k_1.P VDD s=22440,644 d=22440,644 l=520 w=220 x=46828 y=8250 ppolyf_u
x S2 VDD mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=26918 y=11817 pfet_03v3
x a_43528_8250# a_43528_8770# a_43228_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=43528 y=8250 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=25651 y=2605 pfet_03v3
x DN_INPUT VSS a_28075_9714# VSS s=11648,328 d=11648,328 l=112 w=224 x=28395 y=9714 nfet_03v3
x S4 A_MUX_0.Tr_Gate_1.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=44205 y=5315 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_44716_1837# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=44989 y=1029 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=35631 y=1175 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=25538 y=-566 nfet_03v3
x PFD_T2_0.INV_mag_1.OUT VSS PFD_T2_0.Buffer_V_2_1.IN VSS s=5200,204 d=5200,204 l=100 w=100 x=24740 y=10948 nfet_03v3
x mux_magic_0.OR_magic_0.B VSS a_29262_10725# VSS s=11648,328 d=19712,624 l=112 w=224 x=29566 y=10725 nfet_03v3
x a_43528_11562# a_43528_12082# a_43228_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=43528 y=11562 ppolyf_u
x a_45158_5339# VCO_DFF_C_0.VCTRL RES_74k_1.P VDD s=8736,272 d=8736,272 l=100 w=168 x=45431 y=5725 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=33871 y=3430 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=34547 y=3430 nfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=38136 y=2926 nfet_03v3
x a_46828_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=46828 y=7422 ppolyf_u
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37864 y=2926 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=37479 y=-57 pfet_03v3
x PFD_T2_0.INV_mag_0.IN a_23836_10693# PFD_T2_0.Buffer_V_2_1.IN VSS s=5200,204 d=5200,204 l=100 w=100 x=24332 y=10948 nfet_03v3
x ITAIL1 VSS ITAIL1 VSS s=3712,184 d=6304,328 l=112 w=56 x=33078 y=9627 nfet_03v3
x S3 VDD mux_magic_1.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=27503 y=8101 pfet_03v3
x a_43528_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=43528 y=7422 ppolyf_u
x a_41879_n196# VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD s=14784,512 d=8736,272 l=100 w=168 x=41879 y=-151 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=36147 y=352 pfet_03v3
x mux_magic_3.OR_magic_0.A a_21443_8068# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=21531 y=8068 pfet_03v3
x A_MUX_0.Tr_Gate_1.CLK VCO_DFF_C_0.VCTRL RES_74k_1.P VSS s=14784,512 d=14784,512 l=100 w=168 x=45785 y=5339 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21564 y=55529 cap_mim_2f0_m4m5_noshield
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=27842 y=105 nfet_03v3
x S4 A_MUX_0.Tr_Gate_1.CLK VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=44205 y=4993 nfet_03v3
x S1 VDD mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=19093 y=11800 pfet_03v3
x a_43528_10734# a_43228_11254# a_43528_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=43528 y=10734 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69262 y=37049 cap_mim_2f0_m4m5_noshield
x PFD_T2_0.INV_mag_1.IN a_23837_9553# VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=24333 y=9808 nfet_03v3
x a_45028_8250# a_44728_8770# a_45028_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=45028 y=8250 ppolyf_u
x PFD_T2_0.INV_mag_0.OUT a_22966_11778# a_22879_10704# VSS s=5200,204 d=8800,376 l=100 w=100 x=23171 y=10704 nfet_03v3
x mux_magic_1.AND2_magic_0.A a_27875_8520# a_28075_8520# VSS s=19712,624 d=11648,328 l=112 w=224 x=27963 y=8520 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK a_44716_n517# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=45397 y=291 pfet_03v3
x UP_INPUT VSS a_27922_10564# VSS s=11648,328 d=11648,328 l=112 w=224 x=28242 y=10564 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28378 y=43209 cap_mim_2f0_m4m5_noshield
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=28455 y=333 nfet_03v3
x S4 A_MUX_0.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=44613 y=5551 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=76076 y=37049 cap_mim_2f0_m4m5_noshield
x mux_magic_2.AND2_magic_0.A a_19897_11741# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20201 y=12181 pfet_03v3
x S3 a_27875_9714# a_28075_9714# VSS s=19712,624 d=11648,328 l=112 w=224 x=27963 y=9714 nfet_03v3
x a_42763_5679# VCTRL_IN VCO_DFF_C_0.VCTRL VDD s=8736,272 d=8736,272 l=100 w=168 x=43171 y=5723 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=28962 y=3988 pfet_03v3
x VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=29321 y=2743 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=37479 y=1172 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VSS s=8736,272 d=14784,512 l=100 w=168 x=45008 y=2141 nfet_03v3
x mux_magic_0.OR_magic_0.A a_29262_12133# VDD VDD s=19712,624 d=11648,328 l=112 w=224 x=29350 y=12133 pfet_03v3
x PFD_T2_0.UP VSS a_27922_11758# VSS s=11648,328 d=11648,328 l=112 w=224 x=28242 y=11758 nfet_03v3
x a_45028_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=45028 y=7422 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD s=8800,376 d=5200,204 l=100 w=100 x=32559 y=767 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48820 y=24729 cap_mim_2f0_m4m5_noshield
x PFD_T2_0.DOWN a_28075_8520# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=28179 y=8520 nfet_03v3
x mux_magic_0.OR_magic_0.B a_29262_12133# a_29262_10725# VDD s=11648,328 d=19712,624 l=112 w=224 x=29566 y=11649 pfet_03v3
x a_44716_n517# VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD s=8736,272 d=14784,512 l=100 w=168 x=45397 y=-130 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=35091 y=3866 nfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26898 y=105 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=38295 y=762 pfet_03v3
x DN VDD a_31468_10271# VDD s=6304,328 d=6304,328 l=112 w=56 x=31356 y=11243 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=29324 y=1857 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89704 y=80169 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VSS s=14784,512 d=8736,272 l=100 w=168 x=42268 y=-841 nfet_03v3
x DN VSS a_31468_10271# VSS s=6304,328 d=6304,328 l=112 w=56 x=31476 y=9625 nfet_03v3
x a_44428_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=44428 y=12390 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=31589 y=2917 nfet_03v3
x S6 VSS mux_magic_3.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=19099 y=8824 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55634 y=24729 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.OUT a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=29671 y=-498 nfet_03v3
x ITAIL VDD ITAIL VDD s=6304,328 d=6304,328 l=112 w=56 x=33220 y=10271 pfet_03v3
x DN_INPUT a_28075_9714# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=28179 y=9714 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=33171 y=767 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK a_41879_1284# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=42268 y=1798 nfet_03v3
x a_22966_11778# VDD PFD_T2_0.INV_mag_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23784 y=11635 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=26467 y=3015 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=32993 y=-545 pfet_03v3
x mux_magic_1.OR_magic_0.B a_29415_8145# a_29415_9553# VDD s=11648,328 d=19712,624 l=112 w=224 x=29719 y=8629 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37048 y=3262 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VSS s=5200,204 d=5200,204 l=100 w=100 x=32967 y=445 nfet_03v3
x a_22966_11778# VDD PFD_T2_0.INV_mag_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23376 y=11635 pfet_03v3
x PFD_T2_0.INV_mag_0.IN VDD PFD_T2_0.Buffer_V_2_1.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23784 y=11275 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21564 y=30889 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62448 y=24729 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69262 y=74009 cap_mim_2f0_m4m5_noshield
x ITAIL1 VSS ITAIL1 VSS s=6304,328 d=6304,328 l=112 w=56 x=32500 y=9826 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=36776 y=3262 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VSS a_41879_n196# VSS s=8736,272 d=14784,512 l=100 w=168 x=42472 y=-537 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VCO_DFF_C_0.VCO_C_0.OUTB VDD s=5200,204 d=5200,204 l=100 w=100 x=31797 y=-587 pfet_03v3
x a_44428_11562# a_44128_12082# a_44428_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=44428 y=11562 ppolyf_u
x RES_74k_1.P VSS s=1478400,16480 l=6000 w=6000 x=48387 y=313 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=34693 y=284 pfet_03v3
x PFD_T2_0.INV_mag_0.IN VDD PFD_T2_0.Buffer_V_2_1.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23376 y=11275 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=29671 y=-874 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=35491 y=3866 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35192 y=80169 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=43509 y=2219 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=38023 y=762 pfet_03v3
x S2 mux_magic_0.AND2_magic_0.A VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=27134 y=11377 nfet_03v3
x a_27875_8520# VDD mux_magic_1.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=28827 y=8080 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37592 y=3598 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21564 y=49369 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=76076 y=74009 cap_mim_2f0_m4m5_noshield
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26626 y=105 nfet_03v3
x mux_magic_2.OR_magic_0.A a_21437_10708# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=21525 y=10708 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=33873 y=3034 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VDD a_44716_1837# VDD s=8736,272 d=8736,272 l=100 w=168 x=45193 y=1029 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69262 y=67849 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK a_44716_n517# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=44989 y=291 pfet_03v3
x a_41879_1284# OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD s=8736,272 d=8736,272 l=100 w=168 x=42287 y=1412 pfet_03v3
x a_25556_11637# VDD PFD_T2_0.UP VDD s=5200,204 d=5200,204 l=100 w=100 x=25864 y=11637 pfet_03v3
x a_44428_10734# a_44428_11254# a_44128_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=44428 y=10734 ppolyf_u
x VCO_DFF_C_0.VCTRL VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=8800,376 d=8800,376 l=168 w=100 x=35053 y=956 pfet_03v3
x a_27875_9714# VDD mux_magic_1.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=28827 y=9274 pfet_03v3
x a_46528_9906# a_46528_10426# a_46228_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=46528 y=9906 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=36691 y=1172 pfet_03v3
x a_43228_9906# a_42928_10426# a_43228_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=43228 y=9906 ppolyf_u
x OUT OUTB VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=46810 y=2227 nfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=34693 y=-688 pfet_03v3
x PFD_T2_0.Buffer_V_2_1.IN VDD a_25556_11637# VDD s=8800,376 d=5200,204 l=100 w=100 x=25456 y=11637 pfet_03v3
x a_44728_9078# a_44428_9598# a_44728_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=44728 y=9078 ppolyf_u
x a_41879_n196# VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD s=8736,272 d=8736,272 l=100 w=168 x=42083 y=-151 pfet_03v3
x a_25557_8739# VDD PFD_T2_0.DOWN VDD s=5200,204 d=5200,204 l=100 w=100 x=25865 y=8739 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28378 y=37049 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=76076 y=67849 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=43509 y=-368 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=27799 y=2195 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=37751 y=762 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS s=8800,376 d=5200,204 l=100 w=100 x=43305 y=473 nfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=27442 y=-230 nfet_03v3
x a_42928_8250# a_42928_8770# a_42628_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=42928 y=8250 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48820 y=18569 cap_mim_2f0_m4m5_noshield
x F_IN a_20097_10547# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=20201 y=10547 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=32789 y=-781 pfet_03v3
x VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=28961 y=3287 pfet_03v3
x ITAIL ITAIL VDD VDD s=6304,328 d=6304,328 l=112 w=56 x=32752 y=10595 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37592 y=2598 nfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26082 y=441 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=32763 y=767 pfet_03v3
x a_45328_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=45328 y=12390 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=35091 y=4242 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=31997 y=3979 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55634 y=18569 cap_mim_2f0_m4m5_noshield
x a_19897_11741# VDD mux_magic_2.OR_magic_0.A VDD s=11648,328 d=11648,328 l=112 w=224 x=20849 y=12181 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82890 y=80169 cap_mim_2f0_m4m5_noshield
x a_44716_1837# VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD s=8736,272 d=8736,272 l=100 w=168 x=44989 y=1451 pfet_03v3
x mux_magic_0.AND2_magic_0.A a_27722_11758# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28026 y=12198 pfet_03v3
x PFD_T2_0.INV_mag_1.OUT VSS a_22879_10704# VSS s=8800,376 d=5200,204 l=100 w=100 x=24740 y=10700 nfet_03v3
x a_42928_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=42928 y=7422 ppolyf_u
x S4 VSS a_42763_5679# VSS s=8736,272 d=14784,512 l=100 w=168 x=43356 y=5337 nfet_03v3
x RES_74k_1.P VSS s=1478400,16480 l=6000 w=6000 x=61615 y=313 cap_mim_2f0_m4m5_noshield
x PFD_T2_0.INV_mag_0.IN a_23836_10693# PFD_T2_0.Buffer_V_2_1.IN VSS s=8800,376 d=5200,204 l=100 w=100 x=23924 y=10948 nfet_03v3
x a_46228_9078# a_46228_9598# a_45928_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=46228 y=9078 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21564 y=86329 cap_mim_2f0_m4m5_noshield
x mux_magic_0.OR_magic_0.B a_29262_10725# a_29262_12133# VDD s=11648,328 d=19712,624 l=112 w=224 x=29998 y=12133 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=31793 y=3743 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=31793 y=2359 pfet_03v3
x A_MUX_0.Tr_Gate_1.CLK VDD a_45158_5339# VDD s=14784,512 d=8736,272 l=100 w=168 x=45227 y=6147 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=36104 y=3262 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=27842 y=-230 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62448 y=18569 cap_mim_2f0_m4m5_noshield
x OUT OUTB VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=46402 y=1669 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VCO_DFF_C_0.VCO_C_0.OUTB VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31593 y=-823 pfet_03v3
x PFD_T2_0.INV_mag_1.IN a_23837_9553# PFD_T2_0.Buffer_V_2_0.IN VSS s=8800,376 d=5200,204 l=100 w=100 x=23925 y=9553 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=33869 y=3866 nfet_03v3
x OUT VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=46606 y=-596 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=38295 y=-57 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.INV_2_5.IN a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=29399 y=-498 nfet_03v3
x S1 mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19309 y=11800 pfet_03v3
x a_45328_11562# a_45328_12082# a_45028_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=45328 y=11562 ppolyf_u
x a_44428_8250# a_44128_8770# a_44428_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=44428 y=8250 ppolyf_u
x S3 VSS mux_magic_1.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=27071 y=8901 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=42006 y=43209 cap_mim_2f0_m4m5_noshield
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=35491 y=4242 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28378 y=74009 cap_mim_2f0_m4m5_noshield
x OUT VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD s=8800,376 d=5200,204 l=100 w=100 x=46198 y=-596 pfet_03v3
x OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=46402 y=-360 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=46810 y=1039 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=32789 y=-223 nfet_03v3
x a_19903_9637# VDD mux_magic_3.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=20855 y=9197 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=46198 y=803 pfet_03v3
x a_21437_10708# VDD PFD_T2_0.FIN VDD s=19712,624 d=19712,624 l=112 w=224 x=22173 y=11632 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=28960 y=1853 pfet_03v3
x VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=35053 y=-259 pfet_03v3
x a_45328_10734# a_45028_11254# a_45328_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=45328 y=10734 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=25923 y=3015 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=43509 y=1897 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48820 y=55529 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_0.IN a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=29399 y=-874 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=30075 y=-62 nfet_03v3
x ITAIL1 RES_74k_1.P a_31940_9626# VSS s=6304,328 d=3712,184 l=112 w=56 x=32854 y=9827 nfet_03v3
x a_44428_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=44428 y=7422 ppolyf_u
x VCTRL2 VSS a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=36504 y=3262 nfet_03v3
x mux_magic_1.OR_magic_0.A VDD a_29415_8145# VDD s=19712,624 d=11648,328 l=112 w=224 x=29503 y=9113 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=27842 y=440 nfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26082 y=-566 nfet_03v3
x RES_74k_1.P VSS s=1482640,16520 l=6000 w=6000 x=61615 y=6673 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28378 y=67849 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS s=14784,512 d=14784,512 l=100 w=168 x=41933 y=2102 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=36691 y=352 pfet_03v3
x A_MUX_0.Tr_Gate_1.CLK a_45158_5339# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=45246 y=5339 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=35091 y=3430 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=43305 y=1661 pfet_03v3
x a_22967_8787# PFD_T2_0.INV_mag_1.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23989 y=8866 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=43305 y=-604 pfet_03v3
x a_29415_9553# VDD DN VDD s=19712,624 d=19712,624 l=112 w=224 x=30151 y=8629 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55634 y=55529 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=38023 y=-57 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37320 y=3598 nfet_03v3
x a_19903_8443# mux_magic_3.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=21071 y=8003 pfet_03v3
x S6 VDD mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=19531 y=8024 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31589 y=2595 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=43713 y=1031 pfet_03v3
x a_19897_10547# mux_magic_2.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=21065 y=10987 pfet_03v3
x OUT VDD OUTB VDD s=5200,204 d=5200,204 l=100 w=100 x=46606 y=1905 pfet_03v3
x UP_INPUT a_27722_10564# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28458 y=11004 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21564 y=61689 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62448 y=55529 cap_mim_2f0_m4m5_noshield
x a_22967_8787# PFD_T2_0.INV_mag_1.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23581 y=8866 pfet_03v3
x a_22966_11778# VDD PFD_T2_0.INV_mag_0.IN VDD s=8800,376 d=5200,204 l=100 w=100 x=22968 y=11635 pfet_03v3
x a_42328_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=42328 y=12390 ppolyf_u
x a_46228_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=46228 y=12390 ppolyf_u
x OUT VDD OUTB VDD s=8800,376 d=5200,204 l=100 w=100 x=46198 y=1905 pfet_03v3
x mux_magic_3.AND2_magic_0.A a_19903_8443# a_20103_8443# VSS s=19712,624 d=11648,328 l=112 w=224 x=19991 y=8443 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=35491 y=3430 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=37751 y=-57 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26898 y=-230 nfet_03v3
x PFD_T2_0.FIN VDD a_22966_11778# VDD s=8800,376 d=5200,204 l=100 w=100 x=22968 y=11275 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=27527 y=2195 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=38408 y=3262 nfet_03v3
x VCO_DFF_C_0.VCTRL VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=28961 y=3015 pfet_03v3
x PRE_SCALAR VSS a_20097_11741# VSS s=11648,328 d=11648,328 l=112 w=224 x=20417 y=11741 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=38810 y=2598 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VSS s=8800,376 d=5200,204 l=100 w=100 x=43305 y=-46 nfet_03v3
x S6 a_19903_9637# a_20103_9637# VSS s=19712,624 d=11648,328 l=112 w=224 x=19991 y=9637 nfet_03v3
x a_42328_11562# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=42328 y=11562 ppolyf_u
x S4 VCO_DFF_C_0.VCTRL VCTRL_IN VSS s=14784,512 d=8736,272 l=100 w=168 x=43152 y=5033 nfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=25099 y=2605 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=28455 y=-498 nfet_03v3
x PFD_T2_0.INV_mag_0.OUT PFD_T2_0.Buffer_V_2_0.IN VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=24537 y=9553 nfet_03v3
x a_46228_11562# a_45928_12082# a_46228_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=46228 y=11562 ppolyf_u
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=33869 y=4242 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37320 y=2598 nfet_03v3
x S2 VDD a_27722_10564# VDD s=19712,624 d=11648,328 l=112 w=224 x=27810 y=11004 pfet_03v3
x VSS a_19903_9637# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20639 y=9197 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS s=14784,512 d=8736,272 l=100 w=168 x=44804 y=2141 nfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=27442 y=105 nfet_03v3
x PFD_T2_0.INV_mag_1.IN PFD_T2_0.Buffer_V_2_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23989 y=9226 pfet_03v3
x a_45928_9906# a_45928_10426# a_45628_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=45928 y=9906 ppolyf_u
x VCTRL2 VSS a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=25538 y=441 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=42006 y=37049 cap_mim_2f0_m4m5_noshield
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=30073 y=333 nfet_03v3
x mux_magic_2.OR_magic_0.B a_21437_12116# a_21437_10708# VDD s=11648,328 d=11648,328 l=112 w=224 x=21957 y=12116 pfet_03v3
x a_42628_9906# a_42628_10426# a_42628_9804# VDD s=33880,528 d=22440,644 l=520 w=220 x=42628 y=9906 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=31589 y=3421 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48820 y=30889 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89704 y=24729 cap_mim_2f0_m4m5_noshield
x a_44716_1837# VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD s=8736,272 d=8736,272 l=100 w=168 x=45193 y=1451 pfet_03v3
x S2 VDD mux_magic_0.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=27350 y=12177 pfet_03v3
x mux_magic_3.OR_magic_0.A VDD a_21443_8068# VDD s=19712,624 d=11648,328 l=112 w=224 x=21531 y=9036 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=43509 y=473 nfet_03v3
x mux_magic_0.OR_magic_0.A a_29262_10725# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=29350 y=10725 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VSS OUT VSS s=8800,376 d=5200,204 l=100 w=100 x=46198 y=481 nfet_03v3
x a_25557_8739# VSS PFD_T2_0.DOWN VSS s=5200,204 d=8800,376 l=100 w=100 x=25865 y=9055 nfet_03v3
x a_42328_10734# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=42328 y=10734 ppolyf_u
x a_46228_10734# a_46228_11254# a_45928_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=46228 y=10734 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55634 y=30889 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48820 y=49369 cap_mim_2f0_m4m5_noshield
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=28455 y=-874 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=25137 y=-566 nfet_03v3
x mux_magic_2.OR_magic_0.B a_21437_12116# a_21437_10708# VDD s=11648,328 d=19712,624 l=112 w=224 x=21741 y=11148 pfet_03v3
x a_31468_10271# a_31732_10267# VDD VDD s=12320,456 d=12320,456 l=112 w=140 x=31820 y=10543 pfet_03v3
x PFD_T2_0.INV_mag_1.IN PFD_T2_0.Buffer_V_2_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23581 y=9226 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_2.IN a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=34275 y=3866 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=25136 y=769 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=29127 y=-498 nfet_03v3
x PFD_T2_0.INV_mag_0.IN a_24437_9224# VDD VDD s=8800,376 d=5200,204 l=100 w=100 x=24525 y=9224 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=25137 y=441 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=32967 y=767 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_0.IN a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=28855 y=-498 nfet_03v3
x S4 A_MUX_0.Tr_Gate_1.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=44613 y=5315 pfet_03v3
x S6 mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19315 y=8024 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=36419 y=352 pfet_03v3
x mux_magic_2.AND2_magic_0.A a_19897_11741# a_20097_11741# VSS s=19712,624 d=11648,328 l=112 w=224 x=19985 y=11741 nfet_03v3
x ITAIL RES_74k_1.P a_31732_10267# VDD s=6304,328 d=6304,328 l=112 w=56 x=33688 y=10919 pfet_03v3
x PFD_T2_0.INV_mag_1.IN PFD_T2_0.INV_mag_1.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=25894 y=9888 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62448 y=30889 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69262 y=80169 cap_mim_2f0_m4m5_noshield
x S3 VDD mux_magic_1.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=27503 y=8461 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55634 y=49369 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCTRL VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=35053 y=12 pfet_03v3
x a_27722_10564# mux_magic_0.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=28890 y=11004 pfet_03v3
x ITAIL a_31732_10267# RES_74k_1.P VDD s=6304,328 d=6304,328 l=112 w=56 x=32284 y=10595 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35192 y=24729 cap_mim_2f0_m4m5_noshield
x a_22967_8787# VDD PFD_T2_0.INV_mag_1.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=24601 y=8866 pfet_03v3
x a_44128_9906# a_44128_10426# a_43828_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=44128 y=9906 ppolyf_u
x a_45628_9078# a_45628_9598# a_45328_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=45628 y=9078 ppolyf_u
x a_42328_9078# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=42328 y=9078 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=76076 y=80169 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.OUT a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=29127 y=-874 nfet_03v3
x a_45158_5339# RES_74k_1.P VCO_DFF_C_0.VCTRL VDD s=14784,512 d=8736,272 l=100 w=168 x=45227 y=5725 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_2.IN a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=34819 y=3034 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62448 y=49369 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.INV_2_5.IN a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=28855 y=-874 nfet_03v3
x a_25556_11637# VSS PFD_T2_0.UP VSS s=5200,204 d=8800,376 l=100 w=100 x=25864 y=11321 nfet_03v3
x a_22967_8787# VDD PFD_T2_0.INV_mag_1.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=24193 y=8866 pfet_03v3
x a_43228_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=43228 y=12390 ppolyf_u
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37048 y=3598 nfet_03v3
x a_47128_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=47128 y=12390 ppolyf_u
x S4 A_MUX_0.Tr_Gate_1.CLK VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=44613 y=4993 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VSS a_44716_1837# VSS s=8736,272 d=14784,512 l=100 w=168 x=45008 y=1837 nfet_03v3
x a_43828_8250# a_43528_8770# a_43828_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=43828 y=8250 ppolyf_u
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=36776 y=3598 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=42006 y=74009 cap_mim_2f0_m4m5_noshield
x a_31468_10271# a_31732_10267# VDD VDD s=12320,456 d=12320,456 l=112 w=140 x=31820 y=10819 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VCO_DFF_C_0.VCO_C_0.INV_2_3.IN a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=34819 y=2598 nfet_03v3
x mux_magic_0.OR_magic_0.A VDD a_29262_12133# VDD s=19712,624 d=11648,328 l=112 w=224 x=29350 y=11649 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=27255 y=3015 pfet_03v3
x a_22966_11778# VDD PFD_T2_0.INV_mag_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=24600 y=11635 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=36147 y=1172 pfet_03v3
x PFD_T2_0.INV_mag_1.IN VSS a_23837_9553# VSS s=5200,204 d=5200,204 l=100 w=100 x=24129 y=9808 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=26983 y=3015 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=43305 y=795 pfet_03v3
x S2 VDD mux_magic_0.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=26918 y=12177 pfet_03v3
x a_43228_11562# a_42928_12082# a_43228_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=43228 y=11562 ppolyf_u
x VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=8800,376 d=8800,376 l=168 w=100 x=29321 y=2343 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48820 y=86329 cap_mim_2f0_m4m5_noshield
x UP a_31940_9626# VSS VSS s=3712,184 d=6304,328 l=112 w=56 x=32052 y=9826 nfet_03v3
x a_47128_11562# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=47128 y=11562 ppolyf_u
x DIV_OUT VDD a_19903_8443# VDD s=11648,328 d=11648,328 l=112 w=224 x=20423 y=8003 pfet_03v3
x a_43828_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=43828 y=7422 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=42006 y=67849 cap_mim_2f0_m4m5_noshield
x a_47128_9078# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=47128 y=9078 ppolyf_u
x S4 VDD A_MUX_0.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=44409 y=5551 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89704 y=18569 cap_mim_2f0_m4m5_noshield
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26626 y=-230 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55634 y=86329 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82890 y=24729 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=27799 y=3425 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=31997 y=2917 nfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37048 y=2598 nfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26082 y=769 nfet_03v3
x OUT VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VSS s=8800,376 d=5200,204 l=100 w=100 x=46198 y=-38 nfet_03v3
x a_43228_10734# a_43228_11254# a_42928_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=43228 y=10734 ppolyf_u
x a_47128_10734# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=47128 y=10734 ppolyf_u
x a_45328_8250# a_45328_8770# a_45028_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=45328 y=8250 ppolyf_u
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=36776 y=2598 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS s=5200,204 d=5200,204 l=100 w=100 x=43713 y=473 nfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=27442 y=-566 nfet_03v3
x ITAIL RES_74k_1.P a_31732_10267# VDD s=6304,328 d=6304,328 l=112 w=56 x=32752 y=10271 pfet_03v3
x PFD_T2_0.INV_mag_1.IN VDD PFD_T2_0.Buffer_V_2_0.IN VDD s=5200,204 d=8800,376 l=100 w=100 x=24193 y=9226 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VCO_DFF_C_0.VCO_C_0.INV_2_3.IN a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=34275 y=4242 nfet_03v3
x PFD_T2_0.INV_mag_1.IN PFD_T2_0.INV_mag_1.IN a_24437_9224# VDD s=5200,204 d=8800,376 l=100 w=100 x=25137 y=9224 pfet_03v3
x S4 VDD A_MUX_0.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=44001 y=5551 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62448 y=86329 cap_mim_2f0_m4m5_noshield
x S1 VDD mux_magic_2.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=19093 y=12160 pfet_03v3
x DN VDD a_31468_10271# VDD s=6304,328 d=6304,328 l=112 w=56 x=31356 y=10595 pfet_03v3
x a_29262_10725# VSS UP VSS s=19712,624 d=19712,624 l=112 w=224 x=29998 y=10725 nfet_03v3
x a_45328_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=45328 y=7422 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35192 y=18569 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=32789 y=-545 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28378 y=80169 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.OUTB a_41879_n196# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=42268 y=-537 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=43509 y=-46 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=43917 y=2219 nfet_03v3
x S3 mux_magic_1.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27287 y=8101 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=27799 y=2605 pfet_03v3
x VCO_DFF_C_0.VCTRL VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=35053 y=556 pfet_03v3
x a_44128_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=44128 y=12390 ppolyf_u
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=36104 y=3598 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=27842 y=-566 nfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37592 y=3934 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48820 y=61689 cap_mim_2f0_m4m5_noshield
x PFD_T2_0.INV_mag_0.IN VSS a_23836_10693# VSS s=5200,204 d=5200,204 l=100 w=100 x=24128 y=10693 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89704 y=55529 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VSS s=8736,272 d=14784,512 l=100 w=168 x=45008 y=-820 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=26467 y=2195 pfet_03v3
x a_41879_n196# VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD s=8736,272 d=14784,512 l=100 w=168 x=42491 y=-151 pfet_03v3
x mux_magic_3.AND2_magic_0.A a_19903_8443# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20207 y=8003 pfet_03v3
x S4 VDD a_42763_5679# VDD s=14784,512 d=8736,272 l=100 w=168 x=42763 y=6145 pfet_03v3
x S1 VSS mux_magic_2.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=19525 y=11360 nfet_03v3
x a_44128_11562# a_44128_12082# a_43828_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=44128 y=11562 ppolyf_u
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26354 y=441 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55634 y=61689 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=43917 y=-368 pfet_03v3
x OUT VSS OUTB VSS s=5200,204 d=5200,204 l=100 w=100 x=46606 y=2227 nfet_03v3
x PRE_SCALAR a_19897_11741# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20633 y=12181 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VCO_DFF_C_0.VCO_C_0.INV_2_3.IN a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=34275 y=3430 nfet_03v3
x PFD_T2_0.FDIV a_22881_9554# PFD_T2_0.INV_mag_1.IN VSS s=8800,376 d=5200,204 l=100 w=100 x=22969 y=9554 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS s=8736,272 d=14784,512 l=100 w=168 x=42472 y=2102 nfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37592 y=2926 nfet_03v3
x mux_magic_0.OR_magic_0.B a_29262_12133# a_29262_10725# VDD s=11648,328 d=11648,328 l=112 w=224 x=29782 y=12133 pfet_03v3
x VCO_DFF_C_0.VCTRL VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=29321 y=3559 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=36504 y=3598 nfet_03v3
x a_29262_10725# VDD UP VDD s=19712,624 d=19712,624 l=112 w=224 x=29998 y=11649 pfet_03v3
x PFD_T2_0.INV_mag_0.IN a_24436_11277# PFD_T2_0.INV_mag_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=24932 y=11277 pfet_03v3
x mux_magic_1.OR_magic_0.B VSS a_29415_9553# VSS s=11648,328 d=19712,624 l=112 w=224 x=29719 y=9553 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62448 y=61689 cap_mim_2f0_m4m5_noshield
x OUT VSS OUTB VSS s=8800,376 d=5200,204 l=100 w=100 x=46198 y=2227 nfet_03v3
x a_27875_8520# mux_magic_1.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=29043 y=8080 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82890 y=18569 cap_mim_2f0_m4m5_noshield
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=36104 y=2598 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35192 y=55529 cap_mim_2f0_m4m5_noshield
x PFD_T2_0.INV_mag_1.IN a_24436_11277# VDD VDD s=8800,376 d=5200,204 l=100 w=100 x=24524 y=11277 pfet_03v3
x a_44128_10734# a_43828_11254# a_44128_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=44128 y=10734 ppolyf_u
x a_46828_9906# a_46528_10426# a_46828_9598# VDD s=22440,644 d=33880,528 l=520 w=220 x=46828 y=9906 ppolyf_u
x a_21443_9476# VSS PFD_T2_0.FDIV VSS s=19712,624 d=19712,624 l=112 w=224 x=22179 y=9476 nfet_03v3
x a_43528_9906# a_43528_10426# a_43228_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=43528 y=9906 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_0.IN a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=29399 y=-62 nfet_03v3
x a_27875_9714# mux_magic_1.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=29043 y=9274 pfet_03v3
x A_MUX_0.Tr_Gate_1.CLK VDD a_45158_5339# VDD s=8736,272 d=8736,272 l=100 w=168 x=45635 y=6147 pfet_03v3
x a_21443_9476# VDD PFD_T2_0.FDIV VDD s=19712,624 d=19712,624 l=112 w=224 x=22179 y=8552 pfet_03v3
x OUT OUTB VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=46810 y=1669 pfet_03v3
x PFD_T2_0.INV_mag_1.OUT a_22880_9797# VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=24945 y=9801 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31589 y=3743 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31589 y=2359 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=27527 y=3425 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=28315 y=2192 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89704 y=30889 cap_mim_2f0_m4m5_noshield
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26898 y=-566 nfet_03v3
x mux_magic_1.OR_magic_0.A VDD a_29415_8145# VDD s=19712,624 d=11648,328 l=112 w=224 x=29503 y=8629 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VCO_DFF_C_0.VCO_C_0.OUTB VDD s=8800,376 d=5200,204 l=100 w=100 x=31389 y=-823 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=36504 y=2598 nfet_03v3
x OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=46810 y=-360 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=43509 y=795 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=31385 y=3979 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=38408 y=3598 nfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=25538 y=769 nfet_03v3
x ITAIL1 a_31940_9626# RES_74k_1.P VSS s=3712,184 d=6304,328 l=112 w=56 x=33078 y=9827 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=36963 y=352 pfet_03v3
x a_45028_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=45028 y=12390 ppolyf_u
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=25099 y=3017 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS s=14784,512 d=14784,512 l=100 w=168 x=45343 y=2141 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=32763 y=1003 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VSS s=5200,204 d=5200,204 l=100 w=100 x=43713 y=-46 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=46606 y=1039 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=43917 y=1897 pfet_03v3
x a_22966_11778# VDD PFD_T2_0.INV_mag_0.IN VDD s=5200,204 d=8800,376 l=100 w=100 x=25008 y=11635 pfet_03v3
x a_45028_9906# a_44728_10426# a_45028_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=45028 y=9906 ppolyf_u
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=25810 y=441 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89704 y=49369 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.OUT a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=29127 y=-62 nfet_03v3
x PFD_T2_0.DOWN a_27875_8520# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28611 y=8080 pfet_03v3
x a_46528_9078# a_46228_9598# a_46528_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=46528 y=9078 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69262 y=24729 cap_mim_2f0_m4m5_noshield
x UP VSS a_31940_9626# VSS s=6304,328 d=3712,184 l=112 w=56 x=31828 y=9626 nfet_03v3
x a_43228_9078# a_43228_9598# a_42928_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=43228 y=9078 ppolyf_u
x UP_INPUT VDD a_27722_10564# VDD s=11648,328 d=11648,328 l=112 w=224 x=28242 y=11004 pfet_03v3
x ITAIL ITAIL VDD VDD s=6304,328 d=6304,328 l=112 w=56 x=33688 y=11243 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=26195 y=3015 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82890 y=55529 cap_mim_2f0_m4m5_noshield
x S2 mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27134 y=11817 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=46198 y=1039 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=43713 y=1661 pfet_03v3
x mux_magic_3.OR_magic_0.B VSS a_21443_9476# VSS s=11648,328 d=19712,624 l=112 w=224 x=21747 y=9476 nfet_03v3
x S6 VDD mux_magic_3.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=19531 y=8384 pfet_03v3
x S4 a_42763_5679# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=43375 y=6145 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=43713 y=-604 pfet_03v3
x a_45028_11562# a_44728_12082# a_45028_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=45028 y=11562 ppolyf_u
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=38809 y=3934 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=43917 y=473 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VCO_DFF_C_0.VCO_C_0.OUTB VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=31593 y=-265 nfet_03v3
x DN_INPUT a_27875_9714# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28611 y=9274 pfet_03v3
x a_44728_8250# a_44728_8770# a_44428_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=44728 y=8250 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=27527 y=2605 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35192 y=30889 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=76076 y=24729 cap_mim_2f0_m4m5_noshield
x mux_magic_3.OR_magic_0.B a_21443_8068# a_21443_9476# VDD s=11648,328 d=19712,624 l=112 w=224 x=21747 y=8552 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=38808 y=3598 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=31997 y=2595 pfet_03v3
x S1 a_20097_10547# a_19897_10547# VSS s=11648,328 d=19712,624 l=112 w=224 x=20633 y=10547 nfet_03v3
x DN VSS a_31468_10271# VSS s=6304,328 d=6304,328 l=112 w=56 x=31476 y=9817 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37320 y=3934 nfet_03v3
x S1 mux_magic_2.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19309 y=12160 pfet_03v3
x PRE_SCALAR a_20097_11741# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=20201 y=11741 nfet_03v3
x a_21437_10708# VDD PFD_T2_0.FIN VDD s=19712,624 d=19712,624 l=112 w=224 x=22173 y=11148 pfet_03v3
x ITAIL VDD ITAIL VDD s=6304,328 d=6304,328 l=112 w=56 x=32284 y=10271 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=38408 y=2598 nfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=35054 y=1446 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.INV_2_5.IN a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=28855 y=-62 nfet_03v3
x mux_magic_2.OR_magic_0.A VDD a_21437_12116# VDD s=19712,624 d=11648,328 l=112 w=224 x=21525 y=11632 pfet_03v3
x a_19903_9637# mux_magic_3.OR_magic_0.B VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=21071 y=9197 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35192 y=49369 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=43509 y=1031 pfet_03v3
x a_45028_10734# a_45028_11254# a_44728_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=45028 y=10734 ppolyf_u
x a_44728_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=44728 y=7422 ppolyf_u
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=28317 y=2603 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=25923 y=2195 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=42006 y=80169 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.OUTB a_44716_1837# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=44804 y=1837 nfet_03v3
x PFD_T2_0.INV_mag_0.IN PFD_T2_0.INV_mag_0.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=25894 y=10468 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=38809 y=2926 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=33873 y=2599 nfet_03v3
x mux_magic_2.OR_magic_0.A VDD a_21437_12116# VDD s=11648,328 d=11648,328 l=112 w=224 x=21741 y=12116 pfet_03v3
x PFD_T2_0.UP a_27722_11758# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=28458 y=12198 pfet_03v3
x PFD_T2_0.INV_mag_0.IN VSS PFD_T2_0.INV_mag_0.OUT VSS s=8800,376 d=8800,376 l=100 w=100 x=25781 y=10789 nfet_03v3
x PFD_T2_0.FDIV PFD_T2_0.INV_mag_1.IN a_22881_9554# VSS s=5200,204 d=5200,204 l=100 w=100 x=23173 y=9554 nfet_03v3
x a_22967_8787# VDD PFD_T2_0.INV_mag_1.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23377 y=8866 pfet_03v3
x a_22966_11778# PFD_T2_0.INV_mag_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23580 y=11635 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37320 y=2926 nfet_03v3
x PFD_T2_0.INV_mag_0.IN PFD_T2_0.Buffer_V_2_1.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23580 y=11275 pfet_03v3
x PFD_T2_0.INV_mag_1.IN a_23837_9553# VSS VSS s=8800,376 d=5200,204 l=100 w=100 x=23925 y=9808 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21564 y=43209 cap_mim_2f0_m4m5_noshield
x a_22966_11778# PFD_T2_0.INV_mag_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23172 y=11635 pfet_03v3
x a_46228_8250# a_45928_8770# a_46228_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=46228 y=8250 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89704 y=86329 cap_mim_2f0_m4m5_noshield
x PFD_T2_0.INV_mag_0.OUT PFD_T2_0.Buffer_V_2_0.IN VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=24945 y=9553 nfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=27170 y=-230 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VCO_DFF_C_0.VCO_C_0.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31554 y=1042 pfet_03v3
x PFD_T2_0.FIN a_22966_11778# VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23172 y=11275 pfet_03v3
x ITAIL VDD ITAIL VDD s=6304,328 d=6304,328 l=112 w=56 x=33220 y=10919 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=31997 y=3421 nfet_03v3
x F_IN VDD a_19897_10547# VDD s=11648,328 d=11648,328 l=112 w=224 x=20417 y=10987 pfet_03v3
x a_29415_9553# VSS DN VSS s=19712,624 d=19712,624 l=112 w=224 x=30151 y=9553 nfet_03v3
x a_42763_5679# VCTRL_IN VCO_DFF_C_0.VCTRL VDD s=14784,512 d=8736,272 l=100 w=168 x=42763 y=5723 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=37479 y=352 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82890 y=30889 cap_mim_2f0_m4m5_noshield
x mux_magic_0.AND2_magic_0.A VDD a_27722_11758# VDD s=19712,624 d=11648,328 l=112 w=224 x=27810 y=12198 pfet_03v3
x a_46228_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=46228 y=7422 ppolyf_u
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=43713 y=795 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VCO_DFF_C_0.VCO_C_0.OUTB VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=32001 y=-823 pfet_03v3
x PFD_T2_0.Buffer_V_2_1.IN a_25556_11637# VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=25660 y=11637 pfet_03v3
x mux_magic_3.AND2_magic_0.A a_20103_8443# a_19903_8443# VSS s=11648,328 d=19712,624 l=112 w=224 x=20639 y=8443 nfet_03v3
x a_44716_n517# VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD s=8736,272 d=8736,272 l=100 w=168 x=44989 y=-130 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_41879_n196# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=42083 y=270 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=36147 y=762 pfet_03v3
x PFD_T2_0.INV_mag_1.IN a_24437_9224# PFD_T2_0.INV_mag_1.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=24933 y=9224 pfet_03v3
x S6 mux_magic_3.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=19315 y=8384 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=27170 y=441 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VCO_DFF_C_0.VCO_C_0.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=31350 y=806 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69262 y=18569 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=28961 y=2743 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82890 y=49369 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35192 y=86329 cap_mim_2f0_m4m5_noshield
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26626 y=-566 nfet_03v3
x S6 a_20103_9637# a_19903_9637# VSS s=11648,328 d=19712,624 l=112 w=224 x=20639 y=9637 nfet_03v3
x PFD_T2_0.INV_mag_1.IN VDD PFD_T2_0.Buffer_V_2_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23377 y=9226 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28378 y=24729 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=76076 y=18569 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=46402 y=803 pfet_03v3
x a_42928_9906# a_42928_10426# a_42628_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=42928 y=9906 ppolyf_u
x S4 VDD A_MUX_0.Tr_Gate_1.CLK VDD s=5200,204 d=5200,204 l=100 w=100 x=44409 y=5315 pfet_03v3
x A_MUX_0.Tr_Gate_1.CLK RES_74k_1.P VCO_DFF_C_0.VCTRL VSS s=8736,272 d=14784,512 l=100 w=168 x=45450 y=5035 nfet_03v3
x DN VDD a_31468_10271# VDD s=6304,328 d=6304,328 l=112 w=56 x=31356 y=10271 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=35631 y=-57 pfet_03v3
x a_45158_5339# RES_74k_1.P VCO_DFF_C_0.VCTRL VDD s=8736,272 d=8736,272 l=100 w=168 x=45635 y=5725 pfet_03v3
x a_27722_11758# mux_magic_0.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=28890 y=12198 pfet_03v3
x S1 VDD a_19897_10547# VDD s=19712,624 d=11648,328 l=112 w=224 x=19985 y=10987 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=25097 y=2195 pfet_03v3
x UP_INPUT a_27922_10564# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=28026 y=10564 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=25651 y=3015 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=89704 y=61689 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VSS s=14784,512 d=8736,272 l=100 w=168 x=44804 y=-820 nfet_03v3
x S4 VDD A_MUX_0.Tr_Gate_1.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=44001 y=5315 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37048 y=3934 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VDD a_44716_1837# VDD s=14784,512 d=8736,272 l=100 w=168 x=44785 y=1029 pfet_03v3
x a_41879_1284# OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD s=14784,512 d=8736,272 l=100 w=168 x=41879 y=1412 pfet_03v3
x S4 VSS A_MUX_0.Tr_Gate_1.CLK VSS s=5200,204 d=5200,204 l=100 w=100 x=44409 y=4993 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=36776 y=3934 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=43917 y=-46 nfet_03v3
x PFD_T2_0.UP a_27922_11758# VSS VSS s=11648,328 d=11648,328 l=112 w=224 x=28026 y=11758 nfet_03v3
x S3 VSS mux_magic_1.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=27503 y=8901 nfet_03v3
x S4 VCTRL_IN VCO_DFF_C_0.VCTRL VSS s=14784,512 d=14784,512 l=100 w=168 x=42817 y=5033 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21564 y=37049 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCTRL VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=8800,376 d=8800,376 l=168 w=100 x=34693 y=956 pfet_03v3
x a_44428_9906# a_44128_10426# a_44428_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=44428 y=9906 ppolyf_u
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26354 y=769 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69262 y=55529 cap_mim_2f0_m4m5_noshield
x a_45928_9078# a_45628_9598# a_45928_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=45928 y=9078 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=26467 y=3425 pfet_03v3
x a_22966_11778# a_22880_10947# VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=23376 y=10947 nfet_03v3
x a_42628_9078# a_42628_9598# a_42628_8770# VDD s=22440,644 d=33880,528 l=520 w=220 x=42628 y=9078 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82890 y=86329 cap_mim_2f0_m4m5_noshield
x S4 VSS A_MUX_0.Tr_Gate_1.CLK VSS s=8800,376 d=5200,204 l=100 w=100 x=44001 y=4993 nfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=37048 y=2926 nfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=34690 y=1442 pfet_03v3
x a_42763_5679# VCO_DFF_C_0.VCTRL VCTRL_IN VDD s=8736,272 d=14784,512 l=100 w=168 x=43375 y=5723 pfet_03v3
x VSS VDD a_19903_9637# VDD s=11648,328 d=11648,328 l=112 w=224 x=20423 y=9197 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=36776 y=2926 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=35192 y=61689 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=76076 y=55529 cap_mim_2f0_m4m5_noshield
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26898 y=441 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=27255 y=2195 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=35492 y=2598 nfet_03v3
x a_19897_11741# mux_magic_2.OR_magic_0.A VDD VDD s=11648,328 d=19712,624 l=112 w=224 x=21065 y=12181 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VCO_DFF_C_0.VCO_C_0.INV_2_3.IN a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=34819 y=3866 nfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=38136 y=3262 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=26983 y=2195 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VSS VCO_DFF_C_0.VCO_C_0.OUT VSS s=8800,376 d=5200,204 l=100 w=100 x=31350 y=484 nfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=37864 y=3262 nfet_03v3
x S6 VDD mux_magic_3.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=19099 y=8024 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28378 y=18569 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=26467 y=2605 pfet_03v3
x S3 mux_magic_1.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27287 y=8461 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VSS s=5200,204 d=8800,376 l=168 w=100 x=29671 y=-62 nfet_03v3
x a_44128_9078# a_43828_9598# a_44128_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=44128 y=9078 ppolyf_u
x a_44716_n517# VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD s=8736,272 d=8736,272 l=100 w=168 x=45193 y=-130 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT OUT VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=46402 y=481 nfet_03v3
x a_22966_11778# PFD_T2_0.INV_mag_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=24396 y=11635 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VSS s=8800,376 d=5200,204 l=100 w=100 x=31385 y=2917 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=36147 y=-57 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21564 y=74009 cap_mim_2f0_m4m5_noshield
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=25136 y=105 nfet_03v3
x a_45628_8250# a_45328_8770# a_45628_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=45628 y=8250 ppolyf_u
x a_22967_8787# VDD PFD_T2_0.INV_mag_1.IN VDD s=5200,204 d=8800,376 l=100 w=100 x=25009 y=8866 pfet_03v3
x a_42328_8250# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=42328 y=8250 ppolyf_u
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26626 y=441 nfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=36104 y=3934 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69262 y=30889 cap_mim_2f0_m4m5_noshield
x mux_magic_1.OR_magic_0.B a_29415_8145# a_29415_9553# VDD s=11648,328 d=11648,328 l=112 w=224 x=29935 y=8145 pfet_03v3
x a_45928_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=45928 y=12390 ppolyf_u
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=25810 y=769 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_44716_1837# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=45397 y=1029 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=82890 y=61689 cap_mim_2f0_m4m5_noshield
x A_MUX_0.Tr_Gate_1.CLK VCO_DFF_C_0.VCTRL RES_74k_1.P VSS s=14784,512 d=14784,512 l=100 w=168 x=45785 y=5035 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=43917 y=795 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VCO_DFF_C_0.VCO_C_0.OUTB VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31593 y=-587 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=21564 y=67849 cap_mim_2f0_m4m5_noshield
x a_45628_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=45628 y=7422 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.OUTB VDD a_41879_n196# VDD s=8736,272 d=8736,272 l=100 w=168 x=42287 y=270 pfet_03v3
x a_42328_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=42328 y=7422 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=76076 y=30889 cap_mim_2f0_m4m5_noshield
x RES_74k_1.P VSS s=1478400,16480 l=6000 w=6000 x=55001 y=313 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VCO_DFF_C_0.VCO_C_0.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=31554 y=806 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69262 y=49369 cap_mim_2f0_m4m5_noshield
x a_41879_n196# VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD s=8736,272 d=8736,272 l=100 w=168 x=42287 y=-151 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=28315 y=3425 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VSS s=8800,376 d=5200,204 l=100 w=100 x=43305 y=2219 nfet_03v3
x VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=8800,376 d=5200,204 l=168 w=100 x=34693 y=-259 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=8800,376 l=168 w=100 x=38295 y=352 pfet_03v3
x S6 a_19903_9637# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20207 y=9197 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48820 y=43209 cap_mim_2f0_m4m5_noshield
x a_45928_11562# a_45928_12082# a_45628_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=45928 y=11562 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=34547 y=3034 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=42006 y=24729 cap_mim_2f0_m4m5_noshield
x a_25556_11637# PFD_T2_0.UP VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=26068 y=11637 pfet_03v3
x ITAIL1 RES_74k_1.P a_31940_9626# VSS s=6304,328 d=6304,328 l=112 w=56 x=33430 y=9630 nfet_03v3
x a_41879_1284# VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN OUTB VDD s=8736,272 d=8736,272 l=100 w=168 x=42083 y=1412 pfet_03v3
x a_47128_8250# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=47128 y=8250 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28378 y=55529 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=46606 y=803 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN OUTB VSS s=14784,512 d=8736,272 l=100 w=168 x=42268 y=2102 nfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=36504 y=3934 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=76076 y=49369 cap_mim_2f0_m4m5_noshield
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55634 y=43209 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VSS a_44716_n517# VSS s=8736,272 d=14784,512 l=100 w=168 x=45008 y=-516 nfet_03v3
x RES_74k_1.P VSS s=1478400,16480 l=6000 w=6000 x=55001 y=6673 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT a_34443_2598# VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=34547 y=2598 nfet_03v3
x S2 VSS mux_magic_0.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=27350 y=11377 nfet_03v3
x PFD_T2_0.Buffer_V_2_0.IN a_25557_8739# VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=25661 y=8739 pfet_03v3
x mux_magic_2.OR_magic_0.B VSS a_21437_10708# VSS s=11648,328 d=19712,624 l=112 w=224 x=21741 y=10708 nfet_03v3
x a_45928_10734# a_45628_11254# a_45928_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=45928 y=10734 ppolyf_u
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=43305 y=-368 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VSS s=14784,512 d=14784,512 l=100 w=168 x=45343 y=1837 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_2.IN a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=34819 y=4242 nfet_03v3
x mux_magic_0.OR_magic_0.B a_29262_12133# a_29262_10725# VDD s=11648,328 d=19712,624 l=112 w=224 x=29566 y=11165 pfet_03v3
x a_19897_10547# VSS mux_magic_2.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=21065 y=10547 nfet_03v3
x a_47128_7422# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=47128 y=7422 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=25923 y=3425 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62448 y=43209 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS s=14784,512 d=14784,512 l=100 w=168 x=41933 y=-841 nfet_03v3
x ITAIL a_31732_10267# RES_74k_1.P VDD s=6304,328 d=6304,328 l=112 w=56 x=33220 y=11243 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=32585 y=-781 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=38023 y=352 pfet_03v3
x PFD_T2_0.INV_mag_1.OUT PFD_T2_0.Buffer_V_2_1.IN VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=24944 y=10948 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=31997 y=3743 pfet_03v3
x VCTRL2 VSS a_34443_2598# VSS s=8800,376 d=5200,204 l=168 w=100 x=36504 y=2926 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=31997 y=2359 pfet_03v3
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=28455 y=-62 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=36691 y=762 pfet_03v3
x OUT VDD OUTB VDD s=5200,204 d=5200,204 l=100 w=100 x=46606 y=1669 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VSS s=14784,512 d=14784,512 l=100 w=168 x=41933 y=1798 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VCO_DFF_C_0.VCO_C_0.OUTB VDD s=5200,204 d=5200,204 l=100 w=100 x=31797 y=-823 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=35627 y=356 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=26082 y=105 nfet_03v3
x OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=46402 y=-38 nfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26354 y=-230 nfet_03v3
x mux_magic_2.OR_magic_0.B a_21437_10708# a_21437_12116# VDD s=11648,328 d=19712,624 l=112 w=224 x=22173 y=12116 pfet_03v3
x PFD_T2_0.INV_mag_1.OUT PFD_T2_0.Buffer_V_2_1.IN VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=24536 y=10948 nfet_03v3
x a_27875_8520# VSS mux_magic_1.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=29043 y=8520 nfet_03v3
x mux_magic_3.OR_magic_0.B a_21443_8068# a_21443_9476# VDD s=11648,328 d=11648,328 l=112 w=224 x=21963 y=8068 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=31793 y=3979 pfet_03v3
x a_44716_1837# VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VDD s=14784,512 d=8736,272 l=100 w=168 x=44785 y=1451 pfet_03v3
x PFD_T2_0.Buffer_V_2_1.IN a_25556_11637# VSS VSS s=8800,376 d=5200,204 l=100 w=100 x=25660 y=11321 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69262 y=86329 cap_mim_2f0_m4m5_noshield
x OUT VDD OUTB VDD s=8800,376 d=5200,204 l=100 w=100 x=46198 y=1669 pfet_03v3
x PFD_T2_0.INV_mag_0.IN PFD_T2_0.Buffer_V_2_1.IN a_23836_10693# VSS s=5200,204 d=5200,204 l=100 w=100 x=24128 y=10948 nfet_03v3
x mux_magic_1.OR_magic_0.A VDD a_29415_8145# VDD s=11648,328 d=11648,328 l=112 w=224 x=29719 y=8145 pfet_03v3
x a_43828_9906# a_43528_10426# a_43828_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=43828 y=9906 ppolyf_u
x S4 a_42763_5679# VSS VSS s=14784,512 d=8736,272 l=100 w=168 x=43152 y=5337 nfet_03v3
x OUT VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=46606 y=-360 pfet_03v3
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=38408 y=3934 nfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=27170 y=-566 nfet_03v3
x a_27875_9714# VSS mux_magic_1.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=29043 y=9714 nfet_03v3
x S3 VDD mux_magic_1.AND2_magic_0.A VDD s=19712,624 d=11648,328 l=112 w=224 x=27071 y=8101 pfet_03v3
x a_42928_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=42928 y=12390 ppolyf_u
x PFD_T2_0.FIN a_22880_10947# PFD_T2_0.INV_mag_0.IN VSS s=8800,376 d=5200,204 l=100 w=100 x=22968 y=10947 nfet_03v3
x a_46828_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=46828 y=12390 ppolyf_u
x VCO_DFF_C_0.VCO_C_0.OUTB VDD a_41879_n196# VDD s=14784,512 d=8736,272 l=100 w=168 x=41879 y=270 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=37751 y=352 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD s=8800,376 d=5200,204 l=100 w=100 x=32559 y=1003 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=76076 y=86329 cap_mim_2f0_m4m5_noshield
x OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=46402 y=-596 pfet_03v3
x OUT VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VDD s=8800,376 d=5200,204 l=100 w=100 x=46198 y=-360 pfet_03v3
x mux_magic_3.OR_magic_0.B a_21443_9476# a_21443_8068# VDD s=11648,328 d=19712,624 l=112 w=224 x=22179 y=8068 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=25923 y=2605 pfet_03v3
x VCTRL2 VSS a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=27170 y=769 nfet_03v3
x VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=35053 y=284 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28378 y=30889 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VSS VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VSS s=8800,376 d=5200,204 l=100 w=100 x=32585 y=-223 nfet_03v3
x PFD_T2_0.UP VDD a_27722_11758# VDD s=11648,328 d=11648,328 l=112 w=224 x=28242 y=12198 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=43509 y=1661 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=168 w=100 x=38847 y=-59 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_2.IN a_34443_2598# VSS s=5200,204 d=5200,204 l=168 w=100 x=34819 y=3430 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.INV_2_5.IN a_25706_n567# VSS s=5200,204 d=5200,204 l=168 w=100 x=29399 y=769 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VCO_DFF_C_0.VCO_C_0.OUT VSS VSS s=5200,204 d=5200,204 l=100 w=100 x=31554 y=484 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48820 y=37049 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=43509 y=-604 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_41879_n196# VDD VDD s=8736,272 d=14784,512 l=100 w=168 x=42491 y=270 pfet_03v3
x ITAIL ITAIL VDD VDD s=6304,328 d=6304,328 l=112 w=56 x=33688 y=10595 pfet_03v3
x a_42928_11562# a_42928_12082# a_42628_11460# VDD s=22440,644 d=22440,644 l=520 w=220 x=42928 y=11562 ppolyf_u
x a_46828_11562# a_46528_12082# a_46828_11254# VDD s=22440,644 d=33880,528 l=520 w=220 x=46828 y=11562 ppolyf_u
x VCTRL2 a_34443_2598# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=38408 y=2926 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VSS VCO_DFF_C_0.VCO_C_0.OUTB VSS s=8800,376 d=5200,204 l=100 w=100 x=31389 y=-265 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=42006 y=18569 cap_mim_2f0_m4m5_noshield
x S2 VSS mux_magic_0.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=26918 y=11377 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28378 y=49369 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.OUTB VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD s=8800,376 d=5200,204 l=100 w=100 x=43305 y=1897 pfet_03v3
x S1 VDD mux_magic_2.AND2_magic_0.A VDD s=11648,328 d=19712,624 l=112 w=224 x=19525 y=11800 pfet_03v3
x mux_magic_1.AND2_magic_0.A a_28075_8520# a_27875_8520# VSS s=11648,328 d=19712,624 l=112 w=224 x=28611 y=8520 nfet_03v3
x a_45328_9906# a_45328_10426# a_45028_9804# VDD s=22440,644 d=22440,644 l=520 w=220 x=45328 y=9906 ppolyf_u
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VSS OUT VSS s=5200,204 d=5200,204 l=100 w=100 x=46606 y=481 nfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=43917 y=1031 pfet_03v3
x a_46828_9078# a_46828_9598# a_46528_8976# VDD s=33880,528 d=22440,644 l=520 w=220 x=46828 y=9078 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=55634 y=37049 cap_mim_2f0_m4m5_noshield
x mux_magic_1.OR_magic_0.A a_29415_9553# VSS VSS s=19712,624 d=11648,328 l=112 w=224 x=29503 y=9553 nfet_03v3
x a_43528_9078# a_43228_9598# a_43528_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=43528 y=9078 ppolyf_u
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=46810 y=803 pfet_03v3
x a_22967_8787# VSS a_22881_9554# VSS s=5200,204 d=8800,376 l=100 w=100 x=23581 y=9554 nfet_03v3
x VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=29321 y=3287 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=26195 y=2195 pfet_03v3
x S1 a_19897_10547# VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=20201 y=10987 pfet_03v3
x a_22967_8787# VDD PFD_T2_0.INV_mag_1.IN VDD s=5200,204 d=5200,204 l=100 w=100 x=23785 y=8866 pfet_03v3
x a_42928_10734# a_42628_11254# a_42928_10632# VDD s=22440,644 d=22440,644 l=520 w=220 x=42928 y=10734 ppolyf_u
x VSS VSS VSS VSS d=8800,376 l=168 w=100 x=27842 y=769 nfet_03v3
x a_22966_11778# PFD_T2_0.INV_mag_0.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23988 y=11635 pfet_03v3
x S6 VSS mux_magic_3.AND2_magic_0.A VSS s=11648,328 d=19712,624 l=112 w=224 x=19531 y=8824 nfet_03v3
x a_46828_10734# a_46828_11254# a_46528_10632# VDD s=33880,528 d=22440,644 l=520 w=220 x=46828 y=10734 ppolyf_u
x mux_magic_3.AND2_magic_0.A VDD a_19903_8443# VDD s=19712,624 d=11648,328 l=112 w=224 x=19991 y=8003 pfet_03v3
x S3 a_28075_9714# a_27875_9714# VSS s=11648,328 d=19712,624 l=112 w=224 x=28611 y=9714 nfet_03v3
x a_19903_8443# VSS mux_magic_3.OR_magic_0.A VSS s=19712,624 d=19712,624 l=112 w=224 x=21071 y=8443 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=62448 y=37049 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VSS s=14784,512 d=14784,512 l=100 w=168 x=45343 y=-820 nfet_03v3
x ITAIL1 a_31940_9626# RES_74k_1.P VSS s=3712,184 d=6304,328 l=112 w=56 x=32500 y=9626 nfet_03v3
x PFD_T2_0.INV_mag_0.IN PFD_T2_0.Buffer_V_2_1.IN VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=23988 y=11275 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VDD s=8800,376 d=5200,204 l=100 w=100 x=31385 y=2595 pfet_03v3
x S2 mux_magic_0.AND2_magic_0.A VDD VDD s=11648,328 d=11648,328 l=112 w=224 x=27134 y=12177 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VCO_DFF_C_0.VCO_C_0.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=31962 y=1042 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUTB a_25706_n567# VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VSS s=5200,204 d=5200,204 l=168 w=100 x=29127 y=769 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=69262 y=61689 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD VDD s=5200,204 d=8800,376 l=100 w=100 x=33197 y=-781 pfet_03v3
x mux_magic_3.OR_magic_0.A VDD a_21443_8068# VDD s=11648,328 d=11648,328 l=112 w=224 x=21747 y=8068 pfet_03v3
x OUT OUTB VDD VDD s=5200,204 d=5200,204 l=100 w=100 x=46402 y=1905 pfet_03v3
x S1 VSS mux_magic_2.AND2_magic_0.A VSS s=19712,624 d=11648,328 l=112 w=224 x=19093 y=11360 nfet_03v3
x ITAIL RES_74k_1.P a_31732_10267# VDD s=6304,328 d=6304,328 l=112 w=56 x=32752 y=10919 pfet_03v3
x VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK a_41879_1284# VDD VDD s=8736,272 d=8736,272 l=100 w=168 x=42083 y=990 pfet_03v3
x a_19903_9637# VSS mux_magic_3.OR_magic_0.B VSS s=19712,624 d=19712,624 l=112 w=224 x=21071 y=9637 nfet_03v3
x S4 VCTRL_IN VCO_DFF_C_0.VCTRL VSS s=8736,272 d=14784,512 l=100 w=168 x=43356 y=5033 nfet_03v3
x RES_74k_1.P VSS s=1478400,16480 l=6000 w=6000 x=48387 y=6673 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=36419 y=762 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=8800,376 l=168 w=100 x=27442 y=441 nfet_03v3
x mux_magic_2.OR_magic_0.A VDD a_21437_12116# VDD s=19712,624 d=11648,328 l=112 w=224 x=21525 y=11148 pfet_03v3
x PFD_T2_0.INV_mag_0.IN a_23836_10693# VSS VSS s=5200,204 d=8800,376 l=100 w=100 x=24332 y=10693 nfet_03v3
x VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD VCO_DFF_C_0.VCO_C_0.OUT VDD s=5200,204 d=5200,204 l=100 w=100 x=31758 y=806 pfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=76076 y=61689 cap_mim_2f0_m4m5_noshield
x a_44716_1837# VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VDD s=8736,272 d=14784,512 l=100 w=168 x=45397 y=1451 pfet_03v3
x a_45028_9078# a_45028_9598# a_44728_8976# VDD s=22440,644 d=22440,644 l=520 w=220 x=45028 y=9078 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=48820 y=74009 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD VDD s=8800,376 d=8800,376 l=168 w=100 x=28961 y=2343 pfet_03v3
x a_43828_12390# RES_74k_1.P RES_74k_1.P VDD s=22440,644 l=520 w=220 x=43828 y=12390 ppolyf_u
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=42006 y=55529 cap_mim_2f0_m4m5_noshield
x a_27722_10564# VDD mux_magic_0.OR_magic_0.B VDD s=11648,328 d=11648,328 l=112 w=224 x=28674 y=11004 pfet_03v3
x PFD_T2_0.DOWN VDD a_27875_8520# VDD s=11648,328 d=11648,328 l=112 w=224 x=28395 y=8080 pfet_03v3
x VCTRL2 a_25706_n567# VSS VSS s=5200,204 d=5200,204 l=168 w=100 x=26898 y=769 nfet_03v3
x RES_74k_1.M VSS s=1462400,16480 l=5800 w=6200 x=28378 y=86329 cap_mim_2f0_m4m5_noshield
x VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VDD VDD s=5200,204 d=5200,204 l=168 w=100 x=36691 y=-57 pfet_03v3
x VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_0.IN a_25706_n567# VSS s=8800,376 d=5200,204 l=168 w=100 x=28855 y=769 nfet_03v3
x PFD_T2_0.INV_mag_1.IN a_23837_9553# PFD_T2_0.Buffer_V_2_0.IN VSS s=5200,204 d=5200,204 l=100 w=100 x=24333 y=9553 nfet_03v3
x a_46528_8250# a_46528_8770# a_46228_8148# VDD s=22440,644 d=22440,644 l=520 w=220 x=46528 y=8250 ppolyf_u
x VCO_DFF_C_0.VCTRL VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD s=5200,204 d=5200,204 l=168 w=100 x=34693 y=12 pfet_03v3
C DN VDD 2.3
C VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.IN 12.5
C VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VDD 12.6
C VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VDD 3.8
C VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT 2.9
C VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.IN 14.9
C VDD S3 2.6
C VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.IN 10.3
C ITAIL VDD 6.7
C a_34443_2598# VCTRL2 6.4
C VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VDD 2.7
C VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VDD 2.2
C VDD S2 3.2
C VCO_DFF_C_0.VCTRL VDD 12.8
C a_22966_11778# VDD 2.8
C VDD S4 2.9
C VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.INV_2_5.IN 3.3
C PFD_T2_0.INV_mag_1.IN VDD 5.0
C VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCTRL 3.2
C PFD_T2_0.INV_mag_0.IN VDD 4.7
C VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VDD 2.2
C VDD VCO_DFF_C_0.VCO_C_0.OUTB 5.9
C VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VDD 14.8
C RES_74k_1.P VDD 23.1
C VDD OUT 4.4
C a_31732_10267# VDD 5.2
C VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT 2.6
C VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.INV_2_5.IN 10.4
C a_22967_8787# VDD 2.8
C a_25706_n567# VCTRL2 5.7
C OUT0 5.7
R OUT 758
= OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.IN
= OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.IN
= OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.OUT
= OUT VCO_DFF_C_0.DFF_3_mag_0.Q
= OUT VCO_DFF_C_0.OUT
C OUTB0 6.1
R OUTB 324
= OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.OUT
= OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.IN
= OUTB VCO_DFF_C_0.DFF_3_mag_0.Q-
= OUTB VCO_DFF_C_0.DFF_3_mag_0.D
= OUTB VCO_DFF_C_0.OUTB
C VCTRL20 44.8
R VCTRL2 1361
= VCTRL2 VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.VCTRL2
= VCTRL2 VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL2
= VCTRL2 VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.VCTRL2
= VCTRL2 VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL2
= VCTRL2 VCO_DFF_C_0.VCO_C_0.VCTRL2
= VCTRL2 VCO_DFF_C_0.VCTRL2
C VCTRL_IN0 2.1
R VCTRL_IN 153
= VCTRL_IN A_MUX_0.Tr_Gate_0.IN
= VCTRL_IN A_MUX_0.IN2
C S40 4.6
R S4 712
= S4 A_MUX_0.INV_2_0.IN
= S4 A_MUX_0.Tr_Gate_0.CLK
= S4 A_MUX_0.SEL
C DIV_OUT0 2.1
R DIV_OUT 148
= DIV_OUT mux_magic_3.AND2_magic_0.B
= DIV_OUT mux_magic_3.IN1
C ITAIL10 4.5
R ITAIL1 261
= ITAIL1 CP_1_0.ITAIL1
C DN_INPUT0 3.4
R DN_INPUT 153
= DN_INPUT mux_magic_1.AND2_magic_1.B
= DN_INPUT mux_magic_1.IN2
C S60 4.9
R S6 523
= S6 mux_magic_3.AND2_magic_1.A
= S6 mux_magic_3.SEL
C S30 5.4
R S3 526
= S3 mux_magic_1.AND2_magic_1.A
= S3 mux_magic_1.SEL
C DN0 3.4
R DN 228
= DN CP_1_0.UP
= DN mux_magic_1.OR_magic_0.VOUT
= DN mux_magic_1.VOUT
C UP_INPUT0 4.3
R UP_INPUT 152
= UP_INPUT mux_magic_0.AND2_magic_1.B
= UP_INPUT mux_magic_0.IN2
C ITAIL0 2.6
R ITAIL 752
= ITAIL CP_1_0.ITAIL
C F_IN0 4.5
R F_IN 148
= F_IN mux_magic_2.AND2_magic_1.B
= F_IN mux_magic_2.IN2
C UP0 4.3
R UP 176
= UP CP_1_0.down
= UP mux_magic_0.OR_magic_0.VOUT
= UP mux_magic_0.VOUT
C S20 4.0
R S2 528
= S2 mux_magic_0.AND2_magic_1.A
= S2 mux_magic_0.SEL
C PRE_SCALAR0 2.0
R PRE_SCALAR 147
= PRE_SCALAR mux_magic_2.AND2_magic_0.B
= PRE_SCALAR mux_magic_2.IN1
C S10 3.7
R S1 524
= S1 mux_magic_2.AND2_magic_1.A
= S1 mux_magic_2.SEL
C VDD0 372.6
R VDD 117488
= VDD A_MUX_0.INV_2_0.VDD
= VDD A_MUX_0.Tr_Gate_0.VDD
= VDD A_MUX_0.Tr_Gate_1.VDD
= VDD A_MUX_0.VDD
= VDD CP_1_0.VDD
= VDD mux_magic_0.AND2_magic_0.VDD
= VDD mux_magic_0.AND2_magic_1.VDD
= VDD mux_magic_0.OR_magic_0.VDD
= VDD mux_magic_0.VDD
= VDD mux_magic_1.AND2_magic_0.VDD
= VDD mux_magic_1.AND2_magic_1.VDD
= VDD mux_magic_1.OR_magic_0.VDD
= VDD mux_magic_1.VDD
= VDD mux_magic_2.AND2_magic_0.VDD
= VDD mux_magic_2.AND2_magic_1.VDD
= VDD mux_magic_2.OR_magic_0.VDD
= VDD mux_magic_2.VDD
= VDD mux_magic_3.AND2_magic_0.VDD
= VDD mux_magic_3.AND2_magic_1.VDD
= VDD mux_magic_3.OR_magic_0.VDD
= VDD mux_magic_3.VDD
= VDD PFD_T2_0.Buffer_V_2_0.VDD
= VDD PFD_T2_0.Buffer_V_2_1.VDD
= VDD PFD_T2_0.INV_mag_0.VDD
= VDD PFD_T2_0.INV_mag_1.VDD
= VDD PFD_T2_0.VDD
= VDD RES_74k_1.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.VDD
= VDD VCO_DFF_C_0.DFF_3_mag_0.VDD
= VDD VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VDD
= VDD VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VDD
= VDD VCO_DFF_C_0.VCO_C_0.INV_2_0.VDD
= VDD VCO_DFF_C_0.VCO_C_0.INV_2_1.VDD
= VDD VCO_DFF_C_0.VCO_C_0.INV_2_2.VDD
= VDD VCO_DFF_C_0.VCO_C_0.INV_2_3.VDD
= VDD VCO_DFF_C_0.VCO_C_0.INV_2_4.VDD
= VDD VCO_DFF_C_0.VCO_C_0.INV_2_5.VDD
= VDD VCO_DFF_C_0.VCO_C_0.VDD
= VDD VCO_DFF_C_0.VDD
R VSS 18451
= VSS cap_240p_0.M
= VSS cap_11p_0.M
= VSS A_MUX_0.INV_2_0.VSS
= VSS A_MUX_0.Tr_Gate_0.VSS
= VSS A_MUX_0.Tr_Gate_1.VSS
= VSS A_MUX_0.VSS
= VSS CP_1_0.VSS
= VSS mux_magic_0.AND2_magic_0.VSS
= VSS mux_magic_0.AND2_magic_1.VSS
= VSS mux_magic_0.OR_magic_0.VSS
= VSS mux_magic_0.VSS
= VSS mux_magic_1.AND2_magic_0.VSS
= VSS mux_magic_1.AND2_magic_1.VSS
= VSS mux_magic_1.OR_magic_0.VSS
= VSS mux_magic_1.VSS
= VSS mux_magic_2.AND2_magic_0.VSS
= VSS mux_magic_2.AND2_magic_1.VSS
= VSS mux_magic_2.OR_magic_0.VSS
= VSS mux_magic_2.VSS
= VSS mux_magic_3.AND2_magic_0.VSS
= VSS mux_magic_3.AND2_magic_1.VSS
= VSS mux_magic_3.AND2_magic_1.B
= VSS mux_magic_3.OR_magic_0.VSS
= VSS mux_magic_3.IN2
= VSS mux_magic_3.VSS
= VSS PFD_T2_0.Buffer_V_2_0.VSS
= VSS PFD_T2_0.Buffer_V_2_1.VSS
= VSS PFD_T2_0.INV_mag_0.VSS
= VSS PFD_T2_0.INV_mag_1.VSS
= VSS PFD_T2_0.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.VSS
= VSS VCO_DFF_C_0.DFF_3_mag_0.VSS
= VSS VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.VSS
= VSS VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VSS
= VSS VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.VSS
= VSS VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VSS
= VSS VCO_DFF_C_0.VCO_C_0.INV_2_0.VSS
= VSS VCO_DFF_C_0.VCO_C_0.INV_2_1.VSS
= VSS VCO_DFF_C_0.VCO_C_0.INV_2_2.VSS
= VSS VCO_DFF_C_0.VCO_C_0.INV_2_3.VSS
= VSS VCO_DFF_C_0.VCO_C_0.INV_2_4.VSS
= VSS VCO_DFF_C_0.VCO_C_0.INV_2_5.VSS
= VSS VCO_DFF_C_0.VCO_C_0.VSS
= VSS VCO_DFF_C_0.VSS
C m1_53234_16109#0 3.7
R VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN 318
= VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.OUT
C VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT0 3.8
R VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT 322
= VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.IN
R a_44716_n517# 244
R a_41879_n196# 244
R a_44716_1837# 244
R a_41879_1284# 244
C VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT0 3.6
R VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT 620
= VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.IN
= VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.IN
C VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT0 3.0
R VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT 625
= VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.OUT
= VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.IN
C VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN0 3.6
R VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN 628
= VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.OUT
= VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.OUT
C VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK0 5.7
R VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK 961
= VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.CLK
= VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.OUT
R VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT 437
= VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT VCO_DFF_C_0.VCO_C_0.INV_2_1.IN
C VCO_DFF_C_0.VCO_C_0.OUTB0 20.8
R VCO_DFF_C_0.VCO_C_0.OUTB 1598
= VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.CLK
= VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.IN
= VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.CLK
= VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.DFF_3_mag_0.CLK
= VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.GM9
= VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.INB
= VCO_DFF_C_0.VCO_C_0.OUTB VCO_DFF_C_0.VCO_C_0.INV_2_1.OUT
C a_25706_n567#0 6.5
R a_25706_n567# 778
C VCO_DFF_C_0.VCO_C_0.OUT0 5.0
R VCO_DFF_C_0.VCO_C_0.OUT 414
= VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.GM8
= VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.IN
= VCO_DFF_C_0.VCO_C_0.OUT VCO_DFF_C_0.VCO_C_0.INV_2_4.OUT
R VCO_DFF_C_0.VCO_C_0.INV_2_4.IN 437
= VCO_DFF_C_0.VCO_C_0.INV_2_4.IN VCO_DFF_C_0.VCO_C_0.INV_2_2.OUT
C VCO_DFF_C_0.VCO_C_0.INV_2_0.IN0 5.8
R VCO_DFF_C_0.VCO_C_0.INV_2_0.IN 1450
= VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.M8
= VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL_mag_0.M4
= VCO_DFF_C_0.VCO_C_0.INV_2_0.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.OUT
C VCO_DFF_C_0.VCO_C_0.INV_2_5.IN0 7.9
R VCO_DFF_C_0.VCO_C_0.INV_2_5.IN 1484
= VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.M9
= VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL_mag_0.M2
= VCO_DFF_C_0.VCO_C_0.INV_2_5.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.OUTB
C VCO_DFF_C_0.VCO_C_0.INV_2_2.IN0 5.8
R VCO_DFF_C_0.VCO_C_0.INV_2_2.IN 1448
= VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.M8
= VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL_mag_0.M4
= VCO_DFF_C_0.VCO_C_0.INV_2_2.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.OUT
C a_34443_2598#0 5.9
R a_34443_2598# 778
C VCO_DFF_C_0.VCO_C_0.INV_2_3.IN0 7.7
R VCO_DFF_C_0.VCO_C_0.INV_2_3.IN 1484
= VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.M9
= VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL_mag_0.M2
= VCO_DFF_C_0.VCO_C_0.INV_2_3.IN VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.OUTB
C VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT0 5.5
R VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT 417
= VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.GM8
= VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.IN
C VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT0 6.5
R VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT 469
= VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.GM9
= VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.INB
C VCO_DFF_C_0.VCTRL0 15.9
R VCO_DFF_C_0.VCTRL 963
= VCO_DFF_C_0.VCTRL A_MUX_0.Tr_Gate_0.OUT
= VCO_DFF_C_0.VCTRL A_MUX_0.Tr_Gate_1.OUT
= VCO_DFF_C_0.VCTRL A_MUX_0.OUT
= VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL_mag_0.VCTRL
= VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL
= VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL_mag_0.VCTRL
= VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL
= VCO_DFF_C_0.VCTRL VCO_DFF_C_0.VCO_C_0.VCTRL
R a_45158_5339# 244
R a_42763_5679# 244
C A_MUX_0.Tr_Gate_1.CLK0 2.7
R A_MUX_0.Tr_Gate_1.CLK 540
= A_MUX_0.Tr_Gate_1.CLK A_MUX_0.INV_2_0.OUT
R a_47128_7422# 827
R a_46828_7422# 827
R a_46528_7422# 827
R a_46228_7422# 827
R a_45928_7422# 827
R a_45628_7422# 827
R a_45328_7422# 827
R a_45028_7422# 827
R a_44728_7422# 827
R a_44428_7422# 827
R a_44128_7422# 827
R a_43828_7422# 827
R a_43528_7422# 827
R a_43228_7422# 827
R a_42928_7422# 827
R a_42628_7422# 827
R a_42328_7422# 827
R a_47128_8250# 827
R a_46828_8250# 827
R a_46528_8250# 827
R a_46528_8770# 53
R a_46228_8148# 53
R a_46228_8250# 827
R a_45928_8250# 827
R a_45928_8770# 53
R a_45628_8148# 53
R a_45628_8250# 827
R a_45328_8250# 827
R a_45328_8770# 53
R a_45028_8148# 53
R a_45028_8250# 827
R a_44728_8250# 827
R a_44728_8770# 53
R a_44428_8148# 53
R a_44428_8250# 827
R a_44128_8250# 827
R a_44128_8770# 53
R a_43828_8148# 53
R a_43828_8250# 827
R a_43528_8250# 827
R a_43528_8770# 53
R a_43228_8148# 53
R a_43228_8250# 827
R a_42928_8250# 827
R a_42928_8770# 53
R a_42628_8148# 53
R a_42628_8250# 827
R a_47128_9078# 827
R a_46828_9078# 827
R a_47128_9906# 827
R a_46528_8976# 53
R a_46528_9078# 827
R a_46228_9078# 827
R a_46228_9598# 53
R a_45928_8976# 53
R a_45928_9078# 827
R a_45628_9078# 827
R a_45628_9598# 53
R a_45328_8976# 53
R a_45328_9078# 827
R a_45028_9078# 827
R a_45028_9598# 53
R a_44728_8976# 53
R a_44728_9078# 827
R a_44428_9078# 827
R a_44428_9598# 53
R a_44128_8976# 53
R a_44128_9078# 827
R a_43828_9078# 827
R a_43828_9598# 53
R a_43528_8976# 53
R a_43528_9078# 827
R a_43228_9078# 827
R a_43228_9598# 53
R a_42928_8976# 53
R a_42928_9078# 827
R a_42328_8250# 827
R a_42628_8770# 11
R a_42628_9078# 827
R a_42628_9598# 53
R a_42328_9078# 827
R a_46828_9598# 11
R a_46828_9906# 827
R a_46528_9906# 827
R a_46528_10426# 53
R a_46228_9804# 53
R a_46228_9906# 827
R a_45928_9906# 827
R a_45928_10426# 53
R a_45628_9804# 53
R a_45628_9906# 827
R a_45328_9906# 827
R a_45328_10426# 53
R a_45028_9804# 53
R a_45028_9906# 827
R a_44728_9906# 827
R a_44728_10426# 53
R a_44428_9804# 53
R a_44428_9906# 827
R a_44128_9906# 827
R a_44128_10426# 53
R a_43828_9804# 53
R a_43828_9906# 827
R a_43528_9906# 827
R a_43528_10426# 53
R a_43228_9804# 53
R a_43228_9906# 827
R a_42928_9906# 827
R a_42928_10426# 53
R a_42628_9804# 53
R a_42628_9906# 827
R a_47128_10734# 827
R a_46828_10734# 827
R a_47128_11562# 827
R a_46528_10632# 53
R a_46528_10734# 827
R a_46228_10734# 827
R a_46228_11254# 53
R a_45928_10632# 53
R a_45928_10734# 827
R a_45628_10734# 827
R a_45628_11254# 53
R a_45328_10632# 53
R a_45328_10734# 827
R a_45028_10734# 827
R a_45028_11254# 53
R a_44728_10632# 53
R a_44728_10734# 827
R a_44428_10734# 827
R a_44428_11254# 53
R a_44128_10632# 53
R a_44128_10734# 827
R a_43828_10734# 827
R a_43828_11254# 53
R a_43528_10632# 53
R a_43528_10734# 827
R a_43228_10734# 827
R a_43228_11254# 53
R a_42928_10632# 53
R a_42928_10734# 827
R a_42328_9906# 827
R a_42628_10426# 11
R a_42628_10734# 827
R a_42628_11254# 53
R a_42328_10734# 827
R a_46828_11254# 11
R a_46828_11562# 827
R a_46528_11562# 827
R a_46528_12082# 53
R a_46228_11460# 53
R a_46228_11562# 827
R a_45928_11562# 827
R a_45928_12082# 53
R a_45628_11460# 53
R a_45628_11562# 827
R a_45328_11562# 827
R a_45328_12082# 53
R a_45028_11460# 53
R a_45028_11562# 827
R a_44728_11562# 827
R a_44728_12082# 53
R a_44428_11460# 53
R a_44428_11562# 827
R a_44128_11562# 827
R a_44128_12082# 53
R a_43828_11460# 53
R a_43828_11562# 827
R a_43528_11562# 827
R a_43528_12082# 53
R a_43228_11460# 53
R a_43228_11562# 827
R a_42928_11562# 827
R a_42928_12082# 53
R a_42628_11460# 53
R a_42628_11562# 827
C RES_74k_1.M0 1777.8
R RES_74k_1.M 331
= RES_74k_1.M cap_240p_0.P
R a_42328_11562# 827
R a_47128_12390# 827
R a_46828_12390# 827
R a_46528_12390# 827
R a_46228_12390# 827
R a_45928_12390# 827
R a_45628_12390# 827
R a_45328_12390# 827
R a_45028_12390# 827
R a_44728_12390# 827
R a_44428_12390# 827
R a_44128_12390# 827
R a_43828_12390# 827
R a_43528_12390# 827
R a_43228_12390# 827
R a_42928_12390# 827
R a_42628_12390# 827
R a_42328_12390# 827
R a_28075_8520# 46
R a_27875_8520# 227
R a_20103_8443# 46
R a_19903_8443# 227
R a_29415_8145# 157
R mux_magic_1.AND2_magic_0.A 395
R PFD_T2_0.DOWN 163
= PFD_T2_0.DOWN mux_magic_1.AND2_magic_0.B
= PFD_T2_0.DOWN mux_magic_1.IN1
= PFD_T2_0.DOWN PFD_T2_0.Buffer_V_2_0.out
R a_25557_8739# 95
R a_24437_9224# 72
R a_21443_8068# 157
R mux_magic_3.AND2_magic_0.A 395
R PFD_T2_0.Buffer_V_2_0.IN 220
R a_29415_9553# 225
R mux_magic_1.OR_magic_0.A 192
= mux_magic_1.OR_magic_0.A mux_magic_1.AND2_magic_0.OUT
C a_31940_9626#0 2.7
R a_31940_9626# 134
R mux_magic_1.OR_magic_0.B 214
= mux_magic_1.OR_magic_0.B mux_magic_1.AND2_magic_1.OUT
R a_28075_9714# 46
R a_22881_9554# 65
R PFD_T2_0.FDIV 167
= PFD_T2_0.FDIV mux_magic_3.OR_magic_0.VOUT
= PFD_T2_0.FDIV mux_magic_3.VOUT
R a_27875_9714# 227
R a_21443_9476# 225
R mux_magic_3.OR_magic_0.A 192
= mux_magic_3.OR_magic_0.A mux_magic_3.AND2_magic_0.OUT
R a_23837_9553# 90
R a_22967_8787# 553
R a_22880_9797# 67
R mux_magic_3.OR_magic_0.B 214
= mux_magic_3.OR_magic_0.B mux_magic_3.AND2_magic_1.OUT
R a_20103_9637# 46
R a_19903_9637# 227
R a_27922_10564# 46
R a_22879_10704# 67
C PFD_T2_0.INV_mag_0.OUT0 3.8
R PFD_T2_0.INV_mag_0.OUT 299
R a_20097_10547# 46
C RES_74k_1.P0 122.3
R RES_74k_1.P 3527
= RES_74k_1.P cap_11p_0.P
= RES_74k_1.P A_MUX_0.Tr_Gate_1.IN
= RES_74k_1.P A_MUX_0.IN1
= RES_74k_1.P CP_1_0.VCTRL
R a_31732_10267# 348
R a_31468_10271# 221
R a_23836_10693# 90
R a_22880_10947# 65
C PFD_T2_0.INV_mag_1.OUT0 3.1
R PFD_T2_0.INV_mag_1.OUT 232
R a_27722_10564# 227
R a_24436_11277# 72
R a_19897_10547# 227
C PFD_T2_0.INV_mag_1.IN0 3.2
R PFD_T2_0.INV_mag_1.IN 796
C PFD_T2_0.INV_mag_0.IN0 2.8
R PFD_T2_0.INV_mag_0.IN 792
R a_27922_11758# 46
R a_25556_11637# 95
R PFD_T2_0.Buffer_V_2_1.IN 220
R a_29262_10725# 225
R a_22966_11778# 553
R PFD_T2_0.FIN 167
= PFD_T2_0.FIN mux_magic_2.OR_magic_0.VOUT
= PFD_T2_0.FIN mux_magic_2.VOUT
R a_20097_11741# 46
R a_29262_12133# 157
R mux_magic_0.OR_magic_0.B 214
= mux_magic_0.OR_magic_0.B mux_magic_0.AND2_magic_1.OUT
R mux_magic_0.OR_magic_0.A 192
= mux_magic_0.OR_magic_0.A mux_magic_0.AND2_magic_0.OUT
R a_21437_10708# 225
R a_21437_12116# 157
R a_27722_11758# 227
R PFD_T2_0.UP 163
= PFD_T2_0.UP mux_magic_0.AND2_magic_0.B
= PFD_T2_0.UP mux_magic_0.IN1
= PFD_T2_0.UP PFD_T2_0.Buffer_V_2_1.out
R mux_magic_2.OR_magic_0.B 214
= mux_magic_2.OR_magic_0.B mux_magic_2.AND2_magic_1.OUT
R mux_magic_2.OR_magic_0.A 192
= mux_magic_2.OR_magic_0.A mux_magic_2.AND2_magic_0.OUT
R mux_magic_0.AND2_magic_0.A 395
R a_19897_11741# 227
R mux_magic_2.AND2_magic_0.A 395
