#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu May 11 09:33:25 2023
# Process ID: 34604
# Current directory: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23252 C:\SDUP\Projekt_Turbocode\projekt_SDUP\Turbocody\Turbocody.xpr
# Log file: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/vivado.log
# Journal file: C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 847.039 ; gain = 74.359
update_compile_order -fileset sources_1
elaunch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSC_Encoder_8bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RSC_Encoder_8bit_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 629982262a6c4654b0dbfa735fbb18b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RSC_Encoder_8bit_TB_behav xil_defaultlib.RSC_Encoder_8bit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RSC_Encoder_8bit_TB_behav -key {Behavioral:sim_1:Functional:RSC_Encoder_8bit_TB} -tclbatch {RSC_Encoder_8bit_TB.tcl} -view {C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/RSC_Encoder_8bit_TB_behav.wcfg
source RSC_Encoder_8bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
0
1
1
0
1
0
0
$finish called at time : 95 ns : File "C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/RSC_encoder_TB.v" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RSC_Encoder_8bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 895.938 ; gain = 0.000
close [ open C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v w ]
add_files C:/SDUP/Projekt_Turbocode/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v
update_compile_order -fileset sources_1
