# ğŸ”Œ Digital Logic Design (DLD) Practical â€“ Proteus Simulations

This repository contains my practical work for the Digital Logic Design (DLD) course, where I designed and simulated sequential logic circuits using **Proteus Design Suite**.

## ğŸ“ Contents

- `FlipFlops/` â€” Proteus simulations of basic flip-flops (SR, D, JK, T)
- `Registers/` â€” Register circuits built using flip-flops (4-bit, 8-bit, etc.)
- `Screenshots/` â€” Output results and circuit diagrams for documentation
- `Reports/` â€” Short notes or documentation (if any)

## ğŸ§  What I Did

- âœ… Designed and simulated **SR, JK, D, and T flip-flop** circuits  
- âœ… Built **register circuits** using combinations of flip-flops  
- âœ… Connected inputs, clock pulses, and observed outputs using LEDs and logic analyzers  
- âœ… Analyzed **timing behavior** and state changes during simulation  
- âœ… Used only **Proteus Design Suite** for all simulation and testing

## ğŸ”§ Tools Used

- ğŸ’» **Proteus Design Suite 8.0 or later**

## ğŸš€ How to Run the Simulations

1. Open any `.DSN` file using Proteus.
2. Press the **Play** button (simulation mode).
3. Use virtual switches or inputs to change states.
4. Observe outputs through **LEDs**, **logic probes**, or **waveform analysis** tools.

## ğŸ“š Learning Outcomes

- Understood the fundamental behavior of flip-flops and how they store binary data  
- Gained practical knowledge of register design and synchronous operations  
- Improved circuit-building and debugging skills using Proteus

## ğŸ™‹â€â™€ï¸ Author

**Udita Sarkar Chandrabindu**  
[ğŸ”— LinkedIn Profile](https://www.linkedin.com/in/udita-sarkar-chandrabindu-3a5b96297/)

---
