<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group :: soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Group : soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group : <a href="#"  onclick="showContent('soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg')">soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>INSTANCES</td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>PER INSTANCE</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/pure_scratch/caliptra/pipelines/workspaces/.cache/083715a58de7fe08/1139a539c90d456e87bdc64dbd51771e/chipsalliance/caliptra-rtl/src/soc_ifc/rtl/soc_ifc_reg_covergroups.svh')">/home/pure_scratch/caliptra/pipelines/workspaces/.cache/083715a58de7fe08/1139a539c90d456e87bdc64dbd51771e/chipsalliance/caliptra-rtl/src/soc_ifc/rtl/soc_ifc_reg_covergroups.svh</a><br clear=all>
<br clear=all>
<span class=repname>256 Instances:</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[17]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[18]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[19]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[1]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i1.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[20]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[21]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[22]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[23]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[24]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i2.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[25]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[26]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[27]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[28]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[29]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i3.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[2]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[30]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[31]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[3]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[4]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i4.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[5]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[6]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[7]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[8]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(1)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(1)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(2)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(2)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(3)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(3)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(4)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(4)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(5)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(5)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(6)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(6)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp235_i5.html#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(7)')">\TB.soc_ifc_reg_uvm .error_info_bit_cg[9]_(7)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group   soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg">Variables for Group  soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg.reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg.reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0].reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0].reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10].reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10].reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11].reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11].reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12].reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12].reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13].reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13].reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14].reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14].reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15].reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15].reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16].reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16].reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7)" >\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg'>
<br clear=all>
<a name="inst_tag_soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg.reg_bit_cp"></a><span class="repname" id="inst_tag_soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg.reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">10549760</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg.reg_bit_edge_cp"></a><span class="repname" id="inst_tag_soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg.reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0].reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0].reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41410</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0].reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0].reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41034</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41066</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40996</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41422</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40818</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41620</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41314</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10].reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10].reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41410</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10].reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10].reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41034</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41066</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40996</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41422</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40818</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41620</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41314</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11].reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11].reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41410</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11].reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11].reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41034</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41066</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40996</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41422</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40818</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41620</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41314</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12].reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12].reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41410</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12].reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12].reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41034</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41066</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40996</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41422</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40818</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41620</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41314</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13].reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13].reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41410</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13].reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13].reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41034</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41066</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40996</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41422</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40818</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41620</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41314</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14].reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14].reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41410</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14].reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14].reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41034</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41066</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40996</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41422</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40818</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41620</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41314</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15].reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15].reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41410</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15].reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15].reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41034</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41066</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40996</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41422</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40818</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41620</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41314</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16].reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16].reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41410</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16].reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16].reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41034</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41066</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40996</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41422</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">40818</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41620</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">41314</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0].reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0].reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(2).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(3).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(4).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(5).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(6).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[0]_(7).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10].reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10].reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(2).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(3).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(4).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(5).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(6).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[10]_(7).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11].reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11].reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(2).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(3).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(4).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(5).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(6).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[11]_(7).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12].reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12].reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(2).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(3).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(4).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(5).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(6).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[12]_(7).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13].reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13].reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(2).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(3).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(4).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(5).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(6).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[13]_(7).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14].reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14].reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(2).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(3).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(4).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(5).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(6).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[14]_(7).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15].reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15].reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(2).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(3).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(4).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(5).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(6).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[15]_(7).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16].reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16].reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(2).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(3).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(4).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(5).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(6).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .error_info_bit_cg[16]_(7).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg">
    <li>
      <a href="#inst_tag_soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg.reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_reg__CPTRA_FW_EXTENDED_ERROR_INFO_bit_cg.reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
