Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Apr 25 21:47:58 2019
| Host         : ece26 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file lab_5_top_wrapper_timing_summary_routed.rpt -pb lab_5_top_wrapper_timing_summary_routed.pb -rpx lab_5_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_5_top_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.209        0.000                      0                 3088        0.055        0.000                      0                 3088        3.500        0.000                       0                  1065  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.209        0.000                      0                 3088        0.055        0.000                      0                 3088        3.500        0.000                       0                  1065  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 lab_5_top_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/controls_0/U0/reg1Addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 2.349ns (32.731%)  route 4.828ns (67.269%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.655     5.323    lab_5_top_i/controls_0/U0/clk
    SLICE_X25Y22         FDRE                                         r  lab_5_top_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  lab_5_top_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=191, routed)         1.510     7.252    lab_5_top_i/regs_0/U0/id1[1]
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.297     7.549 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.549    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8_n_0
    SLICE_X15Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.766 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.703     8.469    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I1_O)        0.299     8.768 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0/O
                         net (fo=8, routed)           1.066     9.834    lab_5_top_i/controls_0/U0/regrD1[7]
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19/O
                         net (fo=1, routed)           0.000     9.958    lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.338 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.338    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.495 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5/CO[1]
                         net (fo=3, routed)           0.491    10.986    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5_n_2
    SLICE_X28Y25         LUT6 (Prop_lut6_I2_O)        0.332    11.318 r  lab_5_top_i/controls_0/U0/reg1Addr[4]_i_2/O
                         net (fo=6, routed)           0.490    11.808    lab_5_top_i/controls_0/U0/reg1Addr[4]_i_2_n_0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.124    11.932 r  lab_5_top_i/controls_0/U0/reg1Addr[4]_i_1/O
                         net (fo=4, routed)           0.568    12.500    lab_5_top_i/controls_0/U0/reg1Addr[4]_i_1_n_0
    SLICE_X30Y25         FDRE                                         r  lab_5_top_i/controls_0/U0/reg1Addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.485    12.877    lab_5_top_i/controls_0/U0/clk
    SLICE_X30Y25         FDRE                                         r  lab_5_top_i/controls_0/U0/reg1Addr_reg[2]/C
                         clock pessimism              0.391    13.268    
                         clock uncertainty           -0.035    13.233    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.524    12.709    lab_5_top_i/controls_0/U0/reg1Addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 lab_5_top_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/controls_0/U0/reg1Addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 2.349ns (32.731%)  route 4.828ns (67.269%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.655     5.323    lab_5_top_i/controls_0/U0/clk
    SLICE_X25Y22         FDRE                                         r  lab_5_top_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  lab_5_top_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=191, routed)         1.510     7.252    lab_5_top_i/regs_0/U0/id1[1]
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.297     7.549 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.549    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8_n_0
    SLICE_X15Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.766 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.703     8.469    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I1_O)        0.299     8.768 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0/O
                         net (fo=8, routed)           1.066     9.834    lab_5_top_i/controls_0/U0/regrD1[7]
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19/O
                         net (fo=1, routed)           0.000     9.958    lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.338 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.338    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.495 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5/CO[1]
                         net (fo=3, routed)           0.491    10.986    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5_n_2
    SLICE_X28Y25         LUT6 (Prop_lut6_I2_O)        0.332    11.318 r  lab_5_top_i/controls_0/U0/reg1Addr[4]_i_2/O
                         net (fo=6, routed)           0.490    11.808    lab_5_top_i/controls_0/U0/reg1Addr[4]_i_2_n_0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.124    11.932 r  lab_5_top_i/controls_0/U0/reg1Addr[4]_i_1/O
                         net (fo=4, routed)           0.568    12.500    lab_5_top_i/controls_0/U0/reg1Addr[4]_i_1_n_0
    SLICE_X30Y25         FDRE                                         r  lab_5_top_i/controls_0/U0/reg1Addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.485    12.877    lab_5_top_i/controls_0/U0/clk
    SLICE_X30Y25         FDRE                                         r  lab_5_top_i/controls_0/U0/reg1Addr_reg[4]/C
                         clock pessimism              0.391    13.268    
                         clock uncertainty           -0.035    13.233    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.524    12.709    lab_5_top_i/controls_0/U0/reg1Addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 lab_5_top_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/controls_0/U0/reg1Addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 2.349ns (32.851%)  route 4.801ns (67.149%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.655     5.323    lab_5_top_i/controls_0/U0/clk
    SLICE_X25Y22         FDRE                                         r  lab_5_top_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  lab_5_top_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=191, routed)         1.510     7.252    lab_5_top_i/regs_0/U0/id1[1]
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.297     7.549 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.549    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8_n_0
    SLICE_X15Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.766 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.703     8.469    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I1_O)        0.299     8.768 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0/O
                         net (fo=8, routed)           1.066     9.834    lab_5_top_i/controls_0/U0/regrD1[7]
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19/O
                         net (fo=1, routed)           0.000     9.958    lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.338 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.338    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.495 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5/CO[1]
                         net (fo=3, routed)           0.491    10.986    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5_n_2
    SLICE_X28Y25         LUT6 (Prop_lut6_I2_O)        0.332    11.318 r  lab_5_top_i/controls_0/U0/reg1Addr[4]_i_2/O
                         net (fo=6, routed)           0.490    11.808    lab_5_top_i/controls_0/U0/reg1Addr[4]_i_2_n_0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.124    11.932 r  lab_5_top_i/controls_0/U0/reg1Addr[4]_i_1/O
                         net (fo=4, routed)           0.541    12.474    lab_5_top_i/controls_0/U0/reg1Addr[4]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  lab_5_top_i/controls_0/U0/reg1Addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.485    12.877    lab_5_top_i/controls_0/U0/clk
    SLICE_X30Y24         FDRE                                         r  lab_5_top_i/controls_0/U0/reg1Addr_reg[1]/C
                         clock pessimism              0.391    13.268    
                         clock uncertainty           -0.035    13.233    
    SLICE_X30Y24         FDRE (Setup_fdre_C_R)       -0.524    12.709    lab_5_top_i/controls_0/U0/reg1Addr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -12.474    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 lab_5_top_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/controls_0/U0/reg1Addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 2.349ns (32.851%)  route 4.801ns (67.149%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.655     5.323    lab_5_top_i/controls_0/U0/clk
    SLICE_X25Y22         FDRE                                         r  lab_5_top_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  lab_5_top_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=191, routed)         1.510     7.252    lab_5_top_i/regs_0/U0/id1[1]
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.297     7.549 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.549    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8_n_0
    SLICE_X15Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.766 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.703     8.469    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I1_O)        0.299     8.768 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0/O
                         net (fo=8, routed)           1.066     9.834    lab_5_top_i/controls_0/U0/regrD1[7]
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19/O
                         net (fo=1, routed)           0.000     9.958    lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.338 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.338    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.495 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5/CO[1]
                         net (fo=3, routed)           0.491    10.986    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5_n_2
    SLICE_X28Y25         LUT6 (Prop_lut6_I2_O)        0.332    11.318 r  lab_5_top_i/controls_0/U0/reg1Addr[4]_i_2/O
                         net (fo=6, routed)           0.490    11.808    lab_5_top_i/controls_0/U0/reg1Addr[4]_i_2_n_0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.124    11.932 r  lab_5_top_i/controls_0/U0/reg1Addr[4]_i_1/O
                         net (fo=4, routed)           0.541    12.474    lab_5_top_i/controls_0/U0/reg1Addr[4]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  lab_5_top_i/controls_0/U0/reg1Addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.485    12.877    lab_5_top_i/controls_0/U0/clk
    SLICE_X30Y24         FDRE                                         r  lab_5_top_i/controls_0/U0/reg1Addr_reg[3]/C
                         clock pessimism              0.391    13.268    
                         clock uncertainty           -0.035    13.233    
    SLICE_X30Y24         FDRE (Setup_fdre_C_R)       -0.524    12.709    lab_5_top_i/controls_0/U0/reg1Addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -12.474    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 lab_5_top_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/controls_0/U0/resultALU_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 2.437ns (34.141%)  route 4.701ns (65.859%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.655     5.323    lab_5_top_i/controls_0/U0/clk
    SLICE_X25Y22         FDRE                                         r  lab_5_top_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  lab_5_top_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=191, routed)         1.510     7.252    lab_5_top_i/regs_0/U0/id1[1]
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.297     7.549 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.549    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8_n_0
    SLICE_X15Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.766 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.703     8.469    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I1_O)        0.299     8.768 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0/O
                         net (fo=8, routed)           1.066     9.834    lab_5_top_i/controls_0/U0/regrD1[7]
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19/O
                         net (fo=1, routed)           0.000     9.958    lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.338 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.338    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.495 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5/CO[1]
                         net (fo=3, routed)           0.576    11.071    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5_n_2
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.332    11.403 r  lab_5_top_i/controls_0/U0/resultALU[15]_i_3/O
                         net (fo=1, routed)           0.000    11.403    lab_5_top_i/controls_0/U0/resultALU[15]_i_3_n_0
    SLICE_X31Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.615 r  lab_5_top_i/controls_0/U0/resultALU_reg[15]_i_1/O
                         net (fo=16, routed)          0.846    12.461    lab_5_top_i/controls_0/U0/resultALU_reg[15]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  lab_5_top_i/controls_0/U0/resultALU_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.491    12.883    lab_5_top_i/controls_0/U0/clk
    SLICE_X33Y28         FDRE                                         r  lab_5_top_i/controls_0/U0/resultALU_reg[10]/C
                         clock pessimism              0.391    13.274    
                         clock uncertainty           -0.035    13.239    
    SLICE_X33Y28         FDRE (Setup_fdre_C_CE)      -0.380    12.859    lab_5_top_i/controls_0/U0/resultALU_reg[10]
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 lab_5_top_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/controls_0/U0/resultALU_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 2.437ns (34.141%)  route 4.701ns (65.859%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.655     5.323    lab_5_top_i/controls_0/U0/clk
    SLICE_X25Y22         FDRE                                         r  lab_5_top_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  lab_5_top_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=191, routed)         1.510     7.252    lab_5_top_i/regs_0/U0/id1[1]
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.297     7.549 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.549    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8_n_0
    SLICE_X15Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.766 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.703     8.469    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I1_O)        0.299     8.768 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0/O
                         net (fo=8, routed)           1.066     9.834    lab_5_top_i/controls_0/U0/regrD1[7]
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19/O
                         net (fo=1, routed)           0.000     9.958    lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.338 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.338    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.495 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5/CO[1]
                         net (fo=3, routed)           0.576    11.071    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5_n_2
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.332    11.403 r  lab_5_top_i/controls_0/U0/resultALU[15]_i_3/O
                         net (fo=1, routed)           0.000    11.403    lab_5_top_i/controls_0/U0/resultALU[15]_i_3_n_0
    SLICE_X31Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.615 r  lab_5_top_i/controls_0/U0/resultALU_reg[15]_i_1/O
                         net (fo=16, routed)          0.846    12.461    lab_5_top_i/controls_0/U0/resultALU_reg[15]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  lab_5_top_i/controls_0/U0/resultALU_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.491    12.883    lab_5_top_i/controls_0/U0/clk
    SLICE_X33Y28         FDRE                                         r  lab_5_top_i/controls_0/U0/resultALU_reg[15]/C
                         clock pessimism              0.391    13.274    
                         clock uncertainty           -0.035    13.239    
    SLICE_X33Y28         FDRE (Setup_fdre_C_CE)      -0.380    12.859    lab_5_top_i/controls_0/U0/resultALU_reg[15]
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 lab_5_top_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/controls_0/U0/resultALU_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 2.437ns (34.141%)  route 4.701ns (65.859%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.655     5.323    lab_5_top_i/controls_0/U0/clk
    SLICE_X25Y22         FDRE                                         r  lab_5_top_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  lab_5_top_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=191, routed)         1.510     7.252    lab_5_top_i/regs_0/U0/id1[1]
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.297     7.549 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.549    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8_n_0
    SLICE_X15Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.766 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.703     8.469    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I1_O)        0.299     8.768 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0/O
                         net (fo=8, routed)           1.066     9.834    lab_5_top_i/controls_0/U0/regrD1[7]
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19/O
                         net (fo=1, routed)           0.000     9.958    lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.338 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.338    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.495 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5/CO[1]
                         net (fo=3, routed)           0.576    11.071    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5_n_2
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.332    11.403 r  lab_5_top_i/controls_0/U0/resultALU[15]_i_3/O
                         net (fo=1, routed)           0.000    11.403    lab_5_top_i/controls_0/U0/resultALU[15]_i_3_n_0
    SLICE_X31Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.615 r  lab_5_top_i/controls_0/U0/resultALU_reg[15]_i_1/O
                         net (fo=16, routed)          0.846    12.461    lab_5_top_i/controls_0/U0/resultALU_reg[15]_i_1_n_0
    SLICE_X32Y28         FDRE                                         r  lab_5_top_i/controls_0/U0/resultALU_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.491    12.883    lab_5_top_i/controls_0/U0/clk
    SLICE_X32Y28         FDRE                                         r  lab_5_top_i/controls_0/U0/resultALU_reg[11]/C
                         clock pessimism              0.391    13.274    
                         clock uncertainty           -0.035    13.239    
    SLICE_X32Y28         FDRE (Setup_fdre_C_CE)      -0.344    12.895    lab_5_top_i/controls_0/U0/resultALU_reg[11]
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 lab_5_top_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/controls_0/U0/resultALU_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 2.437ns (34.141%)  route 4.701ns (65.859%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.655     5.323    lab_5_top_i/controls_0/U0/clk
    SLICE_X25Y22         FDRE                                         r  lab_5_top_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  lab_5_top_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=191, routed)         1.510     7.252    lab_5_top_i/regs_0/U0/id1[1]
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.297     7.549 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.549    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8_n_0
    SLICE_X15Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.766 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.703     8.469    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I1_O)        0.299     8.768 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0/O
                         net (fo=8, routed)           1.066     9.834    lab_5_top_i/controls_0/U0/regrD1[7]
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19/O
                         net (fo=1, routed)           0.000     9.958    lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.338 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.338    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.495 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5/CO[1]
                         net (fo=3, routed)           0.576    11.071    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5_n_2
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.332    11.403 r  lab_5_top_i/controls_0/U0/resultALU[15]_i_3/O
                         net (fo=1, routed)           0.000    11.403    lab_5_top_i/controls_0/U0/resultALU[15]_i_3_n_0
    SLICE_X31Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.615 r  lab_5_top_i/controls_0/U0/resultALU_reg[15]_i_1/O
                         net (fo=16, routed)          0.846    12.461    lab_5_top_i/controls_0/U0/resultALU_reg[15]_i_1_n_0
    SLICE_X32Y28         FDRE                                         r  lab_5_top_i/controls_0/U0/resultALU_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.491    12.883    lab_5_top_i/controls_0/U0/clk
    SLICE_X32Y28         FDRE                                         r  lab_5_top_i/controls_0/U0/resultALU_reg[8]/C
                         clock pessimism              0.391    13.274    
                         clock uncertainty           -0.035    13.239    
    SLICE_X32Y28         FDRE (Setup_fdre_C_CE)      -0.344    12.895    lab_5_top_i/controls_0/U0/resultALU_reg[8]
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 lab_5_top_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/controls_0/U0/resultALU_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 2.437ns (34.442%)  route 4.639ns (65.558%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.655     5.323    lab_5_top_i/controls_0/U0/clk
    SLICE_X25Y22         FDRE                                         r  lab_5_top_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  lab_5_top_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=191, routed)         1.510     7.252    lab_5_top_i/regs_0/U0/id1[1]
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.297     7.549 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.549    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8_n_0
    SLICE_X15Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.766 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.703     8.469    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I1_O)        0.299     8.768 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0/O
                         net (fo=8, routed)           1.066     9.834    lab_5_top_i/controls_0/U0/regrD1[7]
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19/O
                         net (fo=1, routed)           0.000     9.958    lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.338 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.338    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.495 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5/CO[1]
                         net (fo=3, routed)           0.576    11.071    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5_n_2
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.332    11.403 r  lab_5_top_i/controls_0/U0/resultALU[15]_i_3/O
                         net (fo=1, routed)           0.000    11.403    lab_5_top_i/controls_0/U0/resultALU[15]_i_3_n_0
    SLICE_X31Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.615 r  lab_5_top_i/controls_0/U0/resultALU_reg[15]_i_1/O
                         net (fo=16, routed)          0.784    12.399    lab_5_top_i/controls_0/U0/resultALU_reg[15]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  lab_5_top_i/controls_0/U0/resultALU_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.489    12.881    lab_5_top_i/controls_0/U0/clk
    SLICE_X33Y27         FDRE                                         r  lab_5_top_i/controls_0/U0/resultALU_reg[12]/C
                         clock pessimism              0.391    13.272    
                         clock uncertainty           -0.035    13.237    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.380    12.857    lab_5_top_i/controls_0/U0/resultALU_reg[12]
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 lab_5_top_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/controls_0/U0/resultALU_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 2.437ns (34.442%)  route 4.639ns (65.558%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.655     5.323    lab_5_top_i/controls_0/U0/clk
    SLICE_X25Y22         FDRE                                         r  lab_5_top_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  lab_5_top_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=191, routed)         1.510     7.252    lab_5_top_i/regs_0/U0/id1[1]
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.297     7.549 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.549    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_8_n_0
    SLICE_X15Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.766 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.703     8.469    lab_5_top_i/regs_0/U0/dout1[7]_INST_0_i_2_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I1_O)        0.299     8.768 r  lab_5_top_i/regs_0/U0/dout1[7]_INST_0/O
                         net (fo=8, routed)           1.066     9.834    lab_5_top_i/controls_0/U0/regrD1[7]
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19/O
                         net (fo=1, routed)           0.000     9.958    lab_5_top_i/controls_0/U0/FSM_sequential_curr[4]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.338 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.338    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_10_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.495 r  lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5/CO[1]
                         net (fo=3, routed)           0.576    11.071    lab_5_top_i/controls_0/U0/FSM_sequential_curr_reg[4]_i_5_n_2
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.332    11.403 r  lab_5_top_i/controls_0/U0/resultALU[15]_i_3/O
                         net (fo=1, routed)           0.000    11.403    lab_5_top_i/controls_0/U0/resultALU[15]_i_3_n_0
    SLICE_X31Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.615 r  lab_5_top_i/controls_0/U0/resultALU_reg[15]_i_1/O
                         net (fo=16, routed)          0.784    12.399    lab_5_top_i/controls_0/U0/resultALU_reg[15]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  lab_5_top_i/controls_0/U0/resultALU_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        1.489    12.881    lab_5_top_i/controls_0/U0/clk
    SLICE_X33Y27         FDRE                                         r  lab_5_top_i/controls_0/U0/resultALU_reg[9]/C
                         clock pessimism              0.391    13.272    
                         clock uncertainty           -0.035    13.237    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.380    12.857    lab_5_top_i/controls_0/U0/resultALU_reg[9]
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  0.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 lab_5_top_i/controls_0/U0/fbDout1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/framebuffer_0/U0/framemem_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.556     1.468    lab_5_top_i/controls_0/U0/clk
    SLICE_X34Y29         FDRE                                         r  lab_5_top_i/controls_0/U0/fbDout1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  lab_5_top_i/controls_0/U0/fbDout1_reg[11]/Q
                         net (fo=1, routed)           0.106     1.738    lab_5_top_i/framebuffer_0/U0/din1[11]
    RAMB36_X2Y6          RAMB36E1                                     r  lab_5_top_i/framebuffer_0/U0/framemem_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.869     2.028    lab_5_top_i/framebuffer_0/U0/clk1
    RAMB36_X2Y6          RAMB36E1                                     r  lab_5_top_i/framebuffer_0/U0/framemem_reg_1/CLKARDCLK
                         clock pessimism             -0.500     1.528    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.683    lab_5_top_i/framebuffer_0/U0/framemem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 lab_5_top_i/controls_0/U0/dOut_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.474%)  route 0.280ns (66.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.560     1.472    lab_5_top_i/controls_0/U0/clk
    SLICE_X26Y33         FDRE                                         r  lab_5_top_i/controls_0/U0/dOut_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  lab_5_top_i/controls_0/U0/dOut_reg[13]/Q
                         net (fo=8, routed)           0.280     1.893    lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y8          RAMB36E1                                     r  lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.875     2.034    lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.831    lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 lab_5_top_i/pixel_pusher_0/U0/addrIn_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/framebuffer_0/U0/framemem_reg_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.394%)  route 0.170ns (54.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.558     1.470    lab_5_top_i/pixel_pusher_0/U0/clk
    SLICE_X35Y31         FDRE                                         r  lab_5_top_i/pixel_pusher_0/U0/addrIn_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  lab_5_top_i/pixel_pusher_0/U0/addrIn_reg[10]/Q
                         net (fo=3, routed)           0.170     1.780    lab_5_top_i/framebuffer_0/U0/addr2[10]
    RAMB36_X2Y6          RAMB36E1                                     r  lab_5_top_i/framebuffer_0/U0/framemem_reg_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.867     2.026    lab_5_top_i/framebuffer_0/U0/clk1
    RAMB36_X2Y6          RAMB36E1                                     r  lab_5_top_i/framebuffer_0/U0/framemem_reg_1/CLKBWRCLK
                         clock pessimism             -0.500     1.526    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.709    lab_5_top_i/framebuffer_0/U0/framemem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 lab_5_top_i/pixel_pusher_0/U0/addrIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/framebuffer_0/U0/framemem_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.435%)  route 0.169ns (54.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.556     1.468    lab_5_top_i/pixel_pusher_0/U0/clk
    SLICE_X35Y29         FDRE                                         r  lab_5_top_i/pixel_pusher_0/U0/addrIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  lab_5_top_i/pixel_pusher_0/U0/addrIn_reg[2]/Q
                         net (fo=3, routed)           0.169     1.778    lab_5_top_i/framebuffer_0/U0/addr2[2]
    RAMB36_X2Y5          RAMB36E1                                     r  lab_5_top_i/framebuffer_0/U0/framemem_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.861     2.020    lab_5_top_i/framebuffer_0/U0/clk1
    RAMB36_X2Y5          RAMB36E1                                     r  lab_5_top_i/framebuffer_0/U0/framemem_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.520    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.703    lab_5_top_i/framebuffer_0/U0/framemem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lab_5_top_i/controls_0/U0/dOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.767%)  route 0.303ns (68.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.559     1.471    lab_5_top_i/controls_0/U0/clk
    SLICE_X26Y32         FDRE                                         r  lab_5_top_i/controls_0/U0/dOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  lab_5_top_i/controls_0/U0/dOut_reg[8]/Q
                         net (fo=8, routed)           0.303     1.915    lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y8          RAMB36E1                                     r  lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.875     2.034    lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.831    lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 lab_5_top_i/controls_0/U0/dOut_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.140%)  route 0.270ns (67.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.559     1.471    lab_5_top_i/controls_0/U0/clk
    SLICE_X26Y32         FDRE                                         r  lab_5_top_i/controls_0/U0/dOut_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  lab_5_top_i/controls_0/U0/dOut_reg[9]/Q
                         net (fo=8, routed)           0.270     1.869    lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y8          RAMB36E1                                     r  lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.875     2.034    lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.242     1.777    lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 lab_5_top_i/controls_0/U0/fbAddr1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/framebuffer_0/U0/framemem_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.717%)  route 0.214ns (60.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.558     1.470    lab_5_top_i/controls_0/U0/clk
    SLICE_X33Y31         FDRE                                         r  lab_5_top_i/controls_0/U0/fbAddr1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  lab_5_top_i/controls_0/U0/fbAddr1_reg[10]/Q
                         net (fo=2, routed)           0.214     1.825    lab_5_top_i/framebuffer_0/U0/addr1[10]
    RAMB36_X2Y6          RAMB36E1                                     r  lab_5_top_i/framebuffer_0/U0/framemem_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.869     2.028    lab_5_top_i/framebuffer_0/U0/clk1
    RAMB36_X2Y6          RAMB36E1                                     r  lab_5_top_i/framebuffer_0/U0/framemem_reg_1/CLKARDCLK
                         clock pessimism             -0.480     1.548    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.731    lab_5_top_i/framebuffer_0/U0/framemem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 lab_5_top_i/controls_0/U0/fbAddr1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/framebuffer_0/U0/framemem_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.540%)  route 0.216ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.553     1.465    lab_5_top_i/controls_0/U0/clk
    SLICE_X33Y26         FDRE                                         r  lab_5_top_i/controls_0/U0/fbAddr1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  lab_5_top_i/controls_0/U0/fbAddr1_reg[8]/Q
                         net (fo=2, routed)           0.216     1.821    lab_5_top_i/framebuffer_0/U0/addr1[8]
    RAMB36_X2Y5          RAMB36E1                                     r  lab_5_top_i/framebuffer_0/U0/framemem_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.864     2.023    lab_5_top_i/framebuffer_0/U0/clk1
    RAMB36_X2Y5          RAMB36E1                                     r  lab_5_top_i/framebuffer_0/U0/framemem_reg_0/CLKARDCLK
                         clock pessimism             -0.480     1.543    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.726    lab_5_top_i/framebuffer_0/U0/framemem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 lab_5_top_i/controls_0/U0/fbDout1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/framebuffer_0/U0/framemem_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.265%)  route 0.144ns (46.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.555     1.467    lab_5_top_i/controls_0/U0/clk
    SLICE_X34Y27         FDRE                                         r  lab_5_top_i/controls_0/U0/fbDout1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  lab_5_top_i/controls_0/U0/fbDout1_reg[0]/Q
                         net (fo=1, routed)           0.144     1.775    lab_5_top_i/framebuffer_0/U0/din1[0]
    RAMB36_X2Y5          RAMB36E1                                     r  lab_5_top_i/framebuffer_0/U0/framemem_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.864     2.023    lab_5_top_i/framebuffer_0/U0/clk1
    RAMB36_X2Y5          RAMB36E1                                     r  lab_5_top_i/framebuffer_0/U0/framemem_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.523    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.678    lab_5_top_i/framebuffer_0/U0/framemem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 lab_5_top_i/controls_0/U0/fbAddr1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab_5_top_i/framebuffer_0/U0/framemem_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.282%)  route 0.218ns (60.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.553     1.465    lab_5_top_i/controls_0/U0/clk
    SLICE_X33Y26         FDRE                                         r  lab_5_top_i/controls_0/U0/fbAddr1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  lab_5_top_i/controls_0/U0/fbAddr1_reg[7]/Q
                         net (fo=2, routed)           0.218     1.824    lab_5_top_i/framebuffer_0/U0/addr1[7]
    RAMB36_X2Y5          RAMB36E1                                     r  lab_5_top_i/framebuffer_0/U0/framemem_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1064, routed)        0.864     2.023    lab_5_top_i/framebuffer_0/U0/clk1
    RAMB36_X2Y5          RAMB36E1                                     r  lab_5_top_i/framebuffer_0/U0/framemem_reg_0/CLKARDCLK
                         clock pessimism             -0.480     1.543    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.726    lab_5_top_i/framebuffer_0/U0/framemem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y6   lab_5_top_i/framebuffer_0/U0/framemem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y5   lab_5_top_i/framebuffer_0/U0/framemem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y11  lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y11  lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8   lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8   lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y7   lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y7   lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y4   lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y4   lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X35Y12  lab_5_top_i/clock_div_115200_0/U0/clock_out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33  lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y12  lab_5_top_i/clock_div_115200_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y12  lab_5_top_i/clock_div_115200_0/U0/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y12  lab_5_top_i/clock_div_115200_0/U0/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y12  lab_5_top_i/clock_div_115200_0/U0/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y12  lab_5_top_i/clock_div_115200_0/U0/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y30  lab_5_top_i/clock_div_25MHz_0/U0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y35  lab_5_top_i/clock_div_25MHz_0/U0/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y35  lab_5_top_i/clock_div_25MHz_0/U0/count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y11  lab_5_top_i/clock_div_115200_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y34  lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/lab_5_top_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X35Y11  lab_5_top_i/clock_div_115200_0/U0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X35Y11  lab_5_top_i/clock_div_115200_0/U0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y11  lab_5_top_i/clock_div_115200_0/U0/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y11  lab_5_top_i/clock_div_115200_0/U0/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y11  lab_5_top_i/clock_div_115200_0/U0/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X35Y34  lab_5_top_i/clock_div_25MHz_0/U0/clock_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y33  lab_5_top_i/clock_div_25MHz_0/U0/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y33  lab_5_top_i/clock_div_25MHz_0/U0/count_reg[14]/C



