/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC */
#define ADC__0__DR CYREG_GPIO_PRT2_DR
#define ADC__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC__0__HSIOM_MASK 0x000000F0u
#define ADC__0__HSIOM_SHIFT 4u
#define ADC__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC__0__INTR CYREG_GPIO_PRT2_INTR
#define ADC__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC__0__MASK 0x02u
#define ADC__0__PC CYREG_GPIO_PRT2_PC
#define ADC__0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC__0__PORT 2u
#define ADC__0__PS CYREG_GPIO_PRT2_PS
#define ADC__0__SHIFT 1u
#define ADC__DR CYREG_GPIO_PRT2_DR
#define ADC__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC__INTR CYREG_GPIO_PRT2_INTR
#define ADC__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC__MASK 0x02u
#define ADC__PC CYREG_GPIO_PRT2_PC
#define ADC__PC2 CYREG_GPIO_PRT2_PC2
#define ADC__PORT 2u
#define ADC__PS CYREG_GPIO_PRT2_PS
#define ADC__SHIFT 1u
#define ADC_SAR_Seq_1_cy_psoc4_sar__CLOCK_DIV_ID 0x00000044u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_SAR_Seq_1_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL12
#define ADC_SAR_Seq_1_intClock__DIV_ID 0x00000044u
#define ADC_SAR_Seq_1_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define ADC_SAR_Seq_1_intClock__PA_DIV_ID 0x000000FFu
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x80000u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 19u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_CM0P_IPR4
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_CM0P_ISER
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_CM0P_ISPR

/* I2C_1 */
#define I2C_1_SCB__CTRL CYREG_SCB1_CTRL
#define I2C_1_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define I2C_1_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define I2C_1_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define I2C_1_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define I2C_1_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define I2C_1_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define I2C_1_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define I2C_1_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define I2C_1_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define I2C_1_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define I2C_1_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define I2C_1_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define I2C_1_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define I2C_1_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define I2C_1_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define I2C_1_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define I2C_1_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define I2C_1_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define I2C_1_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define I2C_1_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define I2C_1_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define I2C_1_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define I2C_1_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define I2C_1_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define I2C_1_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define I2C_1_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define I2C_1_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define I2C_1_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define I2C_1_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define I2C_1_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define I2C_1_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define I2C_1_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define I2C_1_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define I2C_1_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define I2C_1_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define I2C_1_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define I2C_1_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define I2C_1_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define I2C_1_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define I2C_1_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define I2C_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define I2C_1_SCB__INTR_M CYREG_SCB1_INTR_M
#define I2C_1_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define I2C_1_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define I2C_1_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define I2C_1_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define I2C_1_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define I2C_1_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define I2C_1_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define I2C_1_SCB__INTR_S CYREG_SCB1_INTR_S
#define I2C_1_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define I2C_1_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define I2C_1_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define I2C_1_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define I2C_1_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define I2C_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define I2C_1_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define I2C_1_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define I2C_1_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define I2C_1_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define I2C_1_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define I2C_1_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define I2C_1_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define I2C_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define I2C_1_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define I2C_1_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define I2C_1_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define I2C_1_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define I2C_1_SCB__SS0_POSISTION 0u
#define I2C_1_SCB__SS1_POSISTION 1u
#define I2C_1_SCB__SS2_POSISTION 2u
#define I2C_1_SCB__SS3_POSISTION 3u
#define I2C_1_SCB__STATUS CYREG_SCB1_STATUS
#define I2C_1_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define I2C_1_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define I2C_1_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define I2C_1_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define I2C_1_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define I2C_1_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define I2C_1_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define I2C_1_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define I2C_1_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define I2C_1_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define I2C_1_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define I2C_1_SCB_IRQ__INTC_MASK 0x100u
#define I2C_1_SCB_IRQ__INTC_NUMBER 8u
#define I2C_1_SCB_IRQ__INTC_PRIOR_MASK 0xC0u
#define I2C_1_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_1_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0P_IPR2
#define I2C_1_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0P_ISER
#define I2C_1_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0P_ISPR
#define I2C_1_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL1
#define I2C_1_SCBCLK__DIV_ID 0x00000041u
#define I2C_1_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define I2C_1_SCBCLK__PA_DIV_ID 0x000000FFu
#define I2C_1_scl__0__DR CYREG_GPIO_PRT3_DR
#define I2C_1_scl__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_1_scl__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_1_scl__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_1_scl__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2C_1_scl__0__HSIOM_GPIO 0u
#define I2C_1_scl__0__HSIOM_I2C 14u
#define I2C_1_scl__0__HSIOM_I2C_SCL 14u
#define I2C_1_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_1_scl__0__HSIOM_SHIFT 0u
#define I2C_1_scl__0__HSIOM_SPI 15u
#define I2C_1_scl__0__HSIOM_SPI_MOSI 15u
#define I2C_1_scl__0__HSIOM_UART 9u
#define I2C_1_scl__0__HSIOM_UART_RX 9u
#define I2C_1_scl__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_scl__0__INTR CYREG_GPIO_PRT3_INTR
#define I2C_1_scl__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_scl__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_1_scl__0__MASK 0x01u
#define I2C_1_scl__0__PC CYREG_GPIO_PRT3_PC
#define I2C_1_scl__0__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_1_scl__0__PORT 3u
#define I2C_1_scl__0__PS CYREG_GPIO_PRT3_PS
#define I2C_1_scl__0__SHIFT 0u
#define I2C_1_scl__DR CYREG_GPIO_PRT3_DR
#define I2C_1_scl__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_1_scl__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_1_scl__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_1_scl__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_scl__INTR CYREG_GPIO_PRT3_INTR
#define I2C_1_scl__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_scl__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_1_scl__MASK 0x01u
#define I2C_1_scl__PC CYREG_GPIO_PRT3_PC
#define I2C_1_scl__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_1_scl__PORT 3u
#define I2C_1_scl__PS CYREG_GPIO_PRT3_PS
#define I2C_1_scl__SHIFT 0u
#define I2C_1_sda__0__DR CYREG_GPIO_PRT3_DR
#define I2C_1_sda__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_1_sda__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_1_sda__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_1_sda__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2C_1_sda__0__HSIOM_GPIO 0u
#define I2C_1_sda__0__HSIOM_I2C 14u
#define I2C_1_sda__0__HSIOM_I2C_SDA 14u
#define I2C_1_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_1_sda__0__HSIOM_SHIFT 4u
#define I2C_1_sda__0__HSIOM_SPI 15u
#define I2C_1_sda__0__HSIOM_SPI_MISO 15u
#define I2C_1_sda__0__HSIOM_UART 9u
#define I2C_1_sda__0__HSIOM_UART_TX 9u
#define I2C_1_sda__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_sda__0__INTR CYREG_GPIO_PRT3_INTR
#define I2C_1_sda__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_sda__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_1_sda__0__MASK 0x02u
#define I2C_1_sda__0__PC CYREG_GPIO_PRT3_PC
#define I2C_1_sda__0__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_1_sda__0__PORT 3u
#define I2C_1_sda__0__PS CYREG_GPIO_PRT3_PS
#define I2C_1_sda__0__SHIFT 1u
#define I2C_1_sda__DR CYREG_GPIO_PRT3_DR
#define I2C_1_sda__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_1_sda__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_1_sda__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_1_sda__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_sda__INTR CYREG_GPIO_PRT3_INTR
#define I2C_1_sda__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_sda__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_1_sda__MASK 0x02u
#define I2C_1_sda__PC CYREG_GPIO_PRT3_PC
#define I2C_1_sda__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_1_sda__PORT 3u
#define I2C_1_sda__PS CYREG_GPIO_PRT3_PS
#define I2C_1_sda__SHIFT 1u

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define isr_1__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define isr_1__INTC_MASK 0x4000u
#define isr_1__INTC_NUMBER 14u
#define isr_1__INTC_PRIOR_MASK 0xC00000u
#define isr_1__INTC_PRIOR_NUM 3u
#define isr_1__INTC_PRIOR_REG CYREG_CM0P_IPR3
#define isr_1__INTC_SET_EN_REG CYREG_CM0P_ISER
#define isr_1__INTC_SET_PD_REG CYREG_CM0P_ISPR

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL4
#define Clock_1__DIV_ID 0x00000043u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Mute_in */
#define Mute_in__0__DR CYREG_GPIO_PRT1_DR
#define Mute_in__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Mute_in__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Mute_in__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Mute_in__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Mute_in__0__HSIOM_MASK 0xF0000000u
#define Mute_in__0__HSIOM_SHIFT 28u
#define Mute_in__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Mute_in__0__INTR CYREG_GPIO_PRT1_INTR
#define Mute_in__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Mute_in__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Mute_in__0__MASK 0x80u
#define Mute_in__0__PC CYREG_GPIO_PRT1_PC
#define Mute_in__0__PC2 CYREG_GPIO_PRT1_PC2
#define Mute_in__0__PORT 1u
#define Mute_in__0__PS CYREG_GPIO_PRT1_PS
#define Mute_in__0__SHIFT 7u
#define Mute_in__DR CYREG_GPIO_PRT1_DR
#define Mute_in__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Mute_in__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Mute_in__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Mute_in__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Mute_in__INTR CYREG_GPIO_PRT1_INTR
#define Mute_in__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Mute_in__INTSTAT CYREG_GPIO_PRT1_INTR
#define Mute_in__MASK 0x80u
#define Mute_in__PC CYREG_GPIO_PRT1_PC
#define Mute_in__PC2 CYREG_GPIO_PRT1_PC2
#define Mute_in__PORT 1u
#define Mute_in__PS CYREG_GPIO_PRT1_PS
#define Mute_in__SHIFT 7u

/* Timer_1 */
#define Timer_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Timer_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Timer_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Timer_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Timer_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Timer_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Timer_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Timer_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Timer_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* I2C_Slave */
#define I2C_Slave_SCB__CTRL CYREG_SCB2_CTRL
#define I2C_Slave_SCB__EZ_DATA0 CYREG_SCB2_EZ_DATA0
#define I2C_Slave_SCB__EZ_DATA1 CYREG_SCB2_EZ_DATA1
#define I2C_Slave_SCB__EZ_DATA10 CYREG_SCB2_EZ_DATA10
#define I2C_Slave_SCB__EZ_DATA11 CYREG_SCB2_EZ_DATA11
#define I2C_Slave_SCB__EZ_DATA12 CYREG_SCB2_EZ_DATA12
#define I2C_Slave_SCB__EZ_DATA13 CYREG_SCB2_EZ_DATA13
#define I2C_Slave_SCB__EZ_DATA14 CYREG_SCB2_EZ_DATA14
#define I2C_Slave_SCB__EZ_DATA15 CYREG_SCB2_EZ_DATA15
#define I2C_Slave_SCB__EZ_DATA16 CYREG_SCB2_EZ_DATA16
#define I2C_Slave_SCB__EZ_DATA17 CYREG_SCB2_EZ_DATA17
#define I2C_Slave_SCB__EZ_DATA18 CYREG_SCB2_EZ_DATA18
#define I2C_Slave_SCB__EZ_DATA19 CYREG_SCB2_EZ_DATA19
#define I2C_Slave_SCB__EZ_DATA2 CYREG_SCB2_EZ_DATA2
#define I2C_Slave_SCB__EZ_DATA20 CYREG_SCB2_EZ_DATA20
#define I2C_Slave_SCB__EZ_DATA21 CYREG_SCB2_EZ_DATA21
#define I2C_Slave_SCB__EZ_DATA22 CYREG_SCB2_EZ_DATA22
#define I2C_Slave_SCB__EZ_DATA23 CYREG_SCB2_EZ_DATA23
#define I2C_Slave_SCB__EZ_DATA24 CYREG_SCB2_EZ_DATA24
#define I2C_Slave_SCB__EZ_DATA25 CYREG_SCB2_EZ_DATA25
#define I2C_Slave_SCB__EZ_DATA26 CYREG_SCB2_EZ_DATA26
#define I2C_Slave_SCB__EZ_DATA27 CYREG_SCB2_EZ_DATA27
#define I2C_Slave_SCB__EZ_DATA28 CYREG_SCB2_EZ_DATA28
#define I2C_Slave_SCB__EZ_DATA29 CYREG_SCB2_EZ_DATA29
#define I2C_Slave_SCB__EZ_DATA3 CYREG_SCB2_EZ_DATA3
#define I2C_Slave_SCB__EZ_DATA30 CYREG_SCB2_EZ_DATA30
#define I2C_Slave_SCB__EZ_DATA31 CYREG_SCB2_EZ_DATA31
#define I2C_Slave_SCB__EZ_DATA4 CYREG_SCB2_EZ_DATA4
#define I2C_Slave_SCB__EZ_DATA5 CYREG_SCB2_EZ_DATA5
#define I2C_Slave_SCB__EZ_DATA6 CYREG_SCB2_EZ_DATA6
#define I2C_Slave_SCB__EZ_DATA7 CYREG_SCB2_EZ_DATA7
#define I2C_Slave_SCB__EZ_DATA8 CYREG_SCB2_EZ_DATA8
#define I2C_Slave_SCB__EZ_DATA9 CYREG_SCB2_EZ_DATA9
#define I2C_Slave_SCB__I2C_CFG CYREG_SCB2_I2C_CFG
#define I2C_Slave_SCB__I2C_CTRL CYREG_SCB2_I2C_CTRL
#define I2C_Slave_SCB__I2C_M_CMD CYREG_SCB2_I2C_M_CMD
#define I2C_Slave_SCB__I2C_S_CMD CYREG_SCB2_I2C_S_CMD
#define I2C_Slave_SCB__I2C_STATUS CYREG_SCB2_I2C_STATUS
#define I2C_Slave_SCB__INTR_CAUSE CYREG_SCB2_INTR_CAUSE
#define I2C_Slave_SCB__INTR_I2C_EC CYREG_SCB2_INTR_I2C_EC
#define I2C_Slave_SCB__INTR_I2C_EC_MASK CYREG_SCB2_INTR_I2C_EC_MASK
#define I2C_Slave_SCB__INTR_I2C_EC_MASKED CYREG_SCB2_INTR_I2C_EC_MASKED
#define I2C_Slave_SCB__INTR_M CYREG_SCB2_INTR_M
#define I2C_Slave_SCB__INTR_M_MASK CYREG_SCB2_INTR_M_MASK
#define I2C_Slave_SCB__INTR_M_MASKED CYREG_SCB2_INTR_M_MASKED
#define I2C_Slave_SCB__INTR_M_SET CYREG_SCB2_INTR_M_SET
#define I2C_Slave_SCB__INTR_RX CYREG_SCB2_INTR_RX
#define I2C_Slave_SCB__INTR_RX_MASK CYREG_SCB2_INTR_RX_MASK
#define I2C_Slave_SCB__INTR_RX_MASKED CYREG_SCB2_INTR_RX_MASKED
#define I2C_Slave_SCB__INTR_RX_SET CYREG_SCB2_INTR_RX_SET
#define I2C_Slave_SCB__INTR_S CYREG_SCB2_INTR_S
#define I2C_Slave_SCB__INTR_S_MASK CYREG_SCB2_INTR_S_MASK
#define I2C_Slave_SCB__INTR_S_MASKED CYREG_SCB2_INTR_S_MASKED
#define I2C_Slave_SCB__INTR_S_SET CYREG_SCB2_INTR_S_SET
#define I2C_Slave_SCB__INTR_SPI_EC CYREG_SCB2_INTR_SPI_EC
#define I2C_Slave_SCB__INTR_SPI_EC_MASK CYREG_SCB2_INTR_SPI_EC_MASK
#define I2C_Slave_SCB__INTR_SPI_EC_MASKED CYREG_SCB2_INTR_SPI_EC_MASKED
#define I2C_Slave_SCB__INTR_TX CYREG_SCB2_INTR_TX
#define I2C_Slave_SCB__INTR_TX_MASK CYREG_SCB2_INTR_TX_MASK
#define I2C_Slave_SCB__INTR_TX_MASKED CYREG_SCB2_INTR_TX_MASKED
#define I2C_Slave_SCB__INTR_TX_SET CYREG_SCB2_INTR_TX_SET
#define I2C_Slave_SCB__RX_CTRL CYREG_SCB2_RX_CTRL
#define I2C_Slave_SCB__RX_FIFO_CTRL CYREG_SCB2_RX_FIFO_CTRL
#define I2C_Slave_SCB__RX_FIFO_RD CYREG_SCB2_RX_FIFO_RD
#define I2C_Slave_SCB__RX_FIFO_RD_SILENT CYREG_SCB2_RX_FIFO_RD_SILENT
#define I2C_Slave_SCB__RX_FIFO_STATUS CYREG_SCB2_RX_FIFO_STATUS
#define I2C_Slave_SCB__RX_MATCH CYREG_SCB2_RX_MATCH
#define I2C_Slave_SCB__SPI_CTRL CYREG_SCB2_SPI_CTRL
#define I2C_Slave_SCB__SPI_STATUS CYREG_SCB2_SPI_STATUS
#define I2C_Slave_SCB__SS0_POSISTION 0u
#define I2C_Slave_SCB__SS1_POSISTION 1u
#define I2C_Slave_SCB__SS2_POSISTION 2u
#define I2C_Slave_SCB__SS3_POSISTION 3u
#define I2C_Slave_SCB__STATUS CYREG_SCB2_STATUS
#define I2C_Slave_SCB__TX_CTRL CYREG_SCB2_TX_CTRL
#define I2C_Slave_SCB__TX_FIFO_CTRL CYREG_SCB2_TX_FIFO_CTRL
#define I2C_Slave_SCB__TX_FIFO_STATUS CYREG_SCB2_TX_FIFO_STATUS
#define I2C_Slave_SCB__TX_FIFO_WR CYREG_SCB2_TX_FIFO_WR
#define I2C_Slave_SCB__UART_CTRL CYREG_SCB2_UART_CTRL
#define I2C_Slave_SCB__UART_FLOW_CTRL CYREG_SCB2_UART_FLOW_CTRL
#define I2C_Slave_SCB__UART_RX_CTRL CYREG_SCB2_UART_RX_CTRL
#define I2C_Slave_SCB__UART_RX_STATUS CYREG_SCB2_UART_RX_STATUS
#define I2C_Slave_SCB__UART_TX_CTRL CYREG_SCB2_UART_TX_CTRL
#define I2C_Slave_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define I2C_Slave_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define I2C_Slave_SCB_IRQ__INTC_MASK 0x200u
#define I2C_Slave_SCB_IRQ__INTC_NUMBER 9u
#define I2C_Slave_SCB_IRQ__INTC_PRIOR_MASK 0xC000u
#define I2C_Slave_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_Slave_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0P_IPR2
#define I2C_Slave_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0P_ISER
#define I2C_Slave_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0P_ISPR
#define I2C_Slave_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define I2C_Slave_SCBCLK__DIV_ID 0x00000042u
#define I2C_Slave_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define I2C_Slave_SCBCLK__PA_DIV_ID 0x000000FFu
#define I2C_Slave_scl__0__DR CYREG_GPIO_PRT1_DR
#define I2C_Slave_scl__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define I2C_Slave_scl__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define I2C_Slave_scl__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define I2C_Slave_scl__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define I2C_Slave_scl__0__HSIOM_GPIO 0u
#define I2C_Slave_scl__0__HSIOM_I2C 14u
#define I2C_Slave_scl__0__HSIOM_I2C_SCL 14u
#define I2C_Slave_scl__0__HSIOM_MASK 0x00000F00u
#define I2C_Slave_scl__0__HSIOM_SHIFT 8u
#define I2C_Slave_scl__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_scl__0__INTR CYREG_GPIO_PRT1_INTR
#define I2C_Slave_scl__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_scl__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define I2C_Slave_scl__0__MASK 0x04u
#define I2C_Slave_scl__0__PC CYREG_GPIO_PRT1_PC
#define I2C_Slave_scl__0__PC2 CYREG_GPIO_PRT1_PC2
#define I2C_Slave_scl__0__PORT 1u
#define I2C_Slave_scl__0__PS CYREG_GPIO_PRT1_PS
#define I2C_Slave_scl__0__SHIFT 2u
#define I2C_Slave_scl__DR CYREG_GPIO_PRT1_DR
#define I2C_Slave_scl__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define I2C_Slave_scl__DR_INV CYREG_GPIO_PRT1_DR_INV
#define I2C_Slave_scl__DR_SET CYREG_GPIO_PRT1_DR_SET
#define I2C_Slave_scl__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_scl__INTR CYREG_GPIO_PRT1_INTR
#define I2C_Slave_scl__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_scl__INTSTAT CYREG_GPIO_PRT1_INTR
#define I2C_Slave_scl__MASK 0x04u
#define I2C_Slave_scl__PC CYREG_GPIO_PRT1_PC
#define I2C_Slave_scl__PC2 CYREG_GPIO_PRT1_PC2
#define I2C_Slave_scl__PORT 1u
#define I2C_Slave_scl__PS CYREG_GPIO_PRT1_PS
#define I2C_Slave_scl__SHIFT 2u
#define I2C_Slave_sda__0__DR CYREG_GPIO_PRT1_DR
#define I2C_Slave_sda__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define I2C_Slave_sda__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define I2C_Slave_sda__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define I2C_Slave_sda__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define I2C_Slave_sda__0__HSIOM_GPIO 0u
#define I2C_Slave_sda__0__HSIOM_I2C 14u
#define I2C_Slave_sda__0__HSIOM_I2C_SDA 14u
#define I2C_Slave_sda__0__HSIOM_MASK 0x0000F000u
#define I2C_Slave_sda__0__HSIOM_SHIFT 12u
#define I2C_Slave_sda__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_sda__0__INTR CYREG_GPIO_PRT1_INTR
#define I2C_Slave_sda__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_sda__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define I2C_Slave_sda__0__MASK 0x08u
#define I2C_Slave_sda__0__PC CYREG_GPIO_PRT1_PC
#define I2C_Slave_sda__0__PC2 CYREG_GPIO_PRT1_PC2
#define I2C_Slave_sda__0__PORT 1u
#define I2C_Slave_sda__0__PS CYREG_GPIO_PRT1_PS
#define I2C_Slave_sda__0__SHIFT 3u
#define I2C_Slave_sda__DR CYREG_GPIO_PRT1_DR
#define I2C_Slave_sda__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define I2C_Slave_sda__DR_INV CYREG_GPIO_PRT1_DR_INV
#define I2C_Slave_sda__DR_SET CYREG_GPIO_PRT1_DR_SET
#define I2C_Slave_sda__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_sda__INTR CYREG_GPIO_PRT1_INTR
#define I2C_Slave_sda__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_sda__INTSTAT CYREG_GPIO_PRT1_INTR
#define I2C_Slave_sda__MASK 0x08u
#define I2C_Slave_sda__PC CYREG_GPIO_PRT1_PC
#define I2C_Slave_sda__PC2 CYREG_GPIO_PRT1_PC2
#define I2C_Slave_sda__PORT 1u
#define I2C_Slave_sda__PS CYREG_GPIO_PRT1_PS
#define I2C_Slave_sda__SHIFT 3u

/* CapSense_1 */
#define CapSense_1_Cmod__0__DR CYREG_GPIO_PRT4_DR
#define CapSense_1_Cmod__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_1_Cmod__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_1_Cmod__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_1_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_1_Cmod__0__HSIOM_MASK 0x00000F00u
#define CapSense_1_Cmod__0__HSIOM_SHIFT 8u
#define CapSense_1_Cmod__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_1_Cmod__0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_1_Cmod__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_1_Cmod__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_1_Cmod__0__MASK 0x04u
#define CapSense_1_Cmod__0__PC CYREG_GPIO_PRT4_PC
#define CapSense_1_Cmod__0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_1_Cmod__0__PORT 4u
#define CapSense_1_Cmod__0__PS CYREG_GPIO_PRT4_PS
#define CapSense_1_Cmod__0__SHIFT 2u
#define CapSense_1_Cmod__Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_1_Cmod__Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_1_Cmod__Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_1_Cmod__Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_1_Cmod__Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_1_Cmod__Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_1_Cmod__Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_1_Cmod__Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_1_Cmod__Cmod__MASK 0x04u
#define CapSense_1_Cmod__Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_1_Cmod__Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_1_Cmod__Cmod__PORT 4u
#define CapSense_1_Cmod__Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_1_Cmod__Cmod__SHIFT 2u
#define CapSense_1_Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_1_Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_1_Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_1_Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_1_Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_1_Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_1_Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_1_Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_1_Cmod__MASK 0x04u
#define CapSense_1_Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_1_Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_1_Cmod__PORT 4u
#define CapSense_1_Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_1_Cmod__SHIFT 2u
#define CapSense_1_CSD__ADC_CTL CYREG_CSD_ADC_CTL
#define CapSense_1_CSD__CMOD_PAD 1u
#define CapSense_1_CSD__CSD_CONFIG CYREG_CSD_CONFIG
#define CapSense_1_CSD__CSD_INTR CYREG_CSD_INTR
#define CapSense_1_CSD__CSD_INTR_SET CYREG_CSD_INTR_SET
#define CapSense_1_CSD__CSD_NUMBER 0u
#define CapSense_1_CSD__CSD_STATUS CYREG_CSD_STATUS
#define CapSense_1_CSD__CSDCMP CYREG_CSD_CSDCMP
#define CapSense_1_CSD__CSH_TANK_PAD 2u
#define CapSense_1_CSD__CSHIELD_PAD 4u
#define CapSense_1_CSD__DEDICATED_IO0 CapSense_1_CSD__CMOD_PAD
#define CapSense_1_CSD__HSCMP CYREG_CSD_HSCMP
#define CapSense_1_CSD__INTR_MASK CYREG_CSD_INTR_MASK
#define CapSense_1_CSD__REFGEN CYREG_CSD_REFGEN
#define CapSense_1_CSD__RESULT_VAL1 CYREG_CSD_RESULT_VAL1
#define CapSense_1_CSD__RESULT_VAL2 CYREG_CSD_RESULT_VAL2
#define CapSense_1_CSD__SENSE_DUTY CYREG_CSD_SENSE_DUTY
#define CapSense_1_CSD__SENSE_PERIOD CYREG_CSD_SENSE_PERIOD
#define CapSense_1_CSD__SEQ_INIT_CNT CYREG_CSD_SEQ_INIT_CNT
#define CapSense_1_CSD__SEQ_NORM_CNT CYREG_CSD_SEQ_NORM_CNT
#define CapSense_1_CSD__SEQ_START CYREG_CSD_SEQ_START
#define CapSense_1_CSD__SEQ_TIME CYREG_CSD_SEQ_TIME
#define CapSense_1_CSD__SW_AMUXBUF_SEL CYREG_CSD_SW_AMUXBUF_SEL
#define CapSense_1_CSD__SW_BYP_SEL CYREG_CSD_SW_BYP_SEL
#define CapSense_1_CSD__SW_CMP_N_SEL CYREG_CSD_SW_CMP_N_SEL
#define CapSense_1_CSD__SW_CMP_P_SEL CYREG_CSD_SW_CMP_P_SEL
#define CapSense_1_CSD__SW_DSI_SEL CYREG_CSD_SW_DSI_SEL
#define CapSense_1_CSD__SW_FW_MOD_SEL CYREG_CSD_SW_FW_MOD_SEL
#define CapSense_1_CSD__SW_FW_TANK_SEL CYREG_CSD_SW_FW_TANK_SEL
#define CapSense_1_CSD__SW_HS_N_SEL CYREG_CSD_SW_HS_N_SEL
#define CapSense_1_CSD__SW_HS_P_SEL CYREG_CSD_SW_HS_P_SEL
#define CapSense_1_CSD__SW_REFGEN_SEL CYREG_CSD_SW_REFGEN_SEL
#define CapSense_1_CSD__SW_RES CYREG_CSD_SW_RES
#define CapSense_1_CSD__SW_SHIELD_SEL CYREG_CSD_SW_SHIELD_SEL
#define CapSense_1_CSD__VREF_EXT_PAD 8u
#define CapSense_1_IDACComp__CONFIG CYREG_CSD_CONFIG
#define CapSense_1_IDACComp__IDAC CYREG_CSD_IDACB
#define CapSense_1_IDACComp__POSITION 1u
#define CapSense_1_IDACMod__CONFIG CYREG_CSD_CONFIG
#define CapSense_1_IDACMod__IDAC CYREG_CSD_IDACA
#define CapSense_1_IDACMod__POSITION 0u
#define CapSense_1_ISR__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define CapSense_1_ISR__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define CapSense_1_ISR__INTC_MASK 0x2000u
#define CapSense_1_ISR__INTC_NUMBER 13u
#define CapSense_1_ISR__INTC_PRIOR_MASK 0xC000u
#define CapSense_1_ISR__INTC_PRIOR_NUM 3u
#define CapSense_1_ISR__INTC_PRIOR_REG CYREG_CM0P_IPR3
#define CapSense_1_ISR__INTC_SET_EN_REG CYREG_CM0P_ISER
#define CapSense_1_ISR__INTC_SET_PD_REG CYREG_CM0P_ISPR
#define CapSense_1_ModClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define CapSense_1_ModClk__DIV_ID 0x00000040u
#define CapSense_1_ModClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CapSense_1_ModClk__PA_DIV_ID 0x000000FFu
#define CapSense_1_Sns__0__DR CYREG_GPIO_PRT2_DR
#define CapSense_1_Sns__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_1_Sns__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_1_Sns__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_1_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_1_Sns__0__HSIOM_MASK 0xF0000000u
#define CapSense_1_Sns__0__HSIOM_SHIFT 28u
#define CapSense_1_Sns__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__0__MASK 0x80u
#define CapSense_1_Sns__0__PC CYREG_GPIO_PRT2_PC
#define CapSense_1_Sns__0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_1_Sns__0__PORT 2u
#define CapSense_1_Sns__0__PS CYREG_GPIO_PRT2_PS
#define CapSense_1_Sns__0__SHIFT 7u
#define CapSense_1_Sns__1__DR CYREG_GPIO_PRT2_DR
#define CapSense_1_Sns__1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_1_Sns__1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_1_Sns__1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_1_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_1_Sns__1__HSIOM_MASK 0x0F000000u
#define CapSense_1_Sns__1__HSIOM_SHIFT 24u
#define CapSense_1_Sns__1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__1__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__1__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__1__MASK 0x40u
#define CapSense_1_Sns__1__PC CYREG_GPIO_PRT2_PC
#define CapSense_1_Sns__1__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_1_Sns__1__PORT 2u
#define CapSense_1_Sns__1__PS CYREG_GPIO_PRT2_PS
#define CapSense_1_Sns__1__SHIFT 6u
#define CapSense_1_Sns__2__DR CYREG_GPIO_PRT2_DR
#define CapSense_1_Sns__2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_1_Sns__2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_1_Sns__2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_1_Sns__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_1_Sns__2__HSIOM_MASK 0x00F00000u
#define CapSense_1_Sns__2__HSIOM_SHIFT 20u
#define CapSense_1_Sns__2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__2__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__2__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__2__MASK 0x20u
#define CapSense_1_Sns__2__PC CYREG_GPIO_PRT2_PC
#define CapSense_1_Sns__2__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_1_Sns__2__PORT 2u
#define CapSense_1_Sns__2__PS CYREG_GPIO_PRT2_PS
#define CapSense_1_Sns__2__SHIFT 5u
#define CapSense_1_Sns__3__DR CYREG_GPIO_PRT2_DR
#define CapSense_1_Sns__3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_1_Sns__3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_1_Sns__3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_1_Sns__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_1_Sns__3__HSIOM_MASK 0x000F0000u
#define CapSense_1_Sns__3__HSIOM_SHIFT 16u
#define CapSense_1_Sns__3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__3__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__3__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__3__MASK 0x10u
#define CapSense_1_Sns__3__PC CYREG_GPIO_PRT2_PC
#define CapSense_1_Sns__3__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_1_Sns__3__PORT 2u
#define CapSense_1_Sns__3__PS CYREG_GPIO_PRT2_PS
#define CapSense_1_Sns__3__SHIFT 4u
#define CapSense_1_Sns__4__DR CYREG_GPIO_PRT2_DR
#define CapSense_1_Sns__4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_1_Sns__4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_1_Sns__4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_1_Sns__4__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_1_Sns__4__HSIOM_MASK 0x0000F000u
#define CapSense_1_Sns__4__HSIOM_SHIFT 12u
#define CapSense_1_Sns__4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__4__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__4__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__4__MASK 0x08u
#define CapSense_1_Sns__4__PC CYREG_GPIO_PRT2_PC
#define CapSense_1_Sns__4__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_1_Sns__4__PORT 2u
#define CapSense_1_Sns__4__PS CYREG_GPIO_PRT2_PS
#define CapSense_1_Sns__4__SHIFT 3u
#define CapSense_1_Sns__5__DR CYREG_GPIO_PRT2_DR
#define CapSense_1_Sns__5__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_1_Sns__5__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_1_Sns__5__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_1_Sns__5__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_1_Sns__5__HSIOM_MASK 0x00000F00u
#define CapSense_1_Sns__5__HSIOM_SHIFT 8u
#define CapSense_1_Sns__5__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__5__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__5__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__5__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__5__MASK 0x04u
#define CapSense_1_Sns__5__PC CYREG_GPIO_PRT2_PC
#define CapSense_1_Sns__5__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_1_Sns__5__PORT 2u
#define CapSense_1_Sns__5__PS CYREG_GPIO_PRT2_PS
#define CapSense_1_Sns__5__SHIFT 2u
#define CapSense_1_Sns__Down_Sns0__DR CYREG_GPIO_PRT2_DR
#define CapSense_1_Sns__Down_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_1_Sns__Down_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_1_Sns__Down_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_1_Sns__Down_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__Down_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__Down_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__Down_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__Down_Sns0__MASK 0x40u
#define CapSense_1_Sns__Down_Sns0__PC CYREG_GPIO_PRT2_PC
#define CapSense_1_Sns__Down_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_1_Sns__Down_Sns0__PORT 2u
#define CapSense_1_Sns__Down_Sns0__PS CYREG_GPIO_PRT2_PS
#define CapSense_1_Sns__Down_Sns0__SHIFT 6u
#define CapSense_1_Sns__DR CYREG_GPIO_PRT2_DR
#define CapSense_1_Sns__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_1_Sns__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_1_Sns__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_1_Sns__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__OK_Sns0__DR CYREG_GPIO_PRT2_DR
#define CapSense_1_Sns__OK_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_1_Sns__OK_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_1_Sns__OK_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_1_Sns__OK_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__OK_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__OK_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__OK_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__OK_Sns0__MASK 0x80u
#define CapSense_1_Sns__OK_Sns0__PC CYREG_GPIO_PRT2_PC
#define CapSense_1_Sns__OK_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_1_Sns__OK_Sns0__PORT 2u
#define CapSense_1_Sns__OK_Sns0__PS CYREG_GPIO_PRT2_PS
#define CapSense_1_Sns__OK_Sns0__SHIFT 7u
#define CapSense_1_Sns__PC CYREG_GPIO_PRT2_PC
#define CapSense_1_Sns__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_1_Sns__PORT 2u
#define CapSense_1_Sns__PS CYREG_GPIO_PRT2_PS
#define CapSense_1_Sns__Ret_Sns0__DR CYREG_GPIO_PRT2_DR
#define CapSense_1_Sns__Ret_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_1_Sns__Ret_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_1_Sns__Ret_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_1_Sns__Ret_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__Ret_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__Ret_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__Ret_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__Ret_Sns0__MASK 0x04u
#define CapSense_1_Sns__Ret_Sns0__PC CYREG_GPIO_PRT2_PC
#define CapSense_1_Sns__Ret_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_1_Sns__Ret_Sns0__PORT 2u
#define CapSense_1_Sns__Ret_Sns0__PS CYREG_GPIO_PRT2_PS
#define CapSense_1_Sns__Ret_Sns0__SHIFT 2u
#define CapSense_1_Sns__SeekPlus_Sns0__DR CYREG_GPIO_PRT2_DR
#define CapSense_1_Sns__SeekPlus_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_1_Sns__SeekPlus_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_1_Sns__SeekPlus_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_1_Sns__SeekPlus_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__SeekPlus_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__SeekPlus_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__SeekPlus_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__SeekPlus_Sns0__MASK 0x10u
#define CapSense_1_Sns__SeekPlus_Sns0__PC CYREG_GPIO_PRT2_PC
#define CapSense_1_Sns__SeekPlus_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_1_Sns__SeekPlus_Sns0__PORT 2u
#define CapSense_1_Sns__SeekPlus_Sns0__PS CYREG_GPIO_PRT2_PS
#define CapSense_1_Sns__SeekPlus_Sns0__SHIFT 4u
#define CapSense_1_Sns__SeekReduce_Sns0__DR CYREG_GPIO_PRT2_DR
#define CapSense_1_Sns__SeekReduce_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_1_Sns__SeekReduce_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_1_Sns__SeekReduce_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_1_Sns__SeekReduce_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__SeekReduce_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__SeekReduce_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__SeekReduce_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__SeekReduce_Sns0__MASK 0x20u
#define CapSense_1_Sns__SeekReduce_Sns0__PC CYREG_GPIO_PRT2_PC
#define CapSense_1_Sns__SeekReduce_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_1_Sns__SeekReduce_Sns0__PORT 2u
#define CapSense_1_Sns__SeekReduce_Sns0__PS CYREG_GPIO_PRT2_PS
#define CapSense_1_Sns__SeekReduce_Sns0__SHIFT 5u
#define CapSense_1_Sns__Up_Sns0__DR CYREG_GPIO_PRT2_DR
#define CapSense_1_Sns__Up_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_1_Sns__Up_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_1_Sns__Up_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_1_Sns__Up_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__Up_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__Up_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_1_Sns__Up_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_1_Sns__Up_Sns0__MASK 0x08u
#define CapSense_1_Sns__Up_Sns0__PC CYREG_GPIO_PRT2_PC
#define CapSense_1_Sns__Up_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_1_Sns__Up_Sns0__PORT 2u
#define CapSense_1_Sns__Up_Sns0__PS CYREG_GPIO_PRT2_PS
#define CapSense_1_Sns__Up_Sns0__SHIFT 3u

/* VolPlus_in */
#define VolPlus_in__0__DR CYREG_GPIO_PRT2_DR
#define VolPlus_in__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VolPlus_in__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VolPlus_in__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VolPlus_in__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define VolPlus_in__0__HSIOM_MASK 0x0000000Fu
#define VolPlus_in__0__HSIOM_SHIFT 0u
#define VolPlus_in__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VolPlus_in__0__INTR CYREG_GPIO_PRT2_INTR
#define VolPlus_in__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VolPlus_in__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define VolPlus_in__0__MASK 0x01u
#define VolPlus_in__0__PC CYREG_GPIO_PRT2_PC
#define VolPlus_in__0__PC2 CYREG_GPIO_PRT2_PC2
#define VolPlus_in__0__PORT 2u
#define VolPlus_in__0__PS CYREG_GPIO_PRT2_PS
#define VolPlus_in__0__SHIFT 0u
#define VolPlus_in__DR CYREG_GPIO_PRT2_DR
#define VolPlus_in__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VolPlus_in__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VolPlus_in__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VolPlus_in__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VolPlus_in__INTR CYREG_GPIO_PRT2_INTR
#define VolPlus_in__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VolPlus_in__INTSTAT CYREG_GPIO_PRT2_INTR
#define VolPlus_in__MASK 0x01u
#define VolPlus_in__PC CYREG_GPIO_PRT2_PC
#define VolPlus_in__PC2 CYREG_GPIO_PRT2_PC2
#define VolPlus_in__PORT 2u
#define VolPlus_in__PS CYREG_GPIO_PRT2_PS
#define VolPlus_in__SHIFT 0u

/* VolReduce_in */
#define VolReduce_in__0__DR CYREG_GPIO_PRT1_DR
#define VolReduce_in__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define VolReduce_in__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define VolReduce_in__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define VolReduce_in__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define VolReduce_in__0__HSIOM_MASK 0x000F0000u
#define VolReduce_in__0__HSIOM_SHIFT 16u
#define VolReduce_in__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define VolReduce_in__0__INTR CYREG_GPIO_PRT1_INTR
#define VolReduce_in__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define VolReduce_in__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define VolReduce_in__0__MASK 0x10u
#define VolReduce_in__0__PC CYREG_GPIO_PRT1_PC
#define VolReduce_in__0__PC2 CYREG_GPIO_PRT1_PC2
#define VolReduce_in__0__PORT 1u
#define VolReduce_in__0__PS CYREG_GPIO_PRT1_PS
#define VolReduce_in__0__SHIFT 4u
#define VolReduce_in__DR CYREG_GPIO_PRT1_DR
#define VolReduce_in__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define VolReduce_in__DR_INV CYREG_GPIO_PRT1_DR_INV
#define VolReduce_in__DR_SET CYREG_GPIO_PRT1_DR_SET
#define VolReduce_in__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define VolReduce_in__INTR CYREG_GPIO_PRT1_INTR
#define VolReduce_in__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define VolReduce_in__INTSTAT CYREG_GPIO_PRT1_INTR
#define VolReduce_in__MASK 0x10u
#define VolReduce_in__PC CYREG_GPIO_PRT1_PC
#define VolReduce_in__PC2 CYREG_GPIO_PRT1_PC2
#define VolReduce_in__PORT 1u
#define VolReduce_in__PS CYREG_GPIO_PRT1_PS
#define VolReduce_in__SHIFT 4u

/* Miscellaneous */
#define CY_PROJECT_NAME "Design02"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.200
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x1B0711ABu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4K
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4K_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8cpussv3_VERSION 1
#define CYIPBLOCK_m0s8csdv2_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8pass4a_VERSION 1
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8srsslt_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
