# pyverilog_issue_125
This Verilog version of the PicoRv32 core (https://github.com/YosysHQ/picorv32) could not be parsed by pyverilog (https://github.com/PyHDI/Pyverilog). Created issue 125 (https://github.com/PyHDI/Pyverilog/issues/125).
