
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003507                       # Number of seconds simulated
sim_ticks                                  3506917875                       # Number of ticks simulated
final_tick                               531517697175                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174001                       # Simulator instruction rate (inst/s)
host_op_rate                                   220241                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 302077                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888176                       # Number of bytes of host memory used
host_seconds                                 11609.36                       # Real time elapsed on the host
sim_insts                                  2020035209                       # Number of instructions simulated
sim_ops                                    2556853448                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        80896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       127872                       # Number of bytes read from this memory
system.physmem.bytes_read::total               219264                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       140288                       # Number of bytes written to this memory
system.physmem.bytes_written::total            140288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          632                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          999                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1713                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1096                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1096                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1532970                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23067549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1459971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     36462787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                62523278                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1532970                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1459971                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2992941                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40003218                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40003218                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40003218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1532970                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23067549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1459971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     36462787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              102526496                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8409876                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3191667                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2599237                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211389                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1322478                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1242282                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          341082                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9305                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3287175                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17429925                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3191667                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583364                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3653034                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1137594                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        457556                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1613310                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91389                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8320968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.595201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.375466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4667934     56.10%     56.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254370      3.06%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          265744      3.19%     62.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          419902      5.05%     67.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          197903      2.38%     69.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          282219      3.39%     73.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          189289      2.27%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          138278      1.66%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1905329     22.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8320968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.379514                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.072554                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3461471                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       412593                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3495519                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29147                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        922227                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542479                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          983                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20823928                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3832                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        922227                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3636267                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          98764                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        89167                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3348079                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       226454                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20070167                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        130706                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        67028                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28099042                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93576282                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93576282                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10938591                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3451                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1765                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           593505                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1866641                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       963546                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10207                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       419028                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18812912                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3469                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14941634                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        25835                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6472167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20004878                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8320968                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.795661                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.924350                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2848594     34.23%     34.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1789748     21.51%     55.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1232416     14.81%     70.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       803465      9.66%     80.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       714376      8.59%     88.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       409694      4.92%     93.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       365119      4.39%     98.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        80477      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77079      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8320968                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         112658     78.34%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15745     10.95%     89.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15395     10.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12476334     83.50%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198772      1.33%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1484785      9.94%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       780055      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14941634                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.776677                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             143798                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009624                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38373864                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25288666                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14518633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15085432                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21080                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       743566                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       252734                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        922227                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58304                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12493                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18816384                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48210                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1866641                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       963546                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1755                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10341                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127539                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       246203                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14675312                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1385058                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       266317                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2140997                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2086881                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            755939                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.745009                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14529719                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14518633                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9530434                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27093253                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.726379                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351764                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6504027                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213352                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7398741                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.664116                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173070                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2801974     37.87%     37.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2107413     28.48%     66.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836211     11.30%     77.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420271      5.68%     83.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       390804      5.28%     88.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180018      2.43%     91.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       194221      2.63%     93.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        99551      1.35%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       368278      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7398741                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       368278                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25846682                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38556111                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  88908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.840988                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.840988                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.189078                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.189078                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65892365                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20139569                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19167244                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8409876                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3076568                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2505441                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206535                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1276929                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1191789                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          325264                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9211                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3073298                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16995371                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3076568                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1517053                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3741623                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1111687                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        588396                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1504116                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86734                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8304655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.532503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.311368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4563032     54.95%     54.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          327596      3.94%     58.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          266586      3.21%     62.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          642622      7.74%     69.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          172183      2.07%     71.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          231085      2.78%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159997      1.93%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93640      1.13%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1847914     22.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8304655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365828                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.020882                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3207225                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       575329                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3598316                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22742                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        901042                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       523510                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          337                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20364012                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1668                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        901042                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3440935                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         106968                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       131412                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3382488                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       341801                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19646602                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          206                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        136439                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       111738                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27463924                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91743518                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91743518                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16845398                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10618452                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4142                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2499                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           958724                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1848965                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       959737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19655                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       278056                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18549750                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4151                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14712421                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30634                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6392195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19693607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          794                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8304655                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.771587                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898705                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2880222     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1798344     21.65%     56.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1138709     13.71%     70.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       864322     10.41%     80.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       756993      9.12%     89.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       392178      4.72%     94.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       335038      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66189      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72660      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8304655                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          87036     69.51%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18955     15.14%     84.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19222     15.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12224009     83.09%     83.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205095      1.39%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1642      0.01%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1471745     10.00%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       809930      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14712421                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.749422                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125215                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008511                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37885342                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24946279                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14334024                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14837636                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55922                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       732847                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          383                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       244065                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        901042                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          58844                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8151                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18553901                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42868                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1848965                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       959737                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2478                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6591                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          186                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124434                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117921                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242355                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14478844                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1378362                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       233573                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2166729                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2039985                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            788367                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.721648                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14344082                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14334024                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9318631                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26475097                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.704428                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351977                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9872027                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12133844                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6420162                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3357                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209903                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7403613                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.638908                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149199                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2849533     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2062005     27.85%     66.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       833793     11.26%     77.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       479837      6.48%     84.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       380559      5.14%     89.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158420      2.14%     91.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186400      2.52%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92522      1.25%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       360544      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7403613                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9872027                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12133844                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1831790                       # Number of memory references committed
system.switch_cpus1.commit.loads              1116118                       # Number of loads committed
system.switch_cpus1.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1740453                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10936448                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247393                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       360544                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25596906                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38009703                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 105221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9872027                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12133844                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9872027                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851889                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851889                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.173861                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.173861                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65144311                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19790815                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18776292                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3352                       # number of misc regfile writes
system.l2.replacements                           1713                       # number of replacements
system.l2.tagsinuse                      16380.064628                       # Cycle average of tags in use
system.l2.total_refs                           856131                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18089                       # Sample count of references to valid blocks.
system.l2.avg_refs                          47.328819                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           685.577604                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.730654                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    285.633457                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.974840                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    502.084076                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6385.113127                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8446.950871                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.041844                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002303                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.017434                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002257                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.030645                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.389716                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.515561                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999760                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3717                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4529                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8249                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3669                       # number of Writeback hits
system.l2.Writeback_hits::total                  3669                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   104                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3769                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4581                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8353                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3769                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4581                       # number of overall hits
system.l2.overall_hits::total                    8353                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          632                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          995                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1709                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          632                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          999                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1713                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          632                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          999                       # number of overall misses
system.l2.overall_misses::total                  1713                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1911770                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     29467275                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1876666                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     45162168                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        78417879                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       168050                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        168050                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1911770                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     29467275                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1876666                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     45330218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         78585929                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1911770                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     29467275                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1876666                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     45330218                       # number of overall miss cycles
system.l2.overall_miss_latency::total        78585929                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4349                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5524                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9958                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3669                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3669                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               108                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5580                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10066                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5580                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10066                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.145321                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.180123                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.171621                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.071429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037037                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.143604                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.179032                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170177                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.143604                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.179032                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170177                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45518.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46625.435127                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46916.650000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45389.113568                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45885.242247                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 42012.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 42012.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45518.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46625.435127                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46916.650000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45375.593594                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45876.199066                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45518.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46625.435127                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46916.650000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45375.593594                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45876.199066                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1096                       # number of writebacks
system.l2.writebacks::total                      1096                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          632                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          995                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1709                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1713                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1713                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1667977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     25814422                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1648302                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     39382989                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     68513690                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       145062                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       145062                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1667977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     25814422                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1648302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     39528051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     68658752                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1667977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     25814422                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1648302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     39528051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     68658752                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.145321                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.180123                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.171621                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.071429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.143604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.179032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170177                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.143604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.179032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170177                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39713.738095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40845.604430                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41207.550000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39580.893467                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40089.929783                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 36265.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 36265.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39713.738095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40845.604430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41207.550000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39567.618619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40080.999416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39713.738095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40845.604430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41207.550000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39567.618619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40080.999416                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.588806                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001622066                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1979490.249012                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.588806                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063444                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.803828                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1613251                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1613251                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1613251                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1613251                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1613251                       # number of overall hits
system.cpu0.icache.overall_hits::total        1613251                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2987588                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2987588                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2987588                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2987588                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2987588                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2987588                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1613310                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1613310                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1613310                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1613310                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1613310                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1613310                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50637.084746                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50637.084746                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50637.084746                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50637.084746                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50637.084746                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50637.084746                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2283907                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2283907                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2283907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2283907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2283907                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2283907                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51906.977273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51906.977273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51906.977273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51906.977273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51906.977273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51906.977273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153342383                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              32927.288598                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   222.880358                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    33.119642                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.870626                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.129374                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1084809                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1084809                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707196                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707196                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1792005                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1792005                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1792005                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1792005                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10877                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10877                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          167                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        11044                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11044                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        11044                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11044                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    326124617                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    326124617                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5491635                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5491635                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    331616252                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    331616252                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    331616252                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    331616252                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1095686                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1095686                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803049                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803049                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803049                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803049                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009927                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009927                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006125                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006125                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006125                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006125                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29982.956422                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29982.956422                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32884.041916                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32884.041916                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30026.824701                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30026.824701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30026.824701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30026.824701                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1107                       # number of writebacks
system.cpu0.dcache.writebacks::total             1107                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6528                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6528                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6643                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6643                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6643                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6643                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4349                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4349                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     61512076                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     61512076                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1187511                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1187511                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     62699587                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     62699587                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     62699587                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     62699587                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003969                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003969                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002441                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002441                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002441                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002441                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14143.958611                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14143.958611                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22836.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22836.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14246.668257                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14246.668257                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14246.668257                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14246.668257                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.928427                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001676053                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1945002.044660                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.928427                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060783                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820398                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1504064                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1504064                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1504064                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1504064                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1504064                       # number of overall hits
system.cpu1.icache.overall_hits::total        1504064                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2558905                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2558905                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2558905                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2558905                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2558905                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2558905                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1504116                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1504116                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1504116                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1504116                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1504116                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1504116                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49209.711538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49209.711538                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49209.711538                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49209.711538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49209.711538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49209.711538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2081536                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2081536                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2081536                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2081536                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2081536                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2081536                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50769.170732                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50769.170732                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50769.170732                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50769.170732                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50769.170732                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50769.170732                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5580                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157706254                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5836                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27023.004455                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.701543                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.298457                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.877740                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.122260                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1047332                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1047332                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       711662                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        711662                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1898                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1898                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1676                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1676                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1758994                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1758994                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1758994                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1758994                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13847                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13847                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          480                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          480                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14327                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14327                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14327                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14327                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    440969454                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    440969454                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     21244418                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     21244418                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    462213872                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    462213872                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    462213872                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    462213872                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1061179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1061179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       712142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       712142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1676                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1676                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1773321                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1773321                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1773321                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1773321                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013049                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013049                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000674                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000674                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008079                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008079                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008079                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008079                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31845.847765                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31845.847765                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 44259.204167                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44259.204167                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32261.734627                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32261.734627                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32261.734627                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32261.734627                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2562                       # number of writebacks
system.cpu1.dcache.writebacks::total             2562                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8323                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8323                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          424                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          424                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8747                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8747                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8747                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8747                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5524                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5524                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5580                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5580                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     87041961                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     87041961                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1296809                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1296809                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     88338770                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     88338770                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     88338770                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     88338770                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005206                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005206                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003147                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003147                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003147                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003147                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15757.053041                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15757.053041                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23157.303571                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23157.303571                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15831.320789                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15831.320789                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15831.320789                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15831.320789                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
