SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a200t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package fbg676
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory /home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/
SET_PREFERENCE workingdirectory /home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory /home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory /home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name jesd204b_rx4
SET_PARAMETER identical_config true
SET_PARAMETER identical_protocol_file JESD204
SET_PARAMETER gt_type GTP
SET_PARAMETER gt_column left_column
SET_PARAMETER silicon_version no_silicon_version_loaded
SET_PARAMETER identical_val_tx_line_rate 3.072
SET_PARAMETER identical_val_no_tx true
SET_PARAMETER identical_val_rx_line_rate 3.072
SET_PARAMETER identical_val_no_rx false
SET_PARAMETER gt_val_drp false
SET_PARAMETER gt_val_drp_clock 60
SET_PARAMETER gt0_val false
SET_PARAMETER gt_val_tx_pll PLL0
SET_PARAMETER gt0_val_tx_refclk REFCLK1_Q0
SET_PARAMETER gt_val_rx_pll PLL0
SET_PARAMETER gt0_val_rx_refclk REFCLK1_Q0
SET_PARAMETER gt1_val true
SET_PARAMETER gt1_val_tx_refclk REFCLK1_Q0
SET_PARAMETER gt1_val_rx_refclk REFCLK1_Q0
SET_PARAMETER gt2_val true
SET_PARAMETER gt2_val_tx_refclk REFCLK1_Q0
SET_PARAMETER gt2_val_rx_refclk REFCLK1_Q0
SET_PARAMETER gt3_val true
SET_PARAMETER gt3_val_tx_refclk REFCLK1_Q0
SET_PARAMETER gt3_val_rx_refclk REFCLK1_Q0
SET_PARAMETER gt4_val false
SET_PARAMETER gt4_val_tx_refclk REFCLK1_Q1
SET_PARAMETER gt4_val_rx_refclk REFCLK1_Q1
SET_PARAMETER gt5_val false
SET_PARAMETER gt5_val_tx_refclk REFCLK1_Q1
SET_PARAMETER gt5_val_rx_refclk REFCLK1_Q1
SET_PARAMETER gt6_val false
SET_PARAMETER gt6_val_tx_refclk REFCLK1_Q1
SET_PARAMETER gt6_val_rx_refclk REFCLK1_Q1
SET_PARAMETER gt7_val false
SET_PARAMETER gt7_val_tx_refclk REFCLK1_Q1
SET_PARAMETER gt7_val_rx_refclk REFCLK1_Q1
SET_PARAMETER gt8_val false
SET_PARAMETER gt8_val_tx_refclk REFCLK1_Q2
SET_PARAMETER gt8_val_rx_refclk REFCLK1_Q2
SET_PARAMETER gt9_val false
SET_PARAMETER gt9_val_tx_refclk REFCLK1_Q2
SET_PARAMETER gt9_val_rx_refclk REFCLK1_Q2
SET_PARAMETER gt10_val false
SET_PARAMETER gt10_val_tx_refclk REFCLK1_Q2
SET_PARAMETER gt10_val_rx_refclk REFCLK1_Q2
SET_PARAMETER gt11_val false
SET_PARAMETER gt11_val_tx_refclk REFCLK1_Q2
SET_PARAMETER gt11_val_rx_refclk REFCLK1_Q2
SET_PARAMETER gt12_val false
SET_PARAMETER gt12_val_tx_refclk REFCLK1_Q3
SET_PARAMETER gt12_val_rx_refclk REFCLK1_Q3
SET_PARAMETER gt13_val false
SET_PARAMETER gt13_val_tx_refclk REFCLK1_Q3
SET_PARAMETER gt13_val_rx_refclk REFCLK1_Q3
SET_PARAMETER gt14_val false
SET_PARAMETER gt14_val_tx_refclk REFCLK1_Q3
SET_PARAMETER gt14_val_rx_refclk REFCLK1_Q3
SET_PARAMETER gt15_val false
SET_PARAMETER gt15_val_tx_refclk REFCLK1_Q3
SET_PARAMETER gt15_val_rx_refclk REFCLK1_Q3
SET_PARAMETER gt16_val false
SET_PARAMETER gt16_val_tx_refclk REFCLK1_Q4
SET_PARAMETER gt16_val_rx_refclk REFCLK1_Q4
SET_PARAMETER gt17_val false
SET_PARAMETER gt17_val_tx_refclk REFCLK1_Q4
SET_PARAMETER gt17_val_rx_refclk REFCLK1_Q4
SET_PARAMETER gt18_val false
SET_PARAMETER gt18_val_tx_refclk REFCLK1_Q4
SET_PARAMETER gt18_val_rx_refclk REFCLK1_Q4
SET_PARAMETER gt19_val false
SET_PARAMETER gt19_val_tx_refclk REFCLK1_Q4
SET_PARAMETER gt19_val_rx_refclk REFCLK1_Q4
SET_PARAMETER gt20_val false
SET_PARAMETER gt20_val_tx_refclk REFCLK1_Q5
SET_PARAMETER gt20_val_rx_refclk REFCLK1_Q5
SET_PARAMETER gt21_val false
SET_PARAMETER gt21_val_tx_refclk REFCLK1_Q5
SET_PARAMETER gt21_val_rx_refclk REFCLK1_Q5
SET_PARAMETER gt22_val false
SET_PARAMETER gt22_val_tx_refclk REFCLK1_Q5
SET_PARAMETER gt22_val_rx_refclk REFCLK1_Q5
SET_PARAMETER gt23_val false
SET_PARAMETER gt23_val_tx_refclk REFCLK1_Q5
SET_PARAMETER gt23_val_rx_refclk REFCLK1_Q5
SET_PARAMETER gt24_val false
SET_PARAMETER gt24_val_tx_refclk REFCLK1_Q6
SET_PARAMETER gt24_val_rx_refclk REFCLK1_Q6
SET_PARAMETER gt25_val false
SET_PARAMETER gt25_val_tx_refclk REFCLK1_Q6
SET_PARAMETER gt25_val_rx_refclk REFCLK1_Q6
SET_PARAMETER gt26_val false
SET_PARAMETER gt26_val_tx_refclk REFCLK1_Q6
SET_PARAMETER gt26_val_rx_refclk REFCLK1_Q6
SET_PARAMETER gt27_val false
SET_PARAMETER gt27_val_tx_refclk REFCLK1_Q6
SET_PARAMETER gt27_val_rx_refclk REFCLK1_Q6
SET_PARAMETER gt28_val false
SET_PARAMETER gt28_val_tx_refclk REFCLK1_Q7
SET_PARAMETER gt28_val_rx_refclk REFCLK1_Q7
SET_PARAMETER gt29_val false
SET_PARAMETER gt29_val_tx_refclk REFCLK1_Q7
SET_PARAMETER gt29_val_rx_refclk REFCLK1_Q7
SET_PARAMETER gt30_val false
SET_PARAMETER gt30_val_tx_refclk REFCLK1_Q7
SET_PARAMETER gt30_val_rx_refclk REFCLK1_Q7
SET_PARAMETER gt31_val false
SET_PARAMETER gt31_val_tx_refclk REFCLK1_Q7
SET_PARAMETER gt31_val_rx_refclk REFCLK1_Q7
SET_PARAMETER gt32_val false
SET_PARAMETER gt32_val_tx_refclk REFCLK1_Q8
SET_PARAMETER gt32_val_rx_refclk REFCLK1_Q8
SET_PARAMETER gt33_val false
SET_PARAMETER gt33_val_tx_refclk REFCLK1_Q8
SET_PARAMETER gt33_val_rx_refclk REFCLK1_Q8
SET_PARAMETER gt34_val false
SET_PARAMETER gt34_val_tx_refclk REFCLK1_Q8
SET_PARAMETER gt34_val_rx_refclk REFCLK1_Q8
SET_PARAMETER gt35_val false
SET_PARAMETER gt35_val_tx_refclk REFCLK1_Q8
SET_PARAMETER gt35_val_rx_refclk REFCLK1_Q8
SET_PARAMETER gt36_val false
SET_PARAMETER gt36_val_tx_refclk REFCLK1_Q9
SET_PARAMETER gt36_val_rx_refclk REFCLK1_Q9
SET_PARAMETER gt37_val false
SET_PARAMETER gt37_val_tx_refclk REFCLK1_Q9
SET_PARAMETER gt37_val_rx_refclk REFCLK1_Q9
SET_PARAMETER gt38_val false
SET_PARAMETER gt38_val_tx_refclk REFCLK1_Q9
SET_PARAMETER gt38_val_rx_refclk REFCLK1_Q9
SET_PARAMETER gt39_val false
SET_PARAMETER gt39_val_tx_refclk REFCLK1_Q9
SET_PARAMETER gt39_val_rx_refclk REFCLK1_Q9
SET_PARAMETER gt40_val false
SET_PARAMETER gt40_val_tx_refclk REFCLK1_Q10
SET_PARAMETER gt40_val_rx_refclk REFCLK1_Q10
SET_PARAMETER gt41_val false
SET_PARAMETER gt41_val_tx_refclk REFCLK1_Q10
SET_PARAMETER gt41_val_rx_refclk REFCLK1_Q10
SET_PARAMETER gt42_val false
SET_PARAMETER gt42_val_tx_refclk REFCLK1_Q10
SET_PARAMETER gt42_val_rx_refclk REFCLK1_Q10
SET_PARAMETER gt43_val false
SET_PARAMETER gt43_val_tx_refclk REFCLK1_Q10
SET_PARAMETER gt43_val_rx_refclk REFCLK1_Q10
SET_PARAMETER gt44_val false
SET_PARAMETER gt44_val_tx_refclk REFCLK1_Q11
SET_PARAMETER gt44_val_rx_refclk REFCLK1_Q11
SET_PARAMETER gt45_val false
SET_PARAMETER gt45_val_tx_refclk REFCLK1_Q11
SET_PARAMETER gt45_val_rx_refclk REFCLK1_Q11
SET_PARAMETER gt46_val false
SET_PARAMETER gt46_val_tx_refclk REFCLK1_Q11
SET_PARAMETER gt46_val_rx_refclk REFCLK1_Q11
SET_PARAMETER gt47_val false
SET_PARAMETER gt47_val_tx_refclk REFCLK1_Q11
SET_PARAMETER gt47_val_rx_refclk REFCLK1_Q11
SET_PARAMETER advanced_clocking false
SET_PARAMETER identical_val_tx_reference_clock 122.880
SET_PARAMETER identical_val_rx_reference_clock 122.880
SET_PARAMETER gt0_val_protocol_file JESD204
SET_PARAMETER gt0_val_no_tx true
SET_PARAMETER gt0_val_no_rx false
SET_PARAMETER gt0_val_tx_line_rate 3.072
SET_PARAMETER gt0_val_tx_data_width 32
SET_PARAMETER gt0_val_encoding 8B/10B
SET_PARAMETER gt0_val_tx_int_datawidth 20
SET_PARAMETER gt0_val_tx_reference_clock 122.880
SET_PARAMETER gt0_val_rx_line_rate 3.072
SET_PARAMETER gt0_val_rx_data_width 16
SET_PARAMETER gt0_val_decoding 8B/10B
SET_PARAMETER gt0_val_rx_int_datawidth 20
SET_PARAMETER gt0_val_rx_reference_clock 122.880
SET_PARAMETER gt0_val_cpll_fbdiv_45 4
SET_PARAMETER gt0_val_cpll_fbdiv 1
SET_PARAMETER gt0_val_cpll_refclk_div 1
SET_PARAMETER gt0_val_qpll_refclk_div 1
SET_PARAMETER gt0_val_qpll_fbdiv 16
SET_PARAMETER gt0_val_cpll_rxout_div 0
SET_PARAMETER gt0_val_cpll_txout_div 0
SET_PARAMETER gt0_val_drp true
SET_PARAMETER gt0_val_drp_clock 100
SET_PARAMETER gt0_val_port_tx8b10bbypass false
SET_PARAMETER gt0_val_port_txchardispmode false
SET_PARAMETER gt0_val_port_txchardispval false
SET_PARAMETER gt0_val_port_rxchariscomma true
SET_PARAMETER gt0_val_port_rxcharisk true
SET_PARAMETER gt0_val_port_rxstartofseq false
SET_PARAMETER gt0_val_txbuf_en true
SET_PARAMETER gt0_val_tx_buffer_bypass_mode Auto
SET_PARAMETER gt0_val_txusrclk TXOUTCLK
SET_PARAMETER gt0_val_txoutclk_source false
SET_PARAMETER gt0_val_rxbuf_en true
SET_PARAMETER gt0_val_rx_buffer_bypass_mode Auto
SET_PARAMETER gt0_val_rxusrclk RXOUTCLK
SET_PARAMETER gt0_val_rxoutclk_source false
SET_PARAMETER gt0_val_port_txpcsreset true
SET_PARAMETER gt0_val_port_txbufstatus false
SET_PARAMETER gt0_val_port_txrate false
SET_PARAMETER gt0_val_port_rxpcsreset false
SET_PARAMETER gt0_val_port_rxbufstatus false
SET_PARAMETER gt0_val_port_rxbufreset false
SET_PARAMETER gt0_val_port_rxrate false
SET_PARAMETER gt0_val_port_txpmareset false
SET_PARAMETER gt0_val_port_txsysclksel false
SET_PARAMETER gt0_val_port_rxpmareset false
SET_PARAMETER gt0_val_port_rxsysclksel false
SET_PARAMETER gt0_val_port_rxcdrhold false
SET_PARAMETER gt0_val_port_cpllpd false
SET_PARAMETER gt0_val_port_qpllpd false
SET_PARAMETER pcie_sync_mode false
SET_PARAMETER pcie_cb_en false
SET_PARAMETER pcie_cb_mode One_Hop
SET_PARAMETER pcie_lpm_dfe DFE
SET_PARAMETER gt0_val_rxcomma_deten true
SET_PARAMETER gt0_val_align_mcomma_det true
SET_PARAMETER gt0_val_align_pcomma_det true
SET_PARAMETER gt0_val_dec_mcomma_detect true
SET_PARAMETER gt0_val_dec_pcomma_detect true
SET_PARAMETER gt0_val_dec_valid_comma_only false
SET_PARAMETER gt0_val_comma_preset K28.5
SET_PARAMETER gt0_val_align_pcomma_value 0101111100
SET_PARAMETER gt0_val_align_mcomma_value 1010000011
SET_PARAMETER gt0_val_align_comma_enable 1111111111
SET_PARAMETER gt0_val_align_comma_double false
SET_PARAMETER gt0_val_align_comma_word Any_Byte_Boundary
SET_PARAMETER gt0_val_port_rxpcommaalignen true
SET_PARAMETER gt0_val_port_rxmcommaalignen true
SET_PARAMETER gt0_val_port_rxslide false
SET_PARAMETER gt0_val_port_rxbyteisaligned false
SET_PARAMETER gt0_val_port_rxbyterealign false
SET_PARAMETER gt0_val_port_rxcommadet false
SET_PARAMETER gt0_val_txdiff_emph_mode Custom
SET_PARAMETER gt0_val_txdiffctrl false
SET_PARAMETER gt0_val_txpostcursor false
SET_PARAMETER gt0_val_txprecursor false
SET_PARAMETER gt0_val_txmaincursor false
SET_PARAMETER gt0_val_dfe_mode LPM-Auto
SET_PARAMETER gt0_val_agc_mode Auto
SET_PARAMETER gt0_val_rx_termination_voltage Programmable
SET_PARAMETER gt0_val_rx_cm_trim 800
SET_PARAMETER gt0_val_rx_equalizer false
SET_PARAMETER gt0_val_port_txpolarity false
SET_PARAMETER gt0_val_port_txinhibit false
SET_PARAMETER gt0_val_port_rxpolarity false
SET_PARAMETER gt0_val_port_txqpibiasen false
SET_PARAMETER gt0_val_port_txqpisenn false
SET_PARAMETER gt0_val_port_txqpisenp false
SET_PARAMETER gt0_val_port_rxqpien false
SET_PARAMETER gt0_val_port_rxqpisenn false
SET_PARAMETER gt0_val_port_rxqpisenp false
SET_PARAMETER gt0_val_port_txqpistrongpdown false
SET_PARAMETER gt0_val_port_txqpiweakpup false
SET_PARAMETER gt0_val_port_rxdfereset false
SET_PARAMETER gt0_val_port_rxdfeagcovrden false
SET_PARAMETER gt0_val_port_rxlpmhfovrden false
SET_PARAMETER gt0_val_port_rxlpmlfklovrden false
SET_PARAMETER gt0_val_port_rxlpmen false
SET_PARAMETER gt0_val_pcs_pcie_en false
SET_PARAMETER gt0_val_sata_rx_burst_val 7
SET_PARAMETER gt0_val_sata_e_idle_val 7
SET_PARAMETER gt0_val_pd_trans_time_to_p2 100
SET_PARAMETER gt0_val_pd_trans_time_from_p2 60
SET_PARAMETER gt0_val_pd_trans_time_non_p2 60
SET_PARAMETER gt0_val_port_loopback false
SET_PARAMETER gt0_val_port_rxstatus false
SET_PARAMETER gt0_val_port_rxvalid false
SET_PARAMETER gt0_val_port_cominitdet false
SET_PARAMETER gt0_val_port_comsasdet false
SET_PARAMETER gt0_val_port_comwakedet false
SET_PARAMETER gt0_val_port_txcominit false
SET_PARAMETER gt0_val_port_txcomsas false
SET_PARAMETER gt0_val_port_txcomwake false
SET_PARAMETER gt0_val_port_txcomfinish false
SET_PARAMETER gt0_val_port_txdetectrx false
SET_PARAMETER gt0_val_port_txelecidle false
SET_PARAMETER gt0_val_port_phystatus false
SET_PARAMETER gt0_val_port_txpowerdown false
SET_PARAMETER gt0_val_port_rxpowerdown false
SET_PARAMETER gt0_val_oob false
SET_PARAMETER gt0_val_port_rxelecidle true
SET_PARAMETER gt0_val_prbs_detector false
SET_PARAMETER gt0_val_port_txprbssel false
SET_PARAMETER gt0_val_port_txprbsforceerr false
SET_PARAMETER gt0_val_rxprbs_err_loopback false
SET_PARAMETER gt0_val_cb false
SET_PARAMETER gt0_val_chan_bond_seq_2_use false
SET_PARAMETER gt0_val_chan_bond_seq_len 1
SET_PARAMETER gt0_val_chan_bond_max_skew 1
SET_PARAMETER gt0_val_cc false
SET_PARAMETER gt0_val_ppm_offset 100
SET_PARAMETER gt0_val_cc_seq_periodicity 5000
SET_PARAMETER gt0_val_clk_cor_seq_2_use false
SET_PARAMETER gt0_val_clk_cor_seq_len 1
SET_PARAMETER gt0_val_chan_bond_seq_1_1 00000000
SET_PARAMETER gt0_val_chan_bond_seq_1_1_k false
SET_PARAMETER gt0_val_chan_bond_seq_1_1_disp false
SET_PARAMETER gt0_val_chan_bond_seq_1_1_mask false
SET_PARAMETER gt0_val_chan_bond_seq_1_2 00000000
SET_PARAMETER gt0_val_chan_bond_seq_1_2_k false
SET_PARAMETER gt0_val_chan_bond_seq_1_2_disp false
SET_PARAMETER gt0_val_chan_bond_seq_1_2_mask false
SET_PARAMETER gt0_val_chan_bond_seq_1_3 00000000
SET_PARAMETER gt0_val_chan_bond_seq_1_3_k false
SET_PARAMETER gt0_val_chan_bond_seq_1_3_disp false
SET_PARAMETER gt0_val_chan_bond_seq_1_3_mask false
SET_PARAMETER gt0_val_chan_bond_seq_1_4 00000000
SET_PARAMETER gt0_val_chan_bond_seq_1_4_k false
SET_PARAMETER gt0_val_chan_bond_seq_1_4_disp false
SET_PARAMETER gt0_val_chan_bond_seq_1_4_mask false
SET_PARAMETER gt0_val_chan_bond_seq_2_1 00000000
SET_PARAMETER gt0_val_chan_bond_seq_2_1_k false
SET_PARAMETER gt0_val_chan_bond_seq_2_1_disp false
SET_PARAMETER gt0_val_chan_bond_seq_2_1_mask false
SET_PARAMETER gt0_val_chan_bond_seq_2_2 00000000
SET_PARAMETER gt0_val_chan_bond_seq_2_2_k false
SET_PARAMETER gt0_val_chan_bond_seq_2_2_disp false
SET_PARAMETER gt0_val_chan_bond_seq_2_2_mask false
SET_PARAMETER gt0_val_chan_bond_seq_2_3 00000000
SET_PARAMETER gt0_val_chan_bond_seq_2_3_k false
SET_PARAMETER gt0_val_chan_bond_seq_2_3_disp false
SET_PARAMETER gt0_val_chan_bond_seq_2_3_mask false
SET_PARAMETER gt0_val_chan_bond_seq_2_4 00000000
SET_PARAMETER gt0_val_chan_bond_seq_2_4_k false
SET_PARAMETER gt0_val_chan_bond_seq_2_4_disp false
SET_PARAMETER gt0_val_chan_bond_seq_2_4_mask false
SET_PARAMETER gt0_val_clk_cor_seq_1_1_mask false
SET_PARAMETER gt0_val_clk_cor_seq_1_1 00000000
SET_PARAMETER gt0_val_clk_cor_seq_1_1_k false
SET_PARAMETER gt0_val_clk_cor_seq_1_1_disp false
SET_PARAMETER gt0_val_clk_cor_seq_1_2_mask false
SET_PARAMETER gt0_val_clk_cor_seq_1_2 00000000
SET_PARAMETER gt0_val_clk_cor_seq_1_2_k false
SET_PARAMETER gt0_val_clk_cor_seq_1_2_disp false
SET_PARAMETER gt0_val_clk_cor_seq_1_3_mask false
SET_PARAMETER gt0_val_clk_cor_seq_1_3 00000000
SET_PARAMETER gt0_val_clk_cor_seq_1_3_k false
SET_PARAMETER gt0_val_clk_cor_seq_1_3_disp false
SET_PARAMETER gt0_val_clk_cor_seq_1_4_mask false
SET_PARAMETER gt0_val_clk_cor_seq_1_4 00000000
SET_PARAMETER gt0_val_clk_cor_seq_1_4_k false
SET_PARAMETER gt0_val_clk_cor_seq_1_4_disp false
SET_PARAMETER gt0_val_clk_cor_seq_2_1_mask false
SET_PARAMETER gt0_val_clk_cor_seq_2_1 00000000
SET_PARAMETER gt0_val_clk_cor_seq_2_1_k false
SET_PARAMETER gt0_val_clk_cor_seq_2_1_disp false
SET_PARAMETER gt0_val_clk_cor_seq_2_2_mask false
SET_PARAMETER gt0_val_clk_cor_seq_2_2 00000000
SET_PARAMETER gt0_val_clk_cor_seq_2_2_k false
SET_PARAMETER gt0_val_clk_cor_seq_2_2_disp false
SET_PARAMETER gt0_val_clk_cor_seq_2_3_mask false
SET_PARAMETER gt0_val_clk_cor_seq_2_3 00000000
SET_PARAMETER gt0_val_clk_cor_seq_2_3_k false
SET_PARAMETER gt0_val_clk_cor_seq_2_3_disp false
SET_PARAMETER gt0_val_clk_cor_seq_2_4_mask false
SET_PARAMETER gt0_val_clk_cor_seq_2_4 00000000
SET_PARAMETER gt0_val_clk_cor_seq_2_4_k false
SET_PARAMETER gt0_val_clk_cor_seq_2_4_disp false
SET_PARAMETER gt0_val_rxslide_mode OFF
SET_PARAMETER gt0_val_max_cb_level 7
SET_PARAMETER gt0_val_port_txoutclk true
SET_PARAMETER gt0_val_port_rxoutclk true
SET_PARAMETER gt0_pll0_fbdiv 5
SET_PARAMETER gt0_pll0_fbdiv_45 5
SET_PARAMETER gt0_pll0_refclk_div 1
SET_PARAMETER gt0_pll0_txout_div 2
SET_PARAMETER gt0_pll0_rxout_div 2
SET_PARAMETER gt0_pll1_fbdiv 1
SET_PARAMETER gt0_pll1_fbdiv_45 4
SET_PARAMETER gt0_pll1_refclk_div 1
SET_PARAMETER gt0_pll1_txout_div 2
SET_PARAMETER gt0_pll1_rxout_div 2
SET_PARAMETER gt_row bottom_row
SET_PARAMETER gt0_val_port_pll0pd false
SET_PARAMETER gt0_val_port_pll1pd false
SET_PARAMETER gtz_selection GTZ0
SET_PARAMETER octal0_val true
SET_PARAMETER octal1_val false
SET_PARAMETER octal0_val_identical_config true
SET_PARAMETER octal0_val_multi_channel_mode OFF
SET_PARAMETER octal0_val_master_slave false
SET_PARAMETER use_gtz0 true
SET_PARAMETER use_gtz1 true
SET_PARAMETER use_gtz2 true
SET_PARAMETER use_gtz3 true
SET_PARAMETER use_gtz4 true
SET_PARAMETER use_gtz5 true
SET_PARAMETER use_gtz6 true
SET_PARAMETER use_gtz7 true
SET_PARAMETER octal0_val_identical_protocol_file Start_from_scratch
SET_PARAMETER gtz0_val_protocol_file Start_from_scratch
SET_PARAMETER gtz1_val_protocol_file Start_from_scratch
SET_PARAMETER gtz2_val_protocol_file Start_from_scratch
SET_PARAMETER gtz3_val_protocol_file Start_from_scratch
SET_PARAMETER gtz4_val_protocol_file Start_from_scratch
SET_PARAMETER gtz5_val_protocol_file Start_from_scratch
SET_PARAMETER gtz6_val_protocol_file Start_from_scratch
SET_PARAMETER gtz7_val_protocol_file Start_from_scratch
SET_PARAMETER octal0_val_identical_tx_line_rate 25.78125
SET_PARAMETER gtz0_val_tx_line_rate 25.78125
SET_PARAMETER gtz1_val_tx_line_rate 25.78125
SET_PARAMETER gtz2_val_tx_line_rate 25.78125
SET_PARAMETER gtz3_val_tx_line_rate 25.78125
SET_PARAMETER gtz4_val_tx_line_rate 25.78125
SET_PARAMETER gtz5_val_tx_line_rate 25.78125
SET_PARAMETER gtz6_val_tx_line_rate 25.78125
SET_PARAMETER gtz7_val_tx_line_rate 25.78125
SET_PARAMETER octal0_val_identical_no_tx false
SET_PARAMETER gtz0_val_no_tx false
SET_PARAMETER gtz1_val_no_tx false
SET_PARAMETER gtz2_val_no_tx false
SET_PARAMETER gtz3_val_no_tx false
SET_PARAMETER gtz4_val_no_tx false
SET_PARAMETER gtz5_val_no_tx false
SET_PARAMETER gtz6_val_no_tx false
SET_PARAMETER gtz7_val_no_tx false
SET_PARAMETER octal0_val_identical_rx_line_rate 25.78125
SET_PARAMETER gtz0_val_rx_line_rate 25.78125
SET_PARAMETER gtz1_val_rx_line_rate 25.78125
SET_PARAMETER gtz2_val_rx_line_rate 25.78125
SET_PARAMETER gtz3_val_rx_line_rate 25.78125
SET_PARAMETER gtz4_val_rx_line_rate 25.78125
SET_PARAMETER gtz5_val_rx_line_rate 25.78125
SET_PARAMETER gtz6_val_rx_line_rate 25.78125
SET_PARAMETER gtz7_val_rx_line_rate 25.78125
SET_PARAMETER octal0_val_identical_no_rx false
SET_PARAMETER gtz0_val_no_rx false
SET_PARAMETER gtz1_val_no_rx false
SET_PARAMETER gtz2_val_no_rx false
SET_PARAMETER gtz3_val_no_rx false
SET_PARAMETER gtz4_val_no_rx false
SET_PARAMETER gtz5_val_no_rx false
SET_PARAMETER gtz6_val_no_rx false
SET_PARAMETER gtz7_val_no_rx false
SET_PARAMETER octal0_val_identical_refclk_source REFCLK0
SET_PARAMETER gtz0_val_refclk_source REFCLK0
SET_PARAMETER gtz1_val_refclk_source REFCLK0
SET_PARAMETER gtz2_val_refclk_source REFCLK0
SET_PARAMETER gtz3_val_refclk_source REFCLK0
SET_PARAMETER gtz4_val_refclk_source REFCLK0
SET_PARAMETER gtz5_val_refclk_source REFCLK0
SET_PARAMETER gtz6_val_refclk_source REFCLK0
SET_PARAMETER gtz7_val_refclk_source REFCLK0
SET_PARAMETER octal0_val_refclk0 322.266
SET_PARAMETER octal0_val_refclk1 322.266
SET_PARAMETER octal0_val_txoutclk0_source TXOUTCLK_LANE0
SET_PARAMETER octal0_val_txoutclk1_source TXOUTCLK_LANE0
SET_PARAMETER octal0_val_rxoutclk0_source RXOUTCLK_LANE0
SET_PARAMETER octal0_val_rxoutclk1_source RXOUTCLK_LANE0
SET_PARAMETER octal0_val_rxoutclk2_source RXOUTCLK_LANE0
SET_PARAMETER octal0_val_rxoutclk3_source RXOUTCLK_LANE0
SET_PARAMETER octal0_val_drpclk_source DRPCLK0
SET_PARAMETER gtz0_val_txoutclk_source TX_FIFO_CLK
SET_PARAMETER gtz1_val_txoutclk_source TX_FIFO_CLK
SET_PARAMETER gtz2_val_txoutclk_source TX_FIFO_CLK
SET_PARAMETER gtz3_val_txoutclk_source TX_FIFO_CLK
SET_PARAMETER gtz4_val_txoutclk_source TX_FIFO_CLK
SET_PARAMETER gtz5_val_txoutclk_source TX_FIFO_CLK
SET_PARAMETER gtz6_val_txoutclk_source TX_FIFO_CLK
SET_PARAMETER gtz7_val_txoutclk_source TX_FIFO_CLK
SET_PARAMETER gtz0_val_rxoutclk_source RX_FIFO_CLK
SET_PARAMETER gtz1_val_rxoutclk_source RX_FIFO_CLK
SET_PARAMETER gtz2_val_rxoutclk_source RX_FIFO_CLK
SET_PARAMETER gtz3_val_rxoutclk_source RX_FIFO_CLK
SET_PARAMETER gtz4_val_rxoutclk_source RX_FIFO_CLK
SET_PARAMETER gtz5_val_rxoutclk_source RX_FIFO_CLK
SET_PARAMETER gtz6_val_rxoutclk_source RX_FIFO_CLK
SET_PARAMETER gtz7_val_rxoutclk_source RX_FIFO_CLK
SET_PARAMETER octal0_val_txusrclk0_source OCTAL0_TXOUTCLK0
SET_PARAMETER octal0_val_txusrclk1_source OCTAL0_TXOUTCLK0
SET_PARAMETER octal0_val_txusrclk2_source OCTAL0_TXOUTCLK0
SET_PARAMETER octal0_val_txusrclk3_source OCTAL0_TXOUTCLK0
SET_PARAMETER octal0_val_txusrclk4_source OCTAL0_TXOUTCLK0
SET_PARAMETER octal0_val_txusrclk5_source OCTAL0_TXOUTCLK0
SET_PARAMETER octal0_val_txusrclk6_source OCTAL0_TXOUTCLK0
SET_PARAMETER octal0_val_txusrclk7_source OCTAL0_TXOUTCLK0
SET_PARAMETER octal0_val_rxusrclk0_source OCTAL0_RXOUTCLK0
SET_PARAMETER octal0_val_rxusrclk1_source OCTAL0_RXOUTCLK0
SET_PARAMETER octal0_val_rxusrclk2_source OCTAL0_RXOUTCLK0
SET_PARAMETER octal0_val_rxusrclk3_source OCTAL0_RXOUTCLK0
SET_PARAMETER octal0_val_rxusrclk4_source OCTAL0_RXOUTCLK0
SET_PARAMETER octal0_val_rxusrclk5_source OCTAL0_RXOUTCLK0
SET_PARAMETER octal0_val_rxusrclk6_source OCTAL0_RXOUTCLK0
SET_PARAMETER octal0_val_rxusrclk7_source OCTAL0_RXOUTCLK0
SET_PARAMETER gtz0_val_txusrclk_source TXUSRCLK0
SET_PARAMETER gtz1_val_txusrclk_source TXUSRCLK0
SET_PARAMETER gtz2_val_txusrclk_source TXUSRCLK0
SET_PARAMETER gtz3_val_txusrclk_source TXUSRCLK0
SET_PARAMETER gtz4_val_txusrclk_source TXUSRCLK0
SET_PARAMETER gtz5_val_txusrclk_source TXUSRCLK0
SET_PARAMETER gtz6_val_txusrclk_source TXUSRCLK0
SET_PARAMETER gtz7_val_txusrclk_source TXUSRCLK0
SET_PARAMETER gtz0_val_rxusrclk_source RXUSRCLK0
SET_PARAMETER gtz1_val_rxusrclk_source RXUSRCLK0
SET_PARAMETER gtz2_val_rxusrclk_source RXUSRCLK0
SET_PARAMETER gtz3_val_rxusrclk_source RXUSRCLK0
SET_PARAMETER gtz4_val_rxusrclk_source RXUSRCLK0
SET_PARAMETER gtz5_val_rxusrclk_source RXUSRCLK0
SET_PARAMETER gtz6_val_rxusrclk_source RXUSRCLK0
SET_PARAMETER gtz7_val_rxusrclk_source RXUSRCLK0
SET_PARAMETER gtz0_val_data_width 160
SET_PARAMETER gtz1_val_data_width 160
SET_PARAMETER gtz2_val_data_width 160
SET_PARAMETER gtz3_val_data_width 160
SET_PARAMETER gtz4_val_data_width 160
SET_PARAMETER gtz5_val_data_width 160
SET_PARAMETER gtz6_val_data_width 160
SET_PARAMETER gtz7_val_data_width 160
SET_PARAMETER gtz0_val_encoding 100GBASER_MODE
SET_PARAMETER gtz1_val_encoding 100GBASER_MODE
SET_PARAMETER gtz2_val_encoding 100GBASER_MODE
SET_PARAMETER gtz3_val_encoding 100GBASER_MODE
SET_PARAMETER gtz4_val_encoding 100GBASER_MODE
SET_PARAMETER gtz5_val_encoding 100GBASER_MODE
SET_PARAMETER gtz6_val_encoding 100GBASER_MODE
SET_PARAMETER gtz7_val_encoding 100GBASER_MODE
SET_PARAMETER gtz0_val_port_txfibreset false
SET_PARAMETER gtz0_val_port_txfifostatus false
SET_PARAMETER gtz0_val_port_txratesel false
SET_PARAMETER gtz0_val_port_txen false
SET_PARAMETER gtz0_val_port_txpolarity false
SET_PARAMETER gtz0_val_port_txoutputen false
SET_PARAMETER gtz0_val_port_txeqpostctrl false
SET_PARAMETER gtz0_val_port_txeqprectrl false
SET_PARAMETER gtz0_val_port_txslewctrl false
SET_PARAMETER gtz0_val_port_txattnctrl false
SET_PARAMETER gtz0_val_port_rxfibreset false
SET_PARAMETER gtz0_val_port_rxfifostatus false
SET_PARAMETER gtz0_val_port_rxratesel false
SET_PARAMETER gtz0_val_port_rxpolarity false
SET_PARAMETER gtz0_val_port_rxen false
SET_PARAMETER gtz0_val_port_rxsignalok false
SET_PARAMETER gtz0_val_port_rxbitslip false
SET_PARAMETER gtz0_val_port_refsel false
SET_PARAMETER gtz0_val_port_corecntl false
SET_PARAMETER gtz0_val_port_pllrecalen false
SET_PARAMETER gtz0_val_port_loopback false
SET_PARAMETER gtz0_val_port_txprbs false
SET_PARAMETER gtz0_val_port_rxprbs false
SET_SIM_PARAMETER component_name jesd204b_rx4
SET_CORE_NAME 7 Series FPGAs Transceivers Wizard
SET_CORE_VERSION 2.7
SET_CORE_VLNV xilinx.com:ip:gtwizard:2.7
SET_CORE_CLASS com.xilinx.ip.gtwizard_v2_7.gtwizard_v2_7
SET_CORE_PATH /opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/gtwizard_v2_7
SET_CORE_GUIPATH /opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/gtwizard_v2_7/gui/gtwizard_v2_7.tcl
SET_CORE_DATASHEET /opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/gtwizard_v2_7/doc/ug769_gtwizard.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/gtwizard_v2_7/doc/ug769_gtwizard.pdf><ug769_gtwizard.pdf>
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/gtwizard_v2_7/doc/gtwizard_v2_7_vinfo.html><gtwizard_v2_7_vinfo.html>
