

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Fri Oct 10 23:12:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.287 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min |   max  |   Type   |
    +---------+---------+----------+----------+------+--------+----------+
    |   416350|   416350|  2.082 ms|  2.082 ms|  4098|  415746|  dataflow|
    +---------+---------+----------+----------+------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+--------+---------+
        |                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min    |    max    |  min |   max  |   Type  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+--------+---------+
        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_U0   |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_s   |     4097|   415745|  20.485 us|   2.079 ms|  4097|  415745|       no|
        |relu_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_20u_relu_config3_U0   |relu_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_20u_relu_config3_s   |      250|      250|   1.250 us|   1.250 us|   250|     250|       no|
        |conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_U0  |conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s  |      495|   247742|   2.475 us|   1.239 ms|   495|  247742|       no|
        |relu_array_ap_fixed_10u_array_ap_fixed_20_10_5_3_0_10u_relu_config5_U0   |relu_array_ap_fixed_10u_array_ap_fixed_20_10_5_3_0_10u_relu_config5_s   |      241|      241|   1.205 us|   1.205 us|   241|     241|       no|
        |dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_U0        |dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_s        |     1436|     1436|   7.180 us|   7.180 us|  1436|    1436|       no|
        |sigmoid_array_array_ap_fixed_20_10_5_3_0_1u_sigmoid_config8_U0           |sigmoid_array_array_ap_fixed_20_10_5_3_0_1u_sigmoid_config8_s           |        3|        3|  15.000 ns|  15.000 ns|     3|       3|       no|
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP  |   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      16|    -|
|FIFO             |       70|      -|     737|     297|    -|
|Instance         |        1|  10360|  164123|  218782|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      27|    -|
|Register         |        -|      -|       3|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       71|  10360|  164863|  219122|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      960|   1824|  433920|  216960|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        7|    567|      37|     100|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+------+-------+-------+-----+
    |                                 Instance                                |                                 Module                                 | BRAM_18K|  DSP |   FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+------+-------+-------+-----+
    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_U0   |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_s   |        0|  1600|  18527|  36021|    0|
    |conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_U0  |conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s  |        0|  4000|  60234|  82160|    0|
    |dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_U0        |dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_s        |        0|  4760|  84715|  98782|    0|
    |relu_array_ap_fixed_10u_array_ap_fixed_20_10_5_3_0_10u_relu_config5_U0   |relu_array_ap_fixed_10u_array_ap_fixed_20_10_5_3_0_10u_relu_config5_s   |        0|     0|    212|    559|    0|
    |relu_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_20u_relu_config3_U0   |relu_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_20u_relu_config3_s   |        0|     0|    412|   1029|    0|
    |sigmoid_array_array_ap_fixed_20_10_5_3_0_1u_sigmoid_config8_U0           |sigmoid_array_array_ap_fixed_20_10_5_3_0_1u_sigmoid_config8_s           |        1|     0|     23|    231|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+------+-------+-------+-----+
    |Total                                                                    |                                                                        |        1| 10360| 164123| 218782|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+------+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+-----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+-----+----+-----+------+-----+---------+
    |layer2_out_U  |       23|  159|   0|    -|   247|  400|    98800|
    |layer3_out_U  |       23|  159|   0|    -|   247|  400|    98800|
    |layer4_out_U  |       12|  160|   0|    -|   238|  200|    47600|
    |layer5_out_U  |       12|  160|   0|    -|   238|  200|    47600|
    |layer7_out_U  |        0|   99|   0|    -|     1|   24|       24|
    +--------------+---------+-----+----+-----+------+-----+---------+
    |Total         |       70|  737|   0|    0|   971| 1224|   292824|
    +--------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                       Variable Name                                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                                                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                                             |       and|   0|  0|   2|           1|           1|
    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                     |          |   0|  0|  16|           8|           8|
    +------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                             Name                                             | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_U0_ap_ready        |   9|          2|    1|          2|
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                         |  27|          6|    3|          6|
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                             Name                                             | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_U0_ap_ready        |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                         |  3|   0|    3|          0|
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|input_1_TDATA      |   in|   32|        axis|       input_1|       pointer|
|input_1_TVALID     |   in|    1|        axis|       input_1|       pointer|
|input_1_TREADY     |  out|    1|        axis|       input_1|       pointer|
|layer8_out_TDATA   |  out|   32|        axis|    layer8_out|       pointer|
|layer8_out_TVALID  |  out|    1|        axis|    layer8_out|       pointer|
|layer8_out_TREADY  |   in|    1|        axis|    layer8_out|       pointer|
|w2_Addr_A          |  out|   32|        bram|            w2|         array|
|w2_EN_A            |  out|    1|        bram|            w2|         array|
|w2_Din_A           |  out|   32|        bram|            w2|         array|
|w2_Dout_A          |   in|   32|        bram|            w2|         array|
|w2_WEN_A           |  out|    4|        bram|            w2|         array|
|w2_Clk_A           |  out|    1|        bram|            w2|         array|
|w2_Rst_A           |  out|    1|        bram|            w2|         array|
|w2_Addr_B          |  out|   32|        bram|            w2|         array|
|w2_EN_B            |  out|    1|        bram|            w2|         array|
|w2_Din_B           |  out|   32|        bram|            w2|         array|
|w2_Dout_B          |   in|   32|        bram|            w2|         array|
|w2_WEN_B           |  out|    4|        bram|            w2|         array|
|w2_Clk_B           |  out|    1|        bram|            w2|         array|
|w2_Rst_B           |  out|    1|        bram|            w2|         array|
|ap_clk             |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|b2_0               |   in|   20|     ap_none|          b2_0|       pointer|
|b2_1               |   in|   20|     ap_none|          b2_1|       pointer|
|b2_2               |   in|   20|     ap_none|          b2_2|       pointer|
|b2_3               |   in|   20|     ap_none|          b2_3|       pointer|
|b2_4               |   in|   20|     ap_none|          b2_4|       pointer|
|b2_5               |   in|   20|     ap_none|          b2_5|       pointer|
|b2_6               |   in|   20|     ap_none|          b2_6|       pointer|
|b2_7               |   in|   20|     ap_none|          b2_7|       pointer|
|b2_8               |   in|   20|     ap_none|          b2_8|       pointer|
|b2_9               |   in|   20|     ap_none|          b2_9|       pointer|
|b2_10              |   in|   20|     ap_none|         b2_10|       pointer|
|b2_11              |   in|   20|     ap_none|         b2_11|       pointer|
|b2_12              |   in|   20|     ap_none|         b2_12|       pointer|
|b2_13              |   in|   20|     ap_none|         b2_13|       pointer|
|b2_14              |   in|   20|     ap_none|         b2_14|       pointer|
|b2_15              |   in|   20|     ap_none|         b2_15|       pointer|
|b2_16              |   in|   20|     ap_none|         b2_16|       pointer|
|b2_17              |   in|   20|     ap_none|         b2_17|       pointer|
|b2_18              |   in|   20|     ap_none|         b2_18|       pointer|
|b2_19              |   in|   20|     ap_none|         b2_19|       pointer|
|w4_Addr_A          |  out|   32|        bram|            w4|         array|
|w4_EN_A            |  out|    1|        bram|            w4|         array|
|w4_Din_A           |  out|   32|        bram|            w4|         array|
|w4_Dout_A          |   in|   32|        bram|            w4|         array|
|w4_WEN_A           |  out|    4|        bram|            w4|         array|
|w4_Clk_A           |  out|    1|        bram|            w4|         array|
|w4_Rst_A           |  out|    1|        bram|            w4|         array|
|w4_Addr_B          |  out|   32|        bram|            w4|         array|
|w4_EN_B            |  out|    1|        bram|            w4|         array|
|w4_Din_B           |  out|   32|        bram|            w4|         array|
|w4_Dout_B          |   in|   32|        bram|            w4|         array|
|w4_WEN_B           |  out|    4|        bram|            w4|         array|
|w4_Clk_B           |  out|    1|        bram|            w4|         array|
|w4_Rst_B           |  out|    1|        bram|            w4|         array|
|b4_0               |   in|   20|     ap_none|          b4_0|       pointer|
|b4_1               |   in|   20|     ap_none|          b4_1|       pointer|
|b4_2               |   in|   20|     ap_none|          b4_2|       pointer|
|b4_3               |   in|   20|     ap_none|          b4_3|       pointer|
|b4_4               |   in|   20|     ap_none|          b4_4|       pointer|
|b4_5               |   in|   20|     ap_none|          b4_5|       pointer|
|b4_6               |   in|   20|     ap_none|          b4_6|       pointer|
|b4_7               |   in|   20|     ap_none|          b4_7|       pointer|
|b4_8               |   in|   20|     ap_none|          b4_8|       pointer|
|b4_9               |   in|   20|     ap_none|          b4_9|       pointer|
|w7_Addr_A          |  out|   32|        bram|            w7|         array|
|w7_EN_A            |  out|    1|        bram|            w7|         array|
|w7_Din_A           |  out|   32|        bram|            w7|         array|
|w7_Dout_A          |   in|   32|        bram|            w7|         array|
|w7_WEN_A           |  out|    4|        bram|            w7|         array|
|w7_Clk_A           |  out|    1|        bram|            w7|         array|
|w7_Rst_A           |  out|    1|        bram|            w7|         array|
|w7_Addr_B          |  out|   32|        bram|            w7|         array|
|w7_EN_B            |  out|    1|        bram|            w7|         array|
|w7_Din_B           |  out|   32|        bram|            w7|         array|
|w7_Dout_B          |   in|   32|        bram|            w7|         array|
|w7_WEN_B           |  out|    4|        bram|            w7|         array|
|w7_Clk_B           |  out|    1|        bram|            w7|         array|
|w7_Rst_B           |  out|    1|        bram|            w7|         array|
+-------------------+-----+-----+------------+--------------+--------------+

