-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_DDR_WRAPPER_0_0/sim/design_1_DDR_WRAPPER_0_0.vhd" \
  "../../../bd/design_1/ip/design_1_DDR_WRAPPER_1_0/sim/design_1_DDR_WRAPPER_1_0.vhd" \
-endlib
-makelib ies_lib/xlslice_v1_0_2 \
  "../../../../SHIFTED_DDR.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
  "../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" \
-endlib
-makelib ies_lib/xlconcat_v2_1_3 \
  "../../../../SHIFTED_DDR.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/sim/design_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

