/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 3.0.0
 * atj213x version: 1.1
 * atj213x authors: Marcin Bukat
 *
 * Copyright (C) 2015 by the authors
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN_REGS_INTC_H__
#define __HEADERGEN_REGS_INTC_H__

#define INTC_PD                         (*(volatile uint32_t *)INTC_PD_ADDR)
#define INTC_PD_ADDR                    (0xb0020000 + 0x0)
#define BP_INTC_PD_RESERVED31_27        27
#define BM_INTC_PD_RESERVED31_27        0xf8000000
#define BF_INTC_PD_RESERVED31_27(v)     (((v) & 0x1f) << 27)
#define BFM_INTC_PD_RESERVED31_27(v)    BM_INTC_PD_RESERVED31_27
#define BF_INTC_PD_RESERVED31_27_V(e)   BF_INTC_PD_RESERVED31_27(BV_INTC_PD_RESERVED31_27__##e)
#define BFM_INTC_PD_RESERVED31_27_V(v)  BM_INTC_PD_RESERVED31_27
#define BP_INTC_PD_YUV                  26
#define BM_INTC_PD_YUV                  0x4000000
#define BF_INTC_PD_YUV(v)               (((v) & 0x1) << 26)
#define BFM_INTC_PD_YUV(v)              BM_INTC_PD_YUV
#define BF_INTC_PD_YUV_V(e)             BF_INTC_PD_YUV(BV_INTC_PD_YUV__##e)
#define BFM_INTC_PD_YUV_V(v)            BM_INTC_PD_YUV
#define BP_INTC_PD_RESERVED25           25
#define BM_INTC_PD_RESERVED25           0x2000000
#define BF_INTC_PD_RESERVED25(v)        (((v) & 0x1) << 25)
#define BFM_INTC_PD_RESERVED25(v)       BM_INTC_PD_RESERVED25
#define BF_INTC_PD_RESERVED25_V(e)      BF_INTC_PD_RESERVED25(BV_INTC_PD_RESERVED25__##e)
#define BFM_INTC_PD_RESERVED25_V(v)     BM_INTC_PD_RESERVED25
#define BP_INTC_PD_NAND                 24
#define BM_INTC_PD_NAND                 0x1000000
#define BF_INTC_PD_NAND(v)              (((v) & 0x1) << 24)
#define BFM_INTC_PD_NAND(v)             BM_INTC_PD_NAND
#define BF_INTC_PD_NAND_V(e)            BF_INTC_PD_NAND(BV_INTC_PD_NAND__##e)
#define BFM_INTC_PD_NAND_V(v)           BM_INTC_PD_NAND
#define BP_INTC_PD_RESERVED23           23
#define BM_INTC_PD_RESERVED23           0x800000
#define BF_INTC_PD_RESERVED23(v)        (((v) & 0x1) << 23)
#define BFM_INTC_PD_RESERVED23(v)       BM_INTC_PD_RESERVED23
#define BF_INTC_PD_RESERVED23_V(e)      BF_INTC_PD_RESERVED23(BV_INTC_PD_RESERVED23__##e)
#define BFM_INTC_PD_RESERVED23_V(v)     BM_INTC_PD_RESERVED23
#define BP_INTC_PD_DAC                  22
#define BM_INTC_PD_DAC                  0x400000
#define BF_INTC_PD_DAC(v)               (((v) & 0x1) << 22)
#define BFM_INTC_PD_DAC(v)              BM_INTC_PD_DAC
#define BF_INTC_PD_DAC_V(e)             BF_INTC_PD_DAC(BV_INTC_PD_DAC__##e)
#define BFM_INTC_PD_DAC_V(v)            BM_INTC_PD_DAC
#define BP_INTC_PD_ADC                  21
#define BM_INTC_PD_ADC                  0x200000
#define BF_INTC_PD_ADC(v)               (((v) & 0x1) << 21)
#define BFM_INTC_PD_ADC(v)              BM_INTC_PD_ADC
#define BF_INTC_PD_ADC_V(e)             BF_INTC_PD_ADC(BV_INTC_PD_ADC__##e)
#define BFM_INTC_PD_ADC_V(v)            BM_INTC_PD_ADC
#define BP_INTC_PD_RESERVED20_19        19
#define BM_INTC_PD_RESERVED20_19        0x180000
#define BF_INTC_PD_RESERVED20_19(v)     (((v) & 0x3) << 19)
#define BFM_INTC_PD_RESERVED20_19(v)    BM_INTC_PD_RESERVED20_19
#define BF_INTC_PD_RESERVED20_19_V(e)   BF_INTC_PD_RESERVED20_19(BV_INTC_PD_RESERVED20_19__##e)
#define BFM_INTC_PD_RESERVED20_19_V(v)  BM_INTC_PD_RESERVED20_19
#define BP_INTC_PD_I2C1                 18
#define BM_INTC_PD_I2C1                 0x40000
#define BF_INTC_PD_I2C1(v)              (((v) & 0x1) << 18)
#define BFM_INTC_PD_I2C1(v)             BM_INTC_PD_I2C1
#define BF_INTC_PD_I2C1_V(e)            BF_INTC_PD_I2C1(BV_INTC_PD_I2C1__##e)
#define BFM_INTC_PD_I2C1_V(v)           BM_INTC_PD_I2C1
#define BP_INTC_PD_I2C2                 17
#define BM_INTC_PD_I2C2                 0x20000
#define BF_INTC_PD_I2C2(v)              (((v) & 0x1) << 17)
#define BFM_INTC_PD_I2C2(v)             BM_INTC_PD_I2C2
#define BF_INTC_PD_I2C2_V(e)            BF_INTC_PD_I2C2(BV_INTC_PD_I2C2__##e)
#define BFM_INTC_PD_I2C2_V(v)           BM_INTC_PD_I2C2
#define BP_INTC_PD_RESERVED16_15        15
#define BM_INTC_PD_RESERVED16_15        0x18000
#define BF_INTC_PD_RESERVED16_15(v)     (((v) & 0x3) << 15)
#define BFM_INTC_PD_RESERVED16_15(v)    BM_INTC_PD_RESERVED16_15
#define BF_INTC_PD_RESERVED16_15_V(e)   BF_INTC_PD_RESERVED16_15(BV_INTC_PD_RESERVED16_15__##e)
#define BFM_INTC_PD_RESERVED16_15_V(v)  BM_INTC_PD_RESERVED16_15
#define BP_INTC_PD_EXT                  14
#define BM_INTC_PD_EXT                  0x4000
#define BF_INTC_PD_EXT(v)               (((v) & 0x1) << 14)
#define BFM_INTC_PD_EXT(v)              BM_INTC_PD_EXT
#define BF_INTC_PD_EXT_V(e)             BF_INTC_PD_EXT(BV_INTC_PD_EXT__##e)
#define BFM_INTC_PD_EXT_V(v)            BM_INTC_PD_EXT
#define BP_INTC_PD_KEY                  13
#define BM_INTC_PD_KEY                  0x2000
#define BF_INTC_PD_KEY(v)               (((v) & 0x1) << 13)
#define BFM_INTC_PD_KEY(v)              BM_INTC_PD_KEY
#define BF_INTC_PD_KEY_V(e)             BF_INTC_PD_KEY(BV_INTC_PD_KEY__##e)
#define BFM_INTC_PD_KEY_V(v)            BM_INTC_PD_KEY
#define BP_INTC_PD_DMA                  12
#define BM_INTC_PD_DMA                  0x1000
#define BF_INTC_PD_DMA(v)               (((v) & 0x1) << 12)
#define BFM_INTC_PD_DMA(v)              BM_INTC_PD_DMA
#define BF_INTC_PD_DMA_V(e)             BF_INTC_PD_DMA(BV_INTC_PD_DMA__##e)
#define BFM_INTC_PD_DMA_V(v)            BM_INTC_PD_DMA
#define BP_INTC_PD_RTC                  11
#define BM_INTC_PD_RTC                  0x800
#define BF_INTC_PD_RTC(v)               (((v) & 0x1) << 11)
#define BFM_INTC_PD_RTC(v)              BM_INTC_PD_RTC
#define BF_INTC_PD_RTC_V(e)             BF_INTC_PD_RTC(BV_INTC_PD_RTC__##e)
#define BFM_INTC_PD_RTC_V(v)            BM_INTC_PD_RTC
#define BP_INTC_PD_T0                   10
#define BM_INTC_PD_T0                   0x400
#define BF_INTC_PD_T0(v)                (((v) & 0x1) << 10)
#define BFM_INTC_PD_T0(v)               BM_INTC_PD_T0
#define BF_INTC_PD_T0_V(e)              BF_INTC_PD_T0(BV_INTC_PD_T0__##e)
#define BFM_INTC_PD_T0_V(v)             BM_INTC_PD_T0
#define BP_INTC_PD_T1                   9
#define BM_INTC_PD_T1                   0x200
#define BF_INTC_PD_T1(v)                (((v) & 0x1) << 9)
#define BFM_INTC_PD_T1(v)               BM_INTC_PD_T1
#define BF_INTC_PD_T1_V(e)              BF_INTC_PD_T1(BV_INTC_PD_T1__##e)
#define BFM_INTC_PD_T1_V(v)             BM_INTC_PD_T1
#define BP_INTC_PD_WD                   8
#define BM_INTC_PD_WD                   0x100
#define BF_INTC_PD_WD(v)                (((v) & 0x1) << 8)
#define BFM_INTC_PD_WD(v)               BM_INTC_PD_WD
#define BF_INTC_PD_WD_V(e)              BF_INTC_PD_WD(BV_INTC_PD_WD__##e)
#define BFM_INTC_PD_WD_V(v)             BM_INTC_PD_WD
#define BP_INTC_PD_PCNT                 7
#define BM_INTC_PD_PCNT                 0x80
#define BF_INTC_PD_PCNT(v)              (((v) & 0x1) << 7)
#define BFM_INTC_PD_PCNT(v)             BM_INTC_PD_PCNT
#define BF_INTC_PD_PCNT_V(e)            BF_INTC_PD_PCNT(BV_INTC_PD_PCNT__##e)
#define BFM_INTC_PD_PCNT_V(v)           BM_INTC_PD_PCNT
#define BP_INTC_PD_RESERVED6            6
#define BM_INTC_PD_RESERVED6            0x40
#define BF_INTC_PD_RESERVED6(v)         (((v) & 0x1) << 6)
#define BFM_INTC_PD_RESERVED6(v)        BM_INTC_PD_RESERVED6
#define BF_INTC_PD_RESERVED6_V(e)       BF_INTC_PD_RESERVED6(BV_INTC_PD_RESERVED6__##e)
#define BFM_INTC_PD_RESERVED6_V(v)      BM_INTC_PD_RESERVED6
#define BP_INTC_PD_DSP                  5
#define BM_INTC_PD_DSP                  0x20
#define BF_INTC_PD_DSP(v)               (((v) & 0x1) << 5)
#define BFM_INTC_PD_DSP(v)              BM_INTC_PD_DSP
#define BF_INTC_PD_DSP_V(e)             BF_INTC_PD_DSP(BV_INTC_PD_DSP__##e)
#define BFM_INTC_PD_DSP_V(v)            BM_INTC_PD_DSP
#define BP_INTC_PD_USB                  4
#define BM_INTC_PD_USB                  0x10
#define BF_INTC_PD_USB(v)               (((v) & 0x1) << 4)
#define BFM_INTC_PD_USB(v)              BM_INTC_PD_USB
#define BF_INTC_PD_USB_V(e)             BF_INTC_PD_USB(BV_INTC_PD_USB__##e)
#define BFM_INTC_PD_USB_V(v)            BM_INTC_PD_USB
#define BP_INTC_PD_MHA                  3
#define BM_INTC_PD_MHA                  0x8
#define BF_INTC_PD_MHA(v)               (((v) & 0x1) << 3)
#define BFM_INTC_PD_MHA(v)              BM_INTC_PD_MHA
#define BF_INTC_PD_MHA_V(e)             BF_INTC_PD_MHA(BV_INTC_PD_MHA__##e)
#define BFM_INTC_PD_MHA_V(v)            BM_INTC_PD_MHA
#define BP_INTC_PD_SD                   2
#define BM_INTC_PD_SD                   0x4
#define BF_INTC_PD_SD(v)                (((v) & 0x1) << 2)
#define BFM_INTC_PD_SD(v)               BM_INTC_PD_SD
#define BF_INTC_PD_SD_V(e)              BF_INTC_PD_SD(BV_INTC_PD_SD__##e)
#define BFM_INTC_PD_SD_V(v)             BM_INTC_PD_SD
#define BP_INTC_PD_RESERVED1            1
#define BM_INTC_PD_RESERVED1            0x2
#define BF_INTC_PD_RESERVED1(v)         (((v) & 0x1) << 1)
#define BFM_INTC_PD_RESERVED1(v)        BM_INTC_PD_RESERVED1
#define BF_INTC_PD_RESERVED1_V(e)       BF_INTC_PD_RESERVED1(BV_INTC_PD_RESERVED1__##e)
#define BFM_INTC_PD_RESERVED1_V(v)      BM_INTC_PD_RESERVED1
#define BP_INTC_PD_MCA                  0
#define BM_INTC_PD_MCA                  0x1
#define BF_INTC_PD_MCA(v)               (((v) & 0x1) << 0)
#define BFM_INTC_PD_MCA(v)              BM_INTC_PD_MCA
#define BF_INTC_PD_MCA_V(e)             BF_INTC_PD_MCA(BV_INTC_PD_MCA__##e)
#define BFM_INTC_PD_MCA_V(v)            BM_INTC_PD_MCA

#define INTC_MSK                        (*(volatile uint32_t *)INTC_MSK_ADDR)
#define INTC_MSK_ADDR                   (0xb0020000 + 0x4)
#define BP_INTC_MSK_RESERVED31_27       27
#define BM_INTC_MSK_RESERVED31_27       0xf8000000
#define BF_INTC_MSK_RESERVED31_27(v)    (((v) & 0x1f) << 27)
#define BFM_INTC_MSK_RESERVED31_27(v)   BM_INTC_MSK_RESERVED31_27
#define BF_INTC_MSK_RESERVED31_27_V(e)  BF_INTC_MSK_RESERVED31_27(BV_INTC_MSK_RESERVED31_27__##e)
#define BFM_INTC_MSK_RESERVED31_27_V(v) BM_INTC_MSK_RESERVED31_27
#define BP_INTC_MSK_YUV                 26
#define BM_INTC_MSK_YUV                 0x4000000
#define BF_INTC_MSK_YUV(v)              (((v) & 0x1) << 26)
#define BFM_INTC_MSK_YUV(v)             BM_INTC_MSK_YUV
#define BF_INTC_MSK_YUV_V(e)            BF_INTC_MSK_YUV(BV_INTC_MSK_YUV__##e)
#define BFM_INTC_MSK_YUV_V(v)           BM_INTC_MSK_YUV
#define BP_INTC_MSK_RESERVED25          25
#define BM_INTC_MSK_RESERVED25          0x2000000
#define BF_INTC_MSK_RESERVED25(v)       (((v) & 0x1) << 25)
#define BFM_INTC_MSK_RESERVED25(v)      BM_INTC_MSK_RESERVED25
#define BF_INTC_MSK_RESERVED25_V(e)     BF_INTC_MSK_RESERVED25(BV_INTC_MSK_RESERVED25__##e)
#define BFM_INTC_MSK_RESERVED25_V(v)    BM_INTC_MSK_RESERVED25
#define BP_INTC_MSK_NAND                24
#define BM_INTC_MSK_NAND                0x1000000
#define BF_INTC_MSK_NAND(v)             (((v) & 0x1) << 24)
#define BFM_INTC_MSK_NAND(v)            BM_INTC_MSK_NAND
#define BF_INTC_MSK_NAND_V(e)           BF_INTC_MSK_NAND(BV_INTC_MSK_NAND__##e)
#define BFM_INTC_MSK_NAND_V(v)          BM_INTC_MSK_NAND
#define BP_INTC_MSK_RESERVED23          23
#define BM_INTC_MSK_RESERVED23          0x800000
#define BF_INTC_MSK_RESERVED23(v)       (((v) & 0x1) << 23)
#define BFM_INTC_MSK_RESERVED23(v)      BM_INTC_MSK_RESERVED23
#define BF_INTC_MSK_RESERVED23_V(e)     BF_INTC_MSK_RESERVED23(BV_INTC_MSK_RESERVED23__##e)
#define BFM_INTC_MSK_RESERVED23_V(v)    BM_INTC_MSK_RESERVED23
#define BP_INTC_MSK_DAC                 22
#define BM_INTC_MSK_DAC                 0x400000
#define BF_INTC_MSK_DAC(v)              (((v) & 0x1) << 22)
#define BFM_INTC_MSK_DAC(v)             BM_INTC_MSK_DAC
#define BF_INTC_MSK_DAC_V(e)            BF_INTC_MSK_DAC(BV_INTC_MSK_DAC__##e)
#define BFM_INTC_MSK_DAC_V(v)           BM_INTC_MSK_DAC
#define BP_INTC_MSK_ADC                 21
#define BM_INTC_MSK_ADC                 0x200000
#define BF_INTC_MSK_ADC(v)              (((v) & 0x1) << 21)
#define BFM_INTC_MSK_ADC(v)             BM_INTC_MSK_ADC
#define BF_INTC_MSK_ADC_V(e)            BF_INTC_MSK_ADC(BV_INTC_MSK_ADC__##e)
#define BFM_INTC_MSK_ADC_V(v)           BM_INTC_MSK_ADC
#define BP_INTC_MSK_RESERVED20_19       19
#define BM_INTC_MSK_RESERVED20_19       0x180000
#define BF_INTC_MSK_RESERVED20_19(v)    (((v) & 0x3) << 19)
#define BFM_INTC_MSK_RESERVED20_19(v)   BM_INTC_MSK_RESERVED20_19
#define BF_INTC_MSK_RESERVED20_19_V(e)  BF_INTC_MSK_RESERVED20_19(BV_INTC_MSK_RESERVED20_19__##e)
#define BFM_INTC_MSK_RESERVED20_19_V(v) BM_INTC_MSK_RESERVED20_19
#define BP_INTC_MSK_I2C1                18
#define BM_INTC_MSK_I2C1                0x40000
#define BF_INTC_MSK_I2C1(v)             (((v) & 0x1) << 18)
#define BFM_INTC_MSK_I2C1(v)            BM_INTC_MSK_I2C1
#define BF_INTC_MSK_I2C1_V(e)           BF_INTC_MSK_I2C1(BV_INTC_MSK_I2C1__##e)
#define BFM_INTC_MSK_I2C1_V(v)          BM_INTC_MSK_I2C1
#define BP_INTC_MSK_I2C2                17
#define BM_INTC_MSK_I2C2                0x20000
#define BF_INTC_MSK_I2C2(v)             (((v) & 0x1) << 17)
#define BFM_INTC_MSK_I2C2(v)            BM_INTC_MSK_I2C2
#define BF_INTC_MSK_I2C2_V(e)           BF_INTC_MSK_I2C2(BV_INTC_MSK_I2C2__##e)
#define BFM_INTC_MSK_I2C2_V(v)          BM_INTC_MSK_I2C2
#define BP_INTC_MSK_RESERVED16_15       15
#define BM_INTC_MSK_RESERVED16_15       0x18000
#define BF_INTC_MSK_RESERVED16_15(v)    (((v) & 0x3) << 15)
#define BFM_INTC_MSK_RESERVED16_15(v)   BM_INTC_MSK_RESERVED16_15
#define BF_INTC_MSK_RESERVED16_15_V(e)  BF_INTC_MSK_RESERVED16_15(BV_INTC_MSK_RESERVED16_15__##e)
#define BFM_INTC_MSK_RESERVED16_15_V(v) BM_INTC_MSK_RESERVED16_15
#define BP_INTC_MSK_EXT                 14
#define BM_INTC_MSK_EXT                 0x4000
#define BF_INTC_MSK_EXT(v)              (((v) & 0x1) << 14)
#define BFM_INTC_MSK_EXT(v)             BM_INTC_MSK_EXT
#define BF_INTC_MSK_EXT_V(e)            BF_INTC_MSK_EXT(BV_INTC_MSK_EXT__##e)
#define BFM_INTC_MSK_EXT_V(v)           BM_INTC_MSK_EXT
#define BP_INTC_MSK_KEY                 13
#define BM_INTC_MSK_KEY                 0x2000
#define BF_INTC_MSK_KEY(v)              (((v) & 0x1) << 13)
#define BFM_INTC_MSK_KEY(v)             BM_INTC_MSK_KEY
#define BF_INTC_MSK_KEY_V(e)            BF_INTC_MSK_KEY(BV_INTC_MSK_KEY__##e)
#define BFM_INTC_MSK_KEY_V(v)           BM_INTC_MSK_KEY
#define BP_INTC_MSK_DMA                 12
#define BM_INTC_MSK_DMA                 0x1000
#define BF_INTC_MSK_DMA(v)              (((v) & 0x1) << 12)
#define BFM_INTC_MSK_DMA(v)             BM_INTC_MSK_DMA
#define BF_INTC_MSK_DMA_V(e)            BF_INTC_MSK_DMA(BV_INTC_MSK_DMA__##e)
#define BFM_INTC_MSK_DMA_V(v)           BM_INTC_MSK_DMA
#define BP_INTC_MSK_RTC                 11
#define BM_INTC_MSK_RTC                 0x800
#define BF_INTC_MSK_RTC(v)              (((v) & 0x1) << 11)
#define BFM_INTC_MSK_RTC(v)             BM_INTC_MSK_RTC
#define BF_INTC_MSK_RTC_V(e)            BF_INTC_MSK_RTC(BV_INTC_MSK_RTC__##e)
#define BFM_INTC_MSK_RTC_V(v)           BM_INTC_MSK_RTC
#define BP_INTC_MSK_T0                  10
#define BM_INTC_MSK_T0                  0x400
#define BF_INTC_MSK_T0(v)               (((v) & 0x1) << 10)
#define BFM_INTC_MSK_T0(v)              BM_INTC_MSK_T0
#define BF_INTC_MSK_T0_V(e)             BF_INTC_MSK_T0(BV_INTC_MSK_T0__##e)
#define BFM_INTC_MSK_T0_V(v)            BM_INTC_MSK_T0
#define BP_INTC_MSK_T1                  9
#define BM_INTC_MSK_T1                  0x200
#define BF_INTC_MSK_T1(v)               (((v) & 0x1) << 9)
#define BFM_INTC_MSK_T1(v)              BM_INTC_MSK_T1
#define BF_INTC_MSK_T1_V(e)             BF_INTC_MSK_T1(BV_INTC_MSK_T1__##e)
#define BFM_INTC_MSK_T1_V(v)            BM_INTC_MSK_T1
#define BP_INTC_MSK_WD                  8
#define BM_INTC_MSK_WD                  0x100
#define BF_INTC_MSK_WD(v)               (((v) & 0x1) << 8)
#define BFM_INTC_MSK_WD(v)              BM_INTC_MSK_WD
#define BF_INTC_MSK_WD_V(e)             BF_INTC_MSK_WD(BV_INTC_MSK_WD__##e)
#define BFM_INTC_MSK_WD_V(v)            BM_INTC_MSK_WD
#define BP_INTC_MSK_PCNT                7
#define BM_INTC_MSK_PCNT                0x80
#define BF_INTC_MSK_PCNT(v)             (((v) & 0x1) << 7)
#define BFM_INTC_MSK_PCNT(v)            BM_INTC_MSK_PCNT
#define BF_INTC_MSK_PCNT_V(e)           BF_INTC_MSK_PCNT(BV_INTC_MSK_PCNT__##e)
#define BFM_INTC_MSK_PCNT_V(v)          BM_INTC_MSK_PCNT
#define BP_INTC_MSK_RESERVED6           6
#define BM_INTC_MSK_RESERVED6           0x40
#define BF_INTC_MSK_RESERVED6(v)        (((v) & 0x1) << 6)
#define BFM_INTC_MSK_RESERVED6(v)       BM_INTC_MSK_RESERVED6
#define BF_INTC_MSK_RESERVED6_V(e)      BF_INTC_MSK_RESERVED6(BV_INTC_MSK_RESERVED6__##e)
#define BFM_INTC_MSK_RESERVED6_V(v)     BM_INTC_MSK_RESERVED6
#define BP_INTC_MSK_DSP                 5
#define BM_INTC_MSK_DSP                 0x20
#define BF_INTC_MSK_DSP(v)              (((v) & 0x1) << 5)
#define BFM_INTC_MSK_DSP(v)             BM_INTC_MSK_DSP
#define BF_INTC_MSK_DSP_V(e)            BF_INTC_MSK_DSP(BV_INTC_MSK_DSP__##e)
#define BFM_INTC_MSK_DSP_V(v)           BM_INTC_MSK_DSP
#define BP_INTC_MSK_USB                 4
#define BM_INTC_MSK_USB                 0x10
#define BF_INTC_MSK_USB(v)              (((v) & 0x1) << 4)
#define BFM_INTC_MSK_USB(v)             BM_INTC_MSK_USB
#define BF_INTC_MSK_USB_V(e)            BF_INTC_MSK_USB(BV_INTC_MSK_USB__##e)
#define BFM_INTC_MSK_USB_V(v)           BM_INTC_MSK_USB
#define BP_INTC_MSK_MHA                 3
#define BM_INTC_MSK_MHA                 0x8
#define BF_INTC_MSK_MHA(v)              (((v) & 0x1) << 3)
#define BFM_INTC_MSK_MHA(v)             BM_INTC_MSK_MHA
#define BF_INTC_MSK_MHA_V(e)            BF_INTC_MSK_MHA(BV_INTC_MSK_MHA__##e)
#define BFM_INTC_MSK_MHA_V(v)           BM_INTC_MSK_MHA
#define BP_INTC_MSK_SD                  2
#define BM_INTC_MSK_SD                  0x4
#define BF_INTC_MSK_SD(v)               (((v) & 0x1) << 2)
#define BFM_INTC_MSK_SD(v)              BM_INTC_MSK_SD
#define BF_INTC_MSK_SD_V(e)             BF_INTC_MSK_SD(BV_INTC_MSK_SD__##e)
#define BFM_INTC_MSK_SD_V(v)            BM_INTC_MSK_SD
#define BP_INTC_MSK_RESERVED1           1
#define BM_INTC_MSK_RESERVED1           0x2
#define BF_INTC_MSK_RESERVED1(v)        (((v) & 0x1) << 1)
#define BFM_INTC_MSK_RESERVED1(v)       BM_INTC_MSK_RESERVED1
#define BF_INTC_MSK_RESERVED1_V(e)      BF_INTC_MSK_RESERVED1(BV_INTC_MSK_RESERVED1__##e)
#define BFM_INTC_MSK_RESERVED1_V(v)     BM_INTC_MSK_RESERVED1
#define BP_INTC_MSK_MCA                 0
#define BM_INTC_MSK_MCA                 0x1
#define BF_INTC_MSK_MCA(v)              (((v) & 0x1) << 0)
#define BFM_INTC_MSK_MCA(v)             BM_INTC_MSK_MCA
#define BF_INTC_MSK_MCA_V(e)            BF_INTC_MSK_MCA(BV_INTC_MSK_MCA__##e)
#define BFM_INTC_MSK_MCA_V(v)           BM_INTC_MSK_MCA

#define INTC_CFGx(_n1)                      (*(volatile uint32_t *)INTC_CFGx_ADDR(_n1))
#define INTC_CFGx_ADDR(_n1)                 (0xb0020000 + 0x8+((_n1)*4))
#define BP_INTC_CFGx_RESERVED31_27          27
#define BM_INTC_CFGx_RESERVED31_27          0xf8000000
#define BF_INTC_CFGx_RESERVED31_27(v)       (((v) & 0x1f) << 27)
#define BFM_INTC_CFGx_RESERVED31_27(v)      BM_INTC_CFGx_RESERVED31_27
#define BF_INTC_CFGx_RESERVED31_27_V(e)     BF_INTC_CFGx_RESERVED31_27(BV_INTC_CFGx_RESERVED31_27__##e)
#define BFM_INTC_CFGx_RESERVED31_27_V(v)    BM_INTC_CFGx_RESERVED31_27
#define BP_INTC_CFGx_YUV                    26
#define BM_INTC_CFGx_YUV                    0x4000000
#define BF_INTC_CFGx_YUV(v)                 (((v) & 0x1) << 26)
#define BFM_INTC_CFGx_YUV(v)                BM_INTC_CFGx_YUV
#define BF_INTC_CFGx_YUV_V(e)               BF_INTC_CFGx_YUV(BV_INTC_CFGx_YUV__##e)
#define BFM_INTC_CFGx_YUV_V(v)              BM_INTC_CFGx_YUV
#define BP_INTC_CFGx_RESERVED25             25
#define BM_INTC_CFGx_RESERVED25             0x2000000
#define BF_INTC_CFGx_RESERVED25(v)          (((v) & 0x1) << 25)
#define BFM_INTC_CFGx_RESERVED25(v)         BM_INTC_CFGx_RESERVED25
#define BF_INTC_CFGx_RESERVED25_V(e)        BF_INTC_CFGx_RESERVED25(BV_INTC_CFGx_RESERVED25__##e)
#define BFM_INTC_CFGx_RESERVED25_V(v)       BM_INTC_CFGx_RESERVED25
#define BP_INTC_CFGx_NAND                   24
#define BM_INTC_CFGx_NAND                   0x1000000
#define BF_INTC_CFGx_NAND(v)                (((v) & 0x1) << 24)
#define BFM_INTC_CFGx_NAND(v)               BM_INTC_CFGx_NAND
#define BF_INTC_CFGx_NAND_V(e)              BF_INTC_CFGx_NAND(BV_INTC_CFGx_NAND__##e)
#define BFM_INTC_CFGx_NAND_V(v)             BM_INTC_CFGx_NAND
#define BP_INTC_CFGx_RESERVED23             23
#define BM_INTC_CFGx_RESERVED23             0x800000
#define BF_INTC_CFGx_RESERVED23(v)          (((v) & 0x1) << 23)
#define BFM_INTC_CFGx_RESERVED23(v)         BM_INTC_CFGx_RESERVED23
#define BF_INTC_CFGx_RESERVED23_V(e)        BF_INTC_CFGx_RESERVED23(BV_INTC_CFGx_RESERVED23__##e)
#define BFM_INTC_CFGx_RESERVED23_V(v)       BM_INTC_CFGx_RESERVED23
#define BP_INTC_CFGx_DAC                    22
#define BM_INTC_CFGx_DAC                    0x400000
#define BF_INTC_CFGx_DAC(v)                 (((v) & 0x1) << 22)
#define BFM_INTC_CFGx_DAC(v)                BM_INTC_CFGx_DAC
#define BF_INTC_CFGx_DAC_V(e)               BF_INTC_CFGx_DAC(BV_INTC_CFGx_DAC__##e)
#define BFM_INTC_CFGx_DAC_V(v)              BM_INTC_CFGx_DAC
#define BP_INTC_CFGx_ADC                    21
#define BM_INTC_CFGx_ADC                    0x200000
#define BF_INTC_CFGx_ADC(v)                 (((v) & 0x1) << 21)
#define BFM_INTC_CFGx_ADC(v)                BM_INTC_CFGx_ADC
#define BF_INTC_CFGx_ADC_V(e)               BF_INTC_CFGx_ADC(BV_INTC_CFGx_ADC__##e)
#define BFM_INTC_CFGx_ADC_V(v)              BM_INTC_CFGx_ADC
#define BP_INTC_CFGx_RESERVED20_19          19
#define BM_INTC_CFGx_RESERVED20_19          0x180000
#define BF_INTC_CFGx_RESERVED20_19(v)       (((v) & 0x3) << 19)
#define BFM_INTC_CFGx_RESERVED20_19(v)      BM_INTC_CFGx_RESERVED20_19
#define BF_INTC_CFGx_RESERVED20_19_V(e)     BF_INTC_CFGx_RESERVED20_19(BV_INTC_CFGx_RESERVED20_19__##e)
#define BFM_INTC_CFGx_RESERVED20_19_V(v)    BM_INTC_CFGx_RESERVED20_19
#define BP_INTC_CFGx_I2C1                   18
#define BM_INTC_CFGx_I2C1                   0x40000
#define BF_INTC_CFGx_I2C1(v)                (((v) & 0x1) << 18)
#define BFM_INTC_CFGx_I2C1(v)               BM_INTC_CFGx_I2C1
#define BF_INTC_CFGx_I2C1_V(e)              BF_INTC_CFGx_I2C1(BV_INTC_CFGx_I2C1__##e)
#define BFM_INTC_CFGx_I2C1_V(v)             BM_INTC_CFGx_I2C1
#define BP_INTC_CFGx_I2C2                   17
#define BM_INTC_CFGx_I2C2                   0x20000
#define BF_INTC_CFGx_I2C2(v)                (((v) & 0x1) << 17)
#define BFM_INTC_CFGx_I2C2(v)               BM_INTC_CFGx_I2C2
#define BF_INTC_CFGx_I2C2_V(e)              BF_INTC_CFGx_I2C2(BV_INTC_CFGx_I2C2__##e)
#define BFM_INTC_CFGx_I2C2_V(v)             BM_INTC_CFGx_I2C2
#define BP_INTC_CFGx_RESERVED16_15          15
#define BM_INTC_CFGx_RESERVED16_15          0x18000
#define BF_INTC_CFGx_RESERVED16_15(v)       (((v) & 0x3) << 15)
#define BFM_INTC_CFGx_RESERVED16_15(v)      BM_INTC_CFGx_RESERVED16_15
#define BF_INTC_CFGx_RESERVED16_15_V(e)     BF_INTC_CFGx_RESERVED16_15(BV_INTC_CFGx_RESERVED16_15__##e)
#define BFM_INTC_CFGx_RESERVED16_15_V(v)    BM_INTC_CFGx_RESERVED16_15
#define BP_INTC_CFGx_EXT                    14
#define BM_INTC_CFGx_EXT                    0x4000
#define BF_INTC_CFGx_EXT(v)                 (((v) & 0x1) << 14)
#define BFM_INTC_CFGx_EXT(v)                BM_INTC_CFGx_EXT
#define BF_INTC_CFGx_EXT_V(e)               BF_INTC_CFGx_EXT(BV_INTC_CFGx_EXT__##e)
#define BFM_INTC_CFGx_EXT_V(v)              BM_INTC_CFGx_EXT
#define BP_INTC_CFGx_KEY                    13
#define BM_INTC_CFGx_KEY                    0x2000
#define BF_INTC_CFGx_KEY(v)                 (((v) & 0x1) << 13)
#define BFM_INTC_CFGx_KEY(v)                BM_INTC_CFGx_KEY
#define BF_INTC_CFGx_KEY_V(e)               BF_INTC_CFGx_KEY(BV_INTC_CFGx_KEY__##e)
#define BFM_INTC_CFGx_KEY_V(v)              BM_INTC_CFGx_KEY
#define BP_INTC_CFGx_DMA                    12
#define BM_INTC_CFGx_DMA                    0x1000
#define BF_INTC_CFGx_DMA(v)                 (((v) & 0x1) << 12)
#define BFM_INTC_CFGx_DMA(v)                BM_INTC_CFGx_DMA
#define BF_INTC_CFGx_DMA_V(e)               BF_INTC_CFGx_DMA(BV_INTC_CFGx_DMA__##e)
#define BFM_INTC_CFGx_DMA_V(v)              BM_INTC_CFGx_DMA
#define BP_INTC_CFGx_RTC                    11
#define BM_INTC_CFGx_RTC                    0x800
#define BF_INTC_CFGx_RTC(v)                 (((v) & 0x1) << 11)
#define BFM_INTC_CFGx_RTC(v)                BM_INTC_CFGx_RTC
#define BF_INTC_CFGx_RTC_V(e)               BF_INTC_CFGx_RTC(BV_INTC_CFGx_RTC__##e)
#define BFM_INTC_CFGx_RTC_V(v)              BM_INTC_CFGx_RTC
#define BP_INTC_CFGx_T0                     10
#define BM_INTC_CFGx_T0                     0x400
#define BF_INTC_CFGx_T0(v)                  (((v) & 0x1) << 10)
#define BFM_INTC_CFGx_T0(v)                 BM_INTC_CFGx_T0
#define BF_INTC_CFGx_T0_V(e)                BF_INTC_CFGx_T0(BV_INTC_CFGx_T0__##e)
#define BFM_INTC_CFGx_T0_V(v)               BM_INTC_CFGx_T0
#define BP_INTC_CFGx_T1                     9
#define BM_INTC_CFGx_T1                     0x200
#define BF_INTC_CFGx_T1(v)                  (((v) & 0x1) << 9)
#define BFM_INTC_CFGx_T1(v)                 BM_INTC_CFGx_T1
#define BF_INTC_CFGx_T1_V(e)                BF_INTC_CFGx_T1(BV_INTC_CFGx_T1__##e)
#define BFM_INTC_CFGx_T1_V(v)               BM_INTC_CFGx_T1
#define BP_INTC_CFGx_WD                     8
#define BM_INTC_CFGx_WD                     0x100
#define BF_INTC_CFGx_WD(v)                  (((v) & 0x1) << 8)
#define BFM_INTC_CFGx_WD(v)                 BM_INTC_CFGx_WD
#define BF_INTC_CFGx_WD_V(e)                BF_INTC_CFGx_WD(BV_INTC_CFGx_WD__##e)
#define BFM_INTC_CFGx_WD_V(v)               BM_INTC_CFGx_WD
#define BP_INTC_CFGx_PCNT                   7
#define BM_INTC_CFGx_PCNT                   0x80
#define BF_INTC_CFGx_PCNT(v)                (((v) & 0x1) << 7)
#define BFM_INTC_CFGx_PCNT(v)               BM_INTC_CFGx_PCNT
#define BF_INTC_CFGx_PCNT_V(e)              BF_INTC_CFGx_PCNT(BV_INTC_CFGx_PCNT__##e)
#define BFM_INTC_CFGx_PCNT_V(v)             BM_INTC_CFGx_PCNT
#define BP_INTC_CFGx_RESERVED6              6
#define BM_INTC_CFGx_RESERVED6              0x40
#define BF_INTC_CFGx_RESERVED6(v)           (((v) & 0x1) << 6)
#define BFM_INTC_CFGx_RESERVED6(v)          BM_INTC_CFGx_RESERVED6
#define BF_INTC_CFGx_RESERVED6_V(e)         BF_INTC_CFGx_RESERVED6(BV_INTC_CFGx_RESERVED6__##e)
#define BFM_INTC_CFGx_RESERVED6_V(v)        BM_INTC_CFGx_RESERVED6
#define BP_INTC_CFGx_DSP                    5
#define BM_INTC_CFGx_DSP                    0x20
#define BF_INTC_CFGx_DSP(v)                 (((v) & 0x1) << 5)
#define BFM_INTC_CFGx_DSP(v)                BM_INTC_CFGx_DSP
#define BF_INTC_CFGx_DSP_V(e)               BF_INTC_CFGx_DSP(BV_INTC_CFGx_DSP__##e)
#define BFM_INTC_CFGx_DSP_V(v)              BM_INTC_CFGx_DSP
#define BP_INTC_CFGx_USB                    4
#define BM_INTC_CFGx_USB                    0x10
#define BF_INTC_CFGx_USB(v)                 (((v) & 0x1) << 4)
#define BFM_INTC_CFGx_USB(v)                BM_INTC_CFGx_USB
#define BF_INTC_CFGx_USB_V(e)               BF_INTC_CFGx_USB(BV_INTC_CFGx_USB__##e)
#define BFM_INTC_CFGx_USB_V(v)              BM_INTC_CFGx_USB
#define BP_INTC_CFGx_MHA                    3
#define BM_INTC_CFGx_MHA                    0x8
#define BF_INTC_CFGx_MHA(v)                 (((v) & 0x1) << 3)
#define BFM_INTC_CFGx_MHA(v)                BM_INTC_CFGx_MHA
#define BF_INTC_CFGx_MHA_V(e)               BF_INTC_CFGx_MHA(BV_INTC_CFGx_MHA__##e)
#define BFM_INTC_CFGx_MHA_V(v)              BM_INTC_CFGx_MHA
#define BP_INTC_CFGx_SD                     2
#define BM_INTC_CFGx_SD                     0x4
#define BF_INTC_CFGx_SD(v)                  (((v) & 0x1) << 2)
#define BFM_INTC_CFGx_SD(v)                 BM_INTC_CFGx_SD
#define BF_INTC_CFGx_SD_V(e)                BF_INTC_CFGx_SD(BV_INTC_CFGx_SD__##e)
#define BFM_INTC_CFGx_SD_V(v)               BM_INTC_CFGx_SD
#define BP_INTC_CFGx_RESERVED1              1
#define BM_INTC_CFGx_RESERVED1              0x2
#define BF_INTC_CFGx_RESERVED1(v)           (((v) & 0x1) << 1)
#define BFM_INTC_CFGx_RESERVED1(v)          BM_INTC_CFGx_RESERVED1
#define BF_INTC_CFGx_RESERVED1_V(e)         BF_INTC_CFGx_RESERVED1(BV_INTC_CFGx_RESERVED1__##e)
#define BFM_INTC_CFGx_RESERVED1_V(v)        BM_INTC_CFGx_RESERVED1
#define BP_INTC_CFGx_MCA                    0
#define BM_INTC_CFGx_MCA                    0x1
#define BF_INTC_CFGx_MCA(v)                 (((v) & 0x1) << 0)
#define BFM_INTC_CFGx_MCA(v)                BM_INTC_CFGx_MCA
#define BF_INTC_CFGx_MCA_V(e)               BF_INTC_CFGx_MCA(BV_INTC_CFGx_MCA__##e)
#define BFM_INTC_CFGx_MCA_V(v)              BM_INTC_CFGx_MCA

#define INTC_EXTCTL                         (*(volatile uint32_t *)INTC_EXTCTL_ADDR)
#define INTC_EXTCTL_ADDR                    (0xb0020000 + 0x14)
#define BP_INTC_EXTCTL_RESERVED31_27        27
#define BM_INTC_EXTCTL_RESERVED31_27        0xf8000000
#define BF_INTC_EXTCTL_RESERVED31_27(v)     (((v) & 0x1f) << 27)
#define BFM_INTC_EXTCTL_RESERVED31_27(v)    BM_INTC_EXTCTL_RESERVED31_27
#define BF_INTC_EXTCTL_RESERVED31_27_V(e)   BF_INTC_EXTCTL_RESERVED31_27(BV_INTC_EXTCTL_RESERVED31_27__##e)
#define BFM_INTC_EXTCTL_RESERVED31_27_V(v)  BM_INTC_EXTCTL_RESERVED31_27
#define BP_INTC_EXTCTL_E1TYPE               25
#define BM_INTC_EXTCTL_E1TYPE               0x6000000
#define BV_INTC_EXTCTL_E1TYPE__HIGH_LEVEL   0x0
#define BV_INTC_EXTCTL_E1TYPE__LOW_LEVEL    0x1
#define BV_INTC_EXTCTL_E1TYPE__RISING_EDGE  0x2
#define BV_INTC_EXTCTL_E1TYPE__FALLING_EDGE 0x3
#define BF_INTC_EXTCTL_E1TYPE(v)            (((v) & 0x3) << 25)
#define BFM_INTC_EXTCTL_E1TYPE(v)           BM_INTC_EXTCTL_E1TYPE
#define BF_INTC_EXTCTL_E1TYPE_V(e)          BF_INTC_EXTCTL_E1TYPE(BV_INTC_EXTCTL_E1TYPE__##e)
#define BFM_INTC_EXTCTL_E1TYPE_V(v)         BM_INTC_EXTCTL_E1TYPE
#define BP_INTC_EXTCTL_E1EN                 24
#define BM_INTC_EXTCTL_E1EN                 0x1000000
#define BV_INTC_EXTCTL_E1EN__DISABLE        0x0
#define BV_INTC_EXTCTL_E1EN__ENABLE         0x1
#define BF_INTC_EXTCTL_E1EN(v)              (((v) & 0x1) << 24)
#define BFM_INTC_EXTCTL_E1EN(v)             BM_INTC_EXTCTL_E1EN
#define BF_INTC_EXTCTL_E1EN_V(e)            BF_INTC_EXTCTL_E1EN(BV_INTC_EXTCTL_E1EN__##e)
#define BFM_INTC_EXTCTL_E1EN_V(v)           BM_INTC_EXTCTL_E1EN
#define BP_INTC_EXTCTL_RESERVED23_17        17
#define BM_INTC_EXTCTL_RESERVED23_17        0xfe0000
#define BF_INTC_EXTCTL_RESERVED23_17(v)     (((v) & 0x7f) << 17)
#define BFM_INTC_EXTCTL_RESERVED23_17(v)    BM_INTC_EXTCTL_RESERVED23_17
#define BF_INTC_EXTCTL_RESERVED23_17_V(e)   BF_INTC_EXTCTL_RESERVED23_17(BV_INTC_EXTCTL_RESERVED23_17__##e)
#define BFM_INTC_EXTCTL_RESERVED23_17_V(v)  BM_INTC_EXTCTL_RESERVED23_17
#define BP_INTC_EXTCTL_E1PD                 16
#define BM_INTC_EXTCTL_E1PD                 0x10000
#define BV_INTC_EXTCTL_E1PD__PENDING        0x1
#define BF_INTC_EXTCTL_E1PD(v)              (((v) & 0x1) << 16)
#define BFM_INTC_EXTCTL_E1PD(v)             BM_INTC_EXTCTL_E1PD
#define BF_INTC_EXTCTL_E1PD_V(e)            BF_INTC_EXTCTL_E1PD(BV_INTC_EXTCTL_E1PD__##e)
#define BFM_INTC_EXTCTL_E1PD_V(v)           BM_INTC_EXTCTL_E1PD
#define BP_INTC_EXTCTL_RESERVED15_11        11
#define BM_INTC_EXTCTL_RESERVED15_11        0xf800
#define BF_INTC_EXTCTL_RESERVED15_11(v)     (((v) & 0x1f) << 11)
#define BFM_INTC_EXTCTL_RESERVED15_11(v)    BM_INTC_EXTCTL_RESERVED15_11
#define BF_INTC_EXTCTL_RESERVED15_11_V(e)   BF_INTC_EXTCTL_RESERVED15_11(BV_INTC_EXTCTL_RESERVED15_11__##e)
#define BFM_INTC_EXTCTL_RESERVED15_11_V(v)  BM_INTC_EXTCTL_RESERVED15_11
#define BP_INTC_EXTCTL_E0TYPE               9
#define BM_INTC_EXTCTL_E0TYPE               0x600
#define BV_INTC_EXTCTL_E0TYPE__HIGH_LEVEL   0x0
#define BV_INTC_EXTCTL_E0TYPE__LOW_LEVEL    0x1
#define BV_INTC_EXTCTL_E0TYPE__RISING_EDGE  0x2
#define BV_INTC_EXTCTL_E0TYPE__FALLING_EDGE 0x3
#define BF_INTC_EXTCTL_E0TYPE(v)            (((v) & 0x3) << 9)
#define BFM_INTC_EXTCTL_E0TYPE(v)           BM_INTC_EXTCTL_E0TYPE
#define BF_INTC_EXTCTL_E0TYPE_V(e)          BF_INTC_EXTCTL_E0TYPE(BV_INTC_EXTCTL_E0TYPE__##e)
#define BFM_INTC_EXTCTL_E0TYPE_V(v)         BM_INTC_EXTCTL_E0TYPE
#define BP_INTC_EXTCTL_E0EN                 8
#define BM_INTC_EXTCTL_E0EN                 0x100
#define BV_INTC_EXTCTL_E0EN__DISABLE        0x0
#define BV_INTC_EXTCTL_E0EN__ENABLE         0x1
#define BF_INTC_EXTCTL_E0EN(v)              (((v) & 0x1) << 8)
#define BFM_INTC_EXTCTL_E0EN(v)             BM_INTC_EXTCTL_E0EN
#define BF_INTC_EXTCTL_E0EN_V(e)            BF_INTC_EXTCTL_E0EN(BV_INTC_EXTCTL_E0EN__##e)
#define BFM_INTC_EXTCTL_E0EN_V(v)           BM_INTC_EXTCTL_E0EN
#define BP_INTC_EXTCTL_RESERVED7_1          1
#define BM_INTC_EXTCTL_RESERVED7_1          0xfe
#define BF_INTC_EXTCTL_RESERVED7_1(v)       (((v) & 0x7f) << 1)
#define BFM_INTC_EXTCTL_RESERVED7_1(v)      BM_INTC_EXTCTL_RESERVED7_1
#define BF_INTC_EXTCTL_RESERVED7_1_V(e)     BF_INTC_EXTCTL_RESERVED7_1(BV_INTC_EXTCTL_RESERVED7_1__##e)
#define BFM_INTC_EXTCTL_RESERVED7_1_V(v)    BM_INTC_EXTCTL_RESERVED7_1
#define BP_INTC_EXTCTL_E0PD                 0
#define BM_INTC_EXTCTL_E0PD                 0x1
#define BV_INTC_EXTCTL_E0PD__PENDING        0x1
#define BF_INTC_EXTCTL_E0PD(v)              (((v) & 0x1) << 0)
#define BFM_INTC_EXTCTL_E0PD(v)             BM_INTC_EXTCTL_E0PD
#define BF_INTC_EXTCTL_E0PD_V(e)            BF_INTC_EXTCTL_E0PD(BV_INTC_EXTCTL_E0PD__##e)
#define BFM_INTC_EXTCTL_E0PD_V(v)           BM_INTC_EXTCTL_E0PD

#endif /* __HEADERGEN_REGS_INTC_H__*/
