<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'D:/Documents/Git_Local/fm_modulator/lattice/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/dds.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/fm_generator_wb_slave.v
WARNING - D:/Documents/Git_Local/fm_modulator/rtl/fm_generator_wb_slave.v(29,18-29,22) (VERI-1875) identifier o_cw is used before its declaration
WARNING - D:/Documents/Git_Local/fm_modulator/rtl/fm_generator_wb_slave.v(29,106-29,124) (VERI-1875) identifier control_mode_dac_a is used before its declaration
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/iq_gen.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/nco.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/quarter_wave_sine_lookup.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/top.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbaxil.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbbus.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbconsole.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbdechex.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbdeword.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbexec.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbexecaxi.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbgenhex.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbidle.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbints.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbnewline.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbpack.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/rxuartlite.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/txuartlite.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/rtl/clock_phase_shifter.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/lattice/efb_inst.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/lattice/dynamic_pll.v
(VERI-1482) Analyzing Verilog file D:/Documents/Git_Local/fm_modulator/lattice/sys_clk.v
INFO - D:/Documents/Git_Local/fm_modulator/rtl/iq_gen.v(4,8-4,14) (VERI-1018) compiling module iq_gen
INFO - D:/Documents/Git_Local/fm_modulator/rtl/iq_gen.v(4,1-38,10) (VERI-9000) elaborating module 'iq_gen'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/dds.v(3,1-43,10) (VERI-9000) elaborating module 'dds_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/nco.v(3,1-31,10) (VERI-9000) elaborating module 'nco_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/quarter_wave_sine_lookup.v(4,1-94,10) (VERI-9000) elaborating module 'quarter_wave_sine_lookup_uniq_1'
WARNING - D:/Documents/Git_Local/fm_modulator/rtl/iq_gen.v(24,2-26,29) (VERI-1063) instantiating unknown module complex_mult_ip
INFO - D:/Documents/Git_Local/fm_modulator/rtl/top.v(4,8-4,11) (VERI-1018) compiling module top
INFO - D:/Documents/Git_Local/fm_modulator/rtl/top.v(4,1-278,10) (VERI-9000) elaborating module 'top'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1032,1-1035,10) (VERI-9000) elaborating module 'PUR_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(494,1-496,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/lattice/sys_clk.v(8,1-93,10) (VERI-9000) elaborating module 'sys_clk_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/rxuartlite.v(64,1-200,10) (VERI-9000) elaborating module 'rxuartlite_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/txuartlite.v(68,1-236,10) (VERI-9000) elaborating module 'txuartlite_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbbus.v(44,1-142,10) (VERI-9000) elaborating module 'hbbus_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/fm_generator_wb_slave.v(4,1-129,10) (VERI-9000) elaborating module 'fm_generator_wb_slave_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/clock_phase_shifter.v(4,1-21,10) (VERI-9000) elaborating module 'clock_phase_shifter_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/lattice/dynamic_pll.v(8,1-103,10) (VERI-9000) elaborating module 'dynamic_pll_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/lattice/efb_inst.v(8,1-117,10) (VERI-9000) elaborating module 'efb_inst_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696,1-1752,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696,1-1752,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_2'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbdechex.v(45,1-108,10) (VERI-9000) elaborating module 'hbdechex_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbpack.v(62,1-138,10) (VERI-9000) elaborating module 'hbpack_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbexec.v(72,1-420,10) (VERI-9000) elaborating module 'hbexec_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbints.v(46,1-172,10) (VERI-9000) elaborating module 'hbints_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbidle.v(46,1-99,10) (VERI-9000) elaborating module 'hbidle_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbdeword.v(44,1-107,10) (VERI-9000) elaborating module 'hbdeword_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbgenhex.v(64,1-149,10) (VERI-9000) elaborating module 'hbgenhex_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbnewline.v(43,1-218,10) (VERI-9000) elaborating module 'hbnewline_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/dds.v(3,1-43,10) (VERI-9000) elaborating module 'dds_uniq_2'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/dds.v(3,1-43,10) (VERI-9000) elaborating module 'dds_uniq_3'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1766,1-1838,10) (VERI-9000) elaborating module 'EFB_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/nco.v(3,1-31,10) (VERI-9000) elaborating module 'nco_uniq_2'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/nco.v(3,1-31,10) (VERI-9000) elaborating module 'nco_uniq_3'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/quarter_wave_sine_lookup.v(4,1-94,10) (VERI-9000) elaborating module 'quarter_wave_sine_lookup_uniq_2'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/quarter_wave_sine_lookup.v(4,1-94,10) (VERI-9000) elaborating module 'quarter_wave_sine_lookup_uniq_3'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbaxil.v(47,8-47,14) (VERI-1018) compiling module hbaxil
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbaxil.v(47,1-188,10) (VERI-9000) elaborating module 'hbaxil'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbdechex.v(45,1-108,10) (VERI-9000) elaborating module 'hbdechex_uniq_2'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbpack.v(62,1-138,10) (VERI-9000) elaborating module 'hbpack_uniq_2'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbexecaxi.v(68,1-458,10) (VERI-9000) elaborating module 'hbexecaxi_uniq_1'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbints.v(46,1-172,10) (VERI-9000) elaborating module 'hbints_uniq_2'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbidle.v(46,1-99,10) (VERI-9000) elaborating module 'hbidle_uniq_2'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbdeword.v(44,1-107,10) (VERI-9000) elaborating module 'hbdeword_uniq_2'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbgenhex.v(64,1-149,10) (VERI-9000) elaborating module 'hbgenhex_uniq_2'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbnewline.v(43,1-218,10) (VERI-9000) elaborating module 'hbnewline_uniq_2'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbconsole.v(47,8-47,17) (VERI-1018) compiling module hbconsole
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbconsole.v(47,1-235,10) (VERI-9000) elaborating module 'hbconsole'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbdechex.v(45,1-108,10) (VERI-9000) elaborating module 'hbdechex_uniq_3'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbpack.v(62,1-138,10) (VERI-9000) elaborating module 'hbpack_uniq_3'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbexec.v(72,1-420,10) (VERI-9000) elaborating module 'hbexec_uniq_2'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbints.v(46,1-172,10) (VERI-9000) elaborating module 'hbints_uniq_3'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbidle.v(46,1-99,10) (VERI-9000) elaborating module 'hbidle_uniq_3'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbdeword.v(44,1-107,10) (VERI-9000) elaborating module 'hbdeword_uniq_3'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbgenhex.v(64,1-149,10) (VERI-9000) elaborating module 'hbgenhex_uniq_3'
INFO - D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbnewline.v(43,1-218,10) (VERI-9000) elaborating module 'hbnewline_uniq_3'
Done: design load finished with (0) errors, and (3) warnings

</PRE></BODY></HTML>