// Seed: 841404616
module module_0 (
    input logic id_0,
    input reg   id_1
);
  assign id_2 = id_0;
  for (id_3 = {1{1}}; id_1; id_3.id_3.id_3 = 1'h0)
  class id_4;
    task id_5;
      id_3 <= 1;
    endtask
  endclass
  logic id_6;
  assign id_4 = 1 + 1'b0;
  assign id_6 = "" & 1;
  assign id_3 = 1 & id_0;
  logic id_7;
  wor   id_8;
  logic id_9 = 1 == {id_9, 1, id_7, id_8[1], (id_9)};
endmodule
`default_nettype wire
