static void init_proc_405 ( CPUPPCState * env ) { register_tbl ( env ) ; register_40x_sprs ( env ) ; register_405_sprs ( env ) ; spr_register ( env , SPR_40x_SGR , "SGR" , SPR_NOACCESS , SPR_NOACCESS , & spr_read_generic , & spr_write_generic , 0xFFFFFFFF ) ; spr_register ( env , SPR_40x_DCWR , "DCWR" , SPR_NOACCESS , SPR_NOACCESS , & spr_read_generic , & spr_write_generic , 0x00000000 ) ; env -> nb_tlb = 64 ; env -> nb_ways = 1 ; env -> id_tlbs = 0 ; env -> tlb_type = TLB_EMB ; init_excp_4xx_softmmu ( env ) ; env -> dcache_line_size = 32 ; env -> icache_line_size = 32 ; SET_FIT_PERIOD ( 8 , 12 , 16 , 20 ) ; SET_WDT_PERIOD ( 16 , 20 , 24 , 28 ) ; } 