--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml PruebaVGARAM.twx PruebaVGARAM.ncd -o PruebaVGARAM.twr
PruebaVGARAM.pcf -ucf User Constraints File.ucf

Design file:              PruebaVGARAM.ncd
Physical constraint file: PruebaVGARAM.pcf
Device,package,speed:     xa6slx9,csg324,I,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_1 (SLICE_X12Y33.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Clock_divider/count_0 (FF)
  Destination:          Inst_Clock_divider/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.254ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Clock_divider/count_0 to Inst_Clock_divider/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_0
    SLICE_X12Y33.B2      net (fanout=2)        0.534   Inst_Clock_divider/count<0>
    SLICE_X12Y33.BMUX    Tilo                  0.326   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/PWR_4_o_count[1]_equal_1_o<1>1
    SLICE_X12Y33.SR      net (fanout=1)        0.397   Inst_Clock_divider/PWR_4_o_count[1]_equal_1_o
    SLICE_X12Y33.CLK     Tsrck                 0.472   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (1.323ns logic, 0.931ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Clock_divider/count_1 (FF)
  Destination:          Inst_Clock_divider/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.944ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Clock_divider/count_1 to Inst_Clock_divider/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    SLICE_X12Y33.B5      net (fanout=2)        0.224   Inst_Clock_divider/count<1>
    SLICE_X12Y33.BMUX    Tilo                  0.326   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/PWR_4_o_count[1]_equal_1_o<1>1
    SLICE_X12Y33.SR      net (fanout=1)        0.397   Inst_Clock_divider/PWR_4_o_count[1]_equal_1_o
    SLICE_X12Y33.CLK     Tsrck                 0.472   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (1.323ns logic, 0.621ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_0 (SLICE_X12Y33.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Clock_divider/count_0 (FF)
  Destination:          Inst_Clock_divider/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.232ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Clock_divider/count_0 to Inst_Clock_divider/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_0
    SLICE_X12Y33.B2      net (fanout=2)        0.534   Inst_Clock_divider/count<0>
    SLICE_X12Y33.BMUX    Tilo                  0.326   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/PWR_4_o_count[1]_equal_1_o<1>1
    SLICE_X12Y33.SR      net (fanout=1)        0.397   Inst_Clock_divider/PWR_4_o_count[1]_equal_1_o
    SLICE_X12Y33.CLK     Tsrck                 0.450   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.232ns (1.301ns logic, 0.931ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Clock_divider/count_1 (FF)
  Destination:          Inst_Clock_divider/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Clock_divider/count_1 to Inst_Clock_divider/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    SLICE_X12Y33.B5      net (fanout=2)        0.224   Inst_Clock_divider/count<1>
    SLICE_X12Y33.BMUX    Tilo                  0.326   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/PWR_4_o_count[1]_equal_1_o<1>1
    SLICE_X12Y33.SR      net (fanout=1)        0.397   Inst_Clock_divider/PWR_4_o_count[1]_equal_1_o
    SLICE_X12Y33.CLK     Tsrck                 0.450   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (1.301ns logic, 0.621ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_1 (SLICE_X12Y33.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Clock_divider/count_0 (FF)
  Destination:          Inst_Clock_divider/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Clock_divider/count_0 to Inst_Clock_divider/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_0
    SLICE_X12Y33.B2      net (fanout=2)        0.534   Inst_Clock_divider/count<0>
    SLICE_X12Y33.CLK     Tas                   0.339   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/Mcount_count_xor<1>11
                                                       Inst_Clock_divider/count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.864ns logic, 0.534ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_0 (SLICE_X12Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Clock_divider/count_0 (FF)
  Destination:          Inst_Clock_divider/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Clock_divider/count_0 to Inst_Clock_divider/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.234   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_0
    SLICE_X12Y33.A6      net (fanout=2)        0.025   Inst_Clock_divider/count<0>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.197   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/Mcount_count_xor<0>11_INV_0
                                                       Inst_Clock_divider/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.431ns logic, 0.025ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_1 (SLICE_X12Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Clock_divider/count_1 (FF)
  Destination:          Inst_Clock_divider/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Clock_divider/count_1 to Inst_Clock_divider/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.234   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    SLICE_X12Y33.B5      net (fanout=2)        0.068   Inst_Clock_divider/count<1>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.197   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/Mcount_count_xor<1>11
                                                       Inst_Clock_divider/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.431ns logic, 0.068ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_1 (SLICE_X12Y33.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.664ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Clock_divider/count_0 (FF)
  Destination:          Inst_Clock_divider/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Clock_divider/count_0 to Inst_Clock_divider/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.234   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_0
    SLICE_X12Y33.B2      net (fanout=2)        0.233   Inst_Clock_divider/count<0>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.197   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/Mcount_count_xor<1>11
                                                       Inst_Clock_divider/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.664ns (0.431ns logic, 0.233ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Inst_Clock_divider/count<1>/CLK
  Logical resource: Inst_Clock_divider/count_0/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Inst_Clock_divider/count<1>/CLK
  Logical resource: Inst_Clock_divider/count_1/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.289|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7 paths, 0 nets, and 6 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 15 19:50:30 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



