INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/GCD_calc/GCD_calc.srcs/sources_1/new/GCD_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCD_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/GCD_calc/GCD_calc.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/GCD_calc/GCD_calc.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/GCD_calc/GCD_calc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/GCD_calc/GCD_calc.srcs/sources_1/new/regis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regis
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/GCD_calc/GCD_calc.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/GCD_calc/GCD_calc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
