set sregfile_list [list
core_with_l2/core/ctrlBlock/fpDq/dataModule/dataBanks_0
core_with_l2/core/ctrlBlock/intDq/dataModule/dataBanks_0
core_with_l2/core/ctrlBlock/lsDq/dataModule/dataBanks_0
core_with_l2/core/ctrlBlock/pcMem/dataBanks_0
core_with_l2/core/ctrlBlock/rob/dispatchData/dataBanks_0
core_with_l2/core/ctrlBlock/rob/dispatchData/dataBanks_1
core_with_l2/core/ctrlBlock/rob/fflagsDataModule/dataBanks_0
core_with_l2/core/ctrlBlock/rob/fflagsDataModule/dataBanks_1
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_0
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_1
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_2
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_3
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_4
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_5
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_6
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_7
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_8
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_9
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_10
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_11
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_12
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_13
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_14
core_with_l2/core/ctrlBlock/ssit/data_array/dataBanks_15
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_0
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_1
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_2
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_3
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_4
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_5
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_6
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_7
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_8
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_9
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_10
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_11
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_12
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_13
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_14
core_with_l2/core/ctrlBlock/ssit/valid_array/dataBanks_15
core_with_l2/core/frontend/ftq/ftb_entry_mem/dataBanks_0
core_with_l2/core/frontend/ftq/ftq_pc_mem/mem/dataBanks_0
core_with_l2/core/frontend/ftq/ftq_pd_mem/dataBanks_0
core_with_l2/core/frontend/ibuffer/ibuf/dataBanks_0
core_with_l2/core/memBlock/correctTable/table_/dataBanks_0
core_with_l2/core/memBlock/correctTable/table_/dataBanks_1
core_with_l2/core/memBlock/correctTable/table_/dataBanks_2
core_with_l2/core/memBlock/correctTable/table_/dataBanks_3
core_with_l2/core/memBlock/correctTable/table_/dataBanks_4
core_with_l2/core/memBlock/correctTable/table_/dataBanks_5
core_with_l2/core/memBlock/correctTable/table_/dataBanks_6
core_with_l2/core/memBlock/correctTable/table_/dataBanks_7
core_with_l2/core/memBlock/correctTable/table_/dataBanks_8
core_with_l2/core/memBlock/correctTable/table_/dataBanks_9
core_with_l2/core/memBlock/correctTable/table_/dataBanks_10
core_with_l2/core/memBlock/correctTable/table_/dataBanks_11
core_with_l2/core/memBlock/correctTable/table_/dataBanks_12
core_with_l2/core/memBlock/correctTable/table_/dataBanks_13
core_with_l2/core/memBlock/correctTable/table_/dataBanks_14
core_with_l2/core/memBlock/correctTable/table_/dataBanks_15
]