{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 17, "design__inferred_latch__count": 0, "design__instance__count": 710, "design__instance__area": 6666.39, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0002605266054160893, "power__switching__total": 7.524997636210173e-05, "power__leakage__total": 5.296320537695465e-08, "power__total": 0.0003358295653015375, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2549997785105003, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2558553163974727, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.8104467326635062, "timing__setup__ws__corner:nom_tt_025C_1v80": 16.158497219834935, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.810447, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 21.141891, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25910715972856824, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25993671839602966, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.8226494163168816, "timing__setup__ws__corner:nom_ss_100C_1v60": 13.066295082411303, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.822649, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 17.134024, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25439565063456465, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2546216920487712, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.43490035026427193, "timing__setup__ws__corner:nom_ff_n40C_1v95": 17.34850534555748, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.4349, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 22.372341, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 3, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.25366018337110124, "clock__skew__worst_setup": 0.25418493029853123, "timing__hold__ws": 0.42744214932966396, "timing__setup__ws": 12.829256242700977, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.427442, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 17.093649, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 200.0 3500.0", "design__core__bbox": "5.52 10.88 194.12 3487.04", "design__io": 37, "design__die__area": 700000, "design__core__area": 655604, "design__instance__count__stdcell": 9670, "design__instance__area__stdcell": 17877.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.0272682, "design__instance__utilization__stdcell": 0.0272682, "design__rows": 1278, "design__rows:unithd": 1278, "design__sites": 523980, "design__sites:unithd": 523980, "design__instance__count__class:inverter": 97, "design__instance__area__class:inverter": 369.104, "design__instance__count__class:sequential_cell": 84, "design__instance__area__class:sequential_cell": 2114.53, "design__instance__count__class:multi_input_combinational_cell": 257, "design__instance__area__class:multi_input_combinational_cell": 1861.79, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 20286.3, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 188, "design__instance__area__class:timing_repair_buffer": 1833.01, "design__instance__count__class:clock_buffer": 9, "design__instance__area__class:clock_buffer": 225.216, "design__instance__count__class:clock_inverter": 6, "design__instance__area__class:clock_inverter": 90.0864, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 169, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 69, "design__instance__area__class:antenna_cell": 172.666, "antenna_diodes_count": 0, "route__net": 648, "route__net__special": 2, "route__drc_errors__iter:0": 144, "route__wirelength__iter:0": 20961, "route__drc_errors__iter:1": 20, "route__wirelength__iter:1": 20878, "route__drc_errors__iter:2": 9, "route__wirelength__iter:2": 20840, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 20828, "route__drc_errors": 0, "route__wirelength": 20828, "route__vias": 3790, "route__vias__singlecut": 3790, "route__vias__multicut": 0, "design__disconnected_pin__count": 11, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1730.2, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 28, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 28, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 28, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25468769480945186, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.255268785556975, "timing__hold__ws__corner:min_tt_025C_1v80": 0.807401723887748, "timing__setup__ws__corner:min_tt_025C_1v80": 16.288967080665145, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.807402, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 21.153399, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 28, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2586822773650277, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2592447163652096, "timing__hold__ws__corner:min_ss_100C_1v60": 1.817871460372975, "timing__setup__ws__corner:min_ss_100C_1v60": 13.226287994747313, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.817871, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 17.17275, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 28, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25366018337110124, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25418493029853123, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.42744214932966396, "timing__setup__ws__corner:min_ff_n40C_1v95": 17.453708305989466, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.427442, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 22.380533, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 28, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2576295638633053, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25740840743054527, "timing__hold__ws__corner:max_tt_025C_1v80": 0.8140683912945634, "timing__setup__ws__corner:max_tt_025C_1v80": 15.99075050967565, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.814068, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 21.12958, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 28, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2595299326683023, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.26064082185816034, "timing__hold__ws__corner:max_ss_100C_1v60": 1.828697245392269, "timing__setup__ws__corner:max_ss_100C_1v60": 12.829256242700977, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.828697, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 17.093649, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 28, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25711575263297726, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25689021081914587, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.4433747938732119, "timing__setup__ws__corner:max_ff_n40C_1v95": 17.21804259015483, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.443375, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 22.363935, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 28, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 28, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79988, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.00012045, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000100358, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 6.65474e-07, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000100358, "design_powergrid__voltage__worst": 0.000100358, "design_powergrid__voltage__worst__net:vccd1": 1.79988, "design_powergrid__drop__worst": 0.00012045, "design_powergrid__drop__worst__net:vccd1": 0.00012045, "design_powergrid__voltage__worst__net:vssd1": 0.000100358, "design_powergrid__drop__worst__net:vssd1": 0.000100358, "ir__voltage__worst": 1.8, "ir__drop__avg": 6.9e-07, "ir__drop__worst": 0.00012, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}