

================================================================
== Vitis HLS Report for 'conv1conv2_from_windows8_Pipeline_Push_conv2pix_out'
================================================================
* Date:           Tue Oct 28 00:04:36 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.468 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Push_conv2pix_out  |       33|       33|         6|          4|          4|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     354|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     158|    -|
|Register         |        -|     -|     153|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     153|     512|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln285_fu_193_p2       |         +|   0|  0|  13|           6|           3|
    |and_ln289_1_fu_305_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln289_2_fu_364_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln289_3_fu_423_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln289_fu_246_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_234_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln289_2_fu_287_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln289_3_fu_293_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln289_4_fu_346_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln289_5_fu_352_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln289_6_fu_405_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln289_7_fu_411_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln289_fu_228_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln285_1_fu_319_p2      |        or|   0|  0|   5|           5|           2|
    |or_ln285_2_fu_378_p2      |        or|   0|  0|   5|           5|           2|
    |or_ln285_fu_260_p2        |        or|   0|  0|   5|           5|           1|
    |or_ln289_1_fu_299_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln289_2_fu_358_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln289_3_fu_417_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln289_fu_240_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln289_1_fu_311_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln289_2_fu_370_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln289_3_fu_429_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln289_fu_252_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 354|         158|         158|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_n2_1        |   9|          2|    6|         12|
    |grp_fu_153_p0                |  26|          5|   32|        160|
    |n2_fu_60                     |   9|          2|    6|         12|
    |outpix_address0              |  26|          5|    5|         25|
    |outpix_d0                    |  26|          5|   32|        160|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 158|         32|   86|        382|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |n2_1_reg_444                 |   6|   0|    6|          0|
    |n2_fu_60                     |   6|   0|    6|          0|
    |t2_1_reg_481                 |  32|   0|   32|          0|
    |t2_2_reg_488                 |  32|   0|   32|          0|
    |t2_3_reg_495                 |  32|   0|   32|          0|
    |t2_reg_474                   |  32|   0|   32|          0|
    |tmp_reg_450                  |   1|   0|    1|          0|
    |trunc_ln285_reg_502          |   5|   0|    5|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 153|   0|  153|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|grp_fu_5445_p_din0    |  out|   32|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|grp_fu_5445_p_din1    |  out|   32|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|grp_fu_5445_p_opcode  |  out|    5|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|grp_fu_5445_p_dout0   |   in|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|grp_fu_5445_p_ce      |  out|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|acc2_address0         |  out|    3|   ap_memory|                                                 acc2|         array|
|acc2_ce0              |  out|    1|   ap_memory|                                                 acc2|         array|
|acc2_q0               |   in|   32|   ap_memory|                                                 acc2|         array|
|outpix_address0       |  out|    5|   ap_memory|                                               outpix|         array|
|outpix_ce0            |  out|    1|   ap_memory|                                               outpix|         array|
|outpix_we0            |  out|    1|   ap_memory|                                               outpix|         array|
|outpix_d0             |  out|   32|   ap_memory|                                               outpix|         array|
|acc2_1_address0       |  out|    3|   ap_memory|                                               acc2_1|         array|
|acc2_1_ce0            |  out|    1|   ap_memory|                                               acc2_1|         array|
|acc2_1_q0             |   in|   32|   ap_memory|                                               acc2_1|         array|
|acc2_2_address0       |  out|    3|   ap_memory|                                               acc2_2|         array|
|acc2_2_ce0            |  out|    1|   ap_memory|                                               acc2_2|         array|
|acc2_2_q0             |   in|   32|   ap_memory|                                               acc2_2|         array|
|acc2_3_address0       |  out|    3|   ap_memory|                                               acc2_3|         array|
|acc2_3_ce0            |  out|    1|   ap_memory|                                               acc2_3|         array|
|acc2_3_q0             |   in|   32|   ap_memory|                                               acc2_3|         array|
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 9 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body71.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n2_1 = load i6 %n2" [src/srcnn.cpp:285->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 12 'load' 'n2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2_1, i32 5" [src/srcnn.cpp:285->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %tmp, void %for.body71.split.i, void %for.inc80.i.exitStub" [src/srcnn.cpp:285->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 14 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %n2_1, i32 2, i32 4" [src/srcnn.cpp:285->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 15 'partselect' 'lshr_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln285_1 = zext i3 %lshr_ln1" [src/srcnn.cpp:285->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 16 'zext' 'zext_ln285_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%acc2_addr = getelementptr i32 %acc2, i64 0, i64 %zext_ln285_1" [src/srcnn.cpp:288->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 17 'getelementptr' 'acc2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.67ns)   --->   "%t2 = load i3 %acc2_addr" [src/srcnn.cpp:288->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 18 'load' 't2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%acc2_1_addr = getelementptr i32 %acc2_1, i64 0, i64 %zext_ln285_1" [src/srcnn.cpp:288->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 19 'getelementptr' 'acc2_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%t2_1 = load i3 %acc2_1_addr" [src/srcnn.cpp:288->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 20 'load' 't2_1' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%acc2_2_addr = getelementptr i32 %acc2_2, i64 0, i64 %zext_ln285_1" [src/srcnn.cpp:288->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 21 'getelementptr' 'acc2_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%t2_2 = load i3 %acc2_2_addr" [src/srcnn.cpp:288->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 22 'load' 't2_2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%acc2_3_addr = getelementptr i32 %acc2_3, i64 0, i64 %zext_ln285_1" [src/srcnn.cpp:288->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 23 'getelementptr' 'acc2_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.67ns)   --->   "%t2_3 = load i3 %acc2_3_addr" [src/srcnn.cpp:288->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 24 'load' 't2_3' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln285 = add i6 %n2_1, i6 4" [src/srcnn.cpp:285->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 25 'add' 'add_ln285' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln285 = store i6 %add_ln285, i6 %n2" [src/srcnn.cpp:285->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 26 'store' 'store_ln285' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 27 [1/2] (0.67ns)   --->   "%t2 = load i3 %acc2_addr" [src/srcnn.cpp:288->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 27 'load' 't2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : [1/1] (0.57ns)   --->   Input mux for Operation 28 '%tmp_5 = fcmp_ogt  i32 %t2, i32 0'
ST_2 : Operation 28 [2/2] (2.20ns)   --->   "%tmp_5 = fcmp_ogt  i32 %t2, i32 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 28 'fcmp' 'tmp_5' <Predicate = (!tmp)> <Delay = 2.20> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] (0.67ns)   --->   "%t2_1 = load i3 %acc2_1_addr" [src/srcnn.cpp:288->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 29 'load' 't2_1' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/2] (0.67ns)   --->   "%t2_2 = load i3 %acc2_2_addr" [src/srcnn.cpp:288->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 30 'load' 't2_2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/2] (0.67ns)   --->   "%t2_3 = load i3 %acc2_3_addr" [src/srcnn.cpp:288->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 31 'load' 't2_3' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.46>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i6 %n2_1" [src/srcnn.cpp:285->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 32 'zext' 'zext_ln285' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln285 = trunc i6 %n2_1" [src/srcnn.cpp:285->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 33 'trunc' 'trunc_ln285' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln289 = bitcast i32 %t2" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 34 'bitcast' 'bitcast_ln289' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln289, i32 23, i32 30" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln289 = trunc i32 %bitcast_ln289" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 36 'trunc' 'trunc_ln289' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.76ns)   --->   "%icmp_ln289 = icmp_ne  i8 %tmp_2, i8 255" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 37 'icmp' 'icmp_ln289' <Predicate = (!tmp)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.92ns)   --->   "%icmp_ln289_1 = icmp_eq  i23 %trunc_ln289, i23 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 38 'icmp' 'icmp_ln289_1' <Predicate = (!tmp)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln289)   --->   "%or_ln289 = or i1 %icmp_ln289_1, i1 %icmp_ln289" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 39 'or' 'or_ln289' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %t2, i32 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 40 'fcmp' 'tmp_5' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln289)   --->   "%and_ln289 = and i1 %or_ln289, i1 %tmp_5" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 41 'and' 'and_ln289' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln289 = select i1 %and_ln289, i32 %t2, i32 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 42 'select' 'select_ln289' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%outpix_addr = getelementptr i32 %outpix, i64 0, i64 %zext_ln285" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 43 'getelementptr' 'outpix_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.23ns)   --->   "%store_ln289 = store i32 %select_ln289, i5 %outpix_addr" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 44 'store' 'store_ln289' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : [1/1] (0.57ns)   --->   Input mux for Operation 45 '%tmp_7 = fcmp_ogt  i32 %t2_1, i32 0'
ST_3 : Operation 45 [2/2] (2.20ns)   --->   "%tmp_7 = fcmp_ogt  i32 %t2_1, i32 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 45 'fcmp' 'tmp_7' <Predicate = (!tmp)> <Delay = 2.20> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.46>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln285 = or i5 %trunc_ln285, i5 1" [src/srcnn.cpp:285->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 46 'or' 'or_ln285' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln288 = zext i5 %or_ln285" [src/srcnn.cpp:288->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 47 'zext' 'zext_ln288' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln289_1 = bitcast i32 %t2_1" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 48 'bitcast' 'bitcast_ln289_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln289_1, i32 23, i32 30" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 49 'partselect' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln289_1 = trunc i32 %bitcast_ln289_1" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 50 'trunc' 'trunc_ln289_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.76ns)   --->   "%icmp_ln289_2 = icmp_ne  i8 %tmp_6, i8 255" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 51 'icmp' 'icmp_ln289_2' <Predicate = (!tmp)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.92ns)   --->   "%icmp_ln289_3 = icmp_eq  i23 %trunc_ln289_1, i23 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 52 'icmp' 'icmp_ln289_3' <Predicate = (!tmp)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln289_1)   --->   "%or_ln289_1 = or i1 %icmp_ln289_3, i1 %icmp_ln289_2" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 53 'or' 'or_ln289_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_ogt  i32 %t2_1, i32 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 54 'fcmp' 'tmp_7' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln289_1)   --->   "%and_ln289_1 = and i1 %or_ln289_1, i1 %tmp_7" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 55 'and' 'and_ln289_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln289_1 = select i1 %and_ln289_1, i32 %t2_1, i32 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 56 'select' 'select_ln289_1' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%outpix_addr_1 = getelementptr i32 %outpix, i64 0, i64 %zext_ln288" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 57 'getelementptr' 'outpix_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln289 = store i32 %select_ln289_1, i5 %outpix_addr_1" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 58 'store' 'store_ln289' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : [1/1] (0.57ns)   --->   Input mux for Operation 59 '%tmp_9 = fcmp_ogt  i32 %t2_2, i32 0'
ST_4 : Operation 59 [2/2] (2.20ns)   --->   "%tmp_9 = fcmp_ogt  i32 %t2_2, i32 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 59 'fcmp' 'tmp_9' <Predicate = (!tmp)> <Delay = 2.20> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.46>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln285_1 = or i5 %trunc_ln285, i5 2" [src/srcnn.cpp:285->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 60 'or' 'or_ln285_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln288_1 = zext i5 %or_ln285_1" [src/srcnn.cpp:288->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 61 'zext' 'zext_ln288_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln289_2 = bitcast i32 %t2_2" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 62 'bitcast' 'bitcast_ln289_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln289_2, i32 23, i32 30" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 63 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln289_2 = trunc i32 %bitcast_ln289_2" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 64 'trunc' 'trunc_ln289_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.76ns)   --->   "%icmp_ln289_4 = icmp_ne  i8 %tmp_8, i8 255" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 65 'icmp' 'icmp_ln289_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.92ns)   --->   "%icmp_ln289_5 = icmp_eq  i23 %trunc_ln289_2, i23 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 66 'icmp' 'icmp_ln289_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln289_2)   --->   "%or_ln289_2 = or i1 %icmp_ln289_5, i1 %icmp_ln289_4" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 67 'or' 'or_ln289_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/2] (2.78ns)   --->   "%tmp_9 = fcmp_ogt  i32 %t2_2, i32 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 68 'fcmp' 'tmp_9' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln289_2)   --->   "%and_ln289_2 = and i1 %or_ln289_2, i1 %tmp_9" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 69 'and' 'and_ln289_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln289_2 = select i1 %and_ln289_2, i32 %t2_2, i32 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 70 'select' 'select_ln289_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%outpix_addr_2 = getelementptr i32 %outpix, i64 0, i64 %zext_ln288_1" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 71 'getelementptr' 'outpix_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln289 = store i32 %select_ln289_2, i5 %outpix_addr_2" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 72 'store' 'store_ln289' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : [1/1] (0.57ns)   --->   Input mux for Operation 73 '%tmp_1 = fcmp_ogt  i32 %t2_3, i32 0'
ST_5 : Operation 73 [2/2] (2.20ns)   --->   "%tmp_1 = fcmp_ogt  i32 %t2_3, i32 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 73 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.20> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.46>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln286 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_85" [src/srcnn.cpp:286->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 74 'specpipeline' 'specpipeline_ln286' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln285 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/srcnn.cpp:285->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln285 = specloopname void @_ssdm_op_SpecLoopName, void @empty_103" [src/srcnn.cpp:285->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 76 'specloopname' 'specloopname_ln285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln285_2 = or i5 %trunc_ln285, i5 3" [src/srcnn.cpp:285->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 77 'or' 'or_ln285_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln288_2 = zext i5 %or_ln285_2" [src/srcnn.cpp:288->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 78 'zext' 'zext_ln288_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln289_3 = bitcast i32 %t2_3" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 79 'bitcast' 'bitcast_ln289_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln289_3, i32 23, i32 30" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 80 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln289_3 = trunc i32 %bitcast_ln289_3" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 81 'trunc' 'trunc_ln289_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.76ns)   --->   "%icmp_ln289_6 = icmp_ne  i8 %tmp_s, i8 255" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 82 'icmp' 'icmp_ln289_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.92ns)   --->   "%icmp_ln289_7 = icmp_eq  i23 %trunc_ln289_3, i23 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 83 'icmp' 'icmp_ln289_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln289_3)   --->   "%or_ln289_3 = or i1 %icmp_ln289_7, i1 %icmp_ln289_6" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 84 'or' 'or_ln289_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/2] (2.78ns)   --->   "%tmp_1 = fcmp_ogt  i32 %t2_3, i32 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 85 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln289_3)   --->   "%and_ln289_3 = and i1 %or_ln289_3, i1 %tmp_1" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 86 'and' 'and_ln289_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln289_3 = select i1 %and_ln289_3, i32 %t2_3, i32 0" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 87 'select' 'select_ln289_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%outpix_addr_3 = getelementptr i32 %outpix, i64 0, i64 %zext_ln288_2" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 88 'getelementptr' 'outpix_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.23ns)   --->   "%store_ln289 = store i32 %select_ln289_3, i5 %outpix_addr_3" [src/srcnn.cpp:289->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 89 'store' 'store_ln289' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln285 = br void %for.body71.i" [src/srcnn.cpp:285->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 90 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outpix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n2                      (alloca           ) [ 0100000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
n2_1                    (load             ) [ 0011000]
tmp                     (bitselect        ) [ 0111100]
br_ln285                (br               ) [ 0000000]
lshr_ln1                (partselect       ) [ 0000000]
zext_ln285_1            (zext             ) [ 0000000]
acc2_addr               (getelementptr    ) [ 0010000]
acc2_1_addr             (getelementptr    ) [ 0010000]
acc2_2_addr             (getelementptr    ) [ 0010000]
acc2_3_addr             (getelementptr    ) [ 0010000]
add_ln285               (add              ) [ 0000000]
store_ln285             (store            ) [ 0000000]
t2                      (load             ) [ 0001000]
t2_1                    (load             ) [ 0001100]
t2_2                    (load             ) [ 0101110]
t2_3                    (load             ) [ 0111111]
zext_ln285              (zext             ) [ 0000000]
trunc_ln285             (trunc            ) [ 0110111]
bitcast_ln289           (bitcast          ) [ 0000000]
tmp_2                   (partselect       ) [ 0000000]
trunc_ln289             (trunc            ) [ 0000000]
icmp_ln289              (icmp             ) [ 0000000]
icmp_ln289_1            (icmp             ) [ 0000000]
or_ln289                (or               ) [ 0000000]
tmp_5                   (fcmp             ) [ 0000000]
and_ln289               (and              ) [ 0000000]
select_ln289            (select           ) [ 0000000]
outpix_addr             (getelementptr    ) [ 0000000]
store_ln289             (store            ) [ 0000000]
or_ln285                (or               ) [ 0000000]
zext_ln288              (zext             ) [ 0000000]
bitcast_ln289_1         (bitcast          ) [ 0000000]
tmp_6                   (partselect       ) [ 0000000]
trunc_ln289_1           (trunc            ) [ 0000000]
icmp_ln289_2            (icmp             ) [ 0000000]
icmp_ln289_3            (icmp             ) [ 0000000]
or_ln289_1              (or               ) [ 0000000]
tmp_7                   (fcmp             ) [ 0000000]
and_ln289_1             (and              ) [ 0000000]
select_ln289_1          (select           ) [ 0000000]
outpix_addr_1           (getelementptr    ) [ 0000000]
store_ln289             (store            ) [ 0000000]
or_ln285_1              (or               ) [ 0000000]
zext_ln288_1            (zext             ) [ 0000000]
bitcast_ln289_2         (bitcast          ) [ 0000000]
tmp_8                   (partselect       ) [ 0000000]
trunc_ln289_2           (trunc            ) [ 0000000]
icmp_ln289_4            (icmp             ) [ 0000000]
icmp_ln289_5            (icmp             ) [ 0000000]
or_ln289_2              (or               ) [ 0000000]
tmp_9                   (fcmp             ) [ 0000000]
and_ln289_2             (and              ) [ 0000000]
select_ln289_2          (select           ) [ 0000000]
outpix_addr_2           (getelementptr    ) [ 0000000]
store_ln289             (store            ) [ 0000000]
specpipeline_ln286      (specpipeline     ) [ 0000000]
speclooptripcount_ln285 (speclooptripcount) [ 0000000]
specloopname_ln285      (specloopname     ) [ 0000000]
or_ln285_2              (or               ) [ 0000000]
zext_ln288_2            (zext             ) [ 0000000]
bitcast_ln289_3         (bitcast          ) [ 0000000]
tmp_s                   (partselect       ) [ 0000000]
trunc_ln289_3           (trunc            ) [ 0000000]
icmp_ln289_6            (icmp             ) [ 0000000]
icmp_ln289_7            (icmp             ) [ 0000000]
or_ln289_3              (or               ) [ 0000000]
tmp_1                   (fcmp             ) [ 0000000]
and_ln289_3             (and              ) [ 0000000]
select_ln289_3          (select           ) [ 0000000]
outpix_addr_3           (getelementptr    ) [ 0000000]
store_ln289             (store            ) [ 0000000]
br_ln285                (br               ) [ 0000000]
ret_ln0                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outpix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outpix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc2_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="acc2_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_85"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_103"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="n2_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n2/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="acc2_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="3" slack="0"/>
<pin id="68" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="acc2_1_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="3" slack="0"/>
<pin id="81" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_1_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="acc2_2_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="3" slack="0"/>
<pin id="94" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_2_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_2/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="acc2_3_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="3" slack="0"/>
<pin id="107" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_3_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="outpix_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln289/3 store_ln289/4 store_ln289/5 store_ln289/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="outpix_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_1/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="outpix_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_2/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="outpix_addr_3_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_3/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/2 tmp_7/3 tmp_9/4 tmp_1/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="6" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="n2_1_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n2_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="lshr_ln1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="6" slack="0"/>
<pin id="178" dir="0" index="2" bw="3" slack="0"/>
<pin id="179" dir="0" index="3" bw="4" slack="0"/>
<pin id="180" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln285_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln285_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln285_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln285/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln285_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="6" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln285_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="2"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln285/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln285_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="2"/>
<pin id="210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln285/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="bitcast_ln289_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln289/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="6" slack="0"/>
<pin id="218" dir="0" index="3" bw="6" slack="0"/>
<pin id="219" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln289_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln289/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln289_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln289_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="23" slack="0"/>
<pin id="236" dir="0" index="1" bw="23" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="or_ln289_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln289/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="and_ln289_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln289_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln289/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="or_ln285_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="1"/>
<pin id="262" dir="0" index="1" bw="5" slack="0"/>
<pin id="263" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln285/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln288_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln288/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="bitcast_ln289_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln289_1/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_6_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="0" index="3" bw="6" slack="0"/>
<pin id="278" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln289_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln289_1/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln289_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_2/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln289_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="23" slack="0"/>
<pin id="295" dir="0" index="1" bw="23" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_3/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="or_ln289_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln289_1/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="and_ln289_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_1/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln289_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="2"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln289_1/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln285_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="2"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln285_1/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln288_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln288_1/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="bitcast_ln289_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="3"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln289_2/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_8_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="0" index="3" bw="6" slack="0"/>
<pin id="337" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln289_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln289_2/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln289_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_4/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln289_5_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="23" slack="0"/>
<pin id="354" dir="0" index="1" bw="23" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_5/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_ln289_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln289_2/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="and_ln289_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_2/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln289_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="3"/>
<pin id="373" dir="0" index="2" bw="32" slack="0"/>
<pin id="374" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln289_2/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="or_ln285_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="3"/>
<pin id="380" dir="0" index="1" bw="5" slack="0"/>
<pin id="381" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln285_2/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln288_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln288_2/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="bitcast_ln289_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="4"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln289_3/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_s_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="6" slack="0"/>
<pin id="395" dir="0" index="3" bw="6" slack="0"/>
<pin id="396" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln289_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln289_3/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln289_6_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_6/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln289_7_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="23" slack="0"/>
<pin id="413" dir="0" index="1" bw="23" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_7/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="or_ln289_3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln289_3/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln289_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_3/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln289_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="4"/>
<pin id="432" dir="0" index="2" bw="32" slack="0"/>
<pin id="433" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln289_3/6 "/>
</bind>
</comp>

<comp id="437" class="1005" name="n2_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="n2 "/>
</bind>
</comp>

<comp id="444" class="1005" name="n2_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="2"/>
<pin id="446" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="n2_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="454" class="1005" name="acc2_addr_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="3" slack="1"/>
<pin id="456" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="acc2_addr "/>
</bind>
</comp>

<comp id="459" class="1005" name="acc2_1_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="1"/>
<pin id="461" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="acc2_1_addr "/>
</bind>
</comp>

<comp id="464" class="1005" name="acc2_2_addr_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="1"/>
<pin id="466" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="acc2_2_addr "/>
</bind>
</comp>

<comp id="469" class="1005" name="acc2_3_addr_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="1"/>
<pin id="471" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="acc2_3_addr "/>
</bind>
</comp>

<comp id="474" class="1005" name="t2_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t2 "/>
</bind>
</comp>

<comp id="481" class="1005" name="t2_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t2_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="t2_2_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="2"/>
<pin id="490" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="t2_2 "/>
</bind>
</comp>

<comp id="495" class="1005" name="t2_3_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="3"/>
<pin id="497" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="t2_3 "/>
</bind>
</comp>

<comp id="502" class="1005" name="trunc_ln285_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="1"/>
<pin id="504" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln285 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="157"><net_src comp="71" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="164" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="164" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="188"><net_src comp="175" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="197"><net_src comp="164" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="227"><net_src comp="211" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="214" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="224" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="228" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="153" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="260" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="270" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="273" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="283" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="287" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="153" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="28" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="318"><net_src comp="311" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="32" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="345"><net_src comp="329" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="332" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="342" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="38" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="346" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="153" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="28" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="377"><net_src comp="370" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="382"><net_src comp="58" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="32" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="34" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="404"><net_src comp="388" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="391" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="36" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="401" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="38" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="405" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="153" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="28" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="436"><net_src comp="429" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="440"><net_src comp="60" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="443"><net_src comp="437" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="447"><net_src comp="164" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="453"><net_src comp="167" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="64" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="462"><net_src comp="77" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="467"><net_src comp="90" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="472"><net_src comp="103" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="477"><net_src comp="71" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="480"><net_src comp="474" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="484"><net_src comp="84" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="491"><net_src comp="97" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="494"><net_src comp="488" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="498"><net_src comp="110" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="505"><net_src comp="208" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="378" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outpix | {3 4 5 6 }
 - Input state : 
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_1 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_2 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		n2_1 : 1
		tmp : 2
		br_ln285 : 3
		lshr_ln1 : 2
		zext_ln285_1 : 3
		acc2_addr : 4
		t2 : 5
		acc2_1_addr : 4
		t2_1 : 5
		acc2_2_addr : 4
		t2_2 : 5
		acc2_3_addr : 4
		t2_3 : 5
		add_ln285 : 2
		store_ln285 : 3
	State 2
		tmp_5 : 1
	State 3
		tmp_2 : 1
		trunc_ln289 : 1
		icmp_ln289 : 2
		icmp_ln289_1 : 2
		or_ln289 : 3
		and_ln289 : 3
		select_ln289 : 3
		outpix_addr : 1
		store_ln289 : 4
	State 4
		tmp_6 : 1
		trunc_ln289_1 : 1
		icmp_ln289_2 : 2
		icmp_ln289_3 : 2
		or_ln289_1 : 3
		and_ln289_1 : 3
		select_ln289_1 : 3
		outpix_addr_1 : 1
		store_ln289 : 4
	State 5
		tmp_8 : 1
		trunc_ln289_2 : 1
		icmp_ln289_4 : 2
		icmp_ln289_5 : 2
		or_ln289_2 : 3
		and_ln289_2 : 3
		select_ln289_2 : 3
		outpix_addr_2 : 1
		store_ln289 : 4
	State 6
		tmp_s : 1
		trunc_ln289_3 : 1
		icmp_ln289_6 : 2
		icmp_ln289_7 : 2
		or_ln289_3 : 3
		and_ln289_3 : 3
		select_ln289_3 : 3
		outpix_addr_3 : 1
		store_ln289 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln289_fu_228   |    0    |    15   |
|          |  icmp_ln289_1_fu_234  |    0    |    30   |
|          |  icmp_ln289_2_fu_287  |    0    |    15   |
|   icmp   |  icmp_ln289_3_fu_293  |    0    |    30   |
|          |  icmp_ln289_4_fu_346  |    0    |    15   |
|          |  icmp_ln289_5_fu_352  |    0    |    30   |
|          |  icmp_ln289_6_fu_405  |    0    |    15   |
|          |  icmp_ln289_7_fu_411  |    0    |    30   |
|----------|-----------------------|---------|---------|
|          |  select_ln289_fu_252  |    0    |    32   |
|  select  | select_ln289_1_fu_311 |    0    |    32   |
|          | select_ln289_2_fu_370 |    0    |    32   |
|          | select_ln289_3_fu_429 |    0    |    32   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln285_fu_193   |    0    |    13   |
|----------|-----------------------|---------|---------|
|          |    or_ln289_fu_240    |    0    |    2    |
|          |    or_ln285_fu_260    |    0    |    0    |
|          |   or_ln289_1_fu_299   |    0    |    2    |
|    or    |   or_ln285_1_fu_319   |    0    |    0    |
|          |   or_ln289_2_fu_358   |    0    |    2    |
|          |   or_ln285_2_fu_378   |    0    |    0    |
|          |   or_ln289_3_fu_417   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    and_ln289_fu_246   |    0    |    2    |
|    and   |   and_ln289_1_fu_305  |    0    |    2    |
|          |   and_ln289_2_fu_364  |    0    |    2    |
|          |   and_ln289_3_fu_423  |    0    |    2    |
|----------|-----------------------|---------|---------|
|   fcmp   |       grp_fu_153      |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_167      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    lshr_ln1_fu_175    |    0    |    0    |
|          |      tmp_2_fu_214     |    0    |    0    |
|partselect|      tmp_6_fu_273     |    0    |    0    |
|          |      tmp_8_fu_332     |    0    |    0    |
|          |      tmp_s_fu_391     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  zext_ln285_1_fu_185  |    0    |    0    |
|          |   zext_ln285_fu_204   |    0    |    0    |
|   zext   |   zext_ln288_fu_265   |    0    |    0    |
|          |  zext_ln288_1_fu_324  |    0    |    0    |
|          |  zext_ln288_2_fu_383  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   trunc_ln285_fu_208  |    0    |    0    |
|          |   trunc_ln289_fu_224  |    0    |    0    |
|   trunc  |  trunc_ln289_1_fu_283 |    0    |    0    |
|          |  trunc_ln289_2_fu_342 |    0    |    0    |
|          |  trunc_ln289_3_fu_401 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   337   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|acc2_1_addr_reg_459|    3   |
|acc2_2_addr_reg_464|    3   |
|acc2_3_addr_reg_469|    3   |
| acc2_addr_reg_454 |    3   |
|    n2_1_reg_444   |    6   |
|     n2_reg_437    |    6   |
|    t2_1_reg_481   |   32   |
|    t2_2_reg_488   |   32   |
|    t2_3_reg_495   |   32   |
|     t2_reg_474    |   32   |
|    tmp_reg_450    |    1   |
|trunc_ln285_reg_502|    5   |
+-------------------+--------+
|       Total       |   158  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_71 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_84 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_97 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_110 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_123 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_123 |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_153    |  p0  |   5  |  32  |   160  ||    26   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   332  ||  3.332  ||   102   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   337  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   102  |
|  Register |    -   |   158  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   158  |   439  |
+-----------+--------+--------+--------+
