clk_25MHz_clk_wiz.v,verilog,xil_defaultlib,../../../../my_spi_debug.gen/sources_1/ip/clk_25MHz/clk_25MHz_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../../../../XilinxSoftware/2025.1/Vivado/data/rsb/busdef"incdir="../../../ipstatic"
clk_25MHz.v,verilog,xil_defaultlib,../../../../my_spi_debug.gen/sources_1/ip/clk_25MHz/clk_25MHz.v,incdir="../../../ipstatic"incdir="../../../../../../XilinxSoftware/2025.1/Vivado/data/rsb/busdef"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
