<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 286.934 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;firmware/my_prj.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5583]" key="HLS 207-5583" tag="" content="&apos;#pragma HLS unroll&apos; can only be applied inside loop body (firmware/my_prj.cpp:9:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;firmware/BDT.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 8.46 seconds. CPU system time: 1.76 seconds. Elapsed time: 10.8 seconds; current allocated memory: 287.910 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,192 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 31,238 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 7,815 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 6,823 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 6,097 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,824 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,725 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,725 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,725 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,702 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,642 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,642 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,642 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,642 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,663 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,609 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/bspanu/hackathon/conifer/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-386]" key="HLS 214-386" tag="" content="A depth specification is required for MAXI interface port &apos;x&apos; for cosimulation. (firmware/my_prj.cpp:25:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-386]" key="HLS 214-386" tag="" content="A depth specification is required for MAXI interface port &apos;score&apos; for cosimulation. (firmware/my_prj.cpp:25:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_18 (.41)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:26:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_17 (.42)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:25:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_16 (.43)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:24:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_15 (.44)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:23:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_14 (.45)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:22:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_13 (.46)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:21:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_12 (.47)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:20:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_11 (.48)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:19:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_10 (.49)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:18:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_9 (.50)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:17:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_8 (.51)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:16:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_7 (.52)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:15:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_6 (.53)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:14:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_5 (.54)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:13:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_4 (.55)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:12:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_3 (.56)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:11:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_2 (.57)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:10:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_1 (.58)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:9:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;tree_0_0 (.59)&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (firmware/BDT.cpp:8:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_0 (.59)&apos; (firmware/parameters.h:26:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_1 (.58)&apos; (firmware/parameters.h:34:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_2 (.57)&apos; (firmware/parameters.h:42:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_3 (.56)&apos; (firmware/parameters.h:50:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_4 (.55)&apos; (firmware/parameters.h:58:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_5 (.54)&apos; (firmware/parameters.h:66:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_6 (.53)&apos; (firmware/parameters.h:74:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_7 (.52)&apos; (firmware/parameters.h:82:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_8 (.51)&apos; (firmware/parameters.h:90:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_9 (.50)&apos; (firmware/parameters.h:98:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_10 (.49)&apos; (firmware/parameters.h:106:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_11 (.48)&apos; (firmware/parameters.h:114:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_12 (.47)&apos; (firmware/parameters.h:122:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_13 (.46)&apos; (firmware/parameters.h:130:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_14 (.45)&apos; (firmware/parameters.h:138:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_15 (.44)&apos; (firmware/parameters.h:146:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_16 (.43)&apos; (firmware/parameters.h:154:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_17 (.42)&apos; (firmware/parameters.h:162:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;tree_0_18 (.41)&apos; (firmware/parameters.h:170:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_20_1&apos; is marked as complete unroll implied by the pipeline pragma (firmware/my_prj.cpp:20:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_152_1&apos; is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:152:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Reduce&apos; is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:145:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_119_1&apos; is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:119:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Activate&apos; is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:97:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Compare&apos; is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:84:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_14_1&apos; is marked as complete unroll implied by the pipeline pragma (firmware/my_prj.cpp:14:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_20_1&apos; (firmware/my_prj.cpp:20:20) in function &apos;copy_output&apos; completely with a factor of 1 (firmware/my_prj.cpp:19:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_152_1&apos; (firmware/BDT.h:152:23) in function &apos;BDT::BDT&lt;19, 2, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&apos; completely with a factor of 1 (firmware/BDT.h:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Reduce&apos; (firmware/BDT.h:145:5) in function &apos;BDT::BDT&lt;19, 2, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&apos; completely with a factor of 1 (firmware/BDT.h:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;18, 17, 9, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 9 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;18, 17, 9, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 17 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;18, 17, 9, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 17 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;17, 23, 12, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 12 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;17, 23, 12, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 23 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;17, 23, 12, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 23 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;16, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 15 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;16, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 29 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;16, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 29 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;15, 17, 9, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 9 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;15, 17, 9, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 17 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;15, 17, 9, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 17 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;14, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 15 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;14, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 29 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;14, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 29 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;13, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 16 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;13, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;13, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;12, 27, 14, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 14 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;12, 27, 14, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 27 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;12, 27, 14, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 27 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;11, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 16 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;11, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;11, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;10, 23, 12, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 12 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;10, 23, 12, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 23 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;10, 23, 12, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 23 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;9, 25, 13, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 13 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;9, 25, 13, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 25 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;9, 25, 13, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 25 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;8, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 15 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;8, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 29 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;8, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 29 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;7, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 15 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;7, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 29 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;7, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 29 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;6, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 16 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;6, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;6, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;5, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 16 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;5, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;5, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;4, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 15 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;4, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 29 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;4, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 29 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;3, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 16 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;3, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;3, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;2, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 16 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;2, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;2, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;1, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 16 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;1, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;1, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_119_1&apos; (firmware/BDT.h:119:23) in function &apos;BDT::Tree&lt;0, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 16 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Activate&apos; (firmware/BDT.h:97:15) in function &apos;BDT::Tree&lt;0, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Compare&apos; (firmware/BDT.h:84:11) in function &apos;BDT::Tree&lt;0, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos; completely with a factor of 31 (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_14_1&apos; (firmware/my_prj.cpp:14:20) in function &apos;copy_input&apos; completely with a factor of 10 (firmware/my_prj.cpp:13:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::operator()(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*) const&apos; into &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*) (.115)&apos; (firmware/BDT.cpp:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::operator()(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*) const (.96.152)&apos; into &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; (firmware/BDT.cpp:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;0, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;1, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;2, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;3, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;4, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;5, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;6, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;7, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;8, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;9, 25, 13, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;10, 23, 12, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;11, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;12, 27, 14, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;13, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;14, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;15, 17, 9, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;16, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;17, 23, 12, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;$_0::__invoke(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::Tree&lt;18, 17, 9, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, bool (*)(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)) const&apos; (firmware/BDT.h:56:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator()(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;) (.42.51)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 2, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;) (.76)&apos; (firmware/BDT.h:22:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 2, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;) (.76)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;) (.83)&apos; (firmware/BDT.h:22:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator()(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;) (.42.51)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;) (.83)&apos; (firmware/BDT.h:22:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator()(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;) (.42.51)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (firmware/BDT.h:22:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 16, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (firmware/BDT.h:22:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator()(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;) (.42.51)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 16, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (firmware/BDT.h:22:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 2, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;) (.76)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 3, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (firmware/BDT.h:22:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 3, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (firmware/BDT.h:22:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator()(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;) (.42.51)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 3, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (firmware/BDT.h:22:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 16, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 19, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (firmware/BDT.h:22:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 3, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 19, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (firmware/BDT.h:22:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator()(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;) (.42.51)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 19, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (firmware/BDT.h:22:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;BDT::BDT&lt;19, 2, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*) const&apos; into &apos;my_prj_accelerator(int, int&amp;, int&amp;, float*, float*)&apos; (firmware/my_prj.cpp:25:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;copy_output(int, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, float*)&apos; into &apos;my_prj_accelerator(int, int&amp;, int&amp;, float*, float*)&apos; (firmware/my_prj.cpp:25:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_18.41.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:170:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_18.41.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:170:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_18.41.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:170:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_18.41.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:170:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_18.41.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:170:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_18.41.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:170:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_17.42.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:162:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_17.42.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:162:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_17.42.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:162:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_17.42.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:162:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_17.42.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:162:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_17.42.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:162:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_16.43.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:154:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_16.43.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:154:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_16.43.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:154:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_16.43.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:154:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_16.43.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:154:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_16.43.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:154:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_15.44.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:146:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_15.44.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:146:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_15.44.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:146:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_15.44.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:146:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_15.44.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:146:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_15.44.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:146:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_14.45.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_14.45.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_14.45.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_14.45.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_14.45.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_14.45.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_13.46.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:130:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_13.46.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:130:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_13.46.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:130:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_13.46.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:130:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_13.46.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:130:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_13.46.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:130:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_12.47.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:122:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_12.47.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:122:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_12.47.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:122:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_12.47.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:122:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_12.47.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:122:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_12.47.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:122:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_11.48.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:114:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_11.48.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:114:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_11.48.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:114:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_11.48.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:114:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_11.48.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:114:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_11.48.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:114:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_10.49.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:106:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_10.49.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:106:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_10.49.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:106:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_10.49.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:106:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_10.49.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:106:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL9tree_0_10.49.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:106:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_9.50.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:98:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_9.50.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:98:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_9.50.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:98:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_9.50.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:98:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_9.50.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:98:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_9.50.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:98:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_8.51.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:90:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_8.51.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:90:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_8.51.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:90:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_8.51.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:90:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_8.51.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:90:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_8.51.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:90:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_7.52.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_7.52.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_7.52.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_7.52.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_7.52.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_7.52.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_6.53.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:74:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_6.53.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:74:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_6.53.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:74:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_6.53.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:74:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_6.53.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:74:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_6.53.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:74:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_5.54.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:66:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_5.54.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:66:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_5.54.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:66:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_5.54.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:66:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_5.54.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:66:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_5.54.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:66:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_4.55.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_4.55.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_4.55.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_4.55.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_4.55.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_4.55.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_3.56.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:50:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_3.56.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:50:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_3.56.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:50:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_3.56.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:50:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_3.56.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:50:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_3.56.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:50:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_2.57.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:42:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_2.57.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:42:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_2.57.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:42:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_2.57.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:42:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_2.57.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:42:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_2.57.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:42:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_1.58.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:34:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_1.58.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:34:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_1.58.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:34:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_1.58.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:34:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_1.58.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:34:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_1.58.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:34:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_0.59.parent&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:26:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_0.59.children_right&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:26:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_0.59.children_left&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:26:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_0.59.value&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:26:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_0.59.threshold&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:26:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8tree_0_0.59.feature&apos;: Complete partitioning on dimension 1. (firmware/parameters.h:26:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;value_leaf&apos;: Complete partitioning on dimension 1. (firmware/BDT.h:76:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;scores.i&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/BDT.h:139:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 10 and bit width 32 has been inferred on bundle &apos;gmem0&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (firmware/my_prj.cpp:15:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of variable length and bit width 32 in loop &apos;VITIS_LOOP_36_1&apos;(firmware/my_prj.cpp:36:20) has been inferred on bundle &apos;gmem0&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (firmware/my_prj.cpp:36:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 7.2 seconds. CPU system time: 1.09 seconds. Elapsed time: 10.81 seconds; current allocated memory: 295.379 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 295.379 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 299.375 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;&apos; into &apos;BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 19, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;&apos; (firmware/BDT.h:31-&gt;firmware/BDT.h:31-&gt;firmware/BDT.h:31) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;BDT::BDT&lt;19, 2, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::tree_scores&apos; into &apos;my_prj_accelerator&apos; (firmware/BDT.h:142-&gt;firmware/my_prj.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 19, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;&apos; into &apos;my_prj_accelerator&apos; (firmware/BDT.h:149-&gt;firmware/my_prj.cpp:41) automatically." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="firmware/my_prj.cpp:21: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 1 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 302.719 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;x_int&apos; (firmware/my_prj.cpp:38) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;&apos; into &apos;BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 19, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;&apos; (firmware/BDT.h:31-&gt;firmware/BDT.h:31-&gt;firmware/BDT.h:31) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;BDT::BDT&lt;19, 2, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::tree_scores&apos; into &apos;my_prj_accelerator&apos; (firmware/BDT.h:142-&gt;firmware/my_prj.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;BDT::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 19, BDT::OpAdd&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;&apos; into &apos;my_prj_accelerator&apos; (firmware/BDT.h:149-&gt;firmware/my_prj.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (firmware/my_prj.cpp:37:9) to (firmware/my_prj.cpp:36:20) in function &apos;my_prj_accelerator&apos;... converting 10 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock to (firmware/my_prj.cpp:17:1) in function &apos;copy_input&apos;... converting 61 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock to (firmware/BDT.h:125:3) in function &apos;BDT::Tree&lt;9, 25, 13, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock to (firmware/BDT.h:125:3) in function &apos;BDT::Tree&lt;4, 29, 15, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock to (firmware/BDT.h:125:3) in function &apos;BDT::Tree&lt;3, 31, 16, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (firmware/BDT.h:89:35) to (firmware/BDT.h:125:3) in function &apos;BDT::Tree&lt;15, 17, 9, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock to (firmware/BDT.h:125:3) in function &apos;BDT::Tree&lt;12, 27, 14, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock to (firmware/BDT.h:125:3) in function &apos;BDT::Tree&lt;10, 23, 12, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; [10], ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::decision_function&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;my_prj_accelerator&apos; (firmware/my_prj.cpp:25)...35 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.64 seconds; current allocated memory: 333.539 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.29 seconds; current allocated memory: 527.738 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;my_prj_accelerator&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.18&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.17&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.7&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.6&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.5&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.4&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.3&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.2&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.1&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.16&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.15&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.14&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.13&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.12&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.11&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.10&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.9&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.8&apos; to &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;copy_input&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;copy_input&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;copy_input&apos; (function &apos;copy_input&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation (&apos;gmem0_addr_read_9&apos;, firmware/my_prj.cpp:15) on port &apos;gmem0&apos; (firmware/my_prj.cpp:15) and bus read operation (&apos;gmem0_addr_read&apos;, firmware/my_prj.cpp:15) on port &apos;gmem0&apos; (firmware/my_prj.cpp:15)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;copy_input&apos; (function &apos;copy_input&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;gmem0_addr_read_9&apos;, firmware/my_prj.cpp:15) on port &apos;gmem0&apos; (firmware/my_prj.cpp:15) and bus read operation (&apos;gmem0_addr_read&apos;, firmware/my_prj.cpp:15) on port &apos;gmem0&apos; (firmware/my_prj.cpp:15)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;copy_input&apos; (function &apos;copy_input&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;gmem0_addr_read_9&apos;, firmware/my_prj.cpp:15) on port &apos;gmem0&apos; (firmware/my_prj.cpp:15) and bus read operation (&apos;gmem0_addr_read&apos;, firmware/my_prj.cpp:15) on port &apos;gmem0&apos; (firmware/my_prj.cpp:15)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;copy_input&apos; (function &apos;copy_input&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;gmem0_addr_read_9&apos;, firmware/my_prj.cpp:15) on port &apos;gmem0&apos; (firmware/my_prj.cpp:15) and bus read operation (&apos;gmem0_addr_read&apos;, firmware/my_prj.cpp:15) on port &apos;gmem0&apos; (firmware/my_prj.cpp:15)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;copy_input&apos; (function &apos;copy_input&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus read operation (&apos;gmem0_addr_read_9&apos;, firmware/my_prj.cpp:15) on port &apos;gmem0&apos; (firmware/my_prj.cpp:15) and bus read operation (&apos;gmem0_addr_read&apos;, firmware/my_prj.cpp:15) on port &apos;gmem0&apos; (firmware/my_prj.cpp:15)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;copy_input&apos; (function &apos;copy_input&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between bus read operation (&apos;gmem0_addr_read_9&apos;, firmware/my_prj.cpp:15) on port &apos;gmem0&apos; (firmware/my_prj.cpp:15) and bus read operation (&apos;gmem0_addr_read&apos;, firmware/my_prj.cpp:15) on port &apos;gmem0&apos; (firmware/my_prj.cpp:15)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 10, Depth = 34, function &apos;copy_input&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (3.853 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;copy_input&apos; consists of the following:
	&apos;ashr&apos; operation 54 bit (&apos;ashr_ln15&apos;, firmware/my_prj.cpp:15) [58]  (3.853 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.36 seconds; current allocated memory: 532.957 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 533.270 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.18&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 534.488 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 534.688 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.17&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 535.852 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 535.875 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 536.957 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 537.074 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 538.137 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 538.262 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 539.242 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 539.484 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 540.523 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 540.535 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 541.680 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 541.840 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 4, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 542.711 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 542.953 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 544.043 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 544.141 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.188 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 545.246 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.16&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 4, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 546.012 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 546.230 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.15&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 547.215 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 547.391 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.14&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 548.395 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 548.551 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.13&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 549.438 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 549.711 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 550.695 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 550.906 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.11&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 4, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 551.859 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 551.859 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.10&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 4, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 552.746 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 552.980 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 4, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 553.719 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 553.887 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 4, function &apos;decision_function&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, ap_fixed&lt;18, 8, 5, 3, 0&gt; &gt;.8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 554.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 554.746 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;my_prj_accelerator&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_36_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;my_prj_accelerator&apos; (loop &apos;VITIS_LOOP_36_1&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos; and bus request operation (&apos;empty_27&apos;, firmware/my_prj.cpp:36) on port &apos;gmem0&apos; (firmware/my_prj.cpp:36)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 11 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 12 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 13 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 14 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 15 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 16 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 17 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 18 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 19 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;my_prj_accelerator&apos; (loop &apos;VITIS_LOOP_36_1&apos;): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos; and bus request operation (&apos;empty_27&apos;, firmware/my_prj.cpp:36) on port &apos;gmem0&apos; (firmware/my_prj.cpp:36)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 21 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 22 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 23 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 24 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 25 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 26 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 27 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 28 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 29 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;my_prj_accelerator&apos; (loop &apos;VITIS_LOOP_36_1&apos;): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos; and bus request operation (&apos;empty_27&apos;, firmware/my_prj.cpp:36) on port &apos;gmem0&apos; (firmware/my_prj.cpp:36)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 31 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 32 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 33 is infeasible due to multiple pipeline iteration latency = 34 and incompatible II = 10 of &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;my_prj_accelerator&apos; (loop &apos;VITIS_LOOP_36_1&apos;): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 1) between &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos; and bus request operation (&apos;empty_27&apos;, firmware/my_prj.cpp:36) on port &apos;gmem0&apos; (firmware/my_prj.cpp:36)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;my_prj_accelerator&apos; (loop &apos;VITIS_LOOP_36_1&apos;): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between bus response operation (&apos;empty_28&apos;, firmware/my_prj.cpp:44) on port &apos;gmem0&apos; (firmware/my_prj.cpp:44) and &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;my_prj_accelerator&apos; (loop &apos;VITIS_LOOP_36_1&apos;): Unable to enforce a carried dependence constraint (II = 54, distance = 1, offset = 1) between bus response operation (&apos;empty_28&apos;, firmware/my_prj.cpp:44) on port &apos;gmem0&apos; (firmware/my_prj.cpp:44) and &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;my_prj_accelerator&apos; (loop &apos;VITIS_LOOP_36_1&apos;): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1) between bus response operation (&apos;empty_28&apos;, firmware/my_prj.cpp:44) on port &apos;gmem0&apos; (firmware/my_prj.cpp:44) and &apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 56, Depth = 58, loop &apos;VITIS_LOOP_36_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (3.853 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;my_prj_accelerator&apos; consists of the following:
	&apos;call&apos; operation 180 bit (&apos;call_ret&apos;, firmware/my_prj.cpp:40) to &apos;copy_input&apos; [55]  (3.853 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 557.145 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 557.164 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;copy_input&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;copy_input&apos; pipeline &apos;copy_input&apos; pipeline type &apos;function pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ashr_54ns_11ns_54_7_1&apos;: 10 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fpext_32ns_64_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;shl_18ns_11ns_18_2_1&apos;: 10 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;copy_input&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 561.695 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_33_4_12_1_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 573.180 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;sparsemux_33_4_12_1_0&apos; is changed to &apos;sparsemux_33_4_12_1_0_x&apos; due to conflict." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_33_4_12_1_0_x&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 575.957 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_33_4_11_1_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 578.730 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;sparsemux_33_4_11_1_0&apos; is changed to &apos;sparsemux_33_4_11_1_0_x&apos; due to conflict." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_33_4_11_1_0_x&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 581.473 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_31_4_12_1_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 584.250 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;sparsemux_33_4_11_1_0&apos; is changed to &apos;sparsemux_33_4_11_1_0_x0&apos; due to conflict." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_33_4_11_1_0_x0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 587.070 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;sparsemux_33_4_11_1_0&apos; is changed to &apos;sparsemux_33_4_11_1_0_x1&apos; due to conflict." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_33_4_11_1_0_x1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 589.824 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_31_4_11_1_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 592.840 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;sparsemux_31_4_11_1_0&apos; is changed to &apos;sparsemux_31_4_11_1_0_x&apos; due to conflict." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_31_4_11_1_0_x&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 596.113 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_27_4_11_1_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 599.484 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_25_4_11_1_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 602.512 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;sparsemux_33_4_11_1_0&apos; is changed to &apos;sparsemux_33_4_11_1_0_x2&apos; due to conflict." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_33_4_11_1_0_x2&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 605.309 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_29_4_11_1_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 608.188 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;sparsemux_33_4_11_1_0&apos; is changed to &apos;sparsemux_33_4_11_1_0_x3&apos; due to conflict." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_33_4_11_1_0_x3&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 611.496 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;sparsemux_31_4_11_1_0&apos; is changed to &apos;sparsemux_31_4_11_1_0_x0&apos; due to conflict." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_31_4_11_1_0_x0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 614.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_19_4_11_1_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 618.055 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;sparsemux_31_4_11_1_0&apos; is changed to &apos;sparsemux_31_4_11_1_0_x1&apos; due to conflict." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_31_4_11_1_0_x1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 620.930 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;sparsemux_25_4_11_1_0&apos; is changed to &apos;sparsemux_25_4_11_1_0_x&apos; due to conflict." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_25_4_11_1_0_x&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 623.445 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;sparsemux_19_4_11_1_0&apos; is changed to &apos;sparsemux_19_4_11_1_0_x&apos; due to conflict." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_19_4_11_1_0_x&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 626.516 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;my_prj_accelerator&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;my_prj_accelerator/gmem0&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;my_prj_accelerator/N&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;my_prj_accelerator/n_f&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;my_prj_accelerator/n_c&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;my_prj_accelerator/x&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;my_prj_accelerator/score&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;my_prj_accelerator&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;N&apos;, &apos;n_f&apos;, &apos;n_c&apos;, &apos;x&apos;, &apos;score&apos; and &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;my_prj_accelerator&apos; is 5458 from HDL expression: (((1&apos;b1 == ap_CS_fsm_pp0_stage31) &amp; (1&apos;b0 == ap_block_pp0_stage31_11001_ignoreCallOp138)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage30) &amp; (1&apos;b0 == ap_block_pp0_stage30_11001_ignoreCallOp137)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage29) &amp; (1&apos;b0 == ap_block_pp0_stage29_11001_ignoreCallOp136)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage28) &amp; (1&apos;b0 == ap_block_pp0_stage28_11001_ignoreCallOp135)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage27) &amp; (1&apos;b0 == ap_block_pp0_stage27_11001_ignoreCallOp134)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage26) &amp; (1&apos;b0 == ap_block_pp0_stage26_11001_ignoreCallOp133)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage25) &amp; (1&apos;b0 == ap_block_pp0_stage25_11001_ignoreCallOp132)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage24) &amp; (1&apos;b0 == ap_block_pp0_stage24_11001_ignoreCallOp131)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage23) &amp; (1&apos;b0 == ap_block_pp0_stage23_11001_ignoreCallOp130)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage22) &amp; (1&apos;b0 == ap_block_pp0_stage22_11001_ignoreCallOp129)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage11) &amp; (1&apos;b0 == ap_block_pp0_stage11_11001_ignoreCallOp118)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage10) 
    &amp; (1&apos;b0 == ap_block_pp0_stage10_11001_ignoreCallOp117)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage9) &amp; (1&apos;b0 == ap_block_pp0_stage9_11001_ignoreCallOp116)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage8) &amp; (1&apos;b0 == ap_block_pp0_stage8_11001_ignoreCallOp115)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage7) &amp; (1&apos;b0 == ap_block_pp0_stage7_11001_ignoreCallOp114)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage6) &amp; (1&apos;b0 == ap_block_pp0_stage6_11001_ignoreCallOp113)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage5) &amp; (1&apos;b0 == ap_block_pp0_stage5_11001_ignoreCallOp112)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage3) &amp; (1&apos;b0 == ap_block_pp0_stage3_11001_ignoreCallOp110)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage2) &amp; (1&apos;b0 == ap_block_pp0_stage2_11001_ignoreCallOp109)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage35) &amp; (1&apos;b0 == ap_block_pp0_stage35_11001_ignoreCallOp142)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage21) &amp; (1&apos;b0 == ap_block_pp0_stage21_11001_ignoreCallOp128)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage20) &amp; (1&apos;b0 == ap_block_pp0_stage20_11001_ignoreCallOp127)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage19) &amp; (1&apos;b0 == ap_block_pp0_stage19_11001_ignoreCallOp126)) 
    | ((1&apos;b1 == ap_CS_fsm_pp0_stage18) &amp; (1&apos;b0 == ap_block_pp0_stage18_11001_ignoreCallOp125)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage17) &amp; (1&apos;b0 == ap_block_pp0_stage17_11001_ignoreCallOp124)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage16) &amp; (1&apos;b0 == ap_block_pp0_stage16_11001_ignoreCallOp123)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage15) &amp; (1&apos;b0 == ap_block_pp0_stage15_11001_ignoreCallOp122)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage14) &amp; (1&apos;b0 == ap_block_pp0_stage14_11001_ignoreCallOp121)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage13) &amp; (1&apos;b0 == ap_block_pp0_stage13_11001_ignoreCallOp120)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage12) &amp; (1&apos;b0 == ap_block_pp0_stage12_11001_ignoreCallOp119)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage4) &amp; (1&apos;b0 == ap_block_pp0_stage4_11001_ignoreCallOp111)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage34) &amp; (1&apos;b0 == ap_block_pp0_stage34_11001_ignoreCallOp141)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage33) &amp; (1&apos;b0 == ap_block_pp0_stage33_11001_ignoreCallOp140)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage32) &amp; (1&apos;b0 == ap_block_pp0_stage32_11001_ignoreCallOp139)))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;lshr_64ns_32ns_64_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;shl_64ns_32ns_64_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;my_prj_accelerator&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 628.977 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 634.902 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 641.379 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for my_prj_accelerator." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for my_prj_accelerator." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 259.54 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 23.8 seconds. CPU system time: 3.4 seconds. Elapsed time: 30.37 seconds; current allocated memory: 354.730 MB." resolution=""/>
</Messages>
