command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4249441	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_op_addl_A0_seg_0.c								
ANR	4249442	Function	gen_op_addl_A0_seg	1:0:0:379							
ANR	4249443	FunctionDef	"gen_op_addl_A0_seg (DisasContext * s , int reg)"		4249442	0					
ANR	4249444	CompoundStatement		3:0:65:379	4249442	0					
ANR	4249445	ExpressionStatement	"tcg_gen_ld_tl ( cpu_tmp0 , cpu_env , offsetof ( CPUX86State , segs [ reg ] . base ) )"	5:4:72:143	4249442	0	True				
ANR	4249446	CallExpression	"tcg_gen_ld_tl ( cpu_tmp0 , cpu_env , offsetof ( CPUX86State , segs [ reg ] . base ) )"		4249442	0					
ANR	4249447	Callee	tcg_gen_ld_tl		4249442	0					
ANR	4249448	Identifier	tcg_gen_ld_tl		4249442	0					
ANR	4249449	ArgumentList	cpu_tmp0		4249442	1					
ANR	4249450	Argument	cpu_tmp0		4249442	0					
ANR	4249451	Identifier	cpu_tmp0		4249442	0					
ANR	4249452	Argument	cpu_env		4249442	1					
ANR	4249453	Identifier	cpu_env		4249442	0					
ANR	4249454	Argument	"offsetof ( CPUX86State , segs [ reg ] . base )"		4249442	2					
ANR	4249455	CallExpression	"offsetof ( CPUX86State , segs [ reg ] . base )"		4249442	0					
ANR	4249456	Callee	offsetof		4249442	0					
ANR	4249457	Identifier	offsetof		4249442	0					
ANR	4249458	ArgumentList	CPUX86State		4249442	1					
ANR	4249459	Argument	CPUX86State		4249442	0					
ANR	4249460	Identifier	CPUX86State		4249442	0					
ANR	4249461	Argument	segs [ reg ] . base		4249442	1					
ANR	4249462	MemberAccess	segs [ reg ] . base		4249442	0					
ANR	4249463	ArrayIndexing	segs [ reg ]		4249442	0					
ANR	4249464	Identifier	segs		4249442	0					
ANR	4249465	Identifier	reg		4249442	1					
ANR	4249466	Identifier	base		4249442	1					
ANR	4249467	IfStatement	if ( CODE64 ( s ) )		4249442	1					
ANR	4249468	Condition	CODE64 ( s )	7:8:154:162	4249442	0	True				
ANR	4249469	CallExpression	CODE64 ( s )		4249442	0					
ANR	4249470	Callee	CODE64		4249442	0					
ANR	4249471	Identifier	CODE64		4249442	0					
ANR	4249472	ArgumentList	s		4249442	1					
ANR	4249473	Argument	s		4249442	0					
ANR	4249474	Identifier	s		4249442	0					
ANR	4249475	CompoundStatement		5:19:99:99	4249442	1					
ANR	4249476	ExpressionStatement	"tcg_gen_ext32u_tl ( cpu_A0 , cpu_A0 )"	9:8:176:209	4249442	0	True				
ANR	4249477	CallExpression	"tcg_gen_ext32u_tl ( cpu_A0 , cpu_A0 )"		4249442	0					
ANR	4249478	Callee	tcg_gen_ext32u_tl		4249442	0					
ANR	4249479	Identifier	tcg_gen_ext32u_tl		4249442	0					
ANR	4249480	ArgumentList	cpu_A0		4249442	1					
ANR	4249481	Argument	cpu_A0		4249442	0					
ANR	4249482	Identifier	cpu_A0		4249442	0					
ANR	4249483	Argument	cpu_A0		4249442	1					
ANR	4249484	Identifier	cpu_A0		4249442	0					
ANR	4249485	ExpressionStatement	"tcg_gen_add_tl ( cpu_A0 , cpu_A0 , cpu_tmp0 )"	11:8:220:260	4249442	1	True				
ANR	4249486	CallExpression	"tcg_gen_add_tl ( cpu_A0 , cpu_A0 , cpu_tmp0 )"		4249442	0					
ANR	4249487	Callee	tcg_gen_add_tl		4249442	0					
ANR	4249488	Identifier	tcg_gen_add_tl		4249442	0					
ANR	4249489	ArgumentList	cpu_A0		4249442	1					
ANR	4249490	Argument	cpu_A0		4249442	0					
ANR	4249491	Identifier	cpu_A0		4249442	0					
ANR	4249492	Argument	cpu_A0		4249442	1					
ANR	4249493	Identifier	cpu_A0		4249442	0					
ANR	4249494	Argument	cpu_tmp0		4249442	2					
ANR	4249495	Identifier	cpu_tmp0		4249442	0					
ANR	4249496	ElseStatement	else		4249442	0					
ANR	4249497	CompoundStatement		11:11:208:208	4249442	0					
ANR	4249498	ExpressionStatement	"tcg_gen_add_tl ( cpu_A0 , cpu_A0 , cpu_tmp0 )"	15:8:285:325	4249442	0	True				
ANR	4249499	CallExpression	"tcg_gen_add_tl ( cpu_A0 , cpu_A0 , cpu_tmp0 )"		4249442	0					
ANR	4249500	Callee	tcg_gen_add_tl		4249442	0					
ANR	4249501	Identifier	tcg_gen_add_tl		4249442	0					
ANR	4249502	ArgumentList	cpu_A0		4249442	1					
ANR	4249503	Argument	cpu_A0		4249442	0					
ANR	4249504	Identifier	cpu_A0		4249442	0					
ANR	4249505	Argument	cpu_A0		4249442	1					
ANR	4249506	Identifier	cpu_A0		4249442	0					
ANR	4249507	Argument	cpu_tmp0		4249442	2					
ANR	4249508	Identifier	cpu_tmp0		4249442	0					
ANR	4249509	ExpressionStatement	"tcg_gen_ext32u_tl ( cpu_A0 , cpu_A0 )"	17:8:336:369	4249442	1	True				
ANR	4249510	CallExpression	"tcg_gen_ext32u_tl ( cpu_A0 , cpu_A0 )"		4249442	0					
ANR	4249511	Callee	tcg_gen_ext32u_tl		4249442	0					
ANR	4249512	Identifier	tcg_gen_ext32u_tl		4249442	0					
ANR	4249513	ArgumentList	cpu_A0		4249442	1					
ANR	4249514	Argument	cpu_A0		4249442	0					
ANR	4249515	Identifier	cpu_A0		4249442	0					
ANR	4249516	Argument	cpu_A0		4249442	1					
ANR	4249517	Identifier	cpu_A0		4249442	0					
ANR	4249518	ReturnType	static inline void		4249442	1					
ANR	4249519	Identifier	gen_op_addl_A0_seg		4249442	2					
ANR	4249520	ParameterList	"DisasContext * s , int reg"		4249442	3					
ANR	4249521	Parameter	DisasContext * s	1:38:38:52	4249442	0	True				
ANR	4249522	ParameterType	DisasContext *		4249442	0					
ANR	4249523	Identifier	s		4249442	1					
ANR	4249524	Parameter	int reg	1:55:55:61	4249442	1	True				
ANR	4249525	ParameterType	int		4249442	0					
ANR	4249526	Identifier	reg		4249442	1					
ANR	4249527	CFGEntryNode	ENTRY		4249442		True				
ANR	4249528	CFGExitNode	EXIT		4249442		True				
ANR	4249529	Symbol	* segs		4249442						
ANR	4249530	Symbol	s		4249442						
ANR	4249531	Symbol	cpu_env		4249442						
ANR	4249532	Symbol	reg		4249442						
ANR	4249533	Symbol	cpu_tmp0		4249442						
ANR	4249534	Symbol	CODE64		4249442						
ANR	4249535	Symbol	cpu_A0		4249442						
ANR	4249536	Symbol	segs [ reg ] . base		4249442						
ANR	4249537	Symbol	offsetof		4249442						
ANR	4249538	Symbol	segs		4249442						
ANR	4249539	Symbol	CPUX86State		4249442						
ANR	4249540	Symbol	* reg		4249442						
