// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dut_conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_address0,
        input_0_ce0,
        input_0_q0,
        input_0_address1,
        input_0_ce1,
        input_0_q1,
        input_1_address0,
        input_1_ce0,
        input_1_q0,
        input_1_address1,
        input_1_ce1,
        input_1_q1,
        input_2_address0,
        input_2_ce0,
        input_2_q0,
        input_2_address1,
        input_2_ce1,
        input_2_q1,
        input_3_address0,
        input_3_ce0,
        input_3_q0,
        input_3_address1,
        input_3_ce1,
        input_3_q1,
        input_4_address0,
        input_4_ce0,
        input_4_q0,
        input_4_address1,
        input_4_ce1,
        input_4_q1,
        input_5_address0,
        input_5_ce0,
        input_5_q0,
        input_5_address1,
        input_5_ce1,
        input_5_q1,
        input_6_address0,
        input_6_ce0,
        input_6_q0,
        input_6_address1,
        input_6_ce1,
        input_6_q1,
        input_7_address0,
        input_7_ce0,
        input_7_q0,
        input_7_address1,
        input_7_ce1,
        input_7_q1,
        input_8_address0,
        input_8_ce0,
        input_8_q0,
        input_8_address1,
        input_8_ce1,
        input_8_q1,
        input_9_address0,
        input_9_ce0,
        input_9_q0,
        input_9_address1,
        input_9_ce1,
        input_9_q1,
        input_10_address0,
        input_10_ce0,
        input_10_q0,
        input_10_address1,
        input_10_ce1,
        input_10_q1,
        input_11_address0,
        input_11_ce0,
        input_11_q0,
        input_11_address1,
        input_11_ce1,
        input_11_q1,
        input_12_address0,
        input_12_ce0,
        input_12_q0,
        input_12_address1,
        input_12_ce1,
        input_12_q1,
        input_13_address0,
        input_13_ce0,
        input_13_q0,
        input_13_address1,
        input_13_ce1,
        input_13_q1,
        input_14_address0,
        input_14_ce0,
        input_14_q0,
        input_14_address1,
        input_14_ce1,
        input_14_q1,
        input_15_address0,
        input_15_ce0,
        input_15_q0,
        input_15_address1,
        input_15_ce1,
        input_15_q1,
        output_0_address0,
        output_0_ce0,
        output_0_we0,
        output_0_d0,
        output_1_address0,
        output_1_ce0,
        output_1_we0,
        output_1_d0,
        output_2_address0,
        output_2_ce0,
        output_2_we0,
        output_2_d0,
        output_3_address0,
        output_3_ce0,
        output_3_we0,
        output_3_d0,
        output_4_address0,
        output_4_ce0,
        output_4_we0,
        output_4_d0,
        output_5_address0,
        output_5_ce0,
        output_5_we0,
        output_5_d0,
        output_6_address0,
        output_6_ce0,
        output_6_we0,
        output_6_d0,
        output_7_address0,
        output_7_ce0,
        output_7_we0,
        output_7_d0,
        output_8_address0,
        output_8_ce0,
        output_8_we0,
        output_8_d0,
        output_9_address0,
        output_9_ce0,
        output_9_we0,
        output_9_d0,
        output_10_address0,
        output_10_ce0,
        output_10_we0,
        output_10_d0,
        output_11_address0,
        output_11_ce0,
        output_11_we0,
        output_11_d0,
        output_12_address0,
        output_12_ce0,
        output_12_we0,
        output_12_d0,
        output_13_address0,
        output_13_ce0,
        output_13_we0,
        output_13_d0,
        output_14_address0,
        output_14_ce0,
        output_14_we0,
        output_14_d0,
        output_15_address0,
        output_15_ce0,
        output_15_we0,
        output_15_d0,
        threshold_0_V_address0,
        threshold_0_V_ce0,
        threshold_0_V_q0,
        threshold_1_V_address0,
        threshold_1_V_ce0,
        threshold_1_V_q0,
        threshold_2_V_address0,
        threshold_2_V_ce0,
        threshold_2_V_q0,
        threshold_3_V_address0,
        threshold_3_V_ce0,
        threshold_3_V_q0,
        threshold_4_V_address0,
        threshold_4_V_ce0,
        threshold_4_V_q0,
        threshold_5_V_address0,
        threshold_5_V_ce0,
        threshold_5_V_q0,
        threshold_6_V_address0,
        threshold_6_V_ce0,
        threshold_6_V_q0,
        threshold_7_V_address0,
        threshold_7_V_ce0,
        threshold_7_V_q0,
        threshold_8_V_address0,
        threshold_8_V_ce0,
        threshold_8_V_q0,
        threshold_9_V_address0,
        threshold_9_V_ce0,
        threshold_9_V_q0,
        threshold_10_V_address0,
        threshold_10_V_ce0,
        threshold_10_V_q0,
        threshold_11_V_address0,
        threshold_11_V_ce0,
        threshold_11_V_q0,
        threshold_12_V_address0,
        threshold_12_V_ce0,
        threshold_12_V_q0,
        threshold_13_V_address0,
        threshold_13_V_ce0,
        threshold_13_V_q0,
        threshold_14_V_address0,
        threshold_14_V_ce0,
        threshold_14_V_q0,
        threshold_15_V_address0,
        threshold_15_V_ce0,
        threshold_15_V_q0,
        M,
        N,
        I,
        L
);

parameter    ap_ST_st1_fsm_0 = 30'b1;
parameter    ap_ST_st2_fsm_1 = 30'b10;
parameter    ap_ST_st3_fsm_2 = 30'b100;
parameter    ap_ST_st4_fsm_3 = 30'b1000;
parameter    ap_ST_st5_fsm_4 = 30'b10000;
parameter    ap_ST_pp0_stg0_fsm_5 = 30'b100000;
parameter    ap_ST_pp0_stg1_fsm_6 = 30'b1000000;
parameter    ap_ST_pp0_stg2_fsm_7 = 30'b10000000;
parameter    ap_ST_pp0_stg3_fsm_8 = 30'b100000000;
parameter    ap_ST_pp0_stg4_fsm_9 = 30'b1000000000;
parameter    ap_ST_st30_fsm_10 = 30'b10000000000;
parameter    ap_ST_st31_fsm_11 = 30'b100000000000;
parameter    ap_ST_st32_fsm_12 = 30'b1000000000000;
parameter    ap_ST_st33_fsm_13 = 30'b10000000000000;
parameter    ap_ST_st34_fsm_14 = 30'b100000000000000;
parameter    ap_ST_st35_fsm_15 = 30'b1000000000000000;
parameter    ap_ST_st36_fsm_16 = 30'b10000000000000000;
parameter    ap_ST_st37_fsm_17 = 30'b100000000000000000;
parameter    ap_ST_st38_fsm_18 = 30'b1000000000000000000;
parameter    ap_ST_st39_fsm_19 = 30'b10000000000000000000;
parameter    ap_ST_st40_fsm_20 = 30'b100000000000000000000;
parameter    ap_ST_st41_fsm_21 = 30'b1000000000000000000000;
parameter    ap_ST_st42_fsm_22 = 30'b10000000000000000000000;
parameter    ap_ST_st43_fsm_23 = 30'b100000000000000000000000;
parameter    ap_ST_st44_fsm_24 = 30'b1000000000000000000000000;
parameter    ap_ST_st45_fsm_25 = 30'b10000000000000000000000000;
parameter    ap_ST_st46_fsm_26 = 30'b100000000000000000000000000;
parameter    ap_ST_st47_fsm_27 = 30'b1000000000000000000000000000;
parameter    ap_ST_st48_fsm_28 = 30'b10000000000000000000000000000;
parameter    ap_ST_st49_fsm_29 = 30'b100000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv13_E = 13'b1110;
parameter    ap_const_lv13_D = 13'b1101;
parameter    ap_const_lv13_C = 13'b1100;
parameter    ap_const_lv13_B = 13'b1011;
parameter    ap_const_lv13_A = 13'b1010;
parameter    ap_const_lv13_9 = 13'b1001;
parameter    ap_const_lv13_8 = 13'b1000;
parameter    ap_const_lv13_7 = 13'b111;
parameter    ap_const_lv13_6 = 13'b110;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_4 = 13'b100;
parameter    ap_const_lv13_3 = 13'b11;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv5_1E = 5'b11110;
parameter    ap_const_lv5_1F = 5'b11111;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv13_144 = 13'b101000100;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv28_3292 = 28'b11001010010010;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] input_0_address0;
output   input_0_ce0;
input  [0:0] input_0_q0;
output  [8:0] input_0_address1;
output   input_0_ce1;
input  [0:0] input_0_q1;
output  [8:0] input_1_address0;
output   input_1_ce0;
input  [0:0] input_1_q0;
output  [8:0] input_1_address1;
output   input_1_ce1;
input  [0:0] input_1_q1;
output  [8:0] input_2_address0;
output   input_2_ce0;
input  [0:0] input_2_q0;
output  [8:0] input_2_address1;
output   input_2_ce1;
input  [0:0] input_2_q1;
output  [8:0] input_3_address0;
output   input_3_ce0;
input  [0:0] input_3_q0;
output  [8:0] input_3_address1;
output   input_3_ce1;
input  [0:0] input_3_q1;
output  [8:0] input_4_address0;
output   input_4_ce0;
input  [0:0] input_4_q0;
output  [8:0] input_4_address1;
output   input_4_ce1;
input  [0:0] input_4_q1;
output  [8:0] input_5_address0;
output   input_5_ce0;
input  [0:0] input_5_q0;
output  [8:0] input_5_address1;
output   input_5_ce1;
input  [0:0] input_5_q1;
output  [8:0] input_6_address0;
output   input_6_ce0;
input  [0:0] input_6_q0;
output  [8:0] input_6_address1;
output   input_6_ce1;
input  [0:0] input_6_q1;
output  [8:0] input_7_address0;
output   input_7_ce0;
input  [0:0] input_7_q0;
output  [8:0] input_7_address1;
output   input_7_ce1;
input  [0:0] input_7_q1;
output  [8:0] input_8_address0;
output   input_8_ce0;
input  [0:0] input_8_q0;
output  [8:0] input_8_address1;
output   input_8_ce1;
input  [0:0] input_8_q1;
output  [8:0] input_9_address0;
output   input_9_ce0;
input  [0:0] input_9_q0;
output  [8:0] input_9_address1;
output   input_9_ce1;
input  [0:0] input_9_q1;
output  [8:0] input_10_address0;
output   input_10_ce0;
input  [0:0] input_10_q0;
output  [8:0] input_10_address1;
output   input_10_ce1;
input  [0:0] input_10_q1;
output  [8:0] input_11_address0;
output   input_11_ce0;
input  [0:0] input_11_q0;
output  [8:0] input_11_address1;
output   input_11_ce1;
input  [0:0] input_11_q1;
output  [8:0] input_12_address0;
output   input_12_ce0;
input  [0:0] input_12_q0;
output  [8:0] input_12_address1;
output   input_12_ce1;
input  [0:0] input_12_q1;
output  [8:0] input_13_address0;
output   input_13_ce0;
input  [0:0] input_13_q0;
output  [8:0] input_13_address1;
output   input_13_ce1;
input  [0:0] input_13_q1;
output  [8:0] input_14_address0;
output   input_14_ce0;
input  [0:0] input_14_q0;
output  [8:0] input_14_address1;
output   input_14_ce1;
input  [0:0] input_14_q1;
output  [8:0] input_15_address0;
output   input_15_ce0;
input  [0:0] input_15_q0;
output  [8:0] input_15_address1;
output   input_15_ce1;
input  [0:0] input_15_q1;
output  [8:0] output_0_address0;
output   output_0_ce0;
output   output_0_we0;
output  [0:0] output_0_d0;
output  [8:0] output_1_address0;
output   output_1_ce0;
output   output_1_we0;
output  [0:0] output_1_d0;
output  [8:0] output_2_address0;
output   output_2_ce0;
output   output_2_we0;
output  [0:0] output_2_d0;
output  [8:0] output_3_address0;
output   output_3_ce0;
output   output_3_we0;
output  [0:0] output_3_d0;
output  [8:0] output_4_address0;
output   output_4_ce0;
output   output_4_we0;
output  [0:0] output_4_d0;
output  [8:0] output_5_address0;
output   output_5_ce0;
output   output_5_we0;
output  [0:0] output_5_d0;
output  [8:0] output_6_address0;
output   output_6_ce0;
output   output_6_we0;
output  [0:0] output_6_d0;
output  [8:0] output_7_address0;
output   output_7_ce0;
output   output_7_we0;
output  [0:0] output_7_d0;
output  [8:0] output_8_address0;
output   output_8_ce0;
output   output_8_we0;
output  [0:0] output_8_d0;
output  [8:0] output_9_address0;
output   output_9_ce0;
output   output_9_we0;
output  [0:0] output_9_d0;
output  [8:0] output_10_address0;
output   output_10_ce0;
output   output_10_we0;
output  [0:0] output_10_d0;
output  [8:0] output_11_address0;
output   output_11_ce0;
output   output_11_we0;
output  [0:0] output_11_d0;
output  [8:0] output_12_address0;
output   output_12_ce0;
output   output_12_we0;
output  [0:0] output_12_d0;
output  [8:0] output_13_address0;
output   output_13_ce0;
output   output_13_we0;
output  [0:0] output_13_d0;
output  [8:0] output_14_address0;
output   output_14_ce0;
output   output_14_we0;
output  [0:0] output_14_d0;
output  [8:0] output_15_address0;
output   output_15_ce0;
output   output_15_we0;
output  [0:0] output_15_d0;
output  [8:0] threshold_0_V_address0;
output   threshold_0_V_ce0;
input  [7:0] threshold_0_V_q0;
output  [8:0] threshold_1_V_address0;
output   threshold_1_V_ce0;
input  [7:0] threshold_1_V_q0;
output  [8:0] threshold_2_V_address0;
output   threshold_2_V_ce0;
input  [7:0] threshold_2_V_q0;
output  [8:0] threshold_3_V_address0;
output   threshold_3_V_ce0;
input  [7:0] threshold_3_V_q0;
output  [8:0] threshold_4_V_address0;
output   threshold_4_V_ce0;
input  [7:0] threshold_4_V_q0;
output  [8:0] threshold_5_V_address0;
output   threshold_5_V_ce0;
input  [7:0] threshold_5_V_q0;
output  [8:0] threshold_6_V_address0;
output   threshold_6_V_ce0;
input  [7:0] threshold_6_V_q0;
output  [8:0] threshold_7_V_address0;
output   threshold_7_V_ce0;
input  [7:0] threshold_7_V_q0;
output  [8:0] threshold_8_V_address0;
output   threshold_8_V_ce0;
input  [7:0] threshold_8_V_q0;
output  [8:0] threshold_9_V_address0;
output   threshold_9_V_ce0;
input  [7:0] threshold_9_V_q0;
output  [8:0] threshold_10_V_address0;
output   threshold_10_V_ce0;
input  [7:0] threshold_10_V_q0;
output  [8:0] threshold_11_V_address0;
output   threshold_11_V_ce0;
input  [7:0] threshold_11_V_q0;
output  [8:0] threshold_12_V_address0;
output   threshold_12_V_ce0;
input  [7:0] threshold_12_V_q0;
output  [8:0] threshold_13_V_address0;
output   threshold_13_V_ce0;
input  [7:0] threshold_13_V_q0;
output  [8:0] threshold_14_V_address0;
output   threshold_14_V_ce0;
input  [7:0] threshold_14_V_q0;
output  [8:0] threshold_15_V_address0;
output   threshold_15_V_ce0;
input  [7:0] threshold_15_V_q0;
input  [6:0] M;
input  [6:0] N;
input  [5:0] I;
input  [0:0] L;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] input_0_address0;
reg input_0_ce0;
reg[8:0] input_0_address1;
reg input_0_ce1;
reg[8:0] input_1_address0;
reg input_1_ce0;
reg[8:0] input_1_address1;
reg input_1_ce1;
reg[8:0] input_2_address0;
reg input_2_ce0;
reg[8:0] input_2_address1;
reg input_2_ce1;
reg[8:0] input_3_address0;
reg input_3_ce0;
reg[8:0] input_3_address1;
reg input_3_ce1;
reg[8:0] input_4_address0;
reg input_4_ce0;
reg[8:0] input_4_address1;
reg input_4_ce1;
reg[8:0] input_5_address0;
reg input_5_ce0;
reg[8:0] input_5_address1;
reg input_5_ce1;
reg[8:0] input_6_address0;
reg input_6_ce0;
reg[8:0] input_6_address1;
reg input_6_ce1;
reg[8:0] input_7_address0;
reg input_7_ce0;
reg[8:0] input_7_address1;
reg input_7_ce1;
reg[8:0] input_8_address0;
reg input_8_ce0;
reg[8:0] input_8_address1;
reg input_8_ce1;
reg[8:0] input_9_address0;
reg input_9_ce0;
reg[8:0] input_9_address1;
reg input_9_ce1;
reg[8:0] input_10_address0;
reg input_10_ce0;
reg[8:0] input_10_address1;
reg input_10_ce1;
reg[8:0] input_11_address0;
reg input_11_ce0;
reg[8:0] input_11_address1;
reg input_11_ce1;
reg[8:0] input_12_address0;
reg input_12_ce0;
reg[8:0] input_12_address1;
reg input_12_ce1;
reg[8:0] input_13_address0;
reg input_13_ce0;
reg[8:0] input_13_address1;
reg input_13_ce1;
reg[8:0] input_14_address0;
reg input_14_ce0;
reg[8:0] input_14_address1;
reg input_14_ce1;
reg[8:0] input_15_address0;
reg input_15_ce0;
reg[8:0] input_15_address1;
reg input_15_ce1;
reg output_0_ce0;
reg output_0_we0;
reg output_1_ce0;
reg output_1_we0;
reg output_2_ce0;
reg output_2_we0;
reg output_3_ce0;
reg output_3_we0;
reg output_4_ce0;
reg output_4_we0;
reg output_5_ce0;
reg output_5_we0;
reg output_6_ce0;
reg output_6_we0;
reg output_7_ce0;
reg output_7_we0;
reg output_8_ce0;
reg output_8_we0;
reg output_9_ce0;
reg output_9_we0;
reg output_10_ce0;
reg output_10_we0;
reg output_11_ce0;
reg output_11_we0;
reg output_12_ce0;
reg output_12_we0;
reg output_13_ce0;
reg output_13_we0;
reg output_14_ce0;
reg output_14_we0;
reg output_15_ce0;
reg output_15_we0;
reg threshold_0_V_ce0;
reg threshold_1_V_ce0;
reg threshold_2_V_ce0;
reg threshold_3_V_ce0;
reg threshold_4_V_ce0;
reg threshold_5_V_ce0;
reg threshold_6_V_ce0;
reg threshold_7_V_ce0;
reg threshold_8_V_ce0;
reg threshold_9_V_ce0;
reg threshold_10_V_ce0;
reg threshold_11_V_ce0;
reg threshold_12_V_ce0;
reg threshold_13_V_ce0;
reg threshold_14_V_ce0;
reg threshold_15_V_ce0;

(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_47;
reg   [12:0] w_conv1_address0;
reg    w_conv1_ce0;
wire   [0:0] w_conv1_q0;
reg   [12:0] w_conv1_address1;
reg    w_conv1_ce1;
wire   [0:0] w_conv1_q1;
reg   [12:0] w_conv2_address0;
reg    w_conv2_ce0;
wire   [0:0] w_conv2_q0;
reg   [12:0] w_conv2_address1;
reg    w_conv2_ce1;
wire   [0:0] w_conv2_q1;
reg   [31:0] sum_reg_2079;
reg   [4:0] m_reg_2091;
reg   [8:0] phi_mul_reg_2102;
reg   [8:0] phi_mul1_reg_2114;
wire   [8:0] grp_fu_2401_p2;
reg   [8:0] reg_2418;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_5;
reg    ap_sig_499;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
wire   [0:0] tmp_31_fu_2772_p2;
reg   [0:0] sel_tmp1_i8_reg_4426;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_6;
reg    ap_sig_526;
reg   [0:0] tmp_31_reg_4464;
reg   [0:0] sel_tmp1_i3_reg_4438;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_7;
reg    ap_sig_543;
reg   [0:0] sel_tmp1_i6_reg_4450;
wire   [8:0] grp_fu_2413_p2;
reg   [8:0] reg_2422;
reg   [0:0] sel_tmp1_i1_reg_4430;
reg   [0:0] sel_tmp1_i4_reg_4442;
wire   [0:0] L_read_read_fu_232_p2;
wire   [4:0] O_fu_2430_p2;
reg   [4:0] O_reg_4256;
wire   [12:0] O_cast106_cast_fu_2436_p1;
reg   [12:0] O_cast106_cast_reg_4262;
wire   [8:0] O_cast105_cast_fu_2440_p1;
reg   [8:0] O_cast105_cast_reg_4267;
wire   [5:0] tmp_54_fu_2444_p1;
reg   [5:0] tmp_54_reg_4272;
wire   [8:0] I_cast5_fu_2448_p1;
reg   [8:0] I_cast5_reg_4277;
wire   [8:0] N_cast_fu_2452_p1;
reg   [8:0] N_cast_reg_4282;
wire   [4:0] tmp_i_fu_2456_p2;
reg   [4:0] tmp_i_reg_4287;
wire   [12:0] I_cast7_fu_2462_p1;
reg   [12:0] I_cast7_reg_4297;
wire   [5:0] n_2_fu_2475_p2;
reg   [5:0] n_2_reg_4313;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_595;
wire   [8:0] n_cast1_fu_2481_p1;
reg   [8:0] n_cast1_reg_4318;
wire   [0:0] tmp_28_fu_2470_p2;
wire   [8:0] tmp_s_fu_2485_p2;
reg   [8:0] tmp_s_reg_4323;
wire   [4:0] x_fu_2495_p2;
reg   [4:0] x_reg_4331;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_612;
wire   [12:0] x_cast_fu_2501_p1;
reg   [12:0] x_cast_reg_4336;
wire   [0:0] exitcond_fu_2490_p2;
wire   [12:0] tmp_51_1_cast1_fu_2505_p1;
reg   [12:0] tmp_51_1_cast1_reg_4344;
wire   [12:0] tmp_51_2_cast1_fu_2515_p1;
reg   [12:0] tmp_51_2_cast1_reg_4351;
wire   [0:0] notlhs_i_fu_2519_p2;
reg   [0:0] notlhs_i_reg_4358;
wire   [0:0] sel_tmp_i_fu_2524_p2;
reg   [0:0] sel_tmp_i_reg_4365;
wire   [0:0] notlhs_i3_fu_2530_p2;
reg   [0:0] notlhs_i3_reg_4372;
wire   [0:0] sel_tmp_i2_fu_2535_p2;
reg   [0:0] sel_tmp_i2_reg_4379;
wire   [0:0] notlhs_i6_fu_2541_p2;
reg   [0:0] notlhs_i6_reg_4386;
wire   [0:0] sel_tmp_i5_fu_2546_p2;
reg   [0:0] sel_tmp_i5_reg_4393;
wire   [4:0] y_fu_2557_p2;
reg   [4:0] y_reg_4403;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_642;
wire   [8:0] y_cast_fu_2563_p1;
reg   [8:0] y_cast_reg_4408;
wire   [0:0] exitcond3_fu_2552_p2;
wire   [12:0] tmp5_fu_2576_p2;
reg   [12:0] tmp5_reg_4417;
wire   [0:0] sel_tmp1_i_fu_2608_p2;
reg   [0:0] sel_tmp1_i_reg_4422;
wire   [0:0] sel_tmp1_i8_fu_2635_p2;
wire   [0:0] sel_tmp1_i1_fu_2662_p2;
wire   [0:0] sel_tmp1_i2_fu_2678_p2;
reg   [0:0] sel_tmp1_i2_reg_4434;
wire   [0:0] sel_tmp1_i3_fu_2694_p2;
wire   [0:0] sel_tmp1_i4_fu_2710_p2;
wire   [0:0] sel_tmp1_i5_fu_2726_p2;
reg   [0:0] sel_tmp1_i5_reg_4446;
wire   [0:0] sel_tmp1_i6_fu_2742_p2;
wire   [0:0] sel_tmp1_i7_fu_2758_p2;
reg   [0:0] sel_tmp1_i7_reg_4454;
wire   [12:0] o_index_fu_2764_p2;
reg   [12:0] o_index_reg_4458;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_671;
reg   [0:0] ap_reg_ppstg_tmp_31_reg_4464_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_31_reg_4464_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3;
reg   [0:0] ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4;
wire   [4:0] m_4_fu_2777_p2;
reg   [4:0] m_4_reg_4468;
wire   [8:0] next_mul1_fu_2783_p2;
reg   [8:0] next_mul1_reg_4473;
wire   [8:0] tmp_34_fu_2788_p2;
reg   [8:0] tmp_34_reg_4478;
reg   [8:0] ap_reg_ppstg_tmp_34_reg_4478_pp0_iter1;
reg   [8:0] ap_reg_ppstg_tmp_34_reg_4478_pp0_iter2;
wire   [12:0] tmp7_fu_2797_p2;
reg   [12:0] tmp7_reg_4484;
wire   [12:0] tmp7_1_fu_2811_p2;
reg   [12:0] tmp7_1_reg_4489;
wire   [12:0] i_index_fu_2816_p2;
reg   [12:0] i_index_reg_4494;
reg   [12:0] ap_reg_ppstg_i_index_reg_4494_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_reg_4494_pp0_iter2;
wire   [12:0] i_index_0_1_fu_2835_p2;
reg   [12:0] i_index_0_1_reg_4500;
reg   [12:0] ap_reg_ppstg_i_index_0_1_reg_4500_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_0_1_reg_4500_pp0_iter2;
reg   [12:0] ap_reg_ppstg_i_index_0_1_reg_4500_pp0_iter3;
wire   [12:0] i_index_0_2_fu_2849_p2;
reg   [12:0] i_index_0_2_reg_4506;
reg   [12:0] ap_reg_ppstg_i_index_0_2_reg_4506_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_0_2_reg_4506_pp0_iter2;
reg   [12:0] ap_reg_ppstg_i_index_0_2_reg_4506_pp0_iter3;
wire   [12:0] i_index_1_fu_2854_p2;
reg   [12:0] i_index_1_reg_4512;
reg   [12:0] ap_reg_ppstg_i_index_1_reg_4512_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_1_reg_4512_pp0_iter2;
wire   [8:0] next_mul_fu_2864_p2;
reg   [8:0] next_mul_reg_4518;
wire   [12:0] tmp7_1_1_fu_2883_p2;
reg   [12:0] tmp7_1_1_reg_4523;
wire   [12:0] tmp7_2_fu_2892_p2;
reg   [12:0] tmp7_2_reg_4528;
wire   [8:0] tmp6_2_2_fu_2903_p2;
reg   [8:0] tmp6_2_2_reg_4533;
wire   [12:0] i_index_1_1_fu_2908_p2;
reg   [12:0] i_index_1_1_reg_4538;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_8;
reg    ap_sig_758;
reg   [12:0] ap_reg_ppstg_i_index_1_1_reg_4538_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_1_1_reg_4538_pp0_iter2;
wire   [12:0] i_index_1_2_fu_2927_p2;
reg   [12:0] i_index_1_2_reg_4544;
reg   [12:0] ap_reg_ppstg_i_index_1_2_reg_4544_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_1_2_reg_4544_pp0_iter2;
reg   [12:0] ap_reg_ppstg_i_index_1_2_reg_4544_pp0_iter3;
wire   [12:0] i_index_2_fu_2932_p2;
reg   [12:0] i_index_2_reg_4550;
reg   [12:0] ap_reg_ppstg_i_index_2_reg_4550_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_2_reg_4550_pp0_iter2;
wire   [12:0] tmp7_2_1_fu_2946_p2;
reg   [12:0] tmp7_2_1_reg_4556;
wire   [12:0] i_index_2_1_fu_2956_p2;
reg   [12:0] i_index_2_1_reg_4561;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_9;
reg    ap_sig_789;
reg   [12:0] ap_reg_ppstg_i_index_2_1_reg_4561_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_2_1_reg_4561_pp0_iter2;
wire   [12:0] i_index_2_2_fu_2974_p2;
reg   [12:0] i_index_2_2_reg_4567;
reg   [12:0] ap_reg_ppstg_i_index_2_2_reg_4567_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_2_2_reg_4567_pp0_iter2;
reg   [12:0] ap_reg_ppstg_i_index_2_2_reg_4567_pp0_iter3;
wire   [12:0] tmp_35_fu_2998_p2;
reg   [12:0] tmp_35_reg_4573;
reg   [5:0] tmp_56_reg_4604;
reg   [5:0] tmp_59_reg_4639;
reg   [5:0] tmp_57_reg_4734;
reg   [5:0] tmp_58_reg_4739;
wire   [0:0] p_pn_in_fu_3205_p2;
wire   [0:0] tmp_47_fu_3258_p18;
reg   [0:0] tmp_47_reg_5029;
reg   [5:0] tmp_60_reg_5034;
reg   [5:0] tmp_62_reg_5059;
wire   [1:0] one_out_3_cast_fu_3342_p1;
wire   [1:0] mac_num_2_cast_fu_3346_p1;
wire   [1:0] one_out_2_0_1_fu_3411_p2;
wire   [1:0] mac_num_3_0_1_fu_3417_p3;
wire   [0:0] tmp_46_fu_3432_p18;
reg   [0:0] tmp_46_reg_5104;
reg   [5:0] tmp_61_reg_5189;
reg   [5:0] tmp_63_reg_5284;
wire   [1:0] one_out_2_0_2_fu_3560_p2;
wire   [1:0] mac_num_3_0_2_fu_3566_p2;
wire   [0:0] tmp_48_fu_3579_p18;
reg   [0:0] tmp_48_reg_5319;
wire   [0:0] tmp_50_fu_3644_p18;
reg   [0:0] tmp_50_reg_5404;
reg   [5:0] tmp_64_reg_5489;
wire   [2:0] one_out_2_1_1_fu_3768_p2;
wire   [2:0] mac_num_3_1_1_fu_3774_p2;
wire   [0:0] tmp_49_fu_3787_p18;
reg   [0:0] tmp_49_reg_5514;
wire   [0:0] tmp_51_fu_3832_p18;
reg   [0:0] tmp_51_reg_5519;
wire   [3:0] one_out_3_2_cast_fu_3948_p1;
wire   [3:0] mac_num_2_2_cast_fu_3952_p1;
wire   [3:0] one_out_2_2_1_fu_3971_p2;
reg   [3:0] one_out_2_2_1_reg_5614;
wire   [3:0] mac_num_3_2_1_fu_3977_p2;
reg   [3:0] mac_num_3_2_1_reg_5619;
wire   [0:0] tmp_52_fu_3990_p18;
reg   [0:0] tmp_52_reg_5624;
wire   [31:0] sum_1_fu_4079_p2;
reg   [5:0] tmp_55_reg_5634;
reg    ap_sig_cseq_ST_st30_fsm_10;
reg    ap_sig_1338;
wire   [63:0] newIndex6_fu_4102_p1;
reg   [63:0] newIndex6_reg_5639;
reg    ap_sig_cseq_ST_st46_fsm_26;
reg    ap_sig_1347;
wire  signed [12:0] arrayNo1_fu_4122_p1;
reg  signed [12:0] arrayNo1_reg_5739;
reg    ap_sig_cseq_ST_st47_fsm_27;
reg    ap_sig_1388;
wire   [0:0] tmp_37_fu_4171_p2;
reg   [0:0] tmp_37_reg_5743;
reg   [8:0] output_0_addr_reg_5763;
reg   [8:0] output_1_addr_reg_5768;
reg   [8:0] output_2_addr_reg_5773;
reg   [8:0] output_3_addr_reg_5778;
reg   [8:0] output_4_addr_reg_5783;
reg   [8:0] output_5_addr_reg_5788;
reg   [8:0] output_6_addr_reg_5793;
reg   [8:0] output_7_addr_reg_5798;
reg   [8:0] output_8_addr_reg_5803;
reg   [8:0] output_9_addr_reg_5808;
reg   [8:0] output_10_addr_reg_5813;
reg   [8:0] output_11_addr_reg_5818;
reg   [8:0] output_12_addr_reg_5823;
reg   [8:0] output_13_addr_reg_5828;
reg   [8:0] output_14_addr_reg_5833;
reg   [8:0] output_15_addr_reg_5838;
reg   [5:0] n_reg_2046;
reg   [4:0] x_assign_reg_2057;
reg   [4:0] y_assign_reg_2068;
reg    ap_sig_cseq_ST_st49_fsm_29;
reg    ap_sig_1445;
reg   [4:0] m_phi_fu_2095_p4;
reg   [8:0] phi_mul_phi_fu_2106_p4;
reg   [8:0] phi_mul1_phi_fu_2118_p4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_pn_reg_2125pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_pn_reg_2125pp0_it3;
wire   [0:0] ap_reg_phiprechg_one_out_3_reg_2134pp0_it2;
reg   [0:0] ap_reg_phiprechg_one_out_3_reg_2134pp0_it3;
wire   [0:0] ap_reg_phiprechg_mac_num_2_reg_2145pp0_it2;
reg   [0:0] ap_reg_phiprechg_mac_num_2_reg_2145pp0_it3;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_1_pn_reg_2158pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_1_pn_reg_2158pp0_it3;
wire   [1:0] ap_reg_phiprechg_one_out_3_0_1_reg_2167pp0_it3;
reg   [1:0] ap_reg_phiprechg_one_out_3_0_1_reg_2167pp0_it4;
wire   [1:0] ap_reg_phiprechg_mac_num_2_0_1_reg_2177pp0_it3;
reg   [1:0] ap_reg_phiprechg_mac_num_2_0_1_reg_2177pp0_it4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_2_pn_reg_2187pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_2_pn_reg_2187pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_2_pn_reg_2187pp0_it4;
wire   [1:0] ap_reg_phiprechg_one_out_3_0_2_reg_2196pp0_it3;
reg   [1:0] ap_reg_phiprechg_one_out_3_0_2_reg_2196pp0_it4;
wire   [1:0] ap_reg_phiprechg_mac_num_2_0_2_reg_2206pp0_it3;
reg   [1:0] ap_reg_phiprechg_mac_num_2_0_2_reg_2206pp0_it4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_3_pn_reg_2216pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_3_pn_reg_2216pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_3_pn_reg_2216pp0_it4;
wire   [2:0] one_out_2_1_fu_3739_p2;
wire   [2:0] ap_reg_phiprechg_one_out_3_1_reg_2225pp0_it3;
reg   [2:0] ap_reg_phiprechg_one_out_3_1_reg_2225pp0_it4;
reg   [2:0] one_out_3_1_phi_fu_2228_p4;
wire   [2:0] one_out_3_0_2_cast_fu_3714_p1;
wire   [2:0] mac_num_3_1_fu_3746_p2;
wire   [2:0] ap_reg_phiprechg_mac_num_2_1_reg_2235pp0_it3;
reg   [2:0] ap_reg_phiprechg_mac_num_2_1_reg_2235pp0_it4;
reg   [2:0] mac_num_2_1_phi_fu_2238_p4;
wire   [2:0] mac_num_2_0_2_cast_fu_3719_p1;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_4_pn_reg_2245pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_4_pn_reg_2245pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_4_pn_reg_2245pp0_it4;
wire   [2:0] ap_reg_phiprechg_one_out_3_1_1_reg_2254pp0_it3;
reg   [2:0] ap_reg_phiprechg_one_out_3_1_1_reg_2254pp0_it4;
wire   [2:0] ap_reg_phiprechg_mac_num_2_1_1_reg_2264pp0_it3;
reg   [2:0] ap_reg_phiprechg_mac_num_2_1_1_reg_2264pp0_it4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_5_pn_reg_2274pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_5_pn_reg_2274pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_5_pn_reg_2274pp0_it4;
wire   [2:0] one_out_2_1_2_fu_3905_p2;
wire   [2:0] ap_reg_phiprechg_one_out_3_1_2_reg_2283pp0_it3;
reg   [2:0] ap_reg_phiprechg_one_out_3_1_2_reg_2283pp0_it4;
reg   [2:0] one_out_3_1_2_phi_fu_2286_p4;
wire   [2:0] mac_num_3_1_2_fu_3912_p2;
wire   [2:0] ap_reg_phiprechg_mac_num_2_1_2_reg_2293pp0_it3;
reg   [2:0] ap_reg_phiprechg_mac_num_2_1_2_reg_2293pp0_it4;
reg   [2:0] mac_num_2_1_2_phi_fu_2296_p4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_6_pn_reg_2303pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_6_pn_reg_2303pp0_it4;
wire   [2:0] one_out_2_2_fu_3934_p2;
wire   [2:0] ap_reg_phiprechg_one_out_3_2_reg_2312pp0_it3;
reg   [2:0] ap_reg_phiprechg_one_out_3_2_reg_2312pp0_it4;
reg   [2:0] one_out_3_2_phi_fu_2315_p4;
wire   [2:0] mac_num_3_2_fu_3941_p2;
wire   [2:0] ap_reg_phiprechg_mac_num_2_2_reg_2322pp0_it3;
reg   [2:0] ap_reg_phiprechg_mac_num_2_2_reg_2322pp0_it4;
reg   [2:0] mac_num_2_2_phi_fu_2325_p4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_7_pn_reg_2332pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_7_pn_reg_2332pp0_it4;
wire   [3:0] ap_reg_phiprechg_one_out_3_2_1_reg_2341pp0_it3;
reg   [3:0] ap_reg_phiprechg_one_out_3_2_1_reg_2341pp0_it4;
reg   [3:0] one_out_3_2_1_phi_fu_2344_p4;
wire   [3:0] ap_reg_phiprechg_mac_num_2_2_1_reg_2350pp0_it3;
reg   [3:0] ap_reg_phiprechg_mac_num_2_2_1_reg_2350pp0_it4;
reg   [3:0] mac_num_2_2_1_phi_fu_2353_p4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_8_pn_reg_2359pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_8_pn_reg_2359pp0_it4;
wire   [3:0] one_out_2_2_2_fu_4043_p2;
wire   [3:0] ap_reg_phiprechg_one_out_3_2_2_reg_2368pp0_it3;
reg   [3:0] ap_reg_phiprechg_one_out_3_2_2_reg_2368pp0_it4;
reg   [3:0] one_out_3_2_2_phi_fu_2371_p4;
wire   [3:0] mac_num_3_2_2_fu_4050_p2;
wire   [3:0] ap_reg_phiprechg_mac_num_2_2_2_reg_2378pp0_it3;
reg   [3:0] ap_reg_phiprechg_mac_num_2_2_2_reg_2378pp0_it4;
reg   [3:0] mac_num_2_2_2_phi_fu_2381_p4;
wire   [63:0] tmp_44_fu_3004_p1;
wire   [63:0] tmp_60_0_1_fu_3016_p1;
wire   [63:0] tmp_60_0_2_fu_3039_p1;
wire   [63:0] tmp_60_1_fu_3062_p1;
wire   [63:0] newIndex8_fu_3068_p1;
wire   [63:0] newIndex10_fu_3112_p1;
wire   [63:0] tmp_60_1_1_fu_3137_p1;
wire   [63:0] tmp_60_1_2_fu_3148_p1;
wire   [63:0] newIndex2_fu_3211_p1;
wire   [63:0] newIndex4_fu_3231_p1;
wire   [63:0] tmp_60_2_fu_3325_p1;
wire   [63:0] tmp_60_2_1_fu_3336_p1;
wire   [63:0] newIndex12_fu_3470_p1;
wire   [63:0] newIndex16_fu_3502_p1;
wire   [63:0] tmp_60_2_2_fu_3539_p1;
wire   [63:0] newIndex14_fu_3617_p1;
wire   [63:0] newIndex18_fu_3682_p1;
wire   [63:0] newIndex19_fu_3870_p1;
reg    ap_sig_cseq_ST_st48_fsm_28;
reg    ap_sig_1648;
reg   [8:0] grp_fu_2388_p0;
reg   [8:0] grp_fu_2394_p0;
wire   [8:0] grp_fu_2394_p2;
reg   [8:0] grp_fu_2406_p0;
wire   [8:0] grp_fu_2406_p2;
wire   [4:0] tmp_53_fu_2426_p1;
wire   [6:0] n_cast_fu_2466_p1;
wire   [5:0] tmp_s_fu_2485_p0;
wire   [4:0] tmp_s_fu_2485_p1;
wire   [4:0] x_assign_2_fu_2509_p2;
wire   [8:0] tmp4_fu_2567_p2;
wire   [8:0] tmp5_fu_2576_p0;
wire   [4:0] tmp5_fu_2576_p1;
wire   [0:0] notrhs_i_fu_2587_p2;
wire   [0:0] tmp_5_i_fu_2593_p2;
wire   [0:0] tmp36_fu_2603_p2;
wire   [0:0] tmp35_fu_2598_p2;
wire   [0:0] notrhs_i3_fu_2614_p2;
wire   [0:0] tmp_5_i5_fu_2620_p2;
wire   [0:0] tmp38_fu_2630_p2;
wire   [0:0] tmp37_fu_2625_p2;
wire   [4:0] y_assign_2_fu_2581_p2;
wire   [0:0] notrhs_i1_fu_2641_p2;
wire   [0:0] tmp_5_i1_fu_2647_p2;
wire   [0:0] tmp40_fu_2657_p2;
wire   [0:0] tmp39_fu_2652_p2;
wire   [0:0] tmp42_fu_2673_p2;
wire   [0:0] tmp41_fu_2668_p2;
wire   [0:0] tmp44_fu_2689_p2;
wire   [0:0] tmp43_fu_2684_p2;
wire   [0:0] tmp46_fu_2705_p2;
wire   [0:0] tmp45_fu_2700_p2;
wire   [0:0] tmp49_fu_2721_p2;
wire   [0:0] tmp47_fu_2716_p2;
wire   [0:0] tmp51_fu_2737_p2;
wire   [0:0] tmp50_fu_2732_p2;
wire   [0:0] tmp54_fu_2753_p2;
wire   [0:0] tmp52_fu_2748_p2;
wire   [5:0] m_cast_fu_2768_p1;
wire   [8:0] grp_fu_2388_p2;
wire   [5:0] tmp7_fu_2797_p0;
wire   [8:0] tmp7_fu_2797_p1;
wire   [8:0] tmp6_1_fu_2802_p2;
wire   [5:0] tmp7_1_fu_2811_p0;
wire   [8:0] tmp7_1_fu_2811_p1;
wire   [12:0] grp_fu_2820_p0;
wire   [9:0] grp_fu_2820_p1;
wire   [5:0] tmp7_0_1_fu_2830_p0;
wire   [8:0] tmp7_0_1_fu_2830_p1;
wire   [12:0] tmp7_0_1_fu_2830_p2;
wire   [5:0] tmp7_0_2_fu_2844_p0;
wire   [8:0] tmp7_0_2_fu_2844_p1;
wire   [12:0] tmp7_0_2_fu_2844_p2;
wire   [12:0] grp_fu_2858_p0;
wire   [9:0] grp_fu_2858_p1;
wire   [9:0] grp_fu_2869_p1;
wire   [9:0] grp_fu_2874_p1;
wire   [5:0] tmp7_1_1_fu_2883_p0;
wire   [8:0] tmp7_1_1_fu_2883_p1;
wire   [5:0] tmp7_2_fu_2892_p0;
wire   [8:0] tmp7_2_fu_2892_p1;
wire   [8:0] tmp58_fu_2897_p2;
wire   [12:0] grp_fu_2912_p0;
wire   [9:0] grp_fu_2912_p1;
wire   [5:0] tmp7_1_2_fu_2922_p0;
wire   [8:0] tmp7_1_2_fu_2922_p1;
wire   [12:0] tmp7_1_2_fu_2922_p2;
wire   [12:0] grp_fu_2936_p0;
wire   [9:0] grp_fu_2936_p1;
wire   [5:0] tmp7_2_1_fu_2946_p0;
wire   [8:0] tmp7_2_1_fu_2946_p1;
wire   [9:0] grp_fu_2951_p1;
wire   [12:0] grp_fu_2960_p0;
wire   [9:0] grp_fu_2960_p1;
wire   [5:0] tmp7_2_2_fu_2969_p0;
wire   [8:0] tmp7_2_2_fu_2969_p1;
wire   [12:0] tmp7_2_2_fu_2969_p2;
wire   [9:0] grp_fu_2979_p1;
wire   [11:0] p_shl_fu_2987_p3;
wire   [12:0] p_shl_cast_fu_2994_p1;
wire   [12:0] tmp_34_cast1_fu_2984_p1;
wire   [12:0] w_index_0_1_fu_3010_p2;
wire   [27:0] mul_fu_4233_p2;
wire   [12:0] w_index_0_2_fu_3034_p2;
wire   [27:0] mul8_fu_4198_p2;
wire   [12:0] w_index_1_fu_3045_p2;
wire   [12:0] grp_fu_2820_p2;
wire   [27:0] mul2_fu_4226_p2;
wire   [27:0] mul5_fu_4240_p2;
wire   [12:0] grp_fu_2858_p2;
wire   [12:0] w_index_1_1_fu_3132_p2;
wire   [12:0] w_index_1_2_fu_3143_p2;
wire  signed [12:0] arrayNo3_fu_3154_p1;
wire   [31:0] tmp_43_fu_3161_p17;
wire   [0:0] tmp_43_fu_3161_p18;
wire   [0:0] p_pn_in_in_fu_3199_p2;
wire   [12:0] grp_fu_2869_p2;
wire   [12:0] grp_fu_2874_p2;
wire  signed [12:0] arrayNo9_fu_3251_p1;
wire   [31:0] tmp_47_fu_3258_p17;
wire   [27:0] mul4_fu_4219_p2;
wire   [27:0] mul7_fu_4212_p2;
wire   [12:0] w_index_2_fu_3308_p2;
wire   [12:0] w_index_2_1_fu_3331_p2;
wire  signed [12:0] arrayNo5_fu_3350_p1;
wire   [31:0] tmp_45_fu_3357_p17;
wire   [0:0] tmp_45_fu_3357_p18;
wire   [0:0] p_pn_in_in_0_1_fu_3395_p2;
wire   [0:0] p_pn_in_0_1_fu_3401_p2;
wire   [1:0] p_pn_0_1_cast_fu_3407_p1;
wire  signed [12:0] arrayNo7_fu_3425_p1;
wire   [31:0] tmp_46_fu_3432_p17;
wire   [12:0] grp_fu_2912_p2;
wire   [27:0] mul6_fu_4205_p2;
wire   [12:0] grp_fu_2936_p2;
wire   [27:0] mul9_fu_4184_p2;
wire   [12:0] w_index_2_2_fu_3534_p2;
wire   [0:0] p_pn_in_in_0_2_fu_3545_p2;
wire   [0:0] p_pn_in_0_2_fu_3550_p2;
wire   [1:0] p_pn_0_2_cast_fu_3556_p1;
wire  signed [12:0] arrayNo2_fu_3572_p1;
wire   [31:0] tmp_48_fu_3579_p17;
wire   [12:0] grp_fu_2951_p2;
wire  signed [12:0] arrayNo6_fu_3637_p1;
wire   [31:0] tmp_50_fu_3644_p17;
wire   [12:0] grp_fu_2960_p2;
wire   [27:0] mul1_fu_4191_p2;
wire   [0:0] p_pn_in_in_1_fu_3724_p2;
wire   [0:0] p_pn_in_1_fu_3729_p2;
wire   [2:0] p_pn_1_cast_fu_3735_p1;
wire   [0:0] p_pn_in_in_1_1_fu_3753_p2;
wire   [0:0] p_pn_in_1_1_fu_3758_p2;
wire   [2:0] p_pn_1_1_cast_fu_3764_p1;
wire  signed [12:0] arrayNo4_fu_3780_p1;
wire   [31:0] tmp_49_fu_3787_p17;
wire  signed [12:0] arrayNo8_fu_3825_p1;
wire   [31:0] tmp_51_fu_3832_p17;
wire   [12:0] grp_fu_2979_p2;
wire   [0:0] p_pn_in_in_1_2_fu_3890_p2;
wire   [0:0] p_pn_in_1_2_fu_3895_p2;
wire   [2:0] p_pn_1_2_cast_fu_3901_p1;
wire   [0:0] p_pn_in_in_2_fu_3919_p2;
wire   [0:0] p_pn_in_2_fu_3924_p2;
wire   [2:0] p_pn_2_cast_fu_3930_p1;
wire   [0:0] p_pn_in_in_2_1_fu_3956_p2;
wire   [0:0] p_pn_in_2_1_fu_3961_p2;
wire   [3:0] p_pn_2_1_cast_fu_3967_p1;
wire  signed [12:0] arrayNo_fu_3983_p1;
wire   [31:0] tmp_52_fu_3990_p17;
wire   [0:0] p_pn_in_in_2_2_fu_4028_p2;
wire   [0:0] p_pn_in_2_2_fu_4033_p2;
wire   [3:0] p_pn_2_2_cast_fu_4039_p1;
wire   [4:0] tmp_38_fu_4061_p3;
wire   [31:0] mac_num_2_2_2_cast_fu_4057_p1;
wire   [31:0] tmp_38_cast_fu_4069_p1;
wire   [31:0] tmp_39_fu_4073_p2;
wire   [27:0] mul3_fu_4177_p2;
wire   [9:0] grp_fu_4097_p1;
wire   [12:0] grp_fu_4097_p2;
wire   [31:0] tmp_42_fu_4129_p17;
wire   [7:0] tmp_42_fu_4129_p18;
wire  signed [31:0] tmp_36_fu_4167_p1;
wire   [12:0] mul3_fu_4177_p0;
wire   [14:0] mul3_fu_4177_p1;
wire   [12:0] mul9_fu_4184_p0;
wire   [14:0] mul9_fu_4184_p1;
wire   [12:0] mul1_fu_4191_p0;
wire   [14:0] mul1_fu_4191_p1;
wire   [12:0] mul8_fu_4198_p0;
wire   [14:0] mul8_fu_4198_p1;
wire   [12:0] mul6_fu_4205_p0;
wire   [14:0] mul6_fu_4205_p1;
wire   [12:0] mul7_fu_4212_p0;
wire   [14:0] mul7_fu_4212_p1;
wire   [12:0] mul4_fu_4219_p0;
wire   [14:0] mul4_fu_4219_p1;
wire   [12:0] mul2_fu_4226_p0;
wire   [14:0] mul2_fu_4226_p1;
wire   [12:0] mul_fu_4233_p0;
wire   [14:0] mul_fu_4233_p1;
wire   [12:0] mul5_fu_4240_p0;
wire   [14:0] mul5_fu_4240_p1;
reg   [29:0] ap_NS_fsm;
wire   [27:0] mul1_fu_4191_p00;
wire   [27:0] mul2_fu_4226_p00;
wire   [27:0] mul3_fu_4177_p00;
wire   [27:0] mul4_fu_4219_p00;
wire   [27:0] mul5_fu_4240_p00;
wire   [27:0] mul6_fu_4205_p00;
wire   [27:0] mul7_fu_4212_p00;
wire   [27:0] mul8_fu_4198_p00;
wire   [27:0] mul9_fu_4184_p00;
wire   [27:0] mul_fu_4233_p00;
wire   [12:0] tmp5_fu_2576_p00;
wire   [12:0] tmp7_0_1_fu_2830_p10;
wire   [12:0] tmp7_0_2_fu_2844_p10;
wire   [12:0] tmp7_1_1_fu_2883_p10;
wire   [12:0] tmp7_1_2_fu_2922_p10;
wire   [12:0] tmp7_1_fu_2811_p10;
wire   [12:0] tmp7_2_1_fu_2946_p10;
wire   [12:0] tmp7_2_2_fu_2969_p10;
wire   [12:0] tmp7_2_fu_2892_p10;
wire   [12:0] tmp7_fu_2797_p10;
wire   [8:0] tmp_s_fu_2485_p00;
reg    ap_sig_906;
reg    ap_sig_1481;
reg    ap_sig_1159;
reg    ap_sig_1061;
reg    ap_sig_1065;
reg    ap_sig_1069;
reg    ap_sig_1073;
reg    ap_sig_2908;
reg    ap_sig_2910;
reg    ap_sig_1331;

// power-on initialization
initial begin
#0 ap_CS_fsm = 30'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
end

dut_conv_w_conv1 #(
    .DataWidth( 1 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
w_conv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_conv1_address0),
    .ce0(w_conv1_ce0),
    .q0(w_conv1_q0),
    .address1(w_conv1_address1),
    .ce1(w_conv1_ce1),
    .q1(w_conv1_q1)
);

dut_conv_w_conv2 #(
    .DataWidth( 1 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
w_conv2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_conv2_address0),
    .ce0(w_conv2_ce0),
    .q0(w_conv2_q0),
    .address1(w_conv2_address1),
    .ce1(w_conv2_ce1),
    .q1(w_conv2_q1)
);

dut_urem_13ns_10ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_10ns_13_17_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2820_p0),
    .din1(grp_fu_2820_p1),
    .ce(1'b1),
    .dout(grp_fu_2820_p2)
);

dut_urem_13ns_10ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_10ns_13_17_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2858_p0),
    .din1(grp_fu_2858_p1),
    .ce(1'b1),
    .dout(grp_fu_2858_p2)
);

dut_urem_13ns_10ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_10ns_13_17_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_0_1_reg_4500),
    .din1(grp_fu_2869_p1),
    .ce(1'b1),
    .dout(grp_fu_2869_p2)
);

dut_urem_13ns_10ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_10ns_13_17_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_0_2_reg_4506),
    .din1(grp_fu_2874_p1),
    .ce(1'b1),
    .dout(grp_fu_2874_p2)
);

dut_urem_13ns_10ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_10ns_13_17_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2912_p0),
    .din1(grp_fu_2912_p1),
    .ce(1'b1),
    .dout(grp_fu_2912_p2)
);

dut_urem_13ns_10ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_10ns_13_17_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2936_p0),
    .din1(grp_fu_2936_p1),
    .ce(1'b1),
    .dout(grp_fu_2936_p2)
);

dut_urem_13ns_10ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_10ns_13_17_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_1_2_reg_4544),
    .din1(grp_fu_2951_p1),
    .ce(1'b1),
    .dout(grp_fu_2951_p2)
);

dut_urem_13ns_10ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_10ns_13_17_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2960_p0),
    .din1(grp_fu_2960_p1),
    .ce(1'b1),
    .dout(grp_fu_2960_p2)
);

dut_urem_13ns_10ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_10ns_13_17_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_2_2_reg_4567),
    .din1(grp_fu_2979_p1),
    .ce(1'b1),
    .dout(grp_fu_2979_p2)
);

dut_mux_16to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_16to1_sel32_1_1_U49(
    .din1(input_0_q1),
    .din2(input_1_q1),
    .din3(input_2_q1),
    .din4(input_3_q1),
    .din5(input_4_q1),
    .din6(input_5_q1),
    .din7(input_6_q1),
    .din8(input_7_q1),
    .din9(input_8_q1),
    .din10(input_9_q1),
    .din11(input_10_q1),
    .din12(input_11_q1),
    .din13(input_12_q1),
    .din14(input_13_q1),
    .din15(input_14_q1),
    .din16(input_15_q1),
    .din17(tmp_43_fu_3161_p17),
    .dout(tmp_43_fu_3161_p18)
);

dut_mux_16to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_16to1_sel32_1_1_U50(
    .din1(input_0_q0),
    .din2(input_1_q0),
    .din3(input_2_q0),
    .din4(input_3_q0),
    .din5(input_4_q0),
    .din6(input_5_q0),
    .din7(input_6_q0),
    .din8(input_7_q0),
    .din9(input_8_q0),
    .din10(input_9_q0),
    .din11(input_10_q0),
    .din12(input_11_q0),
    .din13(input_12_q0),
    .din14(input_13_q0),
    .din15(input_14_q0),
    .din16(input_15_q0),
    .din17(tmp_47_fu_3258_p17),
    .dout(tmp_47_fu_3258_p18)
);

dut_mux_16to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_16to1_sel32_1_1_U51(
    .din1(input_0_q1),
    .din2(input_1_q1),
    .din3(input_2_q1),
    .din4(input_3_q1),
    .din5(input_4_q1),
    .din6(input_5_q1),
    .din7(input_6_q1),
    .din8(input_7_q1),
    .din9(input_8_q1),
    .din10(input_9_q1),
    .din11(input_10_q1),
    .din12(input_11_q1),
    .din13(input_12_q1),
    .din14(input_13_q1),
    .din15(input_14_q1),
    .din16(input_15_q1),
    .din17(tmp_45_fu_3357_p17),
    .dout(tmp_45_fu_3357_p18)
);

dut_mux_16to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_16to1_sel32_1_1_U52(
    .din1(input_0_q0),
    .din2(input_1_q0),
    .din3(input_2_q0),
    .din4(input_3_q0),
    .din5(input_4_q0),
    .din6(input_5_q0),
    .din7(input_6_q0),
    .din8(input_7_q0),
    .din9(input_8_q0),
    .din10(input_9_q0),
    .din11(input_10_q0),
    .din12(input_11_q0),
    .din13(input_12_q0),
    .din14(input_13_q0),
    .din15(input_14_q0),
    .din16(input_15_q0),
    .din17(tmp_46_fu_3432_p17),
    .dout(tmp_46_fu_3432_p18)
);

dut_mux_16to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_16to1_sel32_1_1_U53(
    .din1(input_0_q1),
    .din2(input_1_q1),
    .din3(input_2_q1),
    .din4(input_3_q1),
    .din5(input_4_q1),
    .din6(input_5_q1),
    .din7(input_6_q1),
    .din8(input_7_q1),
    .din9(input_8_q1),
    .din10(input_9_q1),
    .din11(input_10_q1),
    .din12(input_11_q1),
    .din13(input_12_q1),
    .din14(input_13_q1),
    .din15(input_14_q1),
    .din16(input_15_q1),
    .din17(tmp_48_fu_3579_p17),
    .dout(tmp_48_fu_3579_p18)
);

dut_mux_16to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_16to1_sel32_1_1_U54(
    .din1(input_0_q0),
    .din2(input_1_q0),
    .din3(input_2_q0),
    .din4(input_3_q0),
    .din5(input_4_q0),
    .din6(input_5_q0),
    .din7(input_6_q0),
    .din8(input_7_q0),
    .din9(input_8_q0),
    .din10(input_9_q0),
    .din11(input_10_q0),
    .din12(input_11_q0),
    .din13(input_12_q0),
    .din14(input_13_q0),
    .din15(input_14_q0),
    .din16(input_15_q0),
    .din17(tmp_50_fu_3644_p17),
    .dout(tmp_50_fu_3644_p18)
);

dut_mux_16to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_16to1_sel32_1_1_U55(
    .din1(input_0_q0),
    .din2(input_1_q0),
    .din3(input_2_q0),
    .din4(input_3_q0),
    .din5(input_4_q0),
    .din6(input_5_q0),
    .din7(input_6_q0),
    .din8(input_7_q0),
    .din9(input_8_q0),
    .din10(input_9_q0),
    .din11(input_10_q0),
    .din12(input_11_q0),
    .din13(input_12_q0),
    .din14(input_13_q0),
    .din15(input_14_q0),
    .din16(input_15_q0),
    .din17(tmp_49_fu_3787_p17),
    .dout(tmp_49_fu_3787_p18)
);

dut_mux_16to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_16to1_sel32_1_1_U56(
    .din1(input_0_q1),
    .din2(input_1_q1),
    .din3(input_2_q1),
    .din4(input_3_q1),
    .din5(input_4_q1),
    .din6(input_5_q1),
    .din7(input_6_q1),
    .din8(input_7_q1),
    .din9(input_8_q1),
    .din10(input_9_q1),
    .din11(input_10_q1),
    .din12(input_11_q1),
    .din13(input_12_q1),
    .din14(input_13_q1),
    .din15(input_14_q1),
    .din16(input_15_q1),
    .din17(tmp_51_fu_3832_p17),
    .dout(tmp_51_fu_3832_p18)
);

dut_mux_16to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_16to1_sel32_1_1_U57(
    .din1(input_0_q0),
    .din2(input_1_q0),
    .din3(input_2_q0),
    .din4(input_3_q0),
    .din5(input_4_q0),
    .din6(input_5_q0),
    .din7(input_6_q0),
    .din8(input_7_q0),
    .din9(input_8_q0),
    .din10(input_9_q0),
    .din11(input_10_q0),
    .din12(input_11_q0),
    .din13(input_12_q0),
    .din14(input_13_q0),
    .din15(input_14_q0),
    .din16(input_15_q0),
    .din17(tmp_52_fu_3990_p17),
    .dout(tmp_52_fu_3990_p18)
);

dut_urem_13ns_10ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_10ns_13_17_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(o_index_reg_4458),
    .din1(grp_fu_4097_p1),
    .ce(1'b1),
    .dout(grp_fu_4097_p2)
);

dut_mux_16to1_sel32_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 32 ),
    .dout_WIDTH( 8 ))
dut_mux_16to1_sel32_8_1_U59(
    .din1(threshold_0_V_q0),
    .din2(threshold_1_V_q0),
    .din3(threshold_2_V_q0),
    .din4(threshold_3_V_q0),
    .din5(threshold_4_V_q0),
    .din6(threshold_5_V_q0),
    .din7(threshold_6_V_q0),
    .din8(threshold_7_V_q0),
    .din9(threshold_8_V_q0),
    .din10(threshold_9_V_q0),
    .din11(threshold_10_V_q0),
    .din12(threshold_11_V_q0),
    .din13(threshold_12_V_q0),
    .din14(threshold_13_V_q0),
    .din15(threshold_14_V_q0),
    .din16(threshold_15_V_q0),
    .din17(tmp_42_fu_4129_p17),
    .dout(tmp_42_fu_4129_p18)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U60(
    .din0(mul3_fu_4177_p0),
    .din1(mul3_fu_4177_p1),
    .dout(mul3_fu_4177_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U61(
    .din0(mul9_fu_4184_p0),
    .din1(mul9_fu_4184_p1),
    .dout(mul9_fu_4184_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U62(
    .din0(mul1_fu_4191_p0),
    .din1(mul1_fu_4191_p1),
    .dout(mul1_fu_4191_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U63(
    .din0(mul8_fu_4198_p0),
    .din1(mul8_fu_4198_p1),
    .dout(mul8_fu_4198_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U64(
    .din0(mul6_fu_4205_p0),
    .din1(mul6_fu_4205_p1),
    .dout(mul6_fu_4205_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U65(
    .din0(mul7_fu_4212_p0),
    .din1(mul7_fu_4212_p1),
    .dout(mul7_fu_4212_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U66(
    .din0(mul4_fu_4219_p0),
    .din1(mul4_fu_4219_p1),
    .dout(mul4_fu_4219_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U67(
    .din0(mul2_fu_4226_p0),
    .din1(mul2_fu_4226_p1),
    .dout(mul2_fu_4226_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U68(
    .din0(mul_fu_4233_p0),
    .din1(mul_fu_4233_p1),
    .dout(mul_fu_4233_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U69(
    .din0(mul5_fu_4240_p0),
    .din1(mul5_fu_4240_p1),
    .dout(mul5_fu_4240_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (tmp_31_fu_2772_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if ((~(1'b0 == tmp_31_reg_4464) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | ((1'b0 == tmp_31_reg_4464) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            ap_reg_ppiten_pp0_it4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_1159) begin
        if (ap_sig_1481) begin
            ap_reg_phiprechg_mac_num_2_0_1_reg_2177pp0_it4 <= mac_num_2_cast_fu_3346_p1;
        end else if (ap_sig_906) begin
            ap_reg_phiprechg_mac_num_2_0_1_reg_2177pp0_it4 <= mac_num_3_0_1_fu_3417_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_mac_num_2_0_1_reg_2177pp0_it4 <= ap_reg_phiprechg_mac_num_2_0_1_reg_2177pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == sel_tmp1_i1_reg_4430) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_mac_num_2_0_2_reg_2206pp0_it4 <= ap_reg_phiprechg_mac_num_2_0_1_reg_2177pp0_it4;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i1_reg_4430) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_mac_num_2_0_2_reg_2206pp0_it4 <= mac_num_3_0_2_fu_3566_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_mac_num_2_0_2_reg_2206pp0_it4 <= ap_reg_phiprechg_mac_num_2_0_2_reg_2206pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & (1'b0 == sel_tmp1_i3_reg_4438) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4))) begin
        ap_reg_phiprechg_mac_num_2_1_1_reg_2264pp0_it4 <= mac_num_2_1_phi_fu_2238_p4;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i3_reg_4438) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4))) begin
        ap_reg_phiprechg_mac_num_2_1_1_reg_2264pp0_it4 <= mac_num_3_1_1_fu_3774_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_mac_num_2_1_1_reg_2264pp0_it4 <= ap_reg_phiprechg_mac_num_2_1_1_reg_2264pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & (1'b0 == sel_tmp1_i6_reg_4450) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4))) begin
        ap_reg_phiprechg_mac_num_2_2_1_reg_2350pp0_it4 <= mac_num_2_2_cast_fu_3952_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_mac_num_2_2_1_reg_2350pp0_it4 <= ap_reg_phiprechg_mac_num_2_2_1_reg_2350pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i_reg_4422) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_mac_num_2_reg_2145pp0_it3 <= 1'b1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_mac_num_2_reg_2145pp0_it3 <= ap_reg_phiprechg_mac_num_2_reg_2145pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_1159) begin
        if (ap_sig_1481) begin
            ap_reg_phiprechg_one_out_3_0_1_reg_2167pp0_it4 <= one_out_3_cast_fu_3342_p1;
        end else if (ap_sig_906) begin
            ap_reg_phiprechg_one_out_3_0_1_reg_2167pp0_it4 <= one_out_2_0_1_fu_3411_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_one_out_3_0_1_reg_2167pp0_it4 <= ap_reg_phiprechg_one_out_3_0_1_reg_2167pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == sel_tmp1_i1_reg_4430) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_one_out_3_0_2_reg_2196pp0_it4 <= ap_reg_phiprechg_one_out_3_0_1_reg_2167pp0_it4;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i1_reg_4430) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_one_out_3_0_2_reg_2196pp0_it4 <= one_out_2_0_2_fu_3560_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_one_out_3_0_2_reg_2196pp0_it4 <= ap_reg_phiprechg_one_out_3_0_2_reg_2196pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & (1'b0 == sel_tmp1_i3_reg_4438) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4))) begin
        ap_reg_phiprechg_one_out_3_1_1_reg_2254pp0_it4 <= one_out_3_1_phi_fu_2228_p4;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i3_reg_4438) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4))) begin
        ap_reg_phiprechg_one_out_3_1_1_reg_2254pp0_it4 <= one_out_2_1_1_fu_3768_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_one_out_3_1_1_reg_2254pp0_it4 <= ap_reg_phiprechg_one_out_3_1_1_reg_2254pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & (1'b0 == sel_tmp1_i6_reg_4450) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4))) begin
        ap_reg_phiprechg_one_out_3_2_1_reg_2341pp0_it4 <= one_out_3_2_cast_fu_3948_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_one_out_3_2_1_reg_2341pp0_it4 <= ap_reg_phiprechg_one_out_3_2_1_reg_2341pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i_reg_4422) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_one_out_3_reg_2134pp0_it3 <= p_pn_in_fu_3205_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_one_out_3_reg_2134pp0_it3 <= ap_reg_phiprechg_one_out_3_reg_2134pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i8_reg_4426) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_1_pn_reg_2158pp0_it3 <= w_conv2_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i8_reg_4426) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & (1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_1_pn_reg_2158pp0_it3 <= w_conv1_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_1_pn_reg_2158pp0_it3 <= ap_reg_phiprechg_w_conv1_load_1_pn_reg_2158pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i1_reg_4430) & ~(1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_2_pn_reg_2187pp0_it3 <= w_conv2_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i1_reg_4430) & (1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_2_pn_reg_2187pp0_it3 <= w_conv1_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_2_pn_reg_2187pp0_it3 <= ap_reg_phiprechg_w_conv1_load_2_pn_reg_2187pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i2_reg_4434) & ~(1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_3_pn_reg_2216pp0_it3 <= w_conv2_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i2_reg_4434) & (1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_3_pn_reg_2216pp0_it3 <= w_conv1_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_3_pn_reg_2216pp0_it3 <= ap_reg_phiprechg_w_conv1_load_3_pn_reg_2216pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i3_reg_4438) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_4_pn_reg_2245pp0_it3 <= w_conv2_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i3_reg_4438) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & (1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_4_pn_reg_2245pp0_it3 <= w_conv1_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_4_pn_reg_2245pp0_it3 <= ap_reg_phiprechg_w_conv1_load_4_pn_reg_2245pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i4_reg_4442) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_5_pn_reg_2274pp0_it3 <= w_conv2_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i4_reg_4442) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & (1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_5_pn_reg_2274pp0_it3 <= w_conv1_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_5_pn_reg_2274pp0_it3 <= ap_reg_phiprechg_w_conv1_load_5_pn_reg_2274pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_1159) begin
        if (ap_sig_1065) begin
            ap_reg_phiprechg_w_conv1_load_6_pn_reg_2303pp0_it4 <= w_conv2_q0;
        end else if (ap_sig_1061) begin
            ap_reg_phiprechg_w_conv1_load_6_pn_reg_2303pp0_it4 <= w_conv1_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_w_conv1_load_6_pn_reg_2303pp0_it4 <= ap_reg_phiprechg_w_conv1_load_6_pn_reg_2303pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_1159) begin
        if (ap_sig_1073) begin
            ap_reg_phiprechg_w_conv1_load_7_pn_reg_2332pp0_it4 <= w_conv2_q1;
        end else if (ap_sig_1069) begin
            ap_reg_phiprechg_w_conv1_load_7_pn_reg_2332pp0_it4 <= w_conv1_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_w_conv1_load_7_pn_reg_2332pp0_it4 <= ap_reg_phiprechg_w_conv1_load_7_pn_reg_2332pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i7_reg_4454) & ~(1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_8_pn_reg_2359pp0_it4 <= w_conv2_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i7_reg_4454) & (1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_8_pn_reg_2359pp0_it4 <= w_conv1_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_8_pn_reg_2359pp0_it4 <= ap_reg_phiprechg_w_conv1_load_8_pn_reg_2359pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i_reg_4422) & ~(1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_pn_reg_2125pp0_it3 <= w_conv2_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i_reg_4422) & (1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_pn_reg_2125pp0_it3 <= w_conv1_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_pn_reg_2125pp0_it3 <= ap_reg_phiprechg_w_conv1_load_pn_reg_2125pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_31_reg_4464))) begin
        m_reg_2091 <= m_4_reg_4468;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        m_reg_2091 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == exitcond_fu_2490_p2))) begin
        n_reg_2046 <= n_2_reg_4313;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        n_reg_2046 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_31_reg_4464))) begin
        phi_mul1_reg_2114 <= next_mul1_reg_4473;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        phi_mul1_reg_2114 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_31_reg_4464))) begin
        phi_mul_reg_2102 <= next_mul_reg_4518;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        phi_mul_reg_2102 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4))) begin
        sum_reg_2079 <= sum_1_fu_4079_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        sum_reg_2079 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond3_fu_2552_p2))) begin
        x_assign_reg_2057 <= x_reg_4331;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_28_fu_2470_p2))) begin
        x_assign_reg_2057 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st49_fsm_29)) begin
        y_assign_reg_2068 <= y_reg_4403;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond_fu_2490_p2))) begin
        y_assign_reg_2068 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        I_cast5_reg_4277[5 : 0] <= I_cast5_fu_2448_p1[5 : 0];
        I_cast7_reg_4297[5 : 0] <= I_cast7_fu_2462_p1[5 : 0];
        N_cast_reg_4282[6 : 0] <= N_cast_fu_2452_p1[6 : 0];
        O_cast105_cast_reg_4267[4 : 0] <= O_cast105_cast_fu_2440_p1[4 : 0];
        O_cast106_cast_reg_4262[4 : 0] <= O_cast106_cast_fu_2436_p1[4 : 0];
        O_reg_4256 <= O_fu_2430_p2;
        tmp_54_reg_4272 <= tmp_54_fu_2444_p1;
        tmp_i_reg_4287 <= tmp_i_fu_2456_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_mac_num_2_1_2_reg_2293pp0_it4 <= ap_reg_phiprechg_mac_num_2_1_2_reg_2293pp0_it3;
        ap_reg_phiprechg_mac_num_2_1_reg_2235pp0_it4 <= ap_reg_phiprechg_mac_num_2_1_reg_2235pp0_it3;
        ap_reg_phiprechg_mac_num_2_2_2_reg_2378pp0_it4 <= ap_reg_phiprechg_mac_num_2_2_2_reg_2378pp0_it3;
        ap_reg_phiprechg_mac_num_2_2_reg_2322pp0_it4 <= ap_reg_phiprechg_mac_num_2_2_reg_2322pp0_it3;
        ap_reg_phiprechg_one_out_3_1_2_reg_2283pp0_it4 <= ap_reg_phiprechg_one_out_3_1_2_reg_2283pp0_it3;
        ap_reg_phiprechg_one_out_3_1_reg_2225pp0_it4 <= ap_reg_phiprechg_one_out_3_1_reg_2225pp0_it3;
        ap_reg_phiprechg_one_out_3_2_2_reg_2368pp0_it4 <= ap_reg_phiprechg_one_out_3_2_2_reg_2368pp0_it3;
        ap_reg_phiprechg_one_out_3_2_reg_2312pp0_it4 <= ap_reg_phiprechg_one_out_3_2_reg_2312pp0_it3;
        ap_reg_phiprechg_w_conv1_load_2_pn_reg_2187pp0_it4 <= ap_reg_phiprechg_w_conv1_load_2_pn_reg_2187pp0_it3;
        ap_reg_phiprechg_w_conv1_load_3_pn_reg_2216pp0_it4 <= ap_reg_phiprechg_w_conv1_load_3_pn_reg_2216pp0_it3;
        ap_reg_phiprechg_w_conv1_load_4_pn_reg_2245pp0_it4 <= ap_reg_phiprechg_w_conv1_load_4_pn_reg_2245pp0_it3;
        ap_reg_phiprechg_w_conv1_load_5_pn_reg_2274pp0_it4 <= ap_reg_phiprechg_w_conv1_load_5_pn_reg_2274pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) begin
        ap_reg_ppstg_i_index_0_1_reg_4500_pp0_iter1 <= i_index_0_1_reg_4500;
        ap_reg_ppstg_i_index_0_1_reg_4500_pp0_iter2 <= ap_reg_ppstg_i_index_0_1_reg_4500_pp0_iter1;
        ap_reg_ppstg_i_index_0_1_reg_4500_pp0_iter3 <= ap_reg_ppstg_i_index_0_1_reg_4500_pp0_iter2;
        ap_reg_ppstg_i_index_0_2_reg_4506_pp0_iter1 <= i_index_0_2_reg_4506;
        ap_reg_ppstg_i_index_0_2_reg_4506_pp0_iter2 <= ap_reg_ppstg_i_index_0_2_reg_4506_pp0_iter1;
        ap_reg_ppstg_i_index_0_2_reg_4506_pp0_iter3 <= ap_reg_ppstg_i_index_0_2_reg_4506_pp0_iter2;
        ap_reg_ppstg_i_index_1_reg_4512_pp0_iter1 <= i_index_1_reg_4512;
        ap_reg_ppstg_i_index_1_reg_4512_pp0_iter2 <= ap_reg_ppstg_i_index_1_reg_4512_pp0_iter1;
        ap_reg_ppstg_i_index_reg_4494_pp0_iter1 <= i_index_reg_4494;
        ap_reg_ppstg_i_index_reg_4494_pp0_iter2 <= ap_reg_ppstg_i_index_reg_4494_pp0_iter1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
        ap_reg_ppstg_i_index_1_1_reg_4538_pp0_iter1 <= i_index_1_1_reg_4538;
        ap_reg_ppstg_i_index_1_1_reg_4538_pp0_iter2 <= ap_reg_ppstg_i_index_1_1_reg_4538_pp0_iter1;
        ap_reg_ppstg_i_index_1_2_reg_4544_pp0_iter1 <= i_index_1_2_reg_4544;
        ap_reg_ppstg_i_index_1_2_reg_4544_pp0_iter2 <= ap_reg_ppstg_i_index_1_2_reg_4544_pp0_iter1;
        ap_reg_ppstg_i_index_1_2_reg_4544_pp0_iter3 <= ap_reg_ppstg_i_index_1_2_reg_4544_pp0_iter2;
        ap_reg_ppstg_i_index_2_reg_4550_pp0_iter1 <= i_index_2_reg_4550;
        ap_reg_ppstg_i_index_2_reg_4550_pp0_iter2 <= ap_reg_ppstg_i_index_2_reg_4550_pp0_iter1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
        ap_reg_ppstg_i_index_2_1_reg_4561_pp0_iter1 <= i_index_2_1_reg_4561;
        ap_reg_ppstg_i_index_2_1_reg_4561_pp0_iter2 <= ap_reg_ppstg_i_index_2_1_reg_4561_pp0_iter1;
        ap_reg_ppstg_i_index_2_2_reg_4567_pp0_iter1 <= i_index_2_2_reg_4567;
        ap_reg_ppstg_i_index_2_2_reg_4567_pp0_iter2 <= ap_reg_ppstg_i_index_2_2_reg_4567_pp0_iter1;
        ap_reg_ppstg_i_index_2_2_reg_4567_pp0_iter3 <= ap_reg_ppstg_i_index_2_2_reg_4567_pp0_iter2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
        ap_reg_ppstg_tmp_31_reg_4464_pp0_iter1 <= tmp_31_reg_4464;
        ap_reg_ppstg_tmp_31_reg_4464_pp0_iter2 <= ap_reg_ppstg_tmp_31_reg_4464_pp0_iter1;
        ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3 <= ap_reg_ppstg_tmp_31_reg_4464_pp0_iter2;
        ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4 <= ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3;
        ap_reg_ppstg_tmp_34_reg_4478_pp0_iter1 <= tmp_34_reg_4478;
        ap_reg_ppstg_tmp_34_reg_4478_pp0_iter2 <= ap_reg_ppstg_tmp_34_reg_4478_pp0_iter1;
        tmp_31_reg_4464 <= tmp_31_fu_2772_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st47_fsm_27)) begin
        arrayNo1_reg_5739 <= arrayNo1_fu_4122_p1;
        output_0_addr_reg_5763 <= newIndex6_reg_5639;
        output_10_addr_reg_5813 <= newIndex6_reg_5639;
        output_11_addr_reg_5818 <= newIndex6_reg_5639;
        output_12_addr_reg_5823 <= newIndex6_reg_5639;
        output_13_addr_reg_5828 <= newIndex6_reg_5639;
        output_14_addr_reg_5833 <= newIndex6_reg_5639;
        output_15_addr_reg_5838 <= newIndex6_reg_5639;
        output_1_addr_reg_5768 <= newIndex6_reg_5639;
        output_2_addr_reg_5773 <= newIndex6_reg_5639;
        output_3_addr_reg_5778 <= newIndex6_reg_5639;
        output_4_addr_reg_5783 <= newIndex6_reg_5639;
        output_5_addr_reg_5788 <= newIndex6_reg_5639;
        output_6_addr_reg_5793 <= newIndex6_reg_5639;
        output_7_addr_reg_5798 <= newIndex6_reg_5639;
        output_8_addr_reg_5803 <= newIndex6_reg_5639;
        output_9_addr_reg_5808 <= newIndex6_reg_5639;
        tmp_37_reg_5743 <= tmp_37_fu_4171_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i8_reg_4426) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_31_reg_4464))) begin
        i_index_0_1_reg_4500 <= i_index_0_1_fu_2835_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_31_reg_4464) & ~(1'b0 == sel_tmp1_i1_reg_4430))) begin
        i_index_0_2_reg_4506 <= i_index_0_2_fu_2849_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_4464) & ~(1'b0 == sel_tmp1_i3_reg_4438) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        i_index_1_1_reg_4538 <= i_index_1_1_fu_2908_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_4464) & ~(1'b0 == sel_tmp1_i4_reg_4442) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        i_index_1_2_reg_4544 <= i_index_1_2_fu_2927_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_31_reg_4464) & ~(1'b0 == sel_tmp1_i2_reg_4434))) begin
        i_index_1_reg_4512 <= i_index_1_fu_2854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_4464) & ~(1'b0 == sel_tmp1_i6_reg_4450) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        i_index_2_1_reg_4561 <= i_index_2_1_fu_2956_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_4464) & ~(1'b0 == sel_tmp1_i7_reg_4454) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        i_index_2_2_reg_4567 <= i_index_2_2_fu_2974_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_4464) & ~(1'b0 == sel_tmp1_i5_reg_4446) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        i_index_2_reg_4550 <= i_index_2_fu_2932_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_31_reg_4464) & ~(1'b0 == sel_tmp1_i_reg_4422))) begin
        i_index_reg_4494 <= i_index_fu_2816_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        m_4_reg_4468 <= m_4_fu_2777_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i6_reg_4450) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4))) begin
        mac_num_3_2_1_reg_5619 <= mac_num_3_2_1_fu_3977_p2;
        one_out_2_2_1_reg_5614 <= one_out_2_2_1_fu_3971_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        n_2_reg_4313 <= n_2_fu_2475_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_28_fu_2470_p2))) begin
        n_cast1_reg_4318[5 : 0] <= n_cast1_fu_2481_p1[5 : 0];
        tmp_s_reg_4323 <= tmp_s_fu_2485_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        newIndex6_reg_5639[12 : 0] <= newIndex6_fu_4102_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(tmp_31_fu_2772_p2 == 1'b0))) begin
        next_mul1_reg_4473 <= next_mul1_fu_2783_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_31_reg_4464) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        next_mul_reg_4518 <= next_mul_fu_2864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond_fu_2490_p2))) begin
        notlhs_i3_reg_4372 <= notlhs_i3_fu_2530_p2;
        notlhs_i6_reg_4386 <= notlhs_i6_fu_2541_p2;
        notlhs_i_reg_4358 <= notlhs_i_fu_2519_p2;
        sel_tmp_i2_reg_4379 <= sel_tmp_i2_fu_2535_p2;
        sel_tmp_i5_reg_4393 <= sel_tmp_i5_fu_2546_p2;
        sel_tmp_i_reg_4365 <= sel_tmp_i_fu_2524_p2;
        tmp_51_1_cast1_reg_4344[4 : 0] <= tmp_51_1_cast1_fu_2505_p1[4 : 0];
        tmp_51_2_cast1_reg_4351[4 : 0] <= tmp_51_2_cast1_fu_2515_p1[4 : 0];
        x_cast_reg_4336[4 : 0] <= x_cast_fu_2501_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        o_index_reg_4458 <= o_index_fu_2764_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(tmp_31_fu_2772_p2 == 1'b0) & ~(1'b0 == sel_tmp1_i8_reg_4426)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_31_reg_4464) & ~(1'b0 == sel_tmp1_i3_reg_4438)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_31_reg_4464) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i6_reg_4450)))) begin
        reg_2418 <= grp_fu_2401_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(tmp_31_fu_2772_p2 == 1'b0) & ~(1'b0 == sel_tmp1_i1_reg_4430)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_31_reg_4464) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i4_reg_4442)))) begin
        reg_2422 <= grp_fu_2413_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond3_fu_2552_p2))) begin
        sel_tmp1_i1_reg_4430 <= sel_tmp1_i1_fu_2662_p2;
        sel_tmp1_i2_reg_4434 <= sel_tmp1_i2_fu_2678_p2;
        sel_tmp1_i3_reg_4438 <= sel_tmp1_i3_fu_2694_p2;
        sel_tmp1_i4_reg_4442 <= sel_tmp1_i4_fu_2710_p2;
        sel_tmp1_i5_reg_4446 <= sel_tmp1_i5_fu_2726_p2;
        sel_tmp1_i6_reg_4450 <= sel_tmp1_i6_fu_2742_p2;
        sel_tmp1_i7_reg_4454 <= sel_tmp1_i7_fu_2758_p2;
        sel_tmp1_i8_reg_4426 <= sel_tmp1_i8_fu_2635_p2;
        sel_tmp1_i_reg_4422 <= sel_tmp1_i_fu_2608_p2;
        tmp5_reg_4417 <= tmp5_fu_2576_p2;
        y_cast_reg_4408[4 : 0] <= y_cast_fu_2563_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_4464) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i7_reg_4454))) begin
        tmp6_2_2_reg_4533 <= tmp6_2_2_fu_2903_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_4464) & ~(1'b0 == sel_tmp1_i3_reg_4438) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        tmp7_1_1_reg_4523 <= tmp7_1_1_fu_2883_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(tmp_31_fu_2772_p2 == 1'b0) & ~(1'b0 == sel_tmp1_i2_reg_4434))) begin
        tmp7_1_reg_4489 <= tmp7_1_fu_2811_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_4464) & ~(1'b0 == sel_tmp1_i6_reg_4450) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        tmp7_2_1_reg_4556 <= tmp7_2_1_fu_2946_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_4464) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i5_reg_4446))) begin
        tmp7_2_reg_4528 <= tmp7_2_fu_2892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(tmp_31_fu_2772_p2 == 1'b0) & ~(1'b0 == sel_tmp1_i_reg_4422))) begin
        tmp7_reg_4484 <= tmp7_fu_2797_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(tmp_31_fu_2772_p2 == 1'b0))) begin
        tmp_34_reg_4478 <= tmp_34_fu_2788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter2))) begin
        tmp_35_reg_4573 <= tmp_35_fu_2998_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i1_reg_4430) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        tmp_46_reg_5104 <= tmp_46_fu_3432_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i2_reg_4434) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        tmp_47_reg_5029 <= tmp_47_fu_3258_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(1'b0 == sel_tmp1_i3_reg_4438) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        tmp_48_reg_5319 <= tmp_48_fu_3579_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i4_reg_4442) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4))) begin
        tmp_49_reg_5514 <= tmp_49_fu_3787_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(1'b0 == sel_tmp1_i5_reg_4446) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        tmp_50_reg_5404 <= tmp_50_fu_3644_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i6_reg_4450) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4))) begin
        tmp_51_reg_5519 <= tmp_51_fu_3832_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i7_reg_4454) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4))) begin
        tmp_52_reg_5624 <= tmp_52_fu_3990_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st30_fsm_10)) begin
        tmp_55_reg_5634 <= {{mul3_fu_4177_p2[ap_const_lv32_1B : ap_const_lv32_16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i_reg_4422) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        tmp_56_reg_4604 <= {{mul_fu_4233_p2[ap_const_lv32_1B : ap_const_lv32_16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i8_reg_4426) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        tmp_57_reg_4734 <= {{mul2_fu_4226_p2[ap_const_lv32_1B : ap_const_lv32_16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i1_reg_4430) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        tmp_58_reg_4739 <= {{mul5_fu_4240_p2[ap_const_lv32_1B : ap_const_lv32_16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i2_reg_4434) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        tmp_59_reg_4639 <= {{mul8_fu_4198_p2[ap_const_lv32_1B : ap_const_lv32_16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i3_reg_4438) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        tmp_60_reg_5034 <= {{mul4_fu_4219_p2[ap_const_lv32_1B : ap_const_lv32_16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i4_reg_4442) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        tmp_61_reg_5189 <= {{mul6_fu_4205_p2[ap_const_lv32_1B : ap_const_lv32_16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i5_reg_4446) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        tmp_62_reg_5059 <= {{mul7_fu_4212_p2[ap_const_lv32_1B : ap_const_lv32_16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i6_reg_4450) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        tmp_63_reg_5284 <= {{mul9_fu_4184_p2[ap_const_lv32_1B : ap_const_lv32_16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(1'b0 == sel_tmp1_i7_reg_4454) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3))) begin
        tmp_64_reg_5489 <= {{mul1_fu_4191_p2[ap_const_lv32_1B : ap_const_lv32_16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        x_reg_4331 <= x_fu_2495_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        y_reg_4403 <= y_fu_2557_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_28_fu_2470_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_28_fu_2470_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_499) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_526) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_543) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_758) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_789) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_47) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_595) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1338) begin
        ap_sig_cseq_ST_st30_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_612) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1347) begin
        ap_sig_cseq_ST_st46_fsm_26 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st46_fsm_26 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1388) begin
        ap_sig_cseq_ST_st47_fsm_27 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_27 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1648) begin
        ap_sig_cseq_ST_st48_fsm_28 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st48_fsm_28 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1445) begin
        ap_sig_cseq_ST_st49_fsm_29 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st49_fsm_29 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_642) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_671) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
            grp_fu_2388_p0 = phi_mul_reg_2102;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            grp_fu_2388_p0 = phi_mul_phi_fu_2106_p4;
        end else begin
            grp_fu_2388_p0 = 'bx;
        end
    end else begin
        grp_fu_2388_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)))) begin
        grp_fu_2394_p0 = phi_mul_reg_2102;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        grp_fu_2394_p0 = phi_mul_phi_fu_2106_p4;
    end else begin
        grp_fu_2394_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
            grp_fu_2406_p0 = phi_mul_reg_2102;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            grp_fu_2406_p0 = phi_mul_phi_fu_2106_p4;
        end else begin
            grp_fu_2406_p0 = 'bx;
        end
    end else begin
        grp_fu_2406_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_0_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_0_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_0_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_0_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_0_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_0_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_0_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_0_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_0_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_0_ce0 = 1'b1;
    end else begin
        input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_0_ce1 = 1'b1;
    end else begin
        input_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_10_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_10_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_10_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_10_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_10_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_10_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_10_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_10_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_10_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_10_ce0 = 1'b1;
    end else begin
        input_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_10_ce1 = 1'b1;
    end else begin
        input_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_11_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_11_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_11_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_11_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_11_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_11_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_11_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_11_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_11_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_11_ce0 = 1'b1;
    end else begin
        input_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_11_ce1 = 1'b1;
    end else begin
        input_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_12_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_12_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_12_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_12_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_12_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_12_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_12_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_12_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_12_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_12_ce0 = 1'b1;
    end else begin
        input_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_12_ce1 = 1'b1;
    end else begin
        input_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_13_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_13_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_13_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_13_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_13_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_13_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_13_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_13_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_13_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_13_ce0 = 1'b1;
    end else begin
        input_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_13_ce1 = 1'b1;
    end else begin
        input_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_14_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_14_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_14_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_14_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_14_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_14_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_14_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_14_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_14_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_14_ce0 = 1'b1;
    end else begin
        input_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_14_ce1 = 1'b1;
    end else begin
        input_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_15_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_15_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_15_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_15_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_15_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_15_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_15_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_15_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_15_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_15_ce0 = 1'b1;
    end else begin
        input_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_15_ce1 = 1'b1;
    end else begin
        input_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_1_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_1_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_1_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_1_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_1_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_1_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_1_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_1_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_1_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_1_ce0 = 1'b1;
    end else begin
        input_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_1_ce1 = 1'b1;
    end else begin
        input_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_2_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_2_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_2_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_2_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_2_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_2_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_2_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_2_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_2_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_2_ce0 = 1'b1;
    end else begin
        input_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_2_ce1 = 1'b1;
    end else begin
        input_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_3_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_3_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_3_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_3_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_3_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_3_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_3_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_3_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_3_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_3_ce0 = 1'b1;
    end else begin
        input_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_3_ce1 = 1'b1;
    end else begin
        input_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_4_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_4_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_4_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_4_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_4_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_4_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_4_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_4_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_4_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_4_ce0 = 1'b1;
    end else begin
        input_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_4_ce1 = 1'b1;
    end else begin
        input_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_5_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_5_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_5_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_5_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_5_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_5_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_5_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_5_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_5_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_5_ce0 = 1'b1;
    end else begin
        input_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_5_ce1 = 1'b1;
    end else begin
        input_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_6_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_6_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_6_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_6_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_6_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_6_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_6_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_6_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_6_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_6_ce0 = 1'b1;
    end else begin
        input_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_6_ce1 = 1'b1;
    end else begin
        input_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_7_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_7_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_7_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_7_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_7_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_7_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_7_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_7_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_7_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_7_ce0 = 1'b1;
    end else begin
        input_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_7_ce1 = 1'b1;
    end else begin
        input_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_8_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_8_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_8_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_8_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_8_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_8_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_8_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_8_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_8_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_8_ce0 = 1'b1;
    end else begin
        input_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_8_ce1 = 1'b1;
    end else begin
        input_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_9_address0 = newIndex19_fu_3870_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_9_address0 = newIndex14_fu_3617_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_9_address0 = newIndex16_fu_3502_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_9_address0 = newIndex4_fu_3231_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_9_address0 = newIndex10_fu_3112_p1;
    end else begin
        input_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_9_address1 = newIndex18_fu_3682_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_9_address1 = newIndex12_fu_3470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_9_address1 = newIndex2_fu_3211_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_9_address1 = newIndex8_fu_3068_p1;
    end else begin
        input_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_9_ce0 = 1'b1;
    end else begin
        input_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_9_ce1 = 1'b1;
    end else begin
        input_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_31_reg_4464))) begin
        m_phi_fu_2095_p4 = m_4_reg_4468;
    end else begin
        m_phi_fu_2095_p4 = m_reg_2091;
    end
end

always @ (*) begin
    if (ap_sig_2908) begin
        if ((1'b0 == sel_tmp1_i4_reg_4442)) begin
            mac_num_2_1_2_phi_fu_2296_p4 = ap_reg_phiprechg_mac_num_2_1_1_reg_2264pp0_it4;
        end else if (~(1'b0 == sel_tmp1_i4_reg_4442)) begin
            mac_num_2_1_2_phi_fu_2296_p4 = mac_num_3_1_2_fu_3912_p2;
        end else begin
            mac_num_2_1_2_phi_fu_2296_p4 = ap_reg_phiprechg_mac_num_2_1_2_reg_2293pp0_it4;
        end
    end else begin
        mac_num_2_1_2_phi_fu_2296_p4 = ap_reg_phiprechg_mac_num_2_1_2_reg_2293pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_2910) begin
        if ((1'b0 == sel_tmp1_i2_reg_4434)) begin
            mac_num_2_1_phi_fu_2238_p4 = mac_num_2_0_2_cast_fu_3719_p1;
        end else if (~(1'b0 == sel_tmp1_i2_reg_4434)) begin
            mac_num_2_1_phi_fu_2238_p4 = mac_num_3_1_fu_3746_p2;
        end else begin
            mac_num_2_1_phi_fu_2238_p4 = ap_reg_phiprechg_mac_num_2_1_reg_2235pp0_it4;
        end
    end else begin
        mac_num_2_1_phi_fu_2238_p4 = ap_reg_phiprechg_mac_num_2_1_reg_2235pp0_it4;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i6_reg_4450) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4))) begin
        mac_num_2_2_1_phi_fu_2353_p4 = mac_num_3_2_1_reg_5619;
    end else begin
        mac_num_2_2_1_phi_fu_2353_p4 = ap_reg_phiprechg_mac_num_2_2_1_reg_2350pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_1331) begin
        if ((1'b0 == sel_tmp1_i7_reg_4454)) begin
            mac_num_2_2_2_phi_fu_2381_p4 = mac_num_2_2_1_phi_fu_2353_p4;
        end else if (~(1'b0 == sel_tmp1_i7_reg_4454)) begin
            mac_num_2_2_2_phi_fu_2381_p4 = mac_num_3_2_2_fu_4050_p2;
        end else begin
            mac_num_2_2_2_phi_fu_2381_p4 = ap_reg_phiprechg_mac_num_2_2_2_reg_2378pp0_it4;
        end
    end else begin
        mac_num_2_2_2_phi_fu_2381_p4 = ap_reg_phiprechg_mac_num_2_2_2_reg_2378pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_2908) begin
        if ((1'b0 == sel_tmp1_i5_reg_4446)) begin
            mac_num_2_2_phi_fu_2325_p4 = mac_num_2_1_2_phi_fu_2296_p4;
        end else if (~(1'b0 == sel_tmp1_i5_reg_4446)) begin
            mac_num_2_2_phi_fu_2325_p4 = mac_num_3_2_fu_3941_p2;
        end else begin
            mac_num_2_2_phi_fu_2325_p4 = ap_reg_phiprechg_mac_num_2_2_reg_2322pp0_it4;
        end
    end else begin
        mac_num_2_2_phi_fu_2325_p4 = ap_reg_phiprechg_mac_num_2_2_reg_2322pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_2908) begin
        if ((1'b0 == sel_tmp1_i4_reg_4442)) begin
            one_out_3_1_2_phi_fu_2286_p4 = ap_reg_phiprechg_one_out_3_1_1_reg_2254pp0_it4;
        end else if (~(1'b0 == sel_tmp1_i4_reg_4442)) begin
            one_out_3_1_2_phi_fu_2286_p4 = one_out_2_1_2_fu_3905_p2;
        end else begin
            one_out_3_1_2_phi_fu_2286_p4 = ap_reg_phiprechg_one_out_3_1_2_reg_2283pp0_it4;
        end
    end else begin
        one_out_3_1_2_phi_fu_2286_p4 = ap_reg_phiprechg_one_out_3_1_2_reg_2283pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_2910) begin
        if ((1'b0 == sel_tmp1_i2_reg_4434)) begin
            one_out_3_1_phi_fu_2228_p4 = one_out_3_0_2_cast_fu_3714_p1;
        end else if (~(1'b0 == sel_tmp1_i2_reg_4434)) begin
            one_out_3_1_phi_fu_2228_p4 = one_out_2_1_fu_3739_p2;
        end else begin
            one_out_3_1_phi_fu_2228_p4 = ap_reg_phiprechg_one_out_3_1_reg_2225pp0_it4;
        end
    end else begin
        one_out_3_1_phi_fu_2228_p4 = ap_reg_phiprechg_one_out_3_1_reg_2225pp0_it4;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i6_reg_4450) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4))) begin
        one_out_3_2_1_phi_fu_2344_p4 = one_out_2_2_1_reg_5614;
    end else begin
        one_out_3_2_1_phi_fu_2344_p4 = ap_reg_phiprechg_one_out_3_2_1_reg_2341pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_1331) begin
        if ((1'b0 == sel_tmp1_i7_reg_4454)) begin
            one_out_3_2_2_phi_fu_2371_p4 = one_out_3_2_1_phi_fu_2344_p4;
        end else if (~(1'b0 == sel_tmp1_i7_reg_4454)) begin
            one_out_3_2_2_phi_fu_2371_p4 = one_out_2_2_2_fu_4043_p2;
        end else begin
            one_out_3_2_2_phi_fu_2371_p4 = ap_reg_phiprechg_one_out_3_2_2_reg_2368pp0_it4;
        end
    end else begin
        one_out_3_2_2_phi_fu_2371_p4 = ap_reg_phiprechg_one_out_3_2_2_reg_2368pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_2908) begin
        if ((1'b0 == sel_tmp1_i5_reg_4446)) begin
            one_out_3_2_phi_fu_2315_p4 = one_out_3_1_2_phi_fu_2286_p4;
        end else if (~(1'b0 == sel_tmp1_i5_reg_4446)) begin
            one_out_3_2_phi_fu_2315_p4 = one_out_2_2_fu_3934_p2;
        end else begin
            one_out_3_2_phi_fu_2315_p4 = ap_reg_phiprechg_one_out_3_2_reg_2312pp0_it4;
        end
    end else begin
        one_out_3_2_phi_fu_2315_p4 = ap_reg_phiprechg_one_out_3_2_reg_2312pp0_it4;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_0_ce0 = 1'b1;
    end else begin
        output_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_5739 == ap_const_lv13_0))) begin
        output_0_we0 = 1'b1;
    end else begin
        output_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_10_ce0 = 1'b1;
    end else begin
        output_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_5739 == ap_const_lv13_A))) begin
        output_10_we0 = 1'b1;
    end else begin
        output_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_11_ce0 = 1'b1;
    end else begin
        output_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_5739 == ap_const_lv13_B))) begin
        output_11_we0 = 1'b1;
    end else begin
        output_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_12_ce0 = 1'b1;
    end else begin
        output_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_5739 == ap_const_lv13_C))) begin
        output_12_we0 = 1'b1;
    end else begin
        output_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_13_ce0 = 1'b1;
    end else begin
        output_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_5739 == ap_const_lv13_D))) begin
        output_13_we0 = 1'b1;
    end else begin
        output_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_14_ce0 = 1'b1;
    end else begin
        output_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_5739 == ap_const_lv13_E))) begin
        output_14_we0 = 1'b1;
    end else begin
        output_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_15_ce0 = 1'b1;
    end else begin
        output_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & ~(arrayNo1_reg_5739 == ap_const_lv13_0) & ~(arrayNo1_reg_5739 == ap_const_lv13_1) & ~(arrayNo1_reg_5739 == ap_const_lv13_2) & ~(arrayNo1_reg_5739 == ap_const_lv13_3) & ~(arrayNo1_reg_5739 == ap_const_lv13_4) & ~(arrayNo1_reg_5739 == ap_const_lv13_5) & ~(arrayNo1_reg_5739 == ap_const_lv13_6) & ~(arrayNo1_reg_5739 == ap_const_lv13_7) & ~(arrayNo1_reg_5739 == ap_const_lv13_8) & ~(arrayNo1_reg_5739 == ap_const_lv13_9) & ~(arrayNo1_reg_5739 == ap_const_lv13_A) & ~(arrayNo1_reg_5739 == ap_const_lv13_B) & ~(arrayNo1_reg_5739 == ap_const_lv13_C) & ~(arrayNo1_reg_5739 == ap_const_lv13_D) & ~(arrayNo1_reg_5739 == ap_const_lv13_E))) begin
        output_15_we0 = 1'b1;
    end else begin
        output_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_1_ce0 = 1'b1;
    end else begin
        output_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_5739 == ap_const_lv13_1))) begin
        output_1_we0 = 1'b1;
    end else begin
        output_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_2_ce0 = 1'b1;
    end else begin
        output_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_5739 == ap_const_lv13_2))) begin
        output_2_we0 = 1'b1;
    end else begin
        output_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_3_ce0 = 1'b1;
    end else begin
        output_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_5739 == ap_const_lv13_3))) begin
        output_3_we0 = 1'b1;
    end else begin
        output_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_4_ce0 = 1'b1;
    end else begin
        output_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_5739 == ap_const_lv13_4))) begin
        output_4_we0 = 1'b1;
    end else begin
        output_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_5_ce0 = 1'b1;
    end else begin
        output_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_5739 == ap_const_lv13_5))) begin
        output_5_we0 = 1'b1;
    end else begin
        output_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_6_ce0 = 1'b1;
    end else begin
        output_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_5739 == ap_const_lv13_6))) begin
        output_6_we0 = 1'b1;
    end else begin
        output_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_7_ce0 = 1'b1;
    end else begin
        output_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_5739 == ap_const_lv13_7))) begin
        output_7_we0 = 1'b1;
    end else begin
        output_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_8_ce0 = 1'b1;
    end else begin
        output_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_5739 == ap_const_lv13_8))) begin
        output_8_we0 = 1'b1;
    end else begin
        output_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_9_ce0 = 1'b1;
    end else begin
        output_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_5739 == ap_const_lv13_9))) begin
        output_9_we0 = 1'b1;
    end else begin
        output_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_31_reg_4464))) begin
        phi_mul1_phi_fu_2118_p4 = next_mul1_reg_4473;
    end else begin
        phi_mul1_phi_fu_2118_p4 = phi_mul1_reg_2114;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_31_reg_4464))) begin
        phi_mul_phi_fu_2106_p4 = next_mul_reg_4518;
    end else begin
        phi_mul_phi_fu_2106_p4 = phi_mul_reg_2102;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_0_V_ce0 = 1'b1;
    end else begin
        threshold_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_10_V_ce0 = 1'b1;
    end else begin
        threshold_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_11_V_ce0 = 1'b1;
    end else begin
        threshold_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_12_V_ce0 = 1'b1;
    end else begin
        threshold_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_13_V_ce0 = 1'b1;
    end else begin
        threshold_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_14_V_ce0 = 1'b1;
    end else begin
        threshold_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_15_V_ce0 = 1'b1;
    end else begin
        threshold_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_1_V_ce0 = 1'b1;
    end else begin
        threshold_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_2_V_ce0 = 1'b1;
    end else begin
        threshold_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_3_V_ce0 = 1'b1;
    end else begin
        threshold_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_4_V_ce0 = 1'b1;
    end else begin
        threshold_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_5_V_ce0 = 1'b1;
    end else begin
        threshold_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_6_V_ce0 = 1'b1;
    end else begin
        threshold_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_7_V_ce0 = 1'b1;
    end else begin
        threshold_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_8_V_ce0 = 1'b1;
    end else begin
        threshold_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_9_V_ce0 = 1'b1;
    end else begin
        threshold_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
            w_conv1_address0 = tmp_60_2_2_fu_3539_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
            w_conv1_address0 = tmp_60_2_fu_3325_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
            w_conv1_address0 = tmp_60_1_1_fu_3137_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) begin
            w_conv1_address0 = tmp_60_0_2_fu_3039_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            w_conv1_address0 = tmp_44_fu_3004_p1;
        end else begin
            w_conv1_address0 = 'bx;
        end
    end else begin
        w_conv1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
            w_conv1_address1 = tmp_60_2_1_fu_3336_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
            w_conv1_address1 = tmp_60_1_2_fu_3148_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) begin
            w_conv1_address1 = tmp_60_1_fu_3062_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            w_conv1_address1 = tmp_60_0_1_fu_3016_p1;
        end else begin
            w_conv1_address1 = 'bx;
        end
    end else begin
        w_conv1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it3)))) begin
        w_conv1_ce0 = 1'b1;
    end else begin
        w_conv1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it3)))) begin
        w_conv1_ce1 = 1'b1;
    end else begin
        w_conv1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
            w_conv2_address0 = tmp_60_2_2_fu_3539_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
            w_conv2_address0 = tmp_60_2_fu_3325_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
            w_conv2_address0 = tmp_60_1_1_fu_3137_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) begin
            w_conv2_address0 = tmp_60_0_2_fu_3039_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            w_conv2_address0 = tmp_44_fu_3004_p1;
        end else begin
            w_conv2_address0 = 'bx;
        end
    end else begin
        w_conv2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
            w_conv2_address1 = tmp_60_2_1_fu_3336_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
            w_conv2_address1 = tmp_60_1_2_fu_3148_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) begin
            w_conv2_address1 = tmp_60_1_fu_3062_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            w_conv2_address1 = tmp_60_0_1_fu_3016_p1;
        end else begin
            w_conv2_address1 = 'bx;
        end
    end else begin
        w_conv2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it3)))) begin
        w_conv2_ce0 = 1'b1;
    end else begin
        w_conv2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it3)))) begin
        w_conv2_ce1 = 1'b1;
    end else begin
        w_conv2_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((1'b0 == tmp_28_fu_2470_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if (~(1'b0 == exitcond_fu_2490_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : begin
            if (~(1'b0 == exitcond3_fu_2552_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
        end
        ap_ST_pp0_stg0_fsm_5 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (tmp_31_fu_2772_p2 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st30_fsm_10;
            end
        end
        ap_ST_pp0_stg1_fsm_6 : begin
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_7;
        end
        ap_ST_pp0_stg2_fsm_7 : begin
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_8;
        end
        ap_ST_pp0_stg3_fsm_8 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b1 == ap_reg_ppiten_pp0_it3))) begin
                ap_NS_fsm = ap_ST_pp0_stg4_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st30_fsm_10;
            end
        end
        ap_ST_pp0_stg4_fsm_9 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
        end
        ap_ST_st30_fsm_10 : begin
            ap_NS_fsm = ap_ST_st31_fsm_11;
        end
        ap_ST_st31_fsm_11 : begin
            ap_NS_fsm = ap_ST_st32_fsm_12;
        end
        ap_ST_st32_fsm_12 : begin
            ap_NS_fsm = ap_ST_st33_fsm_13;
        end
        ap_ST_st33_fsm_13 : begin
            ap_NS_fsm = ap_ST_st34_fsm_14;
        end
        ap_ST_st34_fsm_14 : begin
            ap_NS_fsm = ap_ST_st35_fsm_15;
        end
        ap_ST_st35_fsm_15 : begin
            ap_NS_fsm = ap_ST_st36_fsm_16;
        end
        ap_ST_st36_fsm_16 : begin
            ap_NS_fsm = ap_ST_st37_fsm_17;
        end
        ap_ST_st37_fsm_17 : begin
            ap_NS_fsm = ap_ST_st38_fsm_18;
        end
        ap_ST_st38_fsm_18 : begin
            ap_NS_fsm = ap_ST_st39_fsm_19;
        end
        ap_ST_st39_fsm_19 : begin
            ap_NS_fsm = ap_ST_st40_fsm_20;
        end
        ap_ST_st40_fsm_20 : begin
            ap_NS_fsm = ap_ST_st41_fsm_21;
        end
        ap_ST_st41_fsm_21 : begin
            ap_NS_fsm = ap_ST_st42_fsm_22;
        end
        ap_ST_st42_fsm_22 : begin
            ap_NS_fsm = ap_ST_st43_fsm_23;
        end
        ap_ST_st43_fsm_23 : begin
            ap_NS_fsm = ap_ST_st44_fsm_24;
        end
        ap_ST_st44_fsm_24 : begin
            ap_NS_fsm = ap_ST_st45_fsm_25;
        end
        ap_ST_st45_fsm_25 : begin
            ap_NS_fsm = ap_ST_st46_fsm_26;
        end
        ap_ST_st46_fsm_26 : begin
            ap_NS_fsm = ap_ST_st47_fsm_27;
        end
        ap_ST_st47_fsm_27 : begin
            ap_NS_fsm = ap_ST_st48_fsm_28;
        end
        ap_ST_st48_fsm_28 : begin
            ap_NS_fsm = ap_ST_st49_fsm_29;
        end
        ap_ST_st49_fsm_29 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign I_cast5_fu_2448_p1 = I;

assign I_cast7_fu_2462_p1 = I;

assign L_read_read_fu_232_p2 = L;

assign N_cast_fu_2452_p1 = N;

assign O_cast105_cast_fu_2440_p1 = O_fu_2430_p2;

assign O_cast106_cast_fu_2436_p1 = O_fu_2430_p2;

assign O_fu_2430_p2 = ($signed(ap_const_lv5_1E) + $signed(tmp_53_fu_2426_p1));

assign ap_reg_phiprechg_mac_num_2_0_1_reg_2177pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_0_2_reg_2206pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_1_1_reg_2264pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_1_2_reg_2293pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_1_reg_2235pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_2_1_reg_2350pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_2_2_reg_2378pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_2_reg_2322pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_reg_2145pp0_it2 = 1'b0;

assign ap_reg_phiprechg_one_out_3_0_1_reg_2167pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_0_2_reg_2196pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_1_1_reg_2254pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_1_2_reg_2283pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_1_reg_2225pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_2_1_reg_2341pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_2_2_reg_2368pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_2_reg_2312pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_reg_2134pp0_it2 = 1'b0;

assign ap_reg_phiprechg_w_conv1_load_1_pn_reg_2158pp0_it2 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_2_pn_reg_2187pp0_it2 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_3_pn_reg_2216pp0_it2 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_4_pn_reg_2245pp0_it2 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_5_pn_reg_2274pp0_it2 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_6_pn_reg_2303pp0_it3 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_7_pn_reg_2332pp0_it3 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_8_pn_reg_2359pp0_it3 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_pn_reg_2125pp0_it2 = 'bx;

always @ (*) begin
    ap_sig_1061 = (~(1'b0 == sel_tmp1_i5_reg_4446) & (1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3));
end

always @ (*) begin
    ap_sig_1065 = (~(1'b0 == sel_tmp1_i5_reg_4446) & ~(1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3));
end

always @ (*) begin
    ap_sig_1069 = (~(1'b0 == sel_tmp1_i6_reg_4450) & (1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3));
end

always @ (*) begin
    ap_sig_1073 = (~(1'b0 == sel_tmp1_i6_reg_4450) & ~(1'b0 == L_read_read_fu_232_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3));
end

always @ (*) begin
    ap_sig_1159 = ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9));
end

always @ (*) begin
    ap_sig_1331 = ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4));
end

always @ (*) begin
    ap_sig_1338 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_1347 = (1'b1 == ap_CS_fsm[ap_const_lv32_1A]);
end

always @ (*) begin
    ap_sig_1388 = (1'b1 == ap_CS_fsm[ap_const_lv32_1B]);
end

always @ (*) begin
    ap_sig_1445 = (1'b1 == ap_CS_fsm[ap_const_lv32_1D]);
end

always @ (*) begin
    ap_sig_1481 = ((1'b0 == sel_tmp1_i8_reg_4426) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3));
end

always @ (*) begin
    ap_sig_1648 = (1'b1 == ap_CS_fsm[ap_const_lv32_1C]);
end

always @ (*) begin
    ap_sig_2908 = ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4));
end

always @ (*) begin
    ap_sig_2910 = ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter4));
end

always @ (*) begin
    ap_sig_47 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_499 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_526 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_543 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_595 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_612 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_642 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_671 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_758 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_789 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_906 = (~(1'b0 == sel_tmp1_i8_reg_4426) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_4464_pp0_iter3));
end

assign arrayNo1_fu_4122_p1 = $signed(tmp_55_reg_5634);

assign arrayNo2_fu_3572_p1 = $signed(tmp_60_reg_5034);

assign arrayNo3_fu_3154_p1 = $signed(tmp_56_reg_4604);

assign arrayNo4_fu_3780_p1 = $signed(tmp_61_reg_5189);

assign arrayNo5_fu_3350_p1 = $signed(tmp_57_reg_4734);

assign arrayNo6_fu_3637_p1 = $signed(tmp_62_reg_5059);

assign arrayNo7_fu_3425_p1 = $signed(tmp_58_reg_4739);

assign arrayNo8_fu_3825_p1 = $signed(tmp_63_reg_5284);

assign arrayNo9_fu_3251_p1 = $signed(tmp_59_reg_4639);

assign arrayNo_fu_3983_p1 = $signed(tmp_64_reg_5489);

assign exitcond3_fu_2552_p2 = ((y_assign_reg_2068 == O_reg_4256) ? 1'b1 : 1'b0);

assign exitcond_fu_2490_p2 = ((x_assign_reg_2057 == O_reg_4256) ? 1'b1 : 1'b0);

assign grp_fu_2388_p2 = (grp_fu_2388_p0 + y_cast_reg_4408);

assign grp_fu_2394_p2 = (grp_fu_2394_p0 + ap_const_lv9_1);

assign grp_fu_2401_p2 = (y_cast_reg_4408 + grp_fu_2394_p2);

assign grp_fu_2406_p2 = (grp_fu_2406_p0 + ap_const_lv9_2);

assign grp_fu_2413_p2 = (y_cast_reg_4408 + grp_fu_2406_p2);

assign grp_fu_2820_p0 = (tmp7_reg_4484 + x_cast_reg_4336);

assign grp_fu_2820_p1 = ap_const_lv13_144;

assign grp_fu_2858_p0 = (tmp7_1_reg_4489 + tmp_51_1_cast1_reg_4344);

assign grp_fu_2858_p1 = ap_const_lv13_144;

assign grp_fu_2869_p1 = ap_const_lv13_144;

assign grp_fu_2874_p1 = ap_const_lv13_144;

assign grp_fu_2912_p0 = (tmp7_1_1_reg_4523 + tmp_51_1_cast1_reg_4344);

assign grp_fu_2912_p1 = ap_const_lv13_144;

assign grp_fu_2936_p0 = (tmp7_2_reg_4528 + tmp_51_2_cast1_reg_4351);

assign grp_fu_2936_p1 = ap_const_lv13_144;

assign grp_fu_2951_p1 = ap_const_lv13_144;

assign grp_fu_2960_p0 = (tmp7_2_1_reg_4556 + tmp_51_2_cast1_reg_4351);

assign grp_fu_2960_p1 = ap_const_lv13_144;

assign grp_fu_2979_p1 = ap_const_lv13_144;

assign grp_fu_4097_p1 = ap_const_lv13_144;

assign i_index_0_1_fu_2835_p2 = (tmp7_0_1_fu_2830_p2 + x_cast_reg_4336);

assign i_index_0_2_fu_2849_p2 = (tmp7_0_2_fu_2844_p2 + x_cast_reg_4336);

assign i_index_1_1_fu_2908_p2 = (tmp7_1_1_reg_4523 + tmp_51_1_cast1_reg_4344);

assign i_index_1_2_fu_2927_p2 = (tmp7_1_2_fu_2922_p2 + tmp_51_1_cast1_reg_4344);

assign i_index_1_fu_2854_p2 = (tmp7_1_reg_4489 + tmp_51_1_cast1_reg_4344);

assign i_index_2_1_fu_2956_p2 = (tmp7_2_1_reg_4556 + tmp_51_2_cast1_reg_4351);

assign i_index_2_2_fu_2974_p2 = (tmp7_2_2_fu_2969_p2 + tmp_51_2_cast1_reg_4351);

assign i_index_2_fu_2932_p2 = (tmp7_2_reg_4528 + tmp_51_2_cast1_reg_4351);

assign i_index_fu_2816_p2 = (tmp7_reg_4484 + x_cast_reg_4336);

assign m_4_fu_2777_p2 = (m_phi_fu_2095_p4 + ap_const_lv5_1);

assign m_cast_fu_2768_p1 = m_phi_fu_2095_p4;

assign mac_num_2_0_2_cast_fu_3719_p1 = ap_reg_phiprechg_mac_num_2_0_2_reg_2206pp0_it4;

assign mac_num_2_2_2_cast_fu_4057_p1 = mac_num_2_2_2_phi_fu_2381_p4;

assign mac_num_2_2_cast_fu_3952_p1 = mac_num_2_2_phi_fu_2325_p4;

assign mac_num_2_cast_fu_3346_p1 = ap_reg_phiprechg_mac_num_2_reg_2145pp0_it3;

assign mac_num_3_0_1_fu_3417_p3 = ((ap_reg_phiprechg_mac_num_2_reg_2145pp0_it3[0:0] === 1'b1) ? ap_const_lv2_2 : ap_const_lv2_1);

assign mac_num_3_0_2_fu_3566_p2 = (ap_reg_phiprechg_mac_num_2_0_1_reg_2177pp0_it4 + ap_const_lv2_1);

assign mac_num_3_1_1_fu_3774_p2 = (mac_num_2_1_phi_fu_2238_p4 + ap_const_lv3_1);

assign mac_num_3_1_2_fu_3912_p2 = (ap_reg_phiprechg_mac_num_2_1_1_reg_2264pp0_it4 + ap_const_lv3_1);

assign mac_num_3_1_fu_3746_p2 = (mac_num_2_0_2_cast_fu_3719_p1 + ap_const_lv3_1);

assign mac_num_3_2_1_fu_3977_p2 = (mac_num_2_2_cast_fu_3952_p1 + ap_const_lv4_1);

assign mac_num_3_2_2_fu_4050_p2 = (mac_num_2_2_1_phi_fu_2353_p4 + ap_const_lv4_1);

assign mac_num_3_2_fu_3941_p2 = (mac_num_2_1_2_phi_fu_2296_p4 + ap_const_lv3_1);

assign mul1_fu_4191_p0 = mul1_fu_4191_p00;

assign mul1_fu_4191_p00 = ap_reg_ppstg_i_index_2_2_reg_4567_pp0_iter3;

assign mul1_fu_4191_p1 = ap_const_lv28_3292;

assign mul2_fu_4226_p0 = mul2_fu_4226_p00;

assign mul2_fu_4226_p00 = ap_reg_ppstg_i_index_0_1_reg_4500_pp0_iter3;

assign mul2_fu_4226_p1 = ap_const_lv28_3292;

assign mul3_fu_4177_p0 = mul3_fu_4177_p00;

assign mul3_fu_4177_p00 = o_index_reg_4458;

assign mul3_fu_4177_p1 = ap_const_lv28_3292;

assign mul4_fu_4219_p0 = mul4_fu_4219_p00;

assign mul4_fu_4219_p00 = ap_reg_ppstg_i_index_1_1_reg_4538_pp0_iter2;

assign mul4_fu_4219_p1 = ap_const_lv28_3292;

assign mul5_fu_4240_p0 = mul5_fu_4240_p00;

assign mul5_fu_4240_p00 = ap_reg_ppstg_i_index_0_2_reg_4506_pp0_iter3;

assign mul5_fu_4240_p1 = ap_const_lv28_3292;

assign mul6_fu_4205_p0 = mul6_fu_4205_p00;

assign mul6_fu_4205_p00 = ap_reg_ppstg_i_index_1_2_reg_4544_pp0_iter3;

assign mul6_fu_4205_p1 = ap_const_lv28_3292;

assign mul7_fu_4212_p0 = mul7_fu_4212_p00;

assign mul7_fu_4212_p00 = ap_reg_ppstg_i_index_2_reg_4550_pp0_iter2;

assign mul7_fu_4212_p1 = ap_const_lv28_3292;

assign mul8_fu_4198_p0 = mul8_fu_4198_p00;

assign mul8_fu_4198_p00 = ap_reg_ppstg_i_index_1_reg_4512_pp0_iter2;

assign mul8_fu_4198_p1 = ap_const_lv28_3292;

assign mul9_fu_4184_p0 = mul9_fu_4184_p00;

assign mul9_fu_4184_p00 = ap_reg_ppstg_i_index_2_1_reg_4561_pp0_iter2;

assign mul9_fu_4184_p1 = ap_const_lv28_3292;

assign mul_fu_4233_p0 = mul_fu_4233_p00;

assign mul_fu_4233_p00 = ap_reg_ppstg_i_index_reg_4494_pp0_iter2;

assign mul_fu_4233_p1 = ap_const_lv28_3292;

assign n_2_fu_2475_p2 = (n_reg_2046 + ap_const_lv6_1);

assign n_cast1_fu_2481_p1 = n_reg_2046;

assign n_cast_fu_2466_p1 = n_reg_2046;

assign newIndex10_fu_3112_p1 = grp_fu_2858_p2;

assign newIndex12_fu_3470_p1 = grp_fu_2912_p2;

assign newIndex14_fu_3617_p1 = grp_fu_2951_p2;

assign newIndex16_fu_3502_p1 = grp_fu_2936_p2;

assign newIndex18_fu_3682_p1 = grp_fu_2960_p2;

assign newIndex19_fu_3870_p1 = grp_fu_2979_p2;

assign newIndex2_fu_3211_p1 = grp_fu_2869_p2;

assign newIndex4_fu_3231_p1 = grp_fu_2874_p2;

assign newIndex6_fu_4102_p1 = grp_fu_4097_p2;

assign newIndex8_fu_3068_p1 = grp_fu_2820_p2;

assign next_mul1_fu_2783_p2 = (phi_mul1_phi_fu_2118_p4 + N_cast_reg_4282);

assign next_mul_fu_2864_p2 = (phi_mul_reg_2102 + I_cast5_reg_4277);

assign notlhs_i3_fu_2530_p2 = ((tmp_i_reg_4287 > x_fu_2495_p2) ? 1'b1 : 1'b0);

assign notlhs_i6_fu_2541_p2 = ((tmp_i_reg_4287 > x_assign_2_fu_2509_p2) ? 1'b1 : 1'b0);

assign notlhs_i_fu_2519_p2 = ((tmp_i_reg_4287 > x_assign_reg_2057) ? 1'b1 : 1'b0);

assign notrhs_i1_fu_2641_p2 = ((y_assign_2_fu_2581_p2 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign notrhs_i3_fu_2614_p2 = ((y_fu_2557_p2 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign notrhs_i_fu_2587_p2 = ((y_assign_reg_2068 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign o_index_fu_2764_p2 = (tmp5_reg_4417 + x_cast_reg_4336);

assign one_out_2_0_1_fu_3411_p2 = (one_out_3_cast_fu_3342_p1 + p_pn_0_1_cast_fu_3407_p1);

assign one_out_2_0_2_fu_3560_p2 = (ap_reg_phiprechg_one_out_3_0_1_reg_2167pp0_it4 + p_pn_0_2_cast_fu_3556_p1);

assign one_out_2_1_1_fu_3768_p2 = (one_out_3_1_phi_fu_2228_p4 + p_pn_1_1_cast_fu_3764_p1);

assign one_out_2_1_2_fu_3905_p2 = (ap_reg_phiprechg_one_out_3_1_1_reg_2254pp0_it4 + p_pn_1_2_cast_fu_3901_p1);

assign one_out_2_1_fu_3739_p2 = (one_out_3_0_2_cast_fu_3714_p1 + p_pn_1_cast_fu_3735_p1);

assign one_out_2_2_1_fu_3971_p2 = (one_out_3_2_cast_fu_3948_p1 + p_pn_2_1_cast_fu_3967_p1);

assign one_out_2_2_2_fu_4043_p2 = (one_out_3_2_1_phi_fu_2344_p4 + p_pn_2_2_cast_fu_4039_p1);

assign one_out_2_2_fu_3934_p2 = (one_out_3_1_2_phi_fu_2286_p4 + p_pn_2_cast_fu_3930_p1);

assign one_out_3_0_2_cast_fu_3714_p1 = ap_reg_phiprechg_one_out_3_0_2_reg_2196pp0_it4;

assign one_out_3_2_cast_fu_3948_p1 = one_out_3_2_phi_fu_2315_p4;

assign one_out_3_cast_fu_3342_p1 = ap_reg_phiprechg_one_out_3_reg_2134pp0_it3;

assign output_0_address0 = output_0_addr_reg_5763;

assign output_0_d0 = tmp_37_reg_5743;

assign output_10_address0 = output_10_addr_reg_5813;

assign output_10_d0 = tmp_37_reg_5743;

assign output_11_address0 = output_11_addr_reg_5818;

assign output_11_d0 = tmp_37_reg_5743;

assign output_12_address0 = output_12_addr_reg_5823;

assign output_12_d0 = tmp_37_reg_5743;

assign output_13_address0 = output_13_addr_reg_5828;

assign output_13_d0 = tmp_37_reg_5743;

assign output_14_address0 = output_14_addr_reg_5833;

assign output_14_d0 = tmp_37_reg_5743;

assign output_15_address0 = output_15_addr_reg_5838;

assign output_15_d0 = tmp_37_reg_5743;

assign output_1_address0 = output_1_addr_reg_5768;

assign output_1_d0 = tmp_37_reg_5743;

assign output_2_address0 = output_2_addr_reg_5773;

assign output_2_d0 = tmp_37_reg_5743;

assign output_3_address0 = output_3_addr_reg_5778;

assign output_3_d0 = tmp_37_reg_5743;

assign output_4_address0 = output_4_addr_reg_5783;

assign output_4_d0 = tmp_37_reg_5743;

assign output_5_address0 = output_5_addr_reg_5788;

assign output_5_d0 = tmp_37_reg_5743;

assign output_6_address0 = output_6_addr_reg_5793;

assign output_6_d0 = tmp_37_reg_5743;

assign output_7_address0 = output_7_addr_reg_5798;

assign output_7_d0 = tmp_37_reg_5743;

assign output_8_address0 = output_8_addr_reg_5803;

assign output_8_d0 = tmp_37_reg_5743;

assign output_9_address0 = output_9_addr_reg_5808;

assign output_9_d0 = tmp_37_reg_5743;

assign p_pn_0_1_cast_fu_3407_p1 = p_pn_in_0_1_fu_3401_p2;

assign p_pn_0_2_cast_fu_3556_p1 = p_pn_in_0_2_fu_3550_p2;

assign p_pn_1_1_cast_fu_3764_p1 = p_pn_in_1_1_fu_3758_p2;

assign p_pn_1_2_cast_fu_3901_p1 = p_pn_in_1_2_fu_3895_p2;

assign p_pn_1_cast_fu_3735_p1 = p_pn_in_1_fu_3729_p2;

assign p_pn_2_1_cast_fu_3967_p1 = p_pn_in_2_1_fu_3961_p2;

assign p_pn_2_2_cast_fu_4039_p1 = p_pn_in_2_2_fu_4033_p2;

assign p_pn_2_cast_fu_3930_p1 = p_pn_in_2_fu_3924_p2;

assign p_pn_in_0_1_fu_3401_p2 = (p_pn_in_in_0_1_fu_3395_p2 ^ 1'b1);

assign p_pn_in_0_2_fu_3550_p2 = (p_pn_in_in_0_2_fu_3545_p2 ^ 1'b1);

assign p_pn_in_1_1_fu_3758_p2 = (p_pn_in_in_1_1_fu_3753_p2 ^ 1'b1);

assign p_pn_in_1_2_fu_3895_p2 = (p_pn_in_in_1_2_fu_3890_p2 ^ 1'b1);

assign p_pn_in_1_fu_3729_p2 = (p_pn_in_in_1_fu_3724_p2 ^ 1'b1);

assign p_pn_in_2_1_fu_3961_p2 = (p_pn_in_in_2_1_fu_3956_p2 ^ 1'b1);

assign p_pn_in_2_2_fu_4033_p2 = (p_pn_in_in_2_2_fu_4028_p2 ^ 1'b1);

assign p_pn_in_2_fu_3924_p2 = (p_pn_in_in_2_fu_3919_p2 ^ 1'b1);

assign p_pn_in_fu_3205_p2 = (p_pn_in_in_fu_3199_p2 ^ 1'b1);

assign p_pn_in_in_0_1_fu_3395_p2 = (ap_reg_phiprechg_w_conv1_load_1_pn_reg_2158pp0_it3 ^ tmp_45_fu_3357_p18);

assign p_pn_in_in_0_2_fu_3545_p2 = (ap_reg_phiprechg_w_conv1_load_2_pn_reg_2187pp0_it4 ^ tmp_46_reg_5104);

assign p_pn_in_in_1_1_fu_3753_p2 = (ap_reg_phiprechg_w_conv1_load_4_pn_reg_2245pp0_it4 ^ tmp_48_reg_5319);

assign p_pn_in_in_1_2_fu_3890_p2 = (ap_reg_phiprechg_w_conv1_load_5_pn_reg_2274pp0_it4 ^ tmp_49_reg_5514);

assign p_pn_in_in_1_fu_3724_p2 = (ap_reg_phiprechg_w_conv1_load_3_pn_reg_2216pp0_it4 ^ tmp_47_reg_5029);

assign p_pn_in_in_2_1_fu_3956_p2 = (ap_reg_phiprechg_w_conv1_load_7_pn_reg_2332pp0_it4 ^ tmp_51_reg_5519);

assign p_pn_in_in_2_2_fu_4028_p2 = (ap_reg_phiprechg_w_conv1_load_8_pn_reg_2359pp0_it4 ^ tmp_52_reg_5624);

assign p_pn_in_in_2_fu_3919_p2 = (ap_reg_phiprechg_w_conv1_load_6_pn_reg_2303pp0_it4 ^ tmp_50_reg_5404);

assign p_pn_in_in_fu_3199_p2 = (ap_reg_phiprechg_w_conv1_load_pn_reg_2125pp0_it3 ^ tmp_43_fu_3161_p18);

assign p_shl_cast_fu_2994_p1 = p_shl_fu_2987_p3;

assign p_shl_fu_2987_p3 = {{ap_reg_ppstg_tmp_34_reg_4478_pp0_iter2}, {ap_const_lv3_0}};

assign sel_tmp1_i1_fu_2662_p2 = (tmp40_fu_2657_p2 & tmp39_fu_2652_p2);

assign sel_tmp1_i2_fu_2678_p2 = (tmp42_fu_2673_p2 & tmp41_fu_2668_p2);

assign sel_tmp1_i3_fu_2694_p2 = (tmp44_fu_2689_p2 & tmp43_fu_2684_p2);

assign sel_tmp1_i4_fu_2710_p2 = (tmp46_fu_2705_p2 & tmp45_fu_2700_p2);

assign sel_tmp1_i5_fu_2726_p2 = (tmp49_fu_2721_p2 & tmp47_fu_2716_p2);

assign sel_tmp1_i6_fu_2742_p2 = (tmp51_fu_2737_p2 & tmp50_fu_2732_p2);

assign sel_tmp1_i7_fu_2758_p2 = (tmp54_fu_2753_p2 & tmp52_fu_2748_p2);

assign sel_tmp1_i8_fu_2635_p2 = (tmp38_fu_2630_p2 & tmp37_fu_2625_p2);

assign sel_tmp1_i_fu_2608_p2 = (tmp36_fu_2603_p2 & tmp35_fu_2598_p2);

assign sel_tmp_i2_fu_2535_p2 = ((x_fu_2495_p2 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign sel_tmp_i5_fu_2546_p2 = ((x_assign_2_fu_2509_p2 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign sel_tmp_i_fu_2524_p2 = ((x_assign_reg_2057 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign sum_1_fu_4079_p2 = (tmp_38_cast_fu_4069_p1 + tmp_39_fu_4073_p2);

assign threshold_0_V_address0 = newIndex6_fu_4102_p1;

assign threshold_10_V_address0 = newIndex6_fu_4102_p1;

assign threshold_11_V_address0 = newIndex6_fu_4102_p1;

assign threshold_12_V_address0 = newIndex6_fu_4102_p1;

assign threshold_13_V_address0 = newIndex6_fu_4102_p1;

assign threshold_14_V_address0 = newIndex6_fu_4102_p1;

assign threshold_15_V_address0 = newIndex6_fu_4102_p1;

assign threshold_1_V_address0 = newIndex6_fu_4102_p1;

assign threshold_2_V_address0 = newIndex6_fu_4102_p1;

assign threshold_3_V_address0 = newIndex6_fu_4102_p1;

assign threshold_4_V_address0 = newIndex6_fu_4102_p1;

assign threshold_5_V_address0 = newIndex6_fu_4102_p1;

assign threshold_6_V_address0 = newIndex6_fu_4102_p1;

assign threshold_7_V_address0 = newIndex6_fu_4102_p1;

assign threshold_8_V_address0 = newIndex6_fu_4102_p1;

assign threshold_9_V_address0 = newIndex6_fu_4102_p1;

assign tmp35_fu_2598_p2 = (notrhs_i_fu_2587_p2 & notlhs_i_reg_4358);

assign tmp36_fu_2603_p2 = (tmp_5_i_fu_2593_p2 & sel_tmp_i_reg_4365);

assign tmp37_fu_2625_p2 = (notrhs_i3_fu_2614_p2 & notlhs_i_reg_4358);

assign tmp38_fu_2630_p2 = (tmp_5_i5_fu_2620_p2 & sel_tmp_i_reg_4365);

assign tmp39_fu_2652_p2 = (notrhs_i1_fu_2641_p2 & notlhs_i_reg_4358);

assign tmp40_fu_2657_p2 = (tmp_5_i1_fu_2647_p2 & sel_tmp_i_reg_4365);

assign tmp41_fu_2668_p2 = (notrhs_i_fu_2587_p2 & notlhs_i3_reg_4372);

assign tmp42_fu_2673_p2 = (tmp_5_i_fu_2593_p2 & sel_tmp_i2_reg_4379);

assign tmp43_fu_2684_p2 = (notrhs_i3_fu_2614_p2 & notlhs_i3_reg_4372);

assign tmp44_fu_2689_p2 = (tmp_5_i5_fu_2620_p2 & sel_tmp_i2_reg_4379);

assign tmp45_fu_2700_p2 = (notrhs_i1_fu_2641_p2 & notlhs_i3_reg_4372);

assign tmp46_fu_2705_p2 = (tmp_5_i1_fu_2647_p2 & sel_tmp_i2_reg_4379);

assign tmp47_fu_2716_p2 = (notrhs_i_fu_2587_p2 & notlhs_i6_reg_4386);

assign tmp49_fu_2721_p2 = (tmp_5_i_fu_2593_p2 & sel_tmp_i5_reg_4393);

assign tmp4_fu_2567_p2 = (y_cast_fu_2563_p1 + tmp_s_reg_4323);

assign tmp50_fu_2732_p2 = (notrhs_i3_fu_2614_p2 & notlhs_i6_reg_4386);

assign tmp51_fu_2737_p2 = (tmp_5_i5_fu_2620_p2 & sel_tmp_i5_reg_4393);

assign tmp52_fu_2748_p2 = (notrhs_i1_fu_2641_p2 & notlhs_i6_reg_4386);

assign tmp54_fu_2753_p2 = (tmp_5_i1_fu_2647_p2 & sel_tmp_i5_reg_4393);

assign tmp58_fu_2897_p2 = (phi_mul_reg_2102 + ap_const_lv9_2);

assign tmp5_fu_2576_p0 = tmp5_fu_2576_p00;

assign tmp5_fu_2576_p00 = tmp4_fu_2567_p2;

assign tmp5_fu_2576_p1 = O_cast106_cast_reg_4262;

assign tmp5_fu_2576_p2 = (tmp5_fu_2576_p0 * tmp5_fu_2576_p1);

assign tmp6_1_fu_2802_p2 = (phi_mul_phi_fu_2106_p4 + y_cast_reg_4408);

assign tmp6_2_2_fu_2903_p2 = (y_cast_reg_4408 + tmp58_fu_2897_p2);

assign tmp7_0_1_fu_2830_p0 = I_cast7_reg_4297;

assign tmp7_0_1_fu_2830_p1 = tmp7_0_1_fu_2830_p10;

assign tmp7_0_1_fu_2830_p10 = reg_2418;

assign tmp7_0_1_fu_2830_p2 = (tmp7_0_1_fu_2830_p0 * tmp7_0_1_fu_2830_p1);

assign tmp7_0_2_fu_2844_p0 = I_cast7_reg_4297;

assign tmp7_0_2_fu_2844_p1 = tmp7_0_2_fu_2844_p10;

assign tmp7_0_2_fu_2844_p10 = reg_2422;

assign tmp7_0_2_fu_2844_p2 = (tmp7_0_2_fu_2844_p0 * tmp7_0_2_fu_2844_p1);

assign tmp7_1_1_fu_2883_p0 = I_cast7_reg_4297;

assign tmp7_1_1_fu_2883_p1 = tmp7_1_1_fu_2883_p10;

assign tmp7_1_1_fu_2883_p10 = reg_2418;

assign tmp7_1_1_fu_2883_p2 = (tmp7_1_1_fu_2883_p0 * tmp7_1_1_fu_2883_p1);

assign tmp7_1_2_fu_2922_p0 = I_cast7_reg_4297;

assign tmp7_1_2_fu_2922_p1 = tmp7_1_2_fu_2922_p10;

assign tmp7_1_2_fu_2922_p10 = reg_2422;

assign tmp7_1_2_fu_2922_p2 = (tmp7_1_2_fu_2922_p0 * tmp7_1_2_fu_2922_p1);

assign tmp7_1_fu_2811_p0 = I_cast7_reg_4297;

assign tmp7_1_fu_2811_p1 = tmp7_1_fu_2811_p10;

assign tmp7_1_fu_2811_p10 = tmp6_1_fu_2802_p2;

assign tmp7_1_fu_2811_p2 = (tmp7_1_fu_2811_p0 * tmp7_1_fu_2811_p1);

assign tmp7_2_1_fu_2946_p0 = I_cast7_reg_4297;

assign tmp7_2_1_fu_2946_p1 = tmp7_2_1_fu_2946_p10;

assign tmp7_2_1_fu_2946_p10 = reg_2418;

assign tmp7_2_1_fu_2946_p2 = (tmp7_2_1_fu_2946_p0 * tmp7_2_1_fu_2946_p1);

assign tmp7_2_2_fu_2969_p0 = I_cast7_reg_4297;

assign tmp7_2_2_fu_2969_p1 = tmp7_2_2_fu_2969_p10;

assign tmp7_2_2_fu_2969_p10 = tmp6_2_2_reg_4533;

assign tmp7_2_2_fu_2969_p2 = (tmp7_2_2_fu_2969_p0 * tmp7_2_2_fu_2969_p1);

assign tmp7_2_fu_2892_p0 = I_cast7_reg_4297;

assign tmp7_2_fu_2892_p1 = tmp7_2_fu_2892_p10;

assign tmp7_2_fu_2892_p10 = grp_fu_2388_p2;

assign tmp7_2_fu_2892_p2 = (tmp7_2_fu_2892_p0 * tmp7_2_fu_2892_p1);

assign tmp7_fu_2797_p0 = I_cast7_reg_4297;

assign tmp7_fu_2797_p1 = tmp7_fu_2797_p10;

assign tmp7_fu_2797_p10 = grp_fu_2388_p2;

assign tmp7_fu_2797_p2 = (tmp7_fu_2797_p0 * tmp7_fu_2797_p1);

assign tmp_28_fu_2470_p2 = (($signed(n_cast_fu_2466_p1) < $signed(N)) ? 1'b1 : 1'b0);

assign tmp_31_fu_2772_p2 = (($signed(m_cast_fu_2768_p1) < $signed(tmp_54_reg_4272)) ? 1'b1 : 1'b0);

assign tmp_34_cast1_fu_2984_p1 = ap_reg_ppstg_tmp_34_reg_4478_pp0_iter2;

assign tmp_34_fu_2788_p2 = (n_cast1_reg_4318 + phi_mul1_phi_fu_2118_p4);

assign tmp_35_fu_2998_p2 = (p_shl_cast_fu_2994_p1 + tmp_34_cast1_fu_2984_p1);

assign tmp_36_fu_4167_p1 = $signed(tmp_42_fu_4129_p18);

assign tmp_37_fu_4171_p2 = (($signed(sum_reg_2079) > $signed(tmp_36_fu_4167_p1)) ? 1'b1 : 1'b0);

assign tmp_38_cast_fu_4069_p1 = tmp_38_fu_4061_p3;

assign tmp_38_fu_4061_p3 = {{one_out_3_2_2_phi_fu_2371_p4}, {1'b0}};

assign tmp_39_fu_4073_p2 = (sum_reg_2079 - mac_num_2_2_2_cast_fu_4057_p1);

assign tmp_42_fu_4129_p17 = $unsigned(arrayNo1_fu_4122_p1);

assign tmp_43_fu_3161_p17 = $unsigned(arrayNo3_fu_3154_p1);

assign tmp_44_fu_3004_p1 = tmp_35_fu_2998_p2;

assign tmp_45_fu_3357_p17 = $unsigned(arrayNo5_fu_3350_p1);

assign tmp_46_fu_3432_p17 = $unsigned(arrayNo7_fu_3425_p1);

assign tmp_47_fu_3258_p17 = $unsigned(arrayNo9_fu_3251_p1);

assign tmp_48_fu_3579_p17 = $unsigned(arrayNo2_fu_3572_p1);

assign tmp_49_fu_3787_p17 = $unsigned(arrayNo4_fu_3780_p1);

assign tmp_50_fu_3644_p17 = $unsigned(arrayNo6_fu_3637_p1);

assign tmp_51_1_cast1_fu_2505_p1 = x_fu_2495_p2;

assign tmp_51_2_cast1_fu_2515_p1 = x_assign_2_fu_2509_p2;

assign tmp_51_fu_3832_p17 = $unsigned(arrayNo8_fu_3825_p1);

assign tmp_52_fu_3990_p17 = $unsigned(arrayNo_fu_3983_p1);

assign tmp_53_fu_2426_p1 = I[4:0];

assign tmp_54_fu_2444_p1 = M[5:0];

assign tmp_5_i1_fu_2647_p2 = ((tmp_i_reg_4287 > y_assign_2_fu_2581_p2) ? 1'b1 : 1'b0);

assign tmp_5_i5_fu_2620_p2 = ((tmp_i_reg_4287 > y_fu_2557_p2) ? 1'b1 : 1'b0);

assign tmp_5_i_fu_2593_p2 = ((tmp_i_reg_4287 > y_assign_reg_2068) ? 1'b1 : 1'b0);

assign tmp_60_0_1_fu_3016_p1 = w_index_0_1_fu_3010_p2;

assign tmp_60_0_2_fu_3039_p1 = w_index_0_2_fu_3034_p2;

assign tmp_60_1_1_fu_3137_p1 = w_index_1_1_fu_3132_p2;

assign tmp_60_1_2_fu_3148_p1 = w_index_1_2_fu_3143_p2;

assign tmp_60_1_fu_3062_p1 = w_index_1_fu_3045_p2;

assign tmp_60_2_1_fu_3336_p1 = w_index_2_1_fu_3331_p2;

assign tmp_60_2_2_fu_3539_p1 = w_index_2_2_fu_3534_p2;

assign tmp_60_2_fu_3325_p1 = w_index_2_fu_3308_p2;

assign tmp_i_fu_2456_p2 = ($signed(ap_const_lv5_1F) + $signed(tmp_53_fu_2426_p1));

assign tmp_s_fu_2485_p0 = tmp_s_fu_2485_p00;

assign tmp_s_fu_2485_p00 = n_reg_2046;

assign tmp_s_fu_2485_p1 = O_cast105_cast_reg_4267;

assign tmp_s_fu_2485_p2 = (tmp_s_fu_2485_p0 * tmp_s_fu_2485_p1);

assign w_index_0_1_fu_3010_p2 = (tmp_35_fu_2998_p2 + ap_const_lv13_3);

assign w_index_0_2_fu_3034_p2 = (tmp_35_reg_4573 + ap_const_lv13_6);

assign w_index_1_1_fu_3132_p2 = (tmp_35_reg_4573 + ap_const_lv13_4);

assign w_index_1_2_fu_3143_p2 = (tmp_35_reg_4573 + ap_const_lv13_7);

assign w_index_1_fu_3045_p2 = (tmp_35_reg_4573 + ap_const_lv13_1);

assign w_index_2_1_fu_3331_p2 = (tmp_35_reg_4573 + ap_const_lv13_5);

assign w_index_2_2_fu_3534_p2 = (tmp_35_reg_4573 + ap_const_lv13_8);

assign w_index_2_fu_3308_p2 = (tmp_35_reg_4573 + ap_const_lv13_2);

assign x_assign_2_fu_2509_p2 = (x_assign_reg_2057 + ap_const_lv5_2);

assign x_cast_fu_2501_p1 = x_assign_reg_2057;

assign x_fu_2495_p2 = (x_assign_reg_2057 + ap_const_lv5_1);

assign y_assign_2_fu_2581_p2 = (y_assign_reg_2068 + ap_const_lv5_2);

assign y_cast_fu_2563_p1 = y_assign_reg_2068;

assign y_fu_2557_p2 = (y_assign_reg_2068 + ap_const_lv5_1);

always @ (posedge ap_clk) begin
    O_cast106_cast_reg_4262[12:5] <= 8'b00000000;
    O_cast105_cast_reg_4267[8:5] <= 4'b0000;
    I_cast5_reg_4277[8:6] <= 3'b000;
    N_cast_reg_4282[8:7] <= 2'b00;
    I_cast7_reg_4297[12:6] <= 7'b0000000;
    n_cast1_reg_4318[8:6] <= 3'b000;
    x_cast_reg_4336[12:5] <= 8'b00000000;
    tmp_51_1_cast1_reg_4344[12:5] <= 8'b00000000;
    tmp_51_2_cast1_reg_4351[12:5] <= 8'b00000000;
    y_cast_reg_4408[8:5] <= 4'b0000;
    newIndex6_reg_5639[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //dut_conv
