
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ff_n40C_5v50 Corner ===================================

Startpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000307    0.355171 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.014688    0.129135    0.473693    0.828864 v _650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.129135    0.000272    0.829136 v _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004759    0.173016    0.132917    0.962053 ^ _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.173016    0.000048    0.962102 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003474    0.105752    0.086297    1.048399 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.105752    0.000034    1.048432 v _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.048432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000307    0.355171 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455171   clock uncertainty
                                  0.000000    0.455171   clock reconvergence pessimism
                                  0.086138    0.541309   library hold time
                                              0.541309   data required time
---------------------------------------------------------------------------------------------
                                              0.541309   data required time
                                             -1.048432   data arrival time
---------------------------------------------------------------------------------------------
                                              0.507124   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000359    0.353788 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017578    0.145363    0.486109    0.839897 v _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.145366    0.000437    0.840334 v _365_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006380    0.179917    0.143713    0.984046 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _136_ (net)
                      0.179917    0.000132    0.984179 ^ _366_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003680    0.140757    0.114905    1.099084 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.140757    0.000037    1.099121 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.099121   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000359    0.353788 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.453788   clock uncertainty
                                  0.000000    0.453788   clock reconvergence pessimism
                                  0.079512    0.533300   library hold time
                                              0.533300   data required time
---------------------------------------------------------------------------------------------
                                              0.533300   data required time
                                             -1.099121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.565820   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000148    0.355012 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024001    0.183339    0.513329    0.868341 v _647_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.183339    0.000153    0.868495 v _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006514    0.193686    0.191261    1.059756 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _134_ (net)
                      0.193686    0.000135    1.059892 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004737    0.120742    0.097957    1.157848 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.120742    0.000094    1.157943 v _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.157943   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000148    0.355012 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455012   clock uncertainty
                                  0.000000    0.455012   clock reconvergence pessimism
                                  0.083439    0.538451   library hold time
                                              0.538451   data required time
---------------------------------------------------------------------------------------------
                                              0.538451   data required time
                                             -1.157943   data arrival time
---------------------------------------------------------------------------------------------
                                              0.619492   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000313    0.355177 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.032841    0.387373    0.713233    1.068410 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.387374    0.000411    1.068821 ^ _361_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006771    0.160529    0.104895    1.173716 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.160529    0.000153    1.173869 v _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.173869   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000313    0.355177 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455177   clock uncertainty
                                  0.000000    0.455177   clock reconvergence pessimism
                                  0.076274    0.531451   library hold time
                                              0.531451   data required time
---------------------------------------------------------------------------------------------
                                              0.531451   data required time
                                             -1.173869   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642418   slack (MET)


Startpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000332    0.353761 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.018393    0.149973    0.489650    0.843411 v _649_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.149975    0.000324    0.843735 v _368_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003167    0.091544    0.238941    1.082676 v _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.091544    0.000030    1.082706 v _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003350    0.074179    0.215390    1.298096 v _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.074179    0.000032    1.298128 v _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.298128   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000332    0.353761 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.453761   clock uncertainty
                                  0.000000    0.453761   clock reconvergence pessimism
                                  0.092226    0.545988   library hold time
                                              0.545988   data required time
---------------------------------------------------------------------------------------------
                                              0.545988   data required time
                                             -1.298128   data arrival time
---------------------------------------------------------------------------------------------
                                              0.752140   slack (MET)


Startpoint: _653_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061330    0.000365    0.355229 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004530    0.106147    0.531511    0.886741 ^ _653_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.106147    0.000043    0.886784 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.008464    0.126727    0.110425    0.997209 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _130_ (net)
                      0.126727    0.000208    0.997417 v _358_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014467    0.265928    0.195781    1.193198 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _131_ (net)
                      0.265928    0.000123    1.193321 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003809    0.109575    0.072673    1.265994 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.109575    0.000040    1.266034 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004032    0.070530    0.173972    1.440006 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.070530    0.000043    1.440049 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.440049   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000153    0.353582 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.453582   clock uncertainty
                                  0.000000    0.453582   clock reconvergence pessimism
                                  0.092999    0.546581   library hold time
                                              0.546581   data required time
---------------------------------------------------------------------------------------------
                                              0.546581   data required time
                                             -1.440049   data arrival time
---------------------------------------------------------------------------------------------
                                              0.893468   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341442    0.003865    4.460210 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078526    0.233917    0.326440    4.786650 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.233973    0.001958    4.788609 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.788609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061330    0.000388    0.355253 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455253   clock uncertainty
                                  0.000000    0.455253   clock reconvergence pessimism
                                  0.224129    0.679381   library removal time
                                              0.679381   data required time
---------------------------------------------------------------------------------------------
                                              0.679381   data required time
                                             -4.788609   data arrival time
---------------------------------------------------------------------------------------------
                                              4.109228   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341391    0.003069    4.459414 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089038    0.259637    0.339137    4.798551 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.259802    0.003601    4.802152 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.802152   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000313    0.355177 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455177   clock uncertainty
                                  0.000000    0.455177   clock reconvergence pessimism
                                  0.225476    0.680653   library removal time
                                              0.680653   data required time
---------------------------------------------------------------------------------------------
                                              0.680653   data required time
                                             -4.802152   data arrival time
---------------------------------------------------------------------------------------------
                                              4.121499   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341391    0.003069    4.459414 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089038    0.259637    0.339137    4.798551 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.259836    0.004025    4.802576 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.802576   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000148    0.355012 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455012   clock uncertainty
                                  0.000000    0.455012   clock reconvergence pessimism
                                  0.225478    0.680490   library removal time
                                              0.680490   data required time
---------------------------------------------------------------------------------------------
                                              0.680490   data required time
                                             -4.802576   data arrival time
---------------------------------------------------------------------------------------------
                                              4.122087   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341391    0.003069    4.459414 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089038    0.259637    0.339137    4.798551 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.259868    0.004397    4.802948 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.802948   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061330    0.000387    0.355251 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455251   clock uncertainty
                                  0.000000    0.455251   clock reconvergence pessimism
                                  0.225479    0.680731   library removal time
                                              0.680731   data required time
---------------------------------------------------------------------------------------------
                                              0.680731   data required time
                                             -4.802948   data arrival time
---------------------------------------------------------------------------------------------
                                              4.122218   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341391    0.003069    4.459414 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089038    0.259637    0.339137    4.798551 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.259866    0.004375    4.802926 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.802926   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061330    0.000365    0.355229 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455229   clock uncertainty
                                  0.000000    0.455229   clock reconvergence pessimism
                                  0.225479    0.680709   library removal time
                                              0.680709   data required time
---------------------------------------------------------------------------------------------
                                              0.680709   data required time
                                             -4.802926   data arrival time
---------------------------------------------------------------------------------------------
                                              4.122217   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341391    0.003069    4.459414 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089038    0.259637    0.339137    4.798551 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.259862    0.004324    4.802875 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.802875   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000307    0.355171 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455171   clock uncertainty
                                  0.000000    0.455171   clock reconvergence pessimism
                                  0.225479    0.680650   library removal time
                                              0.680650   data required time
---------------------------------------------------------------------------------------------
                                              0.680650   data required time
                                             -4.802875   data arrival time
---------------------------------------------------------------------------------------------
                                              4.122225   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341303    0.000288    4.456634 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.037775    0.433957    0.368076    4.824710 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.433968    0.001215    4.825924 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085045    0.250739    0.350170    5.176094 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.250847    0.002951    5.179045 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179045   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000332    0.353761 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.453761   clock uncertainty
                                  0.000000    0.453761   clock reconvergence pessimism
                                  0.224807    0.678568   library removal time
                                              0.678568   data required time
---------------------------------------------------------------------------------------------
                                              0.678568   data required time
                                             -5.179045   data arrival time
---------------------------------------------------------------------------------------------
                                              4.500477   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341303    0.000288    4.456634 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.037775    0.433957    0.368076    4.824710 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.433968    0.001215    4.825924 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085045    0.250739    0.350170    5.176094 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.250853    0.003056    5.179150 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179150   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000359    0.353788 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.453788   clock uncertainty
                                  0.000000    0.453788   clock reconvergence pessimism
                                  0.224807    0.678596   library removal time
                                              0.678596   data required time
---------------------------------------------------------------------------------------------
                                              0.678596   data required time
                                             -5.179150   data arrival time
---------------------------------------------------------------------------------------------
                                              4.500554   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341303    0.000288    4.456634 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.037775    0.433957    0.368076    4.824710 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.433968    0.001215    4.825924 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085045    0.250739    0.350170    5.176094 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.250852    0.003036    5.179130 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179130   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000153    0.353582 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.453582   clock uncertainty
                                  0.000000    0.453582   clock reconvergence pessimism
                                  0.224807    0.678390   library removal time
                                              0.678390   data required time
---------------------------------------------------------------------------------------------
                                              0.678390   data required time
                                             -5.179130   data arrival time
---------------------------------------------------------------------------------------------
                                              4.500741   slack (MET)



