<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: D:/CUBoulder/MESA/ECEN5803-Project-2-SpectrumAnalyzer/Module_4/Keil/spectrum_analyzer_m4/mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_tim.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2662bcbaea5cc917d33d3e564bb749a.html">spectrum_analyzer_m4</a></li><li class="navelem"><a class="el" href="dir_997470131ef3eb9fb3842a3927449d16.html">mbed</a></li><li class="navelem"><a class="el" href="dir_a7e1c050fcd4cb6ff71ea899316514cc.html">TARGET_NUCLEO_F401RE</a></li><li class="navelem"><a class="el" href="dir_c45c137258b8d5e5cf57648b3bab2ecb.html">TOOLCHAIN_ARM_STD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_ll_tim.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__tim_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#ifndef __STM32F4xx_LL_TIM_H</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#define __STM32F4xx_LL_TIM_H</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx_8h.html">stm32f4xx.h</a>&quot;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defined (TIM6) || defined (TIM7) || defined (TIM8) || defined (TIM9) || defined (TIM10) || defined (TIM11) || defined (TIM12) || defined (TIM13) || defined (TIM14)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t OFFSET_TAB_CCMRx[] =</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>{</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  0x00U,   <span class="comment">/* 0: TIMx_CH1  */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  0x00U,   <span class="comment">/* 1: TIMx_CH1N */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  0x00U,   <span class="comment">/* 2: TIMx_CH2  */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  0x00U,   <span class="comment">/* 3: TIMx_CH2N */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  0x04U,   <span class="comment">/* 4: TIMx_CH3  */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  0x04U,   <span class="comment">/* 5: TIMx_CH3N */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  0x04U    <span class="comment">/* 6: TIMx_CH4  */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>};</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OCxx[] =</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>{</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  0U,            <span class="comment">/* 0: OC1M, OC1FE, OC1PE */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  8U,            <span class="comment">/* 2: OC2M, OC2FE, OC2PE */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  0U,            <span class="comment">/* 4: OC3M, OC3FE, OC3PE */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  8U             <span class="comment">/* 6: OC4M, OC4FE, OC4PE */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>};</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_ICxx[] =</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>{</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  0U,            <span class="comment">/* 0: CC1S, IC1PSC, IC1F */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  8U,            <span class="comment">/* 2: CC2S, IC2PSC, IC2F */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  0U,            <span class="comment">/* 4: CC3S, IC3PSC, IC3F */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  8U             <span class="comment">/* 6: CC4S, IC4PSC, IC4F */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>};</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_CCxP[] =</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>{</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  0U,            <span class="comment">/* 0: CC1P */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  2U,            <span class="comment">/* 1: CC1NP */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  4U,            <span class="comment">/* 2: CC2P */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  6U,            <span class="comment">/* 3: CC2NP */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  8U,            <span class="comment">/* 4: CC3P */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  10U,           <span class="comment">/* 5: CC3NP */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  12U            <span class="comment">/* 6: CC4P */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>};</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OISx[] =</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>{</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  0U,            <span class="comment">/* 0: OIS1 */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  1U,            <span class="comment">/* 1: OIS1N */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  2U,            <span class="comment">/* 2: OIS2 */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  3U,            <span class="comment">/* 3: OIS2N */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  4U,            <span class="comment">/* 4: OIS3 */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  5U,            <span class="comment">/* 5: OIS3N */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  6U             <span class="comment">/* 6: OIS4 */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>};</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* Remap mask definitions */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define TIMx_OR_RMP_SHIFT  16U</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define TIMx_OR_RMP_MASK   0x0000FFFFU</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define TIM2_OR_RMP_MASK   (TIM_OR_ITR1_RMP &lt;&lt; TIMx_OR_RMP_SHIFT)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define TIM5_OR_RMP_MASK   (TIM_OR_TI4_RMP &lt;&lt; TIMx_OR_RMP_SHIFT)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#define TIM11_OR_RMP_MASK  (TIM_OR_TI1_RMP &lt;&lt; TIMx_OR_RMP_SHIFT)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define DT_DELAY_1 ((uint8_t)0x7FU)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define DT_DELAY_2 ((uint8_t)0x3FU)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#define DT_DELAY_3 ((uint8_t)0x1FU)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define DT_DELAY_4 ((uint8_t)0x1FU)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define DT_RANGE_1 ((uint8_t)0x00U)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define DT_RANGE_2 ((uint8_t)0x80U)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define DT_RANGE_3 ((uint8_t)0xC0U)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define DT_RANGE_4 ((uint8_t)0xE0U)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">  166</a></span><span class="preprocessor">#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">(((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U : 6U)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___private___macros.html#gaa34e63ce6e2dcff12485be5073234c75">  182</a></span><span class="preprocessor">#define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">    (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">     ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 1U)) : \</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">     ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 2U)))</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>{</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  uint16_t Prescaler;         </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  uint32_t CounterMode;       </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  uint32_t Autoreload;        </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  uint32_t ClockDivision;     </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  uint8_t RepetitionCounter;  </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>} LL_TIM_InitTypeDef;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>{</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  uint32_t OCMode;        </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  uint32_t OCState;       </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  uint32_t OCNState;      </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  uint32_t CompareValue;  </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  uint32_t OCPolarity;    </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  uint32_t OCNPolarity;   </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  uint32_t OCIdleState;   </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  uint32_t OCNIdleState;  </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>} LL_TIM_OC_InitTypeDef;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>{</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  uint32_t ICPolarity;    </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  uint32_t ICActiveInput; </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  uint32_t ICPrescaler;   </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  uint32_t ICFilter;      </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>} LL_TIM_IC_InitTypeDef;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>{</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  uint32_t EncoderMode;     </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  uint32_t IC1Polarity;     </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  uint32_t IC1ActiveInput;  </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  uint32_t IC1Prescaler;    </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  uint32_t IC1Filter;       </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  uint32_t IC2Polarity;      </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  uint32_t IC2ActiveInput;  </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  uint32_t IC2Prescaler;    </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  uint32_t IC2Filter;       </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>} LL_TIM_ENCODER_InitTypeDef;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>{</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  uint32_t IC1Polarity;        </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  uint32_t IC1Prescaler;       </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  uint32_t IC1Filter;          </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  uint32_t CommutationDelay;   </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>} LL_TIM_HALLSENSOR_InitTypeDef;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>{</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  uint32_t OSSRState;            </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  uint32_t OSSIState;            </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  uint32_t LockLevel;            </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  uint8_t DeadTime;              </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  uint16_t BreakState;           </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  uint32_t BreakPolarity;        </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  uint32_t AutomaticOutput;      </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>} LL_TIM_BDTR_InitTypeDef;</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#gaa93b18e57ae2c66c90064b18e278c579">  463</a></span><span class="preprocessor">#define LL_TIM_SR_UIF                          TIM_SR_UIF           </span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#ga065dd249b522872f337b50fcf438b811">  464</a></span><span class="preprocessor">#define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         </span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#gac89ea4c8f49a5ffab4aec2ab6ddf53b0">  465</a></span><span class="preprocessor">#define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         </span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#gacd94fe9f2a3eb25b1c1540113d0fd170">  466</a></span><span class="preprocessor">#define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         </span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#ga5f039a9aa6593db8fbbe2d36b4f9675e">  467</a></span><span class="preprocessor">#define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         </span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#ga2df948670dfc4a9c47ff8619e6b9143d">  468</a></span><span class="preprocessor">#define LL_TIM_SR_COMIF                        TIM_SR_COMIF         </span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#ga63e924187abce850099a9af22f9761e9">  469</a></span><span class="preprocessor">#define LL_TIM_SR_TIF                          TIM_SR_TIF           </span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#gab959d5cd28515a0ba31eddcac8627aca">  470</a></span><span class="preprocessor">#define LL_TIM_SR_BIF                          TIM_SR_BIF           </span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#gaec71cbc9cc8f1354e2695844f13918a3">  471</a></span><span class="preprocessor">#define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         </span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#ga0753a68a0a37ae4888801a49e3f995b6">  472</a></span><span class="preprocessor">#define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         </span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#ga7b759fea6224372ab9b14e2974e3b859">  473</a></span><span class="preprocessor">#define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         </span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___g_e_t___f_l_a_g.html#ga4b1b63310e4388357b1ef63979c9c640">  474</a></span><span class="preprocessor">#define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         </span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">#define LL_TIM_BREAK_DISABLE            0x00000000U             </span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">#define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            </span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             </span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            </span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_t.html#ga74373c30453d3cce2ff7546ec802f2a2">  503</a></span><span class="preprocessor">#define LL_TIM_DIER_UIE                        TIM_DIER_UIE         </span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_t.html#ga0dbb12094d49f15f91ca08351c8fc58f">  504</a></span><span class="preprocessor">#define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       </span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_t.html#ga7883dfbe0c0602bb66b2628be49a7acb">  505</a></span><span class="preprocessor">#define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       </span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_t.html#ga8c34c142ae40544b3c5bd6a925c57170">  506</a></span><span class="preprocessor">#define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       </span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_t.html#gaf03d9d07d418d6a10bdacb2c4b89bcf3">  507</a></span><span class="preprocessor">#define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       </span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_t.html#ga8b29ecfcb490c7e9a2233cd58b43d52c">  508</a></span><span class="preprocessor">#define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       </span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_t.html#ga398d4c5805875ddfda5796dd1bc8fdf4">  509</a></span><span class="preprocessor">#define LL_TIM_DIER_TIE                        TIM_DIER_TIE         </span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_t.html#gaff7e2e05f470b8a1d030c67c810c83c4">  510</a></span><span class="preprocessor">#define LL_TIM_DIER_BIE                        TIM_DIER_BIE         </span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___u_p_d_a_t_e_s_o_u_r_c_e.html#gae4aa843d4552fb0f236b7db08c3dd226">  518</a></span><span class="preprocessor">#define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          </span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___u_p_d_a_t_e_s_o_u_r_c_e.html#ga5abee0ec68dffa49ac6c77c1f531b32b">  519</a></span><span class="preprocessor">#define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          </span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_n_e_p_u_l_s_e_m_o_d_e.html#ga057656f9edd7b5ecded37ef39804c0ae">  527</a></span><span class="preprocessor">#define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          </span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_n_e_p_u_l_s_e_m_o_d_e.html#gaac90aa4741830726bbd03bfc384f19e7">  528</a></span><span class="preprocessor">#define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          </span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_o_u_n_t_e_r_m_o_d_e.html#ga5fdd1a8fc7b73247181eae22ae206957">  536</a></span><span class="preprocessor">#define LL_TIM_COUNTERMODE_UP                  0x00000000U          </span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_o_u_n_t_e_r_m_o_d_e.html#ga1008b11b05c52249c5e7cd5cd4432161">  537</a></span><span class="preprocessor">#define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_o_u_n_t_e_r_m_o_d_e.html#gac2f6182e1185e2b330304b15d0e42d73">  538</a></span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_0        </span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_o_u_n_t_e_r_m_o_d_e.html#gae3351ab3b15b8ffe030c24887c463e30">  539</a></span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_1        </span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_o_u_n_t_e_r_m_o_d_e.html#ga5071a9fd57f51c2df5747023b829d7c1">  540</a></span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          </span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_l_o_c_k_d_i_v_i_s_i_o_n.html#ga914b25d169753402e0d1829e79d85c89">  548</a></span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          </span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_l_o_c_k_d_i_v_i_s_i_o_n.html#ga7e4700c12152a559576e41a64d57b9ce">  549</a></span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        </span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_l_o_c_k_d_i_v_i_s_i_o_n.html#ga5c8aa6a57ae074e877da7e782cb5778e">  550</a></span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        </span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_o_u_n_t_e_r_d_i_r_e_c_t_i_o_n.html#ga6d2b912417891b762910be87a9e78ff3">  558</a></span><span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_o_u_n_t_e_r_d_i_r_e_c_t_i_o_n.html#gaeddb5835c29c3c1433c9cfa6dba0865a">  559</a></span><span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          </span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_c_u_p_d_a_t_e_s_o_u_r_c_e.html#gab7d643b7f5467b0405f6f370ab6f8b53">  567</a></span><span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          </span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_c_u_p_d_a_t_e_s_o_u_r_c_e.html#ga261400685040e49a974259c19b3b8b7b">  568</a></span><span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         </span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_c_d_m_a_r_e_q_u_e_s_t.html#ga2bb472bdc25c43bcf09f23a148916dd6">  576</a></span><span class="preprocessor">#define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          </span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_c_d_m_a_r_e_q_u_e_s_t.html#ga183897b6711ec9dafd60179b4096d6c1">  577</a></span><span class="preprocessor">#define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___l_o_c_k_l_e_v_e_l.html#gaffd2047c17196fdd5d2f8c425382e769">  585</a></span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          </span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___l_o_c_k_l_e_v_e_l.html#ga7cacb5ca356f333d85578dbbe9a69525">  586</a></span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      </span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___l_o_c_k_l_e_v_e_l.html#gafaa94d471db881aabe73401c623c99d0">  587</a></span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___l_o_c_k_l_e_v_e_l.html#ga863684f245aaca09fdcce48bdd886f92">  588</a></span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        </span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_h_a_n_n_e_l.html#ga2ad16c31e3393406636330fe77cba4ef">  596</a></span><span class="preprocessor">#define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     </span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_h_a_n_n_e_l.html#ga0e15974f67b104fcf0fbdee24586adff">  597</a></span><span class="preprocessor">#define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    </span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_h_a_n_n_e_l.html#gab221d65fd739904ab6f87a6b4517b37f">  598</a></span><span class="preprocessor">#define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     </span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_h_a_n_n_e_l.html#ga36f6aea9df37644409132aa706c39166">  599</a></span><span class="preprocessor">#define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    </span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_h_a_n_n_e_l.html#gadf8976549b99e72752e4d514c2057cdc">  600</a></span><span class="preprocessor">#define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     </span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_h_a_n_n_e_l.html#ga5aa659f907e989e5eb1e1e675193c488">  601</a></span><span class="preprocessor">#define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    </span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_h_a_n_n_e_l.html#gaa7115ab12c4d454ca49bfed657fc4dd5">  602</a></span><span class="preprocessor">#define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     </span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">#define LL_TIM_OCSTATE_DISABLE                 0x00000000U             </span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="preprocessor">#define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           </span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#ga62941831706d93d1129b0c80fa0c37fa">  621</a></span><span class="preprocessor">#define LL_TIM_OCMODE_FROZEN                   0x00000000U                                              </span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#ga41fb573824d90e6b101e7a195110b542">  622</a></span><span class="preprocessor">#define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         </span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#ga556eef0b2487f0de80220259900ba2e9">  623</a></span><span class="preprocessor">#define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         </span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#gaa0ba947d422ad9052d5deb7a04eca930">  624</a></span><span class="preprocessor">#define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#gad2ea7daa329b6493d70ebe7a31329f13">  625</a></span><span class="preprocessor">#define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                       </span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#ga0111925f04ac20b809bd09783f8556e6">  626</a></span><span class="preprocessor">#define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#gabe44eaa519d37ad2e2a8d34958770342">  627</a></span><span class="preprocessor">#define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    </span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_c_m_o_d_e.html#ga6b8870cec5b9a6017c7cc90b6689849b">  628</a></span><span class="preprocessor">#define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) </span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_c_p_o_l_a_r_i_t_y.html#ga4c0ff43cb0ca030d00e3c01d7c16d23f">  636</a></span><span class="preprocessor">#define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 </span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_c_p_o_l_a_r_i_t_y.html#gad56b67fbf892456b90fc2d9b471a41bf">  637</a></span><span class="preprocessor">#define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               </span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_c_i_d_l_e_s_t_a_t_e.html#ga6ff6412f9073ed56766fed0493ea18ea">  645</a></span><span class="preprocessor">#define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             </span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_c_i_d_l_e_s_t_a_t_e.html#ga1728aaeec63bb1bfea79c0ad0bac1030">  646</a></span><span class="preprocessor">#define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            </span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___a_c_t_i_v_e_i_n_p_u_t.html#ga7a44d92c36522fe4c7a0479b5e64cb82">  655</a></span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 &lt;&lt; 16U) </span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___a_c_t_i_v_e_i_n_p_u_t.html#gae0aec89ad6951702d6d6cc61f062342d">  656</a></span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 &lt;&lt; 16U) </span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___a_c_t_i_v_e_i_n_p_u_t.html#ga2eb6fb2d293d52db606704d9c30cbfbb">  657</a></span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S &lt;&lt; 16U)   </span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c_p_s_c.html#ga98ffdcf7fa6382eb767429e111d8748c">  665</a></span><span class="preprocessor">#define LL_TIM_ICPSC_DIV1                      0x00000000U                              </span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c_p_s_c.html#ga433e87287a9ff11fcc9445194d60d495">  666</a></span><span class="preprocessor">#define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 &lt;&lt; 16U)    </span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c_p_s_c.html#ga2ac1e24ce12b4b343419be2477e5af71">  667</a></span><span class="preprocessor">#define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 &lt;&lt; 16U)    </span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c_p_s_c.html#ga589d59bbc509569823b2935f0764d36f">  668</a></span><span class="preprocessor">#define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC &lt;&lt; 16U)      </span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga1f0bf45dca8110ede79d2640beb47f36">  676</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                                        </span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga8c5e78b447e6c08827578c28db2adac4">  677</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga12d5b1b71ac286d2373ba860b8197b78">  678</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gaaba1aa28b6f057891cdc6f29f3f0374f">  679</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gaa0c181aa7bf3004e2ebb6f4e4dec1d5c">  680</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gadff8ff5f444ff560c965b72eddb3d34b">  681</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga4b894b4ffb6be9ba7e629568cc3ca322">  682</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gaa2cf0730b111a305cf9686e46d2b1dc1">  683</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gacf05c04f9462b7fba33adc0551b37d3d">  684</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga31bac72a0e847685bf541d7ab4860b0e">  685</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gab54f8c24350bb59e2883697f3a4873a3">  686</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga28dcca3d8594d3a0c203c1154b457e3b">  687</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga363234c583648de0a5541a1553f6b811">  688</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gaa6dc8a3cefe81c457d920526fc618f46">  689</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#ga541a313493b9a46c766d152589ed1d85">  690</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___f_i_l_t_e_r.html#gae0c3085f9207916b5895f9fb2f6b4f81">  691</a></span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F &lt;&lt; 16U)                                            </span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___p_o_l_a_r_i_t_y.html#ga322254600473466ffc0eb1583e1d8c32">  699</a></span><span class="preprocessor">#define LL_TIM_IC_POLARITY_RISING              0x00000000U                      </span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___p_o_l_a_r_i_t_y.html#ga92e516debfdb351a755d1c60fb7a3d1b">  700</a></span><span class="preprocessor">#define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    </span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___i_c___p_o_l_a_r_i_t_y.html#ga969ed6c4263d669304efa01495041ea1">  701</a></span><span class="preprocessor">#define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) </span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_l_o_c_k_s_o_u_r_c_e.html#ga34ba7250239271a6c93becad4120238e">  709</a></span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                          </span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_l_o_c_k_s_o_u_r_c_e.html#ga1102d819dbc909c0385fc52e59d8351c">  710</a></span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___c_l_o_c_k_s_o_u_r_c_e.html#gabef610d877afae1dc3ee35aab48cace2">  711</a></span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                         </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_n_c_o_d_e_r_m_o_d_e.html#ga53eae08d0d51e104707f832355d05205">  719</a></span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI1              TIM_SMCR_SMS_0                    </span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_n_c_o_d_e_r_m_o_d_e.html#gac504e4f0249be2881747041342787b99">  720</a></span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI2              TIM_SMCR_SMS_1                    </span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_n_c_o_d_e_r_m_o_d_e.html#gaa1058ffe31211183d0680c32288d73fb">  721</a></span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X4_TI12             (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) </span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_r_g_o.html#gaa10c26b0f05efc3ef38d8a5f0289e8f7">  729</a></span><span class="preprocessor">#define LL_TIM_TRGO_RESET                      0x00000000U                                     </span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_r_g_o.html#ga94e2bc4e28ae8ff1ebc982831a8a4d15">  730</a></span><span class="preprocessor">#define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   </span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_r_g_o.html#ga41786dd75a7b6b011be308c1c768b8db">  731</a></span><span class="preprocessor">#define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   </span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_r_g_o.html#ga62fc81fe69892117a9fed9d386e4049e">  732</a></span><span class="preprocessor">#define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_r_g_o.html#ga2c9fcd1afd730ce4a2a66b86a2a8fd66">  733</a></span><span class="preprocessor">#define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   </span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_r_g_o.html#ga665fad9a32880a12466d855774333c02">  734</a></span><span class="preprocessor">#define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_r_g_o.html#gabe53aaf56f580dc459f4601e23a0e4e5">  735</a></span><span class="preprocessor">#define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 </span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_r_g_o.html#ga0d0503bbd05e1b29b038a48bfa2147e5">  736</a></span><span class="preprocessor">#define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) </span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___s_l_a_v_e_m_o_d_e.html#ga9033e5693d79f112cb2857871c49eea7">  745</a></span><span class="preprocessor">#define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         </span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___s_l_a_v_e_m_o_d_e.html#ga8974e35c8295d9cb4025691cde1b3f21">  746</a></span><span class="preprocessor">#define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      </span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___s_l_a_v_e_m_o_d_e.html#gafa3e59fdb0f709f1f1d5da93aecc9f00">  747</a></span><span class="preprocessor">#define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___s_l_a_v_e_m_o_d_e.html#gab5b5ff74fe9383827117b4016e83eaba">  748</a></span><span class="preprocessor">#define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   </span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_s.html#gaddf2befd95431f38482c85669bf32ad0">  756</a></span><span class="preprocessor">#define LL_TIM_TS_ITR0                         0x00000000U                                      </span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_s.html#gac8d9ed3de47cae4f52d152352fd2dc0b">  757</a></span><span class="preprocessor">#define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                    </span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_s.html#ga46ee683d3bbbcee84261b4d811b941b7">  758</a></span><span class="preprocessor">#define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                    </span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_s.html#gab9b2adf51967f81c8c834fe0306b327a">  759</a></span><span class="preprocessor">#define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                  </span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_s.html#ga7b6372d04b4f7852f1ff25d7a3972baf">  760</a></span><span class="preprocessor">#define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                    </span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_s.html#ga551d08c93452c504148a679ffa66bd51">  761</a></span><span class="preprocessor">#define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                  </span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_s.html#gac71ea3bc1c0c364f999039ff657dffd3">  762</a></span><span class="preprocessor">#define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                  </span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_s.html#gae54f7aba909d6a0ed19ec7e9f63190a1">  763</a></span><span class="preprocessor">#define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)  </span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___p_o_l_a_r_i_t_y.html#ga0593d92af0390d1c0fbf27e57f2aa554">  771</a></span><span class="preprocessor">#define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             </span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___p_o_l_a_r_i_t_y.html#ga1e6f17d4d214d210ac4608813b191680">  772</a></span><span class="preprocessor">#define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            </span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___p_r_e_s_c_a_l_e_r.html#ga91c77f2d464d24083b520b384a8c4954">  780</a></span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             </span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___p_r_e_s_c_a_l_e_r.html#gaeeee4ef166015af103ee9318ff72b44b">  781</a></span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         </span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___p_r_e_s_c_a_l_e_r.html#ga0d47c4809adb13da4be80b970d0e84e1">  782</a></span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         </span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___p_r_e_s_c_a_l_e_r.html#ga1ae7816d8ac4ffd0f13370d2edec8654">  783</a></span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           </span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga0d361c714f6d78312454f7baebec4c03">  791</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                          </span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga48beaef700581cd9b6a1ae7368dc03f8">  792</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                       </span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga4805037bfb300b64d508419c2a154307">  793</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                       </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga0c7d2a70cea3a5e7d2a9c59a8fa7694e">  794</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga1e4d72fc25a2bb40a5e0ef09013f923d">  795</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                       </span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga0af3ef73733a029ead956b83fac20533">  796</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga7266f0b3bb716f919ef8b683b0542e9f">  797</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#gabb213fd26acf6a55562a3cd0ff83f2ab">  798</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga6351d90b10896e2b27aa14964ffc6c75">  799</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                       </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga88045364bd2ffa28ff3c1138de61d297">  800</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga1f9c1fa1d515f4bf054d3efc048301de">  801</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#gaf4bd822fd92b7ea2f7a918c99bd0d4dc">  802</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#gafb70d4b6d41237577c385842839420e4">  803</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                    </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#gafc217f41cd6c3a55993ab27d19a48cb5">  804</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga0e185b8da0b2f3ba10de8718f645364f">  805</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)   </span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___e_t_r___f_i_l_t_e_r.html#ga93720a3f0c7f46a9464f4543ff56a4a7">  806</a></span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                         </span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___b_r_e_a_k___p_o_l_a_r_i_t_y.html#gaf696302efb413593e69af083fde06e0a">  815</a></span><span class="preprocessor">#define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               </span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___b_r_e_a_k___p_o_l_a_r_i_t_y.html#ga49face12bd736ef902ac3d3f14664378">  816</a></span><span class="preprocessor">#define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              </span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_s_s_i.html#ga6fae3b779f8513032a0215679df6405e">  827</a></span><span class="preprocessor">#define LL_TIM_OSSI_DISABLE                    0x00000000U             </span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_s_s_i.html#ga4a8a4fd8934d52eeeeee155c5f096e96">  828</a></span><span class="preprocessor">#define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           </span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_s_s_r.html#gab4830187628e7f9420acc05b72bfafc4">  836</a></span><span class="preprocessor">#define LL_TIM_OSSR_DISABLE                    0x00000000U             </span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___o_s_s_r.html#ga8d2b8aae25873ca9d30943aa9d35a2fe">  837</a></span><span class="preprocessor">#define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           </span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga0ec23b17438a9ca018f83aebe2f5a65a">  846</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                                      </span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga576dd87bf9161b17b3cf6eec8a751e0a">  847</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                                    </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gafedc6a0291cad82d8a7b09b8590757b4">  848</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                                    </span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gadf666a272972b54fc3b292cd7500f8c4">  849</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                                 </span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga871dfeea2a3a19249e8060064b838d47">  850</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                                    </span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga7eba21ee27c1ae9213ae5b06beb4c66f">  851</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gae6d7453bef5469d0e70fc28e3a39cc47">  852</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga242372ab048e82422f90395fa49adc65">  853</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gab085aa1ae75d0c2b7022cd7ce040aa59">  854</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                                    </span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga36f01c6a2c698e9f93593227742354c7">  855</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga9cf6c2763bf9b64a0a3773f5d6f5c51b">  856</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gad4c2906d41dba15781631b60bb1ed796">  857</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga8c58504736fbbaf404e0b5afac6813bf">  858</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                                  </span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gaba28346cb3fe179728e3ad9721475cca">  859</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gaefc187c177da766d8c63f63335ff0794">  860</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga721232c3556eceff5a78ca651d32e35f">  861</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga3b68c3570e647243e1824218db2c0d34">  862</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                                    </span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga8fc934216e27984292138573706e8770">  863</a></span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_OR            (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga774536a8640a026a11e19d437979b9fa">  872</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                                     </span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gaeb6f2b75558bd5aaea60ea21e72fadac">  873</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                                   </span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gac0c2952a189d2cf25791313b5ab92ed8">  874</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                                   </span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga651e940e37c6069fed3bec13eaed3e88">  875</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga84e52cb8207a18b47c5f5a0f95b200cc">  876</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                                   </span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gaaf46771ea4dac5a1956d6f2fba572599">  877</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gaf7b5351150b8169c9a51bb77b96850f4">  878</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gac611d74fbb70cb2de050cec58ab37fc9">  879</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga4eaf43500fdca291f9ad013da7a2336d">  880</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                                   </span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gae548da08d26c27a83e317268a92df7fb">  881</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gabdd4ad3cc3414e1f6e824d9b2e0a1eed">  882</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gaadbe38d1f20850842f3dd0e289447a84">  883</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga3a086a8877e251077ff7e115b23c20d9">  884</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                                 </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga1a43c417b698b0dbf56bb34c43e8ab70">  885</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga6e08610e4be903acf5c8ac19ae45b229">  886</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga76b0ba04cce043dc49e3e90fd5352478">  887</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gae01d6b98eb22cdcd6c9a5a9dd5117f27">  888</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                                   </span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga484504dd19886c92525ee1a13213fae2">  889</a></span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_i_m2___i_t_r1___r_m_p___t_i_m8.html#gad89b80a2b1944633801d040359a14880">  898</a></span><span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO    TIM2_OR_RMP_MASK                        </span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_i_m2___i_t_r1___r_m_p___t_i_m8.html#ga32e8e1285ee5121089b67c7e1dfee5c5">  899</a></span><span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF   (TIM_OR_ITR1_RMP_1 | TIM2_OR_RMP_MASK)  </span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_i_m2___i_t_r1___r_m_p___t_i_m8.html#ga3b0ecfcf197f0c4a76ec4351bbca3fae">  900</a></span><span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_OTG_HS_SOF   (TIM_OR_ITR1_RMP | TIM2_OR_RMP_MASK)    </span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_i_m5___t_i4___r_m_p.html#ga3bd237cc4325df4e482295e7d9a5a3fa">  908</a></span><span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_GPIO        TIM5_OR_RMP_MASK                         </span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_i_m5___t_i4___r_m_p.html#ga8ac3fc43b48f06974e4c938326acba7d">  909</a></span><span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_LSI         (TIM_OR_TI4_RMP_0 | TIM5_OR_RMP_MASK)    </span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_i_m5___t_i4___r_m_p.html#ga01ea7ef34adc08a9c8491970d7ca61dd">  910</a></span><span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_LSE         (TIM_OR_TI4_RMP_1 | TIM5_OR_RMP_MASK)    </span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_i_m5___t_i4___r_m_p.html#ga02cb48a58b6e3a9aa463a5911eb31b5a">  911</a></span><span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_RTC         (TIM_OR_TI4_RMP | TIM5_OR_RMP_MASK)      </span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_i_m11___t_i1___r_m_p.html#ga3695537fc822ac4de16aa84f8f123de5">  919</a></span><span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_GPIO        TIM11_OR_RMP_MASK                          </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_i_m11___t_i1___r_m_p.html#ga3208f9e914e48061f3c0ca7cfbda9202">  920</a></span><span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_GPIO1       (TIM_OR_TI1_RMP_0 | TIM11_OR_RMP_MASK)     </span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_i_m11___t_i1___r_m_p.html#ga789ce012b9a091da98ef4f5e6de84c9e">  921</a></span><span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_GPIO2       (TIM_OR_TI1_RMP   | TIM11_OR_RMP_MASK)     </span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_c___t_i_m11___t_i1___r_m_p.html#ga134b8e0a3c1d53e785df961c9c1eceb1">  922</a></span><span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_HSE_RTC     (TIM_OR_TI1_RMP_1 | TIM11_OR_RMP_MASK)     </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gad7c0f72d2bb26b6582cd53cd47130acd">  947</a></span><span class="preprocessor">#define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span> </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gab876ea9d50f5ebcade57bca1aacc298d">  955</a></span><span class="preprocessor">#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_m___exported___macros.html#gaab15c6c654a9bf7da9b83dd9f73194f1">  975</a></span><span class="preprocessor">#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="preprocessor">    ( (((uint64_t)((__DT__)*1000U)) &lt; ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))           ? (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  &amp; DT_DELAY_1) :                                               \</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="preprocessor">      (((uint64_t)((__DT__)*1000U)) &lt; (64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  ? (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) &gt;&gt; 1U) - (uint8_t) 64U) &amp; DT_DELAY_2)) :\</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="preprocessor">      (((uint64_t)((__DT__)*1000U)) &lt; (32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  ? (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) &gt;&gt; 3U) - (uint8_t) 32U) &amp; DT_DELAY_3)) :\</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="preprocessor">      (((uint64_t)((__DT__)*1000U)) &lt; (32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))) ? (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) &gt;&gt; 4U) - (uint8_t) 32U) &amp; DT_DELAY_4)) :\</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="preprocessor">       0U)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span> </div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_m___exported___macros.html#ga2c867c7215bb42fc19b68db4c91a45c6">  989</a></span><span class="preprocessor">#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="preprocessor">   ((__TIMCLK__) &gt;= (__CNTCLK__)) ? (uint32_t)((__TIMCLK__)/(__CNTCLK__) - 1U) : 0U</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span> </div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_m___exported___macros.html#ga9bff941a6aa5e21a7dd6b26c88357e53"> 1000</a></span><span class="preprocessor">#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="preprocessor">     (((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? ((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U)) - 1U) : 0U</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_m___exported___macros.html#gab877d6fb5d7681a6b3f86790720f0732"> 1011</a></span><span class="preprocessor">#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">          / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span> </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_m___exported___macros.html#ga1043a9fb32346eac040697bd96c76d77"> 1024</a></span><span class="preprocessor">#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor"> ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">           + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_m___exported___macros.html#gaf898d06b9206e650c03c6d5ff4a62c36"> 1038</a></span><span class="preprocessor">#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="preprocessor">   ((uint32_t)(0x01U &lt;&lt; (((__ICPSC__) &gt;&gt; 16U) &gt;&gt; TIM_CCMR1_IC1PSC_Pos)))</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span> </div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga318e31d88952bb51211d9d4d38fa99d9"> 1065</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga318e31d88952bb51211d9d4d38fa99d9">LL_TIM_EnableCounter</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>{</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>}</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span> </div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gaec8baf9f116fd17592ec2e9c9d502668"> 1076</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#gaec8baf9f116fd17592ec2e9c9d502668">LL_TIM_DisableCounter</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>{</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>}</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span> </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga0e7d2abc91ea01ec980b3629d75dfb55"> 1087</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga0e7d2abc91ea01ec980b3629d75dfb55">LL_TIM_IsEnabledCounter</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>{</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>));</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>}</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span> </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga6c71e98613a68b50876e42ea6ea135f2"> 1098</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga6c71e98613a68b50876e42ea6ea135f2">LL_TIM_EnableUpdateEvent</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>{</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>}</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span> </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5"> 1109</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5">LL_TIM_DisableUpdateEvent</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>{</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>}</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span> </div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gab613e684fb8804f466482bf5988737bd"> 1120</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#gab613e684fb8804f466482bf5988737bd">LL_TIM_IsEnabledUpdateEvent</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>{</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>) == RESET);</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>}</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span> </div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga766975b6fa1ec81340fc4dafd8b62fbd"> 1141</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga766975b6fa1ec81340fc4dafd8b62fbd">LL_TIM_SetUpdateSource</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t UpdateSource)</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>{</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>, UpdateSource);</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>}</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span> </div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gaed49a41fe48c5d77775a62065c9cae24"> 1154</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#gaed49a41fe48c5d77775a62065c9cae24">LL_TIM_GetUpdateSource</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>{</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>));</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>}</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span> </div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e"> 1168</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e">LL_TIM_SetOnePulseMode</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OnePulseMode)</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>{</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>, OnePulseMode);</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>}</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga128c02be198e46b02bab3766fe62e11e"> 1181</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga128c02be198e46b02bab3766fe62e11e">LL_TIM_GetOnePulseMode</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>{</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>));</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>}</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga3fbd129da8929563fe7de9a9b6e82105"> 1202</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga3fbd129da8929563fe7de9a9b6e82105">LL_TIM_SetCounterMode</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CounterMode)</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>{</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>, CounterMode);</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>}</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span> </div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d"> 1222</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d">LL_TIM_GetCounterMode</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>{</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>));</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>}</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span> </div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gacafbc988f132718a179ce4b3723d2895"> 1233</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#gacafbc988f132718a179ce4b3723d2895">LL_TIM_EnableARRPreload</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>{</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>}</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span> </div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga6abd4a32611fe317bbaaa0caba3de87c"> 1244</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga6abd4a32611fe317bbaaa0caba3de87c">LL_TIM_DisableARRPreload</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>{</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>}</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span> </div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga8b9aafd172f8739708ddf925406a7d89"> 1255</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga8b9aafd172f8739708ddf925406a7d89">LL_TIM_IsEnabledARRPreload</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>{</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>));</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>}</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span> </div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gab193c4bdaaae6a8240da69a2bfb88dc8"> 1273</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#gab193c4bdaaae6a8240da69a2bfb88dc8">LL_TIM_SetClockDivision</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ClockDivision)</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>{</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>, ClockDivision);</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>}</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gae8481a1bb753c169a3bfcbcce729f57d"> 1290</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#gae8481a1bb753c169a3bfcbcce729f57d">LL_TIM_GetClockDivision</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>{</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>));</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>}</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span> </div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2"> 1304</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2">LL_TIM_SetCounter</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Counter)</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>{</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>, Counter);</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>}</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span> </div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga479b30e126e7ce0b8fda8ee1b12da14c"> 1317</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga479b30e126e7ce0b8fda8ee1b12da14c">LL_TIM_GetCounter</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>{</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>));</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>}</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span> </div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gab598fef377dda255fa33ab0d2b5eb3b0"> 1330</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#gab598fef377dda255fa33ab0d2b5eb3b0">LL_TIM_GetDirection</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>{</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>}</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span> </div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gae35cee843046e8f684efab3dd14b2583"> 1346</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#gae35cee843046e8f684efab3dd14b2583">LL_TIM_SetPrescaler</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Prescaler)</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>{</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>, Prescaler);</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>}</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span> </div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga0e350faadd6d2471bb3a476587535b02"> 1357</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga0e350faadd6d2471bb3a476587535b02">LL_TIM_GetPrescaler</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>{</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>));</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>}</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span> </div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga8a604a4e89720f96044786c7336b9320"> 1373</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga8a604a4e89720f96044786c7336b9320">LL_TIM_SetAutoReload</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t AutoReload)</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>{</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>, AutoReload);</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>}</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span> </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga20cfdce8dac87b07bdf96c28fa719ed4"> 1386</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga20cfdce8dac87b07bdf96c28fa719ed4">LL_TIM_GetAutoReload</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>{</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>));</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>}</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span> </div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gae0b0a7b2f767dc5560cac3431565c0f8"> 1400</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#gae0b0a7b2f767dc5560cac3431565c0f8">LL_TIM_SetRepetitionCounter</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t RepetitionCounter)</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>{</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">RCR</a>, RepetitionCounter);</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>}</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span> </div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga399207d4afe0eab8c4cfd87ee152c6fd"> 1413</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___time___base.html#ga399207d4afe0eab8c4cfd87ee152c6fd">LL_TIM_GetRepetitionCounter</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>{</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">RCR</a>));</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>}</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span> </div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#ga108aae76761471edd74ba61c76fc4edd"> 1436</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___capture___compare.html#ga108aae76761471edd74ba61c76fc4edd">LL_TIM_CC_EnablePreload</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>{</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>}</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span> </div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#gaab2ad3429ca856e2735cabdccd1ffb30"> 1449</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___capture___compare.html#gaab2ad3429ca856e2735cabdccd1ffb30">LL_TIM_CC_DisablePreload</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>{</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>}</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span> </div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#ga5b4a0b562755ed0b96cec9de19b0376c"> 1465</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___capture___compare.html#ga5b4a0b562755ed0b96cec9de19b0376c">LL_TIM_CC_SetUpdate</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CCUpdateSource)</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>{</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>, CCUpdateSource);</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>}</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span> </div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#gaa26a920ae28bff910ddde8a10d3f431f"> 1479</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___capture___compare.html#gaa26a920ae28bff910ddde8a10d3f431f">LL_TIM_CC_SetDMAReqTrigger</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DMAReqTrigger)</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>{</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>, DMAReqTrigger);</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>}</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span> </div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#gac96ac4dab22f7ef4289c59c6e8e01953"> 1492</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___capture___compare.html#gac96ac4dab22f7ef4289c59c6e8e01953">LL_TIM_CC_GetDMAReqTrigger</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>{</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>));</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>}</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span> </div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#gac014c43ca9b85f3e11624528f513c4bc"> 1511</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___capture___compare.html#gac014c43ca9b85f3e11624528f513c4bc">LL_TIM_CC_SetLockLevel</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t LockLevel)</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>{</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>, LockLevel);</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>}</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span> </div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#gaf02677bd1c96fa4586fd3ade315fec06"> 1536</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___capture___compare.html#gaf02677bd1c96fa4586fd3ade315fec06">LL_TIM_CC_EnableChannel</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>{</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels);</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>}</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span> </div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#ga48863beb14ff308c0c6a389d35a51d28"> 1561</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___capture___compare.html#ga48863beb14ff308c0c6a389d35a51d28">LL_TIM_CC_DisableChannel</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>{</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels);</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>}</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span> </div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#gab86fdbcda859d181fc177c3af26a529c"> 1586</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___capture___compare.html#gab86fdbcda859d181fc177c3af26a529c">LL_TIM_CC_IsEnabledChannel</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>{</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels) == (Channels));</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>}</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span> </div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga09bbc48d24d198bdd8794c78b805f898"> 1623</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga09bbc48d24d198bdd8794c78b805f898">LL_TIM_OC_ConfigOutput</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>{</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>             (Configuration &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>             (Configuration &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>) &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>}</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span> </div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#gac8e509003056c6e203e62e7044cbec9b"> 1658</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#gac8e509003056c6e203e62e7044cbec9b">LL_TIM_OC_SetMode</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Mode)</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>{</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel]),  Mode &lt;&lt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>}</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span> </div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga1ec65171d31584f23491a20993c5f0df"> 1687</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga1ec65171d31584f23491a20993c5f0df">LL_TIM_OC_GetMode</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>{</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>  <span class="keywordflow">return</span> (READ_BIT(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel])) &gt;&gt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>}</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span> </div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga251fb869e2f7ee4471327d652e197ee0"> 1717</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga251fb869e2f7ee4471327d652e197ee0">LL_TIM_OC_SetPolarity</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Polarity)</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>{</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),  Polarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>}</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span> </div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099"> 1745</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099">LL_TIM_OC_GetPolarity</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>{</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>}</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span> </div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#gaf895bc94c33e3d78503903ef4a1cdc66"> 1778</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#gaf895bc94c33e3d78503903ef4a1cdc66">LL_TIM_OC_SetIdleState</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t IdleState)</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>{</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),  IdleState &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>}</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span> </div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719"> 1806</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719">LL_TIM_OC_GetIdleState</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>{</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel])) &gt;&gt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>}</div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span> </div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga5a9fb40dd264528737f8fca503411d42"> 1827</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga5a9fb40dd264528737f8fca503411d42">LL_TIM_OC_EnableFast</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>{</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>  SET_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span> </div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>}</div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span> </div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga6f6e0e27313224afbb74e9c341a61e10"> 1849</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga6f6e0e27313224afbb74e9c341a61e10">LL_TIM_OC_DisableFast</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>{</div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span> </div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>}</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span> </div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0"> 1871</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0">LL_TIM_OC_IsEnabledFast</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>{</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>  <span class="keyword">register</span> uint32_t bitfield = <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>  <span class="keywordflow">return</span> (READ_BIT(*pReg, bitfield) == bitfield);</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>}</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span> </div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#gad069a0e5a314461188af6e95387533d3"> 1893</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#gad069a0e5a314461188af6e95387533d3">LL_TIM_OC_EnablePreload</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>{</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>  SET_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>}</div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span> </div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga917f983b80498e9917bc5a23a74bc487"> 1914</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga917f983b80498e9917bc5a23a74bc487">LL_TIM_OC_DisablePreload</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>{</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>}</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span> </div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga89f5c6274acd6a875f7641e8c3aee589"> 1935</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga89f5c6274acd6a875f7641e8c3aee589">LL_TIM_OC_IsEnabledPreload</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>{</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>  <span class="keyword">register</span> uint32_t bitfield = <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>  <span class="keywordflow">return</span> (READ_BIT(*pReg, bitfield) == bitfield);</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>}</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span> </div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga55897c5f4540e7d2d24e4ce776201ff3"> 1960</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga55897c5f4540e7d2d24e4ce776201ff3">LL_TIM_OC_EnableClear</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>{</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>  SET_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>}</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span> </div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga642af0399766a3fc8771f5796f5bbf63"> 1983</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga642af0399766a3fc8771f5796f5bbf63">LL_TIM_OC_DisableClear</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>{</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>}</div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span> </div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga15920a160e122f174e49c26a407848f9"> 2008</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga15920a160e122f174e49c26a407848f9">LL_TIM_OC_IsEnabledClear</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>{</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>  <span class="keyword">register</span> uint32_t bitfield = <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>  <span class="keywordflow">return</span> (READ_BIT(*pReg, bitfield) == bitfield);</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>}</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span> </div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga6c52cfd03520da1258e66916e9ae64d3"> 2026</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga6c52cfd03520da1258e66916e9ae64d3">LL_TIM_OC_SetDeadTime</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DeadTime)</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>{</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>, DeadTime);</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>}</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span> </div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga38ac40271e5e39c95fcf7084e909f259"> 2043</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga38ac40271e5e39c95fcf7084e909f259">LL_TIM_OC_SetCompareCH1</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>{</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>, CompareValue);</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>}</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span> </div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa"> 2060</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa">LL_TIM_OC_SetCompareCH2</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>{</div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>, CompareValue);</div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>}</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span> </div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga234c6b2ed7029808d23813acffcada4e"> 2077</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga234c6b2ed7029808d23813acffcada4e">LL_TIM_OC_SetCompareCH3</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>{</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>, CompareValue);</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span>}</div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span> </div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga1f00aefc876b37b52367e55fb61669f5"> 2094</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga1f00aefc876b37b52367e55fb61669f5">LL_TIM_OC_SetCompareCH4</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span>{</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>, CompareValue);</div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span>}</div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span> </div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga108efdbd049a0b420ce21b31cbb97b2c"> 2110</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga108efdbd049a0b420ce21b31cbb97b2c">LL_TIM_OC_GetCompareCH1</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>{</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>));</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>}</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span> </div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f"> 2126</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f">LL_TIM_OC_GetCompareCH2</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>{</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>));</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>}</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span> </div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga39680e13cd1a37df9417f7ab722b262f"> 2142</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#ga39680e13cd1a37df9417f7ab722b262f">LL_TIM_OC_GetCompareCH3</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span>{</div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>));</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>}</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span> </div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#gaf37a447d19ec7d72a7511d9f22d4c572"> 2158</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___output___channel.html#gaf37a447d19ec7d72a7511d9f22d4c572">LL_TIM_OC_GetCompareCH4</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span>{</div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>));</div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>}</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span> </div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga0002c4b126fdd8a6063f1a53155c129b"> 2205</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#ga0002c4b126fdd8a6063f1a53155c129b">LL_TIM_IC_Config</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>{</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]),</div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>             ((Configuration &gt;&gt; 16U) &amp; (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>))  &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span>             (Configuration &amp; (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>)) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>}</div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span> </div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga8534da665afa00f64e29f1cbdb0e28a5"> 2233</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#ga8534da665afa00f64e29f1cbdb0e28a5">LL_TIM_IC_SetActiveInput</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICActiveInput)</div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>{</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICActiveInput &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span>}</div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span> </div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#gae28c684abaa9062ac0401e50f062e15e"> 2257</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#gae28c684abaa9062ac0401e50f062e15e">LL_TIM_IC_GetActiveInput</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span>{</div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>}</div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span> </div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#gac9aeb4f769623cabf8f38c119efd59a7"> 2283</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#gac9aeb4f769623cabf8f38c119efd59a7">LL_TIM_IC_SetPrescaler</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPrescaler)</div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span>{</div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICPrescaler &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>}</div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span> </div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#gaa18b3156ce854649a1e5d83b0c64e349"> 2308</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#gaa18b3156ce854649a1e5d83b0c64e349">LL_TIM_IC_GetPrescaler</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>{</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>}</div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span> </div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga1621f837bbf32c9bd8d84f7989220d1f"> 2346</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#ga1621f837bbf32c9bd8d84f7989220d1f">LL_TIM_IC_SetFilter</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICFilter)</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>{</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICFilter &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span>}</div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span> </div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga983f5e8e6c96485af41143bb6f8074c8"> 2383</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#ga983f5e8e6c96485af41143bb6f8074c8">LL_TIM_IC_GetFilter</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>{</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>}</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span> </div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#gabd12b3d6ac379be1223b0a3da98de507"> 2412</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#gabd12b3d6ac379be1223b0a3da98de507">LL_TIM_IC_SetPolarity</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPolarity)</div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span>{</div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span>             ICPolarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span>}</div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span> </div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga03b4334307b22cd4a4a3474136ffa4f9"> 2440</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#ga03b4334307b22cd4a4a3474136ffa4f9">LL_TIM_IC_GetPolarity</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>{</div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span>  <span class="keyword">register</span> uint8_t iChannel = <a class="code hl_define" href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(Channel);</div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt;</div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span>          SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span>}</div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span> </div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#gadb89167d0cb4d7b66e610fa5babe8f76"> 2455</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#gadb89167d0cb4d7b66e610fa5babe8f76">LL_TIM_IC_EnableXORCombination</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span>{</div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span>}</div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span> </div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#gac47cb23ca4b9d87bda152ded33a81a69"> 2468</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#gac47cb23ca4b9d87bda152ded33a81a69">LL_TIM_IC_DisableXORCombination</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span>{</div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span>}</div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span> </div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga33292fe4ac7f8b8026ffed2116a460e2"> 2481</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#ga33292fe4ac7f8b8026ffed2116a460e2">LL_TIM_IC_IsEnabledXORCombination</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span>{</div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>));</div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span>}</div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span> </div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga54875cb4a4f8818609ef2c2e2649363b"> 2497</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#ga54875cb4a4f8818609ef2c2e2649363b">LL_TIM_IC_GetCaptureCH1</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span>{</div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>));</div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span>}</div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span> </div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga06f98c0dfc67c7497d0d6b25511dd633"> 2513</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#ga06f98c0dfc67c7497d0d6b25511dd633">LL_TIM_IC_GetCaptureCH2</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span>{</div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>));</div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span>}</div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span> </div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#gad83969548044531e6e31e1eb6a25c61c"> 2529</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#gad83969548044531e6e31e1eb6a25c61c">LL_TIM_IC_GetCaptureCH3</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>{</div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>));</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>}</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span> </div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga826a636ef1b1b1666e5d08271fbb0b83"> 2545</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___input___channel.html#ga826a636ef1b1b1666e5d08271fbb0b83">LL_TIM_IC_GetCaptureCH4</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span>{</div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>));</div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span>}</div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span> </div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___clock___selection.html#gabb45b9b91f38df3b9161ce1ca882bcea"> 2566</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___clock___selection.html#gabb45b9b91f38df3b9161ce1ca882bcea">LL_TIM_EnableExternalClock</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span>{</div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span>}</div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span> </div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___clock___selection.html#gaea510994f63bf53ffe280b266f70fffa"> 2579</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___clock___selection.html#gaea510994f63bf53ffe280b266f70fffa">LL_TIM_DisableExternalClock</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span>{</div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span>}</div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span> </div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___clock___selection.html#gabed99bf02aacd60bbf3ef224da59d7ad"> 2592</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___clock___selection.html#gabed99bf02aacd60bbf3ef224da59d7ad">LL_TIM_IsEnabledExternalClock</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span>{</div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>));</div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span>}</div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span> </div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___clock___selection.html#ga1bf8624f69647c54afbbe8ff1d62abce"> 2616</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___clock___selection.html#ga1bf8624f69647c54afbbe8ff1d62abce">LL_TIM_SetClockSource</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ClockSource)</div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span>{</div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>, ClockSource);</div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span>}</div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span> </div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___clock___selection.html#gaf7e0a7e36fc7442ac653d827709f2792"> 2633</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___clock___selection.html#gaf7e0a7e36fc7442ac653d827709f2792">LL_TIM_SetEncoderMode</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t EncoderMode)</div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span>{</div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, EncoderMode);</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span>}</div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span> </div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga921e4442342005c702a896c68723b403"> 2662</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga921e4442342005c702a896c68723b403">LL_TIM_SetTriggerOutput</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t TimerSynchronization)</div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span>{</div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>, TimerSynchronization);</div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span>}</div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span> </div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga0ded39e7c38384f3ffea961990691b78"> 2680</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga0ded39e7c38384f3ffea961990691b78">LL_TIM_SetSlaveMode</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t SlaveMode)</div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span>{</div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, SlaveMode);</div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span>}</div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span> </div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265"> 2702</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265">LL_TIM_SetTriggerInput</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t TriggerInput)</div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span>{</div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>, TriggerInput);</div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span>}</div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span> </div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa53411d505c32d8c7b747ed985e07921"> 2715</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa53411d505c32d8c7b747ed985e07921">LL_TIM_EnableMasterSlaveMode</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span>{</div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span>}</div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span> </div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa2ef88b89e92205e06f300f93b500950"> 2728</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa2ef88b89e92205e06f300f93b500950">LL_TIM_DisableMasterSlaveMode</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span>{</div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span>}</div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span> </div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gac68449735f5336d5b3c36d7981088662"> 2741</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gac68449735f5336d5b3c36d7981088662">LL_TIM_IsEnabledMasterSlaveMode</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span>{</div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>));</div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span>}</div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span> </div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b"> 2781</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b">LL_TIM_ConfigETR</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,</div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span>                                      uint32_t ETRFilter)</div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span>{</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>, ETRPolarity | ETRPrescaler | ETRFilter);</div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span>}</div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span> </div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#gafc14ecd018f11f33326c7d6377918349"> 2802</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___break___function.html#gafc14ecd018f11f33326c7d6377918349">LL_TIM_EnableBRK</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>{</div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span>}</div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span> </div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#ga96ace60a36187cbb09f043fb614061c0"> 2815</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___break___function.html#ga96ace60a36187cbb09f043fb614061c0">LL_TIM_DisableBRK</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span>{</div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span>}</div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span> </div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#gaff4621b56a98d0cb5de582db2d5eebe6"> 2831</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___break___function.html#gaff4621b56a98d0cb5de582db2d5eebe6">LL_TIM_ConfigBRK</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t BreakPolarity)</div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span>{</div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a>, BreakPolarity);</div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span>}</div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span> </div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#ga3f9be955727b0bb60e4c9ae111264f98"> 2851</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___break___function.html#ga3f9be955727b0bb60e4c9ae111264f98">LL_TIM_SetOffStates</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span>{</div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>, OffStateIdle | OffStateRun);</div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span>}</div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span> </div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#gacc376efa3e9e87337740c934e7c0d625"> 2864</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___break___function.html#gacc376efa3e9e87337740c934e7c0d625">LL_TIM_EnableAutomaticOutput</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span>{</div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span>}</div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span> </div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#gae5ef92969d1a4602d218b50ba0b4c050"> 2877</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___break___function.html#gae5ef92969d1a4602d218b50ba0b4c050">LL_TIM_DisableAutomaticOutput</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span>{</div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span>}</div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span> </div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#ga62cb9135916f8ddba19a291c9d1d8ac1"> 2890</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___break___function.html#ga62cb9135916f8ddba19a291c9d1d8ac1">LL_TIM_IsEnabledAutomaticOutput</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span>{</div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>));</div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span>}</div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span> </div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#ga627a9caf995134e588f420f252cdc9af"> 2905</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___break___function.html#ga627a9caf995134e588f420f252cdc9af">LL_TIM_EnableAllOutputs</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span>{</div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span>}</div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span> </div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#gae4a7fb930e5b32fc86c87ed113545858"> 2920</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___break___function.html#gae4a7fb930e5b32fc86c87ed113545858">LL_TIM_DisableAllOutputs</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span>{</div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span>}</div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span> </div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#ga340f224793c82029b130b728d032bde4"> 2933</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___break___function.html#ga340f224793c82029b130b728d032bde4">LL_TIM_IsEnabledAllOutputs</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span>{</div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>));</div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span>}</div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span> </div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___burst___mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4"> 2993</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___burst___mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4">LL_TIM_ConfigDMABurst</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span>{</div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">DCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>, DMABurstBaseAddress | DMABurstLength);</div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span>}</div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span> </div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___inputs___remapping.html#gaaad146eaa2994d6d84ba74c00291550a"> 3042</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___timer___inputs___remapping.html#gaaad146eaa2994d6d84ba74c00291550a">LL_TIM_SetRemap</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Remap)</div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span>{</div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>, (Remap &gt;&gt; TIMx_OR_RMP_SHIFT), (Remap &amp; TIMx_OR_RMP_MASK));</div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span>}</div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span> </div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0f78d59be8d5ddf2b148b7931828ce9b"> 3061</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0f78d59be8d5ddf2b148b7931828ce9b">LL_TIM_ClearFlag_UPDATE</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span>{</div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>));</div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span>}</div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span> </div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gae5cebb045c8b25c9a8e337d458351d2b"> 3072</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gae5cebb045c8b25c9a8e337d458351d2b">LL_TIM_IsActiveFlag_UPDATE</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span>{</div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>));</div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span>}</div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span> </div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gafbea7cc79b148ccf528fc8245c5a6e80"> 3083</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gafbea7cc79b148ccf528fc8245c5a6e80">LL_TIM_ClearFlag_CC1</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span>{</div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>));</div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span>}</div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span> </div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0d9fec86fdfe791e57217b2784bea143"> 3094</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0d9fec86fdfe791e57217b2784bea143">LL_TIM_IsActiveFlag_CC1</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span>{</div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>));</div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span>}</div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span> </div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaae83f15c342da7c13dce5a4b863aa8cf"> 3105</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaae83f15c342da7c13dce5a4b863aa8cf">LL_TIM_ClearFlag_CC2</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span>{</div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>));</div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span>}</div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span> </div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga90001d914adaaa04c7f4d854f213bcc3"> 3116</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga90001d914adaaa04c7f4d854f213bcc3">LL_TIM_IsActiveFlag_CC2</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span>{</div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>));</div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span>}</div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span> </div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8"> 3127</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8">LL_TIM_ClearFlag_CC3</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span>{</div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>));</div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span>}</div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span> </div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga52435cbe512012469db0657fb583229b"> 3138</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga52435cbe512012469db0657fb583229b">LL_TIM_IsActiveFlag_CC3</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span>{</div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>));</div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span>}</div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span> </div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa32d5ed279e42195a9e3744c0be28183"> 3149</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa32d5ed279e42195a9e3744c0be28183">LL_TIM_ClearFlag_CC4</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span>{</div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>));</div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span>}</div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span> </div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3de62dc5832418a9213bbe48ea84f6cc"> 3160</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3de62dc5832418a9213bbe48ea84f6cc">LL_TIM_IsActiveFlag_CC4</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span>{</div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>));</div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span>}</div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span> </div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34"> 3171</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34">LL_TIM_ClearFlag_COM</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span>{</div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>));</div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span>}</div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span> </div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga93f6d029eedb1e4a20b6a02aa209021a"> 3182</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga93f6d029eedb1e4a20b6a02aa209021a">LL_TIM_IsActiveFlag_COM</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span>{</div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>));</div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span>}</div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span> </div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa24358fa9e4928908dc1beaade027b20"> 3193</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa24358fa9e4928908dc1beaade027b20">LL_TIM_ClearFlag_TRIG</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span>{</div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>));</div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span>}</div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span> </div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga6d05d441a2000acbb5a83172f9edd7c7"> 3204</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga6d05d441a2000acbb5a83172f9edd7c7">LL_TIM_IsActiveFlag_TRIG</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span>{</div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>));</div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span>}</div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span> </div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2fe99302b2a1fa57beeda98723720eb1"> 3215</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2fe99302b2a1fa57beeda98723720eb1">LL_TIM_ClearFlag_BRK</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span>{</div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>));</div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span>}</div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span> </div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2c7767832db13186071e1a4ccedcde38"> 3226</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2c7767832db13186071e1a4ccedcde38">LL_TIM_IsActiveFlag_BRK</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span>{</div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>));</div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span>}</div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span> </div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga4ebc1354d4191a6851089da044c6d22e"> 3237</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga4ebc1354d4191a6851089da044c6d22e">LL_TIM_ClearFlag_CC1OVR</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span>{</div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>));</div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span>}</div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span> </div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gad3df531f853a021146458232f6622bff"> 3248</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gad3df531f853a021146458232f6622bff">LL_TIM_IsActiveFlag_CC1OVR</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span>{</div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>));</div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span>}</div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span> </div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gab3f60bfdd0a666aa19922d0037281eb3"> 3259</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gab3f60bfdd0a666aa19922d0037281eb3">LL_TIM_ClearFlag_CC2OVR</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span>{</div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>));</div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span>}</div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span> </div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga5c66753c81da26165a2dc254070bc295"> 3270</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga5c66753c81da26165a2dc254070bc295">LL_TIM_IsActiveFlag_CC2OVR</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span>{</div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>));</div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span>}</div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span> </div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa5a0ba30113cad24eba5dd6cb1c03094"> 3281</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa5a0ba30113cad24eba5dd6cb1c03094">LL_TIM_ClearFlag_CC3OVR</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span>{</div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>));</div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span>}</div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span> </div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e"> 3292</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e">LL_TIM_IsActiveFlag_CC3OVR</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span>{</div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>));</div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span>}</div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span> </div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gacbb1935ef4ff9da35d121043b0897dce"> 3303</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gacbb1935ef4ff9da35d121043b0897dce">LL_TIM_ClearFlag_CC4OVR</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span>{</div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>));</div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span>}</div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span> </div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3ed63f1131b7110db42bd2b9e72b5047"> 3314</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3ed63f1131b7110db42bd2b9e72b5047">LL_TIM_IsActiveFlag_CC4OVR</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span>{</div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>));</div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span>}</div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span> </div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga55323e2354650785acd9593a0f84121d"> 3332</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#ga55323e2354650785acd9593a0f84121d">LL_TIM_EnableIT_UPDATE</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span>{</div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span>}</div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span> </div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gacc5c0c96c7fbabec1106f21206740391"> 3343</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#gacc5c0c96c7fbabec1106f21206740391">LL_TIM_DisableIT_UPDATE</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span>{</div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span>}</div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span> </div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga56d75ea087d5ab5e187480f5368f4597"> 3354</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#ga56d75ea087d5ab5e187480f5368f4597">LL_TIM_IsEnabledIT_UPDATE</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span>{</div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>));</div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span>}</div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span> </div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3efef31d179bf56344501907b908672c"> 3365</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3efef31d179bf56344501907b908672c">LL_TIM_EnableIT_CC1</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span>{</div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span>}</div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span> </div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gab5118661984f2b79fc8d3cc2e7f8fc99"> 3376</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#gab5118661984f2b79fc8d3cc2e7f8fc99">LL_TIM_DisableIT_CC1</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span>{</div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span>}</div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span> </div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gaa63dc6329227f6cbec3563b7dba9d43a"> 3387</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#gaa63dc6329227f6cbec3563b7dba9d43a">LL_TIM_IsEnabledIT_CC1</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span>{</div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>));</div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span>}</div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span> </div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga654396ea8e783254fe9101c7eda6cea1"> 3398</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#ga654396ea8e783254fe9101c7eda6cea1">LL_TIM_EnableIT_CC2</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span>{</div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span>}</div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span> </div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gac332c72a1f42e67832554cff7778116c"> 3409</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#gac332c72a1f42e67832554cff7778116c">LL_TIM_DisableIT_CC2</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span>{</div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span>}</div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span> </div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga5203425b9edbab60c11d2660cc0b4f66"> 3420</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#ga5203425b9edbab60c11d2660cc0b4f66">LL_TIM_IsEnabledIT_CC2</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span>{</div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>));</div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span>}</div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span> </div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa"> 3431</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa">LL_TIM_EnableIT_CC3</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span>{</div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span>}</div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span> </div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a"> 3442</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a">LL_TIM_DisableIT_CC3</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span>{</div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span>}</div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span> </div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gac451efd6d8aaafd0fb595b2170089aa3"> 3453</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#gac451efd6d8aaafd0fb595b2170089aa3">LL_TIM_IsEnabledIT_CC3</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span>{</div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>));</div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span>}</div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span> </div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gad14442323be48d03c0a5efd39fffb40a"> 3464</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#gad14442323be48d03c0a5efd39fffb40a">LL_TIM_EnableIT_CC4</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span>{</div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span>}</div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span> </div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga0a7672084681c984d1fcb233ffae47c6"> 3475</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#ga0a7672084681c984d1fcb233ffae47c6">LL_TIM_DisableIT_CC4</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"> 3476</span>{</div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span>}</div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span> </div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gaa4d79b71bc2ac31983c540fe8457ac67"> 3486</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#gaa4d79b71bc2ac31983c540fe8457ac67">LL_TIM_IsEnabledIT_CC4</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span>{</div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>));</div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span>}</div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span> </div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga5aec16efafc832b0ba1fb360ecad39d6"> 3497</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#ga5aec16efafc832b0ba1fb360ecad39d6">LL_TIM_EnableIT_COM</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span>{</div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span>}</div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span> </div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gabd9efe832de6e2936036d9433b8a662a"> 3508</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#gabd9efe832de6e2936036d9433b8a662a">LL_TIM_DisableIT_COM</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span>{</div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span>}</div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span> </div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga2aed9e380dc71797d6f71689670d43eb"> 3519</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#ga2aed9e380dc71797d6f71689670d43eb">LL_TIM_IsEnabledIT_COM</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span>{</div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>));</div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span>}</div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span> </div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga823c032ca798f121458d03e7cea8c294"> 3530</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#ga823c032ca798f121458d03e7cea8c294">LL_TIM_EnableIT_TRIG</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span>{</div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span>}</div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span> </div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gac6be8d0e9c064205969dcace918265d8"> 3541</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#gac6be8d0e9c064205969dcace918265d8">LL_TIM_DisableIT_TRIG</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span>{</div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span>}</div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span> </div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga466100b1f9021a78a0201c070fdd9329"> 3552</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#ga466100b1f9021a78a0201c070fdd9329">LL_TIM_IsEnabledIT_TRIG</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span>{</div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>));</div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span>}</div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span> </div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ed2f825b2e0e712fe0854215c1cd092"> 3563</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ed2f825b2e0e712fe0854215c1cd092">LL_TIM_EnableIT_BRK</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span>{</div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span>}</div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span> </div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga065590c86499b3f24e995095233bb45e"> 3574</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#ga065590c86499b3f24e995095233bb45e">LL_TIM_DisableIT_BRK</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span>{</div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span>}</div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span> </div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga615a013853f1948bbb89fe041fd96555"> 3585</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___i_t___management.html#ga615a013853f1948bbb89fe041fd96555">LL_TIM_IsEnabledIT_BRK</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span>{</div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>));</div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span>}</div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span> </div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad"> 3603</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">LL_TIM_EnableDMAReq_UPDATE</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span>{</div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span>}</div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span> </div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga4f14d0e7a300eeca6945072834571d1c"> 3614</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga4f14d0e7a300eeca6945072834571d1c">LL_TIM_DisableDMAReq_UPDATE</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span>{</div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span>}</div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span> </div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gace0070f04eddddecf09d2cd83ce61dfd"> 3625</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gace0070f04eddddecf09d2cd83ce61dfd">LL_TIM_IsEnabledDMAReq_UPDATE</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span>{</div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>));</div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span>}</div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span> </div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6f0bb4314c77155fdece28e96fa48d08"> 3636</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6f0bb4314c77155fdece28e96fa48d08">LL_TIM_EnableDMAReq_CC1</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span>{</div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"> 3638</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span>}</div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span> </div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga7ea602217d4f7e9f8678e751d9b9a879"> 3647</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga7ea602217d4f7e9f8678e751d9b9a879">LL_TIM_DisableDMAReq_CC1</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span>{</div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span>}</div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span> </div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga20945406729c874cccd64564d78c31f4"> 3658</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga20945406729c874cccd64564d78c31f4">LL_TIM_IsEnabledDMAReq_CC1</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span>{</div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>));</div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span>}</div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span> </div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gad1fef8f9ca4336bc89f83271ce57476d"> 3669</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gad1fef8f9ca4336bc89f83271ce57476d">LL_TIM_EnableDMAReq_CC2</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span>{</div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span>}</div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span> </div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga5e2458ea6e472c6cf99dab9d5ef55190"> 3680</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">LL_TIM_DisableDMAReq_CC2</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span>{</div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span>}</div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span> </div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337cf77581130e42bcff3dcae4d092f6"> 3691</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337cf77581130e42bcff3dcae4d092f6">LL_TIM_IsEnabledDMAReq_CC2</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span>{</div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"> 3693</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>));</div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span>}</div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span> </div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaf31980df1500604e3e2f1633b6023eb2"> 3702</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaf31980df1500604e3e2f1633b6023eb2">LL_TIM_EnableDMAReq_CC3</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span>{</div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span>}</div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span> </div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8e82ccc0aba82f74be63dd1e3bd53516"> 3713</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">LL_TIM_DisableDMAReq_CC3</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span>{</div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span>}</div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span> </div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga58b4fce5377a0dbf875b932c115170e3"> 3724</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga58b4fce5377a0dbf875b932c115170e3">LL_TIM_IsEnabledDMAReq_CC3</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span>{</div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>));</div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span>}</div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span> </div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga47df3f03efd3ec10aad998ebf524503c"> 3735</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga47df3f03efd3ec10aad998ebf524503c">LL_TIM_EnableDMAReq_CC4</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span>{</div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span>}</div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span> </div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga764d0946aead12c5e166f005549e62d4"> 3746</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga764d0946aead12c5e166f005549e62d4">LL_TIM_DisableDMAReq_CC4</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span>{</div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span>}</div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span> </div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gacbf2f753c0035b2e1ce6d2239ce22636"> 3757</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gacbf2f753c0035b2e1ce6d2239ce22636">LL_TIM_IsEnabledDMAReq_CC4</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"> 3758</span>{</div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>));</div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span>}</div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span> </div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"> 3768</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3">LL_TIM_EnableDMAReq_COM</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span>{</div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span>}</div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span> </div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6bc0fac00ffedef7d3148e873a33cc17"> 3779</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6bc0fac00ffedef7d3148e873a33cc17">LL_TIM_DisableDMAReq_COM</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span>{</div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span>}</div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span> </div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gac41406b7c2feb3e4c589019ac3bc575f"> 3790</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gac41406b7c2feb3e4c589019ac3bc575f">LL_TIM_IsEnabledDMAReq_COM</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span>{</div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>));</div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span>}</div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span> </div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga35966ad10eafb2fd6c5431ee966f83b5"> 3801</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga35966ad10eafb2fd6c5431ee966f83b5">LL_TIM_EnableDMAReq_TRIG</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span>{</div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span>}</div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span> </div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337aa8135f7a24f251a012989b8b9e9f"> 3812</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337aa8135f7a24f251a012989b8b9e9f">LL_TIM_DisableDMAReq_TRIG</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span>{</div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span>}</div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span> </div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga1ce120b95cfac625e8cb9523b538b940"> 3823</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga1ce120b95cfac625e8cb9523b538b940">LL_TIM_IsEnabledDMAReq_TRIG</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span>{</div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"> 3825</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>));</div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"> 3826</span>}</div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span> </div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad1320f002aed49137d7006d4aeba537c"> 3841</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad1320f002aed49137d7006d4aeba537c">LL_TIM_GenerateEvent_UPDATE</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span>{</div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>);</div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"> 3844</span>}</div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"> 3845</span> </div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gaef37f9a1e063118f19f556ee2fdfb883"> 3852</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gaef37f9a1e063118f19f556ee2fdfb883">LL_TIM_GenerateEvent_CC1</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span>{</div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>);</div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span>}</div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span> </div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4101ea584b83ad17e6ba7d28c258c0b9"> 3863</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4101ea584b83ad17e6ba7d28c258c0b9">LL_TIM_GenerateEvent_CC2</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span>{</div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>);</div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span>}</div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span> </div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f"> 3874</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f">LL_TIM_GenerateEvent_CC3</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span>{</div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>);</div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span>}</div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"> 3878</span> </div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4ee06a9f491e0f0983e760ef32d2f863"> 3885</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4ee06a9f491e0f0983e760ef32d2f863">LL_TIM_GenerateEvent_CC4</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span>{</div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>);</div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span>}</div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span> </div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga224036b66a3a7f9bb20c73498cc0cebf"> 3896</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga224036b66a3a7f9bb20c73498cc0cebf">LL_TIM_GenerateEvent_COM</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"> 3897</span>{</div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>);</div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span>}</div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span> </div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad8eaad4b9d0244f5ea99002fa303dbb2"> 3907</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad8eaad4b9d0244f5ea99002fa303dbb2">LL_TIM_GenerateEvent_TRIG</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span>{</div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>);</div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span>}</div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span> </div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga19b7282badf344389f585f31d3d1d8d7"> 3918</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga19b7282badf344389f585f31d3d1d8d7">LL_TIM_GenerateEvent_BRK</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span>{</div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>);</div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span>}</div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span> </div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span>ErrorStatus LL_TIM_DeInit(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx);</div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span><span class="keywordtype">void</span> LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"> 3934</span>ErrorStatus LL_TIM_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span><span class="keywordtype">void</span> LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span>ErrorStatus LL_TIM_OC_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span><span class="keywordtype">void</span> LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);</div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span>ErrorStatus LL_TIM_IC_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct);</div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span><span class="keywordtype">void</span> LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span>ErrorStatus LL_TIM_ENCODER_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"> 3941</span><span class="keywordtype">void</span> LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span>ErrorStatus LL_TIM_HALLSENSOR_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"> 3943</span><span class="keywordtype">void</span> LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span>ErrorStatus LL_TIM_BDTR_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span> </div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span><span class="preprocessor">#endif </span><span class="comment">/* TIM1 || TIM2 || TIM3 || TIM4 || TIM5 || TIM6 || TIM7 || TIM8 || TIM9 || TIM10 || TIM11 || TIM12 || TIM13 || TIM14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span> </div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span>}</div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span> </div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_LL_TIM_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga064d2030abccc099ded418fd81d6aa07"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a></div><div class="ttdeci">#define TIM_EGR_CC3G</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6267</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga06c997c2c23e8bef7ca07579762c113b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a></div><div class="ttdeci">#define TIM_CR1_URS</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6063</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga08c5635a0ac0ce5618485319a4fa0f18"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a></div><div class="ttdeci">#define TIM_EGR_BG</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6279</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0a1318609761df5de5213e9e75b5aa6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a></div><div class="ttdeci">#define TIM_EGR_CC1G</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6261</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6445</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ebb9e631876435e276211d88e797386"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a></div><div class="ttdeci">#define TIM_SMCR_ETPS</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6159</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1567bff5dc0564b26a8b3cff1f0fe0a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a></div><div class="ttdeci">#define TIM_DIER_CC3DE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6206</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16f52a8e9aad153223405b965566ae91"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a></div><div class="ttdeci">#define TIM_EGR_UG</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6258</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6293</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a></div><div class="ttdeci">#define TIM_DIER_CC1IE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6176</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1c4e5555dd3be8ab1e631d1053f4a305"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a></div><div class="ttdeci">#define TIM_EGR_CC4G</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6270</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1fcb0d6d9fb7486a5901032fd81aef6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a></div><div class="ttdeci">#define TIM_DIER_BIE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6194</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga25a48bf099467169aa50464fbf462bd8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a></div><div class="ttdeci">#define TIM_SR_CC2IF</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6226</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga277a096614829feba2d0a4fbb7d3dffc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a></div><div class="ttdeci">#define TIM_BDTR_MOE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6562</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2a5f335c3d7a4f82d1e91dc1511e3322"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a></div><div class="ttdeci">#define TIM_SMCR_ETP</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6168</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2eabface433d6adaa2dee3df49852585"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a></div><div class="ttdeci">#define TIM_EGR_TG</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6276</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6110</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3247abbbf0d00260be051d176d88020e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a></div><div class="ttdeci">#define TIM_BDTR_BKP</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6556</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6165</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6073</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3b7798da5863d559ea9a642af6658050"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a></div><div class="ttdeci">#define TIM_SR_CC2OF</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6247</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6451</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga449a61344a97608d85384c29f003c0e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a></div><div class="ttdeci">#define TIM_SR_CC1IF</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6223</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6079</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4edf003f04bcf250bddf5ed284201c2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a></div><div class="ttdeci">#define TIM_DIER_CC3IE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6182</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6147</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5423de00e86aeb8a4657a509af485055"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a></div><div class="ttdeci">#define TIM_EGR_CC2G</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6264</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga58f97064991095b28c91028ca3cca28e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a></div><div class="ttdeci">#define TIM_DIER_CC2DE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6203</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga59f15008050f91fa3ecc9eaaa971a509"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a></div><div class="ttdeci">#define TIM_BDTR_AOE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6559</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5a752d4295f100708df9b8be5a7f439d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a></div><div class="ttdeci">#define TIM_DIER_TDE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6215</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c6d3e0495e6c06da4bdd0ad8995a32b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a></div><div class="ttdeci">#define TIM_DIER_UIE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6173</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ad0f562a014572793b49fe87184338b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a></div><div class="ttdeci">#define TIM_DIER_CC4IE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6185</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6066</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6d52cd5a57c9a26b0d993c93d9875097"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a></div><div class="ttdeci">#define TIM_SR_BIF</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6241</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6297</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga74250b040dd9fd9c09dcc54cdd6d86d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a></div><div class="ttdeci">#define TIM_BDTR_BKE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6553</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga757c59b690770adebf33e20d3d9dec15"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a></div><div class="ttdeci">#define TIM_DIER_CC2IE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6179</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga79c3fab9d33de953a0a7f7d6516c73bc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a></div><div class="ttdeci">#define TIM_DIER_COMDE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6212</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7c8b16f3ced6ec03e9001276b134846e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a></div><div class="ttdeci">#define TIM_SR_TIF</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6238</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7e4215d17f0548dfcf0b15fe4d0f4651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a></div><div class="ttdeci">#define TIM_BDTR_LOCK</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6541</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga819c4b27f8fa99b537c4407521f9780c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a></div><div class="ttdeci">#define TIM_SR_CC1OF</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6244</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga81ba979e8309b66808e06e4de34bc740"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a></div><div class="ttdeci">#define TIM_SR_CC4OF</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6253</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6140</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6304</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga91775c029171c4585e9cca6ebf1cd57a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a></div><div class="ttdeci">#define TIM_SR_COMIF</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6235</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga93d86355e5e3b399ed45e1ca83abed2a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a></div><div class="ttdeci">#define TIM_CR1_CEN</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6057</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6284</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa4f2a9f0cf7b60e3c623af451f141f3c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a></div><div class="ttdeci">#define TIM_CR1_UDIS</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6060</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa755fef2c4e96c63f2ea1cd9a32f956a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a></div><div class="ttdeci">#define TIM_DIER_TIE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6191</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6100</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaba034412c54fa07024e516492748614"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a></div><div class="ttdeci">#define TIM_DIER_CC4DE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6209</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6090</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6340</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab1cf04e70ccf3d4aba5afcf2496a411a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a></div><div class="ttdeci">#define TIM_BDTR_OSSI</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6547</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6334</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6290</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9e197a78484567d4c6093c28265f3eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a></div><div class="ttdeci">#define TIM_DCR_DBL</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6576</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9f47792b1c2f123464a2955f445c811"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a></div><div class="ttdeci">#define TIM_DIER_UDE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6197</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabcf985e9c78f15e1e44b2bc4d2bafc67"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a></div><div class="ttdeci">#define TIM_BDTR_DTG</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6529</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabf9051ecac123cd89f9d2a835e4cde2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a></div><div class="ttdeci">#define TIM_DCR_DBA</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6567</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac8c03fabc10654d2a3f76ea40fcdbde6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a></div><div class="ttdeci">#define TIM_SR_UIF</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6220</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6083</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacade8a06303bf216bfb03140c7e16cac"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a></div><div class="ttdeci">#define TIM_SR_CC4IF</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6232</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6069</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6107</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad3cf234a1059c0a04799e88382cdc0f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a></div><div class="ttdeci">#define TIM_SR_CC3IF</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6229</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadb06f8bb364307695c7d6a028391de7b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a></div><div class="ttdeci">#define TIM_EGR_COMG</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6273</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gade656832d3ec303a2a7a422638dd560e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a></div><div class="ttdeci">#define TIM_CR2_CCDS</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6096</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gade8a374e04740aac1ece248b868522fe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a></div><div class="ttdeci">#define TIM_DIER_COMIE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6188</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae181bb16ec916aba8ba86f58f745fdfd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a></div><div class="ttdeci">#define TIM_DIER_CC1DE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6200</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2ed8b32d9eb8eea251bd1dac4f34668"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a></div><div class="ttdeci">#define TIM_SMCR_ETF</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6151</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6133</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6093</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf7a2d4c831eb641ba082156e41d03358"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a></div><div class="ttdeci">#define TIM_SR_CC3OF</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6250</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf9435f36d53c6be1107e57ab6a82c16e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a></div><div class="ttdeci">#define TIM_BDTR_OSSR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:6550</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___break___function_html_ga340f224793c82029b130b728d032bde4"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#ga340f224793c82029b130b728d032bde4">LL_TIM_IsEnabledAllOutputs</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether outputs are enabled.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2933</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___break___function_html_ga3f9be955727b0bb60e4c9ae111264f98"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#ga3f9be955727b0bb60e4c9ae111264f98">LL_TIM_SetOffStates</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</div><div class="ttdoc">Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2851</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___break___function_html_ga627a9caf995134e588f420f252cdc9af"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#ga627a9caf995134e588f420f252cdc9af">LL_TIM_EnableAllOutputs</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable the outputs (set the MOE bit in TIMx_BDTR register).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2905</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___break___function_html_ga62cb9135916f8ddba19a291c9d1d8ac1"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#ga62cb9135916f8ddba19a291c9d1d8ac1">LL_TIM_IsEnabledAutomaticOutput</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether automatic output is enabled.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2890</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___break___function_html_ga96ace60a36187cbb09f043fb614061c0"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#ga96ace60a36187cbb09f043fb614061c0">LL_TIM_DisableBRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable the break function. @rmtoll BDTR BKE LL_TIM_DisableBRK.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2815</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___break___function_html_gacc376efa3e9e87337740c934e7c0d625"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#gacc376efa3e9e87337740c934e7c0d625">LL_TIM_EnableAutomaticOutput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable automatic output (MOE can be set by software or automatically when a break input is active).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2864</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___break___function_html_gae4a7fb930e5b32fc86c87ed113545858"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#gae4a7fb930e5b32fc86c87ed113545858">LL_TIM_DisableAllOutputs</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable the outputs (reset the MOE bit in TIMx_BDTR register).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2920</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___break___function_html_gae5ef92969d1a4602d218b50ba0b4c050"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#gae5ef92969d1a4602d218b50ba0b4c050">LL_TIM_DisableAutomaticOutput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable automatic output (MOE can be set only by software).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2877</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___break___function_html_gafc14ecd018f11f33326c7d6377918349"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#gafc14ecd018f11f33326c7d6377918349">LL_TIM_EnableBRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable the break function.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2802</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___break___function_html_gaff4621b56a98d0cb5de582db2d5eebe6"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#gaff4621b56a98d0cb5de582db2d5eebe6">LL_TIM_ConfigBRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity)</div><div class="ttdoc">Configure the break input.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2831</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___capture___compare_html_ga108aae76761471edd74ba61c76fc4edd"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#ga108aae76761471edd74ba61c76fc4edd">LL_TIM_CC_EnablePreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1436</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___capture___compare_html_ga48863beb14ff308c0c6a389d35a51d28"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#ga48863beb14ff308c0c6a389d35a51d28">LL_TIM_CC_DisableChannel</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)</div><div class="ttdoc">Disable capture/compare channels. @rmtoll CCER CC1E LL_TIM_CC_DisableChannel  CCER CC1NE LL_TIM_CC_Di...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1561</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___capture___compare_html_ga5b4a0b562755ed0b96cec9de19b0376c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#ga5b4a0b562755ed0b96cec9de19b0376c">LL_TIM_CC_SetUpdate</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)</div><div class="ttdoc">Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1465</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___capture___compare_html_gaa26a920ae28bff910ddde8a10d3f431f"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#gaa26a920ae28bff910ddde8a10d3f431f">LL_TIM_CC_SetDMAReqTrigger</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)</div><div class="ttdoc">Set the trigger of the capture/compare DMA request. @rmtoll CR2 CCDS LL_TIM_CC_SetDMAReqTrigger.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1479</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___capture___compare_html_gaab2ad3429ca856e2735cabdccd1ffb30"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#gaab2ad3429ca856e2735cabdccd1ffb30">LL_TIM_CC_DisablePreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1449</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___capture___compare_html_gab86fdbcda859d181fc177c3af26a529c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#gab86fdbcda859d181fc177c3af26a529c">LL_TIM_CC_IsEnabledChannel</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)</div><div class="ttdoc">Indicate whether channel(s) is(are) enabled. @rmtoll CCER CC1E LL_TIM_CC_IsEnabledChannel  CCER CC1NE...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1586</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___capture___compare_html_gac014c43ca9b85f3e11624528f513c4bc"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#gac014c43ca9b85f3e11624528f513c4bc">LL_TIM_CC_SetLockLevel</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)</div><div class="ttdoc">Set the lock level to freeze the configuration of several capture/compare parameters.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1511</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___capture___compare_html_gac96ac4dab22f7ef4289c59c6e8e01953"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#gac96ac4dab22f7ef4289c59c6e8e01953">LL_TIM_CC_GetDMAReqTrigger</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get actual trigger of the capture/compare DMA request. @rmtoll CR2 CCDS LL_TIM_CC_GetDMAReqTrigger.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1492</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___capture___compare_html_gaf02677bd1c96fa4586fd3ade315fec06"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#gaf02677bd1c96fa4586fd3ade315fec06">LL_TIM_CC_EnableChannel</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)</div><div class="ttdoc">Enable capture/compare channels. @rmtoll CCER CC1E LL_TIM_CC_EnableChannel  CCER CC1NE LL_TIM_CC_Enab...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1536</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___clock___selection_html_ga1bf8624f69647c54afbbe8ff1d62abce"><div class="ttname"><a href="group___t_i_m___l_l___e_f___clock___selection.html#ga1bf8624f69647c54afbbe8ff1d62abce">LL_TIM_SetClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)</div><div class="ttdoc">Set the clock source of the counter clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2616</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___clock___selection_html_gabb45b9b91f38df3b9161ce1ca882bcea"><div class="ttname"><a href="group___t_i_m___l_l___e_f___clock___selection.html#gabb45b9b91f38df3b9161ce1ca882bcea">LL_TIM_EnableExternalClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable external clock mode 2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2566</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___clock___selection_html_gabed99bf02aacd60bbf3ef224da59d7ad"><div class="ttname"><a href="group___t_i_m___l_l___e_f___clock___selection.html#gabed99bf02aacd60bbf3ef224da59d7ad">LL_TIM_IsEnabledExternalClock</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether external clock mode 2 is enabled.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2592</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___clock___selection_html_gaea510994f63bf53ffe280b266f70fffa"><div class="ttname"><a href="group___t_i_m___l_l___e_f___clock___selection.html#gaea510994f63bf53ffe280b266f70fffa">LL_TIM_DisableExternalClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable external clock mode 2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2579</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___clock___selection_html_gaf7e0a7e36fc7442ac653d827709f2792"><div class="ttname"><a href="group___t_i_m___l_l___e_f___clock___selection.html#gaf7e0a7e36fc7442ac653d827709f2792">LL_TIM_SetEncoderMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)</div><div class="ttdoc">Set the encoder interface mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2633</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___burst___mode_html_ga5fc6b04cc18efd0eb9f68ab7994f87c4"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___burst___mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4">LL_TIM_ConfigDMABurst</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</div><div class="ttdoc">Configures the timer DMA burst feature.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2993</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_ga1ce120b95cfac625e8cb9523b538b940"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga1ce120b95cfac625e8cb9523b538b940">LL_TIM_IsEnabledDMAReq_TRIG</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the trigger interrupt (TDE) is enabled. @rmtoll DIER TDE LL_TIM_IsEnabledDMAReq_TRI...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3823</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_ga20945406729c874cccd64564d78c31f4"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga20945406729c874cccd64564d78c31f4">LL_TIM_IsEnabledDMAReq_CC1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled. @rmtoll DIER CC1DE LL_TIM_IsE...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3658</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_ga337aa8135f7a24f251a012989b8b9e9f"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337aa8135f7a24f251a012989b8b9e9f">LL_TIM_DisableDMAReq_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable trigger interrupt (TDE). @rmtoll DIER TDE LL_TIM_DisableDMAReq_TRIG.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3812</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_ga337cf77581130e42bcff3dcae4d092f6"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337cf77581130e42bcff3dcae4d092f6">LL_TIM_IsEnabledDMAReq_CC2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled. @rmtoll DIER CC2DE LL_TIM_IsE...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3691</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_ga35966ad10eafb2fd6c5431ee966f83b5"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga35966ad10eafb2fd6c5431ee966f83b5">LL_TIM_EnableDMAReq_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable trigger interrupt (TDE). @rmtoll DIER TDE LL_TIM_EnableDMAReq_TRIG.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3801</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_ga47df3f03efd3ec10aad998ebf524503c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga47df3f03efd3ec10aad998ebf524503c">LL_TIM_EnableDMAReq_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 4 DMA request (CC4DE). @rmtoll DIER CC4DE LL_TIM_EnableDMAReq_CC4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3735</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_ga4f14d0e7a300eeca6945072834571d1c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga4f14d0e7a300eeca6945072834571d1c">LL_TIM_DisableDMAReq_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable update DMA request (UDE). @rmtoll DIER UDE LL_TIM_DisableDMAReq_UPDATE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3614</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_ga58b4fce5377a0dbf875b932c115170e3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga58b4fce5377a0dbf875b932c115170e3">LL_TIM_IsEnabledDMAReq_CC3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled. @rmtoll DIER CC3DE LL_TIM_IsE...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3724</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_ga5e2458ea6e472c6cf99dab9d5ef55190"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">LL_TIM_DisableDMAReq_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 2 DMA request (CC2DE). @rmtoll DIER CC2DE LL_TIM_DisableDMAReq_CC2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3680</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_ga6bc0fac00ffedef7d3148e873a33cc17"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6bc0fac00ffedef7d3148e873a33cc17">LL_TIM_DisableDMAReq_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable commutation DMA request (COMDE). @rmtoll DIER COMDE LL_TIM_DisableDMAReq_COM.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3779</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_ga6f0bb4314c77155fdece28e96fa48d08"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6f0bb4314c77155fdece28e96fa48d08">LL_TIM_EnableDMAReq_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 1 DMA request (CC1DE). @rmtoll DIER CC1DE LL_TIM_EnableDMAReq_CC1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3636</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_ga764d0946aead12c5e166f005549e62d4"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga764d0946aead12c5e166f005549e62d4">LL_TIM_DisableDMAReq_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 4 DMA request (CC4DE). @rmtoll DIER CC4DE LL_TIM_DisableDMAReq_CC4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3746</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_ga7ea602217d4f7e9f8678e751d9b9a879"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga7ea602217d4f7e9f8678e751d9b9a879">LL_TIM_DisableDMAReq_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 1 DMA request (CC1DE). @rmtoll DIER CC1DE LL_TIM_DisableDMAReq_CC1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3647</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_ga8036bb7fd5b66cd0fe9d7e55c46223ad"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">LL_TIM_EnableDMAReq_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable update DMA request (UDE). @rmtoll DIER UDE LL_TIM_EnableDMAReq_UPDATE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3603</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_ga8e82ccc0aba82f74be63dd1e3bd53516"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">LL_TIM_DisableDMAReq_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 3 DMA request (CC3DE). @rmtoll DIER CC3DE LL_TIM_DisableDMAReq_CC3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3713</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3">LL_TIM_EnableDMAReq_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable commutation DMA request (COMDE). @rmtoll DIER COMDE LL_TIM_EnableDMAReq_COM.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3768</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_gac41406b7c2feb3e4c589019ac3bc575f"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gac41406b7c2feb3e4c589019ac3bc575f">LL_TIM_IsEnabledDMAReq_COM</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the commutation DMA request (COMDE) is enabled. @rmtoll DIER COMDE LL_TIM_IsEnabled...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3790</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_gacbf2f753c0035b2e1ce6d2239ce22636"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gacbf2f753c0035b2e1ce6d2239ce22636">LL_TIM_IsEnabledDMAReq_CC4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled. @rmtoll DIER CC4DE LL_TIM_IsE...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3757</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_gace0070f04eddddecf09d2cd83ce61dfd"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gace0070f04eddddecf09d2cd83ce61dfd">LL_TIM_IsEnabledDMAReq_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the update DMA request (UDE) is enabled. @rmtoll DIER UDE LL_TIM_IsEnabledDMAReq_UP...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3625</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_gad1fef8f9ca4336bc89f83271ce57476d"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gad1fef8f9ca4336bc89f83271ce57476d">LL_TIM_EnableDMAReq_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 2 DMA request (CC2DE). @rmtoll DIER CC2DE LL_TIM_EnableDMAReq_CC2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3669</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___d_m_a___management_html_gaf31980df1500604e3e2f1633b6023eb2"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaf31980df1500604e3e2f1633b6023eb2">LL_TIM_EnableDMAReq_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 3 DMA request (CC3DE). @rmtoll DIER CC3DE LL_TIM_EnableDMAReq_CC3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3702</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___e_v_e_n_t___management_html_ga19b7282badf344389f585f31d3d1d8d7"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga19b7282badf344389f585f31d3d1d8d7">LL_TIM_GenerateEvent_BRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate break event. @rmtoll EGR BG LL_TIM_GenerateEvent_BRK.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3918</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___e_v_e_n_t___management_html_ga224036b66a3a7f9bb20c73498cc0cebf"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga224036b66a3a7f9bb20c73498cc0cebf">LL_TIM_GenerateEvent_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate commutation event. @rmtoll EGR COMG LL_TIM_GenerateEvent_COM.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3896</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___e_v_e_n_t___management_html_ga4101ea584b83ad17e6ba7d28c258c0b9"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4101ea584b83ad17e6ba7d28c258c0b9">LL_TIM_GenerateEvent_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate Capture/Compare 2 event. @rmtoll EGR CC2G LL_TIM_GenerateEvent_CC2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3863</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___e_v_e_n_t___management_html_ga4ee06a9f491e0f0983e760ef32d2f863"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4ee06a9f491e0f0983e760ef32d2f863">LL_TIM_GenerateEvent_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate Capture/Compare 4 event. @rmtoll EGR CC4G LL_TIM_GenerateEvent_CC4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3885</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___e_v_e_n_t___management_html_ga845dbd1a8e4cdc40f6a4df5c3703b02f"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f">LL_TIM_GenerateEvent_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate Capture/Compare 3 event. @rmtoll EGR CC3G LL_TIM_GenerateEvent_CC3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3874</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___e_v_e_n_t___management_html_gad1320f002aed49137d7006d4aeba537c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad1320f002aed49137d7006d4aeba537c">LL_TIM_GenerateEvent_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate an update event. @rmtoll EGR UG LL_TIM_GenerateEvent_UPDATE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3841</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___e_v_e_n_t___management_html_gad8eaad4b9d0244f5ea99002fa303dbb2"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad8eaad4b9d0244f5ea99002fa303dbb2">LL_TIM_GenerateEvent_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate trigger event. @rmtoll EGR TG LL_TIM_GenerateEvent_TRIG.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3907</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___e_v_e_n_t___management_html_gaef37f9a1e063118f19f556ee2fdfb883"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gaef37f9a1e063118f19f556ee2fdfb883">LL_TIM_GenerateEvent_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate Capture/Compare 1 event. @rmtoll EGR CC1G LL_TIM_GenerateEvent_CC1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3852</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_ga0d9fec86fdfe791e57217b2784bea143"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0d9fec86fdfe791e57217b2784bea143">LL_TIM_IsActiveFlag_CC1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 interrupt is pendi...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3094</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_ga0f78d59be8d5ddf2b148b7931828ce9b"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0f78d59be8d5ddf2b148b7931828ce9b">LL_TIM_ClearFlag_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the update interrupt flag (UIF). @rmtoll SR UIF LL_TIM_ClearFlag_UPDATE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3061</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_ga2c7767832db13186071e1a4ccedcde38"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2c7767832db13186071e1a4ccedcde38">LL_TIM_IsActiveFlag_BRK</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether break interrupt flag (BIF) is set (break interrupt is pending). @rmtoll SR BIF LL_TI...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3226</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_ga2fe99302b2a1fa57beeda98723720eb1"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2fe99302b2a1fa57beeda98723720eb1">LL_TIM_ClearFlag_BRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the break interrupt flag (BIF). @rmtoll SR BIF LL_TIM_ClearFlag_BRK.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3215</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_ga3bc860e5a40a1ed16ec22e62be5c7a34"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34">LL_TIM_ClearFlag_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the commutation interrupt flag (COMIF). @rmtoll SR COMIF LL_TIM_ClearFlag_COM.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3171</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_ga3c1e296bf2bed7a6d3148eacd5a020e8"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8">LL_TIM_ClearFlag_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 3 interrupt flag (CC3F). @rmtoll SR CC3IF LL_TIM_ClearFlag_CC3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3127</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_ga3de62dc5832418a9213bbe48ea84f6cc"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3de62dc5832418a9213bbe48ea84f6cc">LL_TIM_IsActiveFlag_CC4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 interrupt is pendi...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3160</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_ga3ed63f1131b7110db42bd2b9e72b5047"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3ed63f1131b7110db42bd2b9e72b5047">LL_TIM_IsActiveFlag_CC4OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set (Capture/Compare 4 over...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3314</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_ga4ebc1354d4191a6851089da044c6d22e"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga4ebc1354d4191a6851089da044c6d22e">LL_TIM_ClearFlag_CC1OVR</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF). @rmtoll SR CC1OF LL_TIM_ClearFlag_CC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3237</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_ga52435cbe512012469db0657fb583229b"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga52435cbe512012469db0657fb583229b">LL_TIM_IsActiveFlag_CC3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 interrupt is pendi...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3138</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_ga5c66753c81da26165a2dc254070bc295"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga5c66753c81da26165a2dc254070bc295">LL_TIM_IsActiveFlag_CC2OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set (Capture/Compare 2 over...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3270</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_ga6d05d441a2000acbb5a83172f9edd7c7"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga6d05d441a2000acbb5a83172f9edd7c7">LL_TIM_IsActiveFlag_TRIG</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending)....</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3204</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_ga8d6cb6e38dc6b9e94f80e6c856856e2e"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e">LL_TIM_IsActiveFlag_CC3OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set (Capture/Compare 3 over...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3292</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_ga90001d914adaaa04c7f4d854f213bcc3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga90001d914adaaa04c7f4d854f213bcc3">LL_TIM_IsActiveFlag_CC2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 interrupt is pendi...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3116</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_ga93f6d029eedb1e4a20b6a02aa209021a"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga93f6d029eedb1e4a20b6a02aa209021a">LL_TIM_IsActiveFlag_COM</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pending)....</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3182</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_gaa24358fa9e4928908dc1beaade027b20"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa24358fa9e4928908dc1beaade027b20">LL_TIM_ClearFlag_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the trigger interrupt flag (TIF). @rmtoll SR TIF LL_TIM_ClearFlag_TRIG.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3193</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_gaa32d5ed279e42195a9e3744c0be28183"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa32d5ed279e42195a9e3744c0be28183">LL_TIM_ClearFlag_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 4 interrupt flag (CC4F). @rmtoll SR CC4IF LL_TIM_ClearFlag_CC4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3149</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_gaa5a0ba30113cad24eba5dd6cb1c03094"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa5a0ba30113cad24eba5dd6cb1c03094">LL_TIM_ClearFlag_CC3OVR</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF). @rmtoll SR CC3OF LL_TIM_ClearFlag_CC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3281</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_gaae83f15c342da7c13dce5a4b863aa8cf"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaae83f15c342da7c13dce5a4b863aa8cf">LL_TIM_ClearFlag_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 2 interrupt flag (CC2F). @rmtoll SR CC2IF LL_TIM_ClearFlag_CC2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3105</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_gab3f60bfdd0a666aa19922d0037281eb3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gab3f60bfdd0a666aa19922d0037281eb3">LL_TIM_ClearFlag_CC2OVR</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF). @rmtoll SR CC2OF LL_TIM_ClearFlag_CC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3259</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_gacbb1935ef4ff9da35d121043b0897dce"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gacbb1935ef4ff9da35d121043b0897dce">LL_TIM_ClearFlag_CC4OVR</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF). @rmtoll SR CC4OF LL_TIM_ClearFlag_CC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3303</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_gad3df531f853a021146458232f6622bff"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gad3df531f853a021146458232f6622bff">LL_TIM_IsActiveFlag_CC1OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set (Capture/Compare 1 inte...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3248</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_gae5cebb045c8b25c9a8e337d458351d2b"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gae5cebb045c8b25c9a8e337d458351d2b">LL_TIM_IsActiveFlag_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether update interrupt flag (UIF) is set (update interrupt is pending)....</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3072</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___f_l_a_g___management_html_gafbea7cc79b148ccf528fc8245c5a6e80"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gafbea7cc79b148ccf528fc8245c5a6e80">LL_TIM_ClearFlag_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 1 interrupt flag (CC1F). @rmtoll SR CC1IF LL_TIM_ClearFlag_CC1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3083</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_ga065590c86499b3f24e995095233bb45e"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga065590c86499b3f24e995095233bb45e">LL_TIM_DisableIT_BRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable break interrupt (BIE). @rmtoll DIER BIE LL_TIM_DisableIT_BRK.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3574</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_ga0a7672084681c984d1fcb233ffae47c6"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga0a7672084681c984d1fcb233ffae47c6">LL_TIM_DisableIT_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 4 interrupt (CC4IE). @rmtoll DIER CC4IE LL_TIM_DisableIT_CC4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3475</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_ga2aed9e380dc71797d6f71689670d43eb"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga2aed9e380dc71797d6f71689670d43eb">LL_TIM_IsEnabledIT_COM</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the commutation interrupt (COMIE) is enabled. @rmtoll DIER COMIE LL_TIM_IsEnabledIT...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3519</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_ga3ed2f825b2e0e712fe0854215c1cd092"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ed2f825b2e0e712fe0854215c1cd092">LL_TIM_EnableIT_BRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable break interrupt (BIE). @rmtoll DIER BIE LL_TIM_EnableIT_BRK.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3563</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_ga3ee6ae399be6cdb5c51659dbdb16f21a"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a">LL_TIM_DisableIT_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 3 interrupt (CC3IE). @rmtoll DIER CC3IE LL_TIM_DisableIT_CC3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3442</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_ga3efef31d179bf56344501907b908672c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga3efef31d179bf56344501907b908672c">LL_TIM_EnableIT_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 1 interrupt (CC1IE). @rmtoll DIER CC1IE LL_TIM_EnableIT_CC1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3365</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_ga466100b1f9021a78a0201c070fdd9329"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga466100b1f9021a78a0201c070fdd9329">LL_TIM_IsEnabledIT_TRIG</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the trigger interrupt (TIE) is enabled. @rmtoll DIER TIE LL_TIM_IsEnabledIT_TRIG.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3552</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_ga5203425b9edbab60c11d2660cc0b4f66"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga5203425b9edbab60c11d2660cc0b4f66">LL_TIM_IsEnabledIT_CC2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled. @rmtoll DIER CC2IE LL_TIM_IsEna...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3420</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_ga55323e2354650785acd9593a0f84121d"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga55323e2354650785acd9593a0f84121d">LL_TIM_EnableIT_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable update interrupt (UIE). @rmtoll DIER UIE LL_TIM_EnableIT_UPDATE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3332</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_ga56d75ea087d5ab5e187480f5368f4597"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga56d75ea087d5ab5e187480f5368f4597">LL_TIM_IsEnabledIT_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the update interrupt (UIE) is enabled. @rmtoll DIER UIE LL_TIM_IsEnabledIT_UPDATE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3354</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_ga5aec16efafc832b0ba1fb360ecad39d6"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga5aec16efafc832b0ba1fb360ecad39d6">LL_TIM_EnableIT_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable commutation interrupt (COMIE). @rmtoll DIER COMIE LL_TIM_EnableIT_COM.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3497</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_ga615a013853f1948bbb89fe041fd96555"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga615a013853f1948bbb89fe041fd96555">LL_TIM_IsEnabledIT_BRK</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the break interrupt (BIE) is enabled. @rmtoll DIER BIE LL_TIM_IsEnabledIT_BRK.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3585</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_ga654396ea8e783254fe9101c7eda6cea1"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga654396ea8e783254fe9101c7eda6cea1">LL_TIM_EnableIT_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 2 interrupt (CC2IE). @rmtoll DIER CC2IE LL_TIM_EnableIT_CC2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3398</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_ga823c032ca798f121458d03e7cea8c294"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga823c032ca798f121458d03e7cea8c294">LL_TIM_EnableIT_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable trigger interrupt (TIE). @rmtoll DIER TIE LL_TIM_EnableIT_TRIG.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3530</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_gaa4d79b71bc2ac31983c540fe8457ac67"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gaa4d79b71bc2ac31983c540fe8457ac67">LL_TIM_IsEnabledIT_CC4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled. @rmtoll DIER CC4IE LL_TIM_IsEna...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3486</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_gaa63dc6329227f6cbec3563b7dba9d43a"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gaa63dc6329227f6cbec3563b7dba9d43a">LL_TIM_IsEnabledIT_CC1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled. @rmtoll DIER CC1IE LL_TIM_IsEna...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3387</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_gab5118661984f2b79fc8d3cc2e7f8fc99"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gab5118661984f2b79fc8d3cc2e7f8fc99">LL_TIM_DisableIT_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 1 interrupt (CC1IE). @rmtoll DIER CC1IE LL_TIM_DisableIT_CC1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3376</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_gabd9efe832de6e2936036d9433b8a662a"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gabd9efe832de6e2936036d9433b8a662a">LL_TIM_DisableIT_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable commutation interrupt (COMIE). @rmtoll DIER COMIE LL_TIM_DisableIT_COM.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3508</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_gac332c72a1f42e67832554cff7778116c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gac332c72a1f42e67832554cff7778116c">LL_TIM_DisableIT_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 2 interrupt (CC2IE). @rmtoll DIER CC2IE LL_TIM_DisableIT_CC2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3409</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_gac451efd6d8aaafd0fb595b2170089aa3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gac451efd6d8aaafd0fb595b2170089aa3">LL_TIM_IsEnabledIT_CC3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled. @rmtoll DIER CC3IE LL_TIM_IsEna...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3453</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_gac6be8d0e9c064205969dcace918265d8"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gac6be8d0e9c064205969dcace918265d8">LL_TIM_DisableIT_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable trigger interrupt (TIE). @rmtoll DIER TIE LL_TIM_DisableIT_TRIG.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3541</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_gacc5c0c96c7fbabec1106f21206740391"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gacc5c0c96c7fbabec1106f21206740391">LL_TIM_DisableIT_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable update interrupt (UIE). @rmtoll DIER UIE LL_TIM_DisableIT_UPDATE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3343</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_gad14442323be48d03c0a5efd39fffb40a"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gad14442323be48d03c0a5efd39fffb40a">LL_TIM_EnableIT_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 4 interrupt (CC4IE). @rmtoll DIER CC4IE LL_TIM_EnableIT_CC4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3464</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___i_t___management_html_gade778ddb3ab157e0f3a3f9f2dc3128fa"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa">LL_TIM_EnableIT_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 3 interrupt (CC3IE). @rmtoll DIER CC3IE LL_TIM_EnableIT_CC3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3431</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_ga0002c4b126fdd8a6063f1a53155c129b"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga0002c4b126fdd8a6063f1a53155c129b">LL_TIM_IC_Config</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)</div><div class="ttdoc">Configure input channel. @rmtoll CCMR1 CC1S LL_TIM_IC_Config  CCMR1 IC1PSC LL_TIM_IC_Config  CCMR1 IC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2205</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_ga03b4334307b22cd4a4a3474136ffa4f9"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga03b4334307b22cd4a4a3474136ffa4f9">LL_TIM_IC_GetPolarity</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the current input channel polarity. @rmtoll CCER CC1P LL_TIM_IC_GetPolarity  CCER CC1NP LL_TIM_IC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2440</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_ga06f98c0dfc67c7497d0d6b25511dd633"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga06f98c0dfc67c7497d0d6b25511dd633">LL_TIM_IC_GetCaptureCH2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get captured value for input channel 2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2513</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_ga1621f837bbf32c9bd8d84f7989220d1f"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga1621f837bbf32c9bd8d84f7989220d1f">LL_TIM_IC_SetFilter</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)</div><div class="ttdoc">Set the input filter duration. @rmtoll CCMR1 IC1F LL_TIM_IC_SetFilter  CCMR1 IC2F LL_TIM_IC_SetFilter...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2346</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_ga33292fe4ac7f8b8026ffed2116a460e2"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga33292fe4ac7f8b8026ffed2116a460e2">LL_TIM_IC_IsEnabledXORCombination</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2481</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_ga54875cb4a4f8818609ef2c2e2649363b"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga54875cb4a4f8818609ef2c2e2649363b">LL_TIM_IC_GetCaptureCH1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get captured value for input channel 1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2497</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_ga826a636ef1b1b1666e5d08271fbb0b83"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga826a636ef1b1b1666e5d08271fbb0b83">LL_TIM_IC_GetCaptureCH4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get captured value for input channel 4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2545</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_ga8534da665afa00f64e29f1cbdb0e28a5"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga8534da665afa00f64e29f1cbdb0e28a5">LL_TIM_IC_SetActiveInput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)</div><div class="ttdoc">Set the active input. @rmtoll CCMR1 CC1S LL_TIM_IC_SetActiveInput  CCMR1 CC2S LL_TIM_IC_SetActiveInpu...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2233</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_ga983f5e8e6c96485af41143bb6f8074c8"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga983f5e8e6c96485af41143bb6f8074c8">LL_TIM_IC_GetFilter</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the input filter duration. @rmtoll CCMR1 IC1F LL_TIM_IC_GetFilter  CCMR1 IC2F LL_TIM_IC_GetFilter...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2383</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_gaa18b3156ce854649a1e5d83b0c64e349"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#gaa18b3156ce854649a1e5d83b0c64e349">LL_TIM_IC_GetPrescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the current prescaler value acting on an input channel. @rmtoll CCMR1 IC1PSC LL_TIM_IC_GetPrescal...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2308</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_gabd12b3d6ac379be1223b0a3da98de507"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#gabd12b3d6ac379be1223b0a3da98de507">LL_TIM_IC_SetPolarity</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)</div><div class="ttdoc">Set the input channel polarity. @rmtoll CCER CC1P LL_TIM_IC_SetPolarity  CCER CC1NP LL_TIM_IC_SetPola...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2412</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_gac47cb23ca4b9d87bda152ded33a81a69"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#gac47cb23ca4b9d87bda152ded33a81a69">LL_TIM_IC_DisableXORCombination</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disconnect the TIMx_CH1, CH2 and CH3 pins from the TI1 input.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2468</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_gac9aeb4f769623cabf8f38c119efd59a7"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#gac9aeb4f769623cabf8f38c119efd59a7">LL_TIM_IC_SetPrescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)</div><div class="ttdoc">Set the prescaler of input channel. @rmtoll CCMR1 IC1PSC LL_TIM_IC_SetPrescaler  CCMR1 IC2PSC LL_TIM_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2283</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_gad83969548044531e6e31e1eb6a25c61c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#gad83969548044531e6e31e1eb6a25c61c">LL_TIM_IC_GetCaptureCH3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get captured value for input channel 3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2529</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_gadb89167d0cb4d7b66e610fa5babe8f76"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#gadb89167d0cb4d7b66e610fa5babe8f76">LL_TIM_IC_EnableXORCombination</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)</div><div class="ttdoc">Connect the TIMx_CH1, CH2 and CH3 pins to the TI1 input (XOR combination).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2455</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___input___channel_html_gae28c684abaa9062ac0401e50f062e15e"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#gae28c684abaa9062ac0401e50f062e15e">LL_TIM_IC_GetActiveInput</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the current active input. @rmtoll CCMR1 CC1S LL_TIM_IC_GetActiveInput  CCMR1 CC2S LL_TIM_IC_GetAc...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2257</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga093aa7d1ee69f26927ea6a7af8f069c0"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0">LL_TIM_OC_IsEnabledFast</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Indicates whether fast mode is enabled for the output channel. @rmtoll CCMR1 OC1FE LL_TIM_OC_IsEnable...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1871</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga09bbc48d24d198bdd8794c78b805f898"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga09bbc48d24d198bdd8794c78b805f898">LL_TIM_OC_ConfigOutput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)</div><div class="ttdoc">Configure an output channel. @rmtoll CCMR1 CC1S LL_TIM_OC_ConfigOutput  CCMR1 CC2S LL_TIM_OC_ConfigOu...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1623</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga108efdbd049a0b420ce21b31cbb97b2c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga108efdbd049a0b420ce21b31cbb97b2c">LL_TIM_OC_GetCompareCH1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get compare value (TIMx_CCR1) set for output channel 1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2110</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga15920a160e122f174e49c26a407848f9"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga15920a160e122f174e49c26a407848f9">LL_TIM_OC_IsEnabledClear</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Indicates clearing the output channel on an external event is enabled for the output channel.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2008</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga1843ab1e344bdfdfdb0c7b82700c3f1f"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f">LL_TIM_OC_GetCompareCH2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get compare value (TIMx_CCR2) set for output channel 2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2126</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga1ec65171d31584f23491a20993c5f0df"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga1ec65171d31584f23491a20993c5f0df">LL_TIM_OC_GetMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the output compare mode of an output channel. @rmtoll CCMR1 OC1M LL_TIM_OC_GetMode  CCMR1 OC2M LL...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1687</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga1f00aefc876b37b52367e55fb61669f5"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga1f00aefc876b37b52367e55fb61669f5">LL_TIM_OC_SetCompareCH4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="ttdoc">Set compare value for output channel 4 (TIMx_CCR4).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2094</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga234c6b2ed7029808d23813acffcada4e"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga234c6b2ed7029808d23813acffcada4e">LL_TIM_OC_SetCompareCH3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="ttdoc">Set compare value for output channel 3 (TIMx_CCR3).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2077</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga251fb869e2f7ee4471327d652e197ee0"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga251fb869e2f7ee4471327d652e197ee0">LL_TIM_OC_SetPolarity</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)</div><div class="ttdoc">Set the polarity of an output channel. @rmtoll CCER CC1P LL_TIM_OC_SetPolarity  CCER CC1NP LL_TIM_OC_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1717</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga38ac40271e5e39c95fcf7084e909f259"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga38ac40271e5e39c95fcf7084e909f259">LL_TIM_OC_SetCompareCH1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="ttdoc">Set compare value for output channel 1 (TIMx_CCR1).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2043</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga39680e13cd1a37df9417f7ab722b262f"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga39680e13cd1a37df9417f7ab722b262f">LL_TIM_OC_GetCompareCH3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get compare value (TIMx_CCR3) set for output channel 3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2142</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga55897c5f4540e7d2d24e4ce776201ff3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga55897c5f4540e7d2d24e4ce776201ff3">LL_TIM_OC_EnableClear</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Enable clearing the output channel on an external event.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1960</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga5a9fb40dd264528737f8fca503411d42"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga5a9fb40dd264528737f8fca503411d42">LL_TIM_OC_EnableFast</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Enable fast mode for the output channel.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1827</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga642af0399766a3fc8771f5796f5bbf63"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga642af0399766a3fc8771f5796f5bbf63">LL_TIM_OC_DisableClear</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Disable clearing the output channel on an external event.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1983</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga6c52cfd03520da1258e66916e9ae64d3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga6c52cfd03520da1258e66916e9ae64d3">LL_TIM_OC_SetDeadTime</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)</div><div class="ttdoc">Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising e...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2026</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga6f6e0e27313224afbb74e9c341a61e10"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga6f6e0e27313224afbb74e9c341a61e10">LL_TIM_OC_DisableFast</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Disable fast mode for the output channel. @rmtoll CCMR1 OC1FE LL_TIM_OC_DisableFast  CCMR1 OC2FE LL_T...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1849</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga89f5c6274acd6a875f7641e8c3aee589"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga89f5c6274acd6a875f7641e8c3aee589">LL_TIM_OC_IsEnabledPreload</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel....</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1935</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga917f983b80498e9917bc5a23a74bc487"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga917f983b80498e9917bc5a23a74bc487">LL_TIM_OC_DisablePreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Disable compare register (TIMx_CCRx) preload for the output channel. @rmtoll CCMR1 OC1PE LL_TIM_OC_Di...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1914</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga9657891fe9a9de9bc8466dfb9fd7c9aa"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa">LL_TIM_OC_SetCompareCH2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="ttdoc">Set compare value for output channel 2 (TIMx_CCR2).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2060</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_ga9732c88a4a86951dd0c9ff1abb2c9099"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099">LL_TIM_OC_GetPolarity</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the polarity of an output channel. @rmtoll CCER CC1P LL_TIM_OC_GetPolarity  CCER CC1NP LL_TIM_OC_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1745</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_gabdc3f36ed265eb5266f8fe7d0a3f4719"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719">LL_TIM_OC_GetIdleState</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the IDLE state of an output channel @rmtoll CR2 OIS1 LL_TIM_OC_GetIdleState  CR2 OIS1N LL_TIM_OC_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1806</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_gac8e509003056c6e203e62e7044cbec9b"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#gac8e509003056c6e203e62e7044cbec9b">LL_TIM_OC_SetMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)</div><div class="ttdoc">Define the behavior of the output reference signal OCxREF from which OCx and OCxN (when relevant) are...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1658</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_gad069a0e5a314461188af6e95387533d3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#gad069a0e5a314461188af6e95387533d3">LL_TIM_OC_EnablePreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Enable compare register (TIMx_CCRx) preload for the output channel. @rmtoll CCMR1 OC1PE LL_TIM_OC_Ena...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1893</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_gaf37a447d19ec7d72a7511d9f22d4c572"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#gaf37a447d19ec7d72a7511d9f22d4c572">LL_TIM_OC_GetCompareCH4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get compare value (TIMx_CCR4) set for output channel 4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2158</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___output___channel_html_gaf895bc94c33e3d78503903ef4a1cdc66"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#gaf895bc94c33e3d78503903ef4a1cdc66">LL_TIM_OC_SetIdleState</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState)</div><div class="ttdoc">Set the IDLE state of an output channel.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1778</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga0e350faadd6d2471bb3a476587535b02"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga0e350faadd6d2471bb3a476587535b02">LL_TIM_GetPrescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the prescaler value. @rmtoll PSC PSC LL_TIM_GetPrescaler.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1357</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga0e7d2abc91ea01ec980b3629d75dfb55"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga0e7d2abc91ea01ec980b3629d75dfb55">LL_TIM_IsEnabledCounter</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the timer counter is enabled. @rmtoll CR1 CEN LL_TIM_IsEnabledCounter.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1087</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga11f54a5d8694d9d42ce4dcdfe5af2ad5"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5">LL_TIM_DisableUpdateEvent</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable update event generation. @rmtoll CR1 UDIS LL_TIM_DisableUpdateEvent.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1109</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga128c02be198e46b02bab3766fe62e11e"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga128c02be198e46b02bab3766fe62e11e">LL_TIM_GetOnePulseMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get actual one pulse mode. @rmtoll CR1 OPM LL_TIM_GetOnePulseMode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1181</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga1a543b5d66cfdb9c5a80edbe3d50ebe2"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2">LL_TIM_SetCounter</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)</div><div class="ttdoc">Set the counter value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1304</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga20cfdce8dac87b07bdf96c28fa719ed4"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga20cfdce8dac87b07bdf96c28fa719ed4">LL_TIM_GetAutoReload</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the auto-reload value. @rmtoll ARR ARR LL_TIM_GetAutoReload.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1386</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga318e31d88952bb51211d9d4d38fa99d9"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga318e31d88952bb51211d9d4d38fa99d9">LL_TIM_EnableCounter</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable timer counter. @rmtoll CR1 CEN LL_TIM_EnableCounter.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1065</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga399207d4afe0eab8c4cfd87ee152c6fd"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga399207d4afe0eab8c4cfd87ee152c6fd">LL_TIM_GetRepetitionCounter</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the repetition counter value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1413</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga3fbd129da8929563fe7de9a9b6e82105"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga3fbd129da8929563fe7de9a9b6e82105">LL_TIM_SetCounterMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)</div><div class="ttdoc">Set the timer counter counting mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1202</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga479b30e126e7ce0b8fda8ee1b12da14c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga479b30e126e7ce0b8fda8ee1b12da14c">LL_TIM_GetCounter</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the counter value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1317</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga6abd4a32611fe317bbaaa0caba3de87c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga6abd4a32611fe317bbaaa0caba3de87c">LL_TIM_DisableARRPreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable auto-reload (ARR) preload. @rmtoll CR1 ARPE LL_TIM_DisableARRPreload.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1244</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga6c71e98613a68b50876e42ea6ea135f2"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga6c71e98613a68b50876e42ea6ea135f2">LL_TIM_EnableUpdateEvent</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable update event generation. @rmtoll CR1 UDIS LL_TIM_EnableUpdateEvent.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1098</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga766975b6fa1ec81340fc4dafd8b62fbd"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga766975b6fa1ec81340fc4dafd8b62fbd">LL_TIM_SetUpdateSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)</div><div class="ttdoc">Set update event source.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1141</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga8a604a4e89720f96044786c7336b9320"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga8a604a4e89720f96044786c7336b9320">LL_TIM_SetAutoReload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)</div><div class="ttdoc">Set the auto-reload value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1373</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga8b9aafd172f8739708ddf925406a7d89"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga8b9aafd172f8739708ddf925406a7d89">LL_TIM_IsEnabledARRPreload</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether auto-reload (ARR) preload is enabled. @rmtoll CR1 ARPE LL_TIM_IsEnabledARRPreload.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1255</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_ga9c1cb0ec71af8eef765a97b6fbc5386e"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e">LL_TIM_SetOnePulseMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)</div><div class="ttdoc">Set one pulse mode (one shot v.s. repetitive). @rmtoll CR1 OPM LL_TIM_SetOnePulseMode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1168</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_gab193c4bdaaae6a8240da69a2bfb88dc8"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gab193c4bdaaae6a8240da69a2bfb88dc8">LL_TIM_SetClockDivision</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)</div><div class="ttdoc">Set the division ratio between the timer clock and the sampling clock used by the dead-time generator...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1273</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_gab2dc8faeb02ea4b0c454d08de47e6d7d"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d">LL_TIM_GetCounterMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get actual counter mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1222</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_gab598fef377dda255fa33ab0d2b5eb3b0"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gab598fef377dda255fa33ab0d2b5eb3b0">LL_TIM_GetDirection</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the current direction of the counter @rmtoll CR1 DIR LL_TIM_GetDirection.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1330</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_gab613e684fb8804f466482bf5988737bd"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gab613e684fb8804f466482bf5988737bd">LL_TIM_IsEnabledUpdateEvent</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether update event generation is enabled. @rmtoll CR1 UDIS LL_TIM_IsEnabledUpdateEvent.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1120</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_gacafbc988f132718a179ce4b3723d2895"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gacafbc988f132718a179ce4b3723d2895">LL_TIM_EnableARRPreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable auto-reload (ARR) preload. @rmtoll CR1 ARPE LL_TIM_EnableARRPreload.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1233</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_gae0b0a7b2f767dc5560cac3431565c0f8"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gae0b0a7b2f767dc5560cac3431565c0f8">LL_TIM_SetRepetitionCounter</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)</div><div class="ttdoc">Set the repetition counter value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1400</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_gae35cee843046e8f684efab3dd14b2583"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gae35cee843046e8f684efab3dd14b2583">LL_TIM_SetPrescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)</div><div class="ttdoc">Set the prescaler value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1346</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_gae8481a1bb753c169a3bfcbcce729f57d"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gae8481a1bb753c169a3bfcbcce729f57d">LL_TIM_GetClockDivision</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the actual division ratio between the timer clock and the sampling clock used by the dead-time ge...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1290</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_gaec8baf9f116fd17592ec2e9c9d502668"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gaec8baf9f116fd17592ec2e9c9d502668">LL_TIM_DisableCounter</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable timer counter. @rmtoll CR1 CEN LL_TIM_DisableCounter.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1076</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___time___base_html_gaed49a41fe48c5d77775a62065c9cae24"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gaed49a41fe48c5d77775a62065c9cae24">LL_TIM_GetUpdateSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get actual event update source @rmtoll CR1 URS LL_TIM_GetUpdateSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1154</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___timer___inputs___remapping_html_gaaad146eaa2994d6d84ba74c00291550a"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___inputs___remapping.html#gaaad146eaa2994d6d84ba74c00291550a">LL_TIM_SetRemap</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)</div><div class="ttdoc">Remap TIM inputs (input channel, internal/external triggers).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3042</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___timer___synchronization_html_ga0ded39e7c38384f3ffea961990691b78"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga0ded39e7c38384f3ffea961990691b78">LL_TIM_SetSlaveMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)</div><div class="ttdoc">Set the synchronization mode of a slave timer.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2680</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___timer___synchronization_html_ga2a11b43a1c587bcde17bc9a43c81492b"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b">LL_TIM_ConfigETR</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler, uint32_t ETRFilter)</div><div class="ttdoc">Configure the external trigger (ETR) input.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2781</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___timer___synchronization_html_ga921e4442342005c702a896c68723b403"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga921e4442342005c702a896c68723b403">LL_TIM_SetTriggerOutput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)</div><div class="ttdoc">Set the trigger output (TRGO) used for timer synchronization .</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2662</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___timer___synchronization_html_ga9c76610a0b99f9cd161304bbad4ed265"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265">LL_TIM_SetTriggerInput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)</div><div class="ttdoc">Set the selects the trigger input to be used to synchronize the counter.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2702</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___timer___synchronization_html_gaa2ef88b89e92205e06f300f93b500950"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa2ef88b89e92205e06f300f93b500950">LL_TIM_DisableMasterSlaveMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable the Master/Slave mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2728</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___timer___synchronization_html_gaa53411d505c32d8c7b747ed985e07921"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa53411d505c32d8c7b747ed985e07921">LL_TIM_EnableMasterSlaveMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable the Master/Slave mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2715</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___e_f___timer___synchronization_html_gac68449735f5336d5b3c36d7981088662"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___synchronization.html#gac68449735f5336d5b3c36d7981088662">LL_TIM_IsEnabledMasterSlaveMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the Master/Slave mode is enabled.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2741</div></div>
<div class="ttc" id="agroup___t_i_m___l_l___private___macros_html_ga40322c422d50741ac303ba77678973d8"><div class="ttname"><a href="group___t_i_m___l_l___private___macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a></div><div class="ttdeci">#define TIM_GET_CHANNEL_INDEX(__CHANNEL__)</div><div class="ttdoc">Convert channel id into channel index.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:166</div></div>
<div class="ttc" id="astm32f4xx_8h_html"><div class="ttname"><a href="stm32f4xx_8h.html">stm32f4xx.h</a></div><div class="ttdoc">CMSIS STM32F4xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:491</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a04248d87f48303fd2267810104a7878d"><div class="ttname"><a href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:497</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:505</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a0f2291e7efdf3222689ef13e9be2ea4a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:498</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a137d3523b60951eca1e4130257b2b23d"><div class="ttname"><a href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:509</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a22a33c78ca5bec0e3e8559164a82b8ef"><div class="ttname"><a href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:495</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:506</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:508</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a67d30593bcb68b98186ebe5bc8dc34b1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:494</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:503</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6b1ae85138ed91686bf63699c61ef835"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:493</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6fdd2a7fb88d28670b472aaac0d9d262"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:501</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a7efe9ea8067044cac449ada756ebc2d1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:510</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a9dafc8b03e8497203a8bb395db865328"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:492</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:507</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_acb0e8a4efa46dac4a2fb1aa3d45924fd"><div class="ttname"><a href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:512</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_acedfc978c879835c05ef1788ad26b2ff"><div class="ttname"><a href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:496</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad03c852f58077a11e75f8af42fa6d921"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:502</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad432e2a315abf68e6c295fb4ebc37534"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:504</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad7271cc1eec9ef16e4ee5401626c0b3b"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:500</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
