
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis

# Written on Tue Aug 27 17:36:54 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "D:\libero_tests\I2C_TEMP1\designer\TEMP1\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                         Requested     Requested     Clock        Clock                Clock
Level     Clock                                         Frequency     Period        Type         Group                Load 
---------------------------------------------------------------------------------------------------------------------------
0 -       OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared     default_clkgroup     100  
                                                                                                                           
0 -       System                                        100.0 MHz     10.000        system       system_clkgroup      0    
===========================================================================================================================


Clock Load Summary
******************

                                              Clock     Source                                                        Clock Pin                               Non-clock Pin                               Non-clock Pin                                               
Clock                                         Load      Pin                                                           Seq Example                             Seq Example                                 Comb Example                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     100       OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     TEMP1_MSS_0.MSS_ADLIB_INST.CLK_BASE     COREI2C_C0_0.COREI2C_C0_0.BCLK_ff0.D[0]     OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
                                                                                                                                                                                                                                                                      
System                                        0         -                                                             -                                       -                                           -                                                           
======================================================================================================================================================================================================================================================================
