# Bus-based-cache-coherence-protocol-simulator
A trace-driven simulator for handling coherence in parallel architecture with four processors with individual L1 caches using  MSI, MOSI, MOESI protocols.
