git clone --depth 1 --no-tags https://github.com/yuhungtsai0816/Soc_fir.git f:/verilog_sva_gh_scraper/data/full_repos/707325350
git clone --depth 1 --no-tags https://github.com/AryanThosariwal/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/703103519
git clone --depth 1 --no-tags https://github.com/davkin0203/ECE128-FPGA-Lab-6.git f:/verilog_sva_gh_scraper/data/full_repos/703189552
git clone --depth 1 --no-tags https://github.com/SmrithiGanesh-git/PowerOptimizationRepo.git f:/verilog_sva_gh_scraper/data/full_repos/706447172
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/uart_pmod1553.git f:/verilog_sva_gh_scraper/data/full_repos/706442150
git clone --depth 1 --no-tags https://github.com/mohamed16hosam/4-taps-FFE-Equalizer.git f:/verilog_sva_gh_scraper/data/full_repos/706227837
git clone --depth 1 --no-tags https://github.com/M11107004/SOC_LAB3.git f:/verilog_sva_gh_scraper/data/full_repos/706763534
git clone --depth 1 --no-tags https://github.com/yuchengliu0519/2023-Fall-NTU-Soc-Design-Laboratory-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/706992510
git clone --depth 1 --no-tags https://github.com/vedadux/quantile.git f:/verilog_sva_gh_scraper/data/full_repos/705159595
git clone --depth 1 --no-tags https://github.com/no1jiangjiang/ds1302.git f:/verilog_sva_gh_scraper/data/full_repos/705667259
git clone --depth 1 --no-tags https://github.com/V-Pranathi/Automatic_Roof_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/700244627
git clone --depth 1 --no-tags https://github.com/himanshu5-prog/tt_um_mac_impl.git f:/verilog_sva_gh_scraper/data/full_repos/700670157
git clone --depth 1 --no-tags https://github.com/karimmahmoud22/Digital_Design.git f:/verilog_sva_gh_scraper/data/full_repos/700798037
git clone --depth 1 --no-tags https://github.com/chuncheyang1130/Systolic_Array.git f:/verilog_sva_gh_scraper/data/full_repos/703444345
git clone --depth 1 --no-tags https://github.com/KoustubhJain/4-bit_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/703903491
git clone --depth 1 --no-tags https://github.com/indigolxy/Vector-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/707736359
git clone --depth 1 --no-tags https://github.com/GU-Student-Projects/CPEN230L.git f:/verilog_sva_gh_scraper/data/full_repos/705968141
git clone --depth 1 --no-tags https://github.com/shem-snow/Computer_Design_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/701567795
git clone --depth 1 --no-tags https://github.com/afkisch/lab1.git f:/verilog_sva_gh_scraper/data/full_repos/703205147
git clone --depth 1 --no-tags https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/706060493
git clone --depth 1 --no-tags https://github.com/LeoLiangjianbin/qingnianhu_soc_v0.git f:/verilog_sva_gh_scraper/data/full_repos/705961074
git clone --depth 1 --no-tags https://github.com/llorenzana/Traffic_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/705832675
git clone --depth 1 --no-tags https://github.com/ssshetty11/FFVD_uart.git f:/verilog_sva_gh_scraper/data/full_repos/706512430
git clone --depth 1 --no-tags https://github.com/mopplayer/Cyclone-III-NIOS-II-Kit-Starter-Board.git f:/verilog_sva_gh_scraper/data/full_repos/700864412
git clone --depth 1 --no-tags https://github.com/Sindhurae/100_days_of_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/704863330
git clone --depth 1 --no-tags https://github.com/Tapas-Services/TSoC.git f:/verilog_sva_gh_scraper/data/full_repos/703941509
git clone --depth 1 --no-tags https://github.com/khb84341/simple_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/704496401
git clone --depth 1 --no-tags https://github.com/mtsfreitas/morse-code-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/702233434
git clone --depth 1 --no-tags https://github.com/WongChaoya/Bin2Gray.git f:/verilog_sva_gh_scraper/data/full_repos/703298005
git clone --depth 1 --no-tags https://github.com/kirsjo/ECE128-Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/703185570
git clone --depth 1 --no-tags https://github.com/chahaktyagi/599_public.git f:/verilog_sva_gh_scraper/data/full_repos/703848077
git clone --depth 1 --no-tags https://github.com/MoustafaDarsh/fixed-point-sigmoid-and-tanh-using-PWL.git f:/verilog_sva_gh_scraper/data/full_repos/703838899
git clone --depth 1 --no-tags https://github.com/snevindsouza/FPGA_Matrix_Keypad_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/705689762
git clone --depth 1 --no-tags https://github.com/fpganow/ip_export_uart.git f:/verilog_sva_gh_scraper/data/full_repos/705651371
git clone --depth 1 --no-tags https://github.com/jackeryli/verilog-study.git f:/verilog_sva_gh_scraper/data/full_repos/706426191
git clone --depth 1 --no-tags https://github.com/rjkly98/r11943107_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/707246085
git clone --depth 1 --no-tags https://github.com/Ananddodiya/git-clone-your-github-repo-URL-.git f:/verilog_sva_gh_scraper/data/full_repos/707052893
git clone --depth 1 --no-tags https://github.com/IRiDecenT/Computer_Organization_lab.git f:/verilog_sva_gh_scraper/data/full_repos/705936312
git clone --depth 1 --no-tags https://github.com/mohamed16hosam/32-bit-Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/706246364
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/Modular-Inverse.git f:/verilog_sva_gh_scraper/data/full_repos/707747979
git clone --depth 1 --no-tags https://github.com/JerryLin0810/VLSI_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/700757871
git clone --depth 1 --no-tags https://github.com/sameekshya1999/-Seven-segment-display-using-ripple-counter-and-de-10-nano.git f:/verilog_sva_gh_scraper/data/full_repos/700448614
git clone --depth 1 --no-tags https://github.com/nishit0072e/Register_PIPO_PISO.git f:/verilog_sva_gh_scraper/data/full_repos/701287218
git clone --depth 1 --no-tags https://github.com/kigerliu/verilog_examples.git f:/verilog_sva_gh_scraper/data/full_repos/702053114
git clone --depth 1 --no-tags https://github.com/wizardoflogic/lostin.git f:/verilog_sva_gh_scraper/data/full_repos/702134105
git clone --depth 1 --no-tags https://github.com/ZarcoDCarlos/ECE3300_Digital_Circuit_Design_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/701982786
git clone --depth 1 --no-tags https://github.com/OjasviSingh/Task_11.1.git f:/verilog_sva_gh_scraper/data/full_repos/701986259
git clone --depth 1 --no-tags https://github.com/SaxonRah/OpenAndromeda.git f:/verilog_sva_gh_scraper/data/full_repos/701174839
git clone --depth 1 --no-tags https://github.com/AdityaDeepak55/Single-Cycle_32-bit_RISC_V_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/702989910
git clone --depth 1 --no-tags https://github.com/PratikshaTapkeer/8-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/700199773
git clone --depth 1 --no-tags https://github.com/fantaocn8/ahb-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/707005765
git clone --depth 1 --no-tags https://github.com/manav4code/AMBA-AXI-Lite.git f:/verilog_sva_gh_scraper/data/full_repos/706923170
git clone --depth 1 --no-tags https://github.com/urish/tt05-simon-game-openlane2.git f:/verilog_sva_gh_scraper/data/full_repos/704409814
git clone --depth 1 --no-tags https://github.com/Shivangi2207/Fire_detector_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/700506899
git clone --depth 1 --no-tags https://github.com/pooyaaf/Computer-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/705748450
git clone --depth 1 --no-tags https://github.com/ShwetaKiranTotla/Micro-processor-Design-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/705116454
git clone --depth 1 --no-tags https://github.com/whr-a/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/702069561
git clone --depth 1 --no-tags https://github.com/idrak28/100days_of_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/705789478
git clone --depth 1 --no-tags https://github.com/OrientalHorizon/Tomasulo-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/701778337
git clone --depth 1 --no-tags https://github.com/jxes993409/2023-Fall-SoC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/707242590
git clone --depth 1 --no-tags https://github.com/4i4urin/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/701688465
git clone --depth 1 --no-tags https://github.com/JuniMay/nku-mips.git f:/verilog_sva_gh_scraper/data/full_repos/701648049
git clone --depth 1 --no-tags https://github.com/himanshu5-prog/tt_um_mac.git f:/verilog_sva_gh_scraper/data/full_repos/700669090
git clone --depth 1 --no-tags https://github.com/AnimeshJhawar/Digital-Circuit-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/704448481
git clone --depth 1 --no-tags https://github.com/mahikagup10/Digital-Design-and-Computer-Organization-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/703532568
git clone --depth 1 --no-tags https://github.com/snevindsouza/Counter_using_clock_divider_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/701578941
git clone --depth 1 --no-tags https://github.com/gme-cefet/pmu-circuits.git f:/verilog_sva_gh_scraper/data/full_repos/701580755
git clone --depth 1 --no-tags https://github.com/dangkhoaln/sap1.git f:/verilog_sva_gh_scraper/data/full_repos/701922996
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-41.git f:/verilog_sva_gh_scraper/data/full_repos/701011907
git clone --depth 1 --no-tags https://github.com/hitshuangwei/E203_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/700738907
git clone --depth 1 --no-tags https://github.com/HenryJuan325/IC_CONTEST_2021_Geofence-System.git f:/verilog_sva_gh_scraper/data/full_repos/701168700
git clone --depth 1 --no-tags https://github.com/ead0601/gates.git f:/verilog_sva_gh_scraper/data/full_repos/704333687
git clone --depth 1 --no-tags https://github.com/larasobral/FFT_Version.git f:/verilog_sva_gh_scraper/data/full_repos/703081274
git clone --depth 1 --no-tags https://github.com/Garenbbbb/5-stage-pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/705358256
git clone --depth 1 --no-tags https://github.com/IslamAdam/JESD204_dev.git f:/verilog_sva_gh_scraper/data/full_repos/707656473
git clone --depth 1 --no-tags https://github.com/dlau-xilinx/qdma_git_explore.git f:/verilog_sva_gh_scraper/data/full_repos/707811411
git clone --depth 1 --no-tags https://github.com/go1dmenFPGA/test.git f:/verilog_sva_gh_scraper/data/full_repos/704083913
git clone --depth 1 --no-tags https://github.com/b3nsonchang/SoC_lab3_fir.git f:/verilog_sva_gh_scraper/data/full_repos/707110184
git clone --depth 1 --no-tags https://github.com/Subha175/SPI-Based-Temperature-Sens.git f:/verilog_sva_gh_scraper/data/full_repos/707044861
git clone --depth 1 --no-tags https://github.com/BitsByToader/RISC_V_PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/700474326
git clone --depth 1 --no-tags https://github.com/ishaan2307/pir_motion_1st_try-.git f:/verilog_sva_gh_scraper/data/full_repos/700836921
git clone --depth 1 --no-tags https://github.com/djkabutar/lvds_loopback.git f:/verilog_sva_gh_scraper/data/full_repos/701328381
git clone --depth 1 --no-tags https://github.com/hhe07/ecen2350-tone.git f:/verilog_sva_gh_scraper/data/full_repos/701839146
git clone --depth 1 --no-tags https://github.com/Ellibola/EDAi2.git f:/verilog_sva_gh_scraper/data/full_repos/706926633
git clone --depth 1 --no-tags https://github.com/roboticvedant/CLA_4bit_adder.git f:/verilog_sva_gh_scraper/data/full_repos/706900850
git clone --depth 1 --no-tags https://github.com/TKAndyLiang/SoC-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/706673268
git clone --depth 1 --no-tags https://github.com/PrashantGupta21/Y86_64-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/706264599
git clone --depth 1 --no-tags https://github.com/ammulashiva/RISCV_ASIC_2_player_arcade_game.git f:/verilog_sva_gh_scraper/data/full_repos/701150275
git clone --depth 1 --no-tags https://github.com/IswaryaIlanchezhiyan/RISC-V-Digital-Alarm-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/700400268
git clone --depth 1 --no-tags https://github.com/RugenKunkka/ArquitecturaTP3MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/701925368
git clone --depth 1 --no-tags https://github.com/Ner027/VeSPA.git f:/verilog_sva_gh_scraper/data/full_repos/705282623
git clone --depth 1 --no-tags https://github.com/csyer/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/703042872
git clone --depth 1 --no-tags https://github.com/zyx11451/CPU-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/701994706
git clone --depth 1 --no-tags https://github.com/zsq259/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/702051088
git clone --depth 1 --no-tags https://github.com/komorebilzy/RISC_V_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/701936828
git clone --depth 1 --no-tags https://github.com/Dario-Fajardo/Practicas-EDC.git f:/verilog_sva_gh_scraper/data/full_repos/703477277
git clone --depth 1 --no-tags https://github.com/vladimir-vasyuk/I2C-modules.git f:/verilog_sva_gh_scraper/data/full_repos/703386492
git clone --depth 1 --no-tags https://github.com/VirgoLeo1723/Thesis_Fish_Box.git f:/verilog_sva_gh_scraper/data/full_repos/702014010
git clone --depth 1 --no-tags https://github.com/pangyou00/mydesign_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/702022088
git clone --depth 1 --no-tags https://github.com/Preethigrace-7/3bit_bus_arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/701434350
