# RISC-V Architecture

## Typical RISC-V Implementations - FPGA

<https://github.com/pulp-platform/ariane>

<https://store.digilentinc.com/genesys-2-kintex-7-fpga-development-board/>

<https://reference.digilentinc.com/reference/programmable-logic/genesys-2/reference-manual>

<https://github.com/darklife/darkriscv>

<https://github.com/SpinalHDL/VexRiscv>

## Possible Boards

### ARTIX-7

<https://www.digikey.in/en/product-highlight/x/xilinx/arty-a7-100t-and-35t-with-risc-v>

<https://store.digilentinc.com/arty-a7-artix-7-fpga-development-board-for-makers-and-hobbyists/>

### Kintex-7

<https://store.digilentinc.com/genesys-2-kintex-7-fpga-development-board>

### Spartan-6

<https://numato.com/product/mimas-spartan-6-fpga-development-board>

<https://numato.com/product/saturn-spartan-6-fpga-development-board-with-ddr-sdram>

<http://store.gadgetfactory.net/papilio-pro-spartan-6-fpga-dev-board-with-sdram/>

<https://www.aliexpress.com/wholesale?catId=0&initiative_id=SB_20190417021417&SearchText=Xilinx+Spartan+6>

----
<!-- Footer Begins Here -->
## Links

- [Back to Hardware Hub](./README.md)
- [Back to Root Document](../README.md)


