

================================================================
== Vivado HLS Report for 'digitrec'
================================================================
* Date:           Tue Feb 20 21:16:55 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        5-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.84|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1191794|  1191794|  1191794|  1191794|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |                       |            |  Latency  |  Interval | Pipeline|
        |        Instance       |   Module   | min | max | min | max |   Type  |
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |grp_knn_vote_fu_156    |knn_vote    |  121|  121|  121|  121|   none  |
        |grp_update_knn_fu_161  |update_knn  |   63|   63|   63|   63|   none  |
        +-----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       70|       70|         7|          -|          -|    10|    no    |
        | + Loop 1.1  |        5|        5|         1|          -|          -|     5|    no    |
        |- loop2      |  1191600|  1191600|       662|          -|          -|  1800|    no    |
        | + loop2_1   |      660|      660|        66|          -|          -|    10|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    170|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     207|    533|
|Memory           |       97|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    179|
|Register         |        -|      -|     147|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       97|      0|     354|    882|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       34|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+------------+---------+-------+-----+-----+
    |grp_knn_vote_fu_156    |knn_vote    |        0|      0|  106|  243|
    |grp_update_knn_fu_161  |update_knn  |        0|      0|  101|  290|
    +-----------------------+------------+---------+-------+-----+-----+
    |Total                  |            |        0|      0|  207|  533|
    +-----------------------+------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |knn_set_V_U        |digitrec_knn_set_V    |        1|  0|   0|     50|    6|     1|          300|
    |training_data_V_U  |digitrec_trainingbkb  |       96|  0|   0|  18000|   48|     1|       864000|
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total              |                      |       97|  0|   0|  18050|   54|     2|       864300|
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_177_p2        |     +    |      0|  0|  13|           4|           1|
    |i_3_fu_241_p2        |     +    |      0|  0|  18|          11|           1|
    |j_2_fu_253_p2        |     +    |      0|  0|  13|           4|           1|
    |k_1_fu_211_p2        |     +    |      0|  0|  12|           3|           1|
    |next_mul_fu_259_p2   |     +    |      0|  0|  22|          15|          11|
    |tmp_5_fu_265_p2      |     +    |      0|  0|  22|          15|          15|
    |tmp_8_fu_199_p2      |     +    |      0|  0|  15|           7|           7|
    |tmp_9_fu_221_p2      |     +    |      0|  0|  15|           7|           7|
    |exitcond1_fu_171_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond2_fu_235_p2  |   icmp   |      0|  0|  13|          11|           9|
    |exitcond3_fu_205_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_247_p2   |   icmp   |      0|  0|   9|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 170|          88|          64|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  44|          9|    1|          9|
    |i4_reg_122          |   9|          2|   11|         22|
    |i_reg_100           |   9|          2|    4|          8|
    |j_reg_133           |   9|          2|    4|          8|
    |k_reg_111           |   9|          2|    3|          6|
    |knn_set_V_address0  |  21|          4|    6|         24|
    |knn_set_V_ce0       |  21|          4|    1|          4|
    |knn_set_V_ce1       |   9|          2|    1|          2|
    |knn_set_V_d0        |  15|          3|    6|         18|
    |knn_set_V_we0       |  15|          3|    1|          3|
    |knn_set_V_we1       |   9|          2|    1|          2|
    |phi_mul_reg_145     |   9|          2|   15|         30|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 179|         37|   54|        136|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   8|   0|    8|          0|
    |ap_reg_grp_knn_vote_fu_156_ap_start    |   1|   0|    1|          0|
    |ap_reg_grp_update_knn_fu_161_ap_start  |   1|   0|    1|          0|
    |i4_cast3_reg_301                       |  11|   0|   15|          4|
    |i4_reg_122                             |  11|   0|   11|          0|
    |i_2_reg_283                            |   4|   0|    4|          0|
    |i_3_reg_309                            |  11|   0|   11|          0|
    |i_reg_100                              |   4|   0|    4|          0|
    |j_2_reg_317                            |   4|   0|    4|          0|
    |j_reg_133                              |   4|   0|    4|          0|
    |k_reg_111                              |   3|   0|    3|          0|
    |next_mul_reg_322                       |  15|   0|   15|          0|
    |phi_mul_reg_145                        |  15|   0|   15|          0|
    |tmp_8_reg_288                          |   7|   0|    7|          0|
    |training_instance_V_reg_332            |  48|   0|   48|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 147|   0|  151|          4|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_return  | out |    4| ap_ctrl_hs |   digitrec   | return value |
|input_V    |  in |   49|   ap_none  |    input_V   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

