Time resolution is 1 ps
$stop called at time : 3250 ns : File "/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/sources/UART_Test/sims/mod_m_counter_tb.v" Line 54
