Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[04:05:28.381852] Configured Lic search path (23.02-s003): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

Version: 23.11-s100_1, built Mon Apr 22 02:28:10 PDT 2024
Options: -files synth.tcl 
Date:    Thu May 29 04:05:28 2025
Host:    ei-vm-018.othr.de (x86_64 w/Linux 4.18.0-553.44.1.el8_10.x86_64) (32cores*32cpus*1physical cpu*AMD Ryzen Threadripper PRO 5965WX 24-Cores 512KB) (198059944KB)
PID:     1929604
OS:      Red Hat Enterprise Linux release 8.10 (Ootpa)

Checking out license: Genus_Synthesis
[04:05:28.002880] Periodic Lic check successful
[04:05:28.527176] Feature usage summary:
[04:05:28.527177] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (9 seconds elapsed).

#@ Processing -files option
@genus:root: 1> source synth.tcl
#@ Begin verbose source ./synth.tcl
@file(synth.tcl) 2: read_libs /home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib

  Message Summary for Library sg13g2_stdcell_typ_1p20V_25C.lib:
  *************************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 6
  *************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'sg13g2_stdcell_typ_1p20V_25C.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_antennanp' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_antennanp' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_8' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'sg13g2_lgcp_1'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'sg13g2_slgcp_1'
@file(synth.tcl) 10: read_hdl ../../Verification/Pre-Synthesis/SIPO_Multi-Clock_Domain.v
@file(synth.tcl) 17: elaborate serial_to_parallel
  Library has 58 usable logic and 8 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'serial_to_parallel' from file '../../Verification/Pre-Synthesis/SIPO_Multi-Clock_Domain.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'serial_to_parallel'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: serial_to_parallel, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: serial_to_parallel, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: serial_to_parallel, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: serial_to_parallel, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(synth.tcl) 20: read_sdc SDC/SIPO.sdc
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      7 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_units"                - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(synth.tcl) 23: set_db syn_generic_effort high
  Setting attribute of root '/': 'syn_generic_effort' = high
@file(synth.tcl) 24: set_db syn_map_effort high
  Setting attribute of root '/': 'syn_map_effort' = high
@file(synth.tcl) 25: set_db syn_opt_effort high
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(synth.tcl) 28: syn_generic
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:37 (May29) |  545.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in serial_to_parallel
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
##Generic Timing Info: typical gate delay  127.7 ps   std_slew:   13.0 ps   std_load:  4.9 fF  for library domain _default_
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: serial_to_parallel, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist serial_to_parallel)...
Running DP early redundancy removal
Completed DP early redundancy removal on serial_to_parallel (runtime = 0.0s)
Multi-threaded constant propagation [4|0] ...
...done running DP early constant propagation (0 seconds CPU time, netlist serial_to_parallel).
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'serial_to_parallel' to generic gates using 'high' effort.
Running Synthesis Turbo Flow Version 3.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: serial_to_parallel, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: serial_to_parallel, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization CTX_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside serial_to_parallel = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization CTX_region 
Begin SDR optimization UME_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside serial_to_parallel = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization UME_region 
Starting timing based select reordering [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.002s)
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: serial_to_parallel, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_timing_reorder          |       0 |       0 |        0.00 | 
| hlo_recase_casebox          |       0 |       0 |        0.00 | 
| hlo_infer_macro             |       0 |       0 |        0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.00 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.00 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
----------------------------------------------------------
| Trick                | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------
| ume_sweep_aggressive |       0 |       0 |        0.00 | 
| ume_runtime          |       0 |       0 |        0.00 | 
----------------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'serial_to_parallel'.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'serial_to_parallel'.
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: serial_to_parallel, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: serial_to_parallel, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: serial_to_parallel, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting timing based select reordering [v1.0] (stage: post_rtlopt, startdef: serial_to_parallel, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.00 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
| hlo_timing_reorder         |       0 |       0 |        0.00 | 
----------------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: serial_to_parallel, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.003s)
Starting timing based select reordering [v1.0] (stage: post_muxopt, startdef: serial_to_parallel, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_muxopt
--------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------
| hlo_speculation    |       0 |       0 |        0.00 | 
| hlo_timing_reorder |       0 |       0 |        0.00 | 
--------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                                           Message Text                                            |
----------------------------------------------------------------------------------------------------------------------------
|DPOPT-5 |Info   |    1|Skipping datapath optimization.                                                                    |
|DPOPT-6 |Info   |    1|Pre-processed datapath logic.                                                                      |
|ELAB-1  |Info   |    1|Elaborating Design.                                                                                |
|ELAB-3  |Info   |    1|Done Elaborating Design.                                                                           |
|LBR-9   |Warning|   14|Library cell has no output pins defined.                                                           |
|        |       |     |Add the missing output pin(s)                                                                      |
|        |       |     | , then reload the library. Else the library cell will be marked as timing model i.e. unusable.    |
|        |       |     | Timing_model means that the cell does not have any defined function. If there is no output pin,   |
|        |       |     | Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on |
|        |       |     | the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the    |
|        |       |     | library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will   |
|        |       |     | be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not|
|        |       |     | for the power_ground pins. Genus will depend upon the output function defined in the pin group    |
|        |       |     | (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.   |
|LBR-40  |Info   |    6|An unsupported construct was detected in this library.                                             |
|        |       |     |Check to see if this construct is really needed for synthesis. Many liberty constructs are not     |
|        |       |     | actually required.                                                                                |
|LBR-41  |Info   |    1|An output library pin lacks a function attribute.                                                  |
|        |       |     |If the remainder of this library cell's semantic checks are successful, it will be considered as a |
|        |       |     | timing-model (because one of its outputs does not have a valid function.                          |
|LBR-101 |Warning|    2|Unusable clock gating integrated cell found at the time of loading libraries. This warning happens |
|        |       |     | because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use'    |
|        |       |     | attribute is defined as true in the liberty library. To make Genus use this cell for clock gating |
|        |       |     | insertion, 'dont_use' attribute should be set to false.                                           |
|        |       |     |To make the cell usable, change the value of 'dont_use' attribute to false.                        |
|LBR-155 |Info   |    8|Mismatch in unateness between 'timing_sense' attribute and the function.                           |
|        |       |     |The 'timing_sense' attribute will be respected.                                                    |
|LBR-162 |Info   |    8|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                            |
|        |       |     |Setting the 'timing_sense' to non_unate.                                                           |
|LBR-412 |Info   |    1|Created nominal operating condition.                                                               |
|        |       |     |The nominal operating condition is represented, either by the nominal PVT values specified in the  |
|        |       |     | library source (via nom_process,nom_voltage and nom_temperature respectively)                     |
|        |       |     | , or by the default PVT values (1.0,1.0,1.0).                                                     |
|LBR-518 |Info   |    1|Missing a function attribute in the output pin definition.                                         |
|PHYS-752|Info   |    1|Partition Based Synthesis execution skipped.                                                       |
|SYNTH-1 |Info   |    1|Synthesizing.                                                                                      |
|TIM-1000|Info   |    1|Multimode clock gating check is disabled.                                                          |
----------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 58 combo usable cells and 8 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   -14 ps
Target path end-point (Port: serial_to_parallel/p_o[7])


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                     8        100.0
Excluded from State Retention       8        100.0
    - Will not convert              8        100.0
      - Preserved                   0          0.0
      - Power intent excluded       8        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 1, CPU_Time 0.9960810000000002
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:37 (May29) |  545.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:01) | 100.0(100.0) |    4:05:38 (May29) |  545.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:37 (May29) |  545.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:01) | 100.0(100.0) |    4:05:38 (May29) |  545.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Starting post syn_generic ultra-effort Boolean optimization
Redundancy removal succeeded.
Done post syn_generic ultra-effort Boolean optimization (0.00 cpu seconds) (0.00 elapsed cpu seconds)
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'serial_to_parallel' to generic gates.
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(synth.tcl) 35: set_db dft_scan_style muxed_scan
  Setting attribute of root '/': 'dft_scan_style' = muxed_scan
@file(synth.tcl) 37: set_db dft_prefix DFT_/
  Setting attribute of root '/': 'dft_prefix' = DFT_/
@file(synth.tcl) 39: define_dft shift_enable -name {scan_en} -active {high} -create_port {scan_en}
@file(synth.tcl) 41: check_dft_rules
  Checking DFT rules for 'serial_to_parallel' module under 'muxed_scan' style

Detected 0 DFT rule violation(s)
	Summary of check_dft_rules
	**************************
	Number of usable scan cells: 1
Clock Rule Violations:
---------------------
	  Internally driven clock net: 0
	      Tied constant clock net: 0
	           Undriven clock net: 0
	Conflicting async & clock net: 0
	              Misc. clock net: 0

Async. set/reset Rule Violations:
--------------------------------
	Internally driven async net: 0
	      Tied active async net: 0
	         Undriven async net: 0
	            Misc. async net: 0

   Total number of DFT violations: 0

  Total number of Test Clock Domains: 1
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules:   8
  Percentage of total registers that are scannable: 100%


Warning : Clock Gating Integrated cells have been avoided in the technology libraries. [DFT-325]
        : Usable clock gating cells found but avoided in Library
        : DFT logic in some cases may require Clock Gating Integrated cells to correctly build the scan structures.  Clock Gating Integrated cells should be made usable prior to mapping the design or when inserting DFT logic into a mapped design.
@file(synth.tcl) 42: check_dft_rules
  Checking DFT rules for 'serial_to_parallel' module under 'muxed_scan' style

Detected 0 DFT rule violation(s)
	Summary of check_dft_rules
	**************************
	Number of usable scan cells: 1
Clock Rule Violations:
---------------------
	  Internally driven clock net: 0
	      Tied constant clock net: 0
	           Undriven clock net: 0
	Conflicting async & clock net: 0
	              Misc. clock net: 0

Async. set/reset Rule Violations:
--------------------------------
	Internally driven async net: 0
	      Tied active async net: 0
	         Undriven async net: 0
	            Misc. async net: 0

   Total number of DFT violations: 0

  Total number of Test Clock Domains: 1
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules:   8
  Percentage of total registers that are scannable: 100%


Warning : Clock Gating Integrated cells have been avoided in the technology libraries. [DFT-325]
        : Usable clock gating cells found but avoided in Library
@file(synth.tcl) 43: check_dft_rules
  Checking DFT rules for 'serial_to_parallel' module under 'muxed_scan' style

Detected 0 DFT rule violation(s)
	Summary of check_dft_rules
	**************************
	Number of usable scan cells: 1
Clock Rule Violations:
---------------------
	  Internally driven clock net: 0
	      Tied constant clock net: 0
	           Undriven clock net: 0
	Conflicting async & clock net: 0
	              Misc. clock net: 0

Async. set/reset Rule Violations:
--------------------------------
	Internally driven async net: 0
	      Tied active async net: 0
	         Undriven async net: 0
	            Misc. async net: 0

   Total number of DFT violations: 0

  Total number of Test Clock Domains: 1
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules:   8
  Percentage of total registers that are scannable: 100%


Warning : Clock Gating Integrated cells have been avoided in the technology libraries. [DFT-325]
        : Usable clock gating cells found but avoided in Library
@file(synth.tcl) 46: set_db current_design .dft_min_number_of_scan_chains 1
  Setting attribute of design 'serial_to_parallel': 'dft_min_number_of_scan_chains' = 1
@file(synth.tcl) 49: define_dft scan_chain -name top_chain -sdi scan_in -sdo scan_out -create_ports
@file(synth.tcl) 50: syn_map
#------------------------------------------------------------------------------------
# Root attributes for category: opt
#------------------------------------------------------------------------------------
# Feature                           | Attribute                | Value            
#------------------------------------------------------------------------------------
# Power optimization effort         | design_power_effort      | none (default)   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false (default)  
#------------------------------------------------------------------------------------

##Generic Timing Info: typical gate delay  127.7 ps   std_slew:   13.0 ps   std_load:  4.9 fF  for library domain _default_
Mapping ChipWare ICG instances in serial_to_parallel
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Info    : Mapping. [SYNTH-4]
        : Mapping 'serial_to_parallel' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 58 combo usable cells and 8 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:37 (May29) |  545.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:01) | 100.0(100.0) |    4:05:38 (May29) |  545.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:37 (May29) |  545.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:01) | 100.0( 50.0) |    4:05:38 (May29) |  545.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:10) |  00:00:00(00:00:01) |   0.0( 50.0) |    4:05:39 (May29) |  545.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 58 combo usable cells and 8 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  -137 ps
Target path end-point (Port: serial_to_parallel/p_o[7])

Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
Multi-threaded Technology Mapping (8 threads, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1001     -185 
            Worst cost_group: clk, WNS: -185.8
            Path: shift_reg_reg[7]/CLK --> p_o[7]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -137     -186      -9%      400 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:  -186 ps
Target path end-point (Port: serial_to_parallel/p_o[7])

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                                           Message Text                                            |
----------------------------------------------------------------------------------------------------------------------------
|DFT-100 |Info   |    5|Added DFT object.                                                                                  |
|DFT-130 |Info   |    3|Created DFT port.                                                                                  |
|        |       |     |A port for DFT purposes was created.                                                               |
|DFT-151 |Info   |    1|Added scan chain.                                                                                  |
|DFT-303 |Info   |    1|Auto detection of Async control signal. By default, all Async set and reset control signals of     |
|        |       |     | flops are identified automatically and an automatically generated test signal is added to the DFT |
|        |       |     | setup, if no test signal is defined for them, yet.                                                |
|        |       |     |If you do not want Async set and reset signals to be defined as test signals automatically, set the|
|        |       |     | attribute dft_identify_test_signals to false.                                                     |
|DFT-325 |Warning|    3|Clock Gating Integrated cells have been avoided in the technology libraries.                       |
|        |       |     |DFT logic in some cases may require Clock Gating Integrated cells to correctly build the scan      |
|        |       |     | structures.  Clock Gating Integrated cells should be made usable prior to mapping the design or   |
|        |       |     | when inserting DFT logic into a mapped design.                                                    |
|PHYS-752|Info   |    1|Partition Based Synthesis execution skipped.                                                       |
|SYNTH-2 |Info   |    1|Done synthesizing.                                                                                 |
|SYNTH-4 |Info   |    1|Mapping.                                                                                           |
----------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                 998     -187 
            Worst cost_group: clk, WNS: -187.8
            Path: shift_reg_reg[7]/CLK --> p_o[7]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -186     -188      +0%      400 

 
Scan synthesis status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 scan_map                   1020     -187 
            Worst cost_group: clk, WNS: -187.8
            Path: shift_reg_reg[7]/CLK --> p_o[7]

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                     8        100.0
Excluded from State Retention       8        100.0
    - Will not convert              8        100.0
      - Preserved                   0          0.0
      - Power intent excluded       8        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 0, CPU_Time -0.0026200000000002888
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:37 (May29) |  545.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:01) | 100.3( 50.0) |    4:05:38 (May29) |  545.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:10) |  00:00:00(00:00:01) |   0.0( 50.0) |    4:05:39 (May29) |  545.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:10) |  00:00:00(00:00:00) |  -0.3(  0.0) |    4:05:39 (May29) |  545.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/serial_to_parallel/fv_map.fv.json' for netlist 'fv/serial_to_parallel/fv_map.v.gz'.
Warning : Writing DFT constraints in the dofile. [CFM-655]
        : Use 'write_do_lec -no_dft' to comment out DFT constraints.
        : Carefully review the constraints to ensure that functional logic is not excluded from verification.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/serial_to_parallel/rtl_to_fv_map.do'.
        : RTL names flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:37 (May29) |  545.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:05:38 (May29) |  545.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:10) |  00:00:00(00:00:01) |   0.0( 33.3) |    4:05:39 (May29) |  545.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:10) |  00:00:00(00:00:00) |  -0.1(  0.0) |    4:05:39 (May29) |  545.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:11) |  00:00:01(00:00:01) |  50.2( 33.3) |    4:05:40 (May29) |  545.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:37 (May29) |  545.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:05:38 (May29) |  545.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:10) |  00:00:00(00:00:01) |   0.0( 33.3) |    4:05:39 (May29) |  545.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:10) |  00:00:00(00:00:00) |  -0.1(  0.0) |    4:05:39 (May29) |  545.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:11) |  00:00:01(00:00:01) |  50.2( 33.3) |    4:05:40 (May29) |  545.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:40 (May29) |  545.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:serial_to_parallel ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:37 (May29) |  545.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:05:38 (May29) |  545.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:10) |  00:00:00(00:00:01) |   0.0( 33.3) |    4:05:39 (May29) |  545.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:10) |  00:00:00(00:00:00) |  -0.1(  0.0) |    4:05:39 (May29) |  545.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:11) |  00:00:01(00:00:01) |  50.2( 33.3) |    4:05:40 (May29) |  545.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:40 (May29) |  545.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:40 (May29) |  545.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1020     -187     -1361      1220        0        0
            Worst cost_group: clk, WNS: -187.8
            Path: shift_reg_reg[7]/CLK --> p_o[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 1020     -187     -1361      1220        0        0
            Worst cost_group: clk, WNS: -187.8
            Path: shift_reg_reg[7]/CLK --> p_o[7]
 incr_delay                 1040     -127     -1301      1096        0        0
            Worst cost_group: clk, WNS: -127.2
            Path: shift_reg_reg[7]/CLK --> p_o[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         8  (        2 /        2 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         6  (        0 /        0 )  0.00
    plc_st_fence         6  (        0 /        0 )  0.00
        plc_star         6  (        0 /        0 )  0.00
      plc_laf_st         6  (        0 /        0 )  0.00
 plc_laf_st_fence         6  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         6  (        0 /        0 )  0.00
   plc_laf_lo_st         6  (        0 /        0 )  0.00
       plc_lo_st         6  (        0 /        0 )  0.00
        mb_split         6  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   1040     -127     -1301      1096        0        0
            Worst cost_group: clk, WNS: -127.2
            Path: shift_reg_reg[7]/CLK --> p_o[7]
 incr_tns                   1040     -127     -1301      1096        0        0
            Worst cost_group: clk, WNS: -127.2
            Path: shift_reg_reg[7]/CLK --> p_o[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        24  (        0 /        0 )  0.00
   plc_laf_lo_st        24  (        0 /        0 )  0.00
       plc_lo_st        24  (        0 /        0 )  0.00
            fopt        24  (        0 /        0 )  0.00
       crit_dnsz        16  (        0 /        0 )  0.01
             dup        24  (        0 /        0 )  0.00
        setup_dn        24  (        0 /        0 )  0.00
        mb_split        24  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.00023900000000054433
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:37 (May29) |  545.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:05:38 (May29) |  545.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:10) |  00:00:00(00:00:01) |   0.0( 33.3) |    4:05:39 (May29) |  545.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:10) |  00:00:00(00:00:00) |  -0.1(  0.0) |    4:05:39 (May29) |  545.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:11) |  00:00:01(00:00:01) |  50.2( 33.3) |    4:05:40 (May29) |  545.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:40 (May29) |  545.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:40 (May29) |  545.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:11) |  00:00:00(00:00:00) |  -0.0(  0.0) |    4:05:40 (May29) |  545.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:37 (May29) |  545.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:01) |  50.0( 33.3) |    4:05:38 (May29) |  545.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:38 (May29) |  545.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:10) |  00:00:00(00:00:01) |   0.0( 33.3) |    4:05:39 (May29) |  545.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:10) |  00:00:00(00:00:00) |  -0.1(  0.0) |    4:05:39 (May29) |  545.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:11) |  00:00:01(00:00:01) |  50.2( 33.3) |    4:05:40 (May29) |  545.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:40 (May29) |  545.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:40 (May29) |  545.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:11) |  00:00:00(00:00:00) |  -0.0(  0.0) |    4:05:40 (May29) |  545.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:05:40 (May29) |  545.8 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -         9       326       545
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Pre Cleanup                        1         -         -         9       326       545
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -        24       901       545
##>M:Const Prop                         0      -187      1361        24       901       545
##>M:Cleanup                            0      -127      1301        24       921       545
##>M:MBCI                               0         -         -        24       921       545
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Misc                               0
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'serial_to_parallel'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(synth.tcl) 54: connect_scan_chains -auto_create_chains
Info    : Initiating DFT command. [DFT-145]
        : Started connect_scan_chains.
  Starting DFT Scan Configuration for module 'serial_to_parallel' in 'normal' mode, with physical flow OFF 
  Configuring 1 chains for 8 scan f/f 
  Configured 1 chains for Domain: 'clk', edge: 'rising'
  	 top_chain (scan_in -> scan_out) has 8 registers; Domain:clk, edge: rising
  Processing 1 scan chains in 'muxed_scan' style.
  Default shift enable signal is 'scan_en': 'port:serial_to_parallel/scan_en' active high.
Mapping DFT logic introduced by scan chain connection...
Mapping DFT logic done.
Info    : Reporting runtime for DFT command. [DFT-147]
        : Runtime for connect_scan_chains is 0 second(s).
Info    : Successfully completed DFT command. [DFT-146]
        : Successfully completed connect_scan_chains.
  =================
   Message Summary
  =================
--------------------------------------------------------
|  Id   |Sev |Count|           Message Text            |
--------------------------------------------------------
|DFT-145|Info|    1|Initiating DFT command.            |
|DFT-146|Info|    1|Successfully completed DFT command.|
|DFT-147|Info|    1|Reporting runtime for DFT command. |
--------------------------------------------------------
@file(synth.tcl) 57: report dft_chains > reports/report_dft_chains
@file(synth.tcl) 58: report_timing > reports/report_timing.rpt
@file(synth.tcl) 59: report_power  > reports/report_power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : serial_to_parallel
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports/report_power.rpt
@file(synth.tcl) 60: report_area   > reports/report_area.rpt
@file(synth.tcl) 61: report_qor    > reports/report_qor.rpt
@file(synth.tcl) 64: write_hdl > outputs/SIPO_netlist.v
@file(synth.tcl) 65: write_sdc > outputs/post_synth_SIPO.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(synth.tcl) 66: write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge  -setuphold split > outputs/delays.sdf
@file(synth.tcl) 67: write_design -base_name innovus_src/SIPO
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'serial_to_parallel' to innovus_src/SIPO...
%# Begin write_design (05/29 04:05:40, mem=1752.09M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
  Setting attribute of root '/': 'set_boundary_change' = 
File innovus_src/SIPO.mmmc.tcl has been written.
Info    : Scan chain has elements which already have their SE connected. No elements in the scan chain needs SE connection. [DFT-710]
        : Scan chain top_chain shift_enable is reported as NONE.
Info    : Scan chain has elements which already have their SE connected. No elements in the scan chain needs SE connection. [DFT-710]
        : Scan chain top_chain shift_enable is reported as NONE.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file innovus_src/SIPO.default_emulate_constraint_mode.sdc has been written
Info: file innovus_src/SIPO.default_emulate_constraint_mode.sdc has been written
** To load the database source innovus_src/SIPO.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'serial_to_parallel' (command execution time mm:ss cpu = 00:01, real = 00:01).
.
%# End write_design (05/29 04:05:41, total cpu=09:00:01, real=09:00:01, peak res=545.80M, current mem=1756.10M)
@file(synth.tcl) 68: write_dft_atpg -library /home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v -directory outputs/modus_src
----------------------------------------------------------------------------
Modus scripts for ATPG have been written 
 for fullscan mode to directory 'outputs/modus_src'.
To generate the ATPG test vectors in fullscan mode :
.... Invoke the script from OS command line as 'modus -file outputs/modus_src/runmodus.atpg.tcl'.
To simulate the ATPG generated test vectors in FULLSCAN mode:
.... Invoke the script from OS command line as 'outputs/modus_src/run_fullscan_sim'.
------------------------------------------------------------------------
@file(synth.tcl) 72: write_do_lec -revised_design outputs/SIPO_netlist.v -logfile outputs/lec_src/SIPO2final_lec.log > outputs/lec_src/SIPO2final_lec.do
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/serial_to_parallel/SIPO_netlistv.fv.json' for netlist 'outputs/SIPO_netlist.v'.
Warning : Writing DFT constraints in the dofile. [CFM-655]
        : Use 'write_do_lec -no_dft' to comment out DFT constraints.
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Warning : Writing DFT constraints in the dofile. [CFM-655]
        : Use 'write_do_lec -no_dft' to comment out DFT constraints.
Info    : Wrote composite dofile. [CFM-2]
        : The composite dofile 'outputs/lec_src/SIPO2final_lec.do' includes two compare operations: rtl-to-fv_map and fv_map-to-revised. The 'fv_map' netlist was automatically written in the verification directory during the syn_map command.
#@ End verbose source ./synth.tcl
WARNING: This version of the tool is 401 days old.
@genus:root: 2> lec -xl -dofile
@genus:root: 3> lec -xl -dofile outputs/lec_src/SIPO2final_lec.do
@genus:root: 4> modus
@genus:root: 5> exit

Lic Summary:
[04:15:22.336387] Cdslmd servers: hs-lic3
[04:15:22.336393] Feature usage summary:
[04:15:22.336393] Genus_Synthesis

Normal exit.