

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2'
================================================================
* Date:           Fri Jun  7 16:44:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.617 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    14094|    14094|  70.470 us|  70.470 us|  14094|  14094|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_1_loop_for_ap_2  |    14092|    14092|        24|         11|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 11, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:69->CNN.cpp:37]   --->   Operation 27 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 28 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten34"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln67 = store i4 0, i4 %n" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 32 'store' 'store_ln67' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln69 = store i8 0, i8 %y" [Conv.cpp:69->CNN.cpp:37]   --->   Operation 33 'store' 'store_ln69' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i84"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i11 %indvar_flatten34" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 35 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln67 = icmp_eq  i11 %indvar_flatten34_load, i11 1280" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 36 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%add_ln67 = add i11 %indvar_flatten34_load, i11 1" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 37 'add' 'add_ln67' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.inc45.i126, void %for.body4.i132.preheader.exitStub" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 38 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%y_load = load i8 %y" [Conv.cpp:69->CNN.cpp:37]   --->   Operation 39 'load' 'y_load' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%n_load = load i4 %n" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 40 'load' 'n_load' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.76ns)   --->   "%icmp_ln69 = icmp_eq  i8 %y_load, i8 160" [Conv.cpp:69->CNN.cpp:37]   --->   Operation 41 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.39ns)   --->   "%select_ln67 = select i1 %icmp_ln69, i8 0, i8 %y_load" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 42 'select' 'select_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%add_ln67_1 = add i4 %n_load, i4 1" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 43 'add' 'add_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i8 %select_ln67" [Conv.cpp:69->CNN.cpp:37]   --->   Operation 44 'zext' 'zext_ln69_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%OutPadConv2_addr = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln69_1" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 45 'getelementptr' 'OutPadConv2_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%OutPadConv2_load = load i10 %OutPadConv2_addr" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 46 'load' 'OutPadConv2_load' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_1 : Operation 47 [1/1] (0.76ns)   --->   "%add_ln75_1 = add i8 %select_ln67, i8 1" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 47 'add' 'add_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i8 %add_ln75_1" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 48 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_1 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_1" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 49 'getelementptr' 'OutPadConv2_addr_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%OutPadConv2_load_1 = load i10 %OutPadConv2_addr_1" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 50 'load' 'OutPadConv2_load_1' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln67 = store i11 %add_ln67, i11 %indvar_flatten34" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 51 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln69 = store i8 %add_ln75_1, i8 %y" [Conv.cpp:69->CNN.cpp:37]   --->   Operation 52 'store' 'store_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 53 [1/1] (0.39ns)   --->   "%select_ln67_1 = select i1 %icmp_ln69, i4 %add_ln67_1, i4 %n_load" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 53 'select' 'select_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = trunc i4 %select_ln67_1" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 54 'trunc' 'empty' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty, i4 0" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 55 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i7 %p_shl4" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 56 'zext' 'p_shl17_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty, i2 0" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 57 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i5 %p_shl7" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 58 'zext' 'p_shl18_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.77ns)   --->   "%empty_156 = add i8 %p_shl17_cast, i8 %p_shl18_cast" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 59 'add' 'empty_156' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.76ns)   --->   "%add_ln75 = add i8 %empty_156, i8 108" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 60 'add' 'add_ln75' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i8 %add_ln75" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 61 'zext' 'zext_ln75' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%Weights_addr_28 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 62 'getelementptr' 'Weights_addr_28' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (1.23ns)   --->   "%Weights_load_28 = load i14 %Weights_addr_28" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 63 'load' 'Weights_load_28' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%OutPadConv2_load = load i10 %OutPadConv2_addr" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 64 'load' 'OutPadConv2_load' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_2 : Operation 65 [1/1] (0.76ns)   --->   "%add_ln75_2 = add i8 %empty_156, i8 109" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 65 'add' 'add_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i8 %add_ln75_2" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 66 'zext' 'zext_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%Weights_addr_29 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_2" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 67 'getelementptr' 'Weights_addr_29' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (1.23ns)   --->   "%Weights_load_29 = load i14 %Weights_addr_29" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 68 'load' 'Weights_load_29' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%OutPadConv2_load_1 = load i10 %OutPadConv2_addr_1" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 69 'load' 'OutPadConv2_load_1' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_2 : Operation 70 [1/1] (0.76ns)   --->   "%add_ln75_4 = add i8 %select_ln67, i8 2" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 70 'add' 'add_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln75_3 = zext i8 %add_ln75_4" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 71 'zext' 'zext_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_2 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_3" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 72 'getelementptr' 'OutPadConv2_addr_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (1.23ns)   --->   "%OutPadConv2_load_2 = load i10 %OutPadConv2_addr_2" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 73 'load' 'OutPadConv2_load_2' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_2 : Operation 74 [1/1] (0.76ns)   --->   "%add_ln75_7 = add i8 %select_ln67, i8 3" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 74 'add' 'add_ln75_7' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln75_5 = zext i8 %add_ln75_7" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 75 'zext' 'zext_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_3 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_5" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 76 'getelementptr' 'OutPadConv2_addr_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (1.23ns)   --->   "%OutPadConv2_load_3 = load i10 %OutPadConv2_addr_3" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 77 'load' 'OutPadConv2_load_3' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_2 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln67 = store i4 %select_ln67_1, i4 %n" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 78 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln69_3 = zext i8 %select_ln67" [Conv.cpp:69->CNN.cpp:37]   --->   Operation 79 'zext' 'zext_ln69_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 80 [1/2] (1.23ns)   --->   "%Weights_load_28 = load i14 %Weights_addr_28" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 80 'load' 'Weights_load_28' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i16 %Weights_load_28" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 81 'sext' 'sext_ln75' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i16 %OutPadConv2_load" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 82 'sext' 'sext_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (2.38ns)   --->   "%mul_ln75 = mul i24 %sext_ln75_1, i24 %sext_ln75" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 83 'mul' 'mul_ln75' <Predicate = (!icmp_ln67)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/2] (1.23ns)   --->   "%Weights_load_29 = load i14 %Weights_addr_29" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 84 'load' 'Weights_load_29' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i16 %Weights_load_29" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 85 'sext' 'sext_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i16 %OutPadConv2_load_1" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 86 'sext' 'sext_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 87 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_3, i24 %sext_ln75_2" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 87 'mul' 'mul_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln75, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 88 'partselect' 'tmp_45' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.76ns)   --->   "%add_ln75_5 = add i8 %empty_156, i8 110" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 89 'add' 'add_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln75_4 = zext i8 %add_ln75_5" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 90 'zext' 'zext_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%Weights_addr_30 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_4" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 91 'getelementptr' 'Weights_addr_30' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (1.23ns)   --->   "%Weights_load_30 = load i14 %Weights_addr_30" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 92 'load' 'Weights_load_30' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 93 [1/2] (1.23ns)   --->   "%OutPadConv2_load_2 = load i10 %OutPadConv2_addr_2" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 93 'load' 'OutPadConv2_load_2' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_3 : Operation 94 [1/1] (0.76ns)   --->   "%add_ln75_8 = add i8 %empty_156, i8 111" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 94 'add' 'add_ln75_8' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln75_6 = zext i8 %add_ln75_8" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 95 'zext' 'zext_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%Weights_addr_31 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_6" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 96 'getelementptr' 'Weights_addr_31' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (1.23ns)   --->   "%Weights_load_31 = load i14 %Weights_addr_31" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 97 'load' 'Weights_load_31' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 98 [1/2] (1.23ns)   --->   "%OutPadConv2_load_3 = load i10 %OutPadConv2_addr_3" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 98 'load' 'OutPadConv2_load_3' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_3 : Operation 99 [1/1] (0.76ns)   --->   "%add_ln75_10 = add i8 %select_ln67, i8 4" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 99 'add' 'add_ln75_10' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln75_7 = zext i8 %add_ln75_10" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 100 'zext' 'zext_ln75_7' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_4 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_7" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 101 'getelementptr' 'OutPadConv2_addr_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (1.23ns)   --->   "%OutPadConv2_load_4 = load i10 %OutPadConv2_addr_4" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 102 'load' 'OutPadConv2_load_4' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_3 : Operation 103 [1/1] (0.77ns)   --->   "%add_ln75_13 = add i9 %zext_ln69_3, i9 164" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 103 'add' 'add_ln75_13' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln75_9 = zext i9 %add_ln75_13" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 104 'zext' 'zext_ln75_9' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_5 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_9" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 105 'getelementptr' 'OutPadConv2_addr_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (1.23ns)   --->   "%OutPadConv2_load_5 = load i10 %OutPadConv2_addr_5" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 106 'load' 'OutPadConv2_load_5' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 107 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_3, i24 %sext_ln75_2" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 107 'mul' 'mul_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [1/2] (1.23ns)   --->   "%Weights_load_30 = load i14 %Weights_addr_30" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 108 'load' 'Weights_load_30' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln75_4 = sext i16 %Weights_load_30" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 109 'sext' 'sext_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln75_5 = sext i16 %OutPadConv2_load_2" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 110 'sext' 'sext_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 111 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_6)   --->   "%mul_ln75_2 = mul i24 %sext_ln75_5, i24 %sext_ln75_4" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 111 'mul' 'mul_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/2] (1.23ns)   --->   "%Weights_load_31 = load i14 %Weights_addr_31" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 112 'load' 'Weights_load_31' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 113 [1/1] (0.76ns)   --->   "%add_ln75_11 = add i8 %empty_156, i8 112" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 113 'add' 'add_ln75_11' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln75_8 = zext i8 %add_ln75_11" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 114 'zext' 'zext_ln75_8' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%Weights_addr_32 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_8" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 115 'getelementptr' 'Weights_addr_32' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 116 [2/2] (1.23ns)   --->   "%Weights_load_32 = load i14 %Weights_addr_32" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 116 'load' 'Weights_load_32' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 117 [1/2] (1.23ns)   --->   "%OutPadConv2_load_4 = load i10 %OutPadConv2_addr_4" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 117 'load' 'OutPadConv2_load_4' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_4 : Operation 118 [1/1] (0.76ns)   --->   "%add_ln75_14 = add i8 %empty_156, i8 113" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 118 'add' 'add_ln75_14' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln75_10 = zext i8 %add_ln75_14" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 119 'zext' 'zext_ln75_10' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%Weights_addr_33 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_10" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 120 'getelementptr' 'Weights_addr_33' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (1.23ns)   --->   "%Weights_load_33 = load i14 %Weights_addr_33" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 121 'load' 'Weights_load_33' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 122 [1/2] (1.23ns)   --->   "%OutPadConv2_load_5 = load i10 %OutPadConv2_addr_5" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 122 'load' 'OutPadConv2_load_5' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_4 : Operation 123 [1/1] (0.77ns)   --->   "%add_ln75_16 = add i9 %zext_ln69_3, i9 165" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 123 'add' 'add_ln75_16' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln75_11 = zext i9 %add_ln75_16" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 124 'zext' 'zext_ln75_11' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_6 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_11" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 125 'getelementptr' 'OutPadConv2_addr_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (1.23ns)   --->   "%OutPadConv2_load_6 = load i10 %OutPadConv2_addr_6" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 126 'load' 'OutPadConv2_load_6' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_4 : Operation 127 [1/1] (0.77ns)   --->   "%add_ln75_19 = add i9 %zext_ln69_3, i9 166" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 127 'add' 'add_ln75_19' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln75_13 = zext i9 %add_ln75_19" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 128 'zext' 'zext_ln75_13' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_7 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_13" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 129 'getelementptr' 'OutPadConv2_addr_7' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 130 [2/2] (1.23ns)   --->   "%OutPadConv2_load_7 = load i10 %OutPadConv2_addr_7" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 130 'load' 'OutPadConv2_load_7' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 131 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_3, i24 %sext_ln75_2" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 131 'mul' 'mul_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_45, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 132 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 133 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_3 = add i24 %shl_ln2, i24 %mul_ln75_1" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 133 'add' 'add_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 134 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_6)   --->   "%mul_ln75_2 = mul i24 %sext_ln75_5, i24 %sext_ln75_4" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 134 'mul' 'mul_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln75_6 = sext i16 %Weights_load_31" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 135 'sext' 'sext_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln75_7 = sext i16 %OutPadConv2_load_3" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 136 'sext' 'sext_ln75_7' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 137 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_9)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_7, i24 %sext_ln75_6" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 137 'mul' 'mul_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 138 [1/2] (1.23ns)   --->   "%Weights_load_32 = load i14 %Weights_addr_32" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 138 'load' 'Weights_load_32' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 139 [1/2] (1.23ns)   --->   "%Weights_load_33 = load i14 %Weights_addr_33" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 139 'load' 'Weights_load_33' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 140 [1/1] (0.76ns)   --->   "%add_ln75_17 = add i8 %empty_156, i8 114" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 140 'add' 'add_ln75_17' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln75_12 = zext i8 %add_ln75_17" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 141 'zext' 'zext_ln75_12' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%Weights_addr_34 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_12" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 142 'getelementptr' 'Weights_addr_34' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 143 [2/2] (1.23ns)   --->   "%Weights_load_34 = load i14 %Weights_addr_34" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 143 'load' 'Weights_load_34' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 144 [1/2] (1.23ns)   --->   "%OutPadConv2_load_6 = load i10 %OutPadConv2_addr_6" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 144 'load' 'OutPadConv2_load_6' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_5 : Operation 145 [1/1] (0.76ns)   --->   "%add_ln75_20 = add i8 %empty_156, i8 115" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 145 'add' 'add_ln75_20' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln75_14 = zext i8 %add_ln75_20" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 146 'zext' 'zext_ln75_14' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%Weights_addr_35 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_14" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 147 'getelementptr' 'Weights_addr_35' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 148 [2/2] (1.23ns)   --->   "%Weights_load_35 = load i14 %Weights_addr_35" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 148 'load' 'Weights_load_35' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 149 [1/2] (1.23ns)   --->   "%OutPadConv2_load_7 = load i10 %OutPadConv2_addr_7" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 149 'load' 'OutPadConv2_load_7' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_5 : Operation 150 [1/1] (0.77ns)   --->   "%add_ln75_22 = add i9 %zext_ln69_3, i9 167" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 150 'add' 'add_ln75_22' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln75_15 = zext i9 %add_ln75_22" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 151 'zext' 'zext_ln75_15' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_8 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_15" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 152 'getelementptr' 'OutPadConv2_addr_8' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 153 [2/2] (1.23ns)   --->   "%OutPadConv2_load_8 = load i10 %OutPadConv2_addr_8" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 153 'load' 'OutPadConv2_load_8' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_5 : Operation 154 [1/1] (0.77ns)   --->   "%add_ln75_25 = add i9 %zext_ln69_3, i9 168" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 154 'add' 'add_ln75_25' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln75_17 = zext i9 %add_ln75_25" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 155 'zext' 'zext_ln75_17' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_9 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_17" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 156 'getelementptr' 'OutPadConv2_addr_9' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 157 [2/2] (1.23ns)   --->   "%OutPadConv2_load_9 = load i10 %OutPadConv2_addr_9" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 157 'load' 'OutPadConv2_load_9' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>

State 6 <SV = 5> <Delay = 2.01>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%p_cast86 = zext i8 %empty_156" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 158 'zext' 'p_cast86' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 159 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_3 = add i24 %shl_ln2, i24 %mul_ln75_1" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 159 'add' 'add_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 160 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_6)   --->   "%mul_ln75_2 = mul i24 %sext_ln75_5, i24 %sext_ln75_4" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 160 'mul' 'mul_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_3, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 161 'partselect' 'tmp_46' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln75_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_46, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 162 'bitconcatenate' 'shl_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 163 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_6 = add i24 %shl_ln75_1, i24 %mul_ln75_2" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 163 'add' 'add_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 164 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_9)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_7, i24 %sext_ln75_6" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 164 'mul' 'mul_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln75_8 = sext i16 %Weights_load_32" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 165 'sext' 'sext_ln75_8' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln75_9 = sext i16 %OutPadConv2_load_4" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 166 'sext' 'sext_ln75_9' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 167 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_12)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_9, i24 %sext_ln75_8" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 167 'mul' 'mul_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/2] (1.23ns)   --->   "%Weights_load_34 = load i14 %Weights_addr_34" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 168 'load' 'Weights_load_34' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 169 [1/2] (1.23ns)   --->   "%Weights_load_35 = load i14 %Weights_addr_35" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 169 'load' 'Weights_load_35' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 170 [1/1] (0.76ns)   --->   "%add_ln75_23 = add i9 %p_cast86, i9 116" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 170 'add' 'add_ln75_23' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln75_16 = zext i9 %add_ln75_23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 171 'zext' 'zext_ln75_16' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%Weights_addr_36 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_16" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 172 'getelementptr' 'Weights_addr_36' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 173 [2/2] (1.23ns)   --->   "%Weights_load_36 = load i14 %Weights_addr_36" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 173 'load' 'Weights_load_36' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 174 [1/2] (1.23ns)   --->   "%OutPadConv2_load_8 = load i10 %OutPadConv2_addr_8" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 174 'load' 'OutPadConv2_load_8' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_6 : Operation 175 [1/1] (0.76ns)   --->   "%add_ln75_26 = add i9 %p_cast86, i9 117" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 175 'add' 'add_ln75_26' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln75_18 = zext i9 %add_ln75_26" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 176 'zext' 'zext_ln75_18' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%Weights_addr_37 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_18" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 177 'getelementptr' 'Weights_addr_37' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 178 [2/2] (1.23ns)   --->   "%Weights_load_37 = load i14 %Weights_addr_37" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 178 'load' 'Weights_load_37' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 179 [1/2] (1.23ns)   --->   "%OutPadConv2_load_9 = load i10 %OutPadConv2_addr_9" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 179 'load' 'OutPadConv2_load_9' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_6 : Operation 180 [1/1] (0.77ns)   --->   "%add_ln75_28 = add i9 %zext_ln69_3, i9 328" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 180 'add' 'add_ln75_28' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln75_19 = zext i9 %add_ln75_28" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 181 'zext' 'zext_ln75_19' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_10 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_19" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 182 'getelementptr' 'OutPadConv2_addr_10' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 183 [2/2] (1.23ns)   --->   "%OutPadConv2_load_10 = load i10 %OutPadConv2_addr_10" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 183 'load' 'OutPadConv2_load_10' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_6 : Operation 184 [1/1] (0.77ns)   --->   "%add_ln75_31 = add i9 %zext_ln69_3, i9 329" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 184 'add' 'add_ln75_31' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln75_21 = zext i9 %add_ln75_31" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 185 'zext' 'zext_ln75_21' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_11 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_21" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 186 'getelementptr' 'OutPadConv2_addr_11' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 187 [2/2] (1.23ns)   --->   "%OutPadConv2_load_11 = load i10 %OutPadConv2_addr_11" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 187 'load' 'OutPadConv2_load_11' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>

State 7 <SV = 6> <Delay = 2.01>
ST_7 : Operation 188 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_6 = add i24 %shl_ln75_1, i24 %mul_ln75_2" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 188 'add' 'add_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_9)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_7, i24 %sext_ln75_6" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 189 'mul' 'mul_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_6, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 190 'partselect' 'tmp_47' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln75_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_47, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 191 'bitconcatenate' 'shl_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 192 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_9 = add i24 %shl_ln75_2, i24 %mul_ln75_3" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 192 'add' 'add_ln75_9' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 193 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_12)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_9, i24 %sext_ln75_8" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 193 'mul' 'mul_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln75_10 = sext i16 %Weights_load_33" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 194 'sext' 'sext_ln75_10' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln75_11 = sext i16 %OutPadConv2_load_5" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 195 'sext' 'sext_ln75_11' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 196 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_15)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_11, i24 %sext_ln75_10" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 196 'mul' 'mul_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 197 [1/2] (1.23ns)   --->   "%Weights_load_36 = load i14 %Weights_addr_36" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 197 'load' 'Weights_load_36' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 198 [1/2] (1.23ns)   --->   "%Weights_load_37 = load i14 %Weights_addr_37" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 198 'load' 'Weights_load_37' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 199 [1/1] (0.76ns)   --->   "%add_ln75_29 = add i9 %p_cast86, i9 118" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 199 'add' 'add_ln75_29' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln75_20 = zext i9 %add_ln75_29" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 200 'zext' 'zext_ln75_20' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%Weights_addr_38 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_20" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 201 'getelementptr' 'Weights_addr_38' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 202 [2/2] (1.23ns)   --->   "%Weights_load_38 = load i14 %Weights_addr_38" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 202 'load' 'Weights_load_38' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 203 [1/2] (1.23ns)   --->   "%OutPadConv2_load_10 = load i10 %OutPadConv2_addr_10" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 203 'load' 'OutPadConv2_load_10' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_7 : Operation 204 [1/1] (0.76ns)   --->   "%add_ln75_32 = add i9 %p_cast86, i9 119" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 204 'add' 'add_ln75_32' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln75_22 = zext i9 %add_ln75_32" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 205 'zext' 'zext_ln75_22' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%Weights_addr_39 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_22" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 206 'getelementptr' 'Weights_addr_39' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 207 [2/2] (1.23ns)   --->   "%Weights_load_39 = load i14 %Weights_addr_39" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 207 'load' 'Weights_load_39' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 208 [1/2] (1.23ns)   --->   "%OutPadConv2_load_11 = load i10 %OutPadConv2_addr_11" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 208 'load' 'OutPadConv2_load_11' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_7 : Operation 209 [1/1] (0.77ns)   --->   "%add_ln75_34 = add i9 %zext_ln69_3, i9 330" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 209 'add' 'add_ln75_34' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln75_23 = zext i9 %add_ln75_34" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 210 'zext' 'zext_ln75_23' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_12 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 211 'getelementptr' 'OutPadConv2_addr_12' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 212 [2/2] (1.23ns)   --->   "%OutPadConv2_load_12 = load i10 %OutPadConv2_addr_12" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 212 'load' 'OutPadConv2_load_12' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_7 : Operation 213 [1/1] (0.77ns)   --->   "%add_ln75_37 = add i9 %zext_ln69_3, i9 331" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 213 'add' 'add_ln75_37' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln75_25 = zext i9 %add_ln75_37" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 214 'zext' 'zext_ln75_25' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_13 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_25" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 215 'getelementptr' 'OutPadConv2_addr_13' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 216 [2/2] (1.23ns)   --->   "%OutPadConv2_load_13 = load i10 %OutPadConv2_addr_13" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 216 'load' 'OutPadConv2_load_13' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>

State 8 <SV = 7> <Delay = 2.02>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %empty, i7 0" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 217 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%p_shl15_cast = zext i10 %p_shl8" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 218 'zext' 'p_shl15_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %empty, i5 0" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 219 'bitconcatenate' 'p_shl10' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i8 %p_shl10" [Conv.cpp:69->CNN.cpp:37]   --->   Operation 220 'zext' 'zext_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i8 %select_ln67" [Conv.cpp:69->CNN.cpp:37]   --->   Operation 221 'zext' 'zext_ln69_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 222 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_9 = add i24 %shl_ln75_2, i24 %mul_ln75_3" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 222 'add' 'add_ln75_9' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 223 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_12)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_9, i24 %sext_ln75_8" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 223 'mul' 'mul_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_9, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 224 'partselect' 'tmp_48' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln75_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_48, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 225 'bitconcatenate' 'shl_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 226 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_12 = add i24 %shl_ln75_3, i24 %mul_ln75_4" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 226 'add' 'add_ln75_12' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 227 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_15)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_11, i24 %sext_ln75_10" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 227 'mul' 'mul_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln75_12 = sext i16 %Weights_load_34" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 228 'sext' 'sext_ln75_12' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln75_13 = sext i16 %OutPadConv2_load_6" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 229 'sext' 'sext_ln75_13' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 230 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_18)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_13, i24 %sext_ln75_12" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 230 'mul' 'mul_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 231 [1/2] (1.23ns)   --->   "%Weights_load_38 = load i14 %Weights_addr_38" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 231 'load' 'Weights_load_38' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 232 [1/2] (1.23ns)   --->   "%Weights_load_39 = load i14 %Weights_addr_39" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 232 'load' 'Weights_load_39' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 233 [1/1] (0.76ns)   --->   "%add_ln75_35 = add i9 %p_cast86, i9 120" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 233 'add' 'add_ln75_35' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln75_24 = zext i9 %add_ln75_35" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 234 'zext' 'zext_ln75_24' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%Weights_addr_40 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_24" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 235 'getelementptr' 'Weights_addr_40' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 236 [2/2] (1.23ns)   --->   "%Weights_load_40 = load i14 %Weights_addr_40" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 236 'load' 'Weights_load_40' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 237 [1/2] (1.23ns)   --->   "%OutPadConv2_load_12 = load i10 %OutPadConv2_addr_12" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 237 'load' 'OutPadConv2_load_12' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_8 : Operation 238 [1/1] (0.76ns)   --->   "%add_ln75_38 = add i9 %p_cast86, i9 121" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 238 'add' 'add_ln75_38' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln75_26 = zext i9 %add_ln75_38" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 239 'zext' 'zext_ln75_26' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%Weights_addr_41 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_26" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 240 'getelementptr' 'Weights_addr_41' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 241 [2/2] (1.23ns)   --->   "%Weights_load_41 = load i14 %Weights_addr_41" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 241 'load' 'Weights_load_41' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 242 [1/2] (1.23ns)   --->   "%OutPadConv2_load_13 = load i10 %OutPadConv2_addr_13" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 242 'load' 'OutPadConv2_load_13' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_8 : Operation 243 [1/1] (0.77ns)   --->   "%add_ln75_40 = add i9 %zext_ln69_3, i9 332" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 243 'add' 'add_ln75_40' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln75_27 = zext i9 %add_ln75_40" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 244 'zext' 'zext_ln75_27' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_14 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_27" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 245 'getelementptr' 'OutPadConv2_addr_14' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 246 [2/2] (1.23ns)   --->   "%OutPadConv2_load_14 = load i10 %OutPadConv2_addr_14" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 246 'load' 'OutPadConv2_load_14' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_8 : Operation 247 [1/1] (0.78ns)   --->   "%add_ln75_43 = add i10 %zext_ln69_2, i10 492" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 247 'add' 'add_ln75_43' <Predicate = (!icmp_ln67)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln75_29 = zext i10 %add_ln75_43" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 248 'zext' 'zext_ln75_29' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_15 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_29" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 249 'getelementptr' 'OutPadConv2_addr_15' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 250 [2/2] (1.23ns)   --->   "%OutPadConv2_load_15 = load i10 %OutPadConv2_addr_15" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 250 'load' 'OutPadConv2_load_15' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_8 : Operation 251 [1/1] (0.76ns)   --->   "%add_ln77_3 = add i9 %zext_ln69, i9 %zext_ln69_3" [Conv.cpp:77->CNN.cpp:37]   --->   Operation 251 'add' 'add_ln77_3' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i9 %add_ln77_3" [Conv.cpp:77->CNN.cpp:37]   --->   Operation 252 'zext' 'zext_ln77' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.78ns)   --->   "%add_ln77_1 = add i11 %zext_ln77, i11 %p_shl15_cast" [Conv.cpp:77->CNN.cpp:37]   --->   Operation 253 'add' 'add_ln77_1' <Predicate = (!icmp_ln67)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.02>
ST_9 : Operation 254 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_12 = add i24 %shl_ln75_3, i24 %mul_ln75_4" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 254 'add' 'add_ln75_12' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 255 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_15)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_11, i24 %sext_ln75_10" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 255 'mul' 'mul_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_12, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 256 'partselect' 'tmp_49' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln75_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_49, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 257 'bitconcatenate' 'shl_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 258 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_15 = add i24 %shl_ln75_4, i24 %mul_ln75_5" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 258 'add' 'add_ln75_15' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 259 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_18)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_13, i24 %sext_ln75_12" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 259 'mul' 'mul_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln75_14 = sext i16 %Weights_load_35" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 260 'sext' 'sext_ln75_14' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln75_15 = sext i16 %OutPadConv2_load_7" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 261 'sext' 'sext_ln75_15' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 262 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_21)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_15, i24 %sext_ln75_14" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 262 'mul' 'mul_ln75_7' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 263 [1/2] (1.23ns)   --->   "%Weights_load_40 = load i14 %Weights_addr_40" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 263 'load' 'Weights_load_40' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 264 [1/2] (1.23ns)   --->   "%Weights_load_41 = load i14 %Weights_addr_41" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 264 'load' 'Weights_load_41' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 265 [1/1] (0.76ns)   --->   "%add_ln75_41 = add i9 %p_cast86, i9 122" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 265 'add' 'add_ln75_41' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln75_28 = zext i9 %add_ln75_41" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 266 'zext' 'zext_ln75_28' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%Weights_addr_42 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_28" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 267 'getelementptr' 'Weights_addr_42' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 268 [2/2] (1.23ns)   --->   "%Weights_load_42 = load i14 %Weights_addr_42" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 268 'load' 'Weights_load_42' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 269 [1/2] (1.23ns)   --->   "%OutPadConv2_load_14 = load i10 %OutPadConv2_addr_14" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 269 'load' 'OutPadConv2_load_14' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_9 : Operation 270 [1/1] (0.76ns)   --->   "%add_ln75_44 = add i9 %p_cast86, i9 123" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 270 'add' 'add_ln75_44' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln75_30 = zext i9 %add_ln75_44" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 271 'zext' 'zext_ln75_30' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%Weights_addr_43 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_30" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 272 'getelementptr' 'Weights_addr_43' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 273 [2/2] (1.23ns)   --->   "%Weights_load_43 = load i14 %Weights_addr_43" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 273 'load' 'Weights_load_43' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 274 [1/2] (1.23ns)   --->   "%OutPadConv2_load_15 = load i10 %OutPadConv2_addr_15" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 274 'load' 'OutPadConv2_load_15' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_9 : Operation 275 [1/1] (0.78ns)   --->   "%add_ln75_46 = add i10 %zext_ln69_2, i10 493" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 275 'add' 'add_ln75_46' <Predicate = (!icmp_ln67)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln75_31 = zext i10 %add_ln75_46" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 276 'zext' 'zext_ln75_31' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_16 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_31" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 277 'getelementptr' 'OutPadConv2_addr_16' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 278 [2/2] (1.23ns)   --->   "%OutPadConv2_load_16 = load i10 %OutPadConv2_addr_16" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 278 'load' 'OutPadConv2_load_16' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_9 : Operation 279 [1/1] (0.78ns)   --->   "%add_ln75_49 = add i10 %zext_ln69_2, i10 494" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 279 'add' 'add_ln75_49' <Predicate = (!icmp_ln67)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln75_33 = zext i10 %add_ln75_49" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 280 'zext' 'zext_ln75_33' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_17 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_33" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 281 'getelementptr' 'OutPadConv2_addr_17' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 282 [2/2] (1.23ns)   --->   "%OutPadConv2_load_17 = load i10 %OutPadConv2_addr_17" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 282 'load' 'OutPadConv2_load_17' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>

State 10 <SV = 9> <Delay = 2.02>
ST_10 : Operation 283 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_15 = add i24 %shl_ln75_4, i24 %mul_ln75_5" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 283 'add' 'add_ln75_15' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 284 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_18)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_13, i24 %sext_ln75_12" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 284 'mul' 'mul_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_15, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 285 'partselect' 'tmp_50' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln75_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_50, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 286 'bitconcatenate' 'shl_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 287 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_18 = add i24 %shl_ln75_5, i24 %mul_ln75_6" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 287 'add' 'add_ln75_18' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 288 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_21)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_15, i24 %sext_ln75_14" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 288 'mul' 'mul_ln75_7' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln75_16 = sext i16 %Weights_load_36" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 289 'sext' 'sext_ln75_16' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln75_17 = sext i16 %OutPadConv2_load_8" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 290 'sext' 'sext_ln75_17' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 291 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_24)   --->   "%mul_ln75_8 = mul i24 %sext_ln75_17, i24 %sext_ln75_16" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 291 'mul' 'mul_ln75_8' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 292 [1/2] (1.23ns)   --->   "%Weights_load_42 = load i14 %Weights_addr_42" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 292 'load' 'Weights_load_42' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 293 [1/2] (1.23ns)   --->   "%Weights_load_43 = load i14 %Weights_addr_43" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 293 'load' 'Weights_load_43' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 294 [1/1] (0.76ns)   --->   "%add_ln75_47 = add i9 %p_cast86, i9 124" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 294 'add' 'add_ln75_47' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln75_32 = zext i9 %add_ln75_47" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 295 'zext' 'zext_ln75_32' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%Weights_addr_44 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_32" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 296 'getelementptr' 'Weights_addr_44' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 297 [2/2] (1.23ns)   --->   "%Weights_load_44 = load i14 %Weights_addr_44" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 297 'load' 'Weights_load_44' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 298 [1/2] (1.23ns)   --->   "%OutPadConv2_load_16 = load i10 %OutPadConv2_addr_16" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 298 'load' 'OutPadConv2_load_16' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_10 : Operation 299 [1/1] (0.76ns)   --->   "%add_ln75_50 = add i9 %p_cast86, i9 125" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 299 'add' 'add_ln75_50' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln75_34 = zext i9 %add_ln75_50" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 300 'zext' 'zext_ln75_34' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 301 [1/1] (0.00ns)   --->   "%Weights_addr_45 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_34" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 301 'getelementptr' 'Weights_addr_45' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 302 [2/2] (1.23ns)   --->   "%Weights_load_45 = load i14 %Weights_addr_45" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 302 'load' 'Weights_load_45' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 303 [1/2] (1.23ns)   --->   "%OutPadConv2_load_17 = load i10 %OutPadConv2_addr_17" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 303 'load' 'OutPadConv2_load_17' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_10 : Operation 304 [1/1] (0.78ns)   --->   "%add_ln75_52 = add i10 %zext_ln69_2, i10 495" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 304 'add' 'add_ln75_52' <Predicate = (!icmp_ln67)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln75_35 = zext i10 %add_ln75_52" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 305 'zext' 'zext_ln75_35' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_18 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_35" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 306 'getelementptr' 'OutPadConv2_addr_18' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 307 [2/2] (1.23ns)   --->   "%OutPadConv2_load_18 = load i10 %OutPadConv2_addr_18" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 307 'load' 'OutPadConv2_load_18' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_10 : Operation 308 [1/1] (0.78ns)   --->   "%add_ln75_55 = add i10 %zext_ln69_2, i10 496" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 308 'add' 'add_ln75_55' <Predicate = (!icmp_ln67)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln75_37 = zext i10 %add_ln75_55" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 309 'zext' 'zext_ln75_37' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_19 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_37" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 310 'getelementptr' 'OutPadConv2_addr_19' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 311 [2/2] (1.23ns)   --->   "%OutPadConv2_load_19 = load i10 %OutPadConv2_addr_19" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 311 'load' 'OutPadConv2_load_19' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>

State 11 <SV = 10> <Delay = 2.00>
ST_11 : Operation 312 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_18 = add i24 %shl_ln75_5, i24 %mul_ln75_6" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 312 'add' 'add_ln75_18' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 313 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_21)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_15, i24 %sext_ln75_14" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 313 'mul' 'mul_ln75_7' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_18, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 314 'partselect' 'tmp_51' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%shl_ln75_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_51, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 315 'bitconcatenate' 'shl_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 316 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_21 = add i24 %shl_ln75_6, i24 %mul_ln75_7" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 316 'add' 'add_ln75_21' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 317 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_24)   --->   "%mul_ln75_8 = mul i24 %sext_ln75_17, i24 %sext_ln75_16" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 317 'mul' 'mul_ln75_8' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln75_18 = sext i16 %Weights_load_37" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 318 'sext' 'sext_ln75_18' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln75_19 = sext i16 %OutPadConv2_load_9" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 319 'sext' 'sext_ln75_19' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 320 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_27)   --->   "%mul_ln75_9 = mul i24 %sext_ln75_19, i24 %sext_ln75_18" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 320 'mul' 'mul_ln75_9' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 321 [1/2] (1.23ns)   --->   "%Weights_load_44 = load i14 %Weights_addr_44" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 321 'load' 'Weights_load_44' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 322 [1/2] (1.23ns)   --->   "%Weights_load_45 = load i14 %Weights_addr_45" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 322 'load' 'Weights_load_45' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 323 [1/1] (0.76ns)   --->   "%add_ln75_53 = add i9 %p_cast86, i9 126" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 323 'add' 'add_ln75_53' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln75_36 = zext i9 %add_ln75_53" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 324 'zext' 'zext_ln75_36' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%Weights_addr_46 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_36" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 325 'getelementptr' 'Weights_addr_46' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 326 [2/2] (1.23ns)   --->   "%Weights_load_46 = load i14 %Weights_addr_46" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 326 'load' 'Weights_load_46' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 327 [1/2] (1.23ns)   --->   "%OutPadConv2_load_18 = load i10 %OutPadConv2_addr_18" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 327 'load' 'OutPadConv2_load_18' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_11 : Operation 328 [1/1] (0.76ns)   --->   "%add_ln75_56 = add i9 %p_cast86, i9 127" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 328 'add' 'add_ln75_56' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln75_38 = zext i9 %add_ln75_56" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 329 'zext' 'zext_ln75_38' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%Weights_addr_47 = getelementptr i16 %Weights, i64 0, i64 %zext_ln75_38" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 330 'getelementptr' 'Weights_addr_47' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 331 [2/2] (1.23ns)   --->   "%Weights_load_47 = load i14 %Weights_addr_47" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 331 'load' 'Weights_load_47' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 332 [1/2] (1.23ns)   --->   "%OutPadConv2_load_19 = load i10 %OutPadConv2_addr_19" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 332 'load' 'OutPadConv2_load_19' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>

State 12 <SV = 11> <Delay = 2.01>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i4 %select_ln67_1" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 333 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.77ns)   --->   "%arrayidx17_sum = add i9 %zext_ln67, i9 268" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 334 'add' 'arrayidx17_sum' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%arrayidx17_sum_cast = zext i9 %arrayidx17_sum" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 335 'zext' 'arrayidx17_sum_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%Weights_addr_27 = getelementptr i16 %Weights, i64 0, i64 %arrayidx17_sum_cast" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 336 'getelementptr' 'Weights_addr_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 337 [2/2] (1.23ns)   --->   "%Weights_load_27 = load i14 %Weights_addr_27" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 337 'load' 'Weights_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 338 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_21 = add i24 %shl_ln75_6, i24 %mul_ln75_7" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 338 'add' 'add_ln75_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 339 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_24)   --->   "%mul_ln75_8 = mul i24 %sext_ln75_17, i24 %sext_ln75_16" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 339 'mul' 'mul_ln75_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_21, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 340 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln75_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_52, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 341 'bitconcatenate' 'shl_ln75_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_24 = add i24 %shl_ln75_7, i24 %mul_ln75_8" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 342 'add' 'add_ln75_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 343 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_27)   --->   "%mul_ln75_9 = mul i24 %sext_ln75_19, i24 %sext_ln75_18" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 343 'mul' 'mul_ln75_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln75_20 = sext i16 %Weights_load_38" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 344 'sext' 'sext_ln75_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln75_21 = sext i16 %OutPadConv2_load_10" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 345 'sext' 'sext_ln75_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_30)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_21, i24 %sext_ln75_20" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 346 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 347 [1/2] (1.23ns)   --->   "%Weights_load_46 = load i14 %Weights_addr_46" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 347 'load' 'Weights_load_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 348 [1/2] (1.23ns)   --->   "%Weights_load_47 = load i14 %Weights_addr_47" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 348 'load' 'Weights_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 349 [1/2] (1.23ns)   --->   "%Weights_load_27 = load i14 %Weights_addr_27" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 349 'load' 'Weights_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_13 : Operation 350 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_24 = add i24 %shl_ln75_7, i24 %mul_ln75_8" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 350 'add' 'add_ln75_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 351 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_27)   --->   "%mul_ln75_9 = mul i24 %sext_ln75_19, i24 %sext_ln75_18" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 351 'mul' 'mul_ln75_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_24, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 352 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "%shl_ln75_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_53, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 353 'bitconcatenate' 'shl_ln75_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 354 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_27 = add i24 %shl_ln75_8, i24 %mul_ln75_9" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 354 'add' 'add_ln75_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 355 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_30)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_21, i24 %sext_ln75_20" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 355 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln75_22 = sext i16 %Weights_load_39" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 356 'sext' 'sext_ln75_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln75_23 = sext i16 %OutPadConv2_load_11" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 357 'sext' 'sext_ln75_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 358 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_33)   --->   "%mul_ln75_11 = mul i24 %sext_ln75_23, i24 %sext_ln75_22" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 358 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 457 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 457 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.29>
ST_14 : Operation 359 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_27 = add i24 %shl_ln75_8, i24 %mul_ln75_9" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 359 'add' 'add_ln75_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 360 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_30)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_21, i24 %sext_ln75_20" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 360 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_27, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 361 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%shl_ln75_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_54, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 362 'bitconcatenate' 'shl_ln75_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_30 = add i24 %shl_ln75_9, i24 %mul_ln75_10" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 363 'add' 'add_ln75_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 364 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_33)   --->   "%mul_ln75_11 = mul i24 %sext_ln75_23, i24 %sext_ln75_22" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 364 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln75_24 = sext i16 %Weights_load_40" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 365 'sext' 'sext_ln75_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln75_25 = sext i16 %OutPadConv2_load_12" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 366 'sext' 'sext_ln75_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 367 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_36)   --->   "%mul_ln75_12 = mul i24 %sext_ln75_25, i24 %sext_ln75_24" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 367 'mul' 'mul_ln75_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.29>
ST_15 : Operation 368 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_30 = add i24 %shl_ln75_9, i24 %mul_ln75_10" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 368 'add' 'add_ln75_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 369 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_33)   --->   "%mul_ln75_11 = mul i24 %sext_ln75_23, i24 %sext_ln75_22" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 369 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_30, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 370 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 371 [1/1] (0.00ns)   --->   "%shl_ln75_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_55, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 371 'bitconcatenate' 'shl_ln75_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 372 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_33 = add i24 %shl_ln75_s, i24 %mul_ln75_11" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 372 'add' 'add_ln75_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 373 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_36)   --->   "%mul_ln75_12 = mul i24 %sext_ln75_25, i24 %sext_ln75_24" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 373 'mul' 'mul_ln75_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln75_26 = sext i16 %Weights_load_41" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 374 'sext' 'sext_ln75_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln75_27 = sext i16 %OutPadConv2_load_13" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 375 'sext' 'sext_ln75_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 376 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_39)   --->   "%mul_ln75_13 = mul i24 %sext_ln75_27, i24 %sext_ln75_26" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 376 'mul' 'mul_ln75_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 1.29>
ST_16 : Operation 377 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_33 = add i24 %shl_ln75_s, i24 %mul_ln75_11" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 377 'add' 'add_ln75_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 378 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_36)   --->   "%mul_ln75_12 = mul i24 %sext_ln75_25, i24 %sext_ln75_24" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 378 'mul' 'mul_ln75_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_33, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 379 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 380 [1/1] (0.00ns)   --->   "%shl_ln75_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_56, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 380 'bitconcatenate' 'shl_ln75_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 381 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_36 = add i24 %shl_ln75_10, i24 %mul_ln75_12" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 381 'add' 'add_ln75_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 382 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_39)   --->   "%mul_ln75_13 = mul i24 %sext_ln75_27, i24 %sext_ln75_26" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 382 'mul' 'mul_ln75_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln75_28 = sext i16 %Weights_load_42" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 383 'sext' 'sext_ln75_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln75_29 = sext i16 %OutPadConv2_load_14" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 384 'sext' 'sext_ln75_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 385 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_42)   --->   "%mul_ln75_14 = mul i24 %sext_ln75_29, i24 %sext_ln75_28" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 385 'mul' 'mul_ln75_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 1.29>
ST_17 : Operation 386 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_36 = add i24 %shl_ln75_10, i24 %mul_ln75_12" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 386 'add' 'add_ln75_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 387 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_39)   --->   "%mul_ln75_13 = mul i24 %sext_ln75_27, i24 %sext_ln75_26" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 387 'mul' 'mul_ln75_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_36, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 388 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 389 [1/1] (0.00ns)   --->   "%shl_ln75_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_57, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 389 'bitconcatenate' 'shl_ln75_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 390 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_39 = add i24 %shl_ln75_11, i24 %mul_ln75_13" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 390 'add' 'add_ln75_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 391 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_42)   --->   "%mul_ln75_14 = mul i24 %sext_ln75_29, i24 %sext_ln75_28" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 391 'mul' 'mul_ln75_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln75_30 = sext i16 %Weights_load_43" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 392 'sext' 'sext_ln75_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln75_31 = sext i16 %OutPadConv2_load_15" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 393 'sext' 'sext_ln75_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 394 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_45)   --->   "%mul_ln75_15 = mul i24 %sext_ln75_31, i24 %sext_ln75_30" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 394 'mul' 'mul_ln75_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 395 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_39 = add i24 %shl_ln75_11, i24 %mul_ln75_13" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 395 'add' 'add_ln75_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 396 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_42)   --->   "%mul_ln75_14 = mul i24 %sext_ln75_29, i24 %sext_ln75_28" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 396 'mul' 'mul_ln75_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_39, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 397 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln75_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_58, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 398 'bitconcatenate' 'shl_ln75_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 399 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_42 = add i24 %shl_ln75_12, i24 %mul_ln75_14" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 399 'add' 'add_ln75_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 400 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_45)   --->   "%mul_ln75_15 = mul i24 %sext_ln75_31, i24 %sext_ln75_30" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 400 'mul' 'mul_ln75_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln75_32 = sext i16 %Weights_load_44" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 401 'sext' 'sext_ln75_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln75_33 = sext i16 %OutPadConv2_load_16" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 402 'sext' 'sext_ln75_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 403 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_48)   --->   "%mul_ln75_16 = mul i24 %sext_ln75_33, i24 %sext_ln75_32" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 403 'mul' 'mul_ln75_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 1.29>
ST_19 : Operation 404 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_42 = add i24 %shl_ln75_12, i24 %mul_ln75_14" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 404 'add' 'add_ln75_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 405 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_45)   --->   "%mul_ln75_15 = mul i24 %sext_ln75_31, i24 %sext_ln75_30" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 405 'mul' 'mul_ln75_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_42, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 406 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 407 [1/1] (0.00ns)   --->   "%shl_ln75_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_59, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 407 'bitconcatenate' 'shl_ln75_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 408 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_45 = add i24 %shl_ln75_13, i24 %mul_ln75_15" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 408 'add' 'add_ln75_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 409 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_48)   --->   "%mul_ln75_16 = mul i24 %sext_ln75_33, i24 %sext_ln75_32" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 409 'mul' 'mul_ln75_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln75_34 = sext i16 %Weights_load_45" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 410 'sext' 'sext_ln75_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln75_35 = sext i16 %OutPadConv2_load_17" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 411 'sext' 'sext_ln75_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 412 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_51)   --->   "%mul_ln75_17 = mul i24 %sext_ln75_35, i24 %sext_ln75_34" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 412 'mul' 'mul_ln75_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 1.29>
ST_20 : Operation 413 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_45 = add i24 %shl_ln75_13, i24 %mul_ln75_15" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 413 'add' 'add_ln75_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 414 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_48)   --->   "%mul_ln75_16 = mul i24 %sext_ln75_33, i24 %sext_ln75_32" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 414 'mul' 'mul_ln75_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_45, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 415 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 416 [1/1] (0.00ns)   --->   "%shl_ln75_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_60, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 416 'bitconcatenate' 'shl_ln75_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 417 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_48 = add i24 %shl_ln75_14, i24 %mul_ln75_16" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 417 'add' 'add_ln75_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 418 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_51)   --->   "%mul_ln75_17 = mul i24 %sext_ln75_35, i24 %sext_ln75_34" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 418 'mul' 'mul_ln75_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln75_36 = sext i16 %Weights_load_46" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 419 'sext' 'sext_ln75_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln75_37 = sext i16 %OutPadConv2_load_18" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 420 'sext' 'sext_ln75_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 421 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_54)   --->   "%mul_ln75_18 = mul i24 %sext_ln75_37, i24 %sext_ln75_36" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 421 'mul' 'mul_ln75_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 1.29>
ST_21 : Operation 422 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_48 = add i24 %shl_ln75_14, i24 %mul_ln75_16" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 422 'add' 'add_ln75_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 423 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_51)   --->   "%mul_ln75_17 = mul i24 %sext_ln75_35, i24 %sext_ln75_34" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 423 'mul' 'mul_ln75_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_48, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 424 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 425 [1/1] (0.00ns)   --->   "%shl_ln75_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_61, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 425 'bitconcatenate' 'shl_ln75_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 426 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_51 = add i24 %shl_ln75_15, i24 %mul_ln75_17" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 426 'add' 'add_ln75_51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 427 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_54)   --->   "%mul_ln75_18 = mul i24 %sext_ln75_37, i24 %sext_ln75_36" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 427 'mul' 'mul_ln75_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln75_38 = sext i16 %Weights_load_47" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 428 'sext' 'sext_ln75_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln75_39 = sext i16 %OutPadConv2_load_19" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 429 'sext' 'sext_ln75_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 430 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_57)   --->   "%mul_ln75_19 = mul i24 %sext_ln75_39, i24 %sext_ln75_38" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 430 'mul' 'mul_ln75_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 1.29>
ST_22 : Operation 431 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_51 = add i24 %shl_ln75_15, i24 %mul_ln75_17" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 431 'add' 'add_ln75_51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 432 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_54)   --->   "%mul_ln75_18 = mul i24 %sext_ln75_37, i24 %sext_ln75_36" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 432 'mul' 'mul_ln75_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_51, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 433 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 434 [1/1] (0.00ns)   --->   "%shl_ln75_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_62, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 434 'bitconcatenate' 'shl_ln75_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 435 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_54 = add i24 %shl_ln75_16, i24 %mul_ln75_18" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 435 'add' 'add_ln75_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 436 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_57)   --->   "%mul_ln75_19 = mul i24 %sext_ln75_39, i24 %sext_ln75_38" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 436 'mul' 'mul_ln75_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 1.29>
ST_23 : Operation 437 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_54 = add i24 %shl_ln75_16, i24 %mul_ln75_18" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 437 'add' 'add_ln75_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 438 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_57)   --->   "%mul_ln75_19 = mul i24 %sext_ln75_39, i24 %sext_ln75_38" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 438 'mul' 'mul_ln75_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_54, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 439 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 440 [1/1] (0.00ns)   --->   "%shl_ln75_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_63, i8 0" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 440 'bitconcatenate' 'shl_ln75_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 441 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_57 = add i24 %shl_ln75_17, i24 %mul_ln75_19" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 441 'add' 'add_ln75_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 3.09>
ST_24 : Operation 442 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_67_1_loop_for_ap_2_str"   --->   Operation 442 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 443 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 443 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 444 [1/1] (0.00ns)   --->   "%conv_i_i13_i93_i81 = sext i16 %Weights_load_27" [Conv.cpp:67->CNN.cpp:37]   --->   Operation 444 'sext' 'conv_i_i13_i93_i81' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 445 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:69->CNN.cpp:37]   --->   Operation 445 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 446 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_57 = add i24 %shl_ln75_17, i24 %mul_ln75_19" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 446 'add' 'add_ln75_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 447 [1/1] (0.00ns)   --->   "%s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_57, i32 8, i32 23" [Conv.cpp:75->CNN.cpp:37]   --->   Operation 447 'partselect' 's' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i16 %s" [Conv.cpp:77->CNN.cpp:37]   --->   Operation 448 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 449 [1/1] (0.85ns)   --->   "%add_ln77 = add i17 %sext_ln77, i17 %conv_i_i13_i93_i81" [Conv.cpp:77->CNN.cpp:37]   --->   Operation 449 'add' 'add_ln77' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 450 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln77, i32 16" [Conv.cpp:77->CNN.cpp:37]   --->   Operation 450 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i11 %add_ln77_1" [Conv.cpp:77->CNN.cpp:37]   --->   Operation 451 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 452 [1/1] (0.00ns)   --->   "%OutConv2_addr = getelementptr i16 %OutConv2, i64 0, i64 %zext_ln77_1" [Conv.cpp:77->CNN.cpp:37]   --->   Operation 452 'getelementptr' 'OutConv2_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 453 [1/1] (0.85ns)   --->   "%add_ln77_2 = add i16 %Weights_load_27, i16 %s" [Conv.cpp:77->CNN.cpp:37]   --->   Operation 453 'add' 'add_ln77_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 454 [1/1] (0.35ns)   --->   "%select_ln77 = select i1 %tmp, i16 0, i16 %add_ln77_2" [Conv.cpp:77->CNN.cpp:37]   --->   Operation 454 'select' 'select_ln77' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 455 [1/1] (1.23ns)   --->   "%store_ln77 = store i16 %select_ln77, i11 %OutConv2_addr" [Conv.cpp:77->CNN.cpp:37]   --->   Operation 455 'store' 'store_ln77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_24 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.body4.i84" [Conv.cpp:69->CNN.cpp:37]   --->   Operation 456 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.587ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln69', Conv.cpp:69->CNN.cpp:37) of constant 0 on local variable 'y', Conv.cpp:69->CNN.cpp:37 [10]  (0.427 ns)
	'load' operation 8 bit ('y_load', Conv.cpp:69->CNN.cpp:37) on local variable 'y', Conv.cpp:69->CNN.cpp:37 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln69', Conv.cpp:69->CNN.cpp:37) [22]  (0.765 ns)
	'select' operation 8 bit ('select_ln67', Conv.cpp:67->CNN.cpp:37) [23]  (0.393 ns)
	'add' operation 8 bit ('add_ln75_1', Conv.cpp:75->CNN.cpp:37) [56]  (0.765 ns)
	'getelementptr' operation 10 bit ('OutPadConv2_addr_1', Conv.cpp:75->CNN.cpp:37) [63]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv2_load_1', Conv.cpp:75->CNN.cpp:37) on array 'OutPadConv2' [64]  (1.237 ns)

 <State 2>: 3.166ns
The critical path consists of the following:
	'select' operation 4 bit ('select_ln67_1', Conv.cpp:67->CNN.cpp:37) [25]  (0.391 ns)
	'add' operation 8 bit ('empty_156', Conv.cpp:67->CNN.cpp:37) [32]  (0.773 ns)
	'add' operation 8 bit ('add_ln75', Conv.cpp:75->CNN.cpp:37) [47]  (0.765 ns)
	'getelementptr' operation 14 bit ('Weights_addr_28', Conv.cpp:75->CNN.cpp:37) [49]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_28', Conv.cpp:75->CNN.cpp:37) on array 'Weights' [50]  (1.237 ns)

 <State 3>: 3.617ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_28', Conv.cpp:75->CNN.cpp:37) on array 'Weights' [50]  (1.237 ns)
	'mul' operation 24 bit ('mul_ln75', Conv.cpp:75->CNN.cpp:37) [55]  (2.380 ns)

 <State 4>: 2.233ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_30', Conv.cpp:75->CNN.cpp:37) on array 'Weights' [75]  (1.237 ns)
	'mul' operation 24 bit of DSP[83] ('mul_ln75_2', Conv.cpp:75->CNN.cpp:37) [80]  (0.996 ns)

 <State 5>: 2.013ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln75_22', Conv.cpp:75->CNN.cpp:37) [154]  (0.776 ns)
	'getelementptr' operation 10 bit ('OutPadConv2_addr_8', Conv.cpp:75->CNN.cpp:37) [161]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv2_load_8', Conv.cpp:75->CNN.cpp:37) on array 'OutPadConv2' [162]  (1.237 ns)

 <State 6>: 2.013ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln75_28', Conv.cpp:75->CNN.cpp:37) [182]  (0.776 ns)
	'getelementptr' operation 10 bit ('OutPadConv2_addr_10', Conv.cpp:75->CNN.cpp:37) [189]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv2_load_10', Conv.cpp:75->CNN.cpp:37) on array 'OutPadConv2' [190]  (1.237 ns)

 <State 7>: 2.013ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln75_34', Conv.cpp:75->CNN.cpp:37) [210]  (0.776 ns)
	'getelementptr' operation 10 bit ('OutPadConv2_addr_12', Conv.cpp:75->CNN.cpp:37) [217]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv2_load_12', Conv.cpp:75->CNN.cpp:37) on array 'OutPadConv2' [218]  (1.237 ns)

 <State 8>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln75_43', Conv.cpp:75->CNN.cpp:37) [252]  (0.787 ns)
	'getelementptr' operation 10 bit ('OutPadConv2_addr_15', Conv.cpp:75->CNN.cpp:37) [259]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv2_load_15', Conv.cpp:75->CNN.cpp:37) on array 'OutPadConv2' [260]  (1.237 ns)

 <State 9>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln75_46', Conv.cpp:75->CNN.cpp:37) [266]  (0.787 ns)
	'getelementptr' operation 10 bit ('OutPadConv2_addr_16', Conv.cpp:75->CNN.cpp:37) [273]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv2_load_16', Conv.cpp:75->CNN.cpp:37) on array 'OutPadConv2' [274]  (1.237 ns)

 <State 10>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln75_52', Conv.cpp:75->CNN.cpp:37) [294]  (0.787 ns)
	'getelementptr' operation 10 bit ('OutPadConv2_addr_18', Conv.cpp:75->CNN.cpp:37) [301]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv2_load_18', Conv.cpp:75->CNN.cpp:37) on array 'OutPadConv2' [302]  (1.237 ns)

 <State 11>: 2.002ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln75_53', Conv.cpp:75->CNN.cpp:37) [296]  (0.765 ns)
	'getelementptr' operation 14 bit ('Weights_addr_46', Conv.cpp:75->CNN.cpp:37) [298]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_46', Conv.cpp:75->CNN.cpp:37) on array 'Weights' [299]  (1.237 ns)

 <State 12>: 2.013ns
The critical path consists of the following:
	'add' operation 9 bit ('arrayidx17_sum', Conv.cpp:67->CNN.cpp:37) [34]  (0.776 ns)
	'getelementptr' operation 14 bit ('Weights_addr_27', Conv.cpp:67->CNN.cpp:37) [36]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_27', Conv.cpp:67->CNN.cpp:37) on array 'Weights' [37]  (1.237 ns)

 <State 13>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[167] ('add_ln75_24', Conv.cpp:75->CNN.cpp:37) [167]  (0.645 ns)
	'add' operation 24 bit of DSP[181] ('add_ln75_27', Conv.cpp:75->CNN.cpp:37) [181]  (0.645 ns)

 <State 14>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[181] ('add_ln75_27', Conv.cpp:75->CNN.cpp:37) [181]  (0.645 ns)
	'add' operation 24 bit of DSP[195] ('add_ln75_30', Conv.cpp:75->CNN.cpp:37) [195]  (0.645 ns)

 <State 15>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[195] ('add_ln75_30', Conv.cpp:75->CNN.cpp:37) [195]  (0.645 ns)
	'add' operation 24 bit of DSP[209] ('add_ln75_33', Conv.cpp:75->CNN.cpp:37) [209]  (0.645 ns)

 <State 16>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[209] ('add_ln75_33', Conv.cpp:75->CNN.cpp:37) [209]  (0.645 ns)
	'add' operation 24 bit of DSP[223] ('add_ln75_36', Conv.cpp:75->CNN.cpp:37) [223]  (0.645 ns)

 <State 17>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[223] ('add_ln75_36', Conv.cpp:75->CNN.cpp:37) [223]  (0.645 ns)
	'add' operation 24 bit of DSP[237] ('add_ln75_39', Conv.cpp:75->CNN.cpp:37) [237]  (0.645 ns)

 <State 18>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[237] ('add_ln75_39', Conv.cpp:75->CNN.cpp:37) [237]  (0.645 ns)
	'add' operation 24 bit of DSP[251] ('add_ln75_42', Conv.cpp:75->CNN.cpp:37) [251]  (0.645 ns)

 <State 19>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[251] ('add_ln75_42', Conv.cpp:75->CNN.cpp:37) [251]  (0.645 ns)
	'add' operation 24 bit of DSP[265] ('add_ln75_45', Conv.cpp:75->CNN.cpp:37) [265]  (0.645 ns)

 <State 20>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[265] ('add_ln75_45', Conv.cpp:75->CNN.cpp:37) [265]  (0.645 ns)
	'add' operation 24 bit of DSP[279] ('add_ln75_48', Conv.cpp:75->CNN.cpp:37) [279]  (0.645 ns)

 <State 21>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[279] ('add_ln75_48', Conv.cpp:75->CNN.cpp:37) [279]  (0.645 ns)
	'add' operation 24 bit of DSP[293] ('add_ln75_51', Conv.cpp:75->CNN.cpp:37) [293]  (0.645 ns)

 <State 22>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[293] ('add_ln75_51', Conv.cpp:75->CNN.cpp:37) [293]  (0.645 ns)
	'add' operation 24 bit of DSP[307] ('add_ln75_54', Conv.cpp:75->CNN.cpp:37) [307]  (0.645 ns)

 <State 23>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[307] ('add_ln75_54', Conv.cpp:75->CNN.cpp:37) [307]  (0.645 ns)
	'add' operation 24 bit of DSP[321] ('add_ln75_57', Conv.cpp:75->CNN.cpp:37) [321]  (0.645 ns)

 <State 24>: 3.092ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[321] ('add_ln75_57', Conv.cpp:75->CNN.cpp:37) [321]  (0.645 ns)
	'add' operation 17 bit ('add_ln77', Conv.cpp:77->CNN.cpp:37) [324]  (0.853 ns)
	'select' operation 16 bit ('select_ln77', Conv.cpp:77->CNN.cpp:37) [332]  (0.357 ns)
	'store' operation 0 bit ('store_ln77', Conv.cpp:77->CNN.cpp:37) of variable 'select_ln77', Conv.cpp:77->CNN.cpp:37 on array 'OutConv2' [333]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
