

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Wed Apr 28 10:08:39 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          647
LUT:           1578
FF:            2143
DSP:              7
BRAM:             0
SRL:              8
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.957
CP achieved post-implementation:    9.375
Timing met
