   1              	 .cpu cortex-m4
   2              	 .eabi_attribute 20,1
   3              	 .eabi_attribute 21,1
   4              	 .eabi_attribute 23,3
   5              	 .eabi_attribute 24,1
   6              	 .eabi_attribute 25,1
   7              	 .eabi_attribute 26,1
   8              	 .eabi_attribute 30,4
   9              	 .eabi_attribute 34,1
  10              	 .eabi_attribute 18,4
  11              	 .file "pio.c"
  12              	 .text
  13              	.Ltext0:
  14              	 .cfi_sections .debug_frame
  15              	 .section .text.pio_pull_up,"ax",%progbits
  16              	 .align 1
  17              	 .global pio_pull_up
  18              	 .arch armv7e-m
  19              	 .syntax unified
  20              	 .thumb
  21              	 .thumb_func
  22              	 .fpu softvfp
  24              	pio_pull_up:
  25              	.LVL0:
  26              	.LFB136:
  27              	 .file 1 ".././hal/sam4s/pio.c"
   1:.././hal/sam4s/pio.c **** /**
   2:.././hal/sam4s/pio.c ****  * \file
   3:.././hal/sam4s/pio.c ****  *
   4:.././hal/sam4s/pio.c ****  * \brief Parallel Input/Output (PIO) Controller driver for SAM.
   5:.././hal/sam4s/pio.c ****  *
   6:.././hal/sam4s/pio.c ****  * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries.
   7:.././hal/sam4s/pio.c ****  *
   8:.././hal/sam4s/pio.c ****  * \asf_license_start
   9:.././hal/sam4s/pio.c ****  *
  10:.././hal/sam4s/pio.c ****  * \page License
  11:.././hal/sam4s/pio.c ****  *
  12:.././hal/sam4s/pio.c ****  * Subject to your compliance with these terms, you may use Microchip
  13:.././hal/sam4s/pio.c ****  * software and any derivatives exclusively with Microchip products.
  14:.././hal/sam4s/pio.c ****  * It is your responsibility to comply with third party license terms applicable
  15:.././hal/sam4s/pio.c ****  * to your use of third party software (including open source software) that
  16:.././hal/sam4s/pio.c ****  * may accompany Microchip software.
  17:.././hal/sam4s/pio.c ****  *
  18:.././hal/sam4s/pio.c ****  * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES,
  19:.././hal/sam4s/pio.c ****  * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE,
  20:.././hal/sam4s/pio.c ****  * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY,
  21:.././hal/sam4s/pio.c ****  * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE
  22:.././hal/sam4s/pio.c ****  * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
  23:.././hal/sam4s/pio.c ****  * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE
  24:.././hal/sam4s/pio.c ****  * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE
  25:.././hal/sam4s/pio.c ****  * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE.  TO THE FULLEST EXTENT
  26:.././hal/sam4s/pio.c ****  * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY
  27:.././hal/sam4s/pio.c ****  * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY,
  28:.././hal/sam4s/pio.c ****  * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
  29:.././hal/sam4s/pio.c ****  *
  30:.././hal/sam4s/pio.c ****  * \asf_license_stop
  31:.././hal/sam4s/pio.c ****  *
  32:.././hal/sam4s/pio.c ****  */
  33:.././hal/sam4s/pio.c **** /*
  34:.././hal/sam4s/pio.c ****  * Support and FAQ: visit <a href="https://www.microchip.com/support/">Microchip Support</a>
  35:.././hal/sam4s/pio.c ****  */
  36:.././hal/sam4s/pio.c **** 
  37:.././hal/sam4s/pio.c **** #include "pio.h"
  38:.././hal/sam4s/pio.c **** 
  39:.././hal/sam4s/pio.c **** #ifndef PIO_WPMR_WPKEY_PASSWD
  40:.././hal/sam4s/pio.c **** #  define PIO_WPMR_WPKEY_PASSWD PIO_WPMR_WPKEY(0x50494Fu)
  41:.././hal/sam4s/pio.c **** #endif
  42:.././hal/sam4s/pio.c **** 
  43:.././hal/sam4s/pio.c **** /**
  44:.././hal/sam4s/pio.c ****  * \defgroup sam_drivers_pio_group Peripheral Parallel Input/Output (PIO) Controller
  45:.././hal/sam4s/pio.c ****  *
  46:.././hal/sam4s/pio.c ****  * \par Purpose
  47:.././hal/sam4s/pio.c ****  *
  48:.././hal/sam4s/pio.c ****  * The Parallel Input/Output Controller (PIO) manages up to 32 fully
  49:.././hal/sam4s/pio.c ****  * programmable input/output lines. Each I/O line may be dedicated as a
  50:.././hal/sam4s/pio.c ****  * general-purpose I/O or be assigned to a function of an embedded peripheral.
  51:.././hal/sam4s/pio.c ****  * This assures effective optimization of the pins of a product.
  52:.././hal/sam4s/pio.c ****  *
  53:.././hal/sam4s/pio.c ****  * @{
  54:.././hal/sam4s/pio.c ****  */
  55:.././hal/sam4s/pio.c **** 
  56:.././hal/sam4s/pio.c **** #ifndef FREQ_SLOW_CLOCK_EXT
  57:.././hal/sam4s/pio.c **** /* External slow clock frequency (hz) */
  58:.././hal/sam4s/pio.c **** #define FREQ_SLOW_CLOCK_EXT 32768
  59:.././hal/sam4s/pio.c **** #endif
  60:.././hal/sam4s/pio.c **** 
  61:.././hal/sam4s/pio.c **** /**
  62:.././hal/sam4s/pio.c ****  * \brief Configure PIO internal pull-up.
  63:.././hal/sam4s/pio.c ****  *
  64:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
  65:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
  66:.././hal/sam4s/pio.c ****  * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
  67:.././hal/sam4s/pio.c ****  * configured.
  68:.././hal/sam4s/pio.c ****  */
  69:.././hal/sam4s/pio.c **** void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
  70:.././hal/sam4s/pio.c **** 		const uint32_t ul_pull_up_enable)
  71:.././hal/sam4s/pio.c **** {
  28              	 .loc 1 71 1 view-0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	 
  72:.././hal/sam4s/pio.c **** 	/* Enable the pull-up(s) if necessary */
  73:.././hal/sam4s/pio.c **** 	if (ul_pull_up_enable) {
  33              	 .loc 1 73 2 view .LVU1
  34              	 .loc 1 73 5 is_stmt 0 view .LVU2
  35 0000 0AB1     	 cbz r2,.L2
  74:.././hal/sam4s/pio.c **** 		p_pio->PIO_PUER = ul_mask;
  36              	 .loc 1 74 3 is_stmt 1 view .LVU3
  37              	 .loc 1 74 19 is_stmt 0 view .LVU4
  38 0002 4166     	 str r1,[r0,#100]
  39 0004 7047     	 bx lr
  40              	.L2:
  75:.././hal/sam4s/pio.c **** 	} else {
  76:.././hal/sam4s/pio.c **** 		p_pio->PIO_PUDR = ul_mask;
  41              	 .loc 1 76 3 is_stmt 1 view .LVU5
  42              	 .loc 1 76 19 is_stmt 0 view .LVU6
  43 0006 0166     	 str r1,[r0,#96]
  77:.././hal/sam4s/pio.c **** 	}
  78:.././hal/sam4s/pio.c **** }
  44              	 .loc 1 78 1 view .LVU7
  45 0008 7047     	 bx lr
  46              	 .cfi_endproc
  47              	.LFE136:
  49              	 .section .text.pio_set_debounce_filter,"ax",%progbits
  50              	 .align 1
  51              	 .global pio_set_debounce_filter
  52              	 .syntax unified
  53              	 .thumb
  54              	 .thumb_func
  55              	 .fpu softvfp
  57              	pio_set_debounce_filter:
  58              	.LVL1:
  59              	.LFB137:
  79:.././hal/sam4s/pio.c **** 
  80:.././hal/sam4s/pio.c **** /**
  81:.././hal/sam4s/pio.c ****  * \brief Configure Glitch or Debouncing filter for the specified input(s).
  82:.././hal/sam4s/pio.c ****  *
  83:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
  84:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
  85:.././hal/sam4s/pio.c ****  * \param ul_cut_off Cuts off frequency for debouncing filter.
  86:.././hal/sam4s/pio.c ****  */
  87:.././hal/sam4s/pio.c **** void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
  88:.././hal/sam4s/pio.c **** 		const uint32_t ul_cut_off)
  89:.././hal/sam4s/pio.c **** {
  60              	 .loc 1 89 1 is_stmt 1 view-0
  61              	 .cfi_startproc
  62              	 
  63              	 
  64              	 
  90:.././hal/sam4s/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SA
  91:.././hal/sam4s/pio.c **** 	/* Set Debouncing, 0 bit field no effect */
  92:.././hal/sam4s/pio.c **** 	p_pio->PIO_IFSCER = ul_mask;
  65              	 .loc 1 92 2 view .LVU9
  93:.././hal/sam4s/pio.c **** #elif (SAM3XA || SAM3U)
  94:.././hal/sam4s/pio.c **** 	/* Set Debouncing, 0 bit field no effect */
  95:.././hal/sam4s/pio.c **** 	p_pio->PIO_DIFSR = ul_mask;
  96:.././hal/sam4s/pio.c **** #else
  97:.././hal/sam4s/pio.c **** #error "Unsupported device"
  98:.././hal/sam4s/pio.c **** #endif
  99:.././hal/sam4s/pio.c **** 
 100:.././hal/sam4s/pio.c **** 	/*
 101:.././hal/sam4s/pio.c **** 	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
 102:.././hal/sam4s/pio.c **** 	 * programmable Divided Slow Clock:
 103:.././hal/sam4s/pio.c **** 	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
 104:.././hal/sam4s/pio.c **** 	 */
 105:.././hal/sam4s/pio.c **** 	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  66              	 .loc 1 105 20 is_stmt 0 view .LVU10
  67 0000 5200     	 lsls r2,r2,#1
  68              	.LVL2:
  69              	 .loc 1 105 20 view .LVU11
  70 0002 4FF40043 	 mov r3,#32768
  71 0006 B3FBF2F3 	 udiv r3,r3,r2
  72 000a 013B     	 subs r3,r3,#1
  73 000c C3F30D03 	 ubfx r3,r3,#0,#14
  92:.././hal/sam4s/pio.c **** #elif (SAM3XA || SAM3U)
  74              	 .loc 1 92 20 view .LVU12
  75 0010 C0F88410 	 str r1,[r0,#132]
  76              	 .loc 1 105 2 is_stmt 1 view .LVU13
  77              	 .loc 1 105 18 is_stmt 0 view .LVU14
  78 0014 C0F88C30 	 str r3,[r0,#140]
 106:.././hal/sam4s/pio.c **** 			(2 * (ul_cut_off))) - 1);
 107:.././hal/sam4s/pio.c **** }
  79              	 .loc 1 107 1 view .LVU15
  80 0018 7047     	 bx lr
  81              	 .cfi_endproc
  82              	.LFE137:
  84              	 .section .text.pio_set,"ax",%progbits
  85              	 .align 1
  86              	 .global pio_set
  87              	 .syntax unified
  88              	 .thumb
  89              	 .thumb_func
  90              	 .fpu softvfp
  92              	pio_set:
  93              	.LVL3:
  94              	.LFB138:
 108:.././hal/sam4s/pio.c **** 
 109:.././hal/sam4s/pio.c **** /**
 110:.././hal/sam4s/pio.c ****  * \brief Set a high output level on all the PIOs defined in ul_mask.
 111:.././hal/sam4s/pio.c ****  * This has no immediate effects on PIOs that are not output, but the PIO
 112:.././hal/sam4s/pio.c ****  * controller will save the value if they are changed to outputs.
 113:.././hal/sam4s/pio.c ****  *
 114:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 115:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 116:.././hal/sam4s/pio.c ****  */
 117:.././hal/sam4s/pio.c **** void pio_set(Pio *p_pio, const uint32_t ul_mask)
 118:.././hal/sam4s/pio.c **** {
  95              	 .loc 1 118 1 is_stmt 1 view-0
  96              	 .cfi_startproc
  97              	 
  98              	 
  99              	 
 119:.././hal/sam4s/pio.c **** 	p_pio->PIO_SODR = ul_mask;
 100              	 .loc 1 119 2 view .LVU17
 101              	 .loc 1 119 18 is_stmt 0 view .LVU18
 102 0000 0163     	 str r1,[r0,#48]
 120:.././hal/sam4s/pio.c **** }
 103              	 .loc 1 120 1 view .LVU19
 104 0002 7047     	 bx lr
 105              	 .cfi_endproc
 106              	.LFE138:
 108              	 .section .text.pio_clear,"ax",%progbits
 109              	 .align 1
 110              	 .global pio_clear
 111              	 .syntax unified
 112              	 .thumb
 113              	 .thumb_func
 114              	 .fpu softvfp
 116              	pio_clear:
 117              	.LVL4:
 118              	.LFB139:
 121:.././hal/sam4s/pio.c **** 
 122:.././hal/sam4s/pio.c **** /**
 123:.././hal/sam4s/pio.c ****  * \brief Set a low output level on all the PIOs defined in ul_mask.
 124:.././hal/sam4s/pio.c ****  * This has no immediate effects on PIOs that are not output, but the PIO
 125:.././hal/sam4s/pio.c ****  * controller will save the value if they are changed to outputs.
 126:.././hal/sam4s/pio.c ****  *
 127:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 128:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 129:.././hal/sam4s/pio.c ****  */
 130:.././hal/sam4s/pio.c **** void pio_clear(Pio *p_pio, const uint32_t ul_mask)
 131:.././hal/sam4s/pio.c **** {
 119              	 .loc 1 131 1 is_stmt 1 view-0
 120              	 .cfi_startproc
 121              	 
 122              	 
 123              	 
 132:.././hal/sam4s/pio.c **** 	p_pio->PIO_CODR = ul_mask;
 124              	 .loc 1 132 2 view .LVU21
 125              	 .loc 1 132 18 is_stmt 0 view .LVU22
 126 0000 4163     	 str r1,[r0,#52]
 133:.././hal/sam4s/pio.c **** }
 127              	 .loc 1 133 1 view .LVU23
 128 0002 7047     	 bx lr
 129              	 .cfi_endproc
 130              	.LFE139:
 132              	 .section .text.pio_get,"ax",%progbits
 133              	 .align 1
 134              	 .global pio_get
 135              	 .syntax unified
 136              	 .thumb
 137              	 .thumb_func
 138              	 .fpu softvfp
 140              	pio_get:
 141              	.LVL5:
 142              	.LFB140:
 134:.././hal/sam4s/pio.c **** 
 135:.././hal/sam4s/pio.c **** /**
 136:.././hal/sam4s/pio.c ****  * \brief Return 1 if one or more PIOs of the given Pin instance currently have
 137:.././hal/sam4s/pio.c ****  * a high level; otherwise returns 0. This method returns the actual value that
 138:.././hal/sam4s/pio.c ****  * is being read on the pin. To return the supposed output value of a pin, use
 139:.././hal/sam4s/pio.c ****  * pio_get_output_data_status() instead.
 140:.././hal/sam4s/pio.c ****  *
 141:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 142:.././hal/sam4s/pio.c ****  * \param ul_type PIO type.
 143:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 144:.././hal/sam4s/pio.c ****  *
 145:.././hal/sam4s/pio.c ****  * \retval 1 at least one PIO currently has a high level.
 146:.././hal/sam4s/pio.c ****  * \retval 0 all PIOs have a low level.
 147:.././hal/sam4s/pio.c ****  */
 148:.././hal/sam4s/pio.c **** uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
 149:.././hal/sam4s/pio.c **** 		const uint32_t ul_mask)
 150:.././hal/sam4s/pio.c **** {
 143              	 .loc 1 150 1 is_stmt 1 view-0
 144              	 .cfi_startproc
 145              	 
 146              	 
 147              	 
 151:.././hal/sam4s/pio.c **** 	uint32_t ul_reg;
 148              	 .loc 1 151 2 view .LVU25
 152:.././hal/sam4s/pio.c **** 
 153:.././hal/sam4s/pio.c **** 	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
 149              	 .loc 1 153 2 view .LVU26
 150              	 .loc 1 153 5 is_stmt 0 view .LVU27
 151 0000 21F00061 	 bic r1,r1,#134217728
 152              	.LVL6:
 153              	 .loc 1 153 5 view .LVU28
 154 0004 B1F1405F 	 cmp r1,#805306368
 154:.././hal/sam4s/pio.c **** 		ul_reg = p_pio->PIO_ODSR;
 155              	 .loc 1 154 3 is_stmt 1 view .LVU29
 156              	 .loc 1 154 10 is_stmt 0 view .LVU30
 157 0008 0CBF     	 ite eq
 158 000a 836B     	 ldreq r3,[r0,#56]
 159              	.LVL7:
 155:.././hal/sam4s/pio.c **** 	} else {
 156:.././hal/sam4s/pio.c **** 		ul_reg = p_pio->PIO_PDSR;
 160              	 .loc 1 156 3 is_stmt 1 view .LVU31
 161              	 .loc 1 156 10 is_stmt 0 view .LVU32
 162 000c C36B     	 ldrne r3,[r0,#60]
 163              	.LVL8:
 157:.././hal/sam4s/pio.c **** 	}
 158:.././hal/sam4s/pio.c **** 
 159:.././hal/sam4s/pio.c **** 	if ((ul_reg & ul_mask) == 0) {
 164              	 .loc 1 159 2 is_stmt 1 view .LVU33
 165              	 .loc 1 159 5 is_stmt 0 view .LVU34
 166 000e 1342     	 tst r3,r2
 160:.././hal/sam4s/pio.c **** 		return 0;
 161:.././hal/sam4s/pio.c **** 	} else {
 162:.././hal/sam4s/pio.c **** 		return 1;
 163:.././hal/sam4s/pio.c **** 	}
 164:.././hal/sam4s/pio.c **** }
 167              	 .loc 1 164 1 view .LVU35
 168 0010 14BF     	 ite ne
 169 0012 0120     	 movne r0,#1
 170              	.LVL9:
 171              	 .loc 1 164 1 view .LVU36
 172 0014 0020     	 moveq r0,#0
 173 0016 7047     	 bx lr
 174              	 .cfi_endproc
 175              	.LFE140:
 177              	 .section .text.pio_set_peripheral,"ax",%progbits
 178              	 .align 1
 179              	 .global pio_set_peripheral
 180              	 .syntax unified
 181              	 .thumb
 182              	 .thumb_func
 183              	 .fpu softvfp
 185              	pio_set_peripheral:
 186              	.LVL10:
 187              	.LFB141:
 165:.././hal/sam4s/pio.c **** 
 166:.././hal/sam4s/pio.c **** /**
 167:.././hal/sam4s/pio.c ****  * \brief Configure IO of a PIO controller as being controlled by a specific
 168:.././hal/sam4s/pio.c ****  * peripheral.
 169:.././hal/sam4s/pio.c ****  *
 170:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 171:.././hal/sam4s/pio.c ****  * \param ul_type PIO type.
 172:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 173:.././hal/sam4s/pio.c ****  */
 174:.././hal/sam4s/pio.c **** void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
 175:.././hal/sam4s/pio.c **** 		const uint32_t ul_mask)
 176:.././hal/sam4s/pio.c **** {
 188              	 .loc 1 176 1 is_stmt 1 view-0
 189              	 .cfi_startproc
 190              	 
 191              	 
 192              	 
 177:.././hal/sam4s/pio.c **** 	uint32_t ul_sr;
 193              	 .loc 1 177 2 view .LVU38
 178:.././hal/sam4s/pio.c **** 
 179:.././hal/sam4s/pio.c **** 	/* Disable interrupts on the pin(s) */
 180:.././hal/sam4s/pio.c **** 	p_pio->PIO_IDR = ul_mask;
 194              	 .loc 1 180 2 view .LVU39
 181:.././hal/sam4s/pio.c **** 
 182:.././hal/sam4s/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SA
 183:.././hal/sam4s/pio.c **** 	switch (ul_type) {
 195              	 .loc 1 183 2 is_stmt 0 view .LVU40
 196 0000 B1F1C05F 	 cmp r1,#402653184
 180:.././hal/sam4s/pio.c **** 
 197              	 .loc 1 180 17 view .LVU41
 198 0004 4264     	 str r2,[r0,#68]
 199              	 .loc 1 183 2 is_stmt 1 view .LVU42
 200 0006 26D0     	 beq .L11
 201 0008 07D8     	 bhi .L12
 202 000a B1F1006F 	 cmp r1,#134217728
 203 000e 12D0     	 beq .L13
 204 0010 B1F1805F 	 cmp r1,#268435456
 205 0014 1CD0     	 beq .L14
 206 0016 61B9     	 cbnz r1,.L16
 207 0018 7047     	 bx lr
 208              	.L12:
 209 001a B1F1005F 	 cmp r1,#536870912
 210 001e 23D0     	 beq .L17
 211 0020 07D3     	 bcc .L16
 212 0022 B1F1405F 	 cmp r1,#805306368
 213 0026 05D0     	 beq .L10
 214 0028 21F08051 	 bic r1,r1,#268435456
 215              	.LVL11:
 216              	 .loc 1 183 2 is_stmt 0 view .LVU43
 217 002c B1F1205F 	 cmp r1,#671088640
 218 0030 00D0     	 beq .L10
 219              	.L16:
 184:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_A:
 185:.././hal/sam4s/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 186:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
 187:.././hal/sam4s/pio.c **** 
 188:.././hal/sam4s/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 189:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
 190:.././hal/sam4s/pio.c **** 		break;
 191:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_B:
 192:.././hal/sam4s/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 193:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
 194:.././hal/sam4s/pio.c **** 
 195:.././hal/sam4s/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 196:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
 197:.././hal/sam4s/pio.c **** 		break;
 198:.././hal/sam4s/pio.c **** #if (!SAMG)
 199:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_C:
 200:.././hal/sam4s/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 201:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
 202:.././hal/sam4s/pio.c **** 
 203:.././hal/sam4s/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 204:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
 205:.././hal/sam4s/pio.c **** 		break;
 206:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_D:
 207:.././hal/sam4s/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 208:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
 209:.././hal/sam4s/pio.c **** 
 210:.././hal/sam4s/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 211:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
 212:.././hal/sam4s/pio.c **** 		break;
 213:.././hal/sam4s/pio.c **** #endif
 214:.././hal/sam4s/pio.c **** 		/* Other types are invalid in this function */
 215:.././hal/sam4s/pio.c **** 	case PIO_INPUT:
 216:.././hal/sam4s/pio.c **** 	case PIO_OUTPUT_0:
 217:.././hal/sam4s/pio.c **** 	case PIO_OUTPUT_1:
 218:.././hal/sam4s/pio.c **** 	case PIO_NOT_A_PIN:
 219:.././hal/sam4s/pio.c **** 		return;
 220:.././hal/sam4s/pio.c **** 	}
 221:.././hal/sam4s/pio.c **** #elif (SAM3XA|| SAM3U)
 222:.././hal/sam4s/pio.c **** 	switch (ul_type) {
 223:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_A:
 224:.././hal/sam4s/pio.c **** 		ul_sr = p_pio->PIO_ABSR;
 225:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
 226:.././hal/sam4s/pio.c **** 		break;
 227:.././hal/sam4s/pio.c **** 
 228:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_B:
 229:.././hal/sam4s/pio.c **** 		ul_sr = p_pio->PIO_ABSR;
 230:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABSR = (ul_mask | ul_sr);
 231:.././hal/sam4s/pio.c **** 		break;
 232:.././hal/sam4s/pio.c **** 
 233:.././hal/sam4s/pio.c **** 		// other types are invalid in this function
 234:.././hal/sam4s/pio.c **** 	case PIO_INPUT:
 235:.././hal/sam4s/pio.c **** 	case PIO_OUTPUT_0:
 236:.././hal/sam4s/pio.c **** 	case PIO_OUTPUT_1:
 237:.././hal/sam4s/pio.c **** 	case PIO_NOT_A_PIN:
 238:.././hal/sam4s/pio.c **** 		return;
 239:.././hal/sam4s/pio.c **** 	}
 240:.././hal/sam4s/pio.c **** #else
 241:.././hal/sam4s/pio.c **** #error "Unsupported device"
 242:.././hal/sam4s/pio.c **** #endif
 243:.././hal/sam4s/pio.c **** 
 244:.././hal/sam4s/pio.c **** 	/* Remove the pins from under the control of PIO */
 245:.././hal/sam4s/pio.c **** 	p_pio->PIO_PDR = ul_mask;
 220              	 .loc 1 245 2 is_stmt 1 view .LVU44
 221              	 .loc 1 245 17 is_stmt 0 view .LVU45
 222 0032 4260     	 str r2,[r0,#4]
 223              	.L10:
 246:.././hal/sam4s/pio.c **** }
 224              	 .loc 1 246 1 view .LVU46
 225 0034 7047     	 bx lr
 226              	.LVL12:
 227              	.L13:
 185:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
 228              	 .loc 1 185 3 is_stmt 1 view .LVU47
 185:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
 229              	 .loc 1 185 9 is_stmt 0 view .LVU48
 230 0036 016F     	 ldr r1,[r0,#112]
 231              	.LVL13:
 186:.././hal/sam4s/pio.c **** 
 232              	 .loc 1 186 3 is_stmt 1 view .LVU49
 186:.././hal/sam4s/pio.c **** 
 233              	 .loc 1 186 24 is_stmt 0 view .LVU50
 234 0038 036F     	 ldr r3,[r0,#112]
 235 003a 0B40     	 ands r3,r3,r1
 236 003c 23EA0203 	 bic r3,r3,r2
 237              	.LVL14:
 238              	.L29:
 193:.././hal/sam4s/pio.c **** 
 239              	 .loc 1 193 24 view .LVU51
 240 0040 0367     	 str r3,[r0,#112]
 195:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
 241              	 .loc 1 195 3 is_stmt 1 view .LVU52
 195:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
 242              	 .loc 1 195 9 is_stmt 0 view .LVU53
 243 0042 416F     	 ldr r1,[r0,#116]
 244              	.LVL15:
 196:.././hal/sam4s/pio.c **** 		break;
 245              	 .loc 1 196 3 is_stmt 1 view .LVU54
 196:.././hal/sam4s/pio.c **** 		break;
 246              	 .loc 1 196 24 is_stmt 0 view .LVU55
 247 0044 436F     	 ldr r3,[r0,#116]
 248 0046 0B40     	 ands r3,r3,r1
 249 0048 23EA0203 	 bic r3,r3,r2
 250              	.LVL16:
 251              	.L27:
 211:.././hal/sam4s/pio.c **** 		break;
 252              	 .loc 1 211 24 view .LVU56
 253 004c 4367     	 str r3,[r0,#116]
 212:.././hal/sam4s/pio.c **** #endif
 254              	 .loc 1 212 3 is_stmt 1 view .LVU57
 255 004e F0E7     	 b .L16
 256              	.LVL17:
 257              	.L14:
 192:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
 258              	 .loc 1 192 3 view .LVU58
 192:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
 259              	 .loc 1 192 9 is_stmt 0 view .LVU59
 260 0050 036F     	 ldr r3,[r0,#112]
 261              	.LVL18:
 193:.././hal/sam4s/pio.c **** 
 262              	 .loc 1 193 3 is_stmt 1 view .LVU60
 193:.././hal/sam4s/pio.c **** 
 263              	 .loc 1 193 35 is_stmt 0 view .LVU61
 264 0052 1343     	 orrs r3,r3,r2
 265              	.LVL19:
 193:.././hal/sam4s/pio.c **** 
 266              	 .loc 1 193 35 view .LVU62
 267 0054 F4E7     	 b .L29
 268              	.L11:
 200:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
 269              	 .loc 1 200 3 is_stmt 1 view .LVU63
 200:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
 270              	 .loc 1 200 9 is_stmt 0 view .LVU64
 271 0056 016F     	 ldr r1,[r0,#112]
 272              	.LVL20:
 201:.././hal/sam4s/pio.c **** 
 273              	 .loc 1 201 3 is_stmt 1 view .LVU65
 201:.././hal/sam4s/pio.c **** 
 274              	 .loc 1 201 24 is_stmt 0 view .LVU66
 275 0058 036F     	 ldr r3,[r0,#112]
 276 005a 0B40     	 ands r3,r3,r1
 277 005c 23EA0203 	 bic r3,r3,r2
 278              	.LVL21:
 279              	.L28:
 208:.././hal/sam4s/pio.c **** 
 280              	 .loc 1 208 24 view .LVU67
 281 0060 0367     	 str r3,[r0,#112]
 210:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
 282              	 .loc 1 210 3 is_stmt 1 view .LVU68
 210:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
 283              	 .loc 1 210 9 is_stmt 0 view .LVU69
 284 0062 436F     	 ldr r3,[r0,#116]
 285              	.LVL22:
 211:.././hal/sam4s/pio.c **** 		break;
 286              	 .loc 1 211 3 is_stmt 1 view .LVU70
 211:.././hal/sam4s/pio.c **** 		break;
 287              	 .loc 1 211 35 is_stmt 0 view .LVU71
 288 0064 1343     	 orrs r3,r3,r2
 289              	.LVL23:
 211:.././hal/sam4s/pio.c **** 		break;
 290              	 .loc 1 211 35 view .LVU72
 291 0066 F1E7     	 b .L27
 292              	.LVL24:
 293              	.L17:
 207:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
 294              	 .loc 1 207 3 is_stmt 1 view .LVU73
 207:.././hal/sam4s/pio.c **** 		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
 295              	 .loc 1 207 9 is_stmt 0 view .LVU74
 296 0068 036F     	 ldr r3,[r0,#112]
 297              	.LVL25:
 208:.././hal/sam4s/pio.c **** 
 298              	 .loc 1 208 3 is_stmt 1 view .LVU75
 208:.././hal/sam4s/pio.c **** 
 299              	 .loc 1 208 35 is_stmt 0 view .LVU76
 300 006a 1343     	 orrs r3,r3,r2
 301              	.LVL26:
 208:.././hal/sam4s/pio.c **** 
 302              	 .loc 1 208 35 view .LVU77
 303 006c F8E7     	 b .L28
 304              	 .cfi_endproc
 305              	.LFE141:
 307              	 .section .text.pio_set_input,"ax",%progbits
 308              	 .align 1
 309              	 .global pio_set_input
 310              	 .syntax unified
 311              	 .thumb
 312              	 .thumb_func
 313              	 .fpu softvfp
 315              	pio_set_input:
 316              	.LVL27:
 317              	.LFB142:
 247:.././hal/sam4s/pio.c **** 
 248:.././hal/sam4s/pio.c **** /**
 249:.././hal/sam4s/pio.c ****  * \brief Configure one or more pin(s) or a PIO controller as inputs.
 250:.././hal/sam4s/pio.c ****  * Optionally, the corresponding internal pull-up(s) and glitch filter(s) can
 251:.././hal/sam4s/pio.c ****  * be enabled.
 252:.././hal/sam4s/pio.c ****  *
 253:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 254:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 255:.././hal/sam4s/pio.c ****  * \param ul_attribute PIO attribute(s).
 256:.././hal/sam4s/pio.c ****  */
 257:.././hal/sam4s/pio.c **** void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
 258:.././hal/sam4s/pio.c **** 		const uint32_t ul_attribute)
 259:.././hal/sam4s/pio.c **** {
 318              	 .loc 1 259 1 is_stmt 1 view-0
 319              	 .cfi_startproc
 320              	 
 321              	 
 322              	 
 260:.././hal/sam4s/pio.c **** 	pio_disable_interrupt(p_pio, ul_mask);
 323              	 .loc 1 260 2 view .LVU79
 324              	.LBB42:
 325              	.LBI42:
 261:.././hal/sam4s/pio.c **** 	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
 262:.././hal/sam4s/pio.c **** 
 263:.././hal/sam4s/pio.c **** 	/* Enable Input Filter if necessary */
 264:.././hal/sam4s/pio.c **** 	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
 265:.././hal/sam4s/pio.c **** 		p_pio->PIO_IFER = ul_mask;
 266:.././hal/sam4s/pio.c **** 	} else {
 267:.././hal/sam4s/pio.c **** 		p_pio->PIO_IFDR = ul_mask;
 268:.././hal/sam4s/pio.c **** 	}
 269:.././hal/sam4s/pio.c **** 
 270:.././hal/sam4s/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SA
 271:.././hal/sam4s/pio.c **** 	/* Enable de-glitch or de-bounce if necessary */
 272:.././hal/sam4s/pio.c **** 	if (ul_attribute & PIO_DEGLITCH) {
 273:.././hal/sam4s/pio.c **** 		p_pio->PIO_IFSCDR = ul_mask;
 274:.././hal/sam4s/pio.c **** 	} else {
 275:.././hal/sam4s/pio.c **** 		if (ul_attribute & PIO_DEBOUNCE) {
 276:.././hal/sam4s/pio.c **** 			p_pio->PIO_IFSCER = ul_mask;
 277:.././hal/sam4s/pio.c **** 		}
 278:.././hal/sam4s/pio.c **** 	}
 279:.././hal/sam4s/pio.c **** #elif (SAM3XA|| SAM3U)
 280:.././hal/sam4s/pio.c **** 	/* Enable de-glitch or de-bounce if necessary */
 281:.././hal/sam4s/pio.c **** 	if (ul_attribute & PIO_DEGLITCH) {
 282:.././hal/sam4s/pio.c **** 		p_pio->PIO_SCIFSR = ul_mask;
 283:.././hal/sam4s/pio.c **** 	} else {
 284:.././hal/sam4s/pio.c **** 		if (ul_attribute & PIO_DEBOUNCE) {
 285:.././hal/sam4s/pio.c **** 			p_pio->PIO_DIFSR = ul_mask;
 286:.././hal/sam4s/pio.c **** 		}
 287:.././hal/sam4s/pio.c **** 	}
 288:.././hal/sam4s/pio.c **** #else
 289:.././hal/sam4s/pio.c **** #error "Unsupported device"
 290:.././hal/sam4s/pio.c **** #endif
 291:.././hal/sam4s/pio.c **** 
 292:.././hal/sam4s/pio.c **** 	/* Configure pin as input */
 293:.././hal/sam4s/pio.c **** 	p_pio->PIO_ODR = ul_mask;
 294:.././hal/sam4s/pio.c **** 	p_pio->PIO_PER = ul_mask;
 295:.././hal/sam4s/pio.c **** }
 296:.././hal/sam4s/pio.c **** 
 297:.././hal/sam4s/pio.c **** /**
 298:.././hal/sam4s/pio.c ****  * \brief Configure one or more pin(s) of a PIO controller as outputs, with
 299:.././hal/sam4s/pio.c ****  * the given default value. Optionally, the multi-drive feature can be enabled
 300:.././hal/sam4s/pio.c ****  * on the pin(s).
 301:.././hal/sam4s/pio.c ****  *
 302:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 303:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask indicating which pin(s) to configure.
 304:.././hal/sam4s/pio.c ****  * \param ul_default_level Default level on the pin(s).
 305:.././hal/sam4s/pio.c ****  * \param ul_multidrive_enable Indicates if the pin(s) shall be configured as
 306:.././hal/sam4s/pio.c ****  * open-drain.
 307:.././hal/sam4s/pio.c ****  * \param ul_pull_up_enable Indicates if the pin shall have its pull-up
 308:.././hal/sam4s/pio.c ****  * activated.
 309:.././hal/sam4s/pio.c ****  */
 310:.././hal/sam4s/pio.c **** void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
 311:.././hal/sam4s/pio.c **** 		const uint32_t ul_default_level,
 312:.././hal/sam4s/pio.c **** 		const uint32_t ul_multidrive_enable,
 313:.././hal/sam4s/pio.c **** 		const uint32_t ul_pull_up_enable)
 314:.././hal/sam4s/pio.c **** {
 315:.././hal/sam4s/pio.c **** 	pio_disable_interrupt(p_pio, ul_mask);
 316:.././hal/sam4s/pio.c **** 	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
 317:.././hal/sam4s/pio.c **** 
 318:.././hal/sam4s/pio.c **** 	/* Enable multi-drive if necessary */
 319:.././hal/sam4s/pio.c **** 	if (ul_multidrive_enable) {
 320:.././hal/sam4s/pio.c **** 		p_pio->PIO_MDER = ul_mask;
 321:.././hal/sam4s/pio.c **** 	} else {
 322:.././hal/sam4s/pio.c **** 		p_pio->PIO_MDDR = ul_mask;
 323:.././hal/sam4s/pio.c **** 	}
 324:.././hal/sam4s/pio.c **** 
 325:.././hal/sam4s/pio.c **** 	/* Set default value */
 326:.././hal/sam4s/pio.c **** 	if (ul_default_level) {
 327:.././hal/sam4s/pio.c **** 		p_pio->PIO_SODR = ul_mask;
 328:.././hal/sam4s/pio.c **** 	} else {
 329:.././hal/sam4s/pio.c **** 		p_pio->PIO_CODR = ul_mask;
 330:.././hal/sam4s/pio.c **** 	}
 331:.././hal/sam4s/pio.c **** 
 332:.././hal/sam4s/pio.c **** 	/* Configure pin(s) as output(s) */
 333:.././hal/sam4s/pio.c **** 	p_pio->PIO_OER = ul_mask;
 334:.././hal/sam4s/pio.c **** 	p_pio->PIO_PER = ul_mask;
 335:.././hal/sam4s/pio.c **** }
 336:.././hal/sam4s/pio.c **** 
 337:.././hal/sam4s/pio.c **** /**
 338:.././hal/sam4s/pio.c ****  * \brief Perform complete pin(s) configuration; general attributes and PIO init
 339:.././hal/sam4s/pio.c ****  * if necessary.
 340:.././hal/sam4s/pio.c ****  *
 341:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 342:.././hal/sam4s/pio.c ****  * \param ul_type PIO type.
 343:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 344:.././hal/sam4s/pio.c ****  * \param ul_attribute Pins attributes.
 345:.././hal/sam4s/pio.c ****  *
 346:.././hal/sam4s/pio.c ****  * \return Whether the pin(s) have been configured properly.
 347:.././hal/sam4s/pio.c ****  */
 348:.././hal/sam4s/pio.c **** uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
 349:.././hal/sam4s/pio.c **** 		const uint32_t ul_mask, const uint32_t ul_attribute)
 350:.././hal/sam4s/pio.c **** {
 351:.././hal/sam4s/pio.c **** 	/* Configure pins */
 352:.././hal/sam4s/pio.c **** 	switch (ul_type) {
 353:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_A:
 354:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_B:
 355:.././hal/sam4s/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || 
 356:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_C:
 357:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_D:
 358:.././hal/sam4s/pio.c **** #endif
 359:.././hal/sam4s/pio.c **** 		pio_set_peripheral(p_pio, ul_type, ul_mask);
 360:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
 361:.././hal/sam4s/pio.c **** 		break;
 362:.././hal/sam4s/pio.c **** 
 363:.././hal/sam4s/pio.c **** 	case PIO_INPUT:
 364:.././hal/sam4s/pio.c **** 		pio_set_input(p_pio, ul_mask, ul_attribute);
 365:.././hal/sam4s/pio.c **** 		break;
 366:.././hal/sam4s/pio.c **** 
 367:.././hal/sam4s/pio.c **** 	case PIO_OUTPUT_0:
 368:.././hal/sam4s/pio.c **** 	case PIO_OUTPUT_1:
 369:.././hal/sam4s/pio.c **** 		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
 370:.././hal/sam4s/pio.c **** 				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
 371:.././hal/sam4s/pio.c **** 				(ul_attribute & PIO_PULLUP) ? 1 : 0);
 372:.././hal/sam4s/pio.c **** 		break;
 373:.././hal/sam4s/pio.c **** 
 374:.././hal/sam4s/pio.c **** 	default:
 375:.././hal/sam4s/pio.c **** 		return 0;
 376:.././hal/sam4s/pio.c **** 	}
 377:.././hal/sam4s/pio.c **** 
 378:.././hal/sam4s/pio.c **** 	return 1;
 379:.././hal/sam4s/pio.c **** }
 380:.././hal/sam4s/pio.c **** 
 381:.././hal/sam4s/pio.c **** /**
 382:.././hal/sam4s/pio.c ****  * \brief Return 1 if one or more PIOs of the given Pin are configured to
 383:.././hal/sam4s/pio.c ****  * output a high level (even if they are not output).
 384:.././hal/sam4s/pio.c ****  * To get the actual value of the pin, use PIO_Get() instead.
 385:.././hal/sam4s/pio.c ****  *
 386:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 387:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s).
 388:.././hal/sam4s/pio.c ****  *
 389:.././hal/sam4s/pio.c ****  * \retval 1 At least one PIO is configured to output a high level.
 390:.././hal/sam4s/pio.c ****  * \retval 0 All PIOs are configured to output a low level.
 391:.././hal/sam4s/pio.c ****  */
 392:.././hal/sam4s/pio.c **** uint32_t pio_get_output_data_status(const Pio *p_pio,
 393:.././hal/sam4s/pio.c **** 		const uint32_t ul_mask)
 394:.././hal/sam4s/pio.c **** {
 395:.././hal/sam4s/pio.c **** 	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
 396:.././hal/sam4s/pio.c **** 		return 0;
 397:.././hal/sam4s/pio.c **** 	} else {
 398:.././hal/sam4s/pio.c **** 		return 1;
 399:.././hal/sam4s/pio.c **** 	}
 400:.././hal/sam4s/pio.c **** }
 401:.././hal/sam4s/pio.c **** 
 402:.././hal/sam4s/pio.c **** /**
 403:.././hal/sam4s/pio.c ****  * \brief Configure PIO pin multi-driver.
 404:.././hal/sam4s/pio.c ****  *
 405:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 406:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 407:.././hal/sam4s/pio.c ****  * \param ul_multi_driver_enable Indicates if the pin(s) multi-driver shall be
 408:.././hal/sam4s/pio.c ****  * configured.
 409:.././hal/sam4s/pio.c ****  */
 410:.././hal/sam4s/pio.c **** void pio_set_multi_driver(Pio *p_pio, const uint32_t ul_mask,
 411:.././hal/sam4s/pio.c **** 		const uint32_t ul_multi_driver_enable)
 412:.././hal/sam4s/pio.c **** {
 413:.././hal/sam4s/pio.c **** 	/* Enable the multi-driver if necessary */
 414:.././hal/sam4s/pio.c **** 	if (ul_multi_driver_enable) {
 415:.././hal/sam4s/pio.c **** 		p_pio->PIO_MDER = ul_mask;
 416:.././hal/sam4s/pio.c **** 	} else {
 417:.././hal/sam4s/pio.c **** 		p_pio->PIO_MDDR = ul_mask;
 418:.././hal/sam4s/pio.c **** 	}
 419:.././hal/sam4s/pio.c **** }
 420:.././hal/sam4s/pio.c **** 
 421:.././hal/sam4s/pio.c **** /**
 422:.././hal/sam4s/pio.c ****  * \brief Get multi-driver status.
 423:.././hal/sam4s/pio.c ****  *
 424:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 425:.././hal/sam4s/pio.c ****  *
 426:.././hal/sam4s/pio.c ****  * \return The multi-driver mask value.
 427:.././hal/sam4s/pio.c ****  */
 428:.././hal/sam4s/pio.c **** uint32_t pio_get_multi_driver_status(const Pio *p_pio)
 429:.././hal/sam4s/pio.c **** {
 430:.././hal/sam4s/pio.c **** 	return p_pio->PIO_MDSR;
 431:.././hal/sam4s/pio.c **** }
 432:.././hal/sam4s/pio.c **** 
 433:.././hal/sam4s/pio.c **** 
 434:.././hal/sam4s/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SA
 435:.././hal/sam4s/pio.c **** /**
 436:.././hal/sam4s/pio.c ****  * \brief Configure PIO pin internal pull-down.
 437:.././hal/sam4s/pio.c ****  *
 438:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 439:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 440:.././hal/sam4s/pio.c ****  * \param ul_pull_down_enable Indicates if the pin(s) internal pull-down shall
 441:.././hal/sam4s/pio.c ****  * be configured.
 442:.././hal/sam4s/pio.c ****  */
 443:.././hal/sam4s/pio.c **** void pio_pull_down(Pio *p_pio, const uint32_t ul_mask,
 444:.././hal/sam4s/pio.c **** 		const uint32_t ul_pull_down_enable)
 445:.././hal/sam4s/pio.c **** {
 446:.././hal/sam4s/pio.c **** 	/* Enable the pull-down if necessary */
 447:.././hal/sam4s/pio.c **** 	if (ul_pull_down_enable) {
 448:.././hal/sam4s/pio.c **** 		p_pio->PIO_PPDER = ul_mask;
 449:.././hal/sam4s/pio.c **** 	} else {
 450:.././hal/sam4s/pio.c **** 		p_pio->PIO_PPDDR = ul_mask;
 451:.././hal/sam4s/pio.c **** 	}
 452:.././hal/sam4s/pio.c **** }
 453:.././hal/sam4s/pio.c **** #endif
 454:.././hal/sam4s/pio.c **** 
 455:.././hal/sam4s/pio.c **** /**
 456:.././hal/sam4s/pio.c ****  * \brief Enable PIO output write for synchronous data output.
 457:.././hal/sam4s/pio.c ****  *
 458:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 459:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 460:.././hal/sam4s/pio.c ****  */
 461:.././hal/sam4s/pio.c **** void pio_enable_output_write(Pio *p_pio, const uint32_t ul_mask)
 462:.././hal/sam4s/pio.c **** {
 463:.././hal/sam4s/pio.c **** 	p_pio->PIO_OWER = ul_mask;
 464:.././hal/sam4s/pio.c **** }
 465:.././hal/sam4s/pio.c **** 
 466:.././hal/sam4s/pio.c **** /**
 467:.././hal/sam4s/pio.c ****  * \brief Disable PIO output write.
 468:.././hal/sam4s/pio.c ****  *
 469:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 470:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 471:.././hal/sam4s/pio.c ****  */
 472:.././hal/sam4s/pio.c **** void pio_disable_output_write(Pio *p_pio, const uint32_t ul_mask)
 473:.././hal/sam4s/pio.c **** {
 474:.././hal/sam4s/pio.c **** 	p_pio->PIO_OWDR = ul_mask;
 475:.././hal/sam4s/pio.c **** }
 476:.././hal/sam4s/pio.c **** 
 477:.././hal/sam4s/pio.c **** /**
 478:.././hal/sam4s/pio.c ****  * \brief Read PIO output write status.
 479:.././hal/sam4s/pio.c ****  *
 480:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 481:.././hal/sam4s/pio.c ****  *
 482:.././hal/sam4s/pio.c ****  * \return The output write mask value.
 483:.././hal/sam4s/pio.c ****  */
 484:.././hal/sam4s/pio.c **** uint32_t pio_get_output_write_status(const Pio *p_pio)
 485:.././hal/sam4s/pio.c **** {
 486:.././hal/sam4s/pio.c **** 	return p_pio->PIO_OWSR;
 487:.././hal/sam4s/pio.c **** }
 488:.././hal/sam4s/pio.c **** 
 489:.././hal/sam4s/pio.c **** /**
 490:.././hal/sam4s/pio.c ****  * \brief Synchronously write on output pins.
 491:.././hal/sam4s/pio.c ****  * \note Only bits unmasked by PIO_OWSR (Output Write Status Register) are
 492:.././hal/sam4s/pio.c ****  * written.
 493:.././hal/sam4s/pio.c ****  *
 494:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 495:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 496:.././hal/sam4s/pio.c ****  */
 497:.././hal/sam4s/pio.c **** void pio_sync_output_write(Pio *p_pio, const uint32_t ul_mask)
 498:.././hal/sam4s/pio.c **** {
 499:.././hal/sam4s/pio.c **** 	p_pio->PIO_ODSR = ul_mask;
 500:.././hal/sam4s/pio.c **** }
 501:.././hal/sam4s/pio.c **** 
 502:.././hal/sam4s/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SA
 503:.././hal/sam4s/pio.c **** /**
 504:.././hal/sam4s/pio.c ****  * \brief Configure PIO pin schmitt trigger. By default the Schmitt trigger is
 505:.././hal/sam4s/pio.c ****  * active.
 506:.././hal/sam4s/pio.c ****  * Disabling the Schmitt Trigger is requested when using the QTouch Library.
 507:.././hal/sam4s/pio.c ****  *
 508:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 509:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 510:.././hal/sam4s/pio.c ****  */
 511:.././hal/sam4s/pio.c **** void pio_set_schmitt_trigger(Pio *p_pio, const uint32_t ul_mask)
 512:.././hal/sam4s/pio.c **** {
 513:.././hal/sam4s/pio.c **** 	p_pio->PIO_SCHMITT = ul_mask;
 514:.././hal/sam4s/pio.c **** }
 515:.././hal/sam4s/pio.c **** 
 516:.././hal/sam4s/pio.c **** /**
 517:.././hal/sam4s/pio.c ****  * \brief Get PIO pin schmitt trigger status.
 518:.././hal/sam4s/pio.c ****  *
 519:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 520:.././hal/sam4s/pio.c ****  *
 521:.././hal/sam4s/pio.c ****  * \return The schmitt trigger mask value.
 522:.././hal/sam4s/pio.c ****  */
 523:.././hal/sam4s/pio.c **** uint32_t pio_get_schmitt_trigger(const Pio *p_pio)
 524:.././hal/sam4s/pio.c **** {
 525:.././hal/sam4s/pio.c **** 	return p_pio->PIO_SCHMITT;
 526:.././hal/sam4s/pio.c **** }
 527:.././hal/sam4s/pio.c **** #endif
 528:.././hal/sam4s/pio.c **** 
 529:.././hal/sam4s/pio.c **** /**
 530:.././hal/sam4s/pio.c ****  * \brief Configure the given interrupt source.
 531:.././hal/sam4s/pio.c ****  * Interrupt can be configured to trigger on rising edge, falling edge,
 532:.././hal/sam4s/pio.c ****  * high level, low level or simply on level change.
 533:.././hal/sam4s/pio.c ****  *
 534:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 535:.././hal/sam4s/pio.c ****  * \param ul_mask Interrupt source bit map.
 536:.././hal/sam4s/pio.c ****  * \param ul_attr Interrupt source attributes.
 537:.././hal/sam4s/pio.c ****  */
 538:.././hal/sam4s/pio.c **** void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
 539:.././hal/sam4s/pio.c **** 		const uint32_t ul_attr)
 540:.././hal/sam4s/pio.c **** {
 541:.././hal/sam4s/pio.c **** 	/* Configure additional interrupt mode registers. */
 542:.././hal/sam4s/pio.c **** 	if (ul_attr & PIO_IT_AIME) {
 543:.././hal/sam4s/pio.c **** 		/* Enable additional interrupt mode. */
 544:.././hal/sam4s/pio.c **** 		p_pio->PIO_AIMER = ul_mask;
 545:.././hal/sam4s/pio.c **** 
 546:.././hal/sam4s/pio.c **** 		/* If bit field of the selected pin is 1, set as
 547:.././hal/sam4s/pio.c **** 		   Rising Edge/High level detection event. */
 548:.././hal/sam4s/pio.c **** 		if (ul_attr & PIO_IT_RE_OR_HL) {
 549:.././hal/sam4s/pio.c **** 			/* Rising Edge or High Level */
 550:.././hal/sam4s/pio.c **** 			p_pio->PIO_REHLSR = ul_mask;
 551:.././hal/sam4s/pio.c **** 		} else {
 552:.././hal/sam4s/pio.c **** 			/* Falling Edge or Low Level */
 553:.././hal/sam4s/pio.c **** 			p_pio->PIO_FELLSR = ul_mask;
 554:.././hal/sam4s/pio.c **** 		}
 555:.././hal/sam4s/pio.c **** 
 556:.././hal/sam4s/pio.c **** 		/* If bit field of the selected pin is 1, set as
 557:.././hal/sam4s/pio.c **** 		   edge detection source. */
 558:.././hal/sam4s/pio.c **** 		if (ul_attr & PIO_IT_EDGE) {
 559:.././hal/sam4s/pio.c **** 			/* Edge select */
 560:.././hal/sam4s/pio.c **** 			p_pio->PIO_ESR = ul_mask;
 561:.././hal/sam4s/pio.c **** 		} else {
 562:.././hal/sam4s/pio.c **** 			/* Level select */
 563:.././hal/sam4s/pio.c **** 			p_pio->PIO_LSR = ul_mask;
 564:.././hal/sam4s/pio.c **** 		}
 565:.././hal/sam4s/pio.c **** 	} else {
 566:.././hal/sam4s/pio.c **** 		/* Disable additional interrupt mode. */
 567:.././hal/sam4s/pio.c **** 		p_pio->PIO_AIMDR = ul_mask;
 568:.././hal/sam4s/pio.c **** 	}
 569:.././hal/sam4s/pio.c **** }
 570:.././hal/sam4s/pio.c **** 
 571:.././hal/sam4s/pio.c **** /**
 572:.././hal/sam4s/pio.c ****  * \brief Enable the given interrupt source.
 573:.././hal/sam4s/pio.c ****  * The PIO must be configured as an NVIC interrupt source as well.
 574:.././hal/sam4s/pio.c ****  *
 575:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 576:.././hal/sam4s/pio.c ****  * \param ul_mask Interrupt sources bit map.
 577:.././hal/sam4s/pio.c ****  */
 578:.././hal/sam4s/pio.c **** void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
 579:.././hal/sam4s/pio.c **** {
 580:.././hal/sam4s/pio.c **** 	p_pio->PIO_IER = ul_mask;
 581:.././hal/sam4s/pio.c **** }
 582:.././hal/sam4s/pio.c **** 
 583:.././hal/sam4s/pio.c **** /**
 584:.././hal/sam4s/pio.c ****  * \brief Disable a given interrupt source, with no added side effects.
 585:.././hal/sam4s/pio.c ****  *
 586:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 587:.././hal/sam4s/pio.c ****  * \param ul_mask Interrupt sources bit map.
 588:.././hal/sam4s/pio.c ****  */
 589:.././hal/sam4s/pio.c **** void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
 326              	 .loc 1 589 6 view .LVU80
 327              	.LBB43:
 590:.././hal/sam4s/pio.c **** {
 591:.././hal/sam4s/pio.c **** 	p_pio->PIO_IDR = ul_mask;
 328              	 .loc 1 591 2 view .LVU81
 329              	.LBE43:
 330              	.LBE42:
 331              	.LBB45:
 332              	.LBB46:
  73:.././hal/sam4s/pio.c **** 		p_pio->PIO_PUER = ul_mask;
 333              	 .loc 1 73 5 is_stmt 0 view .LVU82
 334 0000 D307     	 lsls r3,r2,#31
 335              	.LBE46:
 336              	.LBE45:
 337              	.LBB48:
 338              	.LBB44:
 339              	 .loc 1 591 17 view .LVU83
 340 0002 4164     	 str r1,[r0,#68]
 341              	.LVL28:
 342              	 .loc 1 591 17 view .LVU84
 343              	.LBE44:
 344              	.LBE48:
 261:.././hal/sam4s/pio.c **** 	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
 345              	 .loc 1 261 2 is_stmt 1 view .LVU85
 346              	.LBB49:
 347              	.LBI45:
  69:.././hal/sam4s/pio.c **** 		const uint32_t ul_pull_up_enable)
 348              	 .loc 1 69 6 view .LVU86
 349              	.LBB47:
  73:.././hal/sam4s/pio.c **** 		p_pio->PIO_PUER = ul_mask;
 350              	 .loc 1 73 2 view .LVU87
  74:.././hal/sam4s/pio.c **** 	} else {
 351              	 .loc 1 74 3 view .LVU88
  74:.././hal/sam4s/pio.c **** 	} else {
 352              	 .loc 1 74 19 is_stmt 0 view .LVU89
 353 0004 4CBF     	 ite mi
 354 0006 4166     	 strmi r1,[r0,#100]
  76:.././hal/sam4s/pio.c **** 	}
 355              	 .loc 1 76 3 is_stmt 1 view .LVU90
  76:.././hal/sam4s/pio.c **** 	}
 356              	 .loc 1 76 19 is_stmt 0 view .LVU91
 357 0008 0166     	 strpl r1,[r0,#96]
 358              	.LVL29:
  76:.././hal/sam4s/pio.c **** 	}
 359              	 .loc 1 76 19 view .LVU92
 360              	.LBE47:
 361              	.LBE49:
 264:.././hal/sam4s/pio.c **** 		p_pio->PIO_IFER = ul_mask;
 362              	 .loc 1 264 2 is_stmt 1 view .LVU93
 264:.././hal/sam4s/pio.c **** 		p_pio->PIO_IFER = ul_mask;
 363              	 .loc 1 264 5 is_stmt 0 view .LVU94
 364 000a 12F00A0F 	 tst r2,#10
 265:.././hal/sam4s/pio.c **** 	} else {
 365              	 .loc 1 265 3 is_stmt 1 view .LVU95
 265:.././hal/sam4s/pio.c **** 	} else {
 366              	 .loc 1 265 19 is_stmt 0 view .LVU96
 367 000e 14BF     	 ite ne
 368 0010 0162     	 strne r1,[r0,#32]
 267:.././hal/sam4s/pio.c **** 	}
 369              	 .loc 1 267 3 is_stmt 1 view .LVU97
 267:.././hal/sam4s/pio.c **** 	}
 370              	 .loc 1 267 19 is_stmt 0 view .LVU98
 371 0012 4162     	 streq r1,[r0,#36]
 272:.././hal/sam4s/pio.c **** 		p_pio->PIO_IFSCDR = ul_mask;
 372              	 .loc 1 272 2 is_stmt 1 view .LVU99
 272:.././hal/sam4s/pio.c **** 		p_pio->PIO_IFSCDR = ul_mask;
 373              	 .loc 1 272 5 is_stmt 0 view .LVU100
 374 0014 9307     	 lsls r3,r2,#30
 375 0016 04D5     	 bpl .L35
 273:.././hal/sam4s/pio.c **** 	} else {
 376              	 .loc 1 273 3 is_stmt 1 view .LVU101
 273:.././hal/sam4s/pio.c **** 	} else {
 377              	 .loc 1 273 21 is_stmt 0 view .LVU102
 378 0018 C0F88010 	 str r1,[r0,#128]
 379              	.L36:
 293:.././hal/sam4s/pio.c **** 	p_pio->PIO_PER = ul_mask;
 380              	 .loc 1 293 2 is_stmt 1 view .LVU103
 293:.././hal/sam4s/pio.c **** 	p_pio->PIO_PER = ul_mask;
 381              	 .loc 1 293 17 is_stmt 0 view .LVU104
 382 001c 4161     	 str r1,[r0,#20]
 294:.././hal/sam4s/pio.c **** }
 383              	 .loc 1 294 2 is_stmt 1 view .LVU105
 294:.././hal/sam4s/pio.c **** }
 384              	 .loc 1 294 17 is_stmt 0 view .LVU106
 385 001e 0160     	 str r1,[r0]
 295:.././hal/sam4s/pio.c **** 
 386              	 .loc 1 295 1 view .LVU107
 387 0020 7047     	 bx lr
 388              	.L35:
 275:.././hal/sam4s/pio.c **** 			p_pio->PIO_IFSCER = ul_mask;
 389              	 .loc 1 275 3 is_stmt 1 view .LVU108
 275:.././hal/sam4s/pio.c **** 			p_pio->PIO_IFSCER = ul_mask;
 390              	 .loc 1 275 6 is_stmt 0 view .LVU109
 391 0022 1307     	 lsls r3,r2,#28
 276:.././hal/sam4s/pio.c **** 		}
 392              	 .loc 1 276 4 is_stmt 1 view .LVU110
 276:.././hal/sam4s/pio.c **** 		}
 393              	 .loc 1 276 22 is_stmt 0 view .LVU111
 394 0024 48BF     	 it mi
 395 0026 C0F88410 	 strmi r1,[r0,#132]
 396 002a F7E7     	 b .L36
 397              	 .cfi_endproc
 398              	.LFE142:
 400              	 .section .text.pio_set_output,"ax",%progbits
 401              	 .align 1
 402              	 .global pio_set_output
 403              	 .syntax unified
 404              	 .thumb
 405              	 .thumb_func
 406              	 .fpu softvfp
 408              	pio_set_output:
 409              	.LVL30:
 410              	.LFB143:
 314:.././hal/sam4s/pio.c **** 	pio_disable_interrupt(p_pio, ul_mask);
 411              	 .loc 1 314 1 is_stmt 1 view-0
 412              	 .cfi_startproc
 413              	 
 414              	 
 315:.././hal/sam4s/pio.c **** 	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
 415              	 .loc 1 315 2 view .LVU113
 416              	.LBB50:
 417              	.LBI50:
 589:.././hal/sam4s/pio.c **** {
 418              	 .loc 1 589 6 view .LVU114
 419              	.LBB51:
 420              	 .loc 1 591 2 view .LVU115
 421              	.LBE51:
 422              	.LBE50:
 314:.././hal/sam4s/pio.c **** 	pio_disable_interrupt(p_pio, ul_mask);
 423              	 .loc 1 314 1 is_stmt 0 view .LVU116
 424 0000 10B5     	 push {r4,lr}
 425              	.LCFI0:
 426              	 .cfi_def_cfa_offset 8
 427              	 .cfi_offset 4,-8
 428              	 .cfi_offset 14,-4
 314:.././hal/sam4s/pio.c **** 	pio_disable_interrupt(p_pio, ul_mask);
 429              	 .loc 1 314 1 view .LVU117
 430 0002 029C     	 ldr r4,[sp,#8]
 431              	.LBB53:
 432              	.LBB52:
 433              	 .loc 1 591 17 view .LVU118
 434 0004 4164     	 str r1,[r0,#68]
 435              	.LVL31:
 436              	 .loc 1 591 17 view .LVU119
 437              	.LBE52:
 438              	.LBE53:
 316:.././hal/sam4s/pio.c **** 
 439              	 .loc 1 316 2 is_stmt 1 view .LVU120
 440              	.LBB54:
 441              	.LBI54:
  69:.././hal/sam4s/pio.c **** 		const uint32_t ul_pull_up_enable)
 442              	 .loc 1 69 6 view .LVU121
 443              	.LBB55:
  73:.././hal/sam4s/pio.c **** 		p_pio->PIO_PUER = ul_mask;
 444              	 .loc 1 73 2 view .LVU122
  73:.././hal/sam4s/pio.c **** 		p_pio->PIO_PUER = ul_mask;
 445              	 .loc 1 73 5 is_stmt 0 view .LVU123
 446 0006 3CB1     	 cbz r4,.L41
  74:.././hal/sam4s/pio.c **** 	} else {
 447              	 .loc 1 74 3 is_stmt 1 view .LVU124
  74:.././hal/sam4s/pio.c **** 	} else {
 448              	 .loc 1 74 19 is_stmt 0 view .LVU125
 449 0008 4166     	 str r1,[r0,#100]
 450              	.L42:
 451              	.LVL32:
  74:.././hal/sam4s/pio.c **** 	} else {
 452              	 .loc 1 74 19 view .LVU126
 453              	.LBE55:
 454              	.LBE54:
 319:.././hal/sam4s/pio.c **** 		p_pio->PIO_MDER = ul_mask;
 455              	 .loc 1 319 2 is_stmt 1 view .LVU127
 319:.././hal/sam4s/pio.c **** 		p_pio->PIO_MDER = ul_mask;
 456              	 .loc 1 319 5 is_stmt 0 view .LVU128
 457 000a 3BB1     	 cbz r3,.L43
 320:.././hal/sam4s/pio.c **** 	} else {
 458              	 .loc 1 320 3 is_stmt 1 view .LVU129
 320:.././hal/sam4s/pio.c **** 	} else {
 459              	 .loc 1 320 19 is_stmt 0 view .LVU130
 460 000c 0165     	 str r1,[r0,#80]
 461              	.L44:
 326:.././hal/sam4s/pio.c **** 		p_pio->PIO_SODR = ul_mask;
 462              	 .loc 1 326 2 is_stmt 1 view .LVU131
 326:.././hal/sam4s/pio.c **** 		p_pio->PIO_SODR = ul_mask;
 463              	 .loc 1 326 5 is_stmt 0 view .LVU132
 464 000e 3AB1     	 cbz r2,.L45
 327:.././hal/sam4s/pio.c **** 	} else {
 465              	 .loc 1 327 3 is_stmt 1 view .LVU133
 327:.././hal/sam4s/pio.c **** 	} else {
 466              	 .loc 1 327 19 is_stmt 0 view .LVU134
 467 0010 0163     	 str r1,[r0,#48]
 468              	.L46:
 333:.././hal/sam4s/pio.c **** 	p_pio->PIO_PER = ul_mask;
 469              	 .loc 1 333 2 is_stmt 1 view .LVU135
 333:.././hal/sam4s/pio.c **** 	p_pio->PIO_PER = ul_mask;
 470              	 .loc 1 333 17 is_stmt 0 view .LVU136
 471 0012 0161     	 str r1,[r0,#16]
 334:.././hal/sam4s/pio.c **** }
 472              	 .loc 1 334 2 is_stmt 1 view .LVU137
 334:.././hal/sam4s/pio.c **** }
 473              	 .loc 1 334 17 is_stmt 0 view .LVU138
 474 0014 0160     	 str r1,[r0]
 335:.././hal/sam4s/pio.c **** 
 475              	 .loc 1 335 1 view .LVU139
 476 0016 10BD     	 pop {r4,pc}
 477              	.LVL33:
 478              	.L41:
 479              	.LBB57:
 480              	.LBB56:
  76:.././hal/sam4s/pio.c **** 	}
 481              	 .loc 1 76 3 is_stmt 1 view .LVU140
  76:.././hal/sam4s/pio.c **** 	}
 482              	 .loc 1 76 19 is_stmt 0 view .LVU141
 483 0018 0166     	 str r1,[r0,#96]
 484 001a F6E7     	 b .L42
 485              	.LVL34:
 486              	.L43:
  76:.././hal/sam4s/pio.c **** 	}
 487              	 .loc 1 76 19 view .LVU142
 488              	.LBE56:
 489              	.LBE57:
 322:.././hal/sam4s/pio.c **** 	}
 490              	 .loc 1 322 3 is_stmt 1 view .LVU143
 322:.././hal/sam4s/pio.c **** 	}
 491              	 .loc 1 322 19 is_stmt 0 view .LVU144
 492 001c 4165     	 str r1,[r0,#84]
 493 001e F6E7     	 b .L44
 494              	.L45:
 329:.././hal/sam4s/pio.c **** 	}
 495              	 .loc 1 329 3 is_stmt 1 view .LVU145
 329:.././hal/sam4s/pio.c **** 	}
 496              	 .loc 1 329 19 is_stmt 0 view .LVU146
 497 0020 4163     	 str r1,[r0,#52]
 498 0022 F6E7     	 b .L46
 499              	 .cfi_endproc
 500              	.LFE143:
 502              	 .section .text.pio_configure,"ax",%progbits
 503              	 .align 1
 504              	 .global pio_configure
 505              	 .syntax unified
 506              	 .thumb
 507              	 .thumb_func
 508              	 .fpu softvfp
 510              	pio_configure:
 511              	.LVL35:
 512              	.LFB144:
 350:.././hal/sam4s/pio.c **** 	/* Configure pins */
 513              	 .loc 1 350 1 is_stmt 1 view-0
 514              	 .cfi_startproc
 515              	 
 516              	 
 352:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_A:
 517              	 .loc 1 352 2 view .LVU148
 518 0000 B1F1205F 	 cmp r1,#671088640
 350:.././hal/sam4s/pio.c **** 	/* Configure pins */
 519              	 .loc 1 350 1 is_stmt 0 view .LVU149
 520 0004 73B5     	 push {r0,r1,r4,r5,r6,lr}
 521              	.LCFI1:
 522              	 .cfi_def_cfa_offset 24
 523              	 .cfi_offset 4,-16
 524              	 .cfi_offset 5,-12
 525              	 .cfi_offset 6,-8
 526              	 .cfi_offset 14,-4
 350:.././hal/sam4s/pio.c **** 	/* Configure pins */
 527              	 .loc 1 350 1 view .LVU150
 528 0006 0646     	 mov r6,r0
 529 0008 1546     	 mov r5,r2
 530 000a 1C46     	 mov r4,r3
 352:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_A:
 531              	 .loc 1 352 2 view .LVU151
 532 000c 2ED0     	 beq .L48
 533 000e 0FD8     	 bhi .L49
 534 0010 B1F1C05F 	 cmp r1,#402653184
 535 0014 1ED0     	 beq .L50
 536 0016 08D8     	 bhi .L51
 537 0018 B1F1006F 	 cmp r1,#134217728
 538 001c 1AD0     	 beq .L50
 539 001e B1F1805F 	 cmp r1,#268435456
 540              	.L71:
 541 0022 17D0     	 beq .L50
 542              	.LVL36:
 543              	.L69:
 352:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_A:
 544              	 .loc 1 352 2 view .LVU152
 545 0024 0020     	 movs r0,#0
 546              	.LVL37:
 547              	.L47:
 379:.././hal/sam4s/pio.c **** 
 548              	 .loc 1 379 1 view .LVU153
 549 0026 02B0     	 add sp,sp,#8
 550              	.LCFI2:
 551              	 .cfi_remember_state
 552              	 .cfi_def_cfa_offset 16
 553              	 
 554 0028 70BD     	 pop {r4,r5,r6,pc}
 555              	.LVL38:
 556              	.L51:
 557              	.LCFI3:
 558              	 .cfi_restore_state
 352:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_A:
 559              	 .loc 1 352 2 view .LVU154
 560 002a B1F1005F 	 cmp r1,#536870912
 561 002e F8E7     	 b .L71
 562              	.L49:
 352:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_A:
 563              	 .loc 1 352 2 view .LVU155
 564 0030 21F00063 	 bic r3,r1,#134217728
 565              	.LVL39:
 352:.././hal/sam4s/pio.c **** 	case PIO_PERIPH_A:
 566              	 .loc 1 352 2 view .LVU156
 567 0034 B3F1405F 	 cmp r3,#805306368
 568 0038 F4D1     	 bne .L69
 369:.././hal/sam4s/pio.c **** 				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
 569              	 .loc 1 369 3 is_stmt 1 view .LVU157
 570 003a 01F14841 	 add r1,r1,#-939524096
 571              	.LVL40:
 369:.././hal/sam4s/pio.c **** 				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
 572              	 .loc 1 369 3 is_stmt 0 view .LVU158
 573 003e 04F00103 	 and r3,r4,#1
 574 0042 4A42     	 rsbs r2,r1,#0
 575              	.LVL41:
 369:.././hal/sam4s/pio.c **** 				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
 576              	 .loc 1 369 3 view .LVU159
 577 0044 0093     	 str r3,[sp]
 578 0046 4A41     	 adcs r2,r2,r1
 579 0048 C4F38003 	 ubfx r3,r4,#2,#1
 580 004c 2946     	 mov r1,r5
 581              	.LVL42:
 369:.././hal/sam4s/pio.c **** 				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
 582              	 .loc 1 369 3 view .LVU160
 583 004e 0A4C     	 ldr r4,.L72
 584              	.LVL43:
 369:.././hal/sam4s/pio.c **** 				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
 585              	 .loc 1 369 3 view .LVU161
 586 0050 A047     	 blx r4
 587              	.LVL44:
 588 0052 09E0     	 b .L67
 589              	.LVL45:
 590              	.L50:
 359:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
 591              	 .loc 1 359 3 is_stmt 1 view .LVU162
 592 0054 3046     	 mov r0,r6
 593              	.LVL46:
 359:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
 594              	 .loc 1 359 3 is_stmt 0 view .LVU163
 595 0056 094B     	 ldr r3,.L72+4
 596              	.LVL47:
 359:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
 597              	 .loc 1 359 3 view .LVU164
 598 0058 2A46     	 mov r2,r5
 599              	.LVL48:
 359:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
 600              	 .loc 1 359 3 view .LVU165
 601 005a 9847     	 blx r3
 602              	.LVL49:
 360:.././hal/sam4s/pio.c **** 		break;
 603              	 .loc 1 360 3 is_stmt 1 view .LVU166
 604              	.LBB58:
 605              	.LBI58:
  69:.././hal/sam4s/pio.c **** 		const uint32_t ul_pull_up_enable)
 606              	 .loc 1 69 6 view .LVU167
 607              	.LBB59:
  73:.././hal/sam4s/pio.c **** 		p_pio->PIO_PUER = ul_mask;
 608              	 .loc 1 73 2 view .LVU168
  73:.././hal/sam4s/pio.c **** 		p_pio->PIO_PUER = ul_mask;
 609              	 .loc 1 73 5 is_stmt 0 view .LVU169
 610 005c 14F00100 	 ands r0,r4,#1
 611              	.LVL50:
  73:.././hal/sam4s/pio.c **** 		p_pio->PIO_PUER = ul_mask;
 612              	 .loc 1 73 5 view .LVU170
 613 0060 01D0     	 beq .L54
 614              	.LVL51:
  74:.././hal/sam4s/pio.c **** 	} else {
 615              	 .loc 1 74 3 is_stmt 1 view .LVU171
  74:.././hal/sam4s/pio.c **** 	} else {
 616              	 .loc 1 74 19 is_stmt 0 view .LVU172
 617 0062 7566     	 str r5,[r6,#100]
 618 0064 DFE7     	 b .L47
 619              	.L54:
  76:.././hal/sam4s/pio.c **** 	}
 620              	 .loc 1 76 3 is_stmt 1 view .LVU173
  76:.././hal/sam4s/pio.c **** 	}
 621              	 .loc 1 76 19 is_stmt 0 view .LVU174
 622 0066 3566     	 str r5,[r6,#96]
 623              	.LVL52:
 624              	.L67:
  76:.././hal/sam4s/pio.c **** 	}
 625              	 .loc 1 76 19 view .LVU175
 626              	.LBE59:
 627              	.LBE58:
 372:.././hal/sam4s/pio.c **** 
 628              	 .loc 1 372 3 is_stmt 1 view .LVU176
 378:.././hal/sam4s/pio.c **** }
 629              	 .loc 1 378 9 is_stmt 0 view .LVU177
 630 0068 0120     	 movs r0,#1
 372:.././hal/sam4s/pio.c **** 
 631              	 .loc 1 372 3 view .LVU178
 632 006a DCE7     	 b .L47
 633              	.LVL53:
 634              	.L48:
 364:.././hal/sam4s/pio.c **** 		break;
 635              	 .loc 1 364 3 is_stmt 1 view .LVU179
 636 006c 1A46     	 mov r2,r3
 637              	.LVL54:
 364:.././hal/sam4s/pio.c **** 		break;
 638              	 .loc 1 364 3 is_stmt 0 view .LVU180
 639 006e 2946     	 mov r1,r5
 640              	.LVL55:
 364:.././hal/sam4s/pio.c **** 		break;
 641              	 .loc 1 364 3 view .LVU181
 642 0070 034B     	 ldr r3,.L72+8
 643              	.LVL56:
 364:.././hal/sam4s/pio.c **** 		break;
 644              	 .loc 1 364 3 view .LVU182
 645 0072 9847     	 blx r3
 646              	.LVL57:
 365:.././hal/sam4s/pio.c **** 
 647              	 .loc 1 365 3 is_stmt 1 view .LVU183
 648 0074 F8E7     	 b .L67
 649              	.L73:
 650 0076 00BF     	 .align 2
 651              	.L72:
 652 0078 00000000 	 .word pio_set_output
 653 007c 00000000 	 .word pio_set_peripheral
 654 0080 00000000 	 .word pio_set_input
 655              	 .cfi_endproc
 656              	.LFE144:
 658              	 .section .text.pio_get_output_data_status,"ax",%progbits
 659              	 .align 1
 660              	 .global pio_get_output_data_status
 661              	 .syntax unified
 662              	 .thumb
 663              	 .thumb_func
 664              	 .fpu softvfp
 666              	pio_get_output_data_status:
 667              	.LVL58:
 668              	.LFB145:
 394:.././hal/sam4s/pio.c **** 	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
 669              	 .loc 1 394 1 view-0
 670              	 .cfi_startproc
 671              	 
 672              	 
 673              	 
 395:.././hal/sam4s/pio.c **** 		return 0;
 674              	 .loc 1 395 2 view .LVU185
 395:.././hal/sam4s/pio.c **** 		return 0;
 675              	 .loc 1 395 12 is_stmt 0 view .LVU186
 676 0000 836B     	 ldr r3,[r0,#56]
 395:.././hal/sam4s/pio.c **** 		return 0;
 677              	 .loc 1 395 5 view .LVU187
 678 0002 0B42     	 tst r3,r1
 400:.././hal/sam4s/pio.c **** 
 679              	 .loc 1 400 1 view .LVU188
 680 0004 14BF     	 ite ne
 681 0006 0120     	 movne r0,#1
 682              	.LVL59:
 400:.././hal/sam4s/pio.c **** 
 683              	 .loc 1 400 1 view .LVU189
 684 0008 0020     	 moveq r0,#0
 685 000a 7047     	 bx lr
 686              	 .cfi_endproc
 687              	.LFE145:
 689              	 .section .text.pio_set_multi_driver,"ax",%progbits
 690              	 .align 1
 691              	 .global pio_set_multi_driver
 692              	 .syntax unified
 693              	 .thumb
 694              	 .thumb_func
 695              	 .fpu softvfp
 697              	pio_set_multi_driver:
 698              	.LVL60:
 699              	.LFB146:
 412:.././hal/sam4s/pio.c **** 	/* Enable the multi-driver if necessary */
 700              	 .loc 1 412 1 is_stmt 1 view-0
 701              	 .cfi_startproc
 702              	 
 703              	 
 704              	 
 414:.././hal/sam4s/pio.c **** 		p_pio->PIO_MDER = ul_mask;
 705              	 .loc 1 414 2 view .LVU191
 414:.././hal/sam4s/pio.c **** 		p_pio->PIO_MDER = ul_mask;
 706              	 .loc 1 414 5 is_stmt 0 view .LVU192
 707 0000 0AB1     	 cbz r2,.L76
 415:.././hal/sam4s/pio.c **** 	} else {
 708              	 .loc 1 415 3 is_stmt 1 view .LVU193
 415:.././hal/sam4s/pio.c **** 	} else {
 709              	 .loc 1 415 19 is_stmt 0 view .LVU194
 710 0002 0165     	 str r1,[r0,#80]
 711 0004 7047     	 bx lr
 712              	.L76:
 417:.././hal/sam4s/pio.c **** 	}
 713              	 .loc 1 417 3 is_stmt 1 view .LVU195
 417:.././hal/sam4s/pio.c **** 	}
 714              	 .loc 1 417 19 is_stmt 0 view .LVU196
 715 0006 4165     	 str r1,[r0,#84]
 419:.././hal/sam4s/pio.c **** 
 716              	 .loc 1 419 1 view .LVU197
 717 0008 7047     	 bx lr
 718              	 .cfi_endproc
 719              	.LFE146:
 721              	 .section .text.pio_get_multi_driver_status,"ax",%progbits
 722              	 .align 1
 723              	 .global pio_get_multi_driver_status
 724              	 .syntax unified
 725              	 .thumb
 726              	 .thumb_func
 727              	 .fpu softvfp
 729              	pio_get_multi_driver_status:
 730              	.LVL61:
 731              	.LFB147:
 429:.././hal/sam4s/pio.c **** 	return p_pio->PIO_MDSR;
 732              	 .loc 1 429 1 is_stmt 1 view-0
 733              	 .cfi_startproc
 734              	 
 735              	 
 736              	 
 430:.././hal/sam4s/pio.c **** }
 737              	 .loc 1 430 2 view .LVU199
 430:.././hal/sam4s/pio.c **** }
 738              	 .loc 1 430 14 is_stmt 0 view .LVU200
 739 0000 806D     	 ldr r0,[r0,#88]
 740              	.LVL62:
 431:.././hal/sam4s/pio.c **** 
 741              	 .loc 1 431 1 view .LVU201
 742 0002 7047     	 bx lr
 743              	 .cfi_endproc
 744              	.LFE147:
 746              	 .section .text.pio_pull_down,"ax",%progbits
 747              	 .align 1
 748              	 .global pio_pull_down
 749              	 .syntax unified
 750              	 .thumb
 751              	 .thumb_func
 752              	 .fpu softvfp
 754              	pio_pull_down:
 755              	.LVL63:
 756              	.LFB148:
 445:.././hal/sam4s/pio.c **** 	/* Enable the pull-down if necessary */
 757              	 .loc 1 445 1 is_stmt 1 view-0
 758              	 .cfi_startproc
 759              	 
 760              	 
 761              	 
 447:.././hal/sam4s/pio.c **** 		p_pio->PIO_PPDER = ul_mask;
 762              	 .loc 1 447 2 view .LVU203
 447:.././hal/sam4s/pio.c **** 		p_pio->PIO_PPDER = ul_mask;
 763              	 .loc 1 447 5 is_stmt 0 view .LVU204
 764 0000 12B1     	 cbz r2,.L80
 448:.././hal/sam4s/pio.c **** 	} else {
 765              	 .loc 1 448 3 is_stmt 1 view .LVU205
 448:.././hal/sam4s/pio.c **** 	} else {
 766              	 .loc 1 448 20 is_stmt 0 view .LVU206
 767 0002 C0F89410 	 str r1,[r0,#148]
 768 0006 7047     	 bx lr
 769              	.L80:
 450:.././hal/sam4s/pio.c **** 	}
 770              	 .loc 1 450 3 is_stmt 1 view .LVU207
 450:.././hal/sam4s/pio.c **** 	}
 771              	 .loc 1 450 20 is_stmt 0 view .LVU208
 772 0008 C0F89010 	 str r1,[r0,#144]
 452:.././hal/sam4s/pio.c **** #endif
 773              	 .loc 1 452 1 view .LVU209
 774 000c 7047     	 bx lr
 775              	 .cfi_endproc
 776              	.LFE148:
 778              	 .section .text.pio_enable_output_write,"ax",%progbits
 779              	 .align 1
 780              	 .global pio_enable_output_write
 781              	 .syntax unified
 782              	 .thumb
 783              	 .thumb_func
 784              	 .fpu softvfp
 786              	pio_enable_output_write:
 787              	.LVL64:
 788              	.LFB149:
 462:.././hal/sam4s/pio.c **** 	p_pio->PIO_OWER = ul_mask;
 789              	 .loc 1 462 1 is_stmt 1 view-0
 790              	 .cfi_startproc
 791              	 
 792              	 
 793              	 
 463:.././hal/sam4s/pio.c **** }
 794              	 .loc 1 463 2 view .LVU211
 463:.././hal/sam4s/pio.c **** }
 795              	 .loc 1 463 18 is_stmt 0 view .LVU212
 796 0000 C0F8A010 	 str r1,[r0,#160]
 464:.././hal/sam4s/pio.c **** 
 797              	 .loc 1 464 1 view .LVU213
 798 0004 7047     	 bx lr
 799              	 .cfi_endproc
 800              	.LFE149:
 802              	 .section .text.pio_disable_output_write,"ax",%progbits
 803              	 .align 1
 804              	 .global pio_disable_output_write
 805              	 .syntax unified
 806              	 .thumb
 807              	 .thumb_func
 808              	 .fpu softvfp
 810              	pio_disable_output_write:
 811              	.LVL65:
 812              	.LFB150:
 473:.././hal/sam4s/pio.c **** 	p_pio->PIO_OWDR = ul_mask;
 813              	 .loc 1 473 1 is_stmt 1 view-0
 814              	 .cfi_startproc
 815              	 
 816              	 
 817              	 
 474:.././hal/sam4s/pio.c **** }
 818              	 .loc 1 474 2 view .LVU215
 474:.././hal/sam4s/pio.c **** }
 819              	 .loc 1 474 18 is_stmt 0 view .LVU216
 820 0000 C0F8A410 	 str r1,[r0,#164]
 475:.././hal/sam4s/pio.c **** 
 821              	 .loc 1 475 1 view .LVU217
 822 0004 7047     	 bx lr
 823              	 .cfi_endproc
 824              	.LFE150:
 826              	 .section .text.pio_get_output_write_status,"ax",%progbits
 827              	 .align 1
 828              	 .global pio_get_output_write_status
 829              	 .syntax unified
 830              	 .thumb
 831              	 .thumb_func
 832              	 .fpu softvfp
 834              	pio_get_output_write_status:
 835              	.LVL66:
 836              	.LFB151:
 485:.././hal/sam4s/pio.c **** 	return p_pio->PIO_OWSR;
 837              	 .loc 1 485 1 is_stmt 1 view-0
 838              	 .cfi_startproc
 839              	 
 840              	 
 841              	 
 486:.././hal/sam4s/pio.c **** }
 842              	 .loc 1 486 2 view .LVU219
 486:.././hal/sam4s/pio.c **** }
 843              	 .loc 1 486 14 is_stmt 0 view .LVU220
 844 0000 D0F8A800 	 ldr r0,[r0,#168]
 845              	.LVL67:
 487:.././hal/sam4s/pio.c **** 
 846              	 .loc 1 487 1 view .LVU221
 847 0004 7047     	 bx lr
 848              	 .cfi_endproc
 849              	.LFE151:
 851              	 .section .text.pio_sync_output_write,"ax",%progbits
 852              	 .align 1
 853              	 .global pio_sync_output_write
 854              	 .syntax unified
 855              	 .thumb
 856              	 .thumb_func
 857              	 .fpu softvfp
 859              	pio_sync_output_write:
 860              	.LVL68:
 861              	.LFB152:
 498:.././hal/sam4s/pio.c **** 	p_pio->PIO_ODSR = ul_mask;
 862              	 .loc 1 498 1 is_stmt 1 view-0
 863              	 .cfi_startproc
 864              	 
 865              	 
 866              	 
 499:.././hal/sam4s/pio.c **** }
 867              	 .loc 1 499 2 view .LVU223
 499:.././hal/sam4s/pio.c **** }
 868              	 .loc 1 499 18 is_stmt 0 view .LVU224
 869 0000 8163     	 str r1,[r0,#56]
 500:.././hal/sam4s/pio.c **** 
 870              	 .loc 1 500 1 view .LVU225
 871 0002 7047     	 bx lr
 872              	 .cfi_endproc
 873              	.LFE152:
 875              	 .section .text.pio_set_schmitt_trigger,"ax",%progbits
 876              	 .align 1
 877              	 .global pio_set_schmitt_trigger
 878              	 .syntax unified
 879              	 .thumb
 880              	 .thumb_func
 881              	 .fpu softvfp
 883              	pio_set_schmitt_trigger:
 884              	.LVL69:
 885              	.LFB153:
 512:.././hal/sam4s/pio.c **** 	p_pio->PIO_SCHMITT = ul_mask;
 886              	 .loc 1 512 1 is_stmt 1 view-0
 887              	 .cfi_startproc
 888              	 
 889              	 
 890              	 
 513:.././hal/sam4s/pio.c **** }
 891              	 .loc 1 513 2 view .LVU227
 513:.././hal/sam4s/pio.c **** }
 892              	 .loc 1 513 21 is_stmt 0 view .LVU228
 893 0000 C0F80011 	 str r1,[r0,#256]
 514:.././hal/sam4s/pio.c **** 
 894              	 .loc 1 514 1 view .LVU229
 895 0004 7047     	 bx lr
 896              	 .cfi_endproc
 897              	.LFE153:
 899              	 .section .text.pio_get_schmitt_trigger,"ax",%progbits
 900              	 .align 1
 901              	 .global pio_get_schmitt_trigger
 902              	 .syntax unified
 903              	 .thumb
 904              	 .thumb_func
 905              	 .fpu softvfp
 907              	pio_get_schmitt_trigger:
 908              	.LVL70:
 909              	.LFB154:
 524:.././hal/sam4s/pio.c **** 	return p_pio->PIO_SCHMITT;
 910              	 .loc 1 524 1 is_stmt 1 view-0
 911              	 .cfi_startproc
 912              	 
 913              	 
 914              	 
 525:.././hal/sam4s/pio.c **** }
 915              	 .loc 1 525 2 view .LVU231
 525:.././hal/sam4s/pio.c **** }
 916              	 .loc 1 525 14 is_stmt 0 view .LVU232
 917 0000 D0F80001 	 ldr r0,[r0,#256]
 918              	.LVL71:
 526:.././hal/sam4s/pio.c **** #endif
 919              	 .loc 1 526 1 view .LVU233
 920 0004 7047     	 bx lr
 921              	 .cfi_endproc
 922              	.LFE154:
 924              	 .section .text.pio_configure_interrupt,"ax",%progbits
 925              	 .align 1
 926              	 .global pio_configure_interrupt
 927              	 .syntax unified
 928              	 .thumb
 929              	 .thumb_func
 930              	 .fpu softvfp
 932              	pio_configure_interrupt:
 933              	.LVL72:
 934              	.LFB155:
 540:.././hal/sam4s/pio.c **** 	/* Configure additional interrupt mode registers. */
 935              	 .loc 1 540 1 is_stmt 1 view-0
 936              	 .cfi_startproc
 937              	 
 938              	 
 939              	 
 542:.././hal/sam4s/pio.c **** 		/* Enable additional interrupt mode. */
 940              	 .loc 1 542 2 view .LVU235
 542:.././hal/sam4s/pio.c **** 		/* Enable additional interrupt mode. */
 941              	 .loc 1 542 5 is_stmt 0 view .LVU236
 942 0000 D306     	 lsls r3,r2,#27
 943 0002 0ED5     	 bpl .L89
 544:.././hal/sam4s/pio.c **** 
 944              	 .loc 1 544 3 is_stmt 1 view .LVU237
 548:.././hal/sam4s/pio.c **** 			/* Rising Edge or High Level */
 945              	 .loc 1 548 6 is_stmt 0 view .LVU238
 946 0004 9306     	 lsls r3,r2,#26
 544:.././hal/sam4s/pio.c **** 
 947              	 .loc 1 544 20 view .LVU239
 948 0006 C0F8B010 	 str r1,[r0,#176]
 548:.././hal/sam4s/pio.c **** 			/* Rising Edge or High Level */
 949              	 .loc 1 548 3 is_stmt 1 view .LVU240
 550:.././hal/sam4s/pio.c **** 		} else {
 950              	 .loc 1 550 4 view .LVU241
 550:.././hal/sam4s/pio.c **** 		} else {
 951              	 .loc 1 550 22 is_stmt 0 view .LVU242
 952 000a 4CBF     	 ite mi
 953 000c C0F8D410 	 strmi r1,[r0,#212]
 553:.././hal/sam4s/pio.c **** 		}
 954              	 .loc 1 553 4 is_stmt 1 view .LVU243
 553:.././hal/sam4s/pio.c **** 		}
 955              	 .loc 1 553 22 is_stmt 0 view .LVU244
 956 0010 C0F8D010 	 strpl r1,[r0,#208]
 558:.././hal/sam4s/pio.c **** 			/* Edge select */
 957              	 .loc 1 558 3 is_stmt 1 view .LVU245
 558:.././hal/sam4s/pio.c **** 			/* Edge select */
 958              	 .loc 1 558 6 is_stmt 0 view .LVU246
 959 0014 5306     	 lsls r3,r2,#25
 560:.././hal/sam4s/pio.c **** 		} else {
 960              	 .loc 1 560 4 is_stmt 1 view .LVU247
 560:.././hal/sam4s/pio.c **** 		} else {
 961              	 .loc 1 560 19 is_stmt 0 view .LVU248
 962 0016 4CBF     	 ite mi
 963 0018 C0F8C010 	 strmi r1,[r0,#192]
 563:.././hal/sam4s/pio.c **** 		}
 964              	 .loc 1 563 4 is_stmt 1 view .LVU249
 563:.././hal/sam4s/pio.c **** 		}
 965              	 .loc 1 563 19 is_stmt 0 view .LVU250
 966 001c C0F8C410 	 strpl r1,[r0,#196]
 967 0020 7047     	 bx lr
 968              	.L89:
 567:.././hal/sam4s/pio.c **** 	}
 969              	 .loc 1 567 3 is_stmt 1 view .LVU251
 567:.././hal/sam4s/pio.c **** 	}
 970              	 .loc 1 567 20 is_stmt 0 view .LVU252
 971 0022 C0F8B410 	 str r1,[r0,#180]
 569:.././hal/sam4s/pio.c **** 
 972              	 .loc 1 569 1 view .LVU253
 973 0026 7047     	 bx lr
 974              	 .cfi_endproc
 975              	.LFE155:
 977              	 .section .text.pio_enable_interrupt,"ax",%progbits
 978              	 .align 1
 979              	 .global pio_enable_interrupt
 980              	 .syntax unified
 981              	 .thumb
 982              	 .thumb_func
 983              	 .fpu softvfp
 985              	pio_enable_interrupt:
 986              	.LVL73:
 987              	.LFB156:
 579:.././hal/sam4s/pio.c **** 	p_pio->PIO_IER = ul_mask;
 988              	 .loc 1 579 1 is_stmt 1 view-0
 989              	 .cfi_startproc
 990              	 
 991              	 
 992              	 
 580:.././hal/sam4s/pio.c **** }
 993              	 .loc 1 580 2 view .LVU255
 580:.././hal/sam4s/pio.c **** }
 994              	 .loc 1 580 17 is_stmt 0 view .LVU256
 995 0000 0164     	 str r1,[r0,#64]
 581:.././hal/sam4s/pio.c **** 
 996              	 .loc 1 581 1 view .LVU257
 997 0002 7047     	 bx lr
 998              	 .cfi_endproc
 999              	.LFE156:
 1001              	 .section .text.pio_disable_interrupt,"ax",%progbits
 1002              	 .align 1
 1003              	 .global pio_disable_interrupt
 1004              	 .syntax unified
 1005              	 .thumb
 1006              	 .thumb_func
 1007              	 .fpu softvfp
 1009              	pio_disable_interrupt:
 1010              	.LVL74:
 1011              	.LFB157:
 590:.././hal/sam4s/pio.c **** 	p_pio->PIO_IDR = ul_mask;
 1012              	 .loc 1 590 1 is_stmt 1 view-0
 1013              	 .cfi_startproc
 1014              	 
 1015              	 
 1016              	 
 1017              	 .loc 1 591 2 view .LVU259
 1018              	 .loc 1 591 17 is_stmt 0 view .LVU260
 1019 0000 4164     	 str r1,[r0,#68]
 592:.././hal/sam4s/pio.c **** }
 1020              	 .loc 1 592 1 view .LVU261
 1021 0002 7047     	 bx lr
 1022              	 .cfi_endproc
 1023              	.LFE157:
 1025              	 .section .text.pio_get_interrupt_status,"ax",%progbits
 1026              	 .align 1
 1027              	 .global pio_get_interrupt_status
 1028              	 .syntax unified
 1029              	 .thumb
 1030              	 .thumb_func
 1031              	 .fpu softvfp
 1033              	pio_get_interrupt_status:
 1034              	.LVL75:
 1035              	.LFB158:
 593:.././hal/sam4s/pio.c **** 
 594:.././hal/sam4s/pio.c **** /**
 595:.././hal/sam4s/pio.c ****  * \brief Read and clear PIO interrupt status.
 596:.././hal/sam4s/pio.c ****  *
 597:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 598:.././hal/sam4s/pio.c ****  *
 599:.././hal/sam4s/pio.c ****  * \return The interrupt status value.
 600:.././hal/sam4s/pio.c ****  */
 601:.././hal/sam4s/pio.c **** uint32_t pio_get_interrupt_status(const Pio *p_pio)
 602:.././hal/sam4s/pio.c **** {
 1036              	 .loc 1 602 1 is_stmt 1 view-0
 1037              	 .cfi_startproc
 1038              	 
 1039              	 
 1040              	 
 603:.././hal/sam4s/pio.c **** 	return p_pio->PIO_ISR;
 1041              	 .loc 1 603 2 view .LVU263
 1042              	 .loc 1 603 14 is_stmt 0 view .LVU264
 1043 0000 C06C     	 ldr r0,[r0,#76]
 1044              	.LVL76:
 604:.././hal/sam4s/pio.c **** }
 1045              	 .loc 1 604 1 view .LVU265
 1046 0002 7047     	 bx lr
 1047              	 .cfi_endproc
 1048              	.LFE158:
 1050              	 .section .text.pio_get_interrupt_mask,"ax",%progbits
 1051              	 .align 1
 1052              	 .global pio_get_interrupt_mask
 1053              	 .syntax unified
 1054              	 .thumb
 1055              	 .thumb_func
 1056              	 .fpu softvfp
 1058              	pio_get_interrupt_mask:
 1059              	.LVL77:
 1060              	.LFB159:
 605:.././hal/sam4s/pio.c **** 
 606:.././hal/sam4s/pio.c **** /**
 607:.././hal/sam4s/pio.c ****  * \brief Read PIO interrupt mask.
 608:.././hal/sam4s/pio.c ****  *
 609:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 610:.././hal/sam4s/pio.c ****  *
 611:.././hal/sam4s/pio.c ****  * \return The interrupt mask value.
 612:.././hal/sam4s/pio.c ****  */
 613:.././hal/sam4s/pio.c **** uint32_t pio_get_interrupt_mask(const Pio *p_pio)
 614:.././hal/sam4s/pio.c **** {
 1061              	 .loc 1 614 1 is_stmt 1 view-0
 1062              	 .cfi_startproc
 1063              	 
 1064              	 
 1065              	 
 615:.././hal/sam4s/pio.c **** 	return p_pio->PIO_IMR;
 1066              	 .loc 1 615 2 view .LVU267
 1067              	 .loc 1 615 14 is_stmt 0 view .LVU268
 1068 0000 806C     	 ldr r0,[r0,#72]
 1069              	.LVL78:
 616:.././hal/sam4s/pio.c **** }
 1070              	 .loc 1 616 1 view .LVU269
 1071 0002 7047     	 bx lr
 1072              	 .cfi_endproc
 1073              	.LFE159:
 1075              	 .section .text.pio_set_additional_interrupt_mode,"ax",%progbits
 1076              	 .align 1
 1077              	 .global pio_set_additional_interrupt_mode
 1078              	 .syntax unified
 1079              	 .thumb
 1080              	 .thumb_func
 1081              	 .fpu softvfp
 1083              	pio_set_additional_interrupt_mode:
 1084              	.LFB191:
 1085              	 .cfi_startproc
 1086              	 
 1087              	 
 1088              	 
 1089 0000 004B     	 ldr r3,.L99
 1090 0002 1847     	 bx r3
 1091              	.L100:
 1092              	 .align 2
 1093              	.L99:
 1094 0004 00000000 	 .word pio_configure_interrupt
 1095              	 .cfi_endproc
 1096              	.LFE191:
 1098              	 .section .text.pio_set_writeprotect,"ax",%progbits
 1099              	 .align 1
 1100              	 .global pio_set_writeprotect
 1101              	 .syntax unified
 1102              	 .thumb
 1103              	 .thumb_func
 1104              	 .fpu softvfp
 1106              	pio_set_writeprotect:
 1107              	.LVL79:
 1108              	.LFB161:
 617:.././hal/sam4s/pio.c **** 
 618:.././hal/sam4s/pio.c **** /**
 619:.././hal/sam4s/pio.c ****  * \brief Set additional interrupt mode.
 620:.././hal/sam4s/pio.c ****  *
 621:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 622:.././hal/sam4s/pio.c ****  * \param ul_mask Interrupt sources bit map.
 623:.././hal/sam4s/pio.c ****  * \param ul_attribute Pin(s) attributes.
 624:.././hal/sam4s/pio.c ****  */
 625:.././hal/sam4s/pio.c **** void pio_set_additional_interrupt_mode(Pio *p_pio,
 626:.././hal/sam4s/pio.c **** 		const uint32_t ul_mask, const uint32_t ul_attribute)
 627:.././hal/sam4s/pio.c **** {
 628:.././hal/sam4s/pio.c **** 	/* Enables additional interrupt mode if needed */
 629:.././hal/sam4s/pio.c **** 	if (ul_attribute & PIO_IT_AIME) {
 630:.././hal/sam4s/pio.c **** 		/* Enables additional interrupt mode */
 631:.././hal/sam4s/pio.c **** 		p_pio->PIO_AIMER = ul_mask;
 632:.././hal/sam4s/pio.c **** 
 633:.././hal/sam4s/pio.c **** 		/* Configures the Polarity of the event detection */
 634:.././hal/sam4s/pio.c **** 		/* (Rising/Falling Edge or High/Low Level) */
 635:.././hal/sam4s/pio.c **** 		if (ul_attribute & PIO_IT_RE_OR_HL) {
 636:.././hal/sam4s/pio.c **** 			/* Rising Edge or High Level */
 637:.././hal/sam4s/pio.c **** 			p_pio->PIO_REHLSR = ul_mask;
 638:.././hal/sam4s/pio.c **** 		} else {
 639:.././hal/sam4s/pio.c **** 			/* Falling Edge or Low Level */
 640:.././hal/sam4s/pio.c **** 			p_pio->PIO_FELLSR = ul_mask;
 641:.././hal/sam4s/pio.c **** 		}
 642:.././hal/sam4s/pio.c **** 
 643:.././hal/sam4s/pio.c **** 		/* Configures the type of event detection (Edge or Level) */
 644:.././hal/sam4s/pio.c **** 		if (ul_attribute & PIO_IT_EDGE) {
 645:.././hal/sam4s/pio.c **** 			/* Edge select */
 646:.././hal/sam4s/pio.c **** 			p_pio->PIO_ESR = ul_mask;
 647:.././hal/sam4s/pio.c **** 		} else {
 648:.././hal/sam4s/pio.c **** 			/* Level select */
 649:.././hal/sam4s/pio.c **** 			p_pio->PIO_LSR = ul_mask;
 650:.././hal/sam4s/pio.c **** 		}
 651:.././hal/sam4s/pio.c **** 	} else {
 652:.././hal/sam4s/pio.c **** 		/* Disable additional interrupt mode */
 653:.././hal/sam4s/pio.c **** 		p_pio->PIO_AIMDR = ul_mask;
 654:.././hal/sam4s/pio.c **** 	}
 655:.././hal/sam4s/pio.c **** }
 656:.././hal/sam4s/pio.c **** 
 657:.././hal/sam4s/pio.c **** #ifndef PIO_WPMR_WPKEY_PASSWD
 658:.././hal/sam4s/pio.c **** #define PIO_WPMR_WPKEY_PASSWD    PIO_WPMR_WPKEY(0x50494FU)
 659:.././hal/sam4s/pio.c **** #endif
 660:.././hal/sam4s/pio.c **** 
 661:.././hal/sam4s/pio.c **** /**
 662:.././hal/sam4s/pio.c ****  * \brief Enable or disable write protect of PIO registers.
 663:.././hal/sam4s/pio.c ****  *
 664:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 665:.././hal/sam4s/pio.c ****  * \param ul_enable 1 to enable, 0 to disable.
 666:.././hal/sam4s/pio.c ****  */
 667:.././hal/sam4s/pio.c **** void pio_set_writeprotect(Pio *p_pio, const uint32_t ul_enable)
 668:.././hal/sam4s/pio.c **** {
 1109              	 .loc 1 668 1 is_stmt 1 view-0
 1110              	 .cfi_startproc
 1111              	 
 1112              	 
 1113              	 
 669:.././hal/sam4s/pio.c **** 	p_pio->PIO_WPMR = PIO_WPMR_WPKEY_PASSWD | (ul_enable & PIO_WPMR_WPEN);
 1114              	 .loc 1 669 2 view .LVU271
 1115              	 .loc 1 669 42 is_stmt 0 view .LVU272
 1116 0000 034B     	 ldr r3,.L102
 1117              	 .loc 1 669 55 view .LVU273
 1118 0002 01F00101 	 and r1,r1,#1
 1119              	.LVL80:
 1120              	 .loc 1 669 42 view .LVU274
 1121 0006 0B43     	 orrs r3,r3,r1
 1122              	 .loc 1 669 18 view .LVU275
 1123 0008 C0F8E430 	 str r3,[r0,#228]
 670:.././hal/sam4s/pio.c **** }
 1124              	 .loc 1 670 1 view .LVU276
 1125 000c 7047     	 bx lr
 1126              	.L103:
 1127 000e 00BF     	 .align 2
 1128              	.L102:
 1129 0010 004F4950 	 .word 1346981632
 1130              	 .cfi_endproc
 1131              	.LFE161:
 1133              	 .section .text.pio_get_writeprotect_status,"ax",%progbits
 1134              	 .align 1
 1135              	 .global pio_get_writeprotect_status
 1136              	 .syntax unified
 1137              	 .thumb
 1138              	 .thumb_func
 1139              	 .fpu softvfp
 1141              	pio_get_writeprotect_status:
 1142              	.LVL81:
 1143              	.LFB162:
 671:.././hal/sam4s/pio.c **** 
 672:.././hal/sam4s/pio.c **** /**
 673:.././hal/sam4s/pio.c ****  * \brief Read write protect status.
 674:.././hal/sam4s/pio.c ****  *
 675:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 676:.././hal/sam4s/pio.c ****  *
 677:.././hal/sam4s/pio.c ****  * \return Return write protect status.
 678:.././hal/sam4s/pio.c ****  */
 679:.././hal/sam4s/pio.c **** uint32_t pio_get_writeprotect_status(const Pio *p_pio)
 680:.././hal/sam4s/pio.c **** {
 1144              	 .loc 1 680 1 is_stmt 1 view-0
 1145              	 .cfi_startproc
 1146              	 
 1147              	 
 1148              	 
 681:.././hal/sam4s/pio.c **** 	return p_pio->PIO_WPSR;
 1149              	 .loc 1 681 2 view .LVU278
 1150              	 .loc 1 681 14 is_stmt 0 view .LVU279
 1151 0000 D0F8E800 	 ldr r0,[r0,#232]
 1152              	.LVL82:
 682:.././hal/sam4s/pio.c **** }
 1153              	 .loc 1 682 1 view .LVU280
 1154 0004 7047     	 bx lr
 1155              	 .cfi_endproc
 1156              	.LFE162:
 1158              	 .section .text.pio_get_pin_value,"ax",%progbits
 1159              	 .align 1
 1160              	 .global pio_get_pin_value
 1161              	 .syntax unified
 1162              	 .thumb
 1163              	 .thumb_func
 1164              	 .fpu softvfp
 1166              	pio_get_pin_value:
 1167              	.LVL83:
 1168              	.LFB163:
 683:.././hal/sam4s/pio.c **** 
 684:.././hal/sam4s/pio.c **** /**
 685:.././hal/sam4s/pio.c ****  * \brief Return the value of a pin.
 686:.././hal/sam4s/pio.c ****  *
 687:.././hal/sam4s/pio.c ****  * \param ul_pin The pin number.
 688:.././hal/sam4s/pio.c ****  *
 689:.././hal/sam4s/pio.c ****  * \return The pin value.
 690:.././hal/sam4s/pio.c ****  *
 691:.././hal/sam4s/pio.c ****  * \note If pin is output: a pull-up or pull-down could hide the actual value.
 692:.././hal/sam4s/pio.c ****  *       The function \ref pio_get can be called to get the actual pin output
 693:.././hal/sam4s/pio.c ****  *       level.
 694:.././hal/sam4s/pio.c ****  * \note If pin is input: PIOx must be clocked to sample the signal.
 695:.././hal/sam4s/pio.c ****  *       See PMC driver.
 696:.././hal/sam4s/pio.c ****  */
 697:.././hal/sam4s/pio.c **** uint32_t pio_get_pin_value(uint32_t ul_pin)
 698:.././hal/sam4s/pio.c **** {
 1169              	 .loc 1 698 1 is_stmt 1 view-0
 1170              	 .cfi_startproc
 1171              	 
 1172              	 
 1173              	 
 699:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1174              	 .loc 1 699 2 view .LVU282
 1175              	.LBB60:
 1176              	.LBI60:
 700:.././hal/sam4s/pio.c **** 
 701:.././hal/sam4s/pio.c **** 	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
 702:.././hal/sam4s/pio.c **** }
 703:.././hal/sam4s/pio.c **** 
 704:.././hal/sam4s/pio.c **** /**
 705:.././hal/sam4s/pio.c ****  * \brief Drive a GPIO pin to 1.
 706:.././hal/sam4s/pio.c ****  *
 707:.././hal/sam4s/pio.c ****  * \param ul_pin The pin index.
 708:.././hal/sam4s/pio.c ****  *
 709:.././hal/sam4s/pio.c ****  * \note The function \ref pio_configure_pin must be called beforehand.
 710:.././hal/sam4s/pio.c ****  */
 711:.././hal/sam4s/pio.c **** void pio_set_pin_high(uint32_t ul_pin)
 712:.././hal/sam4s/pio.c **** {
 713:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 714:.././hal/sam4s/pio.c **** 
 715:.././hal/sam4s/pio.c **** 	/* Value to be driven on the I/O line: 1. */
 716:.././hal/sam4s/pio.c **** 	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
 717:.././hal/sam4s/pio.c **** }
 718:.././hal/sam4s/pio.c **** 
 719:.././hal/sam4s/pio.c **** /**
 720:.././hal/sam4s/pio.c ****  * \brief Drive a GPIO pin to 0.
 721:.././hal/sam4s/pio.c ****  *
 722:.././hal/sam4s/pio.c ****  * \param ul_pin The pin index.
 723:.././hal/sam4s/pio.c ****  *
 724:.././hal/sam4s/pio.c ****  * \note The function \ref pio_configure_pin must be called before.
 725:.././hal/sam4s/pio.c ****  */
 726:.././hal/sam4s/pio.c **** void pio_set_pin_low(uint32_t ul_pin)
 727:.././hal/sam4s/pio.c **** {
 728:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 729:.././hal/sam4s/pio.c **** 
 730:.././hal/sam4s/pio.c **** 	/* Value to be driven on the I/O line: 0. */
 731:.././hal/sam4s/pio.c **** 	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
 732:.././hal/sam4s/pio.c **** }
 733:.././hal/sam4s/pio.c **** 
 734:.././hal/sam4s/pio.c **** /**
 735:.././hal/sam4s/pio.c ****  * \brief Toggle a GPIO pin.
 736:.././hal/sam4s/pio.c ****  *
 737:.././hal/sam4s/pio.c ****  * \param ul_pin The pin index.
 738:.././hal/sam4s/pio.c ****  *
 739:.././hal/sam4s/pio.c ****  * \note The function \ref pio_configure_pin must be called before.
 740:.././hal/sam4s/pio.c ****  */
 741:.././hal/sam4s/pio.c **** void pio_toggle_pin(uint32_t ul_pin)
 742:.././hal/sam4s/pio.c **** {
 743:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 744:.././hal/sam4s/pio.c **** 
 745:.././hal/sam4s/pio.c **** 	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
 746:.././hal/sam4s/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 747:.././hal/sam4s/pio.c **** 		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
 748:.././hal/sam4s/pio.c **** 	} else {
 749:.././hal/sam4s/pio.c **** 		/* Value to be driven on the I/O line: 1. */
 750:.././hal/sam4s/pio.c **** 		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
 751:.././hal/sam4s/pio.c **** 	}
 752:.././hal/sam4s/pio.c **** }
 753:.././hal/sam4s/pio.c **** 
 754:.././hal/sam4s/pio.c **** /**
 755:.././hal/sam4s/pio.c ****  * \brief Perform complete pin(s) configuration; general attributes and PIO init
 756:.././hal/sam4s/pio.c ****  * if necessary.
 757:.././hal/sam4s/pio.c ****  *
 758:.././hal/sam4s/pio.c ****  * \param ul_pin The pin index.
 759:.././hal/sam4s/pio.c ****  * \param ul_flags Pins attributes.
 760:.././hal/sam4s/pio.c ****  *
 761:.././hal/sam4s/pio.c ****  * \return Whether the pin(s) have been configured properly.
 762:.././hal/sam4s/pio.c ****  */
 763:.././hal/sam4s/pio.c **** uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
 764:.././hal/sam4s/pio.c **** {
 765:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 766:.././hal/sam4s/pio.c **** 
 767:.././hal/sam4s/pio.c **** 	/* Configure pins */
 768:.././hal/sam4s/pio.c **** 	switch (ul_flags & PIO_TYPE_Msk) {
 769:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 770:.././hal/sam4s/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
 771:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 772:.././hal/sam4s/pio.c **** 				(ul_flags & PIO_PULLUP));
 773:.././hal/sam4s/pio.c **** 		break;
 774:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_B:
 775:.././hal/sam4s/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
 776:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 777:.././hal/sam4s/pio.c **** 				(ul_flags & PIO_PULLUP));
 778:.././hal/sam4s/pio.c **** 		break;
 779:.././hal/sam4s/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || 
 780:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_C:
 781:.././hal/sam4s/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
 782:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 783:.././hal/sam4s/pio.c **** 				(ul_flags & PIO_PULLUP));
 784:.././hal/sam4s/pio.c **** 		break;
 785:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_D:
 786:.././hal/sam4s/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
 787:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 788:.././hal/sam4s/pio.c **** 				(ul_flags & PIO_PULLUP));
 789:.././hal/sam4s/pio.c **** 		break;
 790:.././hal/sam4s/pio.c **** #endif
 791:.././hal/sam4s/pio.c **** 
 792:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_INPUT:
 793:.././hal/sam4s/pio.c **** 		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
 794:.././hal/sam4s/pio.c **** 		break;
 795:.././hal/sam4s/pio.c **** 
 796:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_0:
 797:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_1:
 798:.././hal/sam4s/pio.c **** 		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
 799:.././hal/sam4s/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 800:.././hal/sam4s/pio.c **** 				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
 801:.././hal/sam4s/pio.c **** 				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
 802:.././hal/sam4s/pio.c **** 				(ul_flags & PIO_PULLUP) ? 1 : 0);
 803:.././hal/sam4s/pio.c **** 		break;
 804:.././hal/sam4s/pio.c **** 
 805:.././hal/sam4s/pio.c **** 	default:
 806:.././hal/sam4s/pio.c **** 		return 0;
 807:.././hal/sam4s/pio.c **** 	}
 808:.././hal/sam4s/pio.c **** 
 809:.././hal/sam4s/pio.c **** 	return 1;
 810:.././hal/sam4s/pio.c **** }
 811:.././hal/sam4s/pio.c **** 
 812:.././hal/sam4s/pio.c **** /**
 813:.././hal/sam4s/pio.c ****  * \brief Drive a GPIO port to 1.
 814:.././hal/sam4s/pio.c ****  *
 815:.././hal/sam4s/pio.c ****  * \param p_pio Base address of the PIO port.
 816:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to toggle.
 817:.././hal/sam4s/pio.c ****  */
 818:.././hal/sam4s/pio.c **** void pio_set_pin_group_high(Pio *p_pio, uint32_t ul_mask)
 819:.././hal/sam4s/pio.c **** {
 820:.././hal/sam4s/pio.c **** 	/* Value to be driven on the I/O line: 1. */
 821:.././hal/sam4s/pio.c **** 	p_pio->PIO_SODR = ul_mask;
 822:.././hal/sam4s/pio.c **** }
 823:.././hal/sam4s/pio.c **** 
 824:.././hal/sam4s/pio.c **** /**
 825:.././hal/sam4s/pio.c ****  * \brief Drive a GPIO port to 0.
 826:.././hal/sam4s/pio.c ****  *
 827:.././hal/sam4s/pio.c ****  * \param p_pio Base address of the PIO port.
 828:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to toggle.
 829:.././hal/sam4s/pio.c ****  */
 830:.././hal/sam4s/pio.c **** void pio_set_pin_group_low(Pio *p_pio, uint32_t ul_mask)
 831:.././hal/sam4s/pio.c **** {
 832:.././hal/sam4s/pio.c **** 	/* Value to be driven on the I/O line: 0. */
 833:.././hal/sam4s/pio.c **** 	p_pio->PIO_CODR = ul_mask;
 834:.././hal/sam4s/pio.c **** }
 835:.././hal/sam4s/pio.c **** 
 836:.././hal/sam4s/pio.c **** /**
 837:.././hal/sam4s/pio.c ****  * \brief Toggle a GPIO group.
 838:.././hal/sam4s/pio.c ****  *
 839:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 840:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 841:.././hal/sam4s/pio.c ****  */
 842:.././hal/sam4s/pio.c **** void pio_toggle_pin_group(Pio *p_pio, uint32_t ul_mask)
 843:.././hal/sam4s/pio.c **** {
 844:.././hal/sam4s/pio.c **** 	if (p_pio->PIO_ODSR & ul_mask) {
 845:.././hal/sam4s/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 846:.././hal/sam4s/pio.c **** 		p_pio->PIO_CODR = ul_mask;
 847:.././hal/sam4s/pio.c **** 	} else {
 848:.././hal/sam4s/pio.c **** 		/* Value to be driven on the I/O line: 1. */
 849:.././hal/sam4s/pio.c **** 		p_pio->PIO_SODR = ul_mask;
 850:.././hal/sam4s/pio.c **** 	}
 851:.././hal/sam4s/pio.c **** }
 852:.././hal/sam4s/pio.c **** 
 853:.././hal/sam4s/pio.c **** /**
 854:.././hal/sam4s/pio.c ****  * \brief Perform complete pin(s) configuration; general attributes and PIO init
 855:.././hal/sam4s/pio.c ****  * if necessary.
 856:.././hal/sam4s/pio.c ****  *
 857:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
 858:.././hal/sam4s/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 859:.././hal/sam4s/pio.c ****  * \param ul_flags Pin(s) attributes.
 860:.././hal/sam4s/pio.c ****  *
 861:.././hal/sam4s/pio.c ****  * \return Whether the pin(s) have been configured properly.
 862:.././hal/sam4s/pio.c ****  */
 863:.././hal/sam4s/pio.c **** uint32_t pio_configure_pin_group(Pio *p_pio,
 864:.././hal/sam4s/pio.c **** 		uint32_t ul_mask, const uint32_t ul_flags)
 865:.././hal/sam4s/pio.c **** {
 866:.././hal/sam4s/pio.c **** 	/* Configure pins */
 867:.././hal/sam4s/pio.c **** 	switch (ul_flags & PIO_TYPE_Msk) {
 868:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 869:.././hal/sam4s/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
 870:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 871:.././hal/sam4s/pio.c **** 		break;
 872:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_B:
 873:.././hal/sam4s/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
 874:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 875:.././hal/sam4s/pio.c **** 		break;
 876:.././hal/sam4s/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || 
 877:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_C:
 878:.././hal/sam4s/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
 879:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 880:.././hal/sam4s/pio.c **** 		break;
 881:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_D:
 882:.././hal/sam4s/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
 883:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 884:.././hal/sam4s/pio.c **** 		break;
 885:.././hal/sam4s/pio.c **** #endif
 886:.././hal/sam4s/pio.c **** 
 887:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_INPUT:
 888:.././hal/sam4s/pio.c **** 		pio_set_input(p_pio, ul_mask, ul_flags);
 889:.././hal/sam4s/pio.c **** 		break;
 890:.././hal/sam4s/pio.c **** 
 891:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_0:
 892:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_1:
 893:.././hal/sam4s/pio.c **** 		pio_set_output(p_pio, ul_mask,
 894:.././hal/sam4s/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 895:.././hal/sam4s/pio.c **** 				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
 896:.././hal/sam4s/pio.c **** 				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
 897:.././hal/sam4s/pio.c **** 				(ul_flags & PIO_PULLUP) ? 1 : 0);
 898:.././hal/sam4s/pio.c **** 		break;
 899:.././hal/sam4s/pio.c **** 
 900:.././hal/sam4s/pio.c **** 	default:
 901:.././hal/sam4s/pio.c **** 		return 0;
 902:.././hal/sam4s/pio.c **** 	}
 903:.././hal/sam4s/pio.c **** 
 904:.././hal/sam4s/pio.c **** 	return 1;
 905:.././hal/sam4s/pio.c **** }
 906:.././hal/sam4s/pio.c **** 
 907:.././hal/sam4s/pio.c **** /**
 908:.././hal/sam4s/pio.c ****  * \brief Enable interrupt for a GPIO pin.
 909:.././hal/sam4s/pio.c ****  *
 910:.././hal/sam4s/pio.c ****  * \param ul_pin The pin index.
 911:.././hal/sam4s/pio.c ****  *
 912:.././hal/sam4s/pio.c ****  * \note The function \ref gpio_configure_pin must be called before.
 913:.././hal/sam4s/pio.c ****  */
 914:.././hal/sam4s/pio.c **** void pio_enable_pin_interrupt(uint32_t ul_pin)
 915:.././hal/sam4s/pio.c **** {
 916:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 917:.././hal/sam4s/pio.c **** 
 918:.././hal/sam4s/pio.c **** 	p_pio->PIO_IER = 1 << (ul_pin & 0x1F);
 919:.././hal/sam4s/pio.c **** }
 920:.././hal/sam4s/pio.c **** 
 921:.././hal/sam4s/pio.c **** 
 922:.././hal/sam4s/pio.c **** /**
 923:.././hal/sam4s/pio.c ****  * \brief Disable interrupt for a GPIO pin.
 924:.././hal/sam4s/pio.c ****  *
 925:.././hal/sam4s/pio.c ****  * \param ul_pin The pin index.
 926:.././hal/sam4s/pio.c ****  *
 927:.././hal/sam4s/pio.c ****  * \note The function \ref gpio_configure_pin must be called before.
 928:.././hal/sam4s/pio.c ****  */
 929:.././hal/sam4s/pio.c **** void pio_disable_pin_interrupt(uint32_t ul_pin)
 930:.././hal/sam4s/pio.c **** {
 931:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 932:.././hal/sam4s/pio.c **** 
 933:.././hal/sam4s/pio.c **** 	p_pio->PIO_IDR = 1 << (ul_pin & 0x1F);
 934:.././hal/sam4s/pio.c **** }
 935:.././hal/sam4s/pio.c **** 
 936:.././hal/sam4s/pio.c **** 
 937:.././hal/sam4s/pio.c **** /**
 938:.././hal/sam4s/pio.c ****  * \brief Return GPIO port for a GPIO pin.
 939:.././hal/sam4s/pio.c ****  *
 940:.././hal/sam4s/pio.c ****  * \param ul_pin The pin index.
 941:.././hal/sam4s/pio.c ****  *
 942:.././hal/sam4s/pio.c ****  * \return Pointer to \ref Pio struct for GPIO port.
 943:.././hal/sam4s/pio.c ****  */
 944:.././hal/sam4s/pio.c **** Pio *pio_get_pin_group(uint32_t ul_pin)
 1177              	 .loc 1 944 6 view .LVU283
 1178              	.LBB61:
 945:.././hal/sam4s/pio.c **** {
 946:.././hal/sam4s/pio.c **** 	Pio *p_pio;
 1179              	 .loc 1 946 2 view .LVU284
 947:.././hal/sam4s/pio.c **** 
 948:.././hal/sam4s/pio.c **** #if (SAM4C || SAM4CP)
 949:.././hal/sam4s/pio.c **** #  ifdef ID_PIOD
 950:.././hal/sam4s/pio.c **** 	if (ul_pin > PIO_PC9_IDX) {
 951:.././hal/sam4s/pio.c **** 		p_pio = PIOD;
 952:.././hal/sam4s/pio.c **** 	} else if (ul_pin > PIO_PB31_IDX) {
 953:.././hal/sam4s/pio.c **** #  else
 954:.././hal/sam4s/pio.c **** 	if  (ul_pin > PIO_PB31_IDX) {
 955:.././hal/sam4s/pio.c **** #  endif
 956:.././hal/sam4s/pio.c **** 		p_pio = PIOC;
 957:.././hal/sam4s/pio.c **** 	} else {
 958:.././hal/sam4s/pio.c **** 		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
 959:.././hal/sam4s/pio.c **** 	}
 960:.././hal/sam4s/pio.c **** #elif (SAM4CM)
 961:.././hal/sam4s/pio.c **** 	if (ul_pin > PIO_PB21_IDX) {
 962:.././hal/sam4s/pio.c **** 		p_pio = PIOC;
 963:.././hal/sam4s/pio.c **** 	} else {
 964:.././hal/sam4s/pio.c **** 		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
 965:.././hal/sam4s/pio.c **** 	}
 966:.././hal/sam4s/pio.c **** #else
 967:.././hal/sam4s/pio.c **** 	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
 1180              	 .loc 1 967 2 view .LVU285
 1181              	 .loc 1 967 56 is_stmt 0 view .LVU286
 1182 0000 4309     	 lsrs r3,r0,#5
 1183              	 .loc 1 967 33 view .LVU287
 1184 0002 03F50013 	 add r3,r3,#2097152
 1185 0006 03F20773 	 addw r3,r3,#1799
 1186 000a 5B02     	 lsls r3,r3,#9
 1187              	.LVL84:
 968:.././hal/sam4s/pio.c **** #endif
 969:.././hal/sam4s/pio.c **** 	return p_pio;
 1188              	 .loc 1 969 2 is_stmt 1 view .LVU288
 1189              	 .loc 1 969 2 is_stmt 0 view .LVU289
 1190              	.LBE61:
 1191              	.LBE60:
 701:.././hal/sam4s/pio.c **** }
 1192              	 .loc 1 701 2 is_stmt 1 view .LVU290
 701:.././hal/sam4s/pio.c **** }
 1193              	 .loc 1 701 37 is_stmt 0 view .LVU291
 1194 000c 00F01F00 	 and r0,r0,#31
 1195              	.LVL85:
 701:.././hal/sam4s/pio.c **** }
 1196              	 .loc 1 701 15 view .LVU292
 1197 0010 DB6B     	 ldr r3,[r3,#60]
 1198              	.LVL86:
 701:.././hal/sam4s/pio.c **** }
 1199              	 .loc 1 701 26 view .LVU293
 1200 0012 23FA00F0 	 lsr r0,r3,r0
 702:.././hal/sam4s/pio.c **** 
 1201              	 .loc 1 702 1 view .LVU294
 1202 0016 00F00100 	 and r0,r0,#1
 1203 001a 7047     	 bx lr
 1204              	 .cfi_endproc
 1205              	.LFE163:
 1207              	 .section .text.pio_set_pin_high,"ax",%progbits
 1208              	 .align 1
 1209              	 .global pio_set_pin_high
 1210              	 .syntax unified
 1211              	 .thumb
 1212              	 .thumb_func
 1213              	 .fpu softvfp
 1215              	pio_set_pin_high:
 1216              	.LVL87:
 1217              	.LFB164:
 712:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1218              	 .loc 1 712 1 is_stmt 1 view-0
 1219              	 .cfi_startproc
 1220              	 
 1221              	 
 1222              	 
 713:.././hal/sam4s/pio.c **** 
 1223              	 .loc 1 713 2 view .LVU296
 1224              	.LBB62:
 1225              	.LBI62:
 944:.././hal/sam4s/pio.c **** {
 1226              	 .loc 1 944 6 view .LVU297
 1227              	.LBB63:
 946:.././hal/sam4s/pio.c **** 
 1228              	 .loc 1 946 2 view .LVU298
 967:.././hal/sam4s/pio.c **** #endif
 1229              	 .loc 1 967 2 view .LVU299
 967:.././hal/sam4s/pio.c **** #endif
 1230              	 .loc 1 967 56 is_stmt 0 view .LVU300
 1231 0000 4309     	 lsrs r3,r0,#5
 967:.././hal/sam4s/pio.c **** #endif
 1232              	 .loc 1 967 33 view .LVU301
 1233 0002 03F50013 	 add r3,r3,#2097152
 1234 0006 03F20773 	 addw r3,r3,#1799
 1235 000a 5B02     	 lsls r3,r3,#9
 1236              	.LVL88:
 1237              	 .loc 1 969 2 is_stmt 1 view .LVU302
 1238              	 .loc 1 969 2 is_stmt 0 view .LVU303
 1239              	.LBE63:
 1240              	.LBE62:
 716:.././hal/sam4s/pio.c **** }
 1241              	 .loc 1 716 2 is_stmt 1 view .LVU304
 716:.././hal/sam4s/pio.c **** }
 1242              	 .loc 1 716 33 is_stmt 0 view .LVU305
 1243 000c 00F01F00 	 and r0,r0,#31
 1244              	.LVL89:
 716:.././hal/sam4s/pio.c **** }
 1245              	 .loc 1 716 22 view .LVU306
 1246 0010 0122     	 movs r2,#1
 1247 0012 02FA00F0 	 lsl r0,r2,r0
 716:.././hal/sam4s/pio.c **** }
 1248              	 .loc 1 716 18 view .LVU307
 1249 0016 1863     	 str r0,[r3,#48]
 717:.././hal/sam4s/pio.c **** 
 1250              	 .loc 1 717 1 view .LVU308
 1251 0018 7047     	 bx lr
 1252              	 .cfi_endproc
 1253              	.LFE164:
 1255              	 .section .text.pio_set_pin_low,"ax",%progbits
 1256              	 .align 1
 1257              	 .global pio_set_pin_low
 1258              	 .syntax unified
 1259              	 .thumb
 1260              	 .thumb_func
 1261              	 .fpu softvfp
 1263              	pio_set_pin_low:
 1264              	.LVL90:
 1265              	.LFB165:
 727:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1266              	 .loc 1 727 1 is_stmt 1 view-0
 1267              	 .cfi_startproc
 1268              	 
 1269              	 
 1270              	 
 728:.././hal/sam4s/pio.c **** 
 1271              	 .loc 1 728 2 view .LVU310
 1272              	.LBB64:
 1273              	.LBI64:
 944:.././hal/sam4s/pio.c **** {
 1274              	 .loc 1 944 6 view .LVU311
 1275              	.LBB65:
 946:.././hal/sam4s/pio.c **** 
 1276              	 .loc 1 946 2 view .LVU312
 967:.././hal/sam4s/pio.c **** #endif
 1277              	 .loc 1 967 2 view .LVU313
 967:.././hal/sam4s/pio.c **** #endif
 1278              	 .loc 1 967 56 is_stmt 0 view .LVU314
 1279 0000 4309     	 lsrs r3,r0,#5
 967:.././hal/sam4s/pio.c **** #endif
 1280              	 .loc 1 967 33 view .LVU315
 1281 0002 03F50013 	 add r3,r3,#2097152
 1282 0006 03F20773 	 addw r3,r3,#1799
 1283 000a 5B02     	 lsls r3,r3,#9
 1284              	.LVL91:
 1285              	 .loc 1 969 2 is_stmt 1 view .LVU316
 1286              	 .loc 1 969 2 is_stmt 0 view .LVU317
 1287              	.LBE65:
 1288              	.LBE64:
 731:.././hal/sam4s/pio.c **** }
 1289              	 .loc 1 731 2 is_stmt 1 view .LVU318
 731:.././hal/sam4s/pio.c **** }
 1290              	 .loc 1 731 33 is_stmt 0 view .LVU319
 1291 000c 00F01F00 	 and r0,r0,#31
 1292              	.LVL92:
 731:.././hal/sam4s/pio.c **** }
 1293              	 .loc 1 731 22 view .LVU320
 1294 0010 0122     	 movs r2,#1
 1295 0012 02FA00F0 	 lsl r0,r2,r0
 731:.././hal/sam4s/pio.c **** }
 1296              	 .loc 1 731 18 view .LVU321
 1297 0016 5863     	 str r0,[r3,#52]
 732:.././hal/sam4s/pio.c **** 
 1298              	 .loc 1 732 1 view .LVU322
 1299 0018 7047     	 bx lr
 1300              	 .cfi_endproc
 1301              	.LFE165:
 1303              	 .section .text.pio_toggle_pin,"ax",%progbits
 1304              	 .align 1
 1305              	 .global pio_toggle_pin
 1306              	 .syntax unified
 1307              	 .thumb
 1308              	 .thumb_func
 1309              	 .fpu softvfp
 1311              	pio_toggle_pin:
 1312              	.LVL93:
 1313              	.LFB166:
 742:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1314              	 .loc 1 742 1 is_stmt 1 view-0
 1315              	 .cfi_startproc
 1316              	 
 1317              	 
 1318              	 
 743:.././hal/sam4s/pio.c **** 
 1319              	 .loc 1 743 2 view .LVU324
 1320              	.LBB66:
 1321              	.LBI66:
 944:.././hal/sam4s/pio.c **** {
 1322              	 .loc 1 944 6 view .LVU325
 1323              	.LBB67:
 946:.././hal/sam4s/pio.c **** 
 1324              	 .loc 1 946 2 view .LVU326
 967:.././hal/sam4s/pio.c **** #endif
 1325              	 .loc 1 967 2 view .LVU327
 967:.././hal/sam4s/pio.c **** #endif
 1326              	 .loc 1 967 56 is_stmt 0 view .LVU328
 1327 0000 4309     	 lsrs r3,r0,#5
 967:.././hal/sam4s/pio.c **** #endif
 1328              	 .loc 1 967 33 view .LVU329
 1329 0002 03F50013 	 add r3,r3,#2097152
 1330 0006 03F20773 	 addw r3,r3,#1799
 1331 000a 5B02     	 lsls r3,r3,#9
 1332              	.LVL94:
 1333              	 .loc 1 969 2 is_stmt 1 view .LVU330
 1334              	 .loc 1 969 2 is_stmt 0 view .LVU331
 1335              	.LBE67:
 1336              	.LBE66:
 745:.././hal/sam4s/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 1337              	 .loc 1 745 2 is_stmt 1 view .LVU332
 745:.././hal/sam4s/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 1338              	 .loc 1 745 38 is_stmt 0 view .LVU333
 1339 000c 00F01F00 	 and r0,r0,#31
 1340              	.LVL95:
 745:.././hal/sam4s/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 1341              	 .loc 1 745 11 view .LVU334
 1342 0010 996B     	 ldr r1,[r3,#56]
 745:.././hal/sam4s/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 1343              	 .loc 1 745 27 view .LVU335
 1344 0012 0122     	 movs r2,#1
 1345 0014 02FA00F0 	 lsl r0,r2,r0
 745:.././hal/sam4s/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 1346              	 .loc 1 745 5 view .LVU336
 1347 0018 0142     	 tst r1,r0
 747:.././hal/sam4s/pio.c **** 	} else {
 1348              	 .loc 1 747 3 is_stmt 1 view .LVU337
 747:.././hal/sam4s/pio.c **** 	} else {
 1349              	 .loc 1 747 19 is_stmt 0 view .LVU338
 1350 001a 14BF     	 ite ne
 1351 001c 5863     	 strne r0,[r3,#52]
 750:.././hal/sam4s/pio.c **** 	}
 1352              	 .loc 1 750 3 is_stmt 1 view .LVU339
 750:.././hal/sam4s/pio.c **** 	}
 1353              	 .loc 1 750 19 is_stmt 0 view .LVU340
 1354 001e 1863     	 streq r0,[r3,#48]
 752:.././hal/sam4s/pio.c **** 
 1355              	 .loc 1 752 1 view .LVU341
 1356 0020 7047     	 bx lr
 1357              	 .cfi_endproc
 1358              	.LFE166:
 1360              	 .section .text.pio_configure_pin,"ax",%progbits
 1361              	 .align 1
 1362              	 .global pio_configure_pin
 1363              	 .syntax unified
 1364              	 .thumb
 1365              	 .thumb_func
 1366              	 .fpu softvfp
 1368              	pio_configure_pin:
 1369              	.LVL96:
 1370              	.LFB167:
 764:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1371              	 .loc 1 764 1 is_stmt 1 view-0
 1372              	 .cfi_startproc
 1373              	 
 1374              	 
 765:.././hal/sam4s/pio.c **** 
 1375              	 .loc 1 765 2 view .LVU343
 1376              	.LBB68:
 1377              	.LBI68:
 944:.././hal/sam4s/pio.c **** {
 1378              	 .loc 1 944 6 view .LVU344
 1379              	.LBB69:
 946:.././hal/sam4s/pio.c **** 
 1380              	 .loc 1 946 2 view .LVU345
 967:.././hal/sam4s/pio.c **** #endif
 1381              	 .loc 1 967 2 view .LVU346
 1382              	.LBE69:
 1383              	.LBE68:
 764:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1384              	 .loc 1 764 1 is_stmt 0 view .LVU347
 1385 0000 73B5     	 push {r0,r1,r4,r5,r6,lr}
 1386              	.LCFI4:
 1387              	 .cfi_def_cfa_offset 24
 1388              	 .cfi_offset 4,-16
 1389              	 .cfi_offset 5,-12
 1390              	 .cfi_offset 6,-8
 1391              	 .cfi_offset 14,-4
 764:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1392              	 .loc 1 764 1 view .LVU348
 1393 0002 0446     	 mov r4,r0
 1394              	.LBB74:
 1395              	.LBB70:
 967:.././hal/sam4s/pio.c **** #endif
 1396              	 .loc 1 967 56 view .LVU349
 1397 0004 4009     	 lsrs r0,r0,#5
 1398              	.LVL97:
 967:.././hal/sam4s/pio.c **** #endif
 1399              	 .loc 1 967 56 view .LVU350
 1400              	.LBE70:
 1401              	.LBE74:
 764:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1402              	 .loc 1 764 1 view .LVU351
 1403 0006 0D46     	 mov r5,r1
 1404              	.LBB75:
 1405              	.LBB71:
 967:.././hal/sam4s/pio.c **** #endif
 1406              	 .loc 1 967 33 view .LVU352
 1407 0008 00F50010 	 add r0,r0,#2097152
 1408              	.LBE71:
 1409              	.LBE75:
 768:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 1410              	 .loc 1 768 19 view .LVU353
 1411 000c 01F0F041 	 and r1,r1,#2013265920
 1412              	.LVL98:
 1413              	.LBB76:
 1414              	.LBB72:
 967:.././hal/sam4s/pio.c **** #endif
 1415              	 .loc 1 967 33 view .LVU354
 1416 0010 00F20770 	 addw r0,r0,#1799
 1417              	.LBE72:
 1418              	.LBE76:
 768:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 1419              	 .loc 1 768 2 view .LVU355
 1420 0014 B1F1005F 	 cmp r1,#536870912
 1421              	.LBB77:
 1422              	.LBB73:
 967:.././hal/sam4s/pio.c **** #endif
 1423              	 .loc 1 967 33 view .LVU356
 1424 0018 4FEA4020 	 lsl r0,r0,#9
 1425              	.LVL99:
 1426              	 .loc 1 969 2 is_stmt 1 view .LVU357
 1427              	 .loc 1 969 2 is_stmt 0 view .LVU358
 1428              	.LBE73:
 1429              	.LBE77:
 768:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 1430              	 .loc 1 768 2 is_stmt 1 view .LVU359
 1431 001c 1ED0     	 beq .L112
 1432 001e 0CD8     	 bhi .L113
 1433 0020 B1F1805F 	 cmp r1,#268435456
 1434 0024 1AD0     	 beq .L112
 1435 0026 B1F1C05F 	 cmp r1,#402653184
 1436 002a 17D0     	 beq .L112
 1437 002c B1F1006F 	 cmp r1,#134217728
 1438 0030 14D0     	 beq .L112
 1439              	.L124:
 1440 0032 0026     	 movs r6,#0
 1441              	.LVL100:
 1442              	.L111:
 810:.././hal/sam4s/pio.c **** 
 1443              	 .loc 1 810 1 is_stmt 0 view .LVU360
 1444 0034 3046     	 mov r0,r6
 1445              	.LVL101:
 810:.././hal/sam4s/pio.c **** 
 1446              	 .loc 1 810 1 view .LVU361
 1447 0036 02B0     	 add sp,sp,#8
 1448              	.LCFI5:
 1449              	 .cfi_remember_state
 1450              	 .cfi_def_cfa_offset 16
 1451              	 
 1452 0038 70BD     	 pop {r4,r5,r6,pc}
 1453              	.LVL102:
 1454              	.L113:
 1455              	.LCFI6:
 1456              	 .cfi_restore_state
 768:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 1457              	 .loc 1 768 2 view .LVU362
 1458 003a 05F0E043 	 and r3,r5,#1879048192
 1459 003e B3F1405F 	 cmp r3,#805306368
 1460 0042 19D0     	 beq .L118
 1461 0044 B1F1205F 	 cmp r1,#671088640
 1462 0048 F3D1     	 bne .L124
 793:.././hal/sam4s/pio.c **** 		break;
 1463              	 .loc 1 793 3 is_stmt 1 view .LVU363
 793:.././hal/sam4s/pio.c **** 		break;
 1464              	 .loc 1 793 38 is_stmt 0 view .LVU364
 1465 004a 04F01F04 	 and r4,r4,#31
 1466              	.LVL103:
 793:.././hal/sam4s/pio.c **** 		break;
 1467              	 .loc 1 793 27 view .LVU365
 1468 004e 0126     	 movs r6,#1
 793:.././hal/sam4s/pio.c **** 		break;
 1469              	 .loc 1 793 3 view .LVU366
 1470 0050 134B     	 ldr r3,.L130
 1471 0052 2A46     	 mov r2,r5
 1472 0054 06FA04F1 	 lsl r1,r6,r4
 1473 0058 9847     	 blx r3
 1474              	.LVL104:
 794:.././hal/sam4s/pio.c **** 
 1475              	 .loc 1 794 3 is_stmt 1 view .LVU367
 1476 005a EBE7     	 b .L111
 1477              	.LVL105:
 1478              	.L112:
 786:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 1479              	 .loc 1 786 3 view .LVU368
 786:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 1480              	 .loc 1 786 57 is_stmt 0 view .LVU369
 1481 005c 04F01F02 	 and r2,r4,#31
 786:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 1482              	 .loc 1 786 46 view .LVU370
 1483 0060 0124     	 movs r4,#1
 1484              	.LVL106:
 786:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 1485              	 .loc 1 786 46 view .LVU371
 1486 0062 04FA02F2 	 lsl r2,r4,r2
 786:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 1487              	 .loc 1 786 3 view .LVU372
 1488 0066 0F4B     	 ldr r3,.L130+4
 1489 0068 9847     	 blx r3
 1490              	.LVL107:
 787:.././hal/sam4s/pio.c **** 				(ul_flags & PIO_PULLUP));
 1491              	 .loc 1 787 3 is_stmt 1 view .LVU373
 1492              	.LBB78:
 1493              	.LBI78:
  69:.././hal/sam4s/pio.c **** 		const uint32_t ul_pull_up_enable)
 1494              	 .loc 1 69 6 view .LVU374
 1495              	.LBB79:
  73:.././hal/sam4s/pio.c **** 		p_pio->PIO_PUER = ul_mask;
 1496              	 .loc 1 73 2 view .LVU375
  73:.././hal/sam4s/pio.c **** 		p_pio->PIO_PUER = ul_mask;
 1497              	 .loc 1 73 5 is_stmt 0 view .LVU376
 1498 006a 15EA0406 	 ands r6,r5,r4
 1499              	.LVL108:
  74:.././hal/sam4s/pio.c **** 	} else {
 1500              	 .loc 1 74 3 is_stmt 1 view .LVU377
  74:.././hal/sam4s/pio.c **** 	} else {
 1501              	 .loc 1 74 19 is_stmt 0 view .LVU378
 1502 006e 12BF     	 itee ne
 1503 0070 4266     	 strne r2,[r0,#100]
  76:.././hal/sam4s/pio.c **** 	}
 1504              	 .loc 1 76 3 is_stmt 1 view .LVU379
  76:.././hal/sam4s/pio.c **** 	}
 1505              	 .loc 1 76 19 is_stmt 0 view .LVU380
 1506 0072 0266     	 streq r2,[r0,#96]
 1507              	.LBE79:
 1508              	.LBE78:
 809:.././hal/sam4s/pio.c **** }
 1509              	 .loc 1 809 9 view .LVU381
 1510 0074 2646     	 moveq r6,r4
 1511              	.LVL109:
 809:.././hal/sam4s/pio.c **** }
 1512              	 .loc 1 809 9 view .LVU382
 1513 0076 DDE7     	 b .L111
 1514              	.LVL110:
 1515              	.L118:
 798:.././hal/sam4s/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 1516              	 .loc 1 798 3 is_stmt 1 view .LVU383
 799:.././hal/sam4s/pio.c **** 				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
 1517              	 .loc 1 799 16 is_stmt 0 view .LVU384
 1518 0078 05F06052 	 and r2,r5,#939524096
 798:.././hal/sam4s/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 1519              	 .loc 1 798 28 view .LVU385
 1520 007c 0126     	 movs r6,#1
 798:.././hal/sam4s/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 1521              	 .loc 1 798 3 view .LVU386
 1522 007e 02F14841 	 add r1,r2,#-939524096
 1523 0082 05EA0603 	 and r3,r5,r6
 1524 0086 4A42     	 rsbs r2,r1,#0
 798:.././hal/sam4s/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 1525              	 .loc 1 798 39 view .LVU387
 1526 0088 04F01F04 	 and r4,r4,#31
 1527              	.LVL111:
 798:.././hal/sam4s/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 1528              	 .loc 1 798 3 view .LVU388
 1529 008c 0093     	 str r3,[sp]
 1530 008e 4A41     	 adcs r2,r2,r1
 1531 0090 C5F38003 	 ubfx r3,r5,#2,#1
 1532 0094 06FA04F1 	 lsl r1,r6,r4
 1533 0098 034C     	 ldr r4,.L130+8
 1534 009a A047     	 blx r4
 1535              	.LVL112:
 803:.././hal/sam4s/pio.c **** 
 1536              	 .loc 1 803 3 is_stmt 1 view .LVU389
 1537 009c CAE7     	 b .L111
 1538              	.L131:
 1539 009e 00BF     	 .align 2
 1540              	.L130:
 1541 00a0 00000000 	 .word pio_set_input
 1542 00a4 00000000 	 .word pio_set_peripheral
 1543 00a8 00000000 	 .word pio_set_output
 1544              	 .cfi_endproc
 1545              	.LFE167:
 1547              	 .section .text.pio_set_pin_group_high,"ax",%progbits
 1548              	 .align 1
 1549              	 .global pio_set_pin_group_high
 1550              	 .syntax unified
 1551              	 .thumb
 1552              	 .thumb_func
 1553              	 .fpu softvfp
 1555              	pio_set_pin_group_high:
 1556              	.LFB187:
 1557              	 .cfi_startproc
 1558              	 
 1559              	 
 1560              	 
 1561 0000 0163     	 str r1,[r0,#48]
 1562 0002 7047     	 bx lr
 1563              	 .cfi_endproc
 1564              	.LFE187:
 1566              	 .section .text.pio_set_pin_group_low,"ax",%progbits
 1567              	 .align 1
 1568              	 .global pio_set_pin_group_low
 1569              	 .syntax unified
 1570              	 .thumb
 1571              	 .thumb_func
 1572              	 .fpu softvfp
 1574              	pio_set_pin_group_low:
 1575              	.LFB189:
 1576              	 .cfi_startproc
 1577              	 
 1578              	 
 1579              	 
 1580 0000 4163     	 str r1,[r0,#52]
 1581 0002 7047     	 bx lr
 1582              	 .cfi_endproc
 1583              	.LFE189:
 1585              	 .section .text.pio_toggle_pin_group,"ax",%progbits
 1586              	 .align 1
 1587              	 .global pio_toggle_pin_group
 1588              	 .syntax unified
 1589              	 .thumb
 1590              	 .thumb_func
 1591              	 .fpu softvfp
 1593              	pio_toggle_pin_group:
 1594              	.LVL113:
 1595              	.LFB170:
 843:.././hal/sam4s/pio.c **** 	if (p_pio->PIO_ODSR & ul_mask) {
 1596              	 .loc 1 843 1 view-0
 1597              	 .cfi_startproc
 1598              	 
 1599              	 
 1600              	 
 844:.././hal/sam4s/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 1601              	 .loc 1 844 2 view .LVU391
 844:.././hal/sam4s/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 1602              	 .loc 1 844 11 is_stmt 0 view .LVU392
 1603 0000 836B     	 ldr r3,[r0,#56]
 844:.././hal/sam4s/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 1604              	 .loc 1 844 5 view .LVU393
 1605 0002 0B42     	 tst r3,r1
 846:.././hal/sam4s/pio.c **** 	} else {
 1606              	 .loc 1 846 3 is_stmt 1 view .LVU394
 846:.././hal/sam4s/pio.c **** 	} else {
 1607              	 .loc 1 846 19 is_stmt 0 view .LVU395
 1608 0004 14BF     	 ite ne
 1609 0006 4163     	 strne r1,[r0,#52]
 849:.././hal/sam4s/pio.c **** 	}
 1610              	 .loc 1 849 3 is_stmt 1 view .LVU396
 849:.././hal/sam4s/pio.c **** 	}
 1611              	 .loc 1 849 19 is_stmt 0 view .LVU397
 1612 0008 0163     	 streq r1,[r0,#48]
 851:.././hal/sam4s/pio.c **** 
 1613              	 .loc 1 851 1 view .LVU398
 1614 000a 7047     	 bx lr
 1615              	 .cfi_endproc
 1616              	.LFE170:
 1618              	 .section .text.pio_configure_pin_group,"ax",%progbits
 1619              	 .align 1
 1620              	 .global pio_configure_pin_group
 1621              	 .syntax unified
 1622              	 .thumb
 1623              	 .thumb_func
 1624              	 .fpu softvfp
 1626              	pio_configure_pin_group:
 1627              	.LVL114:
 1628              	.LFB171:
 865:.././hal/sam4s/pio.c **** 	/* Configure pins */
 1629              	 .loc 1 865 1 is_stmt 1 view-0
 1630              	 .cfi_startproc
 1631              	 
 1632              	 
 867:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 1633              	 .loc 1 867 2 view .LVU400
 867:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 1634              	 .loc 1 867 19 is_stmt 0 view .LVU401
 1635 0000 02F0F043 	 and r3,r2,#2013265920
 867:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 1636              	 .loc 1 867 2 view .LVU402
 1637 0004 B3F1005F 	 cmp r3,#536870912
 865:.././hal/sam4s/pio.c **** 	/* Configure pins */
 1638              	 .loc 1 865 1 view .LVU403
 1639 0008 73B5     	 push {r0,r1,r4,r5,r6,lr}
 1640              	.LCFI7:
 1641              	 .cfi_def_cfa_offset 24
 1642              	 .cfi_offset 4,-16
 1643              	 .cfi_offset 5,-12
 1644              	 .cfi_offset 6,-8
 1645              	 .cfi_offset 14,-4
 865:.././hal/sam4s/pio.c **** 	/* Configure pins */
 1646              	 .loc 1 865 1 view .LVU404
 1647 000a 0646     	 mov r6,r0
 1648 000c 0D46     	 mov r5,r1
 1649 000e 1446     	 mov r4,r2
 867:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 1650              	 .loc 1 867 2 view .LVU405
 1651 0010 17D0     	 beq .L138
 1652 0012 0BD8     	 bhi .L139
 1653 0014 B3F1805F 	 cmp r3,#268435456
 1654 0018 13D0     	 beq .L138
 1655 001a B3F1C05F 	 cmp r3,#402653184
 1656 001e 10D0     	 beq .L138
 1657 0020 B3F1006F 	 cmp r3,#134217728
 1658 0024 0DD0     	 beq .L138
 1659              	.L151:
 867:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 1660              	 .loc 1 867 2 view .LVU406
 1661 0026 0020     	 movs r0,#0
 1662              	.LVL115:
 1663              	.L137:
 905:.././hal/sam4s/pio.c **** 
 1664              	 .loc 1 905 1 view .LVU407
 1665 0028 02B0     	 add sp,sp,#8
 1666              	.LCFI8:
 1667              	 .cfi_remember_state
 1668              	 .cfi_def_cfa_offset 16
 1669              	 
 1670 002a 70BD     	 pop {r4,r5,r6,pc}
 1671              	.LVL116:
 1672              	.L139:
 1673              	.LCFI9:
 1674              	 .cfi_restore_state
 867:.././hal/sam4s/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 1675              	 .loc 1 867 2 view .LVU408
 1676 002c 02F0E045 	 and r5,r2,#1879048192
 1677 0030 B5F1405F 	 cmp r5,#805306368
 1678 0034 11D0     	 beq .L144
 1679 0036 B3F1205F 	 cmp r3,#671088640
 1680 003a F4D1     	 bne .L151
 888:.././hal/sam4s/pio.c **** 		break;
 1681              	 .loc 1 888 3 is_stmt 1 view .LVU409
 1682 003c 0E4B     	 ldr r3,.L156
 1683 003e 9847     	 blx r3
 1684              	.LVL117:
 889:.././hal/sam4s/pio.c **** 
 1685              	 .loc 1 889 3 view .LVU410
 1686 0040 09E0     	 b .L150
 1687              	.L138:
 882:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 1688              	 .loc 1 882 3 view .LVU411
 1689 0042 1946     	 mov r1,r3
 1690              	.LVL118:
 882:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 1691              	 .loc 1 882 3 is_stmt 0 view .LVU412
 1692 0044 2A46     	 mov r2,r5
 1693              	.LVL119:
 882:.././hal/sam4s/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 1694              	 .loc 1 882 3 view .LVU413
 1695 0046 0D4B     	 ldr r3,.L156+4
 1696 0048 9847     	 blx r3
 1697              	.LVL120:
 883:.././hal/sam4s/pio.c **** 		break;
 1698              	 .loc 1 883 3 is_stmt 1 view .LVU414
 1699              	.LBB80:
 1700              	.LBI80:
  69:.././hal/sam4s/pio.c **** 		const uint32_t ul_pull_up_enable)
 1701              	 .loc 1 69 6 view .LVU415
 1702              	.LBB81:
  73:.././hal/sam4s/pio.c **** 		p_pio->PIO_PUER = ul_mask;
 1703              	 .loc 1 73 2 view .LVU416
  73:.././hal/sam4s/pio.c **** 		p_pio->PIO_PUER = ul_mask;
 1704              	 .loc 1 73 5 is_stmt 0 view .LVU417
 1705 004a 14F00100 	 ands r0,r4,#1
 1706              	.LVL121:
  73:.././hal/sam4s/pio.c **** 		p_pio->PIO_PUER = ul_mask;
 1707              	 .loc 1 73 5 view .LVU418
 1708 004e 01D0     	 beq .L149
 1709              	.LVL122:
  74:.././hal/sam4s/pio.c **** 	} else {
 1710              	 .loc 1 74 3 is_stmt 1 view .LVU419
  74:.././hal/sam4s/pio.c **** 	} else {
 1711              	 .loc 1 74 19 is_stmt 0 view .LVU420
 1712 0050 7566     	 str r5,[r6,#100]
 1713 0052 E9E7     	 b .L137
 1714              	.L149:
  76:.././hal/sam4s/pio.c **** 	}
 1715              	 .loc 1 76 3 is_stmt 1 view .LVU421
  76:.././hal/sam4s/pio.c **** 	}
 1716              	 .loc 1 76 19 is_stmt 0 view .LVU422
 1717 0054 3566     	 str r5,[r6,#96]
 1718              	.LVL123:
 1719              	.L150:
  76:.././hal/sam4s/pio.c **** 	}
 1720              	 .loc 1 76 19 view .LVU423
 1721              	.LBE81:
 1722              	.LBE80:
 898:.././hal/sam4s/pio.c **** 
 1723              	 .loc 1 898 3 is_stmt 1 view .LVU424
 904:.././hal/sam4s/pio.c **** }
 1724              	 .loc 1 904 9 is_stmt 0 view .LVU425
 1725 0056 0120     	 movs r0,#1
 898:.././hal/sam4s/pio.c **** 
 1726              	 .loc 1 898 3 view .LVU426
 1727 0058 E6E7     	 b .L137
 1728              	.LVL124:
 1729              	.L144:
 893:.././hal/sam4s/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 1730              	 .loc 1 893 3 is_stmt 1 view .LVU427
 1731 005a 04F00103 	 and r3,r4,#1
 894:.././hal/sam4s/pio.c **** 				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
 1732              	 .loc 1 894 16 is_stmt 0 view .LVU428
 1733 005e 02F06052 	 and r2,r2,#939524096
 1734              	.LVL125:
 893:.././hal/sam4s/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 1735              	 .loc 1 893 3 view .LVU429
 1736 0062 0093     	 str r3,[sp]
 1737 0064 C4F38003 	 ubfx r3,r4,#2,#1
 1738 0068 02F14844 	 add r4,r2,#-939524096
 1739              	.LVL126:
 893:.././hal/sam4s/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 1740              	 .loc 1 893 3 view .LVU430
 1741 006c 6242     	 rsbs r2,r4,#0
 1742 006e 6241     	 adcs r2,r2,r4
 1743 0070 034C     	 ldr r4,.L156+8
 1744 0072 A047     	 blx r4
 1745              	.LVL127:
 1746 0074 EFE7     	 b .L150
 1747              	.L157:
 1748 0076 00BF     	 .align 2
 1749              	.L156:
 1750 0078 00000000 	 .word pio_set_input
 1751 007c 00000000 	 .word pio_set_peripheral
 1752 0080 00000000 	 .word pio_set_output
 1753              	 .cfi_endproc
 1754              	.LFE171:
 1756              	 .section .text.pio_enable_pin_interrupt,"ax",%progbits
 1757              	 .align 1
 1758              	 .global pio_enable_pin_interrupt
 1759              	 .syntax unified
 1760              	 .thumb
 1761              	 .thumb_func
 1762              	 .fpu softvfp
 1764              	pio_enable_pin_interrupt:
 1765              	.LVL128:
 1766              	.LFB172:
 915:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1767              	 .loc 1 915 1 is_stmt 1 view-0
 1768              	 .cfi_startproc
 1769              	 
 1770              	 
 1771              	 
 916:.././hal/sam4s/pio.c **** 
 1772              	 .loc 1 916 2 view .LVU432
 1773              	.LBB82:
 1774              	.LBI82:
 944:.././hal/sam4s/pio.c **** {
 1775              	 .loc 1 944 6 view .LVU433
 1776              	.LBB83:
 946:.././hal/sam4s/pio.c **** 
 1777              	 .loc 1 946 2 view .LVU434
 967:.././hal/sam4s/pio.c **** #endif
 1778              	 .loc 1 967 2 view .LVU435
 967:.././hal/sam4s/pio.c **** #endif
 1779              	 .loc 1 967 56 is_stmt 0 view .LVU436
 1780 0000 4309     	 lsrs r3,r0,#5
 967:.././hal/sam4s/pio.c **** #endif
 1781              	 .loc 1 967 33 view .LVU437
 1782 0002 03F50013 	 add r3,r3,#2097152
 1783 0006 03F20773 	 addw r3,r3,#1799
 1784 000a 5B02     	 lsls r3,r3,#9
 1785              	.LVL129:
 1786              	 .loc 1 969 2 is_stmt 1 view .LVU438
 1787              	 .loc 1 969 2 is_stmt 0 view .LVU439
 1788              	.LBE83:
 1789              	.LBE82:
 918:.././hal/sam4s/pio.c **** }
 1790              	 .loc 1 918 2 is_stmt 1 view .LVU440
 918:.././hal/sam4s/pio.c **** }
 1791              	 .loc 1 918 32 is_stmt 0 view .LVU441
 1792 000c 00F01F00 	 and r0,r0,#31
 1793              	.LVL130:
 918:.././hal/sam4s/pio.c **** }
 1794              	 .loc 1 918 21 view .LVU442
 1795 0010 0122     	 movs r2,#1
 1796 0012 02FA00F0 	 lsl r0,r2,r0
 918:.././hal/sam4s/pio.c **** }
 1797              	 .loc 1 918 17 view .LVU443
 1798 0016 1864     	 str r0,[r3,#64]
 919:.././hal/sam4s/pio.c **** 
 1799              	 .loc 1 919 1 view .LVU444
 1800 0018 7047     	 bx lr
 1801              	 .cfi_endproc
 1802              	.LFE172:
 1804              	 .section .text.pio_disable_pin_interrupt,"ax",%progbits
 1805              	 .align 1
 1806              	 .global pio_disable_pin_interrupt
 1807              	 .syntax unified
 1808              	 .thumb
 1809              	 .thumb_func
 1810              	 .fpu softvfp
 1812              	pio_disable_pin_interrupt:
 1813              	.LVL131:
 1814              	.LFB173:
 930:.././hal/sam4s/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1815              	 .loc 1 930 1 is_stmt 1 view-0
 1816              	 .cfi_startproc
 1817              	 
 1818              	 
 1819              	 
 931:.././hal/sam4s/pio.c **** 
 1820              	 .loc 1 931 2 view .LVU446
 1821              	.LBB84:
 1822              	.LBI84:
 944:.././hal/sam4s/pio.c **** {
 1823              	 .loc 1 944 6 view .LVU447
 1824              	.LBB85:
 946:.././hal/sam4s/pio.c **** 
 1825              	 .loc 1 946 2 view .LVU448
 967:.././hal/sam4s/pio.c **** #endif
 1826              	 .loc 1 967 2 view .LVU449
 967:.././hal/sam4s/pio.c **** #endif
 1827              	 .loc 1 967 56 is_stmt 0 view .LVU450
 1828 0000 4309     	 lsrs r3,r0,#5
 967:.././hal/sam4s/pio.c **** #endif
 1829              	 .loc 1 967 33 view .LVU451
 1830 0002 03F50013 	 add r3,r3,#2097152
 1831 0006 03F20773 	 addw r3,r3,#1799
 1832 000a 5B02     	 lsls r3,r3,#9
 1833              	.LVL132:
 1834              	 .loc 1 969 2 is_stmt 1 view .LVU452
 1835              	 .loc 1 969 2 is_stmt 0 view .LVU453
 1836              	.LBE85:
 1837              	.LBE84:
 933:.././hal/sam4s/pio.c **** }
 1838              	 .loc 1 933 2 is_stmt 1 view .LVU454
 933:.././hal/sam4s/pio.c **** }
 1839              	 .loc 1 933 32 is_stmt 0 view .LVU455
 1840 000c 00F01F00 	 and r0,r0,#31
 1841              	.LVL133:
 933:.././hal/sam4s/pio.c **** }
 1842              	 .loc 1 933 21 view .LVU456
 1843 0010 0122     	 movs r2,#1
 1844 0012 02FA00F0 	 lsl r0,r2,r0
 933:.././hal/sam4s/pio.c **** }
 1845              	 .loc 1 933 17 view .LVU457
 1846 0016 5864     	 str r0,[r3,#68]
 934:.././hal/sam4s/pio.c **** 
 1847              	 .loc 1 934 1 view .LVU458
 1848 0018 7047     	 bx lr
 1849              	 .cfi_endproc
 1850              	.LFE173:
 1852              	 .section .text.pio_get_pin_group,"ax",%progbits
 1853              	 .align 1
 1854              	 .global pio_get_pin_group
 1855              	 .syntax unified
 1856              	 .thumb
 1857              	 .thumb_func
 1858              	 .fpu softvfp
 1860              	pio_get_pin_group:
 1861              	.LVL134:
 1862              	.LFB174:
 945:.././hal/sam4s/pio.c **** 	Pio *p_pio;
 1863              	 .loc 1 945 1 is_stmt 1 view-0
 1864              	 .cfi_startproc
 1865              	 
 1866              	 
 1867              	 
 946:.././hal/sam4s/pio.c **** 
 1868              	 .loc 1 946 2 view .LVU460
 967:.././hal/sam4s/pio.c **** #endif
 1869              	 .loc 1 967 2 view .LVU461
 1870              	 .loc 1 969 2 view .LVU462
 967:.././hal/sam4s/pio.c **** #endif
 1871              	 .loc 1 967 56 is_stmt 0 view .LVU463
 1872 0000 4009     	 lsrs r0,r0,#5
 1873              	.LVL135:
 967:.././hal/sam4s/pio.c **** #endif
 1874              	 .loc 1 967 33 view .LVU464
 1875 0002 00F50010 	 add r0,r0,#2097152
 1876 0006 00F20770 	 addw r0,r0,#1799
 970:.././hal/sam4s/pio.c **** }
 1877              	 .loc 1 970 1 view .LVU465
 1878 000a 4002     	 lsls r0,r0,#9
 1879 000c 7047     	 bx lr
 1880              	 .cfi_endproc
 1881              	.LFE174:
 1883              	 .section .text.pio_get_pin_group_id,"ax",%progbits
 1884              	 .align 1
 1885              	 .global pio_get_pin_group_id
 1886              	 .syntax unified
 1887              	 .thumb
 1888              	 .thumb_func
 1889              	 .fpu softvfp
 1891              	pio_get_pin_group_id:
 1892              	.LVL136:
 1893              	.LFB175:
 971:.././hal/sam4s/pio.c **** 
 972:.././hal/sam4s/pio.c **** /**
 973:.././hal/sam4s/pio.c ****  * \brief Return GPIO port peripheral ID for a GPIO pin.
 974:.././hal/sam4s/pio.c ****  *
 975:.././hal/sam4s/pio.c ****  * \param ul_pin The pin index.
 976:.././hal/sam4s/pio.c ****  *
 977:.././hal/sam4s/pio.c ****  * \return GPIO port peripheral ID.
 978:.././hal/sam4s/pio.c ****  */
 979:.././hal/sam4s/pio.c **** uint32_t pio_get_pin_group_id(uint32_t ul_pin)
 980:.././hal/sam4s/pio.c **** {
 1894              	 .loc 1 980 1 is_stmt 1 view-0
 1895              	 .cfi_startproc
 1896              	 
 1897              	 
 1898              	 
 981:.././hal/sam4s/pio.c **** 	uint32_t ul_id;
 1899              	 .loc 1 981 2 view .LVU467
 982:.././hal/sam4s/pio.c **** 
 983:.././hal/sam4s/pio.c **** #if (SAM4C || SAM4CP)
 984:.././hal/sam4s/pio.c **** #  ifdef ID_PIOD
 985:.././hal/sam4s/pio.c **** 	if (ul_pin > PIO_PC9_IDX) {
 986:.././hal/sam4s/pio.c **** 		ul_id = ID_PIOD;
 987:.././hal/sam4s/pio.c **** 	} else if (ul_pin > PIO_PB31_IDX) {
 988:.././hal/sam4s/pio.c **** #  else
 989:.././hal/sam4s/pio.c **** 	if (ul_pin > PIO_PB31_IDX) {
 990:.././hal/sam4s/pio.c **** #  endif
 991:.././hal/sam4s/pio.c **** 		ul_id = ID_PIOC;
 992:.././hal/sam4s/pio.c **** 	} else {
 993:.././hal/sam4s/pio.c **** 		ul_id = ID_PIOA + (ul_pin >> 5);
 994:.././hal/sam4s/pio.c **** 	}
 995:.././hal/sam4s/pio.c **** #elif (SAM4CM)
 996:.././hal/sam4s/pio.c **** 	if (ul_pin > PIO_PB21_IDX) {
 997:.././hal/sam4s/pio.c **** 		ul_id = ID_PIOC;
 998:.././hal/sam4s/pio.c **** 	} else {
 999:.././hal/sam4s/pio.c **** 		ul_id = ID_PIOA + (ul_pin >> 5);
1000:.././hal/sam4s/pio.c **** 	}
1001:.././hal/sam4s/pio.c **** #elif (SAMV70 || SAMV71 || SAME70 || SAMS70)
1002:.././hal/sam4s/pio.c **** 	ul_id = ID_PIOA + (ul_pin >> 5);
1003:.././hal/sam4s/pio.c **** 
1004:.././hal/sam4s/pio.c **** 	#ifdef ID_PIOD 
1005:.././hal/sam4s/pio.c **** 	if (ul_pin >= PIO_PD0_IDX) ul_id = ID_PIOD; 
1006:.././hal/sam4s/pio.c **** 	#endif
1007:.././hal/sam4s/pio.c **** 	
1008:.././hal/sam4s/pio.c **** 	#ifdef ID_PIOE 
1009:.././hal/sam4s/pio.c **** 	if (ul_pin >= PIO_PE0_IDX) ul_id = ID_PIOE; 
1010:.././hal/sam4s/pio.c **** 	#endif 
1011:.././hal/sam4s/pio.c **** #else
1012:.././hal/sam4s/pio.c **** 	ul_id = ID_PIOA + (ul_pin >> 5);
 1900              	 .loc 1 1012 2 view .LVU468
1013:.././hal/sam4s/pio.c **** #endif
1014:.././hal/sam4s/pio.c **** 	return ul_id;
 1901              	 .loc 1 1014 2 view .LVU469
1012:.././hal/sam4s/pio.c **** #endif
 1902              	 .loc 1 1012 28 is_stmt 0 view .LVU470
 1903 0000 4009     	 lsrs r0,r0,#5
 1904              	.LVL137:
1015:.././hal/sam4s/pio.c **** }
 1905              	 .loc 1 1015 1 view .LVU471
 1906 0002 0B30     	 adds r0,r0,#11
 1907              	.LVL138:
 1908              	 .loc 1 1015 1 view .LVU472
 1909 0004 7047     	 bx lr
 1910              	 .cfi_endproc
 1911              	.LFE175:
 1913              	 .section .text.pio_get_pin_group_mask,"ax",%progbits
 1914              	 .align 1
 1915              	 .global pio_get_pin_group_mask
 1916              	 .syntax unified
 1917              	 .thumb
 1918              	 .thumb_func
 1919              	 .fpu softvfp
 1921              	pio_get_pin_group_mask:
 1922              	.LVL139:
 1923              	.LFB176:
1016:.././hal/sam4s/pio.c **** 
1017:.././hal/sam4s/pio.c **** 
1018:.././hal/sam4s/pio.c **** /**
1019:.././hal/sam4s/pio.c ****  * \brief Return GPIO port pin mask for a GPIO pin.
1020:.././hal/sam4s/pio.c ****  *
1021:.././hal/sam4s/pio.c ****  * \param ul_pin The pin index.
1022:.././hal/sam4s/pio.c ****  *
1023:.././hal/sam4s/pio.c ****  * \return GPIO port pin mask.
1024:.././hal/sam4s/pio.c ****  */
1025:.././hal/sam4s/pio.c **** uint32_t pio_get_pin_group_mask(uint32_t ul_pin)
1026:.././hal/sam4s/pio.c **** {
 1924              	 .loc 1 1026 1 is_stmt 1 view-0
 1925              	 .cfi_startproc
 1926              	 
 1927              	 
 1928              	 
1027:.././hal/sam4s/pio.c **** 	uint32_t ul_mask = 1 << (ul_pin & 0x1F);
 1929              	 .loc 1 1027 2 view .LVU474
1028:.././hal/sam4s/pio.c **** 	return ul_mask;
 1930              	 .loc 1 1028 2 view .LVU475
1029:.././hal/sam4s/pio.c **** }
 1931              	 .loc 1 1029 1 is_stmt 0 view .LVU476
 1932 0000 0123     	 movs r3,#1
1027:.././hal/sam4s/pio.c **** 	uint32_t ul_mask = 1 << (ul_pin & 0x1F);
 1933              	 .loc 1 1027 34 view .LVU477
 1934 0002 00F01F00 	 and r0,r0,#31
 1935              	.LVL140:
 1936              	 .loc 1 1029 1 view .LVU478
 1937 0006 03FA00F0 	 lsl r0,r3,r0
 1938              	.LVL141:
 1939              	 .loc 1 1029 1 view .LVU479
 1940 000a 7047     	 bx lr
 1941              	 .cfi_endproc
 1942              	.LFE176:
 1944              	 .section .text.pio_capture_set_mode,"ax",%progbits
 1945              	 .align 1
 1946              	 .global pio_capture_set_mode
 1947              	 .syntax unified
 1948              	 .thumb
 1949              	 .thumb_func
 1950              	 .fpu softvfp
 1952              	pio_capture_set_mode:
 1953              	.LVL142:
 1954              	.LFB177:
1030:.././hal/sam4s/pio.c **** 
1031:.././hal/sam4s/pio.c **** #if (SAM3S || SAM4S || SAM4E || SAMV71 || SAMV70 || SAME70 || SAMS70)
1032:.././hal/sam4s/pio.c **** /* Capture mode enable flag */
1033:.././hal/sam4s/pio.c **** uint32_t pio_capture_enable_flag;
1034:.././hal/sam4s/pio.c **** 
1035:.././hal/sam4s/pio.c **** /**
1036:.././hal/sam4s/pio.c ****  * \brief Configure PIO capture mode.
1037:.././hal/sam4s/pio.c ****  * \note PIO capture mode will be disabled automatically.
1038:.././hal/sam4s/pio.c ****  *
1039:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
1040:.././hal/sam4s/pio.c ****  * \param ul_mode Bitmask of one or more modes.
1041:.././hal/sam4s/pio.c ****  */
1042:.././hal/sam4s/pio.c **** void pio_capture_set_mode(Pio *p_pio, uint32_t ul_mode)
1043:.././hal/sam4s/pio.c **** {
 1955              	 .loc 1 1043 1 is_stmt 1 view-0
 1956              	 .cfi_startproc
 1957              	 
 1958              	 
 1959              	 
1044:.././hal/sam4s/pio.c **** 	ul_mode &= (~PIO_PCMR_PCEN); /* Disable PIO capture mode */
 1960              	 .loc 1 1044 2 view .LVU481
 1961              	 .loc 1 1044 10 is_stmt 0 view .LVU482
 1962 0000 21F00101 	 bic r1,r1,#1
 1963              	.LVL143:
1045:.././hal/sam4s/pio.c **** 	p_pio->PIO_PCMR = ul_mode;
 1964              	 .loc 1 1045 2 is_stmt 1 view .LVU483
 1965              	 .loc 1 1045 18 is_stmt 0 view .LVU484
 1966 0004 C0F85011 	 str r1,[r0,#336]
1046:.././hal/sam4s/pio.c **** }
 1967              	 .loc 1 1046 1 view .LVU485
 1968 0008 7047     	 bx lr
 1969              	 .cfi_endproc
 1970              	.LFE177:
 1972              	 .section .text.pio_capture_enable,"ax",%progbits
 1973              	 .align 1
 1974              	 .global pio_capture_enable
 1975              	 .syntax unified
 1976              	 .thumb
 1977              	 .thumb_func
 1978              	 .fpu softvfp
 1980              	pio_capture_enable:
 1981              	.LVL144:
 1982              	.LFB178:
1047:.././hal/sam4s/pio.c **** 
1048:.././hal/sam4s/pio.c **** /**
1049:.././hal/sam4s/pio.c ****  * \brief Enable PIO capture mode.
1050:.././hal/sam4s/pio.c ****  *
1051:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
1052:.././hal/sam4s/pio.c ****  */
1053:.././hal/sam4s/pio.c **** void pio_capture_enable(Pio *p_pio)
1054:.././hal/sam4s/pio.c **** {
 1983              	 .loc 1 1054 1 is_stmt 1 view-0
 1984              	 .cfi_startproc
 1985              	 
 1986              	 
 1987              	 
1055:.././hal/sam4s/pio.c **** 	p_pio->PIO_PCMR |= PIO_PCMR_PCEN;
 1988              	 .loc 1 1055 2 view .LVU487
 1989              	 .loc 1 1055 18 is_stmt 0 view .LVU488
 1990 0000 D0F85031 	 ldr r3,[r0,#336]
 1991 0004 43F00103 	 orr r3,r3,#1
 1992 0008 C0F85031 	 str r3,[r0,#336]
1056:.././hal/sam4s/pio.c **** 	pio_capture_enable_flag = true;
 1993              	 .loc 1 1056 2 is_stmt 1 view .LVU489
 1994              	 .loc 1 1056 26 is_stmt 0 view .LVU490
 1995 000c 014B     	 ldr r3,.L165
 1996 000e 0122     	 movs r2,#1
 1997 0010 1A60     	 str r2,[r3]
1057:.././hal/sam4s/pio.c **** }
 1998              	 .loc 1 1057 1 view .LVU491
 1999 0012 7047     	 bx lr
 2000              	.L166:
 2001              	 .align 2
 2002              	.L165:
 2003 0014 00000000 	 .word .LANCHOR0
 2004              	 .cfi_endproc
 2005              	.LFE178:
 2007              	 .section .text.pio_capture_disable,"ax",%progbits
 2008              	 .align 1
 2009              	 .global pio_capture_disable
 2010              	 .syntax unified
 2011              	 .thumb
 2012              	 .thumb_func
 2013              	 .fpu softvfp
 2015              	pio_capture_disable:
 2016              	.LVL145:
 2017              	.LFB179:
1058:.././hal/sam4s/pio.c **** 
1059:.././hal/sam4s/pio.c **** /**
1060:.././hal/sam4s/pio.c ****  * \brief Disable PIO capture mode.
1061:.././hal/sam4s/pio.c ****  *
1062:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
1063:.././hal/sam4s/pio.c ****  */
1064:.././hal/sam4s/pio.c **** void pio_capture_disable(Pio *p_pio)
1065:.././hal/sam4s/pio.c **** {
 2018              	 .loc 1 1065 1 is_stmt 1 view-0
 2019              	 .cfi_startproc
 2020              	 
 2021              	 
 2022              	 
1066:.././hal/sam4s/pio.c **** 	p_pio->PIO_PCMR &= (~PIO_PCMR_PCEN);
 2023              	 .loc 1 1066 2 view .LVU493
 2024              	 .loc 1 1066 18 is_stmt 0 view .LVU494
 2025 0000 D0F85031 	 ldr r3,[r0,#336]
 2026 0004 23F00103 	 bic r3,r3,#1
 2027 0008 C0F85031 	 str r3,[r0,#336]
1067:.././hal/sam4s/pio.c **** 	pio_capture_enable_flag = false;
 2028              	 .loc 1 1067 2 is_stmt 1 view .LVU495
 2029              	 .loc 1 1067 26 is_stmt 0 view .LVU496
 2030 000c 014B     	 ldr r3,.L168
 2031 000e 0022     	 movs r2,#0
 2032 0010 1A60     	 str r2,[r3]
1068:.././hal/sam4s/pio.c **** }
 2033              	 .loc 1 1068 1 view .LVU497
 2034 0012 7047     	 bx lr
 2035              	.L169:
 2036              	 .align 2
 2037              	.L168:
 2038 0014 00000000 	 .word .LANCHOR0
 2039              	 .cfi_endproc
 2040              	.LFE179:
 2042              	 .section .text.pio_capture_read,"ax",%progbits
 2043              	 .align 1
 2044              	 .global pio_capture_read
 2045              	 .syntax unified
 2046              	 .thumb
 2047              	 .thumb_func
 2048              	 .fpu softvfp
 2050              	pio_capture_read:
 2051              	.LVL146:
 2052              	.LFB180:
1069:.././hal/sam4s/pio.c **** 
1070:.././hal/sam4s/pio.c **** /**
1071:.././hal/sam4s/pio.c ****  * \brief Read from Capture Reception Holding Register.
1072:.././hal/sam4s/pio.c ****  * \note Data presence should be tested before any read attempt.
1073:.././hal/sam4s/pio.c ****  *
1074:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
1075:.././hal/sam4s/pio.c ****  * \param pul_data Pointer to store the data.
1076:.././hal/sam4s/pio.c ****  *
1077:.././hal/sam4s/pio.c ****  * \retval 0 Success.
1078:.././hal/sam4s/pio.c ****  * \retval 1 I/O Failure, Capture data is not ready.
1079:.././hal/sam4s/pio.c ****  */
1080:.././hal/sam4s/pio.c **** uint32_t pio_capture_read(const Pio *p_pio, uint32_t *pul_data)
1081:.././hal/sam4s/pio.c **** {
 2053              	 .loc 1 1081 1 is_stmt 1 view-0
 2054              	 .cfi_startproc
 2055              	 
 2056              	 
 2057              	 
1082:.././hal/sam4s/pio.c **** 	/* Check if the data is ready */
1083:.././hal/sam4s/pio.c **** 	if ((p_pio->PIO_PCISR & PIO_PCISR_DRDY) == 0) {
 2058              	 .loc 1 1083 2 view .LVU499
 2059              	 .loc 1 1083 12 is_stmt 0 view .LVU500
 2060 0000 D0F86031 	 ldr r3,[r0,#352]
 2061              	 .loc 1 1083 5 view .LVU501
 2062 0004 DB07     	 lsls r3,r3,#31
1084:.././hal/sam4s/pio.c **** 		return 1;
1085:.././hal/sam4s/pio.c **** 	}
1086:.././hal/sam4s/pio.c **** 
1087:.././hal/sam4s/pio.c **** 	/* Read data */
1088:.././hal/sam4s/pio.c **** 	*pul_data = p_pio->PIO_PCRHR;
 2063              	 .loc 1 1088 2 is_stmt 1 view .LVU502
 2064              	 .loc 1 1088 19 is_stmt 0 view .LVU503
 2065 0006 43BF     	 ittte mi
 2066 0008 D0F86431 	 ldrmi r3,[r0,#356]
 2067              	 .loc 1 1088 12 view .LVU504
 2068 000c 0B60     	 strmi r3,[r1]
1089:.././hal/sam4s/pio.c **** 	return 0;
 2069              	 .loc 1 1089 2 is_stmt 1 view .LVU505
 2070              	 .loc 1 1089 9 is_stmt 0 view .LVU506
 2071 000e 0020     	 movmi r0,#0
 2072              	.LVL147:
1084:.././hal/sam4s/pio.c **** 		return 1;
 2073              	 .loc 1 1084 10 view .LVU507
 2074 0010 0120     	 movpl r0,#1
1090:.././hal/sam4s/pio.c **** }
 2075              	 .loc 1 1090 1 view .LVU508
 2076 0012 7047     	 bx lr
 2077              	 .cfi_endproc
 2078              	.LFE180:
 2080              	 .section .text.pio_capture_enable_interrupt,"ax",%progbits
 2081              	 .align 1
 2082              	 .global pio_capture_enable_interrupt
 2083              	 .syntax unified
 2084              	 .thumb
 2085              	 .thumb_func
 2086              	 .fpu softvfp
 2088              	pio_capture_enable_interrupt:
 2089              	.LVL148:
 2090              	.LFB181:
1091:.././hal/sam4s/pio.c **** 
1092:.././hal/sam4s/pio.c **** /**
1093:.././hal/sam4s/pio.c ****  * \brief Enable the given interrupt source of PIO capture. The status
1094:.././hal/sam4s/pio.c ****  * register of the corresponding PIO capture controller is cleared prior
1095:.././hal/sam4s/pio.c ****  * to enabling the interrupt.
1096:.././hal/sam4s/pio.c ****  *
1097:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
1098:.././hal/sam4s/pio.c ****  * \param ul_mask Interrupt sources bit map.
1099:.././hal/sam4s/pio.c ****  */
1100:.././hal/sam4s/pio.c **** void pio_capture_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
1101:.././hal/sam4s/pio.c **** {
 2091              	 .loc 1 1101 1 is_stmt 1 view-0
 2092              	 .cfi_startproc
 2093              	 
 2094              	 
 2095              	 
1102:.././hal/sam4s/pio.c **** 	p_pio->PIO_PCISR;
 2096              	 .loc 1 1102 2 view .LVU510
 2097              	 .loc 1 1102 7 is_stmt 0 view .LVU511
 2098 0000 D0F86031 	 ldr r3,[r0,#352]
1103:.././hal/sam4s/pio.c **** 	p_pio->PIO_PCIER = ul_mask;
 2099              	 .loc 1 1103 2 is_stmt 1 view .LVU512
 2100              	 .loc 1 1103 19 is_stmt 0 view .LVU513
 2101 0004 C0F85411 	 str r1,[r0,#340]
1104:.././hal/sam4s/pio.c **** }
 2102              	 .loc 1 1104 1 view .LVU514
 2103 0008 7047     	 bx lr
 2104              	 .cfi_endproc
 2105              	.LFE181:
 2107              	 .section .text.pio_capture_disable_interrupt,"ax",%progbits
 2108              	 .align 1
 2109              	 .global pio_capture_disable_interrupt
 2110              	 .syntax unified
 2111              	 .thumb
 2112              	 .thumb_func
 2113              	 .fpu softvfp
 2115              	pio_capture_disable_interrupt:
 2116              	.LVL149:
 2117              	.LFB182:
1105:.././hal/sam4s/pio.c **** 
1106:.././hal/sam4s/pio.c **** /**
1107:.././hal/sam4s/pio.c ****  * \brief Disable a given interrupt source of PIO capture.
1108:.././hal/sam4s/pio.c ****  *
1109:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
1110:.././hal/sam4s/pio.c ****  * \param ul_mask Interrupt sources bit map.
1111:.././hal/sam4s/pio.c ****  */
1112:.././hal/sam4s/pio.c **** void pio_capture_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
1113:.././hal/sam4s/pio.c **** {
 2118              	 .loc 1 1113 1 is_stmt 1 view-0
 2119              	 .cfi_startproc
 2120              	 
 2121              	 
 2122              	 
1114:.././hal/sam4s/pio.c **** 	p_pio->PIO_PCIDR = ul_mask;
 2123              	 .loc 1 1114 2 view .LVU516
 2124              	 .loc 1 1114 19 is_stmt 0 view .LVU517
 2125 0000 C0F85811 	 str r1,[r0,#344]
1115:.././hal/sam4s/pio.c **** }
 2126              	 .loc 1 1115 1 view .LVU518
 2127 0004 7047     	 bx lr
 2128              	 .cfi_endproc
 2129              	.LFE182:
 2131              	 .section .text.pio_capture_get_interrupt_status,"ax",%progbits
 2132              	 .align 1
 2133              	 .global pio_capture_get_interrupt_status
 2134              	 .syntax unified
 2135              	 .thumb
 2136              	 .thumb_func
 2137              	 .fpu softvfp
 2139              	pio_capture_get_interrupt_status:
 2140              	.LVL150:
 2141              	.LFB183:
1116:.././hal/sam4s/pio.c **** 
1117:.././hal/sam4s/pio.c **** /**
1118:.././hal/sam4s/pio.c ****  * \brief Read PIO interrupt status of PIO capture.
1119:.././hal/sam4s/pio.c ****  *
1120:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
1121:.././hal/sam4s/pio.c ****  *
1122:.././hal/sam4s/pio.c ****  * \return The interrupt status mask value.
1123:.././hal/sam4s/pio.c ****  */
1124:.././hal/sam4s/pio.c **** uint32_t pio_capture_get_interrupt_status(const Pio *p_pio)
1125:.././hal/sam4s/pio.c **** {
 2142              	 .loc 1 1125 1 is_stmt 1 view-0
 2143              	 .cfi_startproc
 2144              	 
 2145              	 
 2146              	 
1126:.././hal/sam4s/pio.c **** 	return p_pio->PIO_PCISR;
 2147              	 .loc 1 1126 2 view .LVU520
 2148              	 .loc 1 1126 14 is_stmt 0 view .LVU521
 2149 0000 D0F86001 	 ldr r0,[r0,#352]
 2150              	.LVL151:
1127:.././hal/sam4s/pio.c **** }
 2151              	 .loc 1 1127 1 view .LVU522
 2152 0004 7047     	 bx lr
 2153              	 .cfi_endproc
 2154              	.LFE183:
 2156              	 .section .text.pio_capture_get_interrupt_mask,"ax",%progbits
 2157              	 .align 1
 2158              	 .global pio_capture_get_interrupt_mask
 2159              	 .syntax unified
 2160              	 .thumb
 2161              	 .thumb_func
 2162              	 .fpu softvfp
 2164              	pio_capture_get_interrupt_mask:
 2165              	.LVL152:
 2166              	.LFB184:
1128:.././hal/sam4s/pio.c **** 
1129:.././hal/sam4s/pio.c **** /**
1130:.././hal/sam4s/pio.c ****  * \brief Read PIO interrupt mask of PIO capture.
1131:.././hal/sam4s/pio.c ****  *
1132:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to a PIO instance.
1133:.././hal/sam4s/pio.c ****  *
1134:.././hal/sam4s/pio.c ****  * \return The interrupt mask value.
1135:.././hal/sam4s/pio.c ****  */
1136:.././hal/sam4s/pio.c **** uint32_t pio_capture_get_interrupt_mask(const Pio *p_pio)
1137:.././hal/sam4s/pio.c **** {
 2167              	 .loc 1 1137 1 is_stmt 1 view-0
 2168              	 .cfi_startproc
 2169              	 
 2170              	 
 2171              	 
1138:.././hal/sam4s/pio.c **** 	return p_pio->PIO_PCIMR;
 2172              	 .loc 1 1138 2 view .LVU524
 2173              	 .loc 1 1138 14 is_stmt 0 view .LVU525
 2174 0000 D0F85C01 	 ldr r0,[r0,#348]
 2175              	.LVL153:
1139:.././hal/sam4s/pio.c **** }
 2176              	 .loc 1 1139 1 view .LVU526
 2177 0004 7047     	 bx lr
 2178              	 .cfi_endproc
 2179              	.LFE184:
 2181              	 .section .text.pio_capture_get_pdc_base,"ax",%progbits
 2182              	 .align 1
 2183              	 .global pio_capture_get_pdc_base
 2184              	 .syntax unified
 2185              	 .thumb
 2186              	 .thumb_func
 2187              	 .fpu softvfp
 2189              	pio_capture_get_pdc_base:
 2190              	.LVL154:
 2191              	.LFB185:
1140:.././hal/sam4s/pio.c **** #if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
1141:.././hal/sam4s/pio.c **** /**
1142:.././hal/sam4s/pio.c ****  * \brief Get PDC registers base address.
1143:.././hal/sam4s/pio.c ****  *
1144:.././hal/sam4s/pio.c ****  * \param p_pio Pointer to an PIO peripheral.
1145:.././hal/sam4s/pio.c ****  *
1146:.././hal/sam4s/pio.c ****  * \return PIOA PDC register base address.
1147:.././hal/sam4s/pio.c ****  */
1148:.././hal/sam4s/pio.c **** Pdc *pio_capture_get_pdc_base(const Pio *p_pio)
1149:.././hal/sam4s/pio.c **** {
 2192              	 .loc 1 1149 1 is_stmt 1 view-0
 2193              	 .cfi_startproc
 2194              	 
 2195              	 
 2196              	 
1150:.././hal/sam4s/pio.c **** 	UNUSED(p_pio); /* Stop warning */
 2197              	 .loc 1 1150 2 view .LVU528
1151:.././hal/sam4s/pio.c **** 	return PDC_PIOA;
 2198              	 .loc 1 1151 2 view .LVU529
1152:.././hal/sam4s/pio.c **** }
 2199              	 .loc 1 1152 1 is_stmt 0 view .LVU530
 2200 0000 0048     	 ldr r0,.L178
 2201              	.LVL155:
 2202              	 .loc 1 1152 1 view .LVU531
 2203 0002 7047     	 bx lr
 2204              	.L179:
 2205              	 .align 2
 2206              	.L178:
 2207 0004 680F0E40 	 .word 1074663272
 2208              	 .cfi_endproc
 2209              	.LFE185:
 2211              	 .global pio_capture_enable_flag
 2212              	 .section .bss.cpu_irq_critical_section_counter,"aw",%nobits
 2213              	 .align 2
 2216              	cpu_irq_critical_section_counter:
 2217 0000 00000000 	 .space 4
 2218              	 .section .bss.cpu_irq_prev_interrupt_state,"aw",%nobits
 2221              	cpu_irq_prev_interrupt_state:
 2222 0000 00       	 .space 1
 2223              	 .section .bss.pio_capture_enable_flag,"aw",%nobits
 2224              	 .align 2
 2225              	 .set .LANCHOR0,.+0
 2228              	pio_capture_enable_flag:
 2229 0000 00000000 	 .space 4
 2230              	 .text
 2231              	.Letext0:
 2232              	 .file 2 "c:\\chipwh~2\\cw\\home\\portable\\armgcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 2233              	 .file 3 "c:\\chipwh~2\\cw\\home\\portable\\armgcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 2234              	 .file 4 ".././hal/sam4s/inc/component/component_pdc.h"
 2235              	 .file 5 ".././hal/sam4s/inc/component/component_pio.h"
 2236              	 .file 6 ".././hal/sam4s/inc/interrupt/interrupt_sam_nvic.h"
 2237              	 .file 7 ".././hal/sam4s/inc/pio.h"
DEFINED SYMBOLS
                            *ABS*:00000000 pio.c
    {standard input}:16     .text.pio_pull_up:00000000 $t
    {standard input}:24     .text.pio_pull_up:00000000 pio_pull_up
    {standard input}:50     .text.pio_set_debounce_filter:00000000 $t
    {standard input}:57     .text.pio_set_debounce_filter:00000000 pio_set_debounce_filter
    {standard input}:85     .text.pio_set:00000000 $t
    {standard input}:92     .text.pio_set:00000000 pio_set
    {standard input}:109    .text.pio_clear:00000000 $t
    {standard input}:116    .text.pio_clear:00000000 pio_clear
    {standard input}:133    .text.pio_get:00000000 $t
    {standard input}:140    .text.pio_get:00000000 pio_get
    {standard input}:178    .text.pio_set_peripheral:00000000 $t
    {standard input}:185    .text.pio_set_peripheral:00000000 pio_set_peripheral
    {standard input}:308    .text.pio_set_input:00000000 $t
    {standard input}:315    .text.pio_set_input:00000000 pio_set_input
    {standard input}:401    .text.pio_set_output:00000000 $t
    {standard input}:408    .text.pio_set_output:00000000 pio_set_output
    {standard input}:503    .text.pio_configure:00000000 $t
    {standard input}:510    .text.pio_configure:00000000 pio_configure
    {standard input}:652    .text.pio_configure:00000078 $d
    {standard input}:659    .text.pio_get_output_data_status:00000000 $t
    {standard input}:666    .text.pio_get_output_data_status:00000000 pio_get_output_data_status
    {standard input}:690    .text.pio_set_multi_driver:00000000 $t
    {standard input}:697    .text.pio_set_multi_driver:00000000 pio_set_multi_driver
    {standard input}:722    .text.pio_get_multi_driver_status:00000000 $t
    {standard input}:729    .text.pio_get_multi_driver_status:00000000 pio_get_multi_driver_status
    {standard input}:747    .text.pio_pull_down:00000000 $t
    {standard input}:754    .text.pio_pull_down:00000000 pio_pull_down
    {standard input}:779    .text.pio_enable_output_write:00000000 $t
    {standard input}:786    .text.pio_enable_output_write:00000000 pio_enable_output_write
    {standard input}:803    .text.pio_disable_output_write:00000000 $t
    {standard input}:810    .text.pio_disable_output_write:00000000 pio_disable_output_write
    {standard input}:827    .text.pio_get_output_write_status:00000000 $t
    {standard input}:834    .text.pio_get_output_write_status:00000000 pio_get_output_write_status
    {standard input}:852    .text.pio_sync_output_write:00000000 $t
    {standard input}:859    .text.pio_sync_output_write:00000000 pio_sync_output_write
    {standard input}:876    .text.pio_set_schmitt_trigger:00000000 $t
    {standard input}:883    .text.pio_set_schmitt_trigger:00000000 pio_set_schmitt_trigger
    {standard input}:900    .text.pio_get_schmitt_trigger:00000000 $t
    {standard input}:907    .text.pio_get_schmitt_trigger:00000000 pio_get_schmitt_trigger
    {standard input}:925    .text.pio_configure_interrupt:00000000 $t
    {standard input}:932    .text.pio_configure_interrupt:00000000 pio_configure_interrupt
    {standard input}:978    .text.pio_enable_interrupt:00000000 $t
    {standard input}:985    .text.pio_enable_interrupt:00000000 pio_enable_interrupt
    {standard input}:1002   .text.pio_disable_interrupt:00000000 $t
    {standard input}:1009   .text.pio_disable_interrupt:00000000 pio_disable_interrupt
    {standard input}:1026   .text.pio_get_interrupt_status:00000000 $t
    {standard input}:1033   .text.pio_get_interrupt_status:00000000 pio_get_interrupt_status
    {standard input}:1051   .text.pio_get_interrupt_mask:00000000 $t
    {standard input}:1058   .text.pio_get_interrupt_mask:00000000 pio_get_interrupt_mask
    {standard input}:1076   .text.pio_set_additional_interrupt_mode:00000000 $t
    {standard input}:1083   .text.pio_set_additional_interrupt_mode:00000000 pio_set_additional_interrupt_mode
    {standard input}:1094   .text.pio_set_additional_interrupt_mode:00000004 $d
    {standard input}:1099   .text.pio_set_writeprotect:00000000 $t
    {standard input}:1106   .text.pio_set_writeprotect:00000000 pio_set_writeprotect
    {standard input}:1129   .text.pio_set_writeprotect:00000010 $d
    {standard input}:1134   .text.pio_get_writeprotect_status:00000000 $t
    {standard input}:1141   .text.pio_get_writeprotect_status:00000000 pio_get_writeprotect_status
    {standard input}:1159   .text.pio_get_pin_value:00000000 $t
    {standard input}:1166   .text.pio_get_pin_value:00000000 pio_get_pin_value
    {standard input}:1208   .text.pio_set_pin_high:00000000 $t
    {standard input}:1215   .text.pio_set_pin_high:00000000 pio_set_pin_high
    {standard input}:1256   .text.pio_set_pin_low:00000000 $t
    {standard input}:1263   .text.pio_set_pin_low:00000000 pio_set_pin_low
    {standard input}:1304   .text.pio_toggle_pin:00000000 $t
    {standard input}:1311   .text.pio_toggle_pin:00000000 pio_toggle_pin
    {standard input}:1361   .text.pio_configure_pin:00000000 $t
    {standard input}:1368   .text.pio_configure_pin:00000000 pio_configure_pin
    {standard input}:1541   .text.pio_configure_pin:000000a0 $d
    {standard input}:1548   .text.pio_set_pin_group_high:00000000 $t
    {standard input}:1555   .text.pio_set_pin_group_high:00000000 pio_set_pin_group_high
    {standard input}:1567   .text.pio_set_pin_group_low:00000000 $t
    {standard input}:1574   .text.pio_set_pin_group_low:00000000 pio_set_pin_group_low
    {standard input}:1586   .text.pio_toggle_pin_group:00000000 $t
    {standard input}:1593   .text.pio_toggle_pin_group:00000000 pio_toggle_pin_group
    {standard input}:1619   .text.pio_configure_pin_group:00000000 $t
    {standard input}:1626   .text.pio_configure_pin_group:00000000 pio_configure_pin_group
    {standard input}:1750   .text.pio_configure_pin_group:00000078 $d
    {standard input}:1757   .text.pio_enable_pin_interrupt:00000000 $t
    {standard input}:1764   .text.pio_enable_pin_interrupt:00000000 pio_enable_pin_interrupt
    {standard input}:1805   .text.pio_disable_pin_interrupt:00000000 $t
    {standard input}:1812   .text.pio_disable_pin_interrupt:00000000 pio_disable_pin_interrupt
    {standard input}:1853   .text.pio_get_pin_group:00000000 $t
    {standard input}:1860   .text.pio_get_pin_group:00000000 pio_get_pin_group
    {standard input}:1884   .text.pio_get_pin_group_id:00000000 $t
    {standard input}:1891   .text.pio_get_pin_group_id:00000000 pio_get_pin_group_id
    {standard input}:1914   .text.pio_get_pin_group_mask:00000000 $t
    {standard input}:1921   .text.pio_get_pin_group_mask:00000000 pio_get_pin_group_mask
    {standard input}:1945   .text.pio_capture_set_mode:00000000 $t
    {standard input}:1952   .text.pio_capture_set_mode:00000000 pio_capture_set_mode
    {standard input}:1973   .text.pio_capture_enable:00000000 $t
    {standard input}:1980   .text.pio_capture_enable:00000000 pio_capture_enable
    {standard input}:2003   .text.pio_capture_enable:00000014 $d
    {standard input}:2008   .text.pio_capture_disable:00000000 $t
    {standard input}:2015   .text.pio_capture_disable:00000000 pio_capture_disable
    {standard input}:2038   .text.pio_capture_disable:00000014 $d
    {standard input}:2043   .text.pio_capture_read:00000000 $t
    {standard input}:2050   .text.pio_capture_read:00000000 pio_capture_read
    {standard input}:2081   .text.pio_capture_enable_interrupt:00000000 $t
    {standard input}:2088   .text.pio_capture_enable_interrupt:00000000 pio_capture_enable_interrupt
    {standard input}:2108   .text.pio_capture_disable_interrupt:00000000 $t
    {standard input}:2115   .text.pio_capture_disable_interrupt:00000000 pio_capture_disable_interrupt
    {standard input}:2132   .text.pio_capture_get_interrupt_status:00000000 $t
    {standard input}:2139   .text.pio_capture_get_interrupt_status:00000000 pio_capture_get_interrupt_status
    {standard input}:2157   .text.pio_capture_get_interrupt_mask:00000000 $t
    {standard input}:2164   .text.pio_capture_get_interrupt_mask:00000000 pio_capture_get_interrupt_mask
    {standard input}:2182   .text.pio_capture_get_pdc_base:00000000 $t
    {standard input}:2189   .text.pio_capture_get_pdc_base:00000000 pio_capture_get_pdc_base
    {standard input}:2207   .text.pio_capture_get_pdc_base:00000004 $d
    {standard input}:2228   .bss.pio_capture_enable_flag:00000000 pio_capture_enable_flag
    {standard input}:2213   .bss.cpu_irq_critical_section_counter:00000000 $d
    {standard input}:2216   .bss.cpu_irq_critical_section_counter:00000000 cpu_irq_critical_section_counter
    {standard input}:2221   .bss.cpu_irq_prev_interrupt_state:00000000 cpu_irq_prev_interrupt_state
    {standard input}:2222   .bss.cpu_irq_prev_interrupt_state:00000000 $d
    {standard input}:2224   .bss.pio_capture_enable_flag:00000000 $d
                           .group:00000000 wm4.0.545a0e1134fc651afe6e71660705947f
                           .group:00000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:00000000 wm4.parts.h.38.09ccce703cc30b12360b0e797fac8cb6
                           .group:00000000 wm4.tpaste.h.38.f9caafafc33cddaf7097f68661fce374
                           .group:00000000 wm4.stringz.h.38.451b1c9629f877d07c6b3529fe5b37b2
                           .group:00000000 wm4.mrepeat.h.52.224450943b2762ae34ad2cae2fa96ad2
                           .group:00000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:00000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.sam4s2b.h.221.db99b1f5dbb5d4301dbbbaff13b63e70
                           .group:00000000 wm4.core_cm4.h.43.9593ac0dcec24a3a6f1d638d754e90b2
                           .group:00000000 wm4.core_cmInstr.h.39.53f0cdf363d7ba01993152fdcb6be5d3
                           .group:00000000 wm4.core_cmSimd.h.43.c355993beb49ccd10586af5b1cfe5aee
                           .group:00000000 wm4.core_cm4.h.201.504dd1a6bdf57a6296d26f255ae618b9
                           .group:00000000 wm4.component_acc.h.36.308f7d4c1685c8ebd00910c37bbeab26
                           .group:00000000 wm4.component_adc.h.36.b8477219496e42be1d01ccb1b6f6b02b
                           .group:00000000 wm4.component_chipid.h.36.cb4a4222aca9bee8d01f4aa49afe4d6d
                           .group:00000000 wm4.component_crccu.h.36.1d71ce61706000275b271d03beaec6d2
                           .group:00000000 wm4.component_dacc.h.36.0b87b1e719912b5885bdf9531e0e43d6
                           .group:00000000 wm4.component_efc.h.36.a6b4458c43d27669aaa6147006e1eb74
                           .group:00000000 wm4.component_gpbr.h.36.595122ea9c79505c4e73c9e7421802a8
                           .group:00000000 wm4.component_hsmci.h.36.ccf6dd1a128877835aec3d40c12745dd
                           .group:00000000 wm4.component_matrix.h.36.8f1d7aeed86a08ab4d936e5a0f026440
                           .group:00000000 wm4.component_pdc.h.36.363e6546b41ce8a14a922d18930df184
                           .group:00000000 wm4.component_pio.h.36.f033c3341fbeea7d2a04545c9a72bd24
                           .group:00000000 wm4.component_pmc.h.36.2771b76afbda6351cb4cf4c6708887d5
                           .group:00000000 wm4.component_pwm.h.36.0cd735c74e99ef7d330cb87d1f16c213
                           .group:00000000 wm4.component_rstc.h.36.1af4b8140176d86bc0af5b861fd3a623
                           .group:00000000 wm4.component_rtc.h.36.c865407d28492a40a128dee548893efe
                           .group:00000000 wm4.component_rtt.h.36.46adad6456893b38ef49ae9a2d0afea1
                           .group:00000000 wm4.component_spi.h.36.a18850bcdd90fcb2d130155fa94829ea
                           .group:00000000 wm4.component_ssc.h.36.6ffc46b5a0a9219bd5c90b3f63510b0f
                           .group:00000000 wm4.component_supc.h.36.0db4554695c6e864e5338e4faca84d88
                           .group:00000000 wm4.component_tc.h.36.af47419b07ade32b2d1423414983d2f7
                           .group:00000000 wm4.component_twi.h.36.3496bc3884f63f906fd446649da75de1
                           .group:00000000 wm4.component_uart.h.36.74e9355d463b56860c56764a9be37213
                           .group:00000000 wm4.component_udp.h.36.8cb9530d4bf5319aabe6158f5e738b3d
                           .group:00000000 wm4.component_usart.h.36.5e91c114006f7b551a45955ae29cb6cf
                           .group:00000000 wm4.component_wdt.h.36.277adc27b017beabbb9f7b11b0fa46f2
                           .group:00000000 wm4.instance_hsmci.h.36.9855cb84ff287cffb479099857800873
                           .group:00000000 wm4.instance_ssc.h.36.630afe78e802d5fc05c6224c23890fe1
                           .group:00000000 wm4.instance_spi.h.36.325bf539a06b58ad3327698a7ef68d81
                           .group:00000000 wm4.instance_tc0.h.36.fbfa021f96aebd3d46fa1937156b0b0a
                           .group:00000000 wm4.instance_twi0.h.36.13a0f0822f7bd9074e9b846b04ed10b9
                           .group:00000000 wm4.instance_twi1.h.36.6c6b55c3fab76b3818eb5314bf7bc410
                           .group:00000000 wm4.instance_pwm.h.36.1b555f9fd14d69df968818a3882b2cde
                           .group:00000000 wm4.instance_usart0.h.36.3b6138f7be7c01038525724f6c5d6c1e
                           .group:00000000 wm4.instance_usart1.h.36.137c36ec170c7ca2c1f8e046f5d0e0c9
                           .group:00000000 wm4.instance_udp.h.36.b94eabb27893117a74b4d6faebd80bc6
                           .group:00000000 wm4.instance_adc.h.36.84184448551cb0a3c52160d178904d14
                           .group:00000000 wm4.instance_dacc.h.36.28a68c12285ab1a6b24d06876c4b8807
                           .group:00000000 wm4.instance_acc.h.36.71d96a8f2214f8a9d18eec4d2d93f130
                           .group:00000000 wm4.instance_crccu.h.36.549cca511b407ab33982b56bae0c25ac
                           .group:00000000 wm4.instance_matrix.h.36.da03b47f7e819cfcead8ef1cd71b60ce
                           .group:00000000 wm4.instance_pmc.h.36.002f4765e9f18dc4b183b779163ab06e
                           .group:00000000 wm4.instance_uart0.h.36.fa62b2ed6ce17806cd77556aa65a73f5
                           .group:00000000 wm4.instance_chipid.h.36.6f5f676d52e3e21dba5d88a4bb87d922
                           .group:00000000 wm4.instance_uart1.h.36.bc11f9c4189a4ac15cce81cf9f40fcf9
                           .group:00000000 wm4.instance_efc0.h.36.67a3a70e962ac1d6ef8fcee0e9fd4a9b
                           .group:00000000 wm4.instance_pioa.h.36.27d92aa6d00d8b6a2b34acdeee1aa60a
                           .group:00000000 wm4.instance_piob.h.36.b0f95d3fb66ff01bcd91fb6a4cb54dc3
                           .group:00000000 wm4.instance_rstc.h.36.f8bcddbd3310cbb6a39c155e9e6b3cfb
                           .group:00000000 wm4.instance_supc.h.36.17878f57a77a9d368090917738ff3e02
                           .group:00000000 wm4.instance_rtt.h.36.8759ab7e2580c101b6db702769407cb0
                           .group:00000000 wm4.instance_wdt.h.36.ab83587b138c65dcd29a29119835b92a
                           .group:00000000 wm4.instance_rtc.h.36.52aa67a6a7c945bf00db9fb9d057e3e0
                           .group:00000000 wm4.instance_gpbr.h.36.b2cfd4dee03ed0c28ecb9eb233d2ac42
                           .group:00000000 wm4.sam4s2b.h.313.04ed20c80f538f8fadb9388a8469283e
                           .group:00000000 wm4.pio_sam4s2b.h.36.e1b33fead6a6e1ee98b2f4cba4bb11b4
                           .group:00000000 wm4.sam4s2b.h.450.98a9c8ea67d90470c8554ffe87c8398a
                           .group:00000000 wm4.newlib.h.8.7cb3972cd43265932d4782d5eb589854
                           .group:00000000 wm4.ieeefp.h.77.f33a4dce62116f6f5175ff8bae57a54c
                           .group:00000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:00000000 wm4.cdefs.h.49.3d0fe8ea14e93bda8c589d4f684b21b8
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:00000000 wm4.types.h.40.8b6acba56cefbb11746718204edc8f5e
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.32.bec3221fa7a9bb0bdde696c9c57e47d2
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:00000000 wm4.types.h.51.5571ec98f267d17d3c670b7a3ba33afa
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.compiler.h.81.f75af8228a71cd19fa09df23f58333e2
                           .group:00000000 wm4.interrupt_sam_nvic.h.77.5650b866702c5f625c80d648ec551823
                           .group:00000000 wm4.compiler.h.420.b563cf39b91298e26f28e0fd38c47072
                           .group:00000000 wm4.pio.h.47.0a673ba4b4d02ffef34e2316f66d501b

NO UNDEFINED SYMBOLS
