#ifndef __omap44xx_cortexa9_wugen_DEV_H
#define __omap44xx_cortexa9_wugen_DEV_H 1
/*
 * DEVICE DEFINITION: 
 * 
 * Copyright (c) 2010, ETH Zurich.
 * All rights reserved.
 * 
 * This file is distributed under the terms in the attached LICENSE
 * file. If you do not find this file, copies can be found by
 * writing to:
 * ETH Zurich D-INFK, Universitaetstr. 6, CH-8092 Zurich.
 * Attn: Systems Group.
 * 
 * THIS FILE IS AUTOMATICALLY GENERATED BY MACKEREL: DO NOT EDIT!
 */
#include <mackerel/mackerel.h>
#include <inttypes.h>
#undef __DN
#define __DN(x) omap44xx_cortexa9_wugen ## _ ## x
/*
 * Register type: omap44xx_cortexa9_wugen_wkg_control_0_t
 * Description: Implicit type of Wake-up generator status register for CPU0 register
 * Fields:
 *   _anon0	(size 8, offset 0, init 0):	MBZ	_
 *   standbywfi	(size 1, offset 8, init 0):	RO	This bit gives software the visibility to track whether WFI mode have been entered. 0x0: WFI mode has not been entered 0x1: WFI mode has been entered
 *   standbywfe	(size 1, offset 9, init 0):	RO	This bit gives software the visibility to track whether WFE mode have been entered. 0x0: WFE mode has not been entered 0x1: WFE mode has been entered
 *   evento	(size 1, offset 10, init 0):	RO	EVENTO status bit. The event output signal is active, when one SEV instruction is executed. This bit is set when a rising edge of EVENTO from CPU is detected. 0x0: Rising edge of EVENTO is not detected 0x1: Rising edge of EVENTO is detected
 *   _anon11	(size 1, offset 11, init 0):	MBZ	_
 *   wdt_rst	(size 1, offset 12, init 0):	RO	This bit is set when the WD timer Reset Request signal from the SCU is asserted. 0x0: WDT reset request has not been asserted 0x1: WDT reset request has been asserted
 *   cortexa9_cold_rst	(size 1, offset 13, init 0):	RO	This bit is set when the CORTEXA9_PWRON_RSTN signal is asserted. 0x0: CORTEXA9_PWRON_RSTN reset signal has not been asserted 0x1: CORTEXA9_PWRON_RSTN reset request has been asserted
 *   cortexa9_warm_rst	(size 1, offset 14, init 0):	RO	This bit is set when the CORTEXA9_RSTN signal is asserted. 0x0: CORTEXA9_RSTN reset signal has not been asserted 0x1: CORTEXA9_RSTN reset request has been asserted
 *   domain_rst	(size 1, offset 15, init 0):	RO	MPU always-on power domain (PD_ALWON_MPU) reset status bit. It shows if the reset occurred previously. 0x0: no reset occur 0x1: reset occur
 *   _anon16	(size 16, offset 16, init 0):	MBZ	_
 */
typedef uint32_t omap44xx_cortexa9_wugen_wkg_control_0_t;
#define omap44xx_cortexa9_wugen_wkg_control_0_default 0x0
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_standbywfi_extract(omap44xx_cortexa9_wugen_wkg_control_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_standbywfi_extract(omap44xx_cortexa9_wugen_wkg_control_0_t _regval)
{
    return((uint8_t )((_regval & 0x100) >> 8));
}

static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_standbywfi_insert(omap44xx_cortexa9_wugen_wkg_control_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_standbywfi_insert(omap44xx_cortexa9_wugen_wkg_control_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffeff) | (0x100 & (((omap44xx_cortexa9_wugen_wkg_control_0_t )(_fieldval)) << 8)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_standbywfe_extract(omap44xx_cortexa9_wugen_wkg_control_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_standbywfe_extract(omap44xx_cortexa9_wugen_wkg_control_0_t _regval)
{
    return((uint8_t )((_regval & 0x200) >> 9));
}

static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_standbywfe_insert(omap44xx_cortexa9_wugen_wkg_control_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_standbywfe_insert(omap44xx_cortexa9_wugen_wkg_control_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffdff) | (0x200 & (((omap44xx_cortexa9_wugen_wkg_control_0_t )(_fieldval)) << 9)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_evento_extract(omap44xx_cortexa9_wugen_wkg_control_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_evento_extract(omap44xx_cortexa9_wugen_wkg_control_0_t _regval)
{
    return((uint8_t )((_regval & 0x400) >> 10));
}

static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_evento_insert(omap44xx_cortexa9_wugen_wkg_control_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_evento_insert(omap44xx_cortexa9_wugen_wkg_control_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffbff) | (0x400 & (((omap44xx_cortexa9_wugen_wkg_control_0_t )(_fieldval)) << 10)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_wdt_rst_extract(omap44xx_cortexa9_wugen_wkg_control_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_wdt_rst_extract(omap44xx_cortexa9_wugen_wkg_control_0_t _regval)
{
    return((uint8_t )((_regval & 0x1000) >> 12));
}

static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_wdt_rst_insert(omap44xx_cortexa9_wugen_wkg_control_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_wdt_rst_insert(omap44xx_cortexa9_wugen_wkg_control_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffefff) | (0x1000 & (((omap44xx_cortexa9_wugen_wkg_control_0_t )(_fieldval)) << 12)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_cold_rst_extract(omap44xx_cortexa9_wugen_wkg_control_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_cold_rst_extract(omap44xx_cortexa9_wugen_wkg_control_0_t _regval)
{
    return((uint8_t )((_regval & 0x2000) >> 13));
}

static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_cold_rst_insert(omap44xx_cortexa9_wugen_wkg_control_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_cold_rst_insert(omap44xx_cortexa9_wugen_wkg_control_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffdfff) | (0x2000 & (((omap44xx_cortexa9_wugen_wkg_control_0_t )(_fieldval)) << 13)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_warm_rst_extract(omap44xx_cortexa9_wugen_wkg_control_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_warm_rst_extract(omap44xx_cortexa9_wugen_wkg_control_0_t _regval)
{
    return((uint8_t )((_regval & 0x4000) >> 14));
}

static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_warm_rst_insert(omap44xx_cortexa9_wugen_wkg_control_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_warm_rst_insert(omap44xx_cortexa9_wugen_wkg_control_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffbfff) | (0x4000 & (((omap44xx_cortexa9_wugen_wkg_control_0_t )(_fieldval)) << 14)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_domain_rst_extract(omap44xx_cortexa9_wugen_wkg_control_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_domain_rst_extract(omap44xx_cortexa9_wugen_wkg_control_0_t _regval)
{
    return((uint8_t )((_regval & 0x8000) >> 15));
}

static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_domain_rst_insert(omap44xx_cortexa9_wugen_wkg_control_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_domain_rst_insert(omap44xx_cortexa9_wugen_wkg_control_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffff7fff) | (0x8000 & (((omap44xx_cortexa9_wugen_wkg_control_0_t )(_fieldval)) << 15)));
}

static inline int omap44xx_cortexa9_wugen_wkg_control_0_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_control_0_t _regval) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_control_0_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_control_0_t _regval)
{
    int _r = 0;
    int _avail;
    int _rc;
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " standbywfi =\t%" PRIx8 "\t(This bit gives software the visibility to track whether WFI mode have been entered. 0x0: WFI mode has not been entered 0x1: WFI mode has been entered)\n", omap44xx_cortexa9_wugen_wkg_control_0_standbywfi_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " standbywfe =\t%" PRIx8 "\t(This bit gives software the visibility to track whether WFE mode have been entered. 0x0: WFE mode has not been entered 0x1: WFE mode has been entered)\n", omap44xx_cortexa9_wugen_wkg_control_0_standbywfe_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " evento =\t%" PRIx8 "\t(EVENTO status bit. The event output signal is active, when one SEV instruction is executed. This bit is set when a rising edge of EVENTO from CPU is detected. 0x0: Rising edge of EVENTO is not detected 0x1: Rising edge of EVENTO is detected)\n", omap44xx_cortexa9_wugen_wkg_control_0_evento_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wdt_rst =\t%" PRIx8 "\t(This bit is set when the WD timer Reset Request signal from the SCU is asserted. 0x0: WDT reset request has not been asserted 0x1: WDT reset request has been asserted)\n", omap44xx_cortexa9_wugen_wkg_control_0_wdt_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " cortexa9_cold_rst =\t%" PRIx8 "\t(This bit is set when the CORTEXA9_PWRON_RSTN signal is asserted. 0x0: CORTEXA9_PWRON_RSTN reset signal has not been asserted 0x1: CORTEXA9_PWRON_RSTN reset request has been asserted)\n", omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_cold_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " cortexa9_warm_rst =\t%" PRIx8 "\t(This bit is set when the CORTEXA9_RSTN signal is asserted. 0x0: CORTEXA9_RSTN reset signal has not been asserted 0x1: CORTEXA9_RSTN reset request has been asserted)\n", omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_warm_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " domain_rst =\t%" PRIx8 "\t(MPU always-on power domain (PD_ALWON_MPU) reset status bit. It shows if the reset occurred previously. 0x0: no reset occur 0x1: reset occur)\n", omap44xx_cortexa9_wugen_wkg_control_0_domain_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    return(_r);
}

/*
 * Register type: omap44xx_cortexa9_wugen_wkg_enb_a_0_t
 * Description: Implicit type of This register enables the interrupts (for CPU0) from MA_IRQ_0 to MA_IRQ_31 write 0x0: disable interrupt write 0x1: enable interrupt register
 * Fields:
 *   wkg_enb_for_intr0	(size 1, offset 0, init 0):	RW	
 *   wkg_enb_for_intr1	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr2	(size 1, offset 2, init 0):	RW	
 *   _anon3	(size 1, offset 3, init 0):	RSVD	_
 *   wkg_enb_for_intr4	(size 1, offset 4, init 0):	RW	
 *   _anon5	(size 1, offset 5, init 0):	RSVD	_
 *   wkg_enb_for_intr6	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr7	(size 1, offset 7, init 0):	RW	
 *   _anon8	(size 1, offset 8, init 0):	MBZ	_
 *   wkg_enb_for_intr9	(size 1, offset 9, init 0):	RW	
 *   wkg_enb_for_intr10	(size 1, offset 10, init 0):	RW	
 *   wkg_enb_for_intr11	(size 1, offset 11, init 0):	RW	
 *   wkg_enb_for_intr12	(size 1, offset 12, init 0):	RW	
 *   wkg_enb_for_intr13	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr14	(size 1, offset 14, init 0):	RW	
 *   wkg_enb_for_intr15	(size 1, offset 15, init 0):	RW	
 *   wkg_enb_for_intr16	(size 1, offset 16, init 0):	RW	
 *   wkg_enb_for_intr17	(size 1, offset 17, init 0):	RW	
 *   wkg_enb_for_intr18	(size 1, offset 18, init 0):	RW	
 *   wkg_enb_for_intr19	(size 1, offset 19, init 0):	RW	
 *   wkg_enb_for_intr20	(size 1, offset 20, init 0):	RW	
 *   wkg_enb_for_intr21	(size 1, offset 21, init 0):	RW	
 *   wkg_enb_for_intr22	(size 1, offset 22, init 0):	RW	
 *   wkg_enb_for_intr23	(size 1, offset 23, init 0):	RW	
 *   wkg_enb_for_intr24	(size 1, offset 24, init 0):	RW	
 *   wkg_enb_for_intr25	(size 1, offset 25, init 0):	RW	
 *   wkg_enb_for_intr26	(size 1, offset 26, init 0):	RW	
 *   wkg_enb_for_intr27	(size 1, offset 27, init 0):	RW	
 *   wkg_enb_for_intr28	(size 1, offset 28, init 0):	RW	
 *   wkg_enb_for_intr29	(size 1, offset 29, init 0):	RW	
 *   wkg_enb_for_intr30	(size 1, offset 30, init 0):	RW	
 *   wkg_enb_for_intr31	(size 1, offset 31, init 0):	RW	
 */
typedef uint32_t omap44xx_cortexa9_wugen_wkg_enb_a_0_t;
#define omap44xx_cortexa9_wugen_wkg_enb_a_0_default 0x0
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr0_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr0_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x1) >> 0));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr0_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr0_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffe) | (0x1 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 0)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr1_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr1_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x2) >> 1));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr1_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr1_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffd) | (0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 1)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr2_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr2_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x4) >> 2));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr2_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr2_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffb) | (0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 2)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr4_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr4_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x10) >> 4));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr4_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr4_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffef) | (0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 4)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr6_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr6_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x40) >> 6));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr6_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr6_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffbf) | (0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 6)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr7_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr7_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x80) >> 7));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr7_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr7_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffff7f) | (0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 7)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr9_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr9_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x200) >> 9));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr9_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr9_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffdff) | (0x200 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 9)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr10_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr10_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x400) >> 10));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr10_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr10_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffbff) | (0x400 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 10)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr11_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr11_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x800) >> 11));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr11_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr11_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffff7ff) | (0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 11)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr12_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr12_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x1000) >> 12));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr12_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr12_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffefff) | (0x1000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 12)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr13_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr13_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x2000) >> 13));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr13_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr13_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffdfff) | (0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 13)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr14_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr14_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x4000) >> 14));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr14_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr14_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffbfff) | (0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 14)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr15_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr15_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x8000) >> 15));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr15_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr15_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffff7fff) | (0x8000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 15)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr16_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr16_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x10000) >> 16));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr16_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr16_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffeffff) | (0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 16)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr17_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr17_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x20000) >> 17));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr17_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr17_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffdffff) | (0x20000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 17)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr18_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr18_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x40000) >> 18));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr18_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr18_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffbffff) | (0x40000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 18)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr19_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr19_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x80000) >> 19));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr19_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr19_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfff7ffff) | (0x80000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 19)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr20_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr20_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x100000) >> 20));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr20_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr20_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffefffff) | (0x100000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 20)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr21_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr21_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x200000) >> 21));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr21_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr21_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffdfffff) | (0x200000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 21)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr22_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr22_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x400000) >> 22));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr22_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr22_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffbfffff) | (0x400000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 22)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr23_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr23_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x800000) >> 23));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr23_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr23_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xff7fffff) | (0x800000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 23)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr24_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr24_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x1000000) >> 24));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr24_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr24_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfeffffff) | (0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 24)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr25_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr25_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x2000000) >> 25));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr25_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr25_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfdffffff) | (0x2000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 25)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr26_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr26_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x4000000) >> 26));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr26_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr26_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfbffffff) | (0x4000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 26)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr27_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr27_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x8000000) >> 27));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr27_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr27_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xf7ffffff) | (0x8000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 27)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr28_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr28_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x10000000) >> 28));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr28_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr28_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xefffffff) | (0x10000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 28)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr29_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr29_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x20000000) >> 29));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr29_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr29_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xdfffffff) | (0x20000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 29)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr30_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr30_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x40000000) >> 30));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr30_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr30_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xbfffffff) | (0x40000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 30)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr31_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr31_extract(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    return((uint8_t )((_regval & 0x80000000) >> 31));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr31_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr31_insert(omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0x7fffffff) | (0x80000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 31)));
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_a_0_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_a_0_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    int _r = 0;
    int _avail;
    int _rc;
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr0 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr0_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr1 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr1_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr2 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr2_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr4 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr4_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr6 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr6_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr7 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr7_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr9 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr9_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr10 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr10_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr11 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr11_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr12 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr12_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr13 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr13_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr14 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr14_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr15 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr15_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr16 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr16_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr17 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr17_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr18 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr18_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr19 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr19_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr20 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr20_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr21 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr21_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr22 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr22_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr23 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr23_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr24 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr24_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr25 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr25_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr26 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr26_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr27 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr27_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr28 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr28_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr29 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr29_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr30 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr30_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr31 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr31_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    return(_r);
}

/*
 * Register type: omap44xx_cortexa9_wugen_wkg_enb_b_0_t
 * Description: Implicit type of This register enables the interrupts (for CPU0) from MA_IRQ_32 to MA_IRQ_63 write 0x0: disable interrupt write 0x1: enable interrupt register
 * Fields:
 *   wkg_enb_for_intr32	(size 1, offset 0, init 0):	RW	
 *   wkg_enb_for_intr33	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr34	(size 1, offset 2, init 0):	RW	
 *   _anon3	(size 1, offset 3, init 0):	RSVD	_
 *   wkg_enb_for_intr36	(size 1, offset 4, init 0):	RW	
 *   wkg_enb_for_intr37	(size 1, offset 5, init 0):	RW	
 *   wkg_enb_for_intr38	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr39	(size 1, offset 7, init 0):	RW	
 *   wkg_enb_for_intr40	(size 1, offset 8, init 0):	RW	
 *   wkg_enb_for_intr41	(size 1, offset 9, init 0):	RW	
 *   wkg_enb_for_intr42	(size 1, offset 10, init 0):	RW	
 *   wkg_enb_for_intr43	(size 1, offset 11, init 0):	RW	
 *   wkg_enb_for_intr44	(size 1, offset 12, init 0):	RW	
 *   wkg_enb_for_intr45	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr46	(size 1, offset 14, init 0):	RW	
 *   wkg_enb_for_intr47	(size 1, offset 15, init 0):	RW	
 *   wkg_enb_for_intr48	(size 1, offset 16, init 0):	RW	
 *   _anon17	(size 1, offset 17, init 0):	RSVD	_
 *   _anon18	(size 1, offset 18, init 0):	RSVD	_
 *   _anon19	(size 1, offset 19, init 0):	RSVD	_
 *   _anon20	(size 1, offset 20, init 0):	RSVD	_
 *   wkg_enb_for_intr53	(size 1, offset 21, init 0):	RW	
 *   _anon22	(size 1, offset 22, init 0):	RSVD	_
 *   _anon23	(size 1, offset 23, init 0):	RSVD	_
 *   wkg_enb_for_intr56	(size 1, offset 24, init 0):	RW	
 *   wkg_enb_for_intr57	(size 1, offset 25, init 0):	RW	
 *   wkg_enb_for_intr58	(size 1, offset 26, init 0):	RW	
 *   wkg_enb_for_intr59	(size 1, offset 27, init 0):	RW	
 *   _anon28	(size 1, offset 28, init 0):	RSVD	_
 *   wkg_enb_for_intr61	(size 1, offset 29, init 0):	RW	
 *   wkg_enb_for_intr62	(size 1, offset 30, init 0):	RW	
 *   _anon31	(size 1, offset 31, init 0):	RSVD	_
 */
typedef uint32_t omap44xx_cortexa9_wugen_wkg_enb_b_0_t;
#define omap44xx_cortexa9_wugen_wkg_enb_b_0_default 0x0
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr32_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr32_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x1) >> 0));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr32_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr32_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffe) | (0x1 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 0)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr33_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr33_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x2) >> 1));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr33_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr33_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffd) | (0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 1)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr34_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr34_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x4) >> 2));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr34_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr34_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffb) | (0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 2)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr36_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr36_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x10) >> 4));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr36_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr36_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffef) | (0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 4)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr37_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr37_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x20) >> 5));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr37_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr37_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffdf) | (0x20 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 5)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr38_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr38_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x40) >> 6));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr38_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr38_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffbf) | (0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 6)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr39_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr39_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x80) >> 7));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr39_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr39_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffff7f) | (0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 7)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr40_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr40_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x100) >> 8));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr40_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr40_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffeff) | (0x100 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 8)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr41_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr41_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x200) >> 9));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr41_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr41_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffdff) | (0x200 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 9)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr42_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr42_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x400) >> 10));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr42_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr42_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffbff) | (0x400 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 10)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr43_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr43_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x800) >> 11));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr43_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr43_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffff7ff) | (0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 11)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr44_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr44_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x1000) >> 12));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr44_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr44_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffefff) | (0x1000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 12)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr45_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr45_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x2000) >> 13));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr45_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr45_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffdfff) | (0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 13)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr46_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr46_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x4000) >> 14));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr46_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr46_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffbfff) | (0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 14)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr47_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr47_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x8000) >> 15));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr47_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr47_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffff7fff) | (0x8000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 15)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr48_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr48_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x10000) >> 16));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr48_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr48_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffeffff) | (0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 16)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr53_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr53_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x200000) >> 21));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr53_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr53_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffdfffff) | (0x200000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 21)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr56_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr56_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x1000000) >> 24));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr56_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr56_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfeffffff) | (0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 24)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr57_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr57_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x2000000) >> 25));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr57_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr57_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfdffffff) | (0x2000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 25)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr58_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr58_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x4000000) >> 26));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr58_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr58_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfbffffff) | (0x4000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 26)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr59_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr59_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x8000000) >> 27));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr59_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr59_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xf7ffffff) | (0x8000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 27)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr61_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr61_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x20000000) >> 29));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr61_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr61_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xdfffffff) | (0x20000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 29)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr62_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr62_extract(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    return((uint8_t )((_regval & 0x40000000) >> 30));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr62_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr62_insert(omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xbfffffff) | (0x40000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 30)));
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_b_0_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_b_0_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    int _r = 0;
    int _avail;
    int _rc;
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr32 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr32_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr33 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr33_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr34 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr34_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr36 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr36_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr37 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr37_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr38 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr38_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr39 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr39_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr40 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr40_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr41 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr41_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr42 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr42_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr43 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr43_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr44 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr44_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr45 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr45_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr46 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr46_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr47 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr47_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr48 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr48_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr53 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr53_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr56 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr56_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr57 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr57_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr58 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr58_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr59 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr59_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr61 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr61_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr62 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr62_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    return(_r);
}

/*
 * Register type: omap44xx_cortexa9_wugen_wkg_enb_c_0_t
 * Description: Implicit type of This register enables the interrupts (for CPU0) from MA_IRQ_64 to MA_IRQ_95 write 0x0: disable interrupt write 0x1: enable interrupt register
 * Fields:
 *   _anon0	(size 1, offset 0, init 0):	RSVD	_
 *   wkg_enb_for_intr65	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr66	(size 1, offset 2, init 0):	RW	
 *   wkg_enb_for_intr67	(size 1, offset 3, init 0):	RW	
 *   wkg_enb_for_intr68	(size 1, offset 4, init 0):	RW	
 *   wkg_enb_for_intr69	(size 1, offset 5, init 0):	RW	
 *   wkg_enb_for_intr70	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr71	(size 1, offset 7, init 0):	RW	
 *   wkg_enb_for_intr72	(size 1, offset 8, init 0):	RW	
 *   wkg_enb_for_intr73	(size 1, offset 9, init 0):	RW	
 *   wkg_enb_for_intr74	(size 1, offset 10, init 0):	RW	
 *   wkg_enb_for_intr75	(size 1, offset 11, init 0):	RW	
 *   wkg_enb_for_intr76	(size 1, offset 12, init 0):	RW	
 *   wkg_enb_for_intr77	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr78	(size 1, offset 14, init 0):	RW	
 *   _anon15	(size 1, offset 15, init 0):	RSVD	_
 *   wkg_enb_for_intr80	(size 1, offset 16, init 0):	RW	
 *   _anon17	(size 1, offset 17, init 0):	RSVD	_
 *   _anon18	(size 1, offset 18, init 0):	RSVD	_
 *   wkg_enb_for_intr83	(size 1, offset 19, init 0):	RW	
 *   wkg_enb_for_intr84	(size 1, offset 20, init 0):	RW	
 *   _anon21	(size 1, offset 21, init 0):	RSVD	_
 *   wkg_enb_for_intr86	(size 1, offset 22, init 0):	RW	
 *   wkg_enb_for_intr87	(size 1, offset 23, init 0):	RW	
 *   wkg_enb_for_intr88	(size 1, offset 24, init 0):	RW	
 *   wkg_enb_for_intr89	(size 1, offset 25, init 0):	RW	
 *   wkg_enb_for_intr90	(size 1, offset 26, init 0):	RW	
 *   wkg_enb_for_intr91	(size 1, offset 27, init 0):	RW	
 *   wkg_enb_for_intr92	(size 1, offset 28, init 0):	RW	
 *   wkg_enb_for_intr93	(size 1, offset 29, init 0):	RW	
 *   wkg_enb_for_intr94	(size 1, offset 30, init 0):	RW	
 *   _anon31	(size 1, offset 31, init 0):	RSVD	_
 */
typedef uint32_t omap44xx_cortexa9_wugen_wkg_enb_c_0_t;
#define omap44xx_cortexa9_wugen_wkg_enb_c_0_default 0x0
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr65_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr65_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x2) >> 1));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr65_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr65_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffd) | (0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 1)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr66_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr66_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x4) >> 2));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr66_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr66_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffb) | (0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 2)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr67_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr67_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x8) >> 3));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr67_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr67_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffff7) | (0x8 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 3)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr68_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr68_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x10) >> 4));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr68_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr68_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffef) | (0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 4)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr69_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr69_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x20) >> 5));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr69_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr69_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffdf) | (0x20 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 5)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr70_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr70_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x40) >> 6));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr70_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr70_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffbf) | (0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 6)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr71_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr71_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x80) >> 7));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr71_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr71_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffff7f) | (0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 7)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr72_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr72_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x100) >> 8));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr72_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr72_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffeff) | (0x100 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 8)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr73_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr73_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x200) >> 9));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr73_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr73_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffdff) | (0x200 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 9)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr74_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr74_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x400) >> 10));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr74_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr74_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffbff) | (0x400 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 10)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr75_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr75_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x800) >> 11));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr75_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr75_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffff7ff) | (0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 11)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr76_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr76_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x1000) >> 12));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr76_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr76_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffefff) | (0x1000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 12)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr77_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr77_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x2000) >> 13));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr77_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr77_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffdfff) | (0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 13)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr78_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr78_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x4000) >> 14));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr78_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr78_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffbfff) | (0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 14)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr80_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr80_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x10000) >> 16));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr80_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr80_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffeffff) | (0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 16)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr83_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr83_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x80000) >> 19));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr83_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr83_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfff7ffff) | (0x80000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 19)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr84_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr84_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x100000) >> 20));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr84_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr84_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffefffff) | (0x100000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 20)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr86_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr86_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x400000) >> 22));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr86_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr86_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffbfffff) | (0x400000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 22)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr87_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr87_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x800000) >> 23));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr87_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr87_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xff7fffff) | (0x800000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 23)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr88_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr88_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x1000000) >> 24));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr88_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr88_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfeffffff) | (0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 24)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr89_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr89_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x2000000) >> 25));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr89_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr89_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfdffffff) | (0x2000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 25)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr90_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr90_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x4000000) >> 26));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr90_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr90_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfbffffff) | (0x4000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 26)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr91_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr91_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x8000000) >> 27));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr91_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr91_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xf7ffffff) | (0x8000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 27)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr92_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr92_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x10000000) >> 28));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr92_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr92_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xefffffff) | (0x10000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 28)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr93_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr93_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x20000000) >> 29));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr93_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr93_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xdfffffff) | (0x20000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 29)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr94_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr94_extract(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    return((uint8_t )((_regval & 0x40000000) >> 30));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr94_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr94_insert(omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xbfffffff) | (0x40000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 30)));
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_c_0_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_c_0_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    int _r = 0;
    int _avail;
    int _rc;
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr65 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr65_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr66 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr66_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr67 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr67_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr68 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr68_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr69 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr69_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr70 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr70_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr71 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr71_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr72 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr72_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr73 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr73_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr74 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr74_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr75 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr75_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr76 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr76_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr77 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr77_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr78 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr78_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr80 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr80_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr83 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr83_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr84 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr84_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr86 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr86_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr87 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr87_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr88 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr88_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr89 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr89_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr90 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr90_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr91 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr91_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr92 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr92_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr93 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr93_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr94 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr94_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    return(_r);
}

/*
 * Register type: omap44xx_cortexa9_wugen_wkg_enb_d_0_t
 * Description: Implicit type of This register enables the interrupts (for CPU0) from MA_IRQ_96 to MA_IRQ_127 write 0x0: disable interrupt write 0x1: enable interrupt register
 * Fields:
 *   wkg_enb_for_intr96	(size 1, offset 0, init 0):	RW	
 *   wkg_enb_for_intr97	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr98	(size 1, offset 2, init 0):	RW	
 *   wkg_enb_for_intr99	(size 1, offset 3, init 0):	RW	
 *   wkg_enb_for_intr100	(size 1, offset 4, init 0):	RW	
 *   wkg_enb_for_intr101	(size 1, offset 5, init 0):	RW	
 *   wkg_enb_for_intr102	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr103	(size 1, offset 7, init 0):	RW	
 *   wkg_enb_for_intr104	(size 1, offset 8, init 0):	RW	
 *   _anon9	(size 1, offset 9, init 0):	RSVD	_
 *   _anon10	(size 1, offset 10, init 0):	RSVD	_
 *   wkg_enb_for_intr107	(size 1, offset 11, init 0):	RW	
 *   _anon12	(size 1, offset 12, init 0):	RSVD	_
 *   wkg_enb_for_intr109	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr110	(size 1, offset 14, init 0):	RW	
 *   wkg_enb_for_intr111	(size 1, offset 15, init 0):	RW	
 *   wkg_enb_for_intr112	(size 1, offset 16, init 0):	RW	
 *   wkg_enb_for_intr113	(size 1, offset 17, init 0):	RW	
 *   wkg_enb_for_intr114	(size 1, offset 18, init 0):	RW	
 *   _anon19	(size 1, offset 19, init 0):	RSVD	_
 *   _anon20	(size 1, offset 20, init 0):	RSVD	_
 *   _anon21	(size 1, offset 21, init 0):	RSVD	_
 *   _anon22	(size 1, offset 22, init 0):	RSVD	_
 *   wkg_enb_for_intr119	(size 1, offset 23, init 0):	RW	
 *   wkg_enb_for_intr120	(size 1, offset 24, init 0):	RW	
 *   _anon25	(size 1, offset 25, init 0):	RSVD	_
 *   _anon26	(size 1, offset 26, init 0):	RSVD	_
 *   _anon27	(size 1, offset 27, init 0):	RSVD	_
 *   _anon28	(size 1, offset 28, init 0):	RSVD	_
 *   _anon29	(size 1, offset 29, init 0):	RSVD	_
 *   _anon30	(size 1, offset 30, init 0):	RSVD	_
 *   _anon31	(size 1, offset 31, init 0):	RSVD	_
 */
typedef uint32_t omap44xx_cortexa9_wugen_wkg_enb_d_0_t;
#define omap44xx_cortexa9_wugen_wkg_enb_d_0_default 0x0
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr96_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr96_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x1) >> 0));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr96_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr96_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffe) | (0x1 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 0)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr97_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr97_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x2) >> 1));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr97_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr97_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffd) | (0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 1)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr98_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr98_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x4) >> 2));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr98_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr98_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffb) | (0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 2)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr99_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr99_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x8) >> 3));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr99_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr99_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffff7) | (0x8 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 3)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr100_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr100_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x10) >> 4));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr100_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr100_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffef) | (0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 4)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr101_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr101_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x20) >> 5));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr101_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr101_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffdf) | (0x20 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 5)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr102_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr102_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x40) >> 6));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr102_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr102_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffbf) | (0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 6)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr103_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr103_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x80) >> 7));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr103_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr103_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffff7f) | (0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 7)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr104_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr104_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x100) >> 8));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr104_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr104_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffeff) | (0x100 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 8)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr107_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr107_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x800) >> 11));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr107_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr107_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffff7ff) | (0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 11)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr109_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr109_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x2000) >> 13));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr109_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr109_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffdfff) | (0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 13)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr110_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr110_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x4000) >> 14));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr110_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr110_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffbfff) | (0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 14)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr111_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr111_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x8000) >> 15));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr111_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr111_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffff7fff) | (0x8000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 15)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr112_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr112_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x10000) >> 16));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr112_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr112_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffeffff) | (0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 16)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr113_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr113_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x20000) >> 17));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr113_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr113_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffdffff) | (0x20000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 17)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr114_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr114_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x40000) >> 18));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr114_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr114_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffbffff) | (0x40000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 18)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr119_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr119_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x800000) >> 23));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr119_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr119_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xff7fffff) | (0x800000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 23)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr120_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr120_extract(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    return((uint8_t )((_regval & 0x1000000) >> 24));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr120_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr120_insert(omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfeffffff) | (0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 24)));
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_d_0_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_d_0_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    int _r = 0;
    int _avail;
    int _rc;
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr96 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr96_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr97 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr97_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr98 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr98_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr99 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr99_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr100 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr100_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr101 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr101_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr102 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr102_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr103 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr103_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr104 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr104_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr107 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr107_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr109 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr109_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr110 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr110_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr111 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr111_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr112 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr112_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr113 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr113_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr114 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr114_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr119 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr119_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr120 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr120_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    return(_r);
}

/*
 * Register type: omap44xx_cortexa9_wugen_wkg_control_1_t
 * Description: Implicit type of Wake-up generator status register for CPU1 register
 * Fields:
 *   _anon0	(size 8, offset 0, init 0):	MBZ	_
 *   standbywfi	(size 1, offset 8, init 0):	RO	This bit gives software the visibility to track whether WFI mode have been entered. 0x0: WFI mode has not been entered 0x1: WFI mode has been entered
 *   standbywfe	(size 1, offset 9, init 0):	RO	This bit gives software the visibility to track whether WFE mode have been entered. 0x0: WFE mode has not been entered 0x1: WFE mode has been entered
 *   evento	(size 1, offset 10, init 0):	RO	EVENTO status bit. The event output signal is active, when one SEV instruction is executed. This bit is set when a rising edge of EVENTO from CPU is detected. 0x0: Rising edge of EVENTO is not detected 0x1: Rising edge of EVENTO is detected
 *   _anon11	(size 1, offset 11, init 0):	MBZ	_
 *   wdt_rst	(size 1, offset 12, init 0):	RO	This bit is set when the WD timer Reset Request signal from the SCU is asserted. 0x0: WDT reset request has not been asserted 0x1: WDT reset request has been asserted
 *   cortexa9_cold_rst	(size 1, offset 13, init 0):	RO	This bit is set when the CORTEXA9_PWRON_RSTN signal is asserted. 0x0: CORTEXA9_PWRON_RSTN reset signal has not been asserted 0x1: CORTEXA9_PWRON_RSTN reset request has been asserted
 *   cortexa9_warm_rst	(size 1, offset 14, init 0):	RO	This bit is set when the CORTEXA9_RSTN signal is asserted. 0x0: CORTEXA9_RSTN reset signal has not been asserted 0x1: CORTEXA9_RSTN reset request has been asserted
 *   domain_rst	(size 1, offset 15, init 0):	RO	MPU always-on power domain (PD_ALWON_MPU) reset status bit. It shows if the reset occurred previously. 0x0: no reset occur 0x1: reset occur
 *   _anon16	(size 16, offset 16, init 0):	MBZ	_
 */
typedef uint32_t omap44xx_cortexa9_wugen_wkg_control_1_t;
#define omap44xx_cortexa9_wugen_wkg_control_1_default 0x0
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_standbywfi_extract(omap44xx_cortexa9_wugen_wkg_control_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_standbywfi_extract(omap44xx_cortexa9_wugen_wkg_control_1_t _regval)
{
    return((uint8_t )((_regval & 0x100) >> 8));
}

static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_standbywfi_insert(omap44xx_cortexa9_wugen_wkg_control_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_standbywfi_insert(omap44xx_cortexa9_wugen_wkg_control_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffeff) | (0x100 & (((omap44xx_cortexa9_wugen_wkg_control_1_t )(_fieldval)) << 8)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_standbywfe_extract(omap44xx_cortexa9_wugen_wkg_control_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_standbywfe_extract(omap44xx_cortexa9_wugen_wkg_control_1_t _regval)
{
    return((uint8_t )((_regval & 0x200) >> 9));
}

static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_standbywfe_insert(omap44xx_cortexa9_wugen_wkg_control_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_standbywfe_insert(omap44xx_cortexa9_wugen_wkg_control_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffdff) | (0x200 & (((omap44xx_cortexa9_wugen_wkg_control_1_t )(_fieldval)) << 9)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_evento_extract(omap44xx_cortexa9_wugen_wkg_control_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_evento_extract(omap44xx_cortexa9_wugen_wkg_control_1_t _regval)
{
    return((uint8_t )((_regval & 0x400) >> 10));
}

static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_evento_insert(omap44xx_cortexa9_wugen_wkg_control_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_evento_insert(omap44xx_cortexa9_wugen_wkg_control_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffbff) | (0x400 & (((omap44xx_cortexa9_wugen_wkg_control_1_t )(_fieldval)) << 10)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_wdt_rst_extract(omap44xx_cortexa9_wugen_wkg_control_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_wdt_rst_extract(omap44xx_cortexa9_wugen_wkg_control_1_t _regval)
{
    return((uint8_t )((_regval & 0x1000) >> 12));
}

static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_wdt_rst_insert(omap44xx_cortexa9_wugen_wkg_control_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_wdt_rst_insert(omap44xx_cortexa9_wugen_wkg_control_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffefff) | (0x1000 & (((omap44xx_cortexa9_wugen_wkg_control_1_t )(_fieldval)) << 12)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_cold_rst_extract(omap44xx_cortexa9_wugen_wkg_control_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_cold_rst_extract(omap44xx_cortexa9_wugen_wkg_control_1_t _regval)
{
    return((uint8_t )((_regval & 0x2000) >> 13));
}

static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_cold_rst_insert(omap44xx_cortexa9_wugen_wkg_control_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_cold_rst_insert(omap44xx_cortexa9_wugen_wkg_control_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffdfff) | (0x2000 & (((omap44xx_cortexa9_wugen_wkg_control_1_t )(_fieldval)) << 13)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_warm_rst_extract(omap44xx_cortexa9_wugen_wkg_control_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_warm_rst_extract(omap44xx_cortexa9_wugen_wkg_control_1_t _regval)
{
    return((uint8_t )((_regval & 0x4000) >> 14));
}

static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_warm_rst_insert(omap44xx_cortexa9_wugen_wkg_control_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_warm_rst_insert(omap44xx_cortexa9_wugen_wkg_control_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffbfff) | (0x4000 & (((omap44xx_cortexa9_wugen_wkg_control_1_t )(_fieldval)) << 14)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_domain_rst_extract(omap44xx_cortexa9_wugen_wkg_control_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_domain_rst_extract(omap44xx_cortexa9_wugen_wkg_control_1_t _regval)
{
    return((uint8_t )((_regval & 0x8000) >> 15));
}

static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_domain_rst_insert(omap44xx_cortexa9_wugen_wkg_control_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_domain_rst_insert(omap44xx_cortexa9_wugen_wkg_control_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffff7fff) | (0x8000 & (((omap44xx_cortexa9_wugen_wkg_control_1_t )(_fieldval)) << 15)));
}

static inline int omap44xx_cortexa9_wugen_wkg_control_1_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_control_1_t _regval) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_control_1_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_control_1_t _regval)
{
    int _r = 0;
    int _avail;
    int _rc;
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " standbywfi =\t%" PRIx8 "\t(This bit gives software the visibility to track whether WFI mode have been entered. 0x0: WFI mode has not been entered 0x1: WFI mode has been entered)\n", omap44xx_cortexa9_wugen_wkg_control_1_standbywfi_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " standbywfe =\t%" PRIx8 "\t(This bit gives software the visibility to track whether WFE mode have been entered. 0x0: WFE mode has not been entered 0x1: WFE mode has been entered)\n", omap44xx_cortexa9_wugen_wkg_control_1_standbywfe_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " evento =\t%" PRIx8 "\t(EVENTO status bit. The event output signal is active, when one SEV instruction is executed. This bit is set when a rising edge of EVENTO from CPU is detected. 0x0: Rising edge of EVENTO is not detected 0x1: Rising edge of EVENTO is detected)\n", omap44xx_cortexa9_wugen_wkg_control_1_evento_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wdt_rst =\t%" PRIx8 "\t(This bit is set when the WD timer Reset Request signal from the SCU is asserted. 0x0: WDT reset request has not been asserted 0x1: WDT reset request has been asserted)\n", omap44xx_cortexa9_wugen_wkg_control_1_wdt_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " cortexa9_cold_rst =\t%" PRIx8 "\t(This bit is set when the CORTEXA9_PWRON_RSTN signal is asserted. 0x0: CORTEXA9_PWRON_RSTN reset signal has not been asserted 0x1: CORTEXA9_PWRON_RSTN reset request has been asserted)\n", omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_cold_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " cortexa9_warm_rst =\t%" PRIx8 "\t(This bit is set when the CORTEXA9_RSTN signal is asserted. 0x0: CORTEXA9_RSTN reset signal has not been asserted 0x1: CORTEXA9_RSTN reset request has been asserted)\n", omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_warm_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " domain_rst =\t%" PRIx8 "\t(MPU always-on power domain (PD_ALWON_MPU) reset status bit. It shows if the reset occurred previously. 0x0: no reset occur 0x1: reset occur)\n", omap44xx_cortexa9_wugen_wkg_control_1_domain_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    return(_r);
}

/*
 * Register type: omap44xx_cortexa9_wugen_wkg_enb_a_1_t
 * Description: Implicit type of This register enables the interrupts (for CPU1) from MA_IRQ_0 to MA_IRQ_31 write 0x0: disable interrupt write 0x1: enable interrupt register
 * Fields:
 *   wkg_enb_for_intr0	(size 1, offset 0, init 0):	RW	
 *   wkg_enb_for_intr1	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr2	(size 1, offset 2, init 0):	RW	
 *   _anon3	(size 1, offset 3, init 0):	RSVD	_
 *   wkg_enb_for_intr4	(size 1, offset 4, init 0):	RW	
 *   _anon5	(size 1, offset 5, init 0):	RSVD	_
 *   wkg_enb_for_intr6	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr7	(size 1, offset 7, init 0):	RW	
 *   _anon8	(size 1, offset 8, init 0):	MBZ	_
 *   wkg_enb_for_intr9	(size 1, offset 9, init 0):	RW	
 *   wkg_enb_for_intr10	(size 1, offset 10, init 0):	RW	
 *   wkg_enb_for_intr11	(size 1, offset 11, init 0):	RW	
 *   wkg_enb_for_intr12	(size 1, offset 12, init 0):	RW	
 *   wkg_enb_for_intr13	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr14	(size 1, offset 14, init 0):	RW	
 *   wkg_enb_for_intr15	(size 1, offset 15, init 0):	RW	
 *   wkg_enb_for_intr16	(size 1, offset 16, init 0):	RW	
 *   wkg_enb_for_intr17	(size 1, offset 17, init 0):	RW	
 *   wkg_enb_for_intr18	(size 1, offset 18, init 0):	RW	
 *   wkg_enb_for_intr19	(size 1, offset 19, init 0):	RW	
 *   wkg_enb_for_intr20	(size 1, offset 20, init 0):	RW	
 *   wkg_enb_for_intr21	(size 1, offset 21, init 0):	RW	
 *   wkg_enb_for_intr22	(size 1, offset 22, init 0):	RW	
 *   wkg_enb_for_intr23	(size 1, offset 23, init 0):	RW	
 *   wkg_enb_for_intr24	(size 1, offset 24, init 0):	RW	
 *   wkg_enb_for_intr25	(size 1, offset 25, init 0):	RW	
 *   wkg_enb_for_intr26	(size 1, offset 26, init 0):	RW	
 *   wkg_enb_for_intr27	(size 1, offset 27, init 0):	RW	
 *   wkg_enb_for_intr28	(size 1, offset 28, init 0):	RW	
 *   wkg_enb_for_intr29	(size 1, offset 29, init 0):	RW	
 *   wkg_enb_for_intr30	(size 1, offset 30, init 0):	RW	
 *   wkg_enb_for_intr31	(size 1, offset 31, init 0):	RW	
 */
typedef uint32_t omap44xx_cortexa9_wugen_wkg_enb_a_1_t;
#define omap44xx_cortexa9_wugen_wkg_enb_a_1_default 0x0
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr0_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr0_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x1) >> 0));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr0_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr0_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffe) | (0x1 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 0)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr1_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr1_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x2) >> 1));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr1_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr1_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffd) | (0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 1)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr2_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr2_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x4) >> 2));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr2_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr2_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffb) | (0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 2)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr4_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr4_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x10) >> 4));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr4_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr4_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffef) | (0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 4)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr6_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr6_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x40) >> 6));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr6_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr6_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffbf) | (0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 6)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr7_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr7_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x80) >> 7));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr7_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr7_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffff7f) | (0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 7)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr9_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr9_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x200) >> 9));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr9_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr9_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffdff) | (0x200 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 9)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr10_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr10_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x400) >> 10));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr10_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr10_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffbff) | (0x400 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 10)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr11_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr11_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x800) >> 11));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr11_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr11_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffff7ff) | (0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 11)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr12_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr12_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x1000) >> 12));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr12_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr12_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffefff) | (0x1000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 12)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr13_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr13_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x2000) >> 13));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr13_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr13_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffdfff) | (0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 13)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr14_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr14_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x4000) >> 14));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr14_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr14_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffbfff) | (0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 14)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr15_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr15_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x8000) >> 15));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr15_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr15_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffff7fff) | (0x8000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 15)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr16_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr16_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x10000) >> 16));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr16_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr16_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffeffff) | (0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 16)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr17_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr17_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x20000) >> 17));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr17_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr17_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffdffff) | (0x20000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 17)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr18_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr18_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x40000) >> 18));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr18_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr18_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffbffff) | (0x40000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 18)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr19_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr19_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x80000) >> 19));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr19_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr19_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfff7ffff) | (0x80000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 19)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr20_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr20_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x100000) >> 20));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr20_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr20_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffefffff) | (0x100000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 20)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr21_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr21_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x200000) >> 21));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr21_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr21_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffdfffff) | (0x200000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 21)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr22_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr22_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x400000) >> 22));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr22_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr22_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffbfffff) | (0x400000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 22)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr23_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr23_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x800000) >> 23));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr23_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr23_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xff7fffff) | (0x800000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 23)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr24_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr24_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x1000000) >> 24));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr24_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr24_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfeffffff) | (0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 24)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr25_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr25_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x2000000) >> 25));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr25_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr25_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfdffffff) | (0x2000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 25)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr26_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr26_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x4000000) >> 26));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr26_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr26_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfbffffff) | (0x4000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 26)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr27_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr27_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x8000000) >> 27));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr27_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr27_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xf7ffffff) | (0x8000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 27)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr28_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr28_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x10000000) >> 28));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr28_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr28_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xefffffff) | (0x10000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 28)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr29_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr29_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x20000000) >> 29));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr29_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr29_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xdfffffff) | (0x20000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 29)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr30_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr30_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x40000000) >> 30));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr30_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr30_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xbfffffff) | (0x40000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 30)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr31_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr31_extract(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    return((uint8_t )((_regval & 0x80000000) >> 31));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr31_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr31_insert(omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0x7fffffff) | (0x80000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 31)));
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_a_1_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_a_1_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    int _r = 0;
    int _avail;
    int _rc;
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr0 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr0_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr1 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr1_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr2 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr2_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr4 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr4_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr6 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr6_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr7 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr7_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr9 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr9_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr10 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr10_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr11 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr11_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr12 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr12_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr13 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr13_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr14 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr14_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr15 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr15_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr16 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr16_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr17 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr17_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr18 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr18_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr19 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr19_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr20 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr20_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr21 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr21_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr22 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr22_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr23 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr23_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr24 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr24_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr25 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr25_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr26 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr26_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr27 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr27_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr28 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr28_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr29 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr29_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr30 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr30_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr31 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr31_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    return(_r);
}

/*
 * Register type: omap44xx_cortexa9_wugen_wkg_enb_b_1_t
 * Description: Implicit type of This register enables the interrupts (for CPU1) from MA_IRQ_32 to MA_IRQ_63 write 0x0: disable interrupt write 0x1: enable interrupt register
 * Fields:
 *   wkg_enb_for_intr32	(size 1, offset 0, init 0):	RW	
 *   wkg_enb_for_intr33	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr34	(size 1, offset 2, init 0):	RW	
 *   _anon3	(size 1, offset 3, init 0):	RSVD	_
 *   wkg_enb_for_intr36	(size 1, offset 4, init 0):	RW	
 *   wkg_enb_for_intr37	(size 1, offset 5, init 0):	RW	
 *   wkg_enb_for_intr38	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr39	(size 1, offset 7, init 0):	RW	
 *   wkg_enb_for_intr40	(size 1, offset 8, init 0):	RW	
 *   wkg_enb_for_intr41	(size 1, offset 9, init 0):	RW	
 *   wkg_enb_for_intr42	(size 1, offset 10, init 0):	RW	
 *   wkg_enb_for_intr43	(size 1, offset 11, init 0):	RW	
 *   wkg_enb_for_intr44	(size 1, offset 12, init 0):	RW	
 *   wkg_enb_for_intr45	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr46	(size 1, offset 14, init 0):	RW	
 *   wkg_enb_for_intr47	(size 1, offset 15, init 0):	RW	
 *   wkg_enb_for_intr48	(size 1, offset 16, init 0):	RW	
 *   _anon17	(size 1, offset 17, init 0):	RSVD	_
 *   _anon18	(size 1, offset 18, init 0):	RSVD	_
 *   _anon19	(size 1, offset 19, init 0):	RSVD	_
 *   _anon20	(size 1, offset 20, init 0):	RSVD	_
 *   wkg_enb_for_intr53	(size 1, offset 21, init 0):	RW	
 *   _anon22	(size 1, offset 22, init 0):	RSVD	_
 *   _anon23	(size 1, offset 23, init 0):	RSVD	_
 *   wkg_enb_for_intr56	(size 1, offset 24, init 0):	RW	
 *   wkg_enb_for_intr57	(size 1, offset 25, init 0):	RW	
 *   wkg_enb_for_intr58	(size 1, offset 26, init 0):	RW	
 *   wkg_enb_for_intr59	(size 1, offset 27, init 0):	RW	
 *   _anon28	(size 1, offset 28, init 0):	RSVD	_
 *   wkg_enb_for_intr61	(size 1, offset 29, init 0):	RW	
 *   wkg_enb_for_intr62	(size 1, offset 30, init 0):	RW	
 *   _anon31	(size 1, offset 31, init 0):	RSVD	_
 */
typedef uint32_t omap44xx_cortexa9_wugen_wkg_enb_b_1_t;
#define omap44xx_cortexa9_wugen_wkg_enb_b_1_default 0x0
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr32_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr32_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x1) >> 0));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr32_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr32_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffe) | (0x1 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 0)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr33_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr33_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x2) >> 1));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr33_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr33_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffd) | (0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 1)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr34_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr34_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x4) >> 2));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr34_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr34_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffb) | (0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 2)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr36_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr36_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x10) >> 4));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr36_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr36_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffef) | (0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 4)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr37_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr37_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x20) >> 5));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr37_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr37_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffdf) | (0x20 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 5)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr38_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr38_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x40) >> 6));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr38_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr38_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffbf) | (0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 6)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr39_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr39_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x80) >> 7));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr39_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr39_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffff7f) | (0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 7)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr40_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr40_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x100) >> 8));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr40_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr40_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffeff) | (0x100 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 8)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr41_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr41_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x200) >> 9));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr41_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr41_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffdff) | (0x200 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 9)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr42_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr42_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x400) >> 10));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr42_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr42_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffbff) | (0x400 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 10)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr43_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr43_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x800) >> 11));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr43_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr43_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffff7ff) | (0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 11)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr44_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr44_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x1000) >> 12));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr44_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr44_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffefff) | (0x1000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 12)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr45_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr45_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x2000) >> 13));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr45_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr45_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffdfff) | (0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 13)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr46_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr46_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x4000) >> 14));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr46_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr46_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffbfff) | (0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 14)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr47_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr47_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x8000) >> 15));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr47_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr47_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffff7fff) | (0x8000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 15)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr48_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr48_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x10000) >> 16));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr48_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr48_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffeffff) | (0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 16)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr53_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr53_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x200000) >> 21));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr53_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr53_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffdfffff) | (0x200000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 21)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr56_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr56_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x1000000) >> 24));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr56_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr56_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfeffffff) | (0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 24)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr57_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr57_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x2000000) >> 25));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr57_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr57_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfdffffff) | (0x2000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 25)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr58_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr58_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x4000000) >> 26));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr58_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr58_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfbffffff) | (0x4000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 26)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr59_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr59_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x8000000) >> 27));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr59_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr59_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xf7ffffff) | (0x8000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 27)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr61_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr61_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x20000000) >> 29));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr61_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr61_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xdfffffff) | (0x20000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 29)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr62_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr62_extract(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    return((uint8_t )((_regval & 0x40000000) >> 30));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr62_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr62_insert(omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xbfffffff) | (0x40000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 30)));
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_b_1_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_b_1_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    int _r = 0;
    int _avail;
    int _rc;
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr32 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr32_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr33 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr33_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr34 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr34_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr36 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr36_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr37 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr37_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr38 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr38_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr39 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr39_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr40 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr40_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr41 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr41_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr42 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr42_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr43 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr43_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr44 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr44_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr45 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr45_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr46 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr46_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr47 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr47_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr48 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr48_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr53 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr53_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr56 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr56_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr57 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr57_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr58 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr58_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr59 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr59_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr61 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr61_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr62 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr62_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    return(_r);
}

/*
 * Register type: omap44xx_cortexa9_wugen_wkg_enb_c_1_t
 * Description: Implicit type of This register enables the interrupts (for CPU1) from MA_IRQ_64 to MA_IRQ_95 write 0x0: disable interrupt write 0x1: enable interrupt register
 * Fields:
 *   _anon0	(size 1, offset 0, init 0):	RSVD	_
 *   wkg_enb_for_intr65	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr66	(size 1, offset 2, init 0):	RW	
 *   wkg_enb_for_intr67	(size 1, offset 3, init 0):	RW	
 *   wkg_enb_for_intr68	(size 1, offset 4, init 0):	RW	
 *   wkg_enb_for_intr69	(size 1, offset 5, init 0):	RW	
 *   wkg_enb_for_intr70	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr71	(size 1, offset 7, init 0):	RW	
 *   wkg_enb_for_intr72	(size 1, offset 8, init 0):	RW	
 *   wkg_enb_for_intr73	(size 1, offset 9, init 0):	RW	
 *   wkg_enb_for_intr74	(size 1, offset 10, init 0):	RW	
 *   wkg_enb_for_intr75	(size 1, offset 11, init 0):	RW	
 *   wkg_enb_for_intr76	(size 1, offset 12, init 0):	RW	
 *   wkg_enb_for_intr77	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr78	(size 1, offset 14, init 0):	RW	
 *   _anon15	(size 1, offset 15, init 0):	RSVD	_
 *   wkg_enb_for_intr80	(size 1, offset 16, init 0):	RW	
 *   _anon17	(size 1, offset 17, init 0):	RSVD	_
 *   _anon18	(size 1, offset 18, init 0):	RSVD	_
 *   wkg_enb_for_intr83	(size 1, offset 19, init 0):	RW	
 *   wkg_enb_for_intr84	(size 1, offset 20, init 0):	RW	
 *   _anon21	(size 1, offset 21, init 0):	RSVD	_
 *   wkg_enb_for_intr86	(size 1, offset 22, init 0):	RW	
 *   wkg_enb_for_intr87	(size 1, offset 23, init 0):	RW	
 *   wkg_enb_for_intr88	(size 1, offset 24, init 0):	RW	
 *   wkg_enb_for_intr89	(size 1, offset 25, init 0):	RW	
 *   wkg_enb_for_intr90	(size 1, offset 26, init 0):	RW	
 *   wkg_enb_for_intr91	(size 1, offset 27, init 0):	RW	
 *   wkg_enb_for_intr92	(size 1, offset 28, init 0):	RW	
 *   wkg_enb_for_intr93	(size 1, offset 29, init 0):	RW	
 *   wkg_enb_for_intr94	(size 1, offset 30, init 0):	RW	
 *   _anon31	(size 1, offset 31, init 0):	RSVD	_
 */
typedef uint32_t omap44xx_cortexa9_wugen_wkg_enb_c_1_t;
#define omap44xx_cortexa9_wugen_wkg_enb_c_1_default 0x0
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr65_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr65_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x2) >> 1));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr65_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr65_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffd) | (0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 1)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr66_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr66_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x4) >> 2));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr66_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr66_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffb) | (0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 2)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr67_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr67_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x8) >> 3));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr67_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr67_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffff7) | (0x8 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 3)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr68_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr68_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x10) >> 4));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr68_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr68_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffef) | (0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 4)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr69_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr69_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x20) >> 5));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr69_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr69_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffdf) | (0x20 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 5)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr70_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr70_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x40) >> 6));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr70_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr70_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffbf) | (0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 6)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr71_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr71_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x80) >> 7));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr71_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr71_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffff7f) | (0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 7)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr72_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr72_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x100) >> 8));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr72_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr72_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffeff) | (0x100 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 8)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr73_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr73_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x200) >> 9));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr73_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr73_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffdff) | (0x200 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 9)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr74_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr74_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x400) >> 10));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr74_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr74_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffbff) | (0x400 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 10)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr75_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr75_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x800) >> 11));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr75_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr75_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffff7ff) | (0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 11)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr76_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr76_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x1000) >> 12));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr76_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr76_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffefff) | (0x1000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 12)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr77_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr77_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x2000) >> 13));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr77_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr77_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffdfff) | (0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 13)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr78_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr78_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x4000) >> 14));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr78_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr78_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffbfff) | (0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 14)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr80_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr80_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x10000) >> 16));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr80_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr80_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffeffff) | (0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 16)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr83_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr83_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x80000) >> 19));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr83_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr83_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfff7ffff) | (0x80000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 19)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr84_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr84_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x100000) >> 20));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr84_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr84_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffefffff) | (0x100000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 20)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr86_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr86_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x400000) >> 22));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr86_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr86_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffbfffff) | (0x400000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 22)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr87_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr87_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x800000) >> 23));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr87_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr87_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xff7fffff) | (0x800000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 23)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr88_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr88_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x1000000) >> 24));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr88_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr88_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfeffffff) | (0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 24)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr89_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr89_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x2000000) >> 25));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr89_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr89_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfdffffff) | (0x2000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 25)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr90_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr90_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x4000000) >> 26));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr90_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr90_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfbffffff) | (0x4000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 26)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr91_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr91_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x8000000) >> 27));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr91_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr91_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xf7ffffff) | (0x8000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 27)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr92_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr92_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x10000000) >> 28));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr92_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr92_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xefffffff) | (0x10000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 28)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr93_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr93_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x20000000) >> 29));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr93_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr93_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xdfffffff) | (0x20000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 29)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr94_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr94_extract(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    return((uint8_t )((_regval & 0x40000000) >> 30));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr94_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr94_insert(omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xbfffffff) | (0x40000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 30)));
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_c_1_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_c_1_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    int _r = 0;
    int _avail;
    int _rc;
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr65 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr65_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr66 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr66_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr67 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr67_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr68 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr68_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr69 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr69_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr70 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr70_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr71 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr71_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr72 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr72_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr73 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr73_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr74 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr74_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr75 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr75_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr76 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr76_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr77 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr77_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr78 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr78_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr80 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr80_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr83 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr83_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr84 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr84_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr86 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr86_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr87 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr87_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr88 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr88_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr89 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr89_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr90 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr90_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr91 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr91_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr92 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr92_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr93 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr93_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr94 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr94_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    return(_r);
}

/*
 * Register type: omap44xx_cortexa9_wugen_wkg_enb_d_1_t
 * Description: Implicit type of This register enables the interrupts (for CPU1) from MA_IRQ_96 to MA_IRQ_127 write 0x0: disable interrupt write 0x1: enable interrupt register
 * Fields:
 *   wkg_enb_for_intr96	(size 1, offset 0, init 0):	RW	
 *   wkg_enb_for_intr97	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr98	(size 1, offset 2, init 0):	RW	
 *   wkg_enb_for_intr99	(size 1, offset 3, init 0):	RW	
 *   wkg_enb_for_intr100	(size 1, offset 4, init 0):	RW	
 *   wkg_enb_for_intr101	(size 1, offset 5, init 0):	RW	
 *   wkg_enb_for_intr102	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr103	(size 1, offset 7, init 0):	RW	
 *   wkg_enb_for_intr104	(size 1, offset 8, init 0):	RW	
 *   _anon9	(size 1, offset 9, init 0):	RSVD	_
 *   _anon10	(size 1, offset 10, init 0):	RSVD	_
 *   wkg_enb_for_intr107	(size 1, offset 11, init 0):	RW	
 *   _anon12	(size 1, offset 12, init 0):	RSVD	_
 *   wkg_enb_for_intr109	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr110	(size 1, offset 14, init 0):	RW	
 *   wkg_enb_for_intr111	(size 1, offset 15, init 0):	RW	
 *   wkg_enb_for_intr112	(size 1, offset 16, init 0):	RW	
 *   wkg_enb_for_intr113	(size 1, offset 17, init 0):	RW	
 *   wkg_enb_for_intr114	(size 1, offset 18, init 0):	RW	
 *   _anon19	(size 1, offset 19, init 0):	RSVD	_
 *   _anon20	(size 1, offset 20, init 0):	RSVD	_
 *   _anon21	(size 1, offset 21, init 0):	RSVD	_
 *   _anon22	(size 1, offset 22, init 0):	RSVD	_
 *   wkg_enb_for_intr119	(size 1, offset 23, init 0):	RW	
 *   wkg_enb_for_intr120	(size 1, offset 24, init 0):	RW	
 *   _anon25	(size 1, offset 25, init 0):	RSVD	_
 *   _anon26	(size 1, offset 26, init 0):	RSVD	_
 *   _anon27	(size 1, offset 27, init 0):	RSVD	_
 *   _anon28	(size 1, offset 28, init 0):	RSVD	_
 *   _anon29	(size 1, offset 29, init 0):	RSVD	_
 *   _anon30	(size 1, offset 30, init 0):	RSVD	_
 *   _anon31	(size 1, offset 31, init 0):	RSVD	_
 */
typedef uint32_t omap44xx_cortexa9_wugen_wkg_enb_d_1_t;
#define omap44xx_cortexa9_wugen_wkg_enb_d_1_default 0x0
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr96_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr96_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x1) >> 0));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr96_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr96_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffe) | (0x1 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 0)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr97_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr97_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x2) >> 1));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr97_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr97_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffd) | (0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 1)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr98_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr98_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x4) >> 2));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr98_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr98_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffffb) | (0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 2)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr99_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr99_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x8) >> 3));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr99_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr99_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffff7) | (0x8 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 3)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr100_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr100_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x10) >> 4));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr100_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr100_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffef) | (0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 4)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr101_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr101_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x20) >> 5));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr101_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr101_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffdf) | (0x20 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 5)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr102_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr102_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x40) >> 6));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr102_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr102_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffffbf) | (0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 6)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr103_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr103_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x80) >> 7));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr103_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr103_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffff7f) | (0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 7)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr104_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr104_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x100) >> 8));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr104_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr104_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffeff) | (0x100 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 8)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr107_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr107_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x800) >> 11));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr107_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr107_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffff7ff) | (0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 11)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr109_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr109_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x2000) >> 13));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr109_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr109_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffdfff) | (0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 13)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr110_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr110_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x4000) >> 14));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr110_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr110_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffffbfff) | (0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 14)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr111_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr111_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x8000) >> 15));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr111_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr111_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xffff7fff) | (0x8000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 15)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr112_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr112_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x10000) >> 16));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr112_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr112_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffeffff) | (0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 16)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr113_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr113_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x20000) >> 17));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr113_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr113_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffdffff) | (0x20000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 17)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr114_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr114_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x40000) >> 18));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr114_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr114_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffbffff) | (0x40000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 18)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr119_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr119_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x800000) >> 23));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr119_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr119_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xff7fffff) | (0x800000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 23)));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr120_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr120_extract(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    return((uint8_t )((_regval & 0x1000000) >> 24));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr120_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr120_insert(omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfeffffff) | (0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 24)));
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_d_1_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_d_1_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    int _r = 0;
    int _avail;
    int _rc;
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr96 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr96_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr97 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr97_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr98 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr98_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr99 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr99_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr100 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr100_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr101 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr101_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr102 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr102_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr103 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr103_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr104 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr104_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr107 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr107_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr109 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr109_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr110 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr110_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr111 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr111_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr112 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr112_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr113 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr113_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr114 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr114_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr119 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr119_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr120 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr120_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    return(_r);
}

/*
 * Register type: omap44xx_cortexa9_wugen_aux_core_boot_0_t
 * Description: Implicit type of This register is used by the ROM code and OS during SMP boot. It is used to indicate the boot status to CPU1. register
 * Fields:
 *   _anon0	(size 2, offset 0, init 0):	MBZ	_
 *   cpu1_status	(size 2, offset 2, init 0):	RW	CPU1 boot status. If != 0x0, branch at the address specified inAUX_CORE_BOOT_1.
 *   _anon4	(size 28, offset 4, init 0):	MBZ	_
 */
typedef uint32_t omap44xx_cortexa9_wugen_aux_core_boot_0_t;
#define omap44xx_cortexa9_wugen_aux_core_boot_0_default 0x0
static inline uint8_t omap44xx_cortexa9_wugen_aux_core_boot_0_cpu1_status_extract(omap44xx_cortexa9_wugen_aux_core_boot_0_t _regval) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_aux_core_boot_0_cpu1_status_extract(omap44xx_cortexa9_wugen_aux_core_boot_0_t _regval)
{
    return((uint8_t )((_regval & 0xc) >> 2));
}

static inline omap44xx_cortexa9_wugen_aux_core_boot_0_t omap44xx_cortexa9_wugen_aux_core_boot_0_cpu1_status_insert(omap44xx_cortexa9_wugen_aux_core_boot_0_t _regval, uint8_t _fieldval) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_aux_core_boot_0_t omap44xx_cortexa9_wugen_aux_core_boot_0_cpu1_status_insert(omap44xx_cortexa9_wugen_aux_core_boot_0_t _regval, uint8_t _fieldval)
{
    return((_regval & 0xfffffff3) | (0xc & (((omap44xx_cortexa9_wugen_aux_core_boot_0_t )(_fieldval)) << 2)));
}

static inline int omap44xx_cortexa9_wugen_aux_core_boot_0_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_aux_core_boot_0_t _regval) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_aux_core_boot_0_prtval(char *_s, size_t _size, omap44xx_cortexa9_wugen_aux_core_boot_0_t _regval)
{
    int _r = 0;
    int _avail;
    int _rc;
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " cpu1_status =\t%" PRIx8 "\t(CPU1 boot status. If != 0x0, branch at the address specified inAUX_CORE_BOOT_1.)\n", omap44xx_cortexa9_wugen_aux_core_boot_0_cpu1_status_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    return(_r);
}

/*
 * Device representation structure
 */
struct __DN(t) {
    mackerel_addr_t base;
};
typedef struct __DN(t) __DN(t);

/*
 * Initial register values (currently 0)
 */
enum omap44xx_cortexa9_wugen_initials {
    omap44xx_cortexa9_wugen_wkg_control_0_initial = 0x0,
    omap44xx_cortexa9_wugen_wkg_enb_a_0_initial = 0x0,
    omap44xx_cortexa9_wugen_wkg_enb_b_0_initial = 0x0,
    omap44xx_cortexa9_wugen_wkg_enb_c_0_initial = 0x0,
    omap44xx_cortexa9_wugen_wkg_enb_d_0_initial = 0x0,
    omap44xx_cortexa9_wugen_wkg_control_1_initial = 0x0,
    omap44xx_cortexa9_wugen_wkg_enb_a_1_initial = 0x0,
    omap44xx_cortexa9_wugen_wkg_enb_b_1_initial = 0x0,
    omap44xx_cortexa9_wugen_wkg_enb_c_1_initial = 0x0,
    omap44xx_cortexa9_wugen_wkg_enb_d_1_initial = 0x0,
    omap44xx_cortexa9_wugen_aux_core_boot_0_initial = 0x0,
    omap44xx_cortexa9_wugen_aux_core_boot_1_initial = 0x0
};

/*
 * Device Initialization function
 */
static inline void omap44xx_cortexa9_wugen_initialize(__DN(t) *_dev, mackerel_addr_t base) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_initialize(__DN(t) *_dev, mackerel_addr_t base)
{
    _dev->base = base;
}

/*
 * Register wkg_control_0: Wake-up generator status register for CPU0
 * Type: omap44xx_cortexa9_wugen.wkg_control_0 (Implicit type of Wake-up generator status register for CPU0 register)
 *   _anon0	(size 8, offset 0, init 0):	MBZ	_
 *   standbywfi	(size 1, offset 8, init 0):	RO	This bit gives software the visibility to track whether WFI mode have been entered. 0x0: WFI mode has not been entered 0x1: WFI mode has been entered
 *   standbywfe	(size 1, offset 9, init 0):	RO	This bit gives software the visibility to track whether WFE mode have been entered. 0x0: WFE mode has not been entered 0x1: WFE mode has been entered
 *   evento	(size 1, offset 10, init 0):	RO	EVENTO status bit. The event output signal is active, when one SEV instruction is executed. This bit is set when a rising edge of EVENTO from CPU is detected. 0x0: Rising edge of EVENTO is not detected 0x1: Rising edge of EVENTO is detected
 *   _anon11	(size 1, offset 11, init 0):	MBZ	_
 *   wdt_rst	(size 1, offset 12, init 0):	RO	This bit is set when the WD timer Reset Request signal from the SCU is asserted. 0x0: WDT reset request has not been asserted 0x1: WDT reset request has been asserted
 *   cortexa9_cold_rst	(size 1, offset 13, init 0):	RO	This bit is set when the CORTEXA9_PWRON_RSTN signal is asserted. 0x0: CORTEXA9_PWRON_RSTN reset signal has not been asserted 0x1: CORTEXA9_PWRON_RSTN reset request has been asserted
 *   cortexa9_warm_rst	(size 1, offset 14, init 0):	RO	This bit is set when the CORTEXA9_RSTN signal is asserted. 0x0: CORTEXA9_RSTN reset signal has not been asserted 0x1: CORTEXA9_RSTN reset request has been asserted
 *   domain_rst	(size 1, offset 15, init 0):	RO	MPU always-on power domain (PD_ALWON_MPU) reset status bit. It shows if the reset occurred previously. 0x0: no reset occur 0x1: reset occur
 *   _anon16	(size 16, offset 16, init 0):	MBZ	_
 */
static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_rawrd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_rawrd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x0));
}

static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_rd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_0_t omap44xx_cortexa9_wugen_wkg_control_0_rd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x0));
}

static inline void omap44xx_cortexa9_wugen_wkg_control_0_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_control_0_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_control_0_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_control_0_t _regval)
{
    mackerel_write_addr_32(_dev->base, 0x0, _regval);
}

// Register wkg_control_0 is not writeable
static inline int omap44xx_cortexa9_wugen_wkg_control_0_pr(char *_s, size_t _size, __DN(t) *_dev) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_control_0_pr(char *_s, size_t _size, __DN(t) *_dev)
{
    int _r = 0;
    int _avail;
    int _rc;
    omap44xx_cortexa9_wugen_wkg_control_0_t _regval = mackerel_read_addr_32(_dev->base, 0x0);
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "Register wkg_control_0 (Wake-up generator status register for CPU0): ");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "\n");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon0 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " standbywfi =\t%" PRIx8 "\t(This bit gives software the visibility to track whether WFI mode have been entered. 0x0: WFI mode has not been entered 0x1: WFI mode has been entered)\n", omap44xx_cortexa9_wugen_wkg_control_0_standbywfi_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " standbywfe =\t%" PRIx8 "\t(This bit gives software the visibility to track whether WFE mode have been entered. 0x0: WFE mode has not been entered 0x1: WFE mode has been entered)\n", omap44xx_cortexa9_wugen_wkg_control_0_standbywfe_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " evento =\t%" PRIx8 "\t(EVENTO status bit. The event output signal is active, when one SEV instruction is executed. This bit is set when a rising edge of EVENTO from CPU is detected. 0x0: Rising edge of EVENTO is not detected 0x1: Rising edge of EVENTO is detected)\n", omap44xx_cortexa9_wugen_wkg_control_0_evento_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon11 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wdt_rst =\t%" PRIx8 "\t(This bit is set when the WD timer Reset Request signal from the SCU is asserted. 0x0: WDT reset request has not been asserted 0x1: WDT reset request has been asserted)\n", omap44xx_cortexa9_wugen_wkg_control_0_wdt_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " cortexa9_cold_rst =\t%" PRIx8 "\t(This bit is set when the CORTEXA9_PWRON_RSTN signal is asserted. 0x0: CORTEXA9_PWRON_RSTN reset signal has not been asserted 0x1: CORTEXA9_PWRON_RSTN reset request has been asserted)\n", omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_cold_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " cortexa9_warm_rst =\t%" PRIx8 "\t(This bit is set when the CORTEXA9_RSTN signal is asserted. 0x0: CORTEXA9_RSTN reset signal has not been asserted 0x1: CORTEXA9_RSTN reset request has been asserted)\n", omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_warm_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " domain_rst =\t%" PRIx8 "\t(MPU always-on power domain (PD_ALWON_MPU) reset status bit. It shows if the reset occurred previously. 0x0: no reset occur 0x1: reset occur)\n", omap44xx_cortexa9_wugen_wkg_control_0_domain_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon16 is anonymous
    return(_r);
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_standbywfi_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_standbywfi_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_control_0_t _regval = mackerel_read_addr_32(_dev->base, 0x0);
    return(omap44xx_cortexa9_wugen_wkg_control_0_standbywfi_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_standbywfe_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_standbywfe_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_control_0_t _regval = mackerel_read_addr_32(_dev->base, 0x0);
    return(omap44xx_cortexa9_wugen_wkg_control_0_standbywfe_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_evento_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_evento_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_control_0_t _regval = mackerel_read_addr_32(_dev->base, 0x0);
    return(omap44xx_cortexa9_wugen_wkg_control_0_evento_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_wdt_rst_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_wdt_rst_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_control_0_t _regval = mackerel_read_addr_32(_dev->base, 0x0);
    return(omap44xx_cortexa9_wugen_wkg_control_0_wdt_rst_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_cold_rst_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_cold_rst_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_control_0_t _regval = mackerel_read_addr_32(_dev->base, 0x0);
    return(omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_cold_rst_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_warm_rst_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_warm_rst_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_control_0_t _regval = mackerel_read_addr_32(_dev->base, 0x0);
    return(omap44xx_cortexa9_wugen_wkg_control_0_cortexa9_warm_rst_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_domain_rst_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_0_domain_rst_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_control_0_t _regval = mackerel_read_addr_32(_dev->base, 0x0);
    return(omap44xx_cortexa9_wugen_wkg_control_0_domain_rst_extract(_regval));
}

/*
 * Register wkg_enb_a_0: This register enables the interrupts (for CPU0) from MA_IRQ_0 to MA_IRQ_31 write 0x0: disable interrupt write 0x1: enable interrupt
 * Type: omap44xx_cortexa9_wugen.wkg_enb_a_0 (Implicit type of This register enables the interrupts (for CPU0) from MA_IRQ_0 to MA_IRQ_31 write 0x0: disable interrupt write 0x1: enable interrupt register)
 *   wkg_enb_for_intr0	(size 1, offset 0, init 0):	RW	
 *   wkg_enb_for_intr1	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr2	(size 1, offset 2, init 0):	RW	
 *   _anon3	(size 1, offset 3, init 0):	RSVD	_
 *   wkg_enb_for_intr4	(size 1, offset 4, init 0):	RW	
 *   _anon5	(size 1, offset 5, init 0):	RSVD	_
 *   wkg_enb_for_intr6	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr7	(size 1, offset 7, init 0):	RW	
 *   _anon8	(size 1, offset 8, init 0):	MBZ	_
 *   wkg_enb_for_intr9	(size 1, offset 9, init 0):	RW	
 *   wkg_enb_for_intr10	(size 1, offset 10, init 0):	RW	
 *   wkg_enb_for_intr11	(size 1, offset 11, init 0):	RW	
 *   wkg_enb_for_intr12	(size 1, offset 12, init 0):	RW	
 *   wkg_enb_for_intr13	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr14	(size 1, offset 14, init 0):	RW	
 *   wkg_enb_for_intr15	(size 1, offset 15, init 0):	RW	
 *   wkg_enb_for_intr16	(size 1, offset 16, init 0):	RW	
 *   wkg_enb_for_intr17	(size 1, offset 17, init 0):	RW	
 *   wkg_enb_for_intr18	(size 1, offset 18, init 0):	RW	
 *   wkg_enb_for_intr19	(size 1, offset 19, init 0):	RW	
 *   wkg_enb_for_intr20	(size 1, offset 20, init 0):	RW	
 *   wkg_enb_for_intr21	(size 1, offset 21, init 0):	RW	
 *   wkg_enb_for_intr22	(size 1, offset 22, init 0):	RW	
 *   wkg_enb_for_intr23	(size 1, offset 23, init 0):	RW	
 *   wkg_enb_for_intr24	(size 1, offset 24, init 0):	RW	
 *   wkg_enb_for_intr25	(size 1, offset 25, init 0):	RW	
 *   wkg_enb_for_intr26	(size 1, offset 26, init 0):	RW	
 *   wkg_enb_for_intr27	(size 1, offset 27, init 0):	RW	
 *   wkg_enb_for_intr28	(size 1, offset 28, init 0):	RW	
 *   wkg_enb_for_intr29	(size 1, offset 29, init 0):	RW	
 *   wkg_enb_for_intr30	(size 1, offset 30, init 0):	RW	
 *   wkg_enb_for_intr31	(size 1, offset 31, init 0):	RW	
 */
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_rawrd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_rawrd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x10));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_rd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_0_t omap44xx_cortexa9_wugen_wkg_enb_a_0_rd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x10));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval)
{
    _regval = (_regval & 0xfffffed7);
    // No MB1 fields present
    _regval = (_regval | (0x28 & mackerel_read_addr_32(_dev->base, 0x10)));
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_a_0_pr(char *_s, size_t _size, __DN(t) *_dev) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_a_0_pr(char *_s, size_t _size, __DN(t) *_dev)
{
    int _r = 0;
    int _avail;
    int _rc;
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "Register wkg_enb_a_0 (This register enables the interrupts (for CPU0) from MA_IRQ_0 to MA_IRQ_31 write 0x0: disable interrupt write 0x1: enable interrupt): ");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "\n");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr0 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr0_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr1 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr1_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr2 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr2_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon3 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr4 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr4_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon5 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr6 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr6_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr7 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr7_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon8 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr9 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr9_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr10 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr10_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr11 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr11_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr12 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr12_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr13 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr13_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr14 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr14_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr15 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr15_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr16 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr16_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr17 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr17_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr18 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr18_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr19 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr19_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr20 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr20_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr21 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr21_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr22 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr22_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr23 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr23_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr24 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr24_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr25 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr25_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr26 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr26_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr27 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr27_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr28 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr28_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr29 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr29_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr30 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr30_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr31 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr31_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    return(_r);
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr0_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr0_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr0_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr1_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr1_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr1_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr2_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr2_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr2_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr4_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr4_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr4_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr6_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr6_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr6_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr7_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr7_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr7_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr9_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr9_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr9_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr10_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr10_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr10_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr11_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr11_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr11_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr12_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr12_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr12_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr13_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr13_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr13_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr14_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr14_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr14_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr15_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr15_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr15_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr16_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr16_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr16_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr17_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr17_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr17_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr18_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr18_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr18_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr19_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr19_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr19_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr20_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr20_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr20_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr21_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr21_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr21_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr22_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr22_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr22_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr23_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr23_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr23_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr24_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr24_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr24_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr25_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr25_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr25_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr26_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr26_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr26_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr27_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr27_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr27_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr28_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr28_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr28_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr29_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr29_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr29_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr30_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr30_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr30_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr31_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr31_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = mackerel_read_addr_32(_dev->base, 0x10);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr31_extract(_regval));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr0_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr0_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x1 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 0);
    _regval = (_regval | (0xfffffefe & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr1_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr1_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 1);
    _regval = (_regval | (0xfffffefd & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr2_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr2_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 2);
    _regval = (_regval | (0xfffffefb & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr4_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr4_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 4);
    _regval = (_regval | (0xfffffeef & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr6_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr6_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 6);
    _regval = (_regval | (0xfffffebf & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr7_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr7_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 7);
    _regval = (_regval | (0xfffffe7f & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr9_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr9_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x200 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 9);
    _regval = (_regval | (0xfffffcff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr10_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr10_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x400 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 10);
    _regval = (_regval | (0xfffffaff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr11_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr11_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 11);
    _regval = (_regval | (0xfffff6ff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr12_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr12_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x1000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 12);
    _regval = (_regval | (0xffffeeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr13_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr13_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 13);
    _regval = (_regval | (0xffffdeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr14_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr14_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 14);
    _regval = (_regval | (0xffffbeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr15_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr15_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x8000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 15);
    _regval = (_regval | (0xffff7eff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr16_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr16_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 16);
    _regval = (_regval | (0xfffefeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr17_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr17_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x20000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 17);
    _regval = (_regval | (0xfffdfeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr18_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr18_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x40000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 18);
    _regval = (_regval | (0xfffbfeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr19_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr19_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x80000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 19);
    _regval = (_regval | (0xfff7feff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr20_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr20_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x100000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 20);
    _regval = (_regval | (0xffeffeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr21_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr21_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x200000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 21);
    _regval = (_regval | (0xffdffeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr22_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr22_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x400000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 22);
    _regval = (_regval | (0xffbffeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr23_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr23_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x800000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 23);
    _regval = (_regval | (0xff7ffeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr24_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr24_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 24);
    _regval = (_regval | (0xfefffeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr25_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr25_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x2000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 25);
    _regval = (_regval | (0xfdfffeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr26_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr26_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x4000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 26);
    _regval = (_regval | (0xfbfffeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr27_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr27_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x8000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 27);
    _regval = (_regval | (0xf7fffeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr28_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr28_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x10000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 28);
    _regval = (_regval | (0xeffffeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr29_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr29_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x20000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 29);
    _regval = (_regval | (0xdffffeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr30_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr30_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x40000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 30);
    _regval = (_regval | (0xbffffeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr31_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_0_wkg_enb_for_intr31_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_0_t _regval = 0x80000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_0_t )(_fieldval)) << 31);
    _regval = (_regval | (0x7ffffeff & mackerel_read_addr_32(_dev->base, 0x10)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x10, _regval);
    // No shadow register to write to
}

/*
 * Register wkg_enb_b_0: This register enables the interrupts (for CPU0) from MA_IRQ_32 to MA_IRQ_63 write 0x0: disable interrupt write 0x1: enable interrupt
 * Type: omap44xx_cortexa9_wugen.wkg_enb_b_0 (Implicit type of This register enables the interrupts (for CPU0) from MA_IRQ_32 to MA_IRQ_63 write 0x0: disable interrupt write 0x1: enable interrupt register)
 *   wkg_enb_for_intr32	(size 1, offset 0, init 0):	RW	
 *   wkg_enb_for_intr33	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr34	(size 1, offset 2, init 0):	RW	
 *   _anon3	(size 1, offset 3, init 0):	RSVD	_
 *   wkg_enb_for_intr36	(size 1, offset 4, init 0):	RW	
 *   wkg_enb_for_intr37	(size 1, offset 5, init 0):	RW	
 *   wkg_enb_for_intr38	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr39	(size 1, offset 7, init 0):	RW	
 *   wkg_enb_for_intr40	(size 1, offset 8, init 0):	RW	
 *   wkg_enb_for_intr41	(size 1, offset 9, init 0):	RW	
 *   wkg_enb_for_intr42	(size 1, offset 10, init 0):	RW	
 *   wkg_enb_for_intr43	(size 1, offset 11, init 0):	RW	
 *   wkg_enb_for_intr44	(size 1, offset 12, init 0):	RW	
 *   wkg_enb_for_intr45	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr46	(size 1, offset 14, init 0):	RW	
 *   wkg_enb_for_intr47	(size 1, offset 15, init 0):	RW	
 *   wkg_enb_for_intr48	(size 1, offset 16, init 0):	RW	
 *   _anon17	(size 1, offset 17, init 0):	RSVD	_
 *   _anon18	(size 1, offset 18, init 0):	RSVD	_
 *   _anon19	(size 1, offset 19, init 0):	RSVD	_
 *   _anon20	(size 1, offset 20, init 0):	RSVD	_
 *   wkg_enb_for_intr53	(size 1, offset 21, init 0):	RW	
 *   _anon22	(size 1, offset 22, init 0):	RSVD	_
 *   _anon23	(size 1, offset 23, init 0):	RSVD	_
 *   wkg_enb_for_intr56	(size 1, offset 24, init 0):	RW	
 *   wkg_enb_for_intr57	(size 1, offset 25, init 0):	RW	
 *   wkg_enb_for_intr58	(size 1, offset 26, init 0):	RW	
 *   wkg_enb_for_intr59	(size 1, offset 27, init 0):	RW	
 *   _anon28	(size 1, offset 28, init 0):	RSVD	_
 *   wkg_enb_for_intr61	(size 1, offset 29, init 0):	RW	
 *   wkg_enb_for_intr62	(size 1, offset 30, init 0):	RW	
 *   _anon31	(size 1, offset 31, init 0):	RSVD	_
 */
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_rawrd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_rawrd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x14));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_rd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_0_t omap44xx_cortexa9_wugen_wkg_enb_b_0_rd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x14));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval)
{
    _regval = (_regval & 0x6f21fff7);
    // No MB1 fields present
    _regval = (_regval | (0x90de0008 & mackerel_read_addr_32(_dev->base, 0x14)));
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_b_0_pr(char *_s, size_t _size, __DN(t) *_dev) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_b_0_pr(char *_s, size_t _size, __DN(t) *_dev)
{
    int _r = 0;
    int _avail;
    int _rc;
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "Register wkg_enb_b_0 (This register enables the interrupts (for CPU0) from MA_IRQ_32 to MA_IRQ_63 write 0x0: disable interrupt write 0x1: enable interrupt): ");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "\n");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr32 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr32_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr33 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr33_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr34 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr34_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon3 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr36 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr36_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr37 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr37_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr38 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr38_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr39 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr39_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr40 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr40_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr41 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr41_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr42 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr42_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr43 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr43_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr44 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr44_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr45 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr45_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr46 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr46_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr47 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr47_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr48 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr48_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon17 is anonymous
    // _anon18 is anonymous
    // _anon19 is anonymous
    // _anon20 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr53 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr53_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon22 is anonymous
    // _anon23 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr56 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr56_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr57 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr57_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr58 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr58_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr59 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr59_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon28 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr61 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr61_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr62 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr62_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon31 is anonymous
    return(_r);
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr32_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr32_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr32_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr33_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr33_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr33_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr34_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr34_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr34_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr36_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr36_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr36_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr37_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr37_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr37_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr38_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr38_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr38_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr39_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr39_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr39_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr40_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr40_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr40_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr41_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr41_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr41_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr42_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr42_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr42_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr43_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr43_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr43_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr44_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr44_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr44_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr45_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr45_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr45_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr46_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr46_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr46_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr47_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr47_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr47_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr48_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr48_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr48_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr53_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr53_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr53_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr56_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr56_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr56_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr57_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr57_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr57_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr58_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr58_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr58_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr59_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr59_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr59_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr61_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr61_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr61_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr62_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr62_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = mackerel_read_addr_32(_dev->base, 0x14);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr62_extract(_regval));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr32_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr32_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x1 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 0);
    _regval = (_regval | (0xfffffffe & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr33_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr33_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 1);
    _regval = (_regval | (0xfffffffd & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr34_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr34_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 2);
    _regval = (_regval | (0xfffffffb & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr36_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr36_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 4);
    _regval = (_regval | (0xffffffef & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr37_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr37_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x20 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 5);
    _regval = (_regval | (0xffffffdf & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr38_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr38_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 6);
    _regval = (_regval | (0xffffffbf & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr39_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr39_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 7);
    _regval = (_regval | (0xffffff7f & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr40_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr40_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x100 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 8);
    _regval = (_regval | (0xfffffeff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr41_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr41_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x200 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 9);
    _regval = (_regval | (0xfffffdff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr42_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr42_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x400 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 10);
    _regval = (_regval | (0xfffffbff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr43_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr43_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 11);
    _regval = (_regval | (0xfffff7ff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr44_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr44_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x1000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 12);
    _regval = (_regval | (0xffffefff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr45_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr45_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 13);
    _regval = (_regval | (0xffffdfff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr46_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr46_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 14);
    _regval = (_regval | (0xffffbfff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr47_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr47_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x8000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 15);
    _regval = (_regval | (0xffff7fff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr48_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr48_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 16);
    _regval = (_regval | (0xfffeffff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr53_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr53_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x200000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 21);
    _regval = (_regval | (0xffdfffff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr56_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr56_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 24);
    _regval = (_regval | (0xfeffffff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr57_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr57_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x2000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 25);
    _regval = (_regval | (0xfdffffff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr58_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr58_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x4000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 26);
    _regval = (_regval | (0xfbffffff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr59_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr59_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x8000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 27);
    _regval = (_regval | (0xf7ffffff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr61_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr61_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x20000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 29);
    _regval = (_regval | (0xdfffffff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr62_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_0_wkg_enb_for_intr62_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_0_t _regval = 0x40000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_0_t )(_fieldval)) << 30);
    _regval = (_regval | (0xbfffffff & mackerel_read_addr_32(_dev->base, 0x14)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x14, _regval);
    // No shadow register to write to
}

/*
 * Register wkg_enb_c_0: This register enables the interrupts (for CPU0) from MA_IRQ_64 to MA_IRQ_95 write 0x0: disable interrupt write 0x1: enable interrupt
 * Type: omap44xx_cortexa9_wugen.wkg_enb_c_0 (Implicit type of This register enables the interrupts (for CPU0) from MA_IRQ_64 to MA_IRQ_95 write 0x0: disable interrupt write 0x1: enable interrupt register)
 *   _anon0	(size 1, offset 0, init 0):	RSVD	_
 *   wkg_enb_for_intr65	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr66	(size 1, offset 2, init 0):	RW	
 *   wkg_enb_for_intr67	(size 1, offset 3, init 0):	RW	
 *   wkg_enb_for_intr68	(size 1, offset 4, init 0):	RW	
 *   wkg_enb_for_intr69	(size 1, offset 5, init 0):	RW	
 *   wkg_enb_for_intr70	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr71	(size 1, offset 7, init 0):	RW	
 *   wkg_enb_for_intr72	(size 1, offset 8, init 0):	RW	
 *   wkg_enb_for_intr73	(size 1, offset 9, init 0):	RW	
 *   wkg_enb_for_intr74	(size 1, offset 10, init 0):	RW	
 *   wkg_enb_for_intr75	(size 1, offset 11, init 0):	RW	
 *   wkg_enb_for_intr76	(size 1, offset 12, init 0):	RW	
 *   wkg_enb_for_intr77	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr78	(size 1, offset 14, init 0):	RW	
 *   _anon15	(size 1, offset 15, init 0):	RSVD	_
 *   wkg_enb_for_intr80	(size 1, offset 16, init 0):	RW	
 *   _anon17	(size 1, offset 17, init 0):	RSVD	_
 *   _anon18	(size 1, offset 18, init 0):	RSVD	_
 *   wkg_enb_for_intr83	(size 1, offset 19, init 0):	RW	
 *   wkg_enb_for_intr84	(size 1, offset 20, init 0):	RW	
 *   _anon21	(size 1, offset 21, init 0):	RSVD	_
 *   wkg_enb_for_intr86	(size 1, offset 22, init 0):	RW	
 *   wkg_enb_for_intr87	(size 1, offset 23, init 0):	RW	
 *   wkg_enb_for_intr88	(size 1, offset 24, init 0):	RW	
 *   wkg_enb_for_intr89	(size 1, offset 25, init 0):	RW	
 *   wkg_enb_for_intr90	(size 1, offset 26, init 0):	RW	
 *   wkg_enb_for_intr91	(size 1, offset 27, init 0):	RW	
 *   wkg_enb_for_intr92	(size 1, offset 28, init 0):	RW	
 *   wkg_enb_for_intr93	(size 1, offset 29, init 0):	RW	
 *   wkg_enb_for_intr94	(size 1, offset 30, init 0):	RW	
 *   _anon31	(size 1, offset 31, init 0):	RSVD	_
 */
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_rawrd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_rawrd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x18));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_rd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_0_t omap44xx_cortexa9_wugen_wkg_enb_c_0_rd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x18));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval)
{
    _regval = (_regval & 0x7fd97ffe);
    // No MB1 fields present
    _regval = (_regval | (0x80268001 & mackerel_read_addr_32(_dev->base, 0x18)));
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_c_0_pr(char *_s, size_t _size, __DN(t) *_dev) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_c_0_pr(char *_s, size_t _size, __DN(t) *_dev)
{
    int _r = 0;
    int _avail;
    int _rc;
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "Register wkg_enb_c_0 (This register enables the interrupts (for CPU0) from MA_IRQ_64 to MA_IRQ_95 write 0x0: disable interrupt write 0x1: enable interrupt): ");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "\n");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon0 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr65 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr65_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr66 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr66_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr67 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr67_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr68 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr68_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr69 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr69_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr70 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr70_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr71 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr71_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr72 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr72_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr73 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr73_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr74 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr74_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr75 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr75_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr76 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr76_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr77 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr77_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr78 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr78_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon15 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr80 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr80_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon17 is anonymous
    // _anon18 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr83 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr83_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr84 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr84_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon21 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr86 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr86_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr87 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr87_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr88 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr88_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr89 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr89_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr90 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr90_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr91 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr91_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr92 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr92_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr93 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr93_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr94 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr94_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon31 is anonymous
    return(_r);
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr65_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr65_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr65_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr66_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr66_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr66_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr67_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr67_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr67_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr68_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr68_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr68_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr69_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr69_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr69_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr70_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr70_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr70_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr71_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr71_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr71_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr72_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr72_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr72_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr73_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr73_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr73_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr74_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr74_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr74_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr75_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr75_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr75_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr76_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr76_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr76_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr77_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr77_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr77_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr78_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr78_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr78_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr80_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr80_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr80_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr83_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr83_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr83_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr84_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr84_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr84_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr86_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr86_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr86_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr87_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr87_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr87_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr88_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr88_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr88_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr89_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr89_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr89_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr90_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr90_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr90_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr91_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr91_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr91_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr92_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr92_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr92_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr93_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr93_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr93_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr94_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr94_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = mackerel_read_addr_32(_dev->base, 0x18);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr94_extract(_regval));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr65_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr65_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 1);
    _regval = (_regval | (0xfffffffd & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr66_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr66_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 2);
    _regval = (_regval | (0xfffffffb & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr67_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr67_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x8 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 3);
    _regval = (_regval | (0xfffffff7 & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr68_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr68_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 4);
    _regval = (_regval | (0xffffffef & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr69_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr69_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x20 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 5);
    _regval = (_regval | (0xffffffdf & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr70_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr70_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 6);
    _regval = (_regval | (0xffffffbf & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr71_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr71_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 7);
    _regval = (_regval | (0xffffff7f & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr72_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr72_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x100 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 8);
    _regval = (_regval | (0xfffffeff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr73_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr73_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x200 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 9);
    _regval = (_regval | (0xfffffdff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr74_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr74_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x400 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 10);
    _regval = (_regval | (0xfffffbff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr75_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr75_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 11);
    _regval = (_regval | (0xfffff7ff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr76_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr76_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x1000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 12);
    _regval = (_regval | (0xffffefff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr77_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr77_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 13);
    _regval = (_regval | (0xffffdfff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr78_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr78_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 14);
    _regval = (_regval | (0xffffbfff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr80_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr80_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 16);
    _regval = (_regval | (0xfffeffff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr83_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr83_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x80000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 19);
    _regval = (_regval | (0xfff7ffff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr84_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr84_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x100000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 20);
    _regval = (_regval | (0xffefffff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr86_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr86_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x400000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 22);
    _regval = (_regval | (0xffbfffff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr87_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr87_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x800000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 23);
    _regval = (_regval | (0xff7fffff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr88_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr88_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 24);
    _regval = (_regval | (0xfeffffff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr89_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr89_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x2000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 25);
    _regval = (_regval | (0xfdffffff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr90_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr90_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x4000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 26);
    _regval = (_regval | (0xfbffffff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr91_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr91_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x8000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 27);
    _regval = (_regval | (0xf7ffffff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr92_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr92_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x10000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 28);
    _regval = (_regval | (0xefffffff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr93_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr93_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x20000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 29);
    _regval = (_regval | (0xdfffffff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr94_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_0_wkg_enb_for_intr94_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_0_t _regval = 0x40000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_0_t )(_fieldval)) << 30);
    _regval = (_regval | (0xbfffffff & mackerel_read_addr_32(_dev->base, 0x18)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x18, _regval);
    // No shadow register to write to
}

/*
 * Register wkg_enb_d_0: This register enables the interrupts (for CPU0) from MA_IRQ_96 to MA_IRQ_127 write 0x0: disable interrupt write 0x1: enable interrupt
 * Type: omap44xx_cortexa9_wugen.wkg_enb_d_0 (Implicit type of This register enables the interrupts (for CPU0) from MA_IRQ_96 to MA_IRQ_127 write 0x0: disable interrupt write 0x1: enable interrupt register)
 *   wkg_enb_for_intr96	(size 1, offset 0, init 0):	RW	
 *   wkg_enb_for_intr97	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr98	(size 1, offset 2, init 0):	RW	
 *   wkg_enb_for_intr99	(size 1, offset 3, init 0):	RW	
 *   wkg_enb_for_intr100	(size 1, offset 4, init 0):	RW	
 *   wkg_enb_for_intr101	(size 1, offset 5, init 0):	RW	
 *   wkg_enb_for_intr102	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr103	(size 1, offset 7, init 0):	RW	
 *   wkg_enb_for_intr104	(size 1, offset 8, init 0):	RW	
 *   _anon9	(size 1, offset 9, init 0):	RSVD	_
 *   _anon10	(size 1, offset 10, init 0):	RSVD	_
 *   wkg_enb_for_intr107	(size 1, offset 11, init 0):	RW	
 *   _anon12	(size 1, offset 12, init 0):	RSVD	_
 *   wkg_enb_for_intr109	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr110	(size 1, offset 14, init 0):	RW	
 *   wkg_enb_for_intr111	(size 1, offset 15, init 0):	RW	
 *   wkg_enb_for_intr112	(size 1, offset 16, init 0):	RW	
 *   wkg_enb_for_intr113	(size 1, offset 17, init 0):	RW	
 *   wkg_enb_for_intr114	(size 1, offset 18, init 0):	RW	
 *   _anon19	(size 1, offset 19, init 0):	RSVD	_
 *   _anon20	(size 1, offset 20, init 0):	RSVD	_
 *   _anon21	(size 1, offset 21, init 0):	RSVD	_
 *   _anon22	(size 1, offset 22, init 0):	RSVD	_
 *   wkg_enb_for_intr119	(size 1, offset 23, init 0):	RW	
 *   wkg_enb_for_intr120	(size 1, offset 24, init 0):	RW	
 *   _anon25	(size 1, offset 25, init 0):	RSVD	_
 *   _anon26	(size 1, offset 26, init 0):	RSVD	_
 *   _anon27	(size 1, offset 27, init 0):	RSVD	_
 *   _anon28	(size 1, offset 28, init 0):	RSVD	_
 *   _anon29	(size 1, offset 29, init 0):	RSVD	_
 *   _anon30	(size 1, offset 30, init 0):	RSVD	_
 *   _anon31	(size 1, offset 31, init 0):	RSVD	_
 */
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_rawrd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_rawrd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x1c));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_rd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_0_t omap44xx_cortexa9_wugen_wkg_enb_d_0_rd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x1c));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval)
{
    _regval = (_regval & 0x187e9ff);
    // No MB1 fields present
    _regval = (_regval | (0xfe781600 & mackerel_read_addr_32(_dev->base, 0x1c)));
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_d_0_pr(char *_s, size_t _size, __DN(t) *_dev) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_d_0_pr(char *_s, size_t _size, __DN(t) *_dev)
{
    int _r = 0;
    int _avail;
    int _rc;
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "Register wkg_enb_d_0 (This register enables the interrupts (for CPU0) from MA_IRQ_96 to MA_IRQ_127 write 0x0: disable interrupt write 0x1: enable interrupt): ");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "\n");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr96 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr96_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr97 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr97_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr98 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr98_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr99 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr99_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr100 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr100_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr101 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr101_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr102 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr102_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr103 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr103_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr104 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr104_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon9 is anonymous
    // _anon10 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr107 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr107_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon12 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr109 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr109_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr110 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr110_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr111 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr111_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr112 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr112_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr113 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr113_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr114 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr114_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon19 is anonymous
    // _anon20 is anonymous
    // _anon21 is anonymous
    // _anon22 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr119 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr119_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr120 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr120_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon25 is anonymous
    // _anon26 is anonymous
    // _anon27 is anonymous
    // _anon28 is anonymous
    // _anon29 is anonymous
    // _anon30 is anonymous
    // _anon31 is anonymous
    return(_r);
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr96_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr96_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr96_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr97_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr97_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr97_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr98_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr98_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr98_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr99_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr99_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr99_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr100_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr100_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr100_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr101_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr101_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr101_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr102_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr102_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr102_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr103_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr103_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr103_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr104_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr104_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr104_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr107_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr107_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr107_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr109_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr109_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr109_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr110_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr110_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr110_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr111_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr111_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr111_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr112_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr112_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr112_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr113_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr113_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr113_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr114_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr114_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr114_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr119_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr119_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr119_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr120_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr120_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = mackerel_read_addr_32(_dev->base, 0x1c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr120_extract(_regval));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr96_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr96_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x1 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 0);
    _regval = (_regval | (0xfffffffe & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr97_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr97_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 1);
    _regval = (_regval | (0xfffffffd & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr98_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr98_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 2);
    _regval = (_regval | (0xfffffffb & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr99_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr99_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x8 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 3);
    _regval = (_regval | (0xfffffff7 & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr100_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr100_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 4);
    _regval = (_regval | (0xffffffef & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr101_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr101_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x20 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 5);
    _regval = (_regval | (0xffffffdf & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr102_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr102_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 6);
    _regval = (_regval | (0xffffffbf & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr103_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr103_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 7);
    _regval = (_regval | (0xffffff7f & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr104_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr104_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x100 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 8);
    _regval = (_regval | (0xfffffeff & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr107_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr107_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 11);
    _regval = (_regval | (0xfffff7ff & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr109_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr109_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 13);
    _regval = (_regval | (0xffffdfff & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr110_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr110_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 14);
    _regval = (_regval | (0xffffbfff & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr111_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr111_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x8000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 15);
    _regval = (_regval | (0xffff7fff & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr112_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr112_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 16);
    _regval = (_regval | (0xfffeffff & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr113_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr113_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x20000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 17);
    _regval = (_regval | (0xfffdffff & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr114_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr114_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x40000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 18);
    _regval = (_regval | (0xfffbffff & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr119_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr119_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x800000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 23);
    _regval = (_regval | (0xff7fffff & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr120_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_0_wkg_enb_for_intr120_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_0_t _regval = 0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_0_t )(_fieldval)) << 24);
    _regval = (_regval | (0xfeffffff & mackerel_read_addr_32(_dev->base, 0x1c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x1c, _regval);
    // No shadow register to write to
}

/*
 * Register wkg_control_1: Wake-up generator status register for CPU1
 * Type: omap44xx_cortexa9_wugen.wkg_control_1 (Implicit type of Wake-up generator status register for CPU1 register)
 *   _anon0	(size 8, offset 0, init 0):	MBZ	_
 *   standbywfi	(size 1, offset 8, init 0):	RO	This bit gives software the visibility to track whether WFI mode have been entered. 0x0: WFI mode has not been entered 0x1: WFI mode has been entered
 *   standbywfe	(size 1, offset 9, init 0):	RO	This bit gives software the visibility to track whether WFE mode have been entered. 0x0: WFE mode has not been entered 0x1: WFE mode has been entered
 *   evento	(size 1, offset 10, init 0):	RO	EVENTO status bit. The event output signal is active, when one SEV instruction is executed. This bit is set when a rising edge of EVENTO from CPU is detected. 0x0: Rising edge of EVENTO is not detected 0x1: Rising edge of EVENTO is detected
 *   _anon11	(size 1, offset 11, init 0):	MBZ	_
 *   wdt_rst	(size 1, offset 12, init 0):	RO	This bit is set when the WD timer Reset Request signal from the SCU is asserted. 0x0: WDT reset request has not been asserted 0x1: WDT reset request has been asserted
 *   cortexa9_cold_rst	(size 1, offset 13, init 0):	RO	This bit is set when the CORTEXA9_PWRON_RSTN signal is asserted. 0x0: CORTEXA9_PWRON_RSTN reset signal has not been asserted 0x1: CORTEXA9_PWRON_RSTN reset request has been asserted
 *   cortexa9_warm_rst	(size 1, offset 14, init 0):	RO	This bit is set when the CORTEXA9_RSTN signal is asserted. 0x0: CORTEXA9_RSTN reset signal has not been asserted 0x1: CORTEXA9_RSTN reset request has been asserted
 *   domain_rst	(size 1, offset 15, init 0):	RO	MPU always-on power domain (PD_ALWON_MPU) reset status bit. It shows if the reset occurred previously. 0x0: no reset occur 0x1: reset occur
 *   _anon16	(size 16, offset 16, init 0):	MBZ	_
 */
static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_rawrd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_rawrd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x400));
}

static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_rd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_control_1_t omap44xx_cortexa9_wugen_wkg_control_1_rd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x400));
}

static inline void omap44xx_cortexa9_wugen_wkg_control_1_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_control_1_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_control_1_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_control_1_t _regval)
{
    mackerel_write_addr_32(_dev->base, 0x400, _regval);
}

// Register wkg_control_1 is not writeable
static inline int omap44xx_cortexa9_wugen_wkg_control_1_pr(char *_s, size_t _size, __DN(t) *_dev) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_control_1_pr(char *_s, size_t _size, __DN(t) *_dev)
{
    int _r = 0;
    int _avail;
    int _rc;
    omap44xx_cortexa9_wugen_wkg_control_1_t _regval = mackerel_read_addr_32(_dev->base, 0x400);
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "Register wkg_control_1 (Wake-up generator status register for CPU1): ");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "\n");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon0 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " standbywfi =\t%" PRIx8 "\t(This bit gives software the visibility to track whether WFI mode have been entered. 0x0: WFI mode has not been entered 0x1: WFI mode has been entered)\n", omap44xx_cortexa9_wugen_wkg_control_1_standbywfi_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " standbywfe =\t%" PRIx8 "\t(This bit gives software the visibility to track whether WFE mode have been entered. 0x0: WFE mode has not been entered 0x1: WFE mode has been entered)\n", omap44xx_cortexa9_wugen_wkg_control_1_standbywfe_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " evento =\t%" PRIx8 "\t(EVENTO status bit. The event output signal is active, when one SEV instruction is executed. This bit is set when a rising edge of EVENTO from CPU is detected. 0x0: Rising edge of EVENTO is not detected 0x1: Rising edge of EVENTO is detected)\n", omap44xx_cortexa9_wugen_wkg_control_1_evento_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon11 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wdt_rst =\t%" PRIx8 "\t(This bit is set when the WD timer Reset Request signal from the SCU is asserted. 0x0: WDT reset request has not been asserted 0x1: WDT reset request has been asserted)\n", omap44xx_cortexa9_wugen_wkg_control_1_wdt_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " cortexa9_cold_rst =\t%" PRIx8 "\t(This bit is set when the CORTEXA9_PWRON_RSTN signal is asserted. 0x0: CORTEXA9_PWRON_RSTN reset signal has not been asserted 0x1: CORTEXA9_PWRON_RSTN reset request has been asserted)\n", omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_cold_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " cortexa9_warm_rst =\t%" PRIx8 "\t(This bit is set when the CORTEXA9_RSTN signal is asserted. 0x0: CORTEXA9_RSTN reset signal has not been asserted 0x1: CORTEXA9_RSTN reset request has been asserted)\n", omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_warm_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " domain_rst =\t%" PRIx8 "\t(MPU always-on power domain (PD_ALWON_MPU) reset status bit. It shows if the reset occurred previously. 0x0: no reset occur 0x1: reset occur)\n", omap44xx_cortexa9_wugen_wkg_control_1_domain_rst_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon16 is anonymous
    return(_r);
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_standbywfi_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_standbywfi_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_control_1_t _regval = mackerel_read_addr_32(_dev->base, 0x400);
    return(omap44xx_cortexa9_wugen_wkg_control_1_standbywfi_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_standbywfe_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_standbywfe_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_control_1_t _regval = mackerel_read_addr_32(_dev->base, 0x400);
    return(omap44xx_cortexa9_wugen_wkg_control_1_standbywfe_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_evento_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_evento_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_control_1_t _regval = mackerel_read_addr_32(_dev->base, 0x400);
    return(omap44xx_cortexa9_wugen_wkg_control_1_evento_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_wdt_rst_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_wdt_rst_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_control_1_t _regval = mackerel_read_addr_32(_dev->base, 0x400);
    return(omap44xx_cortexa9_wugen_wkg_control_1_wdt_rst_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_cold_rst_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_cold_rst_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_control_1_t _regval = mackerel_read_addr_32(_dev->base, 0x400);
    return(omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_cold_rst_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_warm_rst_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_warm_rst_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_control_1_t _regval = mackerel_read_addr_32(_dev->base, 0x400);
    return(omap44xx_cortexa9_wugen_wkg_control_1_cortexa9_warm_rst_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_domain_rst_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_control_1_domain_rst_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_control_1_t _regval = mackerel_read_addr_32(_dev->base, 0x400);
    return(omap44xx_cortexa9_wugen_wkg_control_1_domain_rst_extract(_regval));
}

/*
 * Register wkg_enb_a_1: This register enables the interrupts (for CPU1) from MA_IRQ_0 to MA_IRQ_31 write 0x0: disable interrupt write 0x1: enable interrupt
 * Type: omap44xx_cortexa9_wugen.wkg_enb_a_1 (Implicit type of This register enables the interrupts (for CPU1) from MA_IRQ_0 to MA_IRQ_31 write 0x0: disable interrupt write 0x1: enable interrupt register)
 *   wkg_enb_for_intr0	(size 1, offset 0, init 0):	RW	
 *   wkg_enb_for_intr1	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr2	(size 1, offset 2, init 0):	RW	
 *   _anon3	(size 1, offset 3, init 0):	RSVD	_
 *   wkg_enb_for_intr4	(size 1, offset 4, init 0):	RW	
 *   _anon5	(size 1, offset 5, init 0):	RSVD	_
 *   wkg_enb_for_intr6	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr7	(size 1, offset 7, init 0):	RW	
 *   _anon8	(size 1, offset 8, init 0):	MBZ	_
 *   wkg_enb_for_intr9	(size 1, offset 9, init 0):	RW	
 *   wkg_enb_for_intr10	(size 1, offset 10, init 0):	RW	
 *   wkg_enb_for_intr11	(size 1, offset 11, init 0):	RW	
 *   wkg_enb_for_intr12	(size 1, offset 12, init 0):	RW	
 *   wkg_enb_for_intr13	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr14	(size 1, offset 14, init 0):	RW	
 *   wkg_enb_for_intr15	(size 1, offset 15, init 0):	RW	
 *   wkg_enb_for_intr16	(size 1, offset 16, init 0):	RW	
 *   wkg_enb_for_intr17	(size 1, offset 17, init 0):	RW	
 *   wkg_enb_for_intr18	(size 1, offset 18, init 0):	RW	
 *   wkg_enb_for_intr19	(size 1, offset 19, init 0):	RW	
 *   wkg_enb_for_intr20	(size 1, offset 20, init 0):	RW	
 *   wkg_enb_for_intr21	(size 1, offset 21, init 0):	RW	
 *   wkg_enb_for_intr22	(size 1, offset 22, init 0):	RW	
 *   wkg_enb_for_intr23	(size 1, offset 23, init 0):	RW	
 *   wkg_enb_for_intr24	(size 1, offset 24, init 0):	RW	
 *   wkg_enb_for_intr25	(size 1, offset 25, init 0):	RW	
 *   wkg_enb_for_intr26	(size 1, offset 26, init 0):	RW	
 *   wkg_enb_for_intr27	(size 1, offset 27, init 0):	RW	
 *   wkg_enb_for_intr28	(size 1, offset 28, init 0):	RW	
 *   wkg_enb_for_intr29	(size 1, offset 29, init 0):	RW	
 *   wkg_enb_for_intr30	(size 1, offset 30, init 0):	RW	
 *   wkg_enb_for_intr31	(size 1, offset 31, init 0):	RW	
 */
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_rawrd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_rawrd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x410));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_rd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_a_1_t omap44xx_cortexa9_wugen_wkg_enb_a_1_rd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x410));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval)
{
    _regval = (_regval & 0xfffffed7);
    // No MB1 fields present
    _regval = (_regval | (0x28 & mackerel_read_addr_32(_dev->base, 0x410)));
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_a_1_pr(char *_s, size_t _size, __DN(t) *_dev) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_a_1_pr(char *_s, size_t _size, __DN(t) *_dev)
{
    int _r = 0;
    int _avail;
    int _rc;
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "Register wkg_enb_a_1 (This register enables the interrupts (for CPU1) from MA_IRQ_0 to MA_IRQ_31 write 0x0: disable interrupt write 0x1: enable interrupt): ");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "\n");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr0 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr0_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr1 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr1_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr2 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr2_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon3 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr4 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr4_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon5 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr6 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr6_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr7 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr7_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon8 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr9 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr9_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr10 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr10_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr11 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr11_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr12 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr12_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr13 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr13_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr14 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr14_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr15 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr15_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr16 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr16_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr17 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr17_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr18 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr18_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr19 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr19_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr20 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr20_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr21 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr21_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr22 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr22_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr23 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr23_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr24 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr24_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr25 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr25_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr26 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr26_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr27 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr27_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr28 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr28_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr29 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr29_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr30 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr30_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr31 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr31_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    return(_r);
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr0_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr0_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr0_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr1_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr1_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr1_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr2_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr2_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr2_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr4_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr4_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr4_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr6_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr6_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr6_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr7_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr7_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr7_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr9_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr9_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr9_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr10_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr10_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr10_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr11_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr11_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr11_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr12_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr12_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr12_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr13_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr13_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr13_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr14_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr14_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr14_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr15_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr15_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr15_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr16_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr16_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr16_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr17_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr17_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr17_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr18_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr18_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr18_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr19_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr19_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr19_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr20_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr20_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr20_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr21_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr21_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr21_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr22_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr22_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr22_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr23_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr23_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr23_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr24_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr24_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr24_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr25_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr25_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr25_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr26_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr26_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr26_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr27_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr27_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr27_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr28_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr28_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr28_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr29_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr29_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr29_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr30_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr30_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr30_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr31_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr31_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = mackerel_read_addr_32(_dev->base, 0x410);
    return(omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr31_extract(_regval));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr0_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr0_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x1 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 0);
    _regval = (_regval | (0xfffffefe & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr1_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr1_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 1);
    _regval = (_regval | (0xfffffefd & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr2_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr2_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 2);
    _regval = (_regval | (0xfffffefb & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr4_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr4_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 4);
    _regval = (_regval | (0xfffffeef & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr6_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr6_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 6);
    _regval = (_regval | (0xfffffebf & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr7_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr7_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 7);
    _regval = (_regval | (0xfffffe7f & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr9_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr9_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x200 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 9);
    _regval = (_regval | (0xfffffcff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr10_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr10_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x400 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 10);
    _regval = (_regval | (0xfffffaff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr11_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr11_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 11);
    _regval = (_regval | (0xfffff6ff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr12_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr12_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x1000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 12);
    _regval = (_regval | (0xffffeeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr13_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr13_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 13);
    _regval = (_regval | (0xffffdeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr14_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr14_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 14);
    _regval = (_regval | (0xffffbeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr15_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr15_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x8000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 15);
    _regval = (_regval | (0xffff7eff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr16_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr16_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 16);
    _regval = (_regval | (0xfffefeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr17_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr17_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x20000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 17);
    _regval = (_regval | (0xfffdfeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr18_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr18_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x40000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 18);
    _regval = (_regval | (0xfffbfeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr19_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr19_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x80000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 19);
    _regval = (_regval | (0xfff7feff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr20_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr20_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x100000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 20);
    _regval = (_regval | (0xffeffeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr21_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr21_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x200000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 21);
    _regval = (_regval | (0xffdffeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr22_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr22_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x400000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 22);
    _regval = (_regval | (0xffbffeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr23_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr23_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x800000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 23);
    _regval = (_regval | (0xff7ffeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr24_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr24_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 24);
    _regval = (_regval | (0xfefffeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr25_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr25_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x2000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 25);
    _regval = (_regval | (0xfdfffeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr26_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr26_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x4000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 26);
    _regval = (_regval | (0xfbfffeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr27_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr27_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x8000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 27);
    _regval = (_regval | (0xf7fffeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr28_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr28_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x10000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 28);
    _regval = (_regval | (0xeffffeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr29_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr29_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x20000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 29);
    _regval = (_regval | (0xdffffeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr30_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr30_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x40000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 30);
    _regval = (_regval | (0xbffffeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr31_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_a_1_wkg_enb_for_intr31_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_a_1_t _regval = 0x80000000 & (((omap44xx_cortexa9_wugen_wkg_enb_a_1_t )(_fieldval)) << 31);
    _regval = (_regval | (0x7ffffeff & mackerel_read_addr_32(_dev->base, 0x410)));
    // No read of register shadow required
    _regval = (_regval & 0xfffffeff);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x410, _regval);
    // No shadow register to write to
}

/*
 * Register wkg_enb_b_1: This register enables the interrupts (for CPU1) from MA_IRQ_32 to MA_IRQ_63 write 0x0: disable interrupt write 0x1: enable interrupt
 * Type: omap44xx_cortexa9_wugen.wkg_enb_b_1 (Implicit type of This register enables the interrupts (for CPU1) from MA_IRQ_32 to MA_IRQ_63 write 0x0: disable interrupt write 0x1: enable interrupt register)
 *   wkg_enb_for_intr32	(size 1, offset 0, init 0):	RW	
 *   wkg_enb_for_intr33	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr34	(size 1, offset 2, init 0):	RW	
 *   _anon3	(size 1, offset 3, init 0):	RSVD	_
 *   wkg_enb_for_intr36	(size 1, offset 4, init 0):	RW	
 *   wkg_enb_for_intr37	(size 1, offset 5, init 0):	RW	
 *   wkg_enb_for_intr38	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr39	(size 1, offset 7, init 0):	RW	
 *   wkg_enb_for_intr40	(size 1, offset 8, init 0):	RW	
 *   wkg_enb_for_intr41	(size 1, offset 9, init 0):	RW	
 *   wkg_enb_for_intr42	(size 1, offset 10, init 0):	RW	
 *   wkg_enb_for_intr43	(size 1, offset 11, init 0):	RW	
 *   wkg_enb_for_intr44	(size 1, offset 12, init 0):	RW	
 *   wkg_enb_for_intr45	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr46	(size 1, offset 14, init 0):	RW	
 *   wkg_enb_for_intr47	(size 1, offset 15, init 0):	RW	
 *   wkg_enb_for_intr48	(size 1, offset 16, init 0):	RW	
 *   _anon17	(size 1, offset 17, init 0):	RSVD	_
 *   _anon18	(size 1, offset 18, init 0):	RSVD	_
 *   _anon19	(size 1, offset 19, init 0):	RSVD	_
 *   _anon20	(size 1, offset 20, init 0):	RSVD	_
 *   wkg_enb_for_intr53	(size 1, offset 21, init 0):	RW	
 *   _anon22	(size 1, offset 22, init 0):	RSVD	_
 *   _anon23	(size 1, offset 23, init 0):	RSVD	_
 *   wkg_enb_for_intr56	(size 1, offset 24, init 0):	RW	
 *   wkg_enb_for_intr57	(size 1, offset 25, init 0):	RW	
 *   wkg_enb_for_intr58	(size 1, offset 26, init 0):	RW	
 *   wkg_enb_for_intr59	(size 1, offset 27, init 0):	RW	
 *   _anon28	(size 1, offset 28, init 0):	RSVD	_
 *   wkg_enb_for_intr61	(size 1, offset 29, init 0):	RW	
 *   wkg_enb_for_intr62	(size 1, offset 30, init 0):	RW	
 *   _anon31	(size 1, offset 31, init 0):	RSVD	_
 */
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_rawrd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_rawrd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x414));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_rd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_b_1_t omap44xx_cortexa9_wugen_wkg_enb_b_1_rd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x414));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval)
{
    _regval = (_regval & 0x6f21fff7);
    // No MB1 fields present
    _regval = (_regval | (0x90de0008 & mackerel_read_addr_32(_dev->base, 0x414)));
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_b_1_pr(char *_s, size_t _size, __DN(t) *_dev) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_b_1_pr(char *_s, size_t _size, __DN(t) *_dev)
{
    int _r = 0;
    int _avail;
    int _rc;
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "Register wkg_enb_b_1 (This register enables the interrupts (for CPU1) from MA_IRQ_32 to MA_IRQ_63 write 0x0: disable interrupt write 0x1: enable interrupt): ");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "\n");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr32 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr32_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr33 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr33_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr34 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr34_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon3 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr36 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr36_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr37 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr37_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr38 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr38_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr39 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr39_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr40 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr40_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr41 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr41_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr42 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr42_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr43 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr43_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr44 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr44_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr45 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr45_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr46 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr46_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr47 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr47_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr48 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr48_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon17 is anonymous
    // _anon18 is anonymous
    // _anon19 is anonymous
    // _anon20 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr53 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr53_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon22 is anonymous
    // _anon23 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr56 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr56_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr57 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr57_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr58 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr58_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr59 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr59_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon28 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr61 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr61_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr62 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr62_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon31 is anonymous
    return(_r);
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr32_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr32_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr32_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr33_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr33_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr33_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr34_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr34_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr34_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr36_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr36_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr36_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr37_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr37_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr37_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr38_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr38_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr38_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr39_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr39_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr39_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr40_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr40_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr40_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr41_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr41_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr41_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr42_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr42_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr42_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr43_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr43_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr43_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr44_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr44_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr44_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr45_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr45_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr45_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr46_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr46_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr46_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr47_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr47_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr47_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr48_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr48_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr48_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr53_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr53_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr53_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr56_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr56_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr56_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr57_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr57_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr57_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr58_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr58_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr58_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr59_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr59_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr59_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr61_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr61_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr61_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr62_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr62_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = mackerel_read_addr_32(_dev->base, 0x414);
    return(omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr62_extract(_regval));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr32_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr32_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x1 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 0);
    _regval = (_regval | (0xfffffffe & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr33_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr33_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 1);
    _regval = (_regval | (0xfffffffd & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr34_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr34_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 2);
    _regval = (_regval | (0xfffffffb & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr36_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr36_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 4);
    _regval = (_regval | (0xffffffef & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr37_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr37_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x20 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 5);
    _regval = (_regval | (0xffffffdf & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr38_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr38_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 6);
    _regval = (_regval | (0xffffffbf & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr39_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr39_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 7);
    _regval = (_regval | (0xffffff7f & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr40_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr40_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x100 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 8);
    _regval = (_regval | (0xfffffeff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr41_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr41_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x200 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 9);
    _regval = (_regval | (0xfffffdff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr42_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr42_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x400 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 10);
    _regval = (_regval | (0xfffffbff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr43_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr43_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 11);
    _regval = (_regval | (0xfffff7ff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr44_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr44_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x1000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 12);
    _regval = (_regval | (0xffffefff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr45_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr45_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 13);
    _regval = (_regval | (0xffffdfff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr46_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr46_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 14);
    _regval = (_regval | (0xffffbfff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr47_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr47_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x8000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 15);
    _regval = (_regval | (0xffff7fff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr48_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr48_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 16);
    _regval = (_regval | (0xfffeffff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr53_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr53_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x200000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 21);
    _regval = (_regval | (0xffdfffff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr56_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr56_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 24);
    _regval = (_regval | (0xfeffffff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr57_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr57_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x2000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 25);
    _regval = (_regval | (0xfdffffff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr58_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr58_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x4000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 26);
    _regval = (_regval | (0xfbffffff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr59_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr59_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x8000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 27);
    _regval = (_regval | (0xf7ffffff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr61_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr61_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x20000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 29);
    _regval = (_regval | (0xdfffffff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr62_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_b_1_wkg_enb_for_intr62_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_b_1_t _regval = 0x40000000 & (((omap44xx_cortexa9_wugen_wkg_enb_b_1_t )(_fieldval)) << 30);
    _regval = (_regval | (0xbfffffff & mackerel_read_addr_32(_dev->base, 0x414)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x414, _regval);
    // No shadow register to write to
}

/*
 * Register wkg_enb_c_1: This register enables the interrupts (for CPU1) from MA_IRQ_64 to MA_IRQ_95 write 0x0: disable interrupt write 0x1: enable interrupt
 * Type: omap44xx_cortexa9_wugen.wkg_enb_c_1 (Implicit type of This register enables the interrupts (for CPU1) from MA_IRQ_64 to MA_IRQ_95 write 0x0: disable interrupt write 0x1: enable interrupt register)
 *   _anon0	(size 1, offset 0, init 0):	RSVD	_
 *   wkg_enb_for_intr65	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr66	(size 1, offset 2, init 0):	RW	
 *   wkg_enb_for_intr67	(size 1, offset 3, init 0):	RW	
 *   wkg_enb_for_intr68	(size 1, offset 4, init 0):	RW	
 *   wkg_enb_for_intr69	(size 1, offset 5, init 0):	RW	
 *   wkg_enb_for_intr70	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr71	(size 1, offset 7, init 0):	RW	
 *   wkg_enb_for_intr72	(size 1, offset 8, init 0):	RW	
 *   wkg_enb_for_intr73	(size 1, offset 9, init 0):	RW	
 *   wkg_enb_for_intr74	(size 1, offset 10, init 0):	RW	
 *   wkg_enb_for_intr75	(size 1, offset 11, init 0):	RW	
 *   wkg_enb_for_intr76	(size 1, offset 12, init 0):	RW	
 *   wkg_enb_for_intr77	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr78	(size 1, offset 14, init 0):	RW	
 *   _anon15	(size 1, offset 15, init 0):	RSVD	_
 *   wkg_enb_for_intr80	(size 1, offset 16, init 0):	RW	
 *   _anon17	(size 1, offset 17, init 0):	RSVD	_
 *   _anon18	(size 1, offset 18, init 0):	RSVD	_
 *   wkg_enb_for_intr83	(size 1, offset 19, init 0):	RW	
 *   wkg_enb_for_intr84	(size 1, offset 20, init 0):	RW	
 *   _anon21	(size 1, offset 21, init 0):	RSVD	_
 *   wkg_enb_for_intr86	(size 1, offset 22, init 0):	RW	
 *   wkg_enb_for_intr87	(size 1, offset 23, init 0):	RW	
 *   wkg_enb_for_intr88	(size 1, offset 24, init 0):	RW	
 *   wkg_enb_for_intr89	(size 1, offset 25, init 0):	RW	
 *   wkg_enb_for_intr90	(size 1, offset 26, init 0):	RW	
 *   wkg_enb_for_intr91	(size 1, offset 27, init 0):	RW	
 *   wkg_enb_for_intr92	(size 1, offset 28, init 0):	RW	
 *   wkg_enb_for_intr93	(size 1, offset 29, init 0):	RW	
 *   wkg_enb_for_intr94	(size 1, offset 30, init 0):	RW	
 *   _anon31	(size 1, offset 31, init 0):	RSVD	_
 */
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_rawrd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_rawrd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x418));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_rd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_c_1_t omap44xx_cortexa9_wugen_wkg_enb_c_1_rd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x418));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval)
{
    _regval = (_regval & 0x7fd97ffe);
    // No MB1 fields present
    _regval = (_regval | (0x80268001 & mackerel_read_addr_32(_dev->base, 0x418)));
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_c_1_pr(char *_s, size_t _size, __DN(t) *_dev) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_c_1_pr(char *_s, size_t _size, __DN(t) *_dev)
{
    int _r = 0;
    int _avail;
    int _rc;
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "Register wkg_enb_c_1 (This register enables the interrupts (for CPU1) from MA_IRQ_64 to MA_IRQ_95 write 0x0: disable interrupt write 0x1: enable interrupt): ");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "\n");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon0 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr65 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr65_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr66 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr66_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr67 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr67_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr68 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr68_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr69 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr69_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr70 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr70_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr71 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr71_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr72 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr72_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr73 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr73_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr74 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr74_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr75 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr75_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr76 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr76_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr77 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr77_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr78 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr78_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon15 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr80 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr80_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon17 is anonymous
    // _anon18 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr83 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr83_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr84 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr84_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon21 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr86 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr86_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr87 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr87_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr88 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr88_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr89 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr89_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr90 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr90_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr91 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr91_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr92 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr92_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr93 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr93_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr94 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr94_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon31 is anonymous
    return(_r);
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr65_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr65_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr65_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr66_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr66_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr66_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr67_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr67_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr67_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr68_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr68_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr68_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr69_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr69_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr69_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr70_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr70_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr70_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr71_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr71_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr71_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr72_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr72_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr72_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr73_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr73_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr73_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr74_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr74_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr74_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr75_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr75_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr75_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr76_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr76_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr76_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr77_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr77_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr77_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr78_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr78_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr78_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr80_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr80_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr80_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr83_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr83_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr83_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr84_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr84_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr84_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr86_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr86_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr86_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr87_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr87_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr87_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr88_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr88_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr88_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr89_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr89_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr89_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr90_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr90_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr90_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr91_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr91_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr91_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr92_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr92_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr92_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr93_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr93_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr93_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr94_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr94_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = mackerel_read_addr_32(_dev->base, 0x418);
    return(omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr94_extract(_regval));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr65_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr65_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 1);
    _regval = (_regval | (0xfffffffd & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr66_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr66_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 2);
    _regval = (_regval | (0xfffffffb & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr67_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr67_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x8 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 3);
    _regval = (_regval | (0xfffffff7 & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr68_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr68_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 4);
    _regval = (_regval | (0xffffffef & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr69_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr69_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x20 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 5);
    _regval = (_regval | (0xffffffdf & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr70_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr70_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 6);
    _regval = (_regval | (0xffffffbf & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr71_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr71_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 7);
    _regval = (_regval | (0xffffff7f & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr72_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr72_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x100 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 8);
    _regval = (_regval | (0xfffffeff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr73_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr73_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x200 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 9);
    _regval = (_regval | (0xfffffdff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr74_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr74_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x400 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 10);
    _regval = (_regval | (0xfffffbff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr75_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr75_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 11);
    _regval = (_regval | (0xfffff7ff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr76_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr76_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x1000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 12);
    _regval = (_regval | (0xffffefff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr77_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr77_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 13);
    _regval = (_regval | (0xffffdfff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr78_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr78_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 14);
    _regval = (_regval | (0xffffbfff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr80_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr80_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 16);
    _regval = (_regval | (0xfffeffff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr83_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr83_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x80000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 19);
    _regval = (_regval | (0xfff7ffff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr84_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr84_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x100000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 20);
    _regval = (_regval | (0xffefffff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr86_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr86_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x400000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 22);
    _regval = (_regval | (0xffbfffff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr87_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr87_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x800000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 23);
    _regval = (_regval | (0xff7fffff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr88_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr88_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 24);
    _regval = (_regval | (0xfeffffff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr89_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr89_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x2000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 25);
    _regval = (_regval | (0xfdffffff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr90_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr90_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x4000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 26);
    _regval = (_regval | (0xfbffffff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr91_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr91_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x8000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 27);
    _regval = (_regval | (0xf7ffffff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr92_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr92_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x10000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 28);
    _regval = (_regval | (0xefffffff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr93_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr93_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x20000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 29);
    _regval = (_regval | (0xdfffffff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr94_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_c_1_wkg_enb_for_intr94_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_c_1_t _regval = 0x40000000 & (((omap44xx_cortexa9_wugen_wkg_enb_c_1_t )(_fieldval)) << 30);
    _regval = (_regval | (0xbfffffff & mackerel_read_addr_32(_dev->base, 0x418)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x418, _regval);
    // No shadow register to write to
}

/*
 * Register wkg_enb_d_1: This register enables the interrupts (for CPU1) from MA_IRQ_96 to MA_IRQ_127 write 0x0: disable interrupt write 0x1: enable interrupt
 * Type: omap44xx_cortexa9_wugen.wkg_enb_d_1 (Implicit type of This register enables the interrupts (for CPU1) from MA_IRQ_96 to MA_IRQ_127 write 0x0: disable interrupt write 0x1: enable interrupt register)
 *   wkg_enb_for_intr96	(size 1, offset 0, init 0):	RW	
 *   wkg_enb_for_intr97	(size 1, offset 1, init 0):	RW	
 *   wkg_enb_for_intr98	(size 1, offset 2, init 0):	RW	
 *   wkg_enb_for_intr99	(size 1, offset 3, init 0):	RW	
 *   wkg_enb_for_intr100	(size 1, offset 4, init 0):	RW	
 *   wkg_enb_for_intr101	(size 1, offset 5, init 0):	RW	
 *   wkg_enb_for_intr102	(size 1, offset 6, init 0):	RW	
 *   wkg_enb_for_intr103	(size 1, offset 7, init 0):	RW	
 *   wkg_enb_for_intr104	(size 1, offset 8, init 0):	RW	
 *   _anon9	(size 1, offset 9, init 0):	RSVD	_
 *   _anon10	(size 1, offset 10, init 0):	RSVD	_
 *   wkg_enb_for_intr107	(size 1, offset 11, init 0):	RW	
 *   _anon12	(size 1, offset 12, init 0):	RSVD	_
 *   wkg_enb_for_intr109	(size 1, offset 13, init 0):	RW	
 *   wkg_enb_for_intr110	(size 1, offset 14, init 0):	RW	
 *   wkg_enb_for_intr111	(size 1, offset 15, init 0):	RW	
 *   wkg_enb_for_intr112	(size 1, offset 16, init 0):	RW	
 *   wkg_enb_for_intr113	(size 1, offset 17, init 0):	RW	
 *   wkg_enb_for_intr114	(size 1, offset 18, init 0):	RW	
 *   _anon19	(size 1, offset 19, init 0):	RSVD	_
 *   _anon20	(size 1, offset 20, init 0):	RSVD	_
 *   _anon21	(size 1, offset 21, init 0):	RSVD	_
 *   _anon22	(size 1, offset 22, init 0):	RSVD	_
 *   wkg_enb_for_intr119	(size 1, offset 23, init 0):	RW	
 *   wkg_enb_for_intr120	(size 1, offset 24, init 0):	RW	
 *   _anon25	(size 1, offset 25, init 0):	RSVD	_
 *   _anon26	(size 1, offset 26, init 0):	RSVD	_
 *   _anon27	(size 1, offset 27, init 0):	RSVD	_
 *   _anon28	(size 1, offset 28, init 0):	RSVD	_
 *   _anon29	(size 1, offset 29, init 0):	RSVD	_
 *   _anon30	(size 1, offset 30, init 0):	RSVD	_
 *   _anon31	(size 1, offset 31, init 0):	RSVD	_
 */
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_rawrd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_rawrd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x41c));
}

static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_rd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_wkg_enb_d_1_t omap44xx_cortexa9_wugen_wkg_enb_d_1_rd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x41c));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval)
{
    _regval = (_regval & 0x187e9ff);
    // No MB1 fields present
    _regval = (_regval | (0xfe781600 & mackerel_read_addr_32(_dev->base, 0x41c)));
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
}

static inline int omap44xx_cortexa9_wugen_wkg_enb_d_1_pr(char *_s, size_t _size, __DN(t) *_dev) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_wkg_enb_d_1_pr(char *_s, size_t _size, __DN(t) *_dev)
{
    int _r = 0;
    int _avail;
    int _rc;
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "Register wkg_enb_d_1 (This register enables the interrupts (for CPU1) from MA_IRQ_96 to MA_IRQ_127 write 0x0: disable interrupt write 0x1: enable interrupt): ");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "\n");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr96 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr96_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr97 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr97_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr98 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr98_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr99 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr99_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr100 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr100_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr101 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr101_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr102 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr102_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr103 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr103_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr104 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr104_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon9 is anonymous
    // _anon10 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr107 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr107_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon12 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr109 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr109_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr110 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr110_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr111 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr111_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr112 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr112_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr113 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr113_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr114 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr114_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon19 is anonymous
    // _anon20 is anonymous
    // _anon21 is anonymous
    // _anon22 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr119 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr119_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " wkg_enb_for_intr120 =\t%" PRIx8 "\t()\n", omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr120_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon25 is anonymous
    // _anon26 is anonymous
    // _anon27 is anonymous
    // _anon28 is anonymous
    // _anon29 is anonymous
    // _anon30 is anonymous
    // _anon31 is anonymous
    return(_r);
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr96_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr96_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr96_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr97_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr97_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr97_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr98_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr98_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr98_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr99_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr99_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr99_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr100_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr100_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr100_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr101_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr101_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr101_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr102_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr102_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr102_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr103_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr103_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr103_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr104_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr104_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr104_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr107_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr107_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr107_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr109_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr109_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr109_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr110_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr110_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr110_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr111_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr111_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr111_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr112_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr112_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr112_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr113_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr113_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr113_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr114_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr114_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr114_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr119_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr119_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr119_extract(_regval));
}

static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr120_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr120_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = mackerel_read_addr_32(_dev->base, 0x41c);
    return(omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr120_extract(_regval));
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr96_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr96_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x1 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 0);
    _regval = (_regval | (0xfffffffe & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr97_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr97_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x2 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 1);
    _regval = (_regval | (0xfffffffd & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr98_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr98_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x4 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 2);
    _regval = (_regval | (0xfffffffb & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr99_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr99_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x8 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 3);
    _regval = (_regval | (0xfffffff7 & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr100_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr100_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x10 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 4);
    _regval = (_regval | (0xffffffef & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr101_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr101_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x20 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 5);
    _regval = (_regval | (0xffffffdf & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr102_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr102_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x40 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 6);
    _regval = (_regval | (0xffffffbf & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr103_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr103_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x80 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 7);
    _regval = (_regval | (0xffffff7f & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr104_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr104_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x100 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 8);
    _regval = (_regval | (0xfffffeff & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr107_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr107_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x800 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 11);
    _regval = (_regval | (0xfffff7ff & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr109_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr109_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x2000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 13);
    _regval = (_regval | (0xffffdfff & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr110_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr110_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x4000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 14);
    _regval = (_regval | (0xffffbfff & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr111_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr111_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x8000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 15);
    _regval = (_regval | (0xffff7fff & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr112_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr112_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x10000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 16);
    _regval = (_regval | (0xfffeffff & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr113_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr113_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x20000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 17);
    _regval = (_regval | (0xfffdffff & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr114_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr114_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x40000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 18);
    _regval = (_regval | (0xfffbffff & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr119_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr119_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x800000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 23);
    _regval = (_regval | (0xff7fffff & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr120_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_wkg_enb_d_1_wkg_enb_for_intr120_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_wkg_enb_d_1_t _regval = 0x1000000 & (((omap44xx_cortexa9_wugen_wkg_enb_d_1_t )(_fieldval)) << 24);
    _regval = (_regval | (0xfeffffff & mackerel_read_addr_32(_dev->base, 0x41c)));
    // No read of register shadow required
    // No MB0 fields present
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x41c, _regval);
    // No shadow register to write to
}

/*
 * Register aux_core_boot_0: This register is used by the ROM code and OS during SMP boot. It is used to indicate the boot status to CPU1.
 * Type: omap44xx_cortexa9_wugen.aux_core_boot_0 (Implicit type of This register is used by the ROM code and OS during SMP boot. It is used to indicate the boot status to CPU1. register)
 *   _anon0	(size 2, offset 0, init 0):	MBZ	_
 *   cpu1_status	(size 2, offset 2, init 0):	RW	CPU1 boot status. If != 0x0, branch at the address specified inAUX_CORE_BOOT_1.
 *   _anon4	(size 28, offset 4, init 0):	MBZ	_
 */
static inline omap44xx_cortexa9_wugen_aux_core_boot_0_t omap44xx_cortexa9_wugen_aux_core_boot_0_rawrd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_aux_core_boot_0_t omap44xx_cortexa9_wugen_aux_core_boot_0_rawrd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x800));
}

static inline omap44xx_cortexa9_wugen_aux_core_boot_0_t omap44xx_cortexa9_wugen_aux_core_boot_0_rd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline omap44xx_cortexa9_wugen_aux_core_boot_0_t omap44xx_cortexa9_wugen_aux_core_boot_0_rd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x800));
}

static inline void omap44xx_cortexa9_wugen_aux_core_boot_0_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_aux_core_boot_0_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_aux_core_boot_0_rawwr(__DN(t) *_dev, omap44xx_cortexa9_wugen_aux_core_boot_0_t _regval)
{
    mackerel_write_addr_32(_dev->base, 0x800, _regval);
}

static inline void omap44xx_cortexa9_wugen_aux_core_boot_0_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_aux_core_boot_0_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_aux_core_boot_0_wr(__DN(t) *_dev, omap44xx_cortexa9_wugen_aux_core_boot_0_t _regval)
{
    _regval = (_regval & 0xc);
    // No MB1 fields present
    // No pre-read of register required
    mackerel_write_addr_32(_dev->base, 0x800, _regval);
}

static inline int omap44xx_cortexa9_wugen_aux_core_boot_0_pr(char *_s, size_t _size, __DN(t) *_dev) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_aux_core_boot_0_pr(char *_s, size_t _size, __DN(t) *_dev)
{
    int _r = 0;
    int _avail;
    int _rc;
    omap44xx_cortexa9_wugen_aux_core_boot_0_t _regval = mackerel_read_addr_32(_dev->base, 0x800);
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "Register aux_core_boot_0 (This register is used by the ROM code and OS during SMP boot. It is used to indicate the boot status to CPU1.): ");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "\n");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon0 is anonymous
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, " cpu1_status =\t%" PRIx8 "\t(CPU1 boot status. If != 0x0, branch at the address specified inAUX_CORE_BOOT_1.)\n", omap44xx_cortexa9_wugen_aux_core_boot_0_cpu1_status_extract(_regval));
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    // _anon4 is anonymous
    return(_r);
}

static inline uint8_t omap44xx_cortexa9_wugen_aux_core_boot_0_cpu1_status_rdf(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint8_t omap44xx_cortexa9_wugen_aux_core_boot_0_cpu1_status_rdf(__DN(t) *_dev)
{
    omap44xx_cortexa9_wugen_aux_core_boot_0_t _regval = mackerel_read_addr_32(_dev->base, 0x800);
    return(omap44xx_cortexa9_wugen_aux_core_boot_0_cpu1_status_extract(_regval));
}

static inline void omap44xx_cortexa9_wugen_aux_core_boot_0_cpu1_status_wrf(__DN(t) *_dev, uint8_t _fieldval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_aux_core_boot_0_cpu1_status_wrf(__DN(t) *_dev, uint8_t _fieldval)
{
    omap44xx_cortexa9_wugen_aux_core_boot_0_t _regval = 0xc & (((omap44xx_cortexa9_wugen_aux_core_boot_0_t )(_fieldval)) << 2);
    // No pre-read of register required
    // No read of register shadow required
    _regval = (_regval & 0xc);
    // No MB1 fields present
    mackerel_write_addr_32(_dev->base, 0x800, _regval);
    // No shadow register to write to
}

/*
 * Register aux_core_boot_1: This register is used by the ROM code and OS during SMP boot. It is intended to store the execution start address of CPU1. When needed, the SMP OS (executing on CPU0) stores the execution start address of CPU1 in, and then wakes up CPU1 by executing a SEV command. When CPU1 received an event (caused by the SEV command), it executes the event handler in the ROM Code, which eventually branches to the address stored in .
 * Type: omap44xx_cortexa9_wugen.uint32 (primitive type)
 */
static inline uint32_t omap44xx_cortexa9_wugen_aux_core_boot_1_rawrd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint32_t omap44xx_cortexa9_wugen_aux_core_boot_1_rawrd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x804));
}

static inline uint32_t omap44xx_cortexa9_wugen_aux_core_boot_1_rd(__DN(t) *_dev) __attribute__ ((always_inline));
static inline uint32_t omap44xx_cortexa9_wugen_aux_core_boot_1_rd(__DN(t) *_dev)
{
    return(mackerel_read_addr_32(_dev->base, 0x804));
}

static inline void omap44xx_cortexa9_wugen_aux_core_boot_1_rawwr(__DN(t) *_dev, uint32_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_aux_core_boot_1_rawwr(__DN(t) *_dev, uint32_t _regval)
{
    mackerel_write_addr_32(_dev->base, 0x804, _regval);
}

static inline void omap44xx_cortexa9_wugen_aux_core_boot_1_wr(__DN(t) *_dev, uint32_t _regval) __attribute__ ((always_inline));
static inline void omap44xx_cortexa9_wugen_aux_core_boot_1_wr(__DN(t) *_dev, uint32_t _regval)
{
    // No MB0 or RSVD fields present
    // No MB1 fields present
    // No pre-read of register required
    mackerel_write_addr_32(_dev->base, 0x804, _regval);
}

static inline int omap44xx_cortexa9_wugen_aux_core_boot_1_pr(char *_s, size_t _size, __DN(t) *_dev) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_aux_core_boot_1_pr(char *_s, size_t _size, __DN(t) *_dev)
{
    int _r = 0;
    int _avail;
    int _rc;
    uint32_t _regval = mackerel_read_addr_32(_dev->base, 0x804);
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "Register aux_core_boot_1 (This register is used by the ROM code and OS during SMP boot. It is intended to store the execution start address of CPU1. When needed, the SMP OS (executing on CPU0) stores the execution start address of CPU1 in, and then wakes up CPU1 by executing a SEV command. When CPU1 received an event (caused by the SEV command), it executes the event handler in the ROM Code, which eventually branches to the address stored in .): ");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "\t%" PRIx32 "\n", _regval);
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    return(_r);
}

static inline int omap44xx_cortexa9_wugen_pr(char *_s, size_t _size, __DN(t) *_dev) __attribute__ ((always_inline));
static inline int omap44xx_cortexa9_wugen_pr(char *_s, size_t _size, __DN(t) *_dev)
{
    int _r = 0;
    int _avail;
    int _rc;
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "-------------------------\n");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "Dump of device omap44xx_cortexa9_wugen ():\n");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = omap44xx_cortexa9_wugen_wkg_control_0_pr(_s + _r, _avail, _dev);
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = omap44xx_cortexa9_wugen_wkg_enb_a_0_pr(_s + _r, _avail, _dev);
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = omap44xx_cortexa9_wugen_wkg_enb_b_0_pr(_s + _r, _avail, _dev);
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = omap44xx_cortexa9_wugen_wkg_enb_c_0_pr(_s + _r, _avail, _dev);
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = omap44xx_cortexa9_wugen_wkg_enb_d_0_pr(_s + _r, _avail, _dev);
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = omap44xx_cortexa9_wugen_wkg_control_1_pr(_s + _r, _avail, _dev);
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = omap44xx_cortexa9_wugen_wkg_enb_a_1_pr(_s + _r, _avail, _dev);
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = omap44xx_cortexa9_wugen_wkg_enb_b_1_pr(_s + _r, _avail, _dev);
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = omap44xx_cortexa9_wugen_wkg_enb_c_1_pr(_s + _r, _avail, _dev);
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = omap44xx_cortexa9_wugen_wkg_enb_d_1_pr(_s + _r, _avail, _dev);
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = omap44xx_cortexa9_wugen_aux_core_boot_0_pr(_s + _r, _avail, _dev);
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = omap44xx_cortexa9_wugen_aux_core_boot_1_pr(_s + _r, _avail, _dev);
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "End of dump of device omap44xx_cortexa9_wugen\n");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    _avail = ((_r > _size) ? 0 : (_size - _r));
    _rc = snprintf(_s + _r, _avail, "-------------------------\n");
    if ((_rc > 0) && (_rc < _avail)) {
        _r = (_r + _rc);
    }
    return(_r);
}

#undef __DN
#endif // __omap44xx_cortexa9_wugen_DEV_H
