<profile>

<section name = "Vitis HLS Report for 'Receive'" level="0">
<item name = "Date">Mon May 12 19:57:11 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">toppl</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">versalaicore</item>
<item name = "Target device">xcvc1902-vsva2197-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.22 ns, 2.232 ns, 0.60 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dataflow_parent_loop_proc10_fu_100">dataflow_parent_loop_proc10, 40564, 40564, 90.539 us, 90.539 us, 40564, 40564, no</column>
<column name="grp_receive4DDR_fu_128">receive4DDR, 313, 313, 0.695 us, 0.695 us, 313, 313, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_216_1">?, ?, 40566, -, -, ?, no</column>
<column name="- VITIS_LOOP_188_1">5056, 5056, 316, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 17, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 3463, 5128, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 150, -</column>
<column name="Register">-, -, 16, -, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dataflow_parent_loop_proc10_fu_100">dataflow_parent_loop_proc10, 0, 0, 2737, 3934, 0</column>
<column name="grp_receive4DDR_fu_128">receive4DDR, 0, 0, 726, 1194, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_19_fu_162_p2">+, 0, 0, 5, 5, 1</column>
<column name="icmp_ln188_fu_168_p2">icmp, 0, 0, 6, 5, 6</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_dataflow_parent_loop_proc10_fu_100_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_dataflow_parent_loop_proc10_fu_100_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">6, 7, 1, 7</column>
<column name="ap_done">2, 2, 1, 2</column>
<column name="convSet_0_write">2, 2, 1, 2</column>
<column name="convSet_1_write">2, 2, 1, 2</column>
<column name="i_fu_90">5, 2, 5, 10</column>
<column name="norm_rx0_TREADY_int_regslice">2, 2, 1, 2</column>
<column name="receive_fifo_0_din">121, 2, 128, 256</column>
<column name="receive_fifo_0_write">2, 3, 1, 3</column>
<column name="receive_fifo_1_write">2, 2, 1, 2</column>
<column name="sweep_rx0_0_TREADY_int_regslice">2, 2, 1, 2</column>
<column name="sweep_rx0_1_TREADY_int_regslice">2, 2, 1, 2</column>
<column name="syscontrol_2_blk_n">2, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_dataflow_parent_loop_proc10_fu_100_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_dataflow_parent_loop_proc10_fu_100_ap_ready">1, 0, 1, 0</column>
<column name="grp_dataflow_parent_loop_proc10_fu_100_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_receive4DDR_fu_128_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_90">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Receive, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Receive, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Receive, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Receive, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Receive, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Receive, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Receive, return value</column>
<column name="syscontrol_2_dout">in, 1, ap_fifo, syscontrol_2, pointer</column>
<column name="syscontrol_2_num_data_valid">in, 3, ap_fifo, syscontrol_2, pointer</column>
<column name="syscontrol_2_fifo_cap">in, 3, ap_fifo, syscontrol_2, pointer</column>
<column name="syscontrol_2_empty_n">in, 1, ap_fifo, syscontrol_2, pointer</column>
<column name="syscontrol_2_read">out, 1, ap_fifo, syscontrol_2, pointer</column>
<column name="convSet_0_din">out, 32, ap_fifo, convSet_0, pointer</column>
<column name="convSet_0_num_data_valid">in, 3, ap_fifo, convSet_0, pointer</column>
<column name="convSet_0_fifo_cap">in, 3, ap_fifo, convSet_0, pointer</column>
<column name="convSet_0_full_n">in, 1, ap_fifo, convSet_0, pointer</column>
<column name="convSet_0_write">out, 1, ap_fifo, convSet_0, pointer</column>
<column name="convSet_1_din">out, 32, ap_fifo, convSet_1, pointer</column>
<column name="convSet_1_num_data_valid">in, 3, ap_fifo, convSet_1, pointer</column>
<column name="convSet_1_fifo_cap">in, 3, ap_fifo, convSet_1, pointer</column>
<column name="convSet_1_full_n">in, 1, ap_fifo, convSet_1, pointer</column>
<column name="convSet_1_write">out, 1, ap_fifo, convSet_1, pointer</column>
<column name="receive_fifo_0_din">out, 128, ap_fifo, receive_fifo_0, pointer</column>
<column name="receive_fifo_0_num_data_valid">in, 13, ap_fifo, receive_fifo_0, pointer</column>
<column name="receive_fifo_0_fifo_cap">in, 13, ap_fifo, receive_fifo_0, pointer</column>
<column name="receive_fifo_0_full_n">in, 1, ap_fifo, receive_fifo_0, pointer</column>
<column name="receive_fifo_0_write">out, 1, ap_fifo, receive_fifo_0, pointer</column>
<column name="receive_fifo_1_din">out, 128, ap_fifo, receive_fifo_1, pointer</column>
<column name="receive_fifo_1_num_data_valid">in, 13, ap_fifo, receive_fifo_1, pointer</column>
<column name="receive_fifo_1_fifo_cap">in, 13, ap_fifo, receive_fifo_1, pointer</column>
<column name="receive_fifo_1_full_n">in, 1, ap_fifo, receive_fifo_1, pointer</column>
<column name="receive_fifo_1_write">out, 1, ap_fifo, receive_fifo_1, pointer</column>
<column name="sweep_rx0_0_TDATA">in, 128, axis, sweep_rx0_0_V_data_V, pointer</column>
<column name="sweep_rx0_0_TVALID">in, 1, axis, sweep_rx0_0_V_last_V, pointer</column>
<column name="sweep_rx0_0_TREADY">out, 1, axis, sweep_rx0_0_V_last_V, pointer</column>
<column name="sweep_rx0_0_TLAST">in, 1, axis, sweep_rx0_0_V_last_V, pointer</column>
<column name="sweep_rx0_0_TKEEP">in, 16, axis, sweep_rx0_0_V_keep_V, pointer</column>
<column name="sweep_rx0_0_TSTRB">in, 16, axis, sweep_rx0_0_V_strb_V, pointer</column>
<column name="sweep_rx0_1_TDATA">in, 128, axis, sweep_rx0_1_V_data_V, pointer</column>
<column name="sweep_rx0_1_TVALID">in, 1, axis, sweep_rx0_1_V_last_V, pointer</column>
<column name="sweep_rx0_1_TREADY">out, 1, axis, sweep_rx0_1_V_last_V, pointer</column>
<column name="sweep_rx0_1_TLAST">in, 1, axis, sweep_rx0_1_V_last_V, pointer</column>
<column name="sweep_rx0_1_TKEEP">in, 16, axis, sweep_rx0_1_V_keep_V, pointer</column>
<column name="sweep_rx0_1_TSTRB">in, 16, axis, sweep_rx0_1_V_strb_V, pointer</column>
<column name="norm_rx0_TDATA">in, 128, axis, norm_rx0_V_data_V, pointer</column>
<column name="norm_rx0_TVALID">in, 1, axis, norm_rx0_V_last_V, pointer</column>
<column name="norm_rx0_TREADY">out, 1, axis, norm_rx0_V_last_V, pointer</column>
<column name="norm_rx0_TLAST">in, 1, axis, norm_rx0_V_last_V, pointer</column>
<column name="norm_rx0_TKEEP">in, 16, axis, norm_rx0_V_keep_V, pointer</column>
<column name="norm_rx0_TSTRB">in, 16, axis, norm_rx0_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
