

================================================================
== Vitis HLS Report for 'conv2_Pipeline_BW5'
================================================================
* Date:           Fri Nov  3 04:16:22 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.350 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BW      |      255|      255|         1|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_urem4922 = alloca i32 1"   --->   Operation 4 'alloca' 'phi_urem4922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul4920 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul4920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w_3 = alloca i32 1"   --->   Operation 6 'alloca' 'w_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add_ln64_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln64"   --->   Operation 22 'read' 'add_ln64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %w_3"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul4920"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem4922"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.1.i.i"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%w = load i8 %w_3" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 27 'load' 'w' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.76ns)   --->   "%icmp_ln62_1 = icmp_eq  i8 %w, i8 255" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 29 'icmp' 'icmp_ln62_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.76ns)   --->   "%add_ln62_1 = add i8 %w, i8 1" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 30 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62_1, void %for.body8.1.i.i.split, void %for.body8.2.i.i.preheader.exitStub" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 31 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%phi_urem4922_load_1 = load i8 %phi_urem4922" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 32 'load' 'phi_urem4922_load_1' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul4920_load = load i17 %phi_mul4920" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 33 'load' 'phi_mul4920_load' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 35 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.76ns)   --->   "%add_ln64_1 = add i8 %add_ln64_read, i8 %phi_urem4922_load_1" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 36 'add' 'add_ln64_1' <Predicate = (!icmp_ln62_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i8 %add_ln64_1" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 37 'zext' 'zext_ln64' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1545 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 38 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1545' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1546 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 39 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1546' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1547 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 40 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1547' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1548 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 41 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1548' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1549 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 42 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1549' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_210 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 43 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_210' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_211 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 44 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_211' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_212 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 45 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_212' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_213 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 46 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_213' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_214 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 47 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_214' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_215 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 48 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_215' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_216 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 49 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_216' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_217 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 50 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_217' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_218 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 51 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_218' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_219 = getelementptr i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 52 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_219' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.86ns)   --->   "%add_ln62 = add i17 %phi_mul4920_load, i17 482" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 53 'add' 'add_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %phi_mul4920_load, i32 13, i32 16" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 54 'partselect' 'trunc_ln62_1' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.74ns)   --->   "%switch_ln64 = switch i4 %trunc_ln62_1, void %arrayidx1225.1.i.i.case.14, i4 0, void %arrayidx1225.1.i.i.case.0, i4 1, void %arrayidx1225.1.i.i.case.1, i4 2, void %arrayidx1225.1.i.i.case.2, i4 3, void %arrayidx1225.1.i.i.case.3, i4 4, void %arrayidx1225.1.i.i.case.4, i4 5, void %arrayidx1225.1.i.i.case.5, i4 6, void %arrayidx1225.1.i.i.case.6, i4 7, void %arrayidx1225.1.i.i.case.7, i4 8, void %arrayidx1225.1.i.i.case.8, i4 9, void %arrayidx1225.1.i.i.case.9, i4 10, void %arrayidx1225.1.i.i.case.10, i4 11, void %arrayidx1225.1.i.i.case.11, i4 12, void %arrayidx1225.1.i.i.case.12, i4 13, void %arrayidx1225.1.i.i.case.13" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 55 'switch' 'switch_ln64' <Predicate = (!icmp_ln62_1)> <Delay = 0.74>
ST_2 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1548" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 56 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 13)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1225.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 57 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 13)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1547" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 58 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1225.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 59 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 12)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1546" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 60 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 11)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1225.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 61 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 11)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1545" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 62 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1225.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 63 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 10)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_213" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 64 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 9)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1225.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 65 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 9)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_212" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 66 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 8)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1225.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 67 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_211" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 68 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1225.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 69 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 7)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_219" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 70 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1225.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 71 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 6)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_218" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 72 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1225.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 73 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 5)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_217" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 74 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1225.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 75 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 4)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_216" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 76 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1225.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 77 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 3)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_215" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 78 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1225.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 79 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_214" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 80 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1225.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 81 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_210" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 82 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1225.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 83 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 0)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1549" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 84 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 15) | (!icmp_ln62_1 & trunc_ln62_1 == 14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1225.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 85 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 15) | (!icmp_ln62_1 & trunc_ln62_1 == 14)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%phi_urem4922_load = load i8 %phi_urem4922" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 86 'load' 'phi_urem4922_load' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.76ns)   --->   "%add_ln62_3 = add i8 %phi_urem4922_load, i8 1" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 87 'add' 'add_ln62_3' <Predicate = (!icmp_ln62_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.76ns)   --->   "%icmp_ln62 = icmp_ult  i8 %add_ln62_3, i8 17" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 88 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.39ns)   --->   "%select_ln62 = select i1 %icmp_ln62, i8 %add_ln62_3, i8 0" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 89 'select' 'select_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln62 = store i8 %add_ln62_1, i8 %w_3" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 90 'store' 'store_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.42>
ST_2 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln62 = store i17 %add_ln62, i17 %phi_mul4920" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 91 'store' 'store_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.42>
ST_2 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln62 = store i8 %select_ln62, i8 %phi_urem4922" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 92 'store' 'store_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.42>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.body8.1.i.i" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 93 'br' 'br_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln62_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln64]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem4922                                                                           (alloca           ) [ 011]
phi_mul4920                                                                            (alloca           ) [ 011]
w_3                                                                                    (alloca           ) [ 011]
specmemcore_ln0                                                                        (specmemcore      ) [ 000]
specmemcore_ln0                                                                        (specmemcore      ) [ 000]
specmemcore_ln0                                                                        (specmemcore      ) [ 000]
specmemcore_ln0                                                                        (specmemcore      ) [ 000]
specmemcore_ln0                                                                        (specmemcore      ) [ 000]
specmemcore_ln0                                                                        (specmemcore      ) [ 000]
specmemcore_ln0                                                                        (specmemcore      ) [ 000]
specmemcore_ln0                                                                        (specmemcore      ) [ 000]
specmemcore_ln0                                                                        (specmemcore      ) [ 000]
specmemcore_ln0                                                                        (specmemcore      ) [ 000]
specmemcore_ln0                                                                        (specmemcore      ) [ 000]
specmemcore_ln0                                                                        (specmemcore      ) [ 000]
specmemcore_ln0                                                                        (specmemcore      ) [ 000]
specmemcore_ln0                                                                        (specmemcore      ) [ 000]
specmemcore_ln0                                                                        (specmemcore      ) [ 000]
add_ln64_read                                                                          (read             ) [ 011]
store_ln0                                                                              (store            ) [ 000]
store_ln0                                                                              (store            ) [ 000]
store_ln0                                                                              (store            ) [ 000]
br_ln0                                                                                 (br               ) [ 000]
w                                                                                      (load             ) [ 000]
specpipeline_ln0                                                                       (specpipeline     ) [ 000]
icmp_ln62_1                                                                            (icmp             ) [ 011]
add_ln62_1                                                                             (add              ) [ 000]
br_ln62                                                                                (br               ) [ 000]
phi_urem4922_load_1                                                                    (load             ) [ 000]
phi_mul4920_load                                                                       (load             ) [ 000]
speclooptripcount_ln62                                                                 (speclooptripcount) [ 000]
specloopname_ln62                                                                      (specloopname     ) [ 000]
add_ln64_1                                                                             (add              ) [ 000]
zext_ln64                                                                              (zext             ) [ 000]
p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1545 (getelementptr    ) [ 000]
p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1546 (getelementptr    ) [ 000]
p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1547 (getelementptr    ) [ 000]
p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1548 (getelementptr    ) [ 000]
p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1549 (getelementptr    ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_210                       (getelementptr    ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_211                       (getelementptr    ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_212                       (getelementptr    ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_213                       (getelementptr    ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_214                       (getelementptr    ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_215                       (getelementptr    ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_216                       (getelementptr    ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_217                       (getelementptr    ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_218                       (getelementptr    ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_219                       (getelementptr    ) [ 000]
add_ln62                                                                               (add              ) [ 000]
trunc_ln62_1                                                                           (partselect       ) [ 011]
switch_ln64                                                                            (switch           ) [ 000]
store_ln64                                                                             (store            ) [ 000]
br_ln64                                                                                (br               ) [ 000]
store_ln64                                                                             (store            ) [ 000]
br_ln64                                                                                (br               ) [ 000]
store_ln64                                                                             (store            ) [ 000]
br_ln64                                                                                (br               ) [ 000]
store_ln64                                                                             (store            ) [ 000]
br_ln64                                                                                (br               ) [ 000]
store_ln64                                                                             (store            ) [ 000]
br_ln64                                                                                (br               ) [ 000]
store_ln64                                                                             (store            ) [ 000]
br_ln64                                                                                (br               ) [ 000]
store_ln64                                                                             (store            ) [ 000]
br_ln64                                                                                (br               ) [ 000]
store_ln64                                                                             (store            ) [ 000]
br_ln64                                                                                (br               ) [ 000]
store_ln64                                                                             (store            ) [ 000]
br_ln64                                                                                (br               ) [ 000]
store_ln64                                                                             (store            ) [ 000]
br_ln64                                                                                (br               ) [ 000]
store_ln64                                                                             (store            ) [ 000]
br_ln64                                                                                (br               ) [ 000]
store_ln64                                                                             (store            ) [ 000]
br_ln64                                                                                (br               ) [ 000]
store_ln64                                                                             (store            ) [ 000]
br_ln64                                                                                (br               ) [ 000]
store_ln64                                                                             (store            ) [ 000]
br_ln64                                                                                (br               ) [ 000]
store_ln64                                                                             (store            ) [ 000]
br_ln64                                                                                (br               ) [ 000]
phi_urem4922_load                                                                      (load             ) [ 000]
add_ln62_3                                                                             (add              ) [ 000]
icmp_ln62                                                                              (icmp             ) [ 000]
select_ln62                                                                            (select           ) [ 000]
store_ln62                                                                             (store            ) [ 000]
store_ln62                                                                             (store            ) [ 000]
store_ln62                                                                             (store            ) [ 000]
br_ln62                                                                                (br               ) [ 000]
ret_ln0                                                                                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln64">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln64"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="phi_urem4922_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem4922/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="phi_mul4920_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul4920/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="w_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln64_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln64_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1545_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1545/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1546_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1546/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1547_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1547/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1548_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1548/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1549_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1549/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_210_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_210/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_211_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_211/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_212_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_212/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_213_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_213/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_214_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_214/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_215_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_215/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_216_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="8" slack="0"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_216/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_217_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_217/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_218_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_218/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_219_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_219/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln64_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln64_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln64_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln64_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln64_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln64_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln64_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln64_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln64_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln64_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln64_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln64_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln64_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln64_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln64_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln0_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln0_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="17" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln0_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="w_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln62_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln62_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="phi_urem4922_load_1_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem4922_load_1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="phi_mul4920_load_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="17" slack="1"/>
<pin id="371" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul4920_load/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln64_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="0" index="1" bw="8" slack="0"/>
<pin id="375" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln64_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln62_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="17" slack="0"/>
<pin id="398" dir="0" index="1" bw="10" slack="0"/>
<pin id="399" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln62_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="17" slack="0"/>
<pin id="405" dir="0" index="2" bw="5" slack="0"/>
<pin id="406" dir="0" index="3" bw="6" slack="0"/>
<pin id="407" dir="1" index="4" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln62_1/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="phi_urem4922_load_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="1"/>
<pin id="414" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem4922_load/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln62_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_3/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln62_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="6" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln62_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln62_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="1"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln62_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="17" slack="0"/>
<pin id="442" dir="0" index="1" bw="17" slack="1"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln62_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="1"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/2 "/>
</bind>
</comp>

<comp id="450" class="1005" name="phi_urem4922_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem4922 "/>
</bind>
</comp>

<comp id="458" class="1005" name="phi_mul4920_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="17" slack="0"/>
<pin id="460" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul4920 "/>
</bind>
</comp>

<comp id="465" class="1005" name="w_3_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w_3 "/>
</bind>
</comp>

<comp id="472" class="1005" name="add_ln64_read_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="1"/>
<pin id="474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln64_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="68" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="68" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="68" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="68" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="68" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="68" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="68" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="68" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="68" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="68" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="68" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="147" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="140" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="133" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="126" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="182" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="175" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="168" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="224" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="292"><net_src comp="52" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="217" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="210" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="203" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="313"><net_src comp="52" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="196" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="189" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="161" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="334"><net_src comp="52" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="154" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="44" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="56" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="351" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="388"><net_src comp="377" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="389"><net_src comp="377" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="390"><net_src comp="377" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="391"><net_src comp="377" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="392"><net_src comp="377" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="393"><net_src comp="377" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="394"><net_src comp="377" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="395"><net_src comp="377" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="400"><net_src comp="369" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="70" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="72" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="369" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="74" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="76" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="58" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="106" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="415" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="44" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="360" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="396" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="427" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="108" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="457"><net_src comp="450" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="461"><net_src comp="112" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="468"><net_src comp="116" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="475"><net_src comp="120" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="372" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1 | {2 }
	Port: conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6 | {2 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4 | {2 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3 | {2 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2 | {2 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1 | {2 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1 | {2 }
 - Input state : 
	Port: conv2_Pipeline_BW5 : add_ln64 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln62_1 : 1
		add_ln62_1 : 1
		br_ln62 : 2
		add_ln64_1 : 1
		zext_ln64 : 2
		p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1545 : 3
		p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1546 : 3
		p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1547 : 3
		p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1548 : 3
		p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1549 : 3
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_210 : 3
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_211 : 3
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_212 : 3
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_213 : 3
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_214 : 3
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_215 : 3
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_216 : 3
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_217 : 3
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_218 : 3
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_219 : 3
		add_ln62 : 1
		trunc_ln62_1 : 1
		switch_ln64 : 2
		store_ln64 : 4
		store_ln64 : 4
		store_ln64 : 4
		store_ln64 : 4
		store_ln64 : 4
		store_ln64 : 4
		store_ln64 : 4
		store_ln64 : 4
		store_ln64 : 4
		store_ln64 : 4
		store_ln64 : 4
		store_ln64 : 4
		store_ln64 : 4
		store_ln64 : 4
		store_ln64 : 4
		add_ln62_3 : 1
		icmp_ln62 : 2
		select_ln62 : 3
		store_ln62 : 2
		store_ln62 : 2
		store_ln62 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln62_1_fu_360     |    0    |    15   |
|    add   |     add_ln64_1_fu_372     |    0    |    15   |
|          |      add_ln62_fu_396      |    0    |    24   |
|          |     add_ln62_3_fu_415     |    0    |    15   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln62_1_fu_354    |    0    |    15   |
|          |      icmp_ln62_fu_421     |    0    |    15   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln62_fu_427    |    0    |    8    |
|----------|---------------------------|---------|---------|
|   read   | add_ln64_read_read_fu_120 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln64_fu_377     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|    trunc_ln62_1_fu_402    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   107   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|add_ln64_read_reg_472|    8   |
| phi_mul4920_reg_458 |   17   |
| phi_urem4922_reg_450|    8   |
|     w_3_reg_465     |    8   |
+---------------------+--------+
|        Total        |   41   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   107  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   41   |    -   |
+-----------+--------+--------+
|   Total   |   41   |   107  |
+-----------+--------+--------+
