Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: stopwatch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stopwatch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stopwatch"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : stopwatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\led_diaplay.v" into library work
Parsing module <led_diaplay>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\counter_0.v" into library work
Parsing module <counter_0>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\button_debounce.v" into library work
Parsing module <button_debounce>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\stopwatch.v" into library work
Parsing module <stopwatch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <stopwatch>.

Elaborating module <button_debounce>.

Elaborating module <clock_divider>.
WARNING:HDLCompiler:1127 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\stopwatch.v" Line 64: Assignment to clk_2hz ignored, since the identifier is never used

Elaborating module <counter_0>.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\counter_0.v" Line 67: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\counter_0.v" Line 70: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\counter_0.v" Line 73: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\counter_0.v" Line 76: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <led_diaplay>.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\led_diaplay.v" Line 43: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:91 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\led_diaplay.v" Line 60: Signal <led_0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\led_diaplay.v" Line 61: Signal <led_1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\led_diaplay.v" Line 62: Signal <led_2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\led_diaplay.v" Line 63: Signal <led_3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:634 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\stopwatch.v" Line 69: Net <start_pause> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stopwatch>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\stopwatch.v".
WARNING:Xst:647 - Input <pause> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\stopwatch.v" line 64: Output port <clk_2hz> of the instance <_clock_divider> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <start_pause> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <stopwatch> synthesized.

Synthesizing Unit <button_debounce>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\button_debounce.v".
    Found 1-bit register for signal <button_state_reg>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter[15]_GND_2_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <button_debounce> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\clock_divider.v".
    Found 1-bit register for signal <clk_1hz>.
    Found 32-bit register for signal <counter_2hz>.
    Found 1-bit register for signal <clk_2hz>.
    Found 32-bit register for signal <counter_400hz>.
    Found 1-bit register for signal <clk_400hz>.
    Found 32-bit register for signal <counter_1hz>.
    Found 32-bit adder for signal <counter_1hz[31]_GND_3_o_add_2_OUT> created at line 45.
    Found 32-bit adder for signal <counter_2hz[31]_GND_3_o_add_8_OUT> created at line 61.
    Found 32-bit adder for signal <counter_400hz[31]_GND_3_o_add_14_OUT> created at line 77.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  99 D-type flip-flop(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <counter_0>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\counter_0.v".
WARNING:Xst:647 - Input <pause> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <sec_h>.
    Found 4-bit register for signal <min_l>.
    Found 4-bit register for signal <min_h>.
    Found 4-bit register for signal <sec_l>.
    Found 4-bit adder for signal <min_h[3]_GND_4_o_add_7_OUT> created at line 67.
    Found 4-bit adder for signal <min_l[3]_GND_4_o_add_8_OUT> created at line 70.
    Found 4-bit adder for signal <sec_h[3]_GND_4_o_add_11_OUT> created at line 73.
    Found 4-bit adder for signal <sec_l[3]_GND_4_o_add_15_OUT> created at line 76.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <counter_0> synthesized.

Synthesizing Unit <led_diaplay>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\led_diaplay.v".
    Found 2-bit register for signal <led_select>.
    Found 2-bit adder for signal <led_select[1]_GND_5_o_add_1_OUT> created at line 43.
    Found 4x4-bit Read Only RAM for signal <AN>
    Found 1-bit 4-to-1 multiplexer for signal <led_data_hex<3>> created at line 70.
    Found 1-bit 4-to-1 multiplexer for signal <led_data_hex<2>> created at line 70.
    Found 1-bit 4-to-1 multiplexer for signal <led_data_hex<1>> created at line 70.
    Found 1-bit 4-to-1 multiplexer for signal <led_data_hex<0>> created at line 70.
WARNING:Xst:737 - Found 1-bit latch for signal <seg_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   7 Latch(s).
	inferred   4 Multiplexer(s).
Unit <led_diaplay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 9
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 3
 4-bit adder                                           : 4
# Registers                                            : 13
 1-bit register                                        : 4
 16-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 3
 4-bit register                                        : 4
# Latches                                              : 7
 1-bit latch                                           : 7
# Multiplexers                                         : 7
 1-bit 4-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_debounce>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <button_debounce> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <counter_2hz>: 1 register on signal <counter_2hz>.
The following registers are absorbed into counter <counter_400hz>: 1 register on signal <counter_400hz>.
The following registers are absorbed into counter <counter_1hz>: 1 register on signal <counter_1hz>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <counter_0>.
The following registers are absorbed into counter <sec_h>: 1 register on signal <sec_h>.
The following registers are absorbed into counter <min_l>: 1 register on signal <min_l>.
The following registers are absorbed into counter <sec_l>: 1 register on signal <sec_l>.
The following registers are absorbed into counter <min_h>: 1 register on signal <min_h>.
Unit <counter_0> synthesized (advanced).

Synthesizing (advanced) Unit <led_diaplay>.
The following registers are absorbed into counter <led_select>: 1 register on signal <led_select>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_AN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <led_select>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <AN>            |          |
    -----------------------------------------------------------------------
Unit <led_diaplay> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 9
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 32-bit up counter                                     : 3
 4-bit up counter                                      : 4
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <stopwatch> ...

Optimizing unit <clock_divider> ...

Optimizing unit <counter_0> ...

Optimizing unit <led_diaplay> ...
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_30> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_29> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_31> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_27> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_26> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_28> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_24> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_23> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_25> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_21> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_20> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_22> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_19> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_18> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_17> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_16> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_14> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_13> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_15> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_11> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_10> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_12> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_8> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_7> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_9> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_5> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_4> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_6> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_2> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_1> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_3> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_0> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/clk_2hz> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:1710 - FF/Latch <_counter_0/min_h_3> (without init value) has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stopwatch, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 100
 Flip-Flops                                            : 100

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stopwatch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 384
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 77
#      LUT2                        : 23
#      LUT3                        : 37
#      LUT4                        : 14
#      LUT5                        : 45
#      LUT6                        : 25
#      MUXCY                       : 77
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 107
#      FD                          : 83
#      FDC                         : 4
#      FDCE                        : 11
#      FDR                         : 2
#      LD                          : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             100  out of  18224     0%  
 Number of Slice LUTs:                  225  out of   9112     2%  
    Number used as Logic:               225  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    225
   Number with an unused Flip Flop:     125  out of    225    55%  
   Number with an unused LUT:             0  out of    225     0%  
   Number of fully used LUT-FF pairs:   100  out of    225    44%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  14  out of    232     6%  
    IOB Flip Flops/Latches:               7

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+---------------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)           | Load  |
-------------------------------------------------+---------------------------------+-------+
_clock_divider/clk_1hz                           | NONE(_counter_0/min_h_2)        | 15    |
_clock_divider/clk_400hz                         | NONE(_led_display/led_select_1) | 19    |
_led_display/_n0052<1>(_led_display/_n0052<1>1:O)| NONE(*)(_led_display/seg_data_0)| 7     |
clk                                              | BUFGP                           | 66    |
-------------------------------------------------+---------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.130ns (Maximum Frequency: 242.113MHz)
   Minimum input arrival time before clock: 3.718ns
   Maximum output required time after clock: 4.761ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock '_clock_divider/clk_1hz'
  Clock period: 3.930ns (frequency: 254.433MHz)
  Total number of paths / destination ports: 323 / 26
-------------------------------------------------------------------------
Delay:               3.930ns (Levels of Logic = 2)
  Source:            _counter_0/min_l_2 (FF)
  Destination:       _counter_0/min_h_2 (FF)
  Source Clock:      _clock_divider/clk_1hz rising
  Destination Clock: _clock_divider/clk_1hz rising

  Data Path: _counter_0/min_l_2 to _counter_0/min_h_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.992  _counter_0/min_l_2 (_counter_0/min_l_2)
     LUT4:I0->O            3   0.203   0.879  _counter_0/min_h[3]_sec_l[3]_AND_3_o2 (_counter_0/min_h[3]_sec_l[3]_AND_3_o2)
     LUT4:I1->O           11   0.205   0.882  _counter_0/_n0089_inv1_cepot (_counter_0/_n0089_inv1_cepot)
     FDCE:CE                   0.322          _counter_0/sec_h_0
    ----------------------------------------
    Total                      3.930ns (1.177ns logic, 2.753ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_clock_divider/clk_400hz'
  Clock period: 3.867ns (frequency: 258.575MHz)
  Total number of paths / destination ports: 414 / 21
-------------------------------------------------------------------------
Delay:               3.867ns (Levels of Logic = 3)
  Source:            _reset/counter_5 (FF)
  Destination:       _reset/counter_0 (FF)
  Source Clock:      _clock_divider/clk_400hz rising
  Destination Clock: _clock_divider/clk_400hz rising

  Data Path: _reset/counter_5 to _reset/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  _reset/counter_5 (_reset/counter_5)
     LUT6:I0->O            2   0.203   0.721  _reset/counter[15]_PWR_2_o_equal_4_o<15>2 (_reset/counter[15]_PWR_2_o_equal_4_o<15>1)
     LUT6:I4->O           16   0.203   1.005  _reset/Mcount_counter_val1 (_reset/Mcount_counter_val)
     LUT2:I1->O            1   0.205   0.000  _reset/counter_0_rstpot (_reset/counter_0_rstpot)
     FD:D                      0.102          _reset/counter_0
    ----------------------------------------
    Total                      3.867ns (1.160ns logic, 2.707ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.130ns (frequency: 242.113MHz)
  Total number of paths / destination ports: 3170 / 66
-------------------------------------------------------------------------
Delay:               4.130ns (Levels of Logic = 3)
  Source:            _clock_divider/counter_1hz_25 (FF)
  Destination:       _clock_divider/clk_1hz (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: _clock_divider/counter_1hz_25 to _clock_divider/clk_1hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  _clock_divider/counter_1hz_25 (_clock_divider/counter_1hz_25)
     LUT6:I0->O            2   0.203   0.961  _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>5 (_clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>4)
     LUT6:I1->O           17   0.203   1.028  _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>7 (_clock_divider/counter_1hz[31]_GND_3_o_equal_2_o)
     LUT3:I2->O            1   0.205   0.000  _clock_divider/clk_1hz_rstpot (_clock_divider/clk_1hz_rstpot)
     FD:D                      0.102          _clock_divider/clk_1hz
    ----------------------------------------
    Total                      4.130ns (1.160ns logic, 2.970ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_clock_divider/clk_400hz'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.718ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       _reset/counter_0 (FF)
  Destination Clock: _clock_divider/clk_400hz rising

  Data Path: rst to _reset/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.981  rst_IBUF (rst_IBUF)
     LUT6:I0->O           16   0.203   1.005  _reset/Mcount_counter_val1 (_reset/Mcount_counter_val)
     LUT2:I1->O            1   0.205   0.000  _reset/counter_0_rstpot (_reset/counter_0_rstpot)
     FD:D                      0.102          _reset/counter_0
    ----------------------------------------
    Total                      3.718ns (1.732ns logic, 1.986ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_led_display/_n0052<1>'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            _led_display/seg_data_6 (LATCH)
  Destination:       led_seg<6> (PAD)
  Source Clock:      _led_display/_n0052<1> falling

  Data Path: _led_display/seg_data_6 to led_seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  _led_display/seg_data_6 (_led_display/seg_data_6)
     OBUF:I->O                 2.571          led_seg_6_OBUF (led_seg<6>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_clock_divider/clk_400hz'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              4.761ns (Levels of Logic = 2)
  Source:            _led_display/led_select_0 (FF)
  Destination:       AN<1> (PAD)
  Source Clock:      _clock_divider/clk_400hz rising

  Data Path: _led_display/led_select_0 to AN<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.447   0.961  _led_display/led_select_0 (_led_display/led_select_0)
     LUT2:I0->O            1   0.203   0.579  _led_display/Mram_AN111 (AN_1_OBUF)
     OBUF:I->O                 2.571          AN_1_OBUF (AN<1>)
    ----------------------------------------
    Total                      4.761ns (3.221ns logic, 1.540ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.045ns (Levels of Logic = 1)
  Source:            _clock_divider/clk_1hz (FF)
  Destination:       led (PAD)
  Source Clock:      clk rising

  Data Path: _clock_divider/clk_1hz to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.447   1.027  _clock_divider/clk_1hz (_clock_divider/clk_1hz)
     OBUF:I->O                 2.571          led_OBUF (led)
    ----------------------------------------
    Total                      4.045ns (3.018ns logic, 1.027ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _clock_divider/clk_1hz
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
_clock_divider/clk_1hz  |    3.930|         |         |         |
_clock_divider/clk_400hz|    2.648|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock _clock_divider/clk_400hz
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
_clock_divider/clk_400hz|    3.867|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock _led_display/_n0052<1>
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
_clock_divider/clk_1hz  |         |         |    2.972|         |
_clock_divider/clk_400hz|         |         |    3.161|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
_clock_divider/clk_400hz|    2.868|         |         |         |
clk                     |    4.130|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.21 secs
 
--> 

Total memory usage is 258300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   55 (   0 filtered)
Number of infos    :    3 (   0 filtered)

