# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Gauri_design.srcs/sources_1/imports/imports/new/LSM_OE_STDP.sv" \
"../../../../Gauri_design.srcs/sources_1/imports/imports/new/OE_layer.sv" \
"../../../../Gauri_design.srcs/sources_1/imports/imports/new/SRU_EP_EN_IP_IN.v" \
"../../../../Gauri_design.srcs/sources_1/imports/imports/new/SRU_EP_EN_IP_IN_OE.sv" \
"../../../../Gauri_design.srcs/sources_1/imports/imports/new/Synaptic_Input_Processor.sv" \
"../../../../Gauri_design.srcs/sources_1/imports/imports/new/Synaptic_Input_Processor_OE.sv" \
"../../../../Gauri_design.srcs/sources_1/imports/imports/new/Updated_calcium_concentration.sv" \
"../../../../Gauri_design.srcs/sources_1/imports/new/new_square_root.v" \
"../../../../Gauri_design.srcs/sources_1/imports/imports/new/LSM_reservoir.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
