// Seed: 2995380816
module module_0;
  wire id_2;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  always @(1'b0 or negedge id_1) begin : LABEL_0
    id_1 = {id_1, {1, id_1, id_1, 1}};
  end
  integer id_2;
  module_0 modCall_1 ();
  assign id_2 = id_1;
endmodule
module module_2;
  always_latch
    if (1) begin : LABEL_0
      return 1;
    end else if (1) id_1 <= id_1;
  uwire id_2 = 1'b0;
  wire  id_3;
  assign id_2 = id_2;
endmodule
