
fc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d2fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  0800d490  0800d490  0001d490  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d790  0800d790  00020358  2**0
                  CONTENTS
  4 .ARM          00000008  0800d790  0800d790  0001d790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d798  0800d798  00020358  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d798  0800d798  0001d798  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d79c  0800d79c  0001d79c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000358  20000000  0800d7a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c7c  20000358  0800daf8  00020358  2**2
                  ALLOC
 10 ._user_heap_stack 00001404  20001fd4  0800daf8  00021fd4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020358  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dd25  00000000  00000000  00020388  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003b5a  00000000  00000000  0003e0ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014b0  00000000  00000000  00041c08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001320  00000000  00000000  000430b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023860  00000000  00000000  000443d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000132f0  00000000  00000000  00067c38  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c40eb  00000000  00000000  0007af28  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013f013  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006174  00000000  00000000  0013f090  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000358 	.word	0x20000358
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d474 	.word	0x0800d474

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000035c 	.word	0x2000035c
 80001cc:	0800d474 	.word	0x0800d474

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <BMI088_I2C_Read_CHIP_IDS>:

#include "BMI088.h"

/* READ ACCEL AND GYRO CHIP IDS */
HAL_StatusTypeDef BMI088_I2C_Read_CHIP_IDS(I2C_HandleTypeDef *hi2c)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b088      	sub	sp, #32
 8000f4c:	af04      	add	r7, sp, #16
 8000f4e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret; // HAL Status Value
	uint8_t buf[4];        // Rx Buffer

	ret    = HAL_OK;
 8000f50:	2300      	movs	r3, #0
 8000f52:	73fb      	strb	r3, [r7, #15]
    ret = (ret | HAL_I2C_Mem_Read(hi2c, BMI088_ACC_ADDR << 1, ACC_CHIP_ID, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY));
 8000f54:	f04f 33ff 	mov.w	r3, #4294967295
 8000f58:	9302      	str	r3, [sp, #8]
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	9301      	str	r3, [sp, #4]
 8000f5e:	f107 0308 	add.w	r3, r7, #8
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	2301      	movs	r3, #1
 8000f66:	2200      	movs	r2, #0
 8000f68:	2130      	movs	r1, #48	; 0x30
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f003 f834 	bl	8003fd8 <HAL_I2C_Mem_Read>
 8000f70:	4603      	mov	r3, r0
 8000f72:	461a      	mov	r2, r3
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	73fb      	strb	r3, [r7, #15]
	if ( buf[0] != BMI088_ACC_ID ){ ret = HAL_ERROR; }
 8000f7a:	7a3b      	ldrb	r3, [r7, #8]
 8000f7c:	2b1e      	cmp	r3, #30
 8000f7e:	d001      	beq.n	8000f84 <BMI088_I2C_Read_CHIP_IDS+0x3c>
 8000f80:	2301      	movs	r3, #1
 8000f82:	73fb      	strb	r3, [r7, #15]
	ret = (ret | HAL_I2C_Mem_Read(hi2c, BMI088_GYRO_ADDR << 1, GYRO_CHIP_ID, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY));
 8000f84:	f04f 33ff 	mov.w	r3, #4294967295
 8000f88:	9302      	str	r3, [sp, #8]
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	9301      	str	r3, [sp, #4]
 8000f8e:	f107 0308 	add.w	r3, r7, #8
 8000f92:	9300      	str	r3, [sp, #0]
 8000f94:	2301      	movs	r3, #1
 8000f96:	2200      	movs	r2, #0
 8000f98:	21d0      	movs	r1, #208	; 0xd0
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f003 f81c 	bl	8003fd8 <HAL_I2C_Mem_Read>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	7bfb      	ldrb	r3, [r7, #15]
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	73fb      	strb	r3, [r7, #15]
	if ( buf[0] != BMI088_GYRO_ID ){ ret = HAL_ERROR; }
 8000faa:	7a3b      	ldrb	r3, [r7, #8]
 8000fac:	2b0f      	cmp	r3, #15
 8000fae:	d001      	beq.n	8000fb4 <BMI088_I2C_Read_CHIP_IDS+0x6c>
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	73fb      	strb	r3, [r7, #15]

	return ret;
 8000fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <BMI088_I2C_GYRO_INIT>:

/* CUSTOM GYROSCOPE SETTING INITIALIZATION */
HAL_StatusTypeDef BMI088_I2C_GYRO_INIT(I2C_HandleTypeDef *hi2c)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b084      	sub	sp, #16
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
	 * WRITING BACK TO THE REGISTER
	 */

	HAL_StatusTypeDef ret;
	uint8_t buf[1]; // Tx/Rx Buffer
	ret = HAL_OK;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	73fb      	strb	r3, [r7, #15]
	// ret = (ret | BMI088_I2C_Reg_Write(hi2c, BMI088_GYRO_ADDR, GYRO_RANGE, buf));

	// SET GYROSCOPE DATA RATE AND BANDWIDTH
	// DATA RATE: [1000 HZ]    400 HZ
	// BANDWIDTH: [116 Hz]     47 HZ
	buf[0] = 0x82;
 8000fca:	2382      	movs	r3, #130	; 0x82
 8000fcc:	733b      	strb	r3, [r7, #12]
	ret    |= BMI088_I2C_Reg_Write(hi2c, BMI088_GYRO_ADDR, GYRO_BANDWIDTH, buf);
 8000fce:	f107 030c 	add.w	r3, r7, #12
 8000fd2:	2210      	movs	r2, #16
 8000fd4:	2168      	movs	r1, #104	; 0x68
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f000 f878 	bl	80010cc <BMI088_I2C_Reg_Write>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	461a      	mov	r2, r3
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	73fb      	strb	r3, [r7, #15]

	// SET GYROSCOPE INT3 MODE TO PUSH-PULL
	ret    |= BMI088_I2C_Reg_Read(hi2c, BMI088_GYRO_ADDR, INT3_INT4_IO_CONF, buf);
 8000fe6:	f107 030c 	add.w	r3, r7, #12
 8000fea:	2216      	movs	r2, #22
 8000fec:	2168      	movs	r1, #104	; 0x68
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f000 f88b 	bl	800110a <BMI088_I2C_Reg_Read>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	73fb      	strb	r3, [r7, #15]
	buf[0] &= 0xFD;
 8000ffe:	7b3b      	ldrb	r3, [r7, #12]
 8001000:	f023 0302 	bic.w	r3, r3, #2
 8001004:	b2db      	uxtb	r3, r3
 8001006:	733b      	strb	r3, [r7, #12]
	ret    |= BMI088_I2C_Reg_Write(hi2c, BMI088_GYRO_ADDR, INT3_INT4_IO_CONF, buf);
 8001008:	f107 030c 	add.w	r3, r7, #12
 800100c:	2216      	movs	r2, #22
 800100e:	2168      	movs	r1, #104	; 0x68
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f000 f85b 	bl	80010cc <BMI088_I2C_Reg_Write>
 8001016:	4603      	mov	r3, r0
 8001018:	461a      	mov	r2, r3
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	4313      	orrs	r3, r2
 800101e:	73fb      	strb	r3, [r7, #15]

	// MAP GYROSCOPE DATA-READY INTERRUPT TO INT3
	ret    |= BMI088_I2C_Reg_Read(hi2c, BMI088_GYRO_ADDR, INT3_INT4_IO_MAP, buf);
 8001020:	f107 030c 	add.w	r3, r7, #12
 8001024:	2218      	movs	r2, #24
 8001026:	2168      	movs	r1, #104	; 0x68
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f000 f86e 	bl	800110a <BMI088_I2C_Reg_Read>
 800102e:	4603      	mov	r3, r0
 8001030:	461a      	mov	r2, r3
 8001032:	7bfb      	ldrb	r3, [r7, #15]
 8001034:	4313      	orrs	r3, r2
 8001036:	73fb      	strb	r3, [r7, #15]
	buf[0] |= 0x01;
 8001038:	7b3b      	ldrb	r3, [r7, #12]
 800103a:	f043 0301 	orr.w	r3, r3, #1
 800103e:	b2db      	uxtb	r3, r3
 8001040:	733b      	strb	r3, [r7, #12]
	ret    |= BMI088_I2C_Reg_Write(hi2c, BMI088_GYRO_ADDR, INT3_INT4_IO_MAP, buf);
 8001042:	f107 030c 	add.w	r3, r7, #12
 8001046:	2218      	movs	r2, #24
 8001048:	2168      	movs	r1, #104	; 0x68
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f000 f83e 	bl	80010cc <BMI088_I2C_Reg_Write>
 8001050:	4603      	mov	r3, r0
 8001052:	461a      	mov	r2, r3
 8001054:	7bfb      	ldrb	r3, [r7, #15]
 8001056:	4313      	orrs	r3, r2
 8001058:	73fb      	strb	r3, [r7, #15]

	// ENABLE GYROSCOPE DATA-READY INTERRUPT
	ret    |= BMI088_I2C_Reg_Read(hi2c, BMI088_GYRO_ADDR, GYRO_INT_CTRL, buf);
 800105a:	f107 030c 	add.w	r3, r7, #12
 800105e:	2215      	movs	r2, #21
 8001060:	2168      	movs	r1, #104	; 0x68
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f000 f851 	bl	800110a <BMI088_I2C_Reg_Read>
 8001068:	4603      	mov	r3, r0
 800106a:	461a      	mov	r2, r3
 800106c:	7bfb      	ldrb	r3, [r7, #15]
 800106e:	4313      	orrs	r3, r2
 8001070:	73fb      	strb	r3, [r7, #15]
	buf[0] |= 0x80;
 8001072:	7b3b      	ldrb	r3, [r7, #12]
 8001074:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001078:	b2db      	uxtb	r3, r3
 800107a:	733b      	strb	r3, [r7, #12]
	ret    |= BMI088_I2C_Reg_Write(hi2c, BMI088_GYRO_ADDR, GYRO_INT_CTRL, buf);
 800107c:	f107 030c 	add.w	r3, r7, #12
 8001080:	2215      	movs	r2, #21
 8001082:	2168      	movs	r1, #104	; 0x68
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f000 f821 	bl	80010cc <BMI088_I2C_Reg_Write>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	7bfb      	ldrb	r3, [r7, #15]
 8001090:	4313      	orrs	r3, r2
 8001092:	73fb      	strb	r3, [r7, #15]

	return ret;
 8001094:	7bfb      	ldrb	r3, [r7, #15]
}
 8001096:	4618      	mov	r0, r3
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <BMI088_I2C_Read_Gyro>:
	return HAL_I2C_Mem_Read_IT(hi2c, BMI088_ACC_ADDR << 1, ACC_DATA, I2C_MEMADD_SIZE_8BIT, pData, 6);
}

/* READ ALL GYROSCOPE DATA IN POLLING MODE */
HAL_StatusTypeDef BMI088_I2C_Read_Gyro(I2C_HandleTypeDef *hi2c, uint8_t *pData)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	b086      	sub	sp, #24
 80010a2:	af04      	add	r7, sp, #16
 80010a4:	6078      	str	r0, [r7, #4]
 80010a6:	6039      	str	r1, [r7, #0]
	return HAL_I2C_Mem_Read(hi2c, BMI088_GYRO_ADDR << 1, GYRO_DATA, I2C_MEMADD_SIZE_8BIT, pData, 6, HAL_MAX_DELAY);
 80010a8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ac:	9302      	str	r3, [sp, #8]
 80010ae:	2306      	movs	r3, #6
 80010b0:	9301      	str	r3, [sp, #4]
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	2301      	movs	r3, #1
 80010b8:	2202      	movs	r2, #2
 80010ba:	21d0      	movs	r1, #208	; 0xd0
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f002 ff8b 	bl	8003fd8 <HAL_I2C_Mem_Read>
 80010c2:	4603      	mov	r3, r0
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <BMI088_I2C_Reg_Write>:
	return HAL_I2C_Mem_Read_IT(hi2c, BMI088_GYRO_ADDR << 1, GYRO_DATA, I2C_MEMADD_SIZE_8BIT, pData, 6);
}

/* WRITE REGISTER */
HAL_StatusTypeDef BMI088_I2C_Reg_Write(I2C_HandleTypeDef *hi2c, uint8_t dev_addr, uint8_t mem_addr, uint8_t *pData)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b088      	sub	sp, #32
 80010d0:	af04      	add	r7, sp, #16
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	607b      	str	r3, [r7, #4]
 80010d6:	460b      	mov	r3, r1
 80010d8:	72fb      	strb	r3, [r7, #11]
 80010da:	4613      	mov	r3, r2
 80010dc:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Write(hi2c, dev_addr << 1, mem_addr, I2C_MEMADD_SIZE_8BIT, pData, 1, HAL_MAX_DELAY);
 80010de:	7afb      	ldrb	r3, [r7, #11]
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	b299      	uxth	r1, r3
 80010e6:	7abb      	ldrb	r3, [r7, #10]
 80010e8:	b29a      	uxth	r2, r3
 80010ea:	f04f 33ff 	mov.w	r3, #4294967295
 80010ee:	9302      	str	r3, [sp, #8]
 80010f0:	2301      	movs	r3, #1
 80010f2:	9301      	str	r3, [sp, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2301      	movs	r3, #1
 80010fa:	68f8      	ldr	r0, [r7, #12]
 80010fc:	f002 fe72 	bl	8003de4 <HAL_I2C_Mem_Write>
 8001100:	4603      	mov	r3, r0
}
 8001102:	4618      	mov	r0, r3
 8001104:	3710      	adds	r7, #16
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}

0800110a <BMI088_I2C_Reg_Read>:

/* READ REGISTER */
HAL_StatusTypeDef BMI088_I2C_Reg_Read(I2C_HandleTypeDef *hi2c, uint8_t dev_addr, uint8_t mem_addr, uint8_t *pData)
{
 800110a:	b580      	push	{r7, lr}
 800110c:	b088      	sub	sp, #32
 800110e:	af04      	add	r7, sp, #16
 8001110:	60f8      	str	r0, [r7, #12]
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	460b      	mov	r3, r1
 8001116:	72fb      	strb	r3, [r7, #11]
 8001118:	4613      	mov	r3, r2
 800111a:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Read(hi2c, dev_addr << 1, mem_addr, I2C_MEMADD_SIZE_8BIT, pData, 1, HAL_MAX_DELAY);
 800111c:	7afb      	ldrb	r3, [r7, #11]
 800111e:	b29b      	uxth	r3, r3
 8001120:	005b      	lsls	r3, r3, #1
 8001122:	b299      	uxth	r1, r3
 8001124:	7abb      	ldrb	r3, [r7, #10]
 8001126:	b29a      	uxth	r2, r3
 8001128:	f04f 33ff 	mov.w	r3, #4294967295
 800112c:	9302      	str	r3, [sp, #8]
 800112e:	2301      	movs	r3, #1
 8001130:	9301      	str	r3, [sp, #4]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2301      	movs	r3, #1
 8001138:	68f8      	ldr	r0, [r7, #12]
 800113a:	f002 ff4d 	bl	8003fd8 <HAL_I2C_Mem_Read>
 800113e:	4603      	mov	r3, r0
}
 8001140:	4618      	mov	r0, r3
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <PID3_Init>:

#include "PID3.h"

/* INITIALIZATION FUNCTION */
PID_StatusTypeDef PID3_Init(PID3 *pid, const float *p, const float *i, const float*d)
{
 8001148:	b480      	push	{r7}
 800114a:	b085      	sub	sp, #20
 800114c:	af00      	add	r7, sp, #0
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607a      	str	r2, [r7, #4]
 8001154:	603b      	str	r3, [r7, #0]
	/* SET PID GAINS */
	pid->Kp[0] = p[0]; pid->Kp[1] = p[1]; pid->Kp[2] = p[2];
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	60da      	str	r2, [r3, #12]
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	685a      	ldr	r2, [r3, #4]
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	611a      	str	r2, [r3, #16]
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	689a      	ldr	r2, [r3, #8]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	615a      	str	r2, [r3, #20]

	pid->Ki[0] = i[0]; pid->Ki[1] = i[1]; pid->Ki[2] = i[2];
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	619a      	str	r2, [r3, #24]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	685a      	ldr	r2, [r3, #4]
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	61da      	str	r2, [r3, #28]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	689a      	ldr	r2, [r3, #8]
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	621a      	str	r2, [r3, #32]

	pid->Kd[0] = d[0]; pid->Kd[1] = d[1]; pid->Kd[2] = d[2];
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	625a      	str	r2, [r3, #36]	; 0x24
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685a      	ldr	r2, [r3, #4]
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	629a      	str	r2, [r3, #40]	; 0x28
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	689a      	ldr	r2, [r3, #8]
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	62da      	str	r2, [r3, #44]	; 0x2c

	/* CLEAR IMPORTANT VARIABLES */
	pid->out[0] = 0.0; pid->out[1] = 0.0; pid->out[2] = 0.0;
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	f04f 0200 	mov.w	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	f04f 0200 	mov.w	r2, #0
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	f04f 0200 	mov.w	r2, #0
 80011b4:	609a      	str	r2, [r3, #8]

	pid->integral[0] = 0.0; pid->integral[1] = 0.0; pid->integral[2] = 0.0;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	f04f 0200 	mov.w	r2, #0
 80011c4:	661a      	str	r2, [r3, #96]	; 0x60
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	f04f 0200 	mov.w	r2, #0
 80011cc:	665a      	str	r2, [r3, #100]	; 0x64

	pid->prevError[0] = 0.0; pid->prevError[1] = 0.0; pid->prevError[2] = 0.0;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	f04f 0200 	mov.w	r2, #0
 80011d4:	669a      	str	r2, [r3, #104]	; 0x68
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	f04f 0200 	mov.w	r2, #0
 80011dc:	66da      	str	r2, [r3, #108]	; 0x6c
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	f04f 0200 	mov.w	r2, #0
 80011e4:	671a      	str	r2, [r3, #112]	; 0x70

	pid->prevRot[0] = 0.0; pid->prevRot[1] = 0.0; pid->prevRot[2] = 0.0;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	f04f 0200 	mov.w	r2, #0
 80011ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	f04f 0200 	mov.w	r2, #0
 80011f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	f04f 0200 	mov.w	r2, #0
 8001200:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	/* SET CLAMPS */
	pid->intLimMax = PID_MAXINT;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	4a09      	ldr	r2, [pc, #36]	; (800122c <PID3_Init+0xe4>)
 8001208:	631a      	str	r2, [r3, #48]	; 0x30
	pid->intLimMin = PID_MININT;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	4a08      	ldr	r2, [pc, #32]	; (8001230 <PID3_Init+0xe8>)
 800120e:	635a      	str	r2, [r3, #52]	; 0x34
	pid->outLimMax = PID_MAXOUT;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	4a06      	ldr	r2, [pc, #24]	; (800122c <PID3_Init+0xe4>)
 8001214:	639a      	str	r2, [r3, #56]	; 0x38
	pid->outLimMin = PID_MINOUT;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	4a05      	ldr	r2, [pc, #20]	; (8001230 <PID3_Init+0xe8>)
 800121a:	63da      	str	r2, [r3, #60]	; 0x3c

	return PID_OK;
 800121c:	2300      	movs	r3, #0
}
 800121e:	4618      	mov	r0, r3
 8001220:	3714      	adds	r7, #20
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	447a0000 	.word	0x447a0000
 8001230:	c47a0000 	.word	0xc47a0000

08001234 <PID3_Clear>:

/* CLEAR STATE FUNCTION */
PID_StatusTypeDef PID3_Clear(PID3 *pid)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	/* CLEAR IMPORTANT VARIABLES */
	pid->out[0] = 0.0; pid->out[1] = 0.0; pid->out[2] = 0.0;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f04f 0200 	mov.w	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f04f 0200 	mov.w	r2, #0
 800124a:	605a      	str	r2, [r3, #4]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	f04f 0200 	mov.w	r2, #0
 8001252:	609a      	str	r2, [r3, #8]

	pid->integral[0] = 0.0; pid->integral[1] = 0.0; pid->integral[2] = 0.0;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f04f 0200 	mov.w	r2, #0
 800125a:	65da      	str	r2, [r3, #92]	; 0x5c
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f04f 0200 	mov.w	r2, #0
 8001262:	661a      	str	r2, [r3, #96]	; 0x60
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f04f 0200 	mov.w	r2, #0
 800126a:	665a      	str	r2, [r3, #100]	; 0x64

	pid->prevError[0] = 0.0; pid->prevError[1] = 0.0; pid->prevError[2] = 0.0;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	669a      	str	r2, [r3, #104]	; 0x68
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f04f 0200 	mov.w	r2, #0
 800127a:	66da      	str	r2, [r3, #108]	; 0x6c
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f04f 0200 	mov.w	r2, #0
 8001282:	671a      	str	r2, [r3, #112]	; 0x70

	pid->prevRot[0] = 0.0; pid->prevRot[1] = 0.0; pid->prevRot[2] = 0.0;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f04f 0200 	mov.w	r2, #0
 800128a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	f04f 0200 	mov.w	r2, #0
 8001294:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f04f 0200 	mov.w	r2, #0
 800129e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	return PID_OK;
 80012a2:	2300      	movs	r3, #0
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <PID3_Set_Tau>:

/* SET FILTER TIME CONSTANT */
PID_StatusTypeDef PID3_Set_Tau(PID3 *pid, float t)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	ed87 0a00 	vstr	s0, [r7]
	if (t < 0.0) { return PID_ERROR; }
 80012bc:	edd7 7a00 	vldr	s15, [r7]
 80012c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c8:	d501      	bpl.n	80012ce <PID3_Set_Tau+0x1e>
 80012ca:	2301      	movs	r3, #1
 80012cc:	e003      	b.n	80012d6 <PID3_Set_Tau+0x26>

	pid->tau = t;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	641a      	str	r2, [r3, #64]	; 0x40

	return PID_OK;
 80012d4:	2300      	movs	r3, #0
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr

080012e2 <PID3_Set_Integrator_Limit>:

/* SET INTEGRATOR LIMIT */
PID_StatusTypeDef PID3_Set_Integrator_Limit(PID3 *pid, float min, float max)
{
 80012e2:	b480      	push	{r7}
 80012e4:	b085      	sub	sp, #20
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	60f8      	str	r0, [r7, #12]
 80012ea:	ed87 0a02 	vstr	s0, [r7, #8]
 80012ee:	edc7 0a01 	vstr	s1, [r7, #4]
	if ((min >= 0.0) | (max <= 0.0)) { return PID_ERROR; }
 80012f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80012f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012fe:	bfac      	ite	ge
 8001300:	2301      	movge	r3, #1
 8001302:	2300      	movlt	r3, #0
 8001304:	b2da      	uxtb	r2, r3
 8001306:	edd7 7a01 	vldr	s15, [r7, #4]
 800130a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800130e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001312:	bf94      	ite	ls
 8001314:	2301      	movls	r3, #1
 8001316:	2300      	movhi	r3, #0
 8001318:	b2db      	uxtb	r3, r3
 800131a:	4313      	orrs	r3, r2
 800131c:	b2db      	uxtb	r3, r3
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <PID3_Set_Integrator_Limit+0x44>
 8001322:	2301      	movs	r3, #1
 8001324:	e006      	b.n	8001334 <PID3_Set_Integrator_Limit+0x52>

	pid->intLimMax = max;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	631a      	str	r2, [r3, #48]	; 0x30
	pid->intLimMin = min;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	68ba      	ldr	r2, [r7, #8]
 8001330:	635a      	str	r2, [r3, #52]	; 0x34

	return PID_OK;
 8001332:	2300      	movs	r3, #0
}
 8001334:	4618      	mov	r0, r3
 8001336:	3714      	adds	r7, #20
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <PID3_Set_Output_Limit>:


/* SET OUTPUT LIMIT */
PID_StatusTypeDef PID3_Set_Output_Limit(PID3 *pid, float min, float max)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	ed87 0a02 	vstr	s0, [r7, #8]
 800134c:	edc7 0a01 	vstr	s1, [r7, #4]
	if ((min >= 0.0) | (max <= 0.0)) { return PID_ERROR; }
 8001350:	edd7 7a02 	vldr	s15, [r7, #8]
 8001354:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135c:	bfac      	ite	ge
 800135e:	2301      	movge	r3, #1
 8001360:	2300      	movlt	r3, #0
 8001362:	b2da      	uxtb	r2, r3
 8001364:	edd7 7a01 	vldr	s15, [r7, #4]
 8001368:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800136c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001370:	bf94      	ite	ls
 8001372:	2301      	movls	r3, #1
 8001374:	2300      	movhi	r3, #0
 8001376:	b2db      	uxtb	r3, r3
 8001378:	4313      	orrs	r3, r2
 800137a:	b2db      	uxtb	r3, r3
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <PID3_Set_Output_Limit+0x44>
 8001380:	2301      	movs	r3, #1
 8001382:	e006      	b.n	8001392 <PID3_Set_Output_Limit+0x52>

	pid->outLimMax = max;
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	639a      	str	r2, [r3, #56]	; 0x38
	pid->outLimMin = min;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	68ba      	ldr	r2, [r7, #8]
 800138e:	63da      	str	r2, [r3, #60]	; 0x3c

	return PID_OK;
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3714      	adds	r7, #20
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
	...

080013a0 <PID3_Update>:

/* ADVANCE TIMESTEP FUNCTION */
PID_StatusTypeDef PID3_Update(PID3 *pid, float *set, float *rot, float T)
{
 80013a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013a4:	b086      	sub	sp, #24
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	60f8      	str	r0, [r7, #12]
 80013aa:	60b9      	str	r1, [r7, #8]
 80013ac:	607a      	str	r2, [r7, #4]
 80013ae:	ed87 0a00 	vstr	s0, [r7]
	// FOR EACH AXIS
	for (int i = 0; i < 3; i++)
 80013b2:	2300      	movs	r3, #0
 80013b4:	617b      	str	r3, [r7, #20]
 80013b6:	e1f1      	b.n	800179c <PID3_Update+0x3fc>
	{
		// CALCULATE ERROR
		pid->error[i] = set[i] - rot[i];
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	68ba      	ldr	r2, [r7, #8]
 80013be:	4413      	add	r3, r2
 80013c0:	ed93 7a00 	vldr	s14, [r3]
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	687a      	ldr	r2, [r7, #4]
 80013ca:	4413      	add	r3, r2
 80013cc:	edd3 7a00 	vldr	s15, [r3]
 80013d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013d4:	68fa      	ldr	r2, [r7, #12]
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	3310      	adds	r3, #16
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	4413      	add	r3, r2
 80013de:	3304      	adds	r3, #4
 80013e0:	edc3 7a00 	vstr	s15, [r3]

		// CALCULATE PROPORTIONAL TERM
		pid->proportional[i] = pid->Kp[i] * pid->error[i];
 80013e4:	68fa      	ldr	r2, [r7, #12]
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	3302      	adds	r3, #2
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	4413      	add	r3, r2
 80013ee:	3304      	adds	r3, #4
 80013f0:	ed93 7a00 	vldr	s14, [r3]
 80013f4:	68fa      	ldr	r2, [r7, #12]
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	3310      	adds	r3, #16
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	4413      	add	r3, r2
 80013fe:	3304      	adds	r3, #4
 8001400:	edd3 7a00 	vldr	s15, [r3]
 8001404:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001408:	68fa      	ldr	r2, [r7, #12]
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	3314      	adds	r3, #20
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	4413      	add	r3, r2
 8001412:	edc3 7a00 	vstr	s15, [r3]

		// CALCULATE INTEGRAL TERM AND CLAMP
		pid->integral[i] += 0.5*(pid->Ki[i])*T*(pid->error[i] + pid->prevError[i]);
 8001416:	68fa      	ldr	r2, [r7, #12]
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	3316      	adds	r3, #22
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	4413      	add	r3, r2
 8001420:	3304      	adds	r3, #4
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff f88f 	bl	8000548 <__aeabi_f2d>
 800142a:	4680      	mov	r8, r0
 800142c:	4689      	mov	r9, r1
 800142e:	68fa      	ldr	r2, [r7, #12]
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	3306      	adds	r3, #6
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	4413      	add	r3, r2
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff f884 	bl	8000548 <__aeabi_f2d>
 8001440:	f04f 0200 	mov.w	r2, #0
 8001444:	4b4c      	ldr	r3, [pc, #304]	; (8001578 <PID3_Update+0x1d8>)
 8001446:	f7ff f8d7 	bl	80005f8 <__aeabi_dmul>
 800144a:	4602      	mov	r2, r0
 800144c:	460b      	mov	r3, r1
 800144e:	4692      	mov	sl, r2
 8001450:	469b      	mov	fp, r3
 8001452:	6838      	ldr	r0, [r7, #0]
 8001454:	f7ff f878 	bl	8000548 <__aeabi_f2d>
 8001458:	4602      	mov	r2, r0
 800145a:	460b      	mov	r3, r1
 800145c:	4650      	mov	r0, sl
 800145e:	4659      	mov	r1, fp
 8001460:	f7ff f8ca 	bl	80005f8 <__aeabi_dmul>
 8001464:	4602      	mov	r2, r0
 8001466:	460b      	mov	r3, r1
 8001468:	4692      	mov	sl, r2
 800146a:	469b      	mov	fp, r3
 800146c:	68fa      	ldr	r2, [r7, #12]
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	3310      	adds	r3, #16
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	4413      	add	r3, r2
 8001476:	3304      	adds	r3, #4
 8001478:	ed93 7a00 	vldr	s14, [r3]
 800147c:	68fa      	ldr	r2, [r7, #12]
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	331a      	adds	r3, #26
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	4413      	add	r3, r2
 8001486:	edd3 7a00 	vldr	s15, [r3]
 800148a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800148e:	ee17 0a90 	vmov	r0, s15
 8001492:	f7ff f859 	bl	8000548 <__aeabi_f2d>
 8001496:	4602      	mov	r2, r0
 8001498:	460b      	mov	r3, r1
 800149a:	4650      	mov	r0, sl
 800149c:	4659      	mov	r1, fp
 800149e:	f7ff f8ab 	bl	80005f8 <__aeabi_dmul>
 80014a2:	4602      	mov	r2, r0
 80014a4:	460b      	mov	r3, r1
 80014a6:	4640      	mov	r0, r8
 80014a8:	4649      	mov	r1, r9
 80014aa:	f7fe feef 	bl	800028c <__adddf3>
 80014ae:	4602      	mov	r2, r0
 80014b0:	460b      	mov	r3, r1
 80014b2:	4610      	mov	r0, r2
 80014b4:	4619      	mov	r1, r3
 80014b6:	f7ff fb77 	bl	8000ba8 <__aeabi_d2f>
 80014ba:	4601      	mov	r1, r0
 80014bc:	68fa      	ldr	r2, [r7, #12]
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	3316      	adds	r3, #22
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	4413      	add	r3, r2
 80014c6:	3304      	adds	r3, #4
 80014c8:	6019      	str	r1, [r3, #0]
		pid->integral[i] = fmax(pid->integral[i], pid->intLimMin);
 80014ca:	68fa      	ldr	r2, [r7, #12]
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	3316      	adds	r3, #22
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	3304      	adds	r3, #4
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff f835 	bl	8000548 <__aeabi_f2d>
 80014de:	4680      	mov	r8, r0
 80014e0:	4689      	mov	r9, r1
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff f82e 	bl	8000548 <__aeabi_f2d>
 80014ec:	4602      	mov	r2, r0
 80014ee:	460b      	mov	r3, r1
 80014f0:	ec43 2b11 	vmov	d1, r2, r3
 80014f4:	ec49 8b10 	vmov	d0, r8, r9
 80014f8:	f00b ff42 	bl	800d380 <fmax>
 80014fc:	ec53 2b10 	vmov	r2, r3, d0
 8001500:	4610      	mov	r0, r2
 8001502:	4619      	mov	r1, r3
 8001504:	f7ff fb50 	bl	8000ba8 <__aeabi_d2f>
 8001508:	4601      	mov	r1, r0
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	3316      	adds	r3, #22
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4413      	add	r3, r2
 8001514:	3304      	adds	r3, #4
 8001516:	6019      	str	r1, [r3, #0]
	    pid->integral[i] = fmin(pid->integral[i], pid->intLimMax);
 8001518:	68fa      	ldr	r2, [r7, #12]
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	3316      	adds	r3, #22
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	4413      	add	r3, r2
 8001522:	3304      	adds	r3, #4
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff f80e 	bl	8000548 <__aeabi_f2d>
 800152c:	4680      	mov	r8, r0
 800152e:	4689      	mov	r9, r1
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff f807 	bl	8000548 <__aeabi_f2d>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	ec43 2b11 	vmov	d1, r2, r3
 8001542:	ec49 8b10 	vmov	d0, r8, r9
 8001546:	f00b ff42 	bl	800d3ce <fmin>
 800154a:	ec53 2b10 	vmov	r2, r3, d0
 800154e:	4610      	mov	r0, r2
 8001550:	4619      	mov	r1, r3
 8001552:	f7ff fb29 	bl	8000ba8 <__aeabi_d2f>
 8001556:	4601      	mov	r1, r0
 8001558:	68fa      	ldr	r2, [r7, #12]
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	3316      	adds	r3, #22
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	4413      	add	r3, r2
 8001562:	3304      	adds	r3, #4
 8001564:	6019      	str	r1, [r3, #0]

		// CALCULATE DERIVATIVE TERM (ON MEASUREMENT)
		if (T == 0) { return PID_ERROR; }
 8001566:	edd7 7a00 	vldr	s15, [r7]
 800156a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800156e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001572:	d103      	bne.n	800157c <PID3_Update+0x1dc>
 8001574:	2301      	movs	r3, #1
 8001576:	e116      	b.n	80017a6 <PID3_Update+0x406>
 8001578:	3fe00000 	.word	0x3fe00000
		pid->derivative[i] = -(2.0*(pid->Kd[i])*(rot[i] - pid->prevRot[i]) + (2.0*pid->tau - T)*pid->derivative[i])/(2.0*pid->tau + T);
 800157c:	68fa      	ldr	r2, [r7, #12]
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	3308      	adds	r3, #8
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	4413      	add	r3, r2
 8001586:	3304      	adds	r3, #4
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	f7fe ffdc 	bl	8000548 <__aeabi_f2d>
 8001590:	4602      	mov	r2, r0
 8001592:	460b      	mov	r3, r1
 8001594:	f7fe fe7a 	bl	800028c <__adddf3>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	4690      	mov	r8, r2
 800159e:	4699      	mov	r9, r3
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	687a      	ldr	r2, [r7, #4]
 80015a6:	4413      	add	r3, r2
 80015a8:	ed93 7a00 	vldr	s14, [r3]
 80015ac:	68fa      	ldr	r2, [r7, #12]
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	3320      	adds	r3, #32
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	4413      	add	r3, r2
 80015b6:	edd3 7a00 	vldr	s15, [r3]
 80015ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015be:	ee17 0a90 	vmov	r0, s15
 80015c2:	f7fe ffc1 	bl	8000548 <__aeabi_f2d>
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	4640      	mov	r0, r8
 80015cc:	4649      	mov	r1, r9
 80015ce:	f7ff f813 	bl	80005f8 <__aeabi_dmul>
 80015d2:	4602      	mov	r2, r0
 80015d4:	460b      	mov	r3, r1
 80015d6:	4690      	mov	r8, r2
 80015d8:	4699      	mov	r9, r3
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015de:	4618      	mov	r0, r3
 80015e0:	f7fe ffb2 	bl	8000548 <__aeabi_f2d>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	f7fe fe50 	bl	800028c <__adddf3>
 80015ec:	4602      	mov	r2, r0
 80015ee:	460b      	mov	r3, r1
 80015f0:	4692      	mov	sl, r2
 80015f2:	469b      	mov	fp, r3
 80015f4:	6838      	ldr	r0, [r7, #0]
 80015f6:	f7fe ffa7 	bl	8000548 <__aeabi_f2d>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	4650      	mov	r0, sl
 8001600:	4659      	mov	r1, fp
 8001602:	f7fe fe41 	bl	8000288 <__aeabi_dsub>
 8001606:	4602      	mov	r2, r0
 8001608:	460b      	mov	r3, r1
 800160a:	4692      	mov	sl, r2
 800160c:	469b      	mov	fp, r3
 800160e:	68fa      	ldr	r2, [r7, #12]
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	331c      	adds	r3, #28
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	4413      	add	r3, r2
 8001618:	3304      	adds	r3, #4
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4618      	mov	r0, r3
 800161e:	f7fe ff93 	bl	8000548 <__aeabi_f2d>
 8001622:	4602      	mov	r2, r0
 8001624:	460b      	mov	r3, r1
 8001626:	4650      	mov	r0, sl
 8001628:	4659      	mov	r1, fp
 800162a:	f7fe ffe5 	bl	80005f8 <__aeabi_dmul>
 800162e:	4602      	mov	r2, r0
 8001630:	460b      	mov	r3, r1
 8001632:	4640      	mov	r0, r8
 8001634:	4649      	mov	r1, r9
 8001636:	f7fe fe29 	bl	800028c <__adddf3>
 800163a:	4602      	mov	r2, r0
 800163c:	460b      	mov	r3, r1
 800163e:	4614      	mov	r4, r2
 8001640:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001648:	4618      	mov	r0, r3
 800164a:	f7fe ff7d 	bl	8000548 <__aeabi_f2d>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	f7fe fe1b 	bl	800028c <__adddf3>
 8001656:	4602      	mov	r2, r0
 8001658:	460b      	mov	r3, r1
 800165a:	4690      	mov	r8, r2
 800165c:	4699      	mov	r9, r3
 800165e:	6838      	ldr	r0, [r7, #0]
 8001660:	f7fe ff72 	bl	8000548 <__aeabi_f2d>
 8001664:	4602      	mov	r2, r0
 8001666:	460b      	mov	r3, r1
 8001668:	4640      	mov	r0, r8
 800166a:	4649      	mov	r1, r9
 800166c:	f7fe fe0e 	bl	800028c <__adddf3>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	4620      	mov	r0, r4
 8001676:	4629      	mov	r1, r5
 8001678:	f7ff f8e8 	bl	800084c <__aeabi_ddiv>
 800167c:	4602      	mov	r2, r0
 800167e:	460b      	mov	r3, r1
 8001680:	4610      	mov	r0, r2
 8001682:	4619      	mov	r1, r3
 8001684:	f7ff fa90 	bl	8000ba8 <__aeabi_d2f>
 8001688:	4601      	mov	r1, r0
 800168a:	68fa      	ldr	r2, [r7, #12]
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	331c      	adds	r3, #28
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	4413      	add	r3, r2
 8001694:	3304      	adds	r3, #4
 8001696:	6019      	str	r1, [r3, #0]

		// CALCULATE OUTPUT AND CLAMP
		pid->out[i] = pid->proportional[i] + pid->integral[i] + pid->derivative[i];
 8001698:	68fa      	ldr	r2, [r7, #12]
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	3314      	adds	r3, #20
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	4413      	add	r3, r2
 80016a2:	ed93 7a00 	vldr	s14, [r3]
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	3316      	adds	r3, #22
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	4413      	add	r3, r2
 80016b0:	3304      	adds	r3, #4
 80016b2:	edd3 7a00 	vldr	s15, [r3]
 80016b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016ba:	68fa      	ldr	r2, [r7, #12]
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	331c      	adds	r3, #28
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	4413      	add	r3, r2
 80016c4:	3304      	adds	r3, #4
 80016c6:	edd3 7a00 	vldr	s15, [r3]
 80016ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	4413      	add	r3, r2
 80016d6:	edc3 7a00 	vstr	s15, [r3]
		pid->out[i] = fmax(pid->out[i], pid->outLimMin);
 80016da:	68fa      	ldr	r2, [r7, #12]
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	4413      	add	r3, r2
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7fe ff2f 	bl	8000548 <__aeabi_f2d>
 80016ea:	4680      	mov	r8, r0
 80016ec:	4689      	mov	r9, r1
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7fe ff28 	bl	8000548 <__aeabi_f2d>
 80016f8:	4602      	mov	r2, r0
 80016fa:	460b      	mov	r3, r1
 80016fc:	ec43 2b11 	vmov	d1, r2, r3
 8001700:	ec49 8b10 	vmov	d0, r8, r9
 8001704:	f00b fe3c 	bl	800d380 <fmax>
 8001708:	ec53 2b10 	vmov	r2, r3, d0
 800170c:	4610      	mov	r0, r2
 800170e:	4619      	mov	r1, r3
 8001710:	f7ff fa4a 	bl	8000ba8 <__aeabi_d2f>
 8001714:	4601      	mov	r1, r0
 8001716:	68fa      	ldr	r2, [r7, #12]
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	4413      	add	r3, r2
 800171e:	6019      	str	r1, [r3, #0]
		pid->out[i] = fmin(pid->out[i], pid->outLimMax);
 8001720:	68fa      	ldr	r2, [r7, #12]
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	4413      	add	r3, r2
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4618      	mov	r0, r3
 800172c:	f7fe ff0c 	bl	8000548 <__aeabi_f2d>
 8001730:	4680      	mov	r8, r0
 8001732:	4689      	mov	r9, r1
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001738:	4618      	mov	r0, r3
 800173a:	f7fe ff05 	bl	8000548 <__aeabi_f2d>
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	ec43 2b11 	vmov	d1, r2, r3
 8001746:	ec49 8b10 	vmov	d0, r8, r9
 800174a:	f00b fe40 	bl	800d3ce <fmin>
 800174e:	ec53 2b10 	vmov	r2, r3, d0
 8001752:	4610      	mov	r0, r2
 8001754:	4619      	mov	r1, r3
 8001756:	f7ff fa27 	bl	8000ba8 <__aeabi_d2f>
 800175a:	4601      	mov	r1, r0
 800175c:	68fa      	ldr	r2, [r7, #12]
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	4413      	add	r3, r2
 8001764:	6019      	str	r1, [r3, #0]
		// OLD CLAMPING METHOD
		//pid->out[i] = (pid->out[i] > pid->outLimMax) ? pid->outLimMax : pid->out[i];
		//pid->out[i] = (pid->out[i] < pid->outLimMin) ? pid->outLimMin : pid->out[i];

		// UPDATE TEMPVARS
		pid->prevError[i] = pid->error[i];
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	3310      	adds	r3, #16
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	4413      	add	r3, r2
 8001770:	3304      	adds	r3, #4
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	68f9      	ldr	r1, [r7, #12]
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	331a      	adds	r3, #26
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	440b      	add	r3, r1
 800177e:	601a      	str	r2, [r3, #0]
		pid->prevRot[i]   = rot[i];
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	4413      	add	r3, r2
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	68f9      	ldr	r1, [r7, #12]
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	3320      	adds	r3, #32
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	440b      	add	r3, r1
 8001794:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 3; i++)
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	3301      	adds	r3, #1
 800179a:	617b      	str	r3, [r7, #20]
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	2b02      	cmp	r3, #2
 80017a0:	f77f ae0a 	ble.w	80013b8 <PID3_Update+0x18>
	}

	return PID_OK;
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3718      	adds	r7, #24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080017b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017b4:	f001 fe6c 	bl	8003490 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017b8:	f000 f84e 	bl	8001858 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017bc:	f000 fa9c 	bl	8001cf8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80017c0:	f000 f8b4 	bl	800192c <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 80017c4:	f008 ff4e 	bl	800a664 <MX_USB_DEVICE_Init>
  MX_TIM7_Init();
 80017c8:	f000 fa60 	bl	8001c8c <MX_TIM7_Init>
  MX_TIM6_Init();
 80017cc:	f000 fa28 	bl	8001c20 <MX_TIM6_Init>
  MX_TIM2_Init();
 80017d0:	f000 f8da 	bl	8001988 <MX_TIM2_Init>
  MX_TIM3_Init();
 80017d4:	f000 f952 	bl	8001a7c <MX_TIM3_Init>
  MX_TIM4_Init();
 80017d8:	f000 f9c4 	bl	8001b64 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim7);	// START 50Hz SERIAL UPDATE TIMER
 80017dc:	4817      	ldr	r0, [pc, #92]	; (800183c <main+0x8c>)
 80017de:	f004 ff9a 	bl	8006716 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim6);    	// START TIMEKEEPING TIMER
 80017e2:	4817      	ldr	r0, [pc, #92]	; (8001840 <main+0x90>)
 80017e4:	f004 ff73 	bl	80066ce <HAL_TIM_Base_Start>

  BMI088_Wrapper_Init();			// INITIALIZE GYROSCOPE
 80017e8:	f000 fd68 	bl	80022bc <BMI088_Wrapper_Init>
  OS125_Wrapper_Init();				// INITIALIZE ONESHOT125 OUTPUT DRIVER
 80017ec:	f000 fd7c 	bl	80022e8 <OS125_Wrapper_Init>
  PID3_Wrapper_Init();				// INITALIZE PID CONTROLLER
 80017f0:	f000 fda0 	bl	8002334 <PID3_Wrapper_Init>
  QUAD_Wrapper_Init();				// INITIALIZE QUAD STRUCTURE
 80017f4:	f000 fd40 	bl	8002278 <QUAD_Wrapper_Init>

  PWM_INPUT_START();             	// START RX INPUT CAPTURE TIMERS
 80017f8:	f000 fddc 	bl	80023b4 <PWM_INPUT_START>
  PWM_OUTPUT_START();				// START PWM OUTPUT TIMERS
 80017fc:	f000 fdfa 	bl	80023f4 <PWM_OUTPUT_START>

  // TURN ON STATUS LED
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8001800:	2201      	movs	r2, #1
 8001802:	2140      	movs	r1, #64	; 0x40
 8001804:	480f      	ldr	r0, [pc, #60]	; (8001844 <main+0x94>)
 8001806:	f002 f983 	bl	8003b10 <HAL_GPIO_WritePin>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  // CHECK IF DATA_READY FLAG IS SET
	  if (DATA_STATUS == DATA_READY)
 800180a:	4b0f      	ldr	r3, [pc, #60]	; (8001848 <main+0x98>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	b2db      	uxtb	r3, r3
 8001810:	2b01      	cmp	r3, #1
 8001812:	d106      	bne.n	8001822 <main+0x72>
	  {
		  QUAD_UPDATE(&quad, IC_Elapsed);
 8001814:	490d      	ldr	r1, [pc, #52]	; (800184c <main+0x9c>)
 8001816:	480e      	ldr	r0, [pc, #56]	; (8001850 <main+0xa0>)
 8001818:	f001 f98e 	bl	8002b38 <QUAD_UPDATE>

		  // RESET DATA_READY FLAG
		  DATA_STATUS = DATA_RESET;
 800181c:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <main+0x98>)
 800181e:	2200      	movs	r2, #0
 8001820:	701a      	strb	r2, [r3, #0]
	  }

	  // CHECK IF UPDATE_READY FLAG IS SET
	  if (UPDATE_STATUS == UPDATE_READY)
 8001822:	4b0c      	ldr	r3, [pc, #48]	; (8001854 <main+0xa4>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	b2db      	uxtb	r3, r3
 8001828:	2b01      	cmp	r3, #1
 800182a:	d1ee      	bne.n	800180a <main+0x5a>
	  {
		  QUAD_SEND_ORIENTATION(&quad);
 800182c:	4808      	ldr	r0, [pc, #32]	; (8001850 <main+0xa0>)
 800182e:	f001 fb3b 	bl	8002ea8 <QUAD_SEND_ORIENTATION>
		  //sprintf(buf, "%i\t%i\t%i\t%i\t%i\t%i\t\n", IC_Elapsed[0], IC_Elapsed[1], IC_Elapsed[2], IC_Elapsed[3], IC_Elapsed[4], IC_Elapsed[5]);
		  //CDC_Transmit_FS((uint8_t*)(buf), strlen(buf));

		  // RESET UPDATE_READY FLAG
		  UPDATE_STATUS = UPDATE_RESET;
 8001832:	4b08      	ldr	r3, [pc, #32]	; (8001854 <main+0xa4>)
 8001834:	2200      	movs	r2, #0
 8001836:	701a      	strb	r2, [r3, #0]
	  if (DATA_STATUS == DATA_READY)
 8001838:	e7e7      	b.n	800180a <main+0x5a>
 800183a:	bf00      	nop
 800183c:	200006b4 	.word	0x200006b4
 8001840:	20000558 	.word	0x20000558
 8001844:	40020800 	.word	0x40020800
 8001848:	200003a0 	.word	0x200003a0
 800184c:	20000394 	.word	0x20000394
 8001850:	20000598 	.word	0x20000598
 8001854:	200003a1 	.word	0x200003a1

08001858 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b094      	sub	sp, #80	; 0x50
 800185c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800185e:	f107 0320 	add.w	r3, r7, #32
 8001862:	2230      	movs	r2, #48	; 0x30
 8001864:	2100      	movs	r1, #0
 8001866:	4618      	mov	r0, r3
 8001868:	f009 fc4a 	bl	800b100 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800186c:	f107 030c 	add.w	r3, r7, #12
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
 800187a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800187c:	2300      	movs	r3, #0
 800187e:	60bb      	str	r3, [r7, #8]
 8001880:	4b28      	ldr	r3, [pc, #160]	; (8001924 <SystemClock_Config+0xcc>)
 8001882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001884:	4a27      	ldr	r2, [pc, #156]	; (8001924 <SystemClock_Config+0xcc>)
 8001886:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800188a:	6413      	str	r3, [r2, #64]	; 0x40
 800188c:	4b25      	ldr	r3, [pc, #148]	; (8001924 <SystemClock_Config+0xcc>)
 800188e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001890:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001894:	60bb      	str	r3, [r7, #8]
 8001896:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001898:	2300      	movs	r3, #0
 800189a:	607b      	str	r3, [r7, #4]
 800189c:	4b22      	ldr	r3, [pc, #136]	; (8001928 <SystemClock_Config+0xd0>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a21      	ldr	r2, [pc, #132]	; (8001928 <SystemClock_Config+0xd0>)
 80018a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018a6:	6013      	str	r3, [r2, #0]
 80018a8:	4b1f      	ldr	r3, [pc, #124]	; (8001928 <SystemClock_Config+0xd0>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018b0:	607b      	str	r3, [r7, #4]
 80018b2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018b4:	2301      	movs	r3, #1
 80018b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018bc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018be:	2302      	movs	r3, #2
 80018c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80018c8:	2310      	movs	r3, #16
 80018ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 288;
 80018cc:	f44f 7390 	mov.w	r3, #288	; 0x120
 80018d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018d2:	2302      	movs	r3, #2
 80018d4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80018d6:	2306      	movs	r3, #6
 80018d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018da:	f107 0320 	add.w	r3, r7, #32
 80018de:	4618      	mov	r0, r3
 80018e0:	f004 fa7e 	bl	8005de0 <HAL_RCC_OscConfig>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <SystemClock_Config+0x96>
  {
    Error_Handler();
 80018ea:	f000 fd99 	bl	8002420 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018ee:	230f      	movs	r3, #15
 80018f0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018f2:	2302      	movs	r3, #2
 80018f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018fa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001900:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001904:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001906:	f107 030c 	add.w	r3, r7, #12
 800190a:	2104      	movs	r1, #4
 800190c:	4618      	mov	r0, r3
 800190e:	f004 fcd7 	bl	80062c0 <HAL_RCC_ClockConfig>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001918:	f000 fd82 	bl	8002420 <Error_Handler>
  }
}
 800191c:	bf00      	nop
 800191e:	3750      	adds	r7, #80	; 0x50
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40023800 	.word	0x40023800
 8001928:	40007000 	.word	0x40007000

0800192c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001930:	4b12      	ldr	r3, [pc, #72]	; (800197c <MX_I2C1_Init+0x50>)
 8001932:	4a13      	ldr	r2, [pc, #76]	; (8001980 <MX_I2C1_Init+0x54>)
 8001934:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001936:	4b11      	ldr	r3, [pc, #68]	; (800197c <MX_I2C1_Init+0x50>)
 8001938:	4a12      	ldr	r2, [pc, #72]	; (8001984 <MX_I2C1_Init+0x58>)
 800193a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800193c:	4b0f      	ldr	r3, [pc, #60]	; (800197c <MX_I2C1_Init+0x50>)
 800193e:	2200      	movs	r2, #0
 8001940:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001942:	4b0e      	ldr	r3, [pc, #56]	; (800197c <MX_I2C1_Init+0x50>)
 8001944:	2200      	movs	r2, #0
 8001946:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001948:	4b0c      	ldr	r3, [pc, #48]	; (800197c <MX_I2C1_Init+0x50>)
 800194a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800194e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001950:	4b0a      	ldr	r3, [pc, #40]	; (800197c <MX_I2C1_Init+0x50>)
 8001952:	2200      	movs	r2, #0
 8001954:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001956:	4b09      	ldr	r3, [pc, #36]	; (800197c <MX_I2C1_Init+0x50>)
 8001958:	2200      	movs	r2, #0
 800195a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800195c:	4b07      	ldr	r3, [pc, #28]	; (800197c <MX_I2C1_Init+0x50>)
 800195e:	2200      	movs	r2, #0
 8001960:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001962:	4b06      	ldr	r3, [pc, #24]	; (800197c <MX_I2C1_Init+0x50>)
 8001964:	2200      	movs	r2, #0
 8001966:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001968:	4804      	ldr	r0, [pc, #16]	; (800197c <MX_I2C1_Init+0x50>)
 800196a:	f002 f903 	bl	8003b74 <HAL_I2C_Init>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001974:	f000 fd54 	bl	8002420 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001978:	bf00      	nop
 800197a:	bd80      	pop	{r7, pc}
 800197c:	20000438 	.word	0x20000438
 8001980:	40005400 	.word	0x40005400
 8001984:	00061a80 	.word	0x00061a80

08001988 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08a      	sub	sp, #40	; 0x28
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800198e:	f107 0320 	add.w	r3, r7, #32
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001998:	1d3b      	adds	r3, r7, #4
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
 800199e:	605a      	str	r2, [r3, #4]
 80019a0:	609a      	str	r2, [r3, #8]
 80019a2:	60da      	str	r2, [r3, #12]
 80019a4:	611a      	str	r2, [r3, #16]
 80019a6:	615a      	str	r2, [r3, #20]
 80019a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019aa:	4b33      	ldr	r3, [pc, #204]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019b0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1 - 1;
 80019b2:	4b31      	ldr	r3, [pc, #196]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019b8:	4b2f      	ldr	r3, [pc, #188]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 36000 - 1;
 80019be:	4b2e      	ldr	r3, [pc, #184]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019c0:	f648 429f 	movw	r2, #35999	; 0x8c9f
 80019c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c6:	4b2c      	ldr	r3, [pc, #176]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019cc:	4b2a      	ldr	r3, [pc, #168]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80019d2:	4829      	ldr	r0, [pc, #164]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019d4:	f004 fec3 	bl	800675e <HAL_TIM_PWM_Init>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80019de:	f000 fd1f 	bl	8002420 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019e2:	2300      	movs	r3, #0
 80019e4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019e6:	2300      	movs	r3, #0
 80019e8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019ea:	f107 0320 	add.w	r3, r7, #32
 80019ee:	4619      	mov	r1, r3
 80019f0:	4821      	ldr	r0, [pc, #132]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019f2:	f005 fe75 	bl	80076e0 <HAL_TIMEx_MasterConfigSynchronization>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80019fc:	f000 fd10 	bl	8002420 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a00:	2360      	movs	r3, #96	; 0x60
 8001a02:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a04:	2300      	movs	r3, #0
 8001a06:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a10:	1d3b      	adds	r3, r7, #4
 8001a12:	2200      	movs	r2, #0
 8001a14:	4619      	mov	r1, r3
 8001a16:	4818      	ldr	r0, [pc, #96]	; (8001a78 <MX_TIM2_Init+0xf0>)
 8001a18:	f005 f99a 	bl	8006d50 <HAL_TIM_PWM_ConfigChannel>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001a22:	f000 fcfd 	bl	8002420 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a26:	1d3b      	adds	r3, r7, #4
 8001a28:	2204      	movs	r2, #4
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4812      	ldr	r0, [pc, #72]	; (8001a78 <MX_TIM2_Init+0xf0>)
 8001a2e:	f005 f98f 	bl	8006d50 <HAL_TIM_PWM_ConfigChannel>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001a38:	f000 fcf2 	bl	8002420 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a3c:	1d3b      	adds	r3, r7, #4
 8001a3e:	2208      	movs	r2, #8
 8001a40:	4619      	mov	r1, r3
 8001a42:	480d      	ldr	r0, [pc, #52]	; (8001a78 <MX_TIM2_Init+0xf0>)
 8001a44:	f005 f984 	bl	8006d50 <HAL_TIM_PWM_ConfigChannel>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8001a4e:	f000 fce7 	bl	8002420 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a52:	1d3b      	adds	r3, r7, #4
 8001a54:	220c      	movs	r2, #12
 8001a56:	4619      	mov	r1, r3
 8001a58:	4807      	ldr	r0, [pc, #28]	; (8001a78 <MX_TIM2_Init+0xf0>)
 8001a5a:	f005 f979 	bl	8006d50 <HAL_TIM_PWM_ConfigChannel>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 8001a64:	f000 fcdc 	bl	8002420 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a68:	4803      	ldr	r0, [pc, #12]	; (8001a78 <MX_TIM2_Init+0xf0>)
 8001a6a:	f001 fc09 	bl	8003280 <HAL_TIM_MspPostInit>

}
 8001a6e:	bf00      	nop
 8001a70:	3728      	adds	r7, #40	; 0x28
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	20000674 	.word	0x20000674

08001a7c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a82:	f107 0310 	add.w	r3, r7, #16
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a8c:	463b      	mov	r3, r7
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	605a      	str	r2, [r3, #4]
 8001a94:	609a      	str	r2, [r3, #8]
 8001a96:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a98:	4b30      	ldr	r3, [pc, #192]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001a9a:	4a31      	ldr	r2, [pc, #196]	; (8001b60 <MX_TIM3_Init+0xe4>)
 8001a9c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72 - 1;
 8001a9e:	4b2f      	ldr	r3, [pc, #188]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001aa0:	2247      	movs	r2, #71	; 0x47
 8001aa2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa4:	4b2d      	ldr	r3, [pc, #180]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65536 - 1;
 8001aaa:	4b2c      	ldr	r3, [pc, #176]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001aac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ab0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ab2:	4b2a      	ldr	r3, [pc, #168]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab8:	4b28      	ldr	r3, [pc, #160]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001abe:	4827      	ldr	r0, [pc, #156]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001ac0:	f004 ff0e 	bl	80068e0 <HAL_TIM_IC_Init>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001aca:	f000 fca9 	bl	8002420 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ad6:	f107 0310 	add.w	r3, r7, #16
 8001ada:	4619      	mov	r1, r3
 8001adc:	481f      	ldr	r0, [pc, #124]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001ade:	f005 fdff 	bl	80076e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001ae8:	f000 fc9a 	bl	8002420 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001aec:	2300      	movs	r3, #0
 8001aee:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001af0:	2301      	movs	r3, #1
 8001af2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001af4:	2300      	movs	r3, #0
 8001af6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001af8:	2300      	movs	r3, #0
 8001afa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001afc:	463b      	mov	r3, r7
 8001afe:	2200      	movs	r2, #0
 8001b00:	4619      	mov	r1, r3
 8001b02:	4816      	ldr	r0, [pc, #88]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001b04:	f005 f888 	bl	8006c18 <HAL_TIM_IC_ConfigChannel>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001b0e:	f000 fc87 	bl	8002420 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001b12:	463b      	mov	r3, r7
 8001b14:	2204      	movs	r2, #4
 8001b16:	4619      	mov	r1, r3
 8001b18:	4810      	ldr	r0, [pc, #64]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001b1a:	f005 f87d 	bl	8006c18 <HAL_TIM_IC_ConfigChannel>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 8001b24:	f000 fc7c 	bl	8002420 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001b28:	463b      	mov	r3, r7
 8001b2a:	2208      	movs	r2, #8
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	480b      	ldr	r0, [pc, #44]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001b30:	f005 f872 	bl	8006c18 <HAL_TIM_IC_ConfigChannel>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_TIM3_Init+0xc2>
  {
    Error_Handler();
 8001b3a:	f000 fc71 	bl	8002420 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001b3e:	463b      	mov	r3, r7
 8001b40:	220c      	movs	r2, #12
 8001b42:	4619      	mov	r1, r3
 8001b44:	4805      	ldr	r0, [pc, #20]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001b46:	f005 f867 	bl	8006c18 <HAL_TIM_IC_ConfigChannel>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001b50:	f000 fc66 	bl	8002420 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b54:	bf00      	nop
 8001b56:	3718      	adds	r7, #24
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	20000518 	.word	0x20000518
 8001b60:	40000400 	.word	0x40000400

08001b64 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b6a:	f107 0310 	add.w	r3, r7, #16
 8001b6e:	2200      	movs	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]
 8001b72:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b74:	463b      	mov	r3, r7
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
 8001b7a:	605a      	str	r2, [r3, #4]
 8001b7c:	609a      	str	r2, [r3, #8]
 8001b7e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b80:	4b25      	ldr	r3, [pc, #148]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001b82:	4a26      	ldr	r2, [pc, #152]	; (8001c1c <MX_TIM4_Init+0xb8>)
 8001b84:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72 - 1;
 8001b86:	4b24      	ldr	r3, [pc, #144]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001b88:	2247      	movs	r2, #71	; 0x47
 8001b8a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b8c:	4b22      	ldr	r3, [pc, #136]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65536 - 1;
 8001b92:	4b21      	ldr	r3, [pc, #132]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001b94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b98:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b9a:	4b1f      	ldr	r3, [pc, #124]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba0:	4b1d      	ldr	r3, [pc, #116]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001ba6:	481c      	ldr	r0, [pc, #112]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001ba8:	f004 fe9a 	bl	80068e0 <HAL_TIM_IC_Init>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001bb2:	f000 fc35 	bl	8002420 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bbe:	f107 0310 	add.w	r3, r7, #16
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4814      	ldr	r0, [pc, #80]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001bc6:	f005 fd8b 	bl	80076e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001bd0:	f000 fc26 	bl	8002420 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001be4:	463b      	mov	r3, r7
 8001be6:	2200      	movs	r2, #0
 8001be8:	4619      	mov	r1, r3
 8001bea:	480b      	ldr	r0, [pc, #44]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001bec:	f005 f814 	bl	8006c18 <HAL_TIM_IC_ConfigChannel>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8001bf6:	f000 fc13 	bl	8002420 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001bfa:	463b      	mov	r3, r7
 8001bfc:	2204      	movs	r2, #4
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4805      	ldr	r0, [pc, #20]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001c02:	f005 f809 	bl	8006c18 <HAL_TIM_IC_ConfigChannel>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 8001c0c:	f000 fc08 	bl	8002420 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c10:	bf00      	nop
 8001c12:	3718      	adds	r7, #24
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	200003f8 	.word	0x200003f8
 8001c1c:	40000800 	.word	0x40000800

08001c20 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c26:	463b      	mov	r3, r7
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001c2e:	4b15      	ldr	r3, [pc, #84]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c30:	4a15      	ldr	r2, [pc, #84]	; (8001c88 <MX_TIM6_Init+0x68>)
 8001c32:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72 - 1;
 8001c34:	4b13      	ldr	r3, [pc, #76]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c36:	2247      	movs	r2, #71	; 0x47
 8001c38:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c3a:	4b12      	ldr	r3, [pc, #72]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65536 - 1;
 8001c40:	4b10      	ldr	r3, [pc, #64]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c46:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c48:	4b0e      	ldr	r3, [pc, #56]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001c4e:	480d      	ldr	r0, [pc, #52]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c50:	f004 fd12 	bl	8006678 <HAL_TIM_Base_Init>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001c5a:	f000 fbe1 	bl	8002420 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c62:	2300      	movs	r3, #0
 8001c64:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c66:	463b      	mov	r3, r7
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4806      	ldr	r0, [pc, #24]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c6c:	f005 fd38 	bl	80076e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001c76:	f000 fbd3 	bl	8002420 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001c7a:	bf00      	nop
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	20000558 	.word	0x20000558
 8001c88:	40001000 	.word	0x40001000

08001c8c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c92:	463b      	mov	r3, r7
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001c9a:	4b15      	ldr	r3, [pc, #84]	; (8001cf0 <MX_TIM7_Init+0x64>)
 8001c9c:	4a15      	ldr	r2, [pc, #84]	; (8001cf4 <MX_TIM7_Init+0x68>)
 8001c9e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 72 - 1;
 8001ca0:	4b13      	ldr	r3, [pc, #76]	; (8001cf0 <MX_TIM7_Init+0x64>)
 8001ca2:	2247      	movs	r2, #71	; 0x47
 8001ca4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca6:	4b12      	ldr	r3, [pc, #72]	; (8001cf0 <MX_TIM7_Init+0x64>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 20000 - 1;
 8001cac:	4b10      	ldr	r3, [pc, #64]	; (8001cf0 <MX_TIM7_Init+0x64>)
 8001cae:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001cb2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb4:	4b0e      	ldr	r3, [pc, #56]	; (8001cf0 <MX_TIM7_Init+0x64>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001cba:	480d      	ldr	r0, [pc, #52]	; (8001cf0 <MX_TIM7_Init+0x64>)
 8001cbc:	f004 fcdc 	bl	8006678 <HAL_TIM_Base_Init>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001cc6:	f000 fbab 	bl	8002420 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001cd2:	463b      	mov	r3, r7
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4806      	ldr	r0, [pc, #24]	; (8001cf0 <MX_TIM7_Init+0x64>)
 8001cd8:	f005 fd02 	bl	80076e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001ce2:	f000 fb9d 	bl	8002420 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001ce6:	bf00      	nop
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	200006b4 	.word	0x200006b4
 8001cf4:	40001400 	.word	0x40001400

08001cf8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08a      	sub	sp, #40	; 0x28
 8001cfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfe:	f107 0314 	add.w	r3, r7, #20
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]
 8001d08:	609a      	str	r2, [r3, #8]
 8001d0a:	60da      	str	r2, [r3, #12]
 8001d0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	613b      	str	r3, [r7, #16]
 8001d12:	4b31      	ldr	r3, [pc, #196]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d16:	4a30      	ldr	r2, [pc, #192]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d18:	f043 0304 	orr.w	r3, r3, #4
 8001d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1e:	4b2e      	ldr	r3, [pc, #184]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	f003 0304 	and.w	r3, r3, #4
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	4b2a      	ldr	r3, [pc, #168]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d32:	4a29      	ldr	r2, [pc, #164]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d38:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3a:	4b27      	ldr	r3, [pc, #156]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	60bb      	str	r3, [r7, #8]
 8001d4a:	4b23      	ldr	r3, [pc, #140]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	4a22      	ldr	r2, [pc, #136]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	6313      	str	r3, [r2, #48]	; 0x30
 8001d56:	4b20      	ldr	r3, [pc, #128]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	60bb      	str	r3, [r7, #8]
 8001d60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	607b      	str	r3, [r7, #4]
 8001d66:	4b1c      	ldr	r3, [pc, #112]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	4a1b      	ldr	r2, [pc, #108]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d6c:	f043 0302 	orr.w	r3, r3, #2
 8001d70:	6313      	str	r3, [r2, #48]	; 0x30
 8001d72:	4b19      	ldr	r3, [pc, #100]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	f003 0302 	and.w	r3, r3, #2
 8001d7a:	607b      	str	r3, [r7, #4]
 8001d7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	21c0      	movs	r1, #192	; 0xc0
 8001d82:	4816      	ldr	r0, [pc, #88]	; (8001ddc <MX_GPIO_Init+0xe4>)
 8001d84:	f001 fec4 	bl	8003b10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GYRO_INT_Pin */
  GPIO_InitStruct.Pin = GYRO_INT_Pin;
 8001d88:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d8e:	4b14      	ldr	r3, [pc, #80]	; (8001de0 <MX_GPIO_Init+0xe8>)
 8001d90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d92:	2300      	movs	r3, #0
 8001d94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GYRO_INT_GPIO_Port, &GPIO_InitStruct);
 8001d96:	f107 0314 	add.w	r3, r7, #20
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	480f      	ldr	r0, [pc, #60]	; (8001ddc <MX_GPIO_Init+0xe4>)
 8001d9e:	f001 fd1d 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001da2:	23c0      	movs	r3, #192	; 0xc0
 8001da4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da6:	2301      	movs	r3, #1
 8001da8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001daa:	2300      	movs	r3, #0
 8001dac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dae:	2300      	movs	r3, #0
 8001db0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001db2:	f107 0314 	add.w	r3, r7, #20
 8001db6:	4619      	mov	r1, r3
 8001db8:	4808      	ldr	r0, [pc, #32]	; (8001ddc <MX_GPIO_Init+0xe4>)
 8001dba:	f001 fd0f 	bl	80037dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	2028      	movs	r0, #40	; 0x28
 8001dc4:	f001 fcd3 	bl	800376e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001dc8:	2028      	movs	r0, #40	; 0x28
 8001dca:	f001 fcec 	bl	80037a6 <HAL_NVIC_EnableIRQ>

}
 8001dce:	bf00      	nop
 8001dd0:	3728      	adds	r7, #40	; 0x28
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	40020800 	.word	0x40020800
 8001de0:	10110000 	.word	0x10110000

08001de4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

/* GYROSCOPE DATA READY INTERRUPT CALLBACK */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	4603      	mov	r3, r0
 8001dec:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_14) { DATA_STATUS = DATA_READY; }    // SET DATA_READY FLAG
 8001dee:	88fb      	ldrh	r3, [r7, #6]
 8001df0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001df4:	d102      	bne.n	8001dfc <HAL_GPIO_EXTI_Callback+0x18>
 8001df6:	4b04      	ldr	r3, [pc, #16]	; (8001e08 <HAL_GPIO_EXTI_Callback+0x24>)
 8001df8:	2201      	movs	r2, #1
 8001dfa:	701a      	strb	r2, [r3, #0]
}
 8001dfc:	bf00      	nop
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	200003a0 	.word	0x200003a0

08001e0c <HAL_TIM_PeriodElapsedCallback>:

/* TIMER INTERRUPT CALLBACK FOR 50Hz UPDATE OVER SERIAL */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM7) { UPDATE_STATUS = UPDATE_READY; } // SET UPDATE_READY FLAG
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a05      	ldr	r2, [pc, #20]	; (8001e30 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d102      	bne.n	8001e24 <HAL_TIM_PeriodElapsedCallback+0x18>
 8001e1e:	4b05      	ldr	r3, [pc, #20]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001e20:	2201      	movs	r2, #1
 8001e22:	701a      	strb	r2, [r3, #0]
}
 8001e24:	bf00      	nop
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	40001400 	.word	0x40001400
 8001e34:	200003a1 	.word	0x200003a1

08001e38 <HAL_TIM_IC_CaptureCallback>:
 * Measures pulse widths on the following channels:
 * TIM3: CH1, CH2, CH3, CH4
 * TIM4: CH1, CH2
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
	uint8_t idx     = 0; // CHANNEL INDEX
 8001e40:	2300      	movs	r3, #0
 8001e42:	73fb      	strb	r3, [r7, #15]
	uint8_t channel = 0; // TIMER CHANNEL
 8001e44:	2300      	movs	r3, #0
 8001e46:	73bb      	strb	r3, [r7, #14]

	// TIMER 3: 4 CHANNELS
	if (htim == &htim3)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	4a7e      	ldr	r2, [pc, #504]	; (8002044 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	f040 810d 	bne.w	800206c <HAL_TIM_IC_CaptureCallback+0x234>
	{
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	7f1b      	ldrb	r3, [r3, #28]
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d103      	bne.n	8001e62 <HAL_TIM_IC_CaptureCallback+0x2a>
		{
			idx     = 4;
 8001e5a:	2304      	movs	r3, #4
 8001e5c:	73fb      	strb	r3, [r7, #15]
			channel = TIM_CHANNEL_1;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	73bb      	strb	r3, [r7, #14]
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	7f1b      	ldrb	r3, [r3, #28]
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d103      	bne.n	8001e72 <HAL_TIM_IC_CaptureCallback+0x3a>
		{
			idx     = 5;
 8001e6a:	2305      	movs	r3, #5
 8001e6c:	73fb      	strb	r3, [r7, #15]
			channel = TIM_CHANNEL_2;
 8001e6e:	2304      	movs	r3, #4
 8001e70:	73bb      	strb	r3, [r7, #14]
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	7f1b      	ldrb	r3, [r3, #28]
 8001e76:	2b04      	cmp	r3, #4
 8001e78:	d103      	bne.n	8001e82 <HAL_TIM_IC_CaptureCallback+0x4a>
		{
			idx     = 3;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	73fb      	strb	r3, [r7, #15]
			channel = TIM_CHANNEL_3;
 8001e7e:	2308      	movs	r3, #8
 8001e80:	73bb      	strb	r3, [r7, #14]
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	7f1b      	ldrb	r3, [r3, #28]
 8001e86:	2b08      	cmp	r3, #8
 8001e88:	d103      	bne.n	8001e92 <HAL_TIM_IC_CaptureCallback+0x5a>
		{
			idx     = 2;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	73fb      	strb	r3, [r7, #15]
			channel = TIM_CHANNEL_4;
 8001e8e:	230c      	movs	r3, #12
 8001e90:	73bb      	strb	r3, [r7, #14]
		}

		//  PULSE WIDTH CAPTURE
		if (IC_Started[idx] == 0x0) {
 8001e92:	7bfb      	ldrb	r3, [r7, #15]
 8001e94:	4a6c      	ldr	r2, [pc, #432]	; (8002048 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001e96:	5cd3      	ldrb	r3, [r2, r3]
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d167      	bne.n	8001f6e <HAL_TIM_IC_CaptureCallback+0x136>
			IC_ts1[idx] = HAL_TIM_ReadCapturedValue(htim, channel);							// GET FIRST TIMESTAMP
 8001e9e:	7bbb      	ldrb	r3, [r7, #14]
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f005 f81a 	bl	8006edc <HAL_TIM_ReadCapturedValue>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	7bfb      	ldrb	r3, [r7, #15]
 8001eac:	b291      	uxth	r1, r2
 8001eae:	4a67      	ldr	r2, [pc, #412]	; (800204c <HAL_TIM_IC_CaptureCallback+0x214>)
 8001eb0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_INPUTCHANNELPOLARITY_FALLING);	// FLIP POLARITY
 8001eb4:	7bbb      	ldrb	r3, [r7, #14]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d108      	bne.n	8001ecc <HAL_TIM_IC_CaptureCallback+0x94>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6a1a      	ldr	r2, [r3, #32]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f022 020a 	bic.w	r2, r2, #10
 8001ec8:	621a      	str	r2, [r3, #32]
 8001eca:	e01f      	b.n	8001f0c <HAL_TIM_IC_CaptureCallback+0xd4>
 8001ecc:	7bbb      	ldrb	r3, [r7, #14]
 8001ece:	2b04      	cmp	r3, #4
 8001ed0:	d108      	bne.n	8001ee4 <HAL_TIM_IC_CaptureCallback+0xac>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	6a1a      	ldr	r2, [r3, #32]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001ee0:	621a      	str	r2, [r3, #32]
 8001ee2:	e013      	b.n	8001f0c <HAL_TIM_IC_CaptureCallback+0xd4>
 8001ee4:	7bbb      	ldrb	r3, [r7, #14]
 8001ee6:	2b08      	cmp	r3, #8
 8001ee8:	d108      	bne.n	8001efc <HAL_TIM_IC_CaptureCallback+0xc4>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	6a1a      	ldr	r2, [r3, #32]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 8001ef8:	621a      	str	r2, [r3, #32]
 8001efa:	e007      	b.n	8001f0c <HAL_TIM_IC_CaptureCallback+0xd4>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	6a1a      	ldr	r2, [r3, #32]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 8001f0a:	621a      	str	r2, [r3, #32]
 8001f0c:	7bbb      	ldrb	r3, [r7, #14]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d108      	bne.n	8001f24 <HAL_TIM_IC_CaptureCallback+0xec>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	6a1a      	ldr	r2, [r3, #32]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f042 0202 	orr.w	r2, r2, #2
 8001f20:	621a      	str	r2, [r3, #32]
 8001f22:	e01f      	b.n	8001f64 <HAL_TIM_IC_CaptureCallback+0x12c>
 8001f24:	7bbb      	ldrb	r3, [r7, #14]
 8001f26:	2b04      	cmp	r3, #4
 8001f28:	d108      	bne.n	8001f3c <HAL_TIM_IC_CaptureCallback+0x104>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	6a1a      	ldr	r2, [r3, #32]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f042 0220 	orr.w	r2, r2, #32
 8001f38:	621a      	str	r2, [r3, #32]
 8001f3a:	e013      	b.n	8001f64 <HAL_TIM_IC_CaptureCallback+0x12c>
 8001f3c:	7bbb      	ldrb	r3, [r7, #14]
 8001f3e:	2b08      	cmp	r3, #8
 8001f40:	d108      	bne.n	8001f54 <HAL_TIM_IC_CaptureCallback+0x11c>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	6a1a      	ldr	r2, [r3, #32]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f50:	621a      	str	r2, [r3, #32]
 8001f52:	e007      	b.n	8001f64 <HAL_TIM_IC_CaptureCallback+0x12c>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	6a1a      	ldr	r2, [r3, #32]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f62:	621a      	str	r2, [r3, #32]
			IC_Started[idx] = 0x1;															// UPDATE STATUS
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
 8001f66:	4a38      	ldr	r2, [pc, #224]	; (8002048 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001f68:	2101      	movs	r1, #1
 8001f6a:	54d1      	strb	r1, [r2, r3]
 8001f6c:	e07e      	b.n	800206c <HAL_TIM_IC_CaptureCallback+0x234>
		} else if (IC_Started[idx] == 0x1) {
 8001f6e:	7bfb      	ldrb	r3, [r7, #15]
 8001f70:	4a35      	ldr	r2, [pc, #212]	; (8002048 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001f72:	5cd3      	ldrb	r3, [r2, r3]
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d178      	bne.n	800206c <HAL_TIM_IC_CaptureCallback+0x234>
			IC_ts2[idx] = HAL_TIM_ReadCapturedValue(htim, channel);							// GET SECOND TIMESTAMP
 8001f7a:	7bbb      	ldrb	r3, [r7, #14]
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f004 ffac 	bl	8006edc <HAL_TIM_ReadCapturedValue>
 8001f84:	4602      	mov	r2, r0
 8001f86:	7bfb      	ldrb	r3, [r7, #15]
 8001f88:	b291      	uxth	r1, r2
 8001f8a:	4a31      	ldr	r2, [pc, #196]	; (8002050 <HAL_TIM_IC_CaptureCallback+0x218>)
 8001f8c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			IC_Elapsed[idx] = IC_ts2[idx] - IC_ts1[idx];									// CALCULATE PULSE WIDTH
 8001f90:	7bfb      	ldrb	r3, [r7, #15]
 8001f92:	4a2f      	ldr	r2, [pc, #188]	; (8002050 <HAL_TIM_IC_CaptureCallback+0x218>)
 8001f94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f98:	b299      	uxth	r1, r3
 8001f9a:	7bfb      	ldrb	r3, [r7, #15]
 8001f9c:	4a2b      	ldr	r2, [pc, #172]	; (800204c <HAL_TIM_IC_CaptureCallback+0x214>)
 8001f9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fa2:	b29a      	uxth	r2, r3
 8001fa4:	7bfb      	ldrb	r3, [r7, #15]
 8001fa6:	1a8a      	subs	r2, r1, r2
 8001fa8:	b291      	uxth	r1, r2
 8001faa:	4a2a      	ldr	r2, [pc, #168]	; (8002054 <HAL_TIM_IC_CaptureCallback+0x21c>)
 8001fac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_INPUTCHANNELPOLARITY_RISING);	// FLIP POLARITY
 8001fb0:	7bbb      	ldrb	r3, [r7, #14]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d108      	bne.n	8001fc8 <HAL_TIM_IC_CaptureCallback+0x190>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	6a1a      	ldr	r2, [r3, #32]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f022 020a 	bic.w	r2, r2, #10
 8001fc4:	621a      	str	r2, [r3, #32]
 8001fc6:	e01f      	b.n	8002008 <HAL_TIM_IC_CaptureCallback+0x1d0>
 8001fc8:	7bbb      	ldrb	r3, [r7, #14]
 8001fca:	2b04      	cmp	r3, #4
 8001fcc:	d108      	bne.n	8001fe0 <HAL_TIM_IC_CaptureCallback+0x1a8>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	6a1a      	ldr	r2, [r3, #32]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001fdc:	621a      	str	r2, [r3, #32]
 8001fde:	e013      	b.n	8002008 <HAL_TIM_IC_CaptureCallback+0x1d0>
 8001fe0:	7bbb      	ldrb	r3, [r7, #14]
 8001fe2:	2b08      	cmp	r3, #8
 8001fe4:	d108      	bne.n	8001ff8 <HAL_TIM_IC_CaptureCallback+0x1c0>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	6a1a      	ldr	r2, [r3, #32]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 8001ff4:	621a      	str	r2, [r3, #32]
 8001ff6:	e007      	b.n	8002008 <HAL_TIM_IC_CaptureCallback+0x1d0>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	6a1a      	ldr	r2, [r3, #32]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 8002006:	621a      	str	r2, [r3, #32]
 8002008:	7bbb      	ldrb	r3, [r7, #14]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d106      	bne.n	800201c <HAL_TIM_IC_CaptureCallback+0x1e4>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	6a12      	ldr	r2, [r2, #32]
 8002018:	621a      	str	r2, [r3, #32]
 800201a:	e023      	b.n	8002064 <HAL_TIM_IC_CaptureCallback+0x22c>
 800201c:	7bbb      	ldrb	r3, [r7, #14]
 800201e:	2b04      	cmp	r3, #4
 8002020:	d106      	bne.n	8002030 <HAL_TIM_IC_CaptureCallback+0x1f8>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	6a12      	ldr	r2, [r2, #32]
 800202c:	621a      	str	r2, [r3, #32]
 800202e:	e019      	b.n	8002064 <HAL_TIM_IC_CaptureCallback+0x22c>
 8002030:	7bbb      	ldrb	r3, [r7, #14]
 8002032:	2b08      	cmp	r3, #8
 8002034:	d110      	bne.n	8002058 <HAL_TIM_IC_CaptureCallback+0x220>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	6a12      	ldr	r2, [r2, #32]
 8002040:	621a      	str	r2, [r3, #32]
 8002042:	e00f      	b.n	8002064 <HAL_TIM_IC_CaptureCallback+0x22c>
 8002044:	20000518 	.word	0x20000518
 8002048:	20000374 	.word	0x20000374
 800204c:	2000037c 	.word	0x2000037c
 8002050:	20000388 	.word	0x20000388
 8002054:	20000394 	.word	0x20000394
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	6a12      	ldr	r2, [r2, #32]
 8002062:	621a      	str	r2, [r3, #32]
			IC_Started[idx] = 0x0;															// UPDATE STATUS
 8002064:	7bfb      	ldrb	r3, [r7, #15]
 8002066:	4a7f      	ldr	r2, [pc, #508]	; (8002264 <HAL_TIM_IC_CaptureCallback+0x42c>)
 8002068:	2100      	movs	r1, #0
 800206a:	54d1      	strb	r1, [r2, r3]
		}
	}
	// TIMER 4: 2 CHANNELS
	if (htim == &htim4)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a7e      	ldr	r2, [pc, #504]	; (8002268 <HAL_TIM_IC_CaptureCallback+0x430>)
 8002070:	4293      	cmp	r3, r2
 8002072:	f040 80f3 	bne.w	800225c <HAL_TIM_IC_CaptureCallback+0x424>
	{
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	7f1b      	ldrb	r3, [r3, #28]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d103      	bne.n	8002086 <HAL_TIM_IC_CaptureCallback+0x24e>
		{
			idx     = 1;
 800207e:	2301      	movs	r3, #1
 8002080:	73fb      	strb	r3, [r7, #15]
			channel = TIM_CHANNEL_1;
 8002082:	2300      	movs	r3, #0
 8002084:	73bb      	strb	r3, [r7, #14]
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	7f1b      	ldrb	r3, [r3, #28]
 800208a:	2b02      	cmp	r3, #2
 800208c:	d103      	bne.n	8002096 <HAL_TIM_IC_CaptureCallback+0x25e>
		{
			idx     = 0;
 800208e:	2300      	movs	r3, #0
 8002090:	73fb      	strb	r3, [r7, #15]
			channel = TIM_CHANNEL_2;
 8002092:	2304      	movs	r3, #4
 8002094:	73bb      	strb	r3, [r7, #14]
		}

		//  PULSE WIDTH CAPTURE
		if (IC_Started[idx] == 0x0) {
 8002096:	7bfb      	ldrb	r3, [r7, #15]
 8002098:	4a72      	ldr	r2, [pc, #456]	; (8002264 <HAL_TIM_IC_CaptureCallback+0x42c>)
 800209a:	5cd3      	ldrb	r3, [r2, r3]
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d167      	bne.n	8002172 <HAL_TIM_IC_CaptureCallback+0x33a>
			IC_ts1[idx] = HAL_TIM_ReadCapturedValue(htim, channel);							// GET FIRST TIMESTAMP
 80020a2:	7bbb      	ldrb	r3, [r7, #14]
 80020a4:	4619      	mov	r1, r3
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f004 ff18 	bl	8006edc <HAL_TIM_ReadCapturedValue>
 80020ac:	4602      	mov	r2, r0
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
 80020b0:	b291      	uxth	r1, r2
 80020b2:	4a6e      	ldr	r2, [pc, #440]	; (800226c <HAL_TIM_IC_CaptureCallback+0x434>)
 80020b4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_INPUTCHANNELPOLARITY_FALLING);	// FLIP POLARITY
 80020b8:	7bbb      	ldrb	r3, [r7, #14]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d108      	bne.n	80020d0 <HAL_TIM_IC_CaptureCallback+0x298>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6a1a      	ldr	r2, [r3, #32]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f022 020a 	bic.w	r2, r2, #10
 80020cc:	621a      	str	r2, [r3, #32]
 80020ce:	e01f      	b.n	8002110 <HAL_TIM_IC_CaptureCallback+0x2d8>
 80020d0:	7bbb      	ldrb	r3, [r7, #14]
 80020d2:	2b04      	cmp	r3, #4
 80020d4:	d108      	bne.n	80020e8 <HAL_TIM_IC_CaptureCallback+0x2b0>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	6a1a      	ldr	r2, [r3, #32]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80020e4:	621a      	str	r2, [r3, #32]
 80020e6:	e013      	b.n	8002110 <HAL_TIM_IC_CaptureCallback+0x2d8>
 80020e8:	7bbb      	ldrb	r3, [r7, #14]
 80020ea:	2b08      	cmp	r3, #8
 80020ec:	d108      	bne.n	8002100 <HAL_TIM_IC_CaptureCallback+0x2c8>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	6a1a      	ldr	r2, [r3, #32]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 80020fc:	621a      	str	r2, [r3, #32]
 80020fe:	e007      	b.n	8002110 <HAL_TIM_IC_CaptureCallback+0x2d8>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6a1a      	ldr	r2, [r3, #32]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 800210e:	621a      	str	r2, [r3, #32]
 8002110:	7bbb      	ldrb	r3, [r7, #14]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d108      	bne.n	8002128 <HAL_TIM_IC_CaptureCallback+0x2f0>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	6a1a      	ldr	r2, [r3, #32]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f042 0202 	orr.w	r2, r2, #2
 8002124:	621a      	str	r2, [r3, #32]
 8002126:	e01f      	b.n	8002168 <HAL_TIM_IC_CaptureCallback+0x330>
 8002128:	7bbb      	ldrb	r3, [r7, #14]
 800212a:	2b04      	cmp	r3, #4
 800212c:	d108      	bne.n	8002140 <HAL_TIM_IC_CaptureCallback+0x308>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6a1a      	ldr	r2, [r3, #32]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f042 0220 	orr.w	r2, r2, #32
 800213c:	621a      	str	r2, [r3, #32]
 800213e:	e013      	b.n	8002168 <HAL_TIM_IC_CaptureCallback+0x330>
 8002140:	7bbb      	ldrb	r3, [r7, #14]
 8002142:	2b08      	cmp	r3, #8
 8002144:	d108      	bne.n	8002158 <HAL_TIM_IC_CaptureCallback+0x320>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6a1a      	ldr	r2, [r3, #32]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002154:	621a      	str	r2, [r3, #32]
 8002156:	e007      	b.n	8002168 <HAL_TIM_IC_CaptureCallback+0x330>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	6a1a      	ldr	r2, [r3, #32]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002166:	621a      	str	r2, [r3, #32]
			IC_Started[idx] = 0x1;															// UPDATE STATUS
 8002168:	7bfb      	ldrb	r3, [r7, #15]
 800216a:	4a3e      	ldr	r2, [pc, #248]	; (8002264 <HAL_TIM_IC_CaptureCallback+0x42c>)
 800216c:	2101      	movs	r1, #1
 800216e:	54d1      	strb	r1, [r2, r3]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_INPUTCHANNELPOLARITY_RISING);	// FLIP POLARITY
			IC_Started[idx] = 0x0;															// UPDATE STATUS
		}
	}

}
 8002170:	e074      	b.n	800225c <HAL_TIM_IC_CaptureCallback+0x424>
		} else if (IC_Started[idx] == 0x1) {
 8002172:	7bfb      	ldrb	r3, [r7, #15]
 8002174:	4a3b      	ldr	r2, [pc, #236]	; (8002264 <HAL_TIM_IC_CaptureCallback+0x42c>)
 8002176:	5cd3      	ldrb	r3, [r2, r3]
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b01      	cmp	r3, #1
 800217c:	d16e      	bne.n	800225c <HAL_TIM_IC_CaptureCallback+0x424>
			IC_ts2[idx] = HAL_TIM_ReadCapturedValue(htim, channel);							// GET SECOND TIMESTAMP
 800217e:	7bbb      	ldrb	r3, [r7, #14]
 8002180:	4619      	mov	r1, r3
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f004 feaa 	bl	8006edc <HAL_TIM_ReadCapturedValue>
 8002188:	4602      	mov	r2, r0
 800218a:	7bfb      	ldrb	r3, [r7, #15]
 800218c:	b291      	uxth	r1, r2
 800218e:	4a38      	ldr	r2, [pc, #224]	; (8002270 <HAL_TIM_IC_CaptureCallback+0x438>)
 8002190:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			IC_Elapsed[idx] = IC_ts2[idx] - IC_ts1[idx];									// CALCULATE PULSE WIDTH
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	4a36      	ldr	r2, [pc, #216]	; (8002270 <HAL_TIM_IC_CaptureCallback+0x438>)
 8002198:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800219c:	b299      	uxth	r1, r3
 800219e:	7bfb      	ldrb	r3, [r7, #15]
 80021a0:	4a32      	ldr	r2, [pc, #200]	; (800226c <HAL_TIM_IC_CaptureCallback+0x434>)
 80021a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	7bfb      	ldrb	r3, [r7, #15]
 80021aa:	1a8a      	subs	r2, r1, r2
 80021ac:	b291      	uxth	r1, r2
 80021ae:	4a31      	ldr	r2, [pc, #196]	; (8002274 <HAL_TIM_IC_CaptureCallback+0x43c>)
 80021b0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_INPUTCHANNELPOLARITY_RISING);	// FLIP POLARITY
 80021b4:	7bbb      	ldrb	r3, [r7, #14]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d108      	bne.n	80021cc <HAL_TIM_IC_CaptureCallback+0x394>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6a1a      	ldr	r2, [r3, #32]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f022 020a 	bic.w	r2, r2, #10
 80021c8:	621a      	str	r2, [r3, #32]
 80021ca:	e01f      	b.n	800220c <HAL_TIM_IC_CaptureCallback+0x3d4>
 80021cc:	7bbb      	ldrb	r3, [r7, #14]
 80021ce:	2b04      	cmp	r3, #4
 80021d0:	d108      	bne.n	80021e4 <HAL_TIM_IC_CaptureCallback+0x3ac>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	6a1a      	ldr	r2, [r3, #32]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80021e0:	621a      	str	r2, [r3, #32]
 80021e2:	e013      	b.n	800220c <HAL_TIM_IC_CaptureCallback+0x3d4>
 80021e4:	7bbb      	ldrb	r3, [r7, #14]
 80021e6:	2b08      	cmp	r3, #8
 80021e8:	d108      	bne.n	80021fc <HAL_TIM_IC_CaptureCallback+0x3c4>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	6a1a      	ldr	r2, [r3, #32]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 80021f8:	621a      	str	r2, [r3, #32]
 80021fa:	e007      	b.n	800220c <HAL_TIM_IC_CaptureCallback+0x3d4>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	6a1a      	ldr	r2, [r3, #32]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 800220a:	621a      	str	r2, [r3, #32]
 800220c:	7bbb      	ldrb	r3, [r7, #14]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d106      	bne.n	8002220 <HAL_TIM_IC_CaptureCallback+0x3e8>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	6a12      	ldr	r2, [r2, #32]
 800221c:	621a      	str	r2, [r3, #32]
 800221e:	e019      	b.n	8002254 <HAL_TIM_IC_CaptureCallback+0x41c>
 8002220:	7bbb      	ldrb	r3, [r7, #14]
 8002222:	2b04      	cmp	r3, #4
 8002224:	d106      	bne.n	8002234 <HAL_TIM_IC_CaptureCallback+0x3fc>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	6a12      	ldr	r2, [r2, #32]
 8002230:	621a      	str	r2, [r3, #32]
 8002232:	e00f      	b.n	8002254 <HAL_TIM_IC_CaptureCallback+0x41c>
 8002234:	7bbb      	ldrb	r3, [r7, #14]
 8002236:	2b08      	cmp	r3, #8
 8002238:	d106      	bne.n	8002248 <HAL_TIM_IC_CaptureCallback+0x410>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	6a12      	ldr	r2, [r2, #32]
 8002244:	621a      	str	r2, [r3, #32]
 8002246:	e005      	b.n	8002254 <HAL_TIM_IC_CaptureCallback+0x41c>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	6a12      	ldr	r2, [r2, #32]
 8002252:	621a      	str	r2, [r3, #32]
			IC_Started[idx] = 0x0;															// UPDATE STATUS
 8002254:	7bfb      	ldrb	r3, [r7, #15]
 8002256:	4a03      	ldr	r2, [pc, #12]	; (8002264 <HAL_TIM_IC_CaptureCallback+0x42c>)
 8002258:	2100      	movs	r1, #0
 800225a:	54d1      	strb	r1, [r2, r3]
}
 800225c:	bf00      	nop
 800225e:	3710      	adds	r7, #16
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	20000374 	.word	0x20000374
 8002268:	200003f8 	.word	0x200003f8
 800226c:	2000037c 	.word	0x2000037c
 8002270:	20000388 	.word	0x20000388
 8002274:	20000394 	.word	0x20000394

08002278 <QUAD_Wrapper_Init>:

static void QUAD_Wrapper_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
	quad.hi2c = &hi2c1;
 800227c:	4b0a      	ldr	r3, [pc, #40]	; (80022a8 <QUAD_Wrapper_Init+0x30>)
 800227e:	4a0b      	ldr	r2, [pc, #44]	; (80022ac <QUAD_Wrapper_Init+0x34>)
 8002280:	601a      	str	r2, [r3, #0]
	quad.htim = &htim6;
 8002282:	4b09      	ldr	r3, [pc, #36]	; (80022a8 <QUAD_Wrapper_Init+0x30>)
 8002284:	4a0a      	ldr	r2, [pc, #40]	; (80022b0 <QUAD_Wrapper_Init+0x38>)
 8002286:	605a      	str	r2, [r3, #4]
	quad.OS   = &OSHOT;
 8002288:	4b07      	ldr	r3, [pc, #28]	; (80022a8 <QUAD_Wrapper_Init+0x30>)
 800228a:	4a0a      	ldr	r2, [pc, #40]	; (80022b4 <QUAD_Wrapper_Init+0x3c>)
 800228c:	609a      	str	r2, [r3, #8]
	quad.PID  = &PID;
 800228e:	4b06      	ldr	r3, [pc, #24]	; (80022a8 <QUAD_Wrapper_Init+0x30>)
 8002290:	4a09      	ldr	r2, [pc, #36]	; (80022b8 <QUAD_Wrapper_Init+0x40>)
 8002292:	60da      	str	r2, [r3, #12]

	QUAD_Init(&quad);
 8002294:	4804      	ldr	r0, [pc, #16]	; (80022a8 <QUAD_Wrapper_Init+0x30>)
 8002296:	f000 fbf3 	bl	8002a80 <QUAD_Init>

	// ENABLE TEST MODE (THROTTLE PASS THROUGH)
	quad.TEST_MODE = 0x1;
 800229a:	4b03      	ldr	r3, [pc, #12]	; (80022a8 <QUAD_Wrapper_Init+0x30>)
 800229c:	2201      	movs	r2, #1
 800229e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	20000598 	.word	0x20000598
 80022ac:	20000438 	.word	0x20000438
 80022b0:	20000558 	.word	0x20000558
 80022b4:	200003b4 	.word	0x200003b4
 80022b8:	2000048c 	.word	0x2000048c

080022bc <BMI088_Wrapper_Init>:

static void BMI088_Wrapper_Init(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
	// CHECK DEVICE IDENTIFIERS
	if ( BMI088_I2C_Read_CHIP_IDS(&hi2c1) != HAL_OK ) { Error_Handler(); }
 80022c0:	4808      	ldr	r0, [pc, #32]	; (80022e4 <BMI088_Wrapper_Init+0x28>)
 80022c2:	f7fe fe41 	bl	8000f48 <BMI088_I2C_Read_CHIP_IDS>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <BMI088_Wrapper_Init+0x14>
 80022cc:	f000 f8a8 	bl	8002420 <Error_Handler>
	// RUN BMI088 GYROSCOPE INITIALIZATION
	if ( BMI088_I2C_GYRO_INIT(&hi2c1) != HAL_OK )     { Error_Handler(); };
 80022d0:	4804      	ldr	r0, [pc, #16]	; (80022e4 <BMI088_Wrapper_Init+0x28>)
 80022d2:	f7fe fe74 	bl	8000fbe <BMI088_I2C_GYRO_INIT>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <BMI088_Wrapper_Init+0x24>
 80022dc:	f000 f8a0 	bl	8002420 <Error_Handler>
}
 80022e0:	bf00      	nop
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20000438 	.word	0x20000438

080022e8 <OS125_Wrapper_Init>:

/* ONESHOT125 INTIALIZATION FUNCTION */
static void OS125_Wrapper_Init(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
	OSHOT.htim     = &htim2;
 80022ec:	4b0c      	ldr	r3, [pc, #48]	; (8002320 <OS125_Wrapper_Init+0x38>)
 80022ee:	4a0d      	ldr	r2, [pc, #52]	; (8002324 <OS125_Wrapper_Init+0x3c>)
 80022f0:	601a      	str	r2, [r3, #0]
	OSHOT.com      = PID.out;
 80022f2:	4b0b      	ldr	r3, [pc, #44]	; (8002320 <OS125_Wrapper_Init+0x38>)
 80022f4:	4a0c      	ldr	r2, [pc, #48]	; (8002328 <OS125_Wrapper_Init+0x40>)
 80022f6:	609a      	str	r2, [r3, #8]
	OSHOT.IC       = IC_Elapsed;
 80022f8:	4b09      	ldr	r3, [pc, #36]	; (8002320 <OS125_Wrapper_Init+0x38>)
 80022fa:	4a0c      	ldr	r2, [pc, #48]	; (800232c <OS125_Wrapper_Init+0x44>)
 80022fc:	60da      	str	r2, [r3, #12]
	OSHOT.fclk     = 72000000;
 80022fe:	4b08      	ldr	r3, [pc, #32]	; (8002320 <OS125_Wrapper_Init+0x38>)
 8002300:	4a0b      	ldr	r2, [pc, #44]	; (8002330 <OS125_Wrapper_Init+0x48>)
 8002302:	625a      	str	r2, [r3, #36]	; 0x24
	OSHOT.fclk_psc = 1 - 1;
 8002304:	4b06      	ldr	r3, [pc, #24]	; (8002320 <OS125_Wrapper_Init+0x38>)
 8002306:	2200      	movs	r2, #0
 8002308:	629a      	str	r2, [r3, #40]	; 0x28

	if (OS125_Init(&OSHOT) != OS125_OK) { Error_Handler(); };
 800230a:	4805      	ldr	r0, [pc, #20]	; (8002320 <OS125_Wrapper_Init+0x38>)
 800230c:	f000 f8b0 	bl	8002470 <OS125_Init>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <OS125_Wrapper_Init+0x32>
 8002316:	f000 f883 	bl	8002420 <Error_Handler>
}
 800231a:	bf00      	nop
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	200003b4 	.word	0x200003b4
 8002324:	20000674 	.word	0x20000674
 8002328:	2000048c 	.word	0x2000048c
 800232c:	20000394 	.word	0x20000394
 8002330:	044aa200 	.word	0x044aa200

08002334 <PID3_Wrapper_Init>:

/* PID INITIALIZATION FUNCTION */
static void PID3_Wrapper_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
	if ( PID3_Init(&PID, Kp, Ki, Kd) != PID_OK )                   { Error_Handler(); }
 8002338:	4b17      	ldr	r3, [pc, #92]	; (8002398 <PID3_Wrapper_Init+0x64>)
 800233a:	4a18      	ldr	r2, [pc, #96]	; (800239c <PID3_Wrapper_Init+0x68>)
 800233c:	4918      	ldr	r1, [pc, #96]	; (80023a0 <PID3_Wrapper_Init+0x6c>)
 800233e:	4819      	ldr	r0, [pc, #100]	; (80023a4 <PID3_Wrapper_Init+0x70>)
 8002340:	f7fe ff02 	bl	8001148 <PID3_Init>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <PID3_Wrapper_Init+0x1a>
 800234a:	f000 f869 	bl	8002420 <Error_Handler>
	if ( PID3_Set_Tau(&PID, 0.02) != PID_OK)                       { Error_Handler(); }
 800234e:	ed9f 0a16 	vldr	s0, [pc, #88]	; 80023a8 <PID3_Wrapper_Init+0x74>
 8002352:	4814      	ldr	r0, [pc, #80]	; (80023a4 <PID3_Wrapper_Init+0x70>)
 8002354:	f7fe ffac 	bl	80012b0 <PID3_Set_Tau>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <PID3_Wrapper_Init+0x2e>
 800235e:	f000 f85f 	bl	8002420 <Error_Handler>
	if ( PID3_Set_Integrator_Limit(&PID, -100.0, 100.0) != PID_OK) { Error_Handler(); }
 8002362:	eddf 0a12 	vldr	s1, [pc, #72]	; 80023ac <PID3_Wrapper_Init+0x78>
 8002366:	ed9f 0a12 	vldr	s0, [pc, #72]	; 80023b0 <PID3_Wrapper_Init+0x7c>
 800236a:	480e      	ldr	r0, [pc, #56]	; (80023a4 <PID3_Wrapper_Init+0x70>)
 800236c:	f7fe ffb9 	bl	80012e2 <PID3_Set_Integrator_Limit>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <PID3_Wrapper_Init+0x46>
 8002376:	f000 f853 	bl	8002420 <Error_Handler>
	if ( PID3_Set_Output_Limit(&PID, -100.0, 100.0) != PID_OK)     { Error_Handler(); }
 800237a:	eddf 0a0c 	vldr	s1, [pc, #48]	; 80023ac <PID3_Wrapper_Init+0x78>
 800237e:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80023b0 <PID3_Wrapper_Init+0x7c>
 8002382:	4808      	ldr	r0, [pc, #32]	; (80023a4 <PID3_Wrapper_Init+0x70>)
 8002384:	f7fe ffdc 	bl	8001340 <PID3_Set_Output_Limit>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <PID3_Wrapper_Init+0x5e>
 800238e:	f000 f847 	bl	8002420 <Error_Handler>
}
 8002392:	bf00      	nop
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	0800d510 	.word	0x0800d510
 800239c:	0800d504 	.word	0x0800d504
 80023a0:	0800d4f8 	.word	0x0800d4f8
 80023a4:	2000048c 	.word	0x2000048c
 80023a8:	3ca3d70a 	.word	0x3ca3d70a
 80023ac:	42c80000 	.word	0x42c80000
 80023b0:	c2c80000 	.word	0xc2c80000

080023b4 <PWM_INPUT_START>:

/* START INPUT CAPTURE */
static void PWM_INPUT_START(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80023b8:	2100      	movs	r1, #0
 80023ba:	480c      	ldr	r0, [pc, #48]	; (80023ec <PWM_INPUT_START+0x38>)
 80023bc:	f004 fabc 	bl	8006938 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 80023c0:	2104      	movs	r1, #4
 80023c2:	480a      	ldr	r0, [pc, #40]	; (80023ec <PWM_INPUT_START+0x38>)
 80023c4:	f004 fab8 	bl	8006938 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 80023c8:	2108      	movs	r1, #8
 80023ca:	4808      	ldr	r0, [pc, #32]	; (80023ec <PWM_INPUT_START+0x38>)
 80023cc:	f004 fab4 	bl	8006938 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4);
 80023d0:	210c      	movs	r1, #12
 80023d2:	4806      	ldr	r0, [pc, #24]	; (80023ec <PWM_INPUT_START+0x38>)
 80023d4:	f004 fab0 	bl	8006938 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 80023d8:	2100      	movs	r1, #0
 80023da:	4805      	ldr	r0, [pc, #20]	; (80023f0 <PWM_INPUT_START+0x3c>)
 80023dc:	f004 faac 	bl	8006938 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);
 80023e0:	2104      	movs	r1, #4
 80023e2:	4803      	ldr	r0, [pc, #12]	; (80023f0 <PWM_INPUT_START+0x3c>)
 80023e4:	f004 faa8 	bl	8006938 <HAL_TIM_IC_Start_IT>
}
 80023e8:	bf00      	nop
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	20000518 	.word	0x20000518
 80023f0:	200003f8 	.word	0x200003f8

080023f4 <PWM_OUTPUT_START>:

/* START PWM OUTPUT */
static void PWM_OUTPUT_START(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80023f8:	2100      	movs	r1, #0
 80023fa:	4808      	ldr	r0, [pc, #32]	; (800241c <PWM_OUTPUT_START+0x28>)
 80023fc:	f004 f9da 	bl	80067b4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002400:	2104      	movs	r1, #4
 8002402:	4806      	ldr	r0, [pc, #24]	; (800241c <PWM_OUTPUT_START+0x28>)
 8002404:	f004 f9d6 	bl	80067b4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002408:	2108      	movs	r1, #8
 800240a:	4804      	ldr	r0, [pc, #16]	; (800241c <PWM_OUTPUT_START+0x28>)
 800240c:	f004 f9d2 	bl	80067b4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002410:	210c      	movs	r1, #12
 8002412:	4802      	ldr	r0, [pc, #8]	; (800241c <PWM_OUTPUT_START+0x28>)
 8002414:	f004 f9ce 	bl	80067b4 <HAL_TIM_PWM_Start>
}
 8002418:	bf00      	nop
 800241a:	bd80      	pop	{r7, pc}
 800241c:	20000674 	.word	0x20000674

08002420 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002424:	b672      	cpsid	i
  /* User can add his own implementation to report the HAL error return state */

  __disable_irq();

  // DISABLE PWM OUTPUT
  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8002426:	2100      	movs	r1, #0
 8002428:	480e      	ldr	r0, [pc, #56]	; (8002464 <Error_Handler+0x44>)
 800242a:	f004 fa01 	bl	8006830 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 800242e:	2104      	movs	r1, #4
 8002430:	480c      	ldr	r0, [pc, #48]	; (8002464 <Error_Handler+0x44>)
 8002432:	f004 f9fd 	bl	8006830 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8002436:	2108      	movs	r1, #8
 8002438:	480a      	ldr	r0, [pc, #40]	; (8002464 <Error_Handler+0x44>)
 800243a:	f004 f9f9 	bl	8006830 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 800243e:	210c      	movs	r1, #12
 8002440:	4808      	ldr	r0, [pc, #32]	; (8002464 <Error_Handler+0x44>)
 8002442:	f004 f9f5 	bl	8006830 <HAL_TIM_PWM_Stop>

  // SET STATUS LEDS
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8002446:	2200      	movs	r2, #0
 8002448:	2140      	movs	r1, #64	; 0x40
 800244a:	4807      	ldr	r0, [pc, #28]	; (8002468 <Error_Handler+0x48>)
 800244c:	f001 fb60 	bl	8003b10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8002450:	2201      	movs	r2, #1
 8002452:	2180      	movs	r1, #128	; 0x80
 8002454:	4804      	ldr	r0, [pc, #16]	; (8002468 <Error_Handler+0x48>)
 8002456:	f001 fb5b 	bl	8003b10 <HAL_GPIO_WritePin>

  CDC_Transmit_FS((uint8_t*)"ERROR\n", 6);
 800245a:	2106      	movs	r1, #6
 800245c:	4803      	ldr	r0, [pc, #12]	; (800246c <Error_Handler+0x4c>)
 800245e:	f008 f9d3 	bl	800a808 <CDC_Transmit_FS>

  while (1)
 8002462:	e7fe      	b.n	8002462 <Error_Handler+0x42>
 8002464:	20000674 	.word	0x20000674
 8002468:	40020800 	.word	0x40020800
 800246c:	0800d490 	.word	0x0800d490

08002470 <OS125_Init>:
 * 2) Set OS.command
 * 3) Set OS.fclk
 * 4) Set OS.fclk_psc
 */
OS125_StatusTypeDef OS125_Init(ONESHOT125 *OS)
{
 8002470:	b590      	push	{r4, r7, lr}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
	// GET TIMER INSTANCE
	OS->TIM = OS->htim->Instance;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	605a      	str	r2, [r3, #4]
	// CALCULATE TIMER CLOCK FREQUENCY
	OS->tim_clk = (float)OS->fclk / ((float)OS->fclk_psc + 1);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002486:	ee07 3a90 	vmov	s15, r3
 800248a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002492:	ee07 3a90 	vmov	s15, r3
 8002496:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800249a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800249e:	ee37 7a87 	vadd.f32	s14, s15, s14
 80024a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	// CALCULATE TIMER CLOCK PERIOD
	OS->dt = 1.0/OS->tim_clk;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80024b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80024b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	// CALCULATE MAXIMUM CCR VALUE (100% Power)
	OS->CCR_MAX = (int)ceil(0.000250 / OS->dt);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7fe f83f 	bl	8000548 <__aeabi_f2d>
 80024ca:	4603      	mov	r3, r0
 80024cc:	460c      	mov	r4, r1
 80024ce:	461a      	mov	r2, r3
 80024d0:	4623      	mov	r3, r4
 80024d2:	a137      	add	r1, pc, #220	; (adr r1, 80025b0 <OS125_Init+0x140>)
 80024d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80024d8:	f7fe f9b8 	bl	800084c <__aeabi_ddiv>
 80024dc:	4603      	mov	r3, r0
 80024de:	460c      	mov	r4, r1
 80024e0:	ec44 3b17 	vmov	d7, r3, r4
 80024e4:	eeb0 0a47 	vmov.f32	s0, s14
 80024e8:	eef0 0a67 	vmov.f32	s1, s15
 80024ec:	f00a fe44 	bl	800d178 <ceil>
 80024f0:	ec54 3b10 	vmov	r3, r4, d0
 80024f4:	4618      	mov	r0, r3
 80024f6:	4621      	mov	r1, r4
 80024f8:	f7fe fb2e 	bl	8000b58 <__aeabi_d2iz>
 80024fc:	4602      	mov	r2, r0
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	635a      	str	r2, [r3, #52]	; 0x34
	// CALCULATE MINIMUM CCR VALUE (0% Power)
	OS->CCR_MIN = (int)floor(0.000125 / OS->dt);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002506:	4618      	mov	r0, r3
 8002508:	f7fe f81e 	bl	8000548 <__aeabi_f2d>
 800250c:	4603      	mov	r3, r0
 800250e:	460c      	mov	r4, r1
 8002510:	461a      	mov	r2, r3
 8002512:	4623      	mov	r3, r4
 8002514:	a128      	add	r1, pc, #160	; (adr r1, 80025b8 <OS125_Init+0x148>)
 8002516:	e9d1 0100 	ldrd	r0, r1, [r1]
 800251a:	f7fe f997 	bl	800084c <__aeabi_ddiv>
 800251e:	4603      	mov	r3, r0
 8002520:	460c      	mov	r4, r1
 8002522:	ec44 3b17 	vmov	d7, r3, r4
 8002526:	eeb0 0a47 	vmov.f32	s0, s14
 800252a:	eef0 0a67 	vmov.f32	s1, s15
 800252e:	f00a fea3 	bl	800d278 <floor>
 8002532:	ec54 3b10 	vmov	r3, r4, d0
 8002536:	4618      	mov	r0, r3
 8002538:	4621      	mov	r1, r4
 800253a:	f7fe fb0d 	bl	8000b58 <__aeabi_d2iz>
 800253e:	4602      	mov	r2, r0
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	639a      	str	r2, [r3, #56]	; 0x38
	// MINIMUM IDLE CCR VALUE
	OS->CCR_MIN_ON = (int)OS->CCR_MIN*(1.0 + MIN_ON_MULTIPLIER);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002548:	4618      	mov	r0, r3
 800254a:	f7fd ffeb 	bl	8000524 <__aeabi_i2d>
 800254e:	a31c      	add	r3, pc, #112	; (adr r3, 80025c0 <OS125_Init+0x150>)
 8002550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002554:	f7fe f850 	bl	80005f8 <__aeabi_dmul>
 8002558:	4603      	mov	r3, r0
 800255a:	460c      	mov	r4, r1
 800255c:	4618      	mov	r0, r3
 800255e:	4621      	mov	r1, r4
 8002560:	f7fe fafa 	bl	8000b58 <__aeabi_d2iz>
 8002564:	4602      	mov	r2, r0
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	63da      	str	r2, [r3, #60]	; 0x3c
	// CALCULATE NUMBER OF CCR STEPS
	OS->CCR_STEPS = OS->CCR_MAX - OS->CCR_MIN;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002572:	1ad2      	subs	r2, r2, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	641a      	str	r2, [r3, #64]	; 0x40

	// SET ALL OUTPUTS TO 0
	for (int i = 0; i < 4; i++) { OS->CCR[i] = OS->CCR_MIN; }
 8002578:	2300      	movs	r3, #0
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	e00a      	b.n	8002594 <OS125_Init+0x124>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002582:	6879      	ldr	r1, [r7, #4]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	3304      	adds	r3, #4
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	440b      	add	r3, r1
 800258c:	605a      	str	r2, [r3, #4]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	3301      	adds	r3, #1
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2b03      	cmp	r3, #3
 8002598:	ddf1      	ble.n	800257e <OS125_Init+0x10e>
	OS125_UpdateCCR(OS);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f000 fa32 	bl	8002a04 <OS125_UpdateCCR>

	return OS125_OK;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3714      	adds	r7, #20
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd90      	pop	{r4, r7, pc}
 80025aa:	bf00      	nop
 80025ac:	f3af 8000 	nop.w
 80025b0:	d2f1a9fc 	.word	0xd2f1a9fc
 80025b4:	3f30624d 	.word	0x3f30624d
 80025b8:	d2f1a9fc 	.word	0xd2f1a9fc
 80025bc:	3f20624d 	.word	0x3f20624d
 80025c0:	9999999a 	.word	0x9999999a
 80025c4:	3ff19999 	.word	0x3ff19999

080025c8 <OS125_CommandFromSetpoint>:
/*
 * ONESHOT125 OUTPUT UPDATE FUNCTION
 * Converts PID controller output to PWM motor commands
 */
OS125_StatusTypeDef OS125_CommandFromSetpoint(ONESHOT125 *OS)
{
 80025c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
	// {TODO}: TAKE IN INPUT CAPTURE DATA AND PID OUTPUT AND
	//         CONVERT TO CCR VALUES (PWM OUTPUTS)

	// READ THROTTLE VALUE (MIN_ON - 1 scale)
	OS->throttle = fmin(1.0, fmax(MIN_ON_MULTIPLIER, ((float)OS->IC[0]-1000.0)/1000.0));
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	881b      	ldrh	r3, [r3, #0]
 80025d8:	b29b      	uxth	r3, r3
 80025da:	ee07 3a90 	vmov	s15, r3
 80025de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025e2:	ee17 0a90 	vmov	r0, s15
 80025e6:	f7fd ffaf 	bl	8000548 <__aeabi_f2d>
 80025ea:	f04f 0200 	mov.w	r2, #0
 80025ee:	4bca      	ldr	r3, [pc, #808]	; (8002918 <OS125_CommandFromSetpoint+0x350>)
 80025f0:	f7fd fe4a 	bl	8000288 <__aeabi_dsub>
 80025f4:	4603      	mov	r3, r0
 80025f6:	460c      	mov	r4, r1
 80025f8:	4618      	mov	r0, r3
 80025fa:	4621      	mov	r1, r4
 80025fc:	f04f 0200 	mov.w	r2, #0
 8002600:	4bc5      	ldr	r3, [pc, #788]	; (8002918 <OS125_CommandFromSetpoint+0x350>)
 8002602:	f7fe f923 	bl	800084c <__aeabi_ddiv>
 8002606:	4603      	mov	r3, r0
 8002608:	460c      	mov	r4, r1
 800260a:	ec44 3b17 	vmov	d7, r3, r4
 800260e:	eeb0 1a47 	vmov.f32	s2, s14
 8002612:	eef0 1a67 	vmov.f32	s3, s15
 8002616:	ed9f 0bbc 	vldr	d0, [pc, #752]	; 8002908 <OS125_CommandFromSetpoint+0x340>
 800261a:	f00a feb1 	bl	800d380 <fmax>
 800261e:	eeb0 7a40 	vmov.f32	s14, s0
 8002622:	eef0 7a60 	vmov.f32	s15, s1
 8002626:	eeb0 1a47 	vmov.f32	s2, s14
 800262a:	eef0 1a67 	vmov.f32	s3, s15
 800262e:	ed9f 0bb8 	vldr	d0, [pc, #736]	; 8002910 <OS125_CommandFromSetpoint+0x348>
 8002632:	f00a fecc 	bl	800d3ce <fmin>
 8002636:	ec54 3b10 	vmov	r3, r4, d0
 800263a:	4618      	mov	r0, r3
 800263c:	4621      	mov	r1, r4
 800263e:	f7fe fab3 	bl	8000ba8 <__aeabi_d2f>
 8002642:	4602      	mov	r2, r0
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	611a      	str	r2, [r3, #16]

	// CALCULATE MOTOR SPEEDS AND CONVERT TO CCR
	// MOTOR 1 (TOP RIGHT)
	OS->CCR[0] = fmin(OS->CCR_MAX, fmax(OS->CCR_MIN_ON, OS->CCR_MIN + (int)OS->CCR_STEPS*(OS->throttle - OS->com[0] - OS->com[1] - OS->com[2])));
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800264c:	4618      	mov	r0, r3
 800264e:	f7fd ff69 	bl	8000524 <__aeabi_i2d>
 8002652:	4604      	mov	r4, r0
 8002654:	460d      	mov	r5, r1
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800265a:	4618      	mov	r0, r3
 800265c:	f7fd ff62 	bl	8000524 <__aeabi_i2d>
 8002660:	4680      	mov	r8, r0
 8002662:	4689      	mov	r9, r1
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002668:	ee07 3a90 	vmov	s15, r3
 800266c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002674:	ee07 3a90 	vmov	s15, r3
 8002678:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	ed93 6a04 	vldr	s12, [r3, #16]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	edd3 7a00 	vldr	s15, [r3]
 800268a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	3304      	adds	r3, #4
 8002694:	edd3 7a00 	vldr	s15, [r3]
 8002698:	ee36 6a67 	vsub.f32	s12, s12, s15
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	3308      	adds	r3, #8
 80026a2:	edd3 7a00 	vldr	s15, [r3]
 80026a6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80026aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026b2:	ee17 0a90 	vmov	r0, s15
 80026b6:	f7fd ff47 	bl	8000548 <__aeabi_f2d>
 80026ba:	4602      	mov	r2, r0
 80026bc:	460b      	mov	r3, r1
 80026be:	ec43 2b11 	vmov	d1, r2, r3
 80026c2:	ec49 8b10 	vmov	d0, r8, r9
 80026c6:	f00a fe5b 	bl	800d380 <fmax>
 80026ca:	eeb0 7a40 	vmov.f32	s14, s0
 80026ce:	eef0 7a60 	vmov.f32	s15, s1
 80026d2:	eeb0 1a47 	vmov.f32	s2, s14
 80026d6:	eef0 1a67 	vmov.f32	s3, s15
 80026da:	ec45 4b10 	vmov	d0, r4, r5
 80026de:	f00a fe76 	bl	800d3ce <fmin>
 80026e2:	ec54 3b10 	vmov	r3, r4, d0
 80026e6:	4618      	mov	r0, r3
 80026e8:	4621      	mov	r1, r4
 80026ea:	f7fe fa35 	bl	8000b58 <__aeabi_d2iz>
 80026ee:	4602      	mov	r2, r0
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	615a      	str	r2, [r3, #20]
	// MOTOR 2 (TOP LEFT)
	OS->CCR[1] = fmin(OS->CCR_MAX, fmax(OS->CCR_MIN_ON, OS->CCR_MIN + (int)OS->CCR_STEPS*(OS->throttle + OS->com[0] - OS->com[1] + OS->com[2])));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7fd ff13 	bl	8000524 <__aeabi_i2d>
 80026fe:	4604      	mov	r4, r0
 8002700:	460d      	mov	r5, r1
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002706:	4618      	mov	r0, r3
 8002708:	f7fd ff0c 	bl	8000524 <__aeabi_i2d>
 800270c:	4680      	mov	r8, r0
 800270e:	4689      	mov	r9, r1
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002714:	ee07 3a90 	vmov	s15, r3
 8002718:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002720:	ee07 3a90 	vmov	s15, r3
 8002724:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	ed93 6a04 	vldr	s12, [r3, #16]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	edd3 7a00 	vldr	s15, [r3]
 8002736:	ee36 6a27 	vadd.f32	s12, s12, s15
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	3304      	adds	r3, #4
 8002740:	edd3 7a00 	vldr	s15, [r3]
 8002744:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	3308      	adds	r3, #8
 800274e:	edd3 7a00 	vldr	s15, [r3]
 8002752:	ee76 7a27 	vadd.f32	s15, s12, s15
 8002756:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800275a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800275e:	ee17 0a90 	vmov	r0, s15
 8002762:	f7fd fef1 	bl	8000548 <__aeabi_f2d>
 8002766:	4602      	mov	r2, r0
 8002768:	460b      	mov	r3, r1
 800276a:	ec43 2b11 	vmov	d1, r2, r3
 800276e:	ec49 8b10 	vmov	d0, r8, r9
 8002772:	f00a fe05 	bl	800d380 <fmax>
 8002776:	eeb0 7a40 	vmov.f32	s14, s0
 800277a:	eef0 7a60 	vmov.f32	s15, s1
 800277e:	eeb0 1a47 	vmov.f32	s2, s14
 8002782:	eef0 1a67 	vmov.f32	s3, s15
 8002786:	ec45 4b10 	vmov	d0, r4, r5
 800278a:	f00a fe20 	bl	800d3ce <fmin>
 800278e:	ec54 3b10 	vmov	r3, r4, d0
 8002792:	4618      	mov	r0, r3
 8002794:	4621      	mov	r1, r4
 8002796:	f7fe f9df 	bl	8000b58 <__aeabi_d2iz>
 800279a:	4602      	mov	r2, r0
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	619a      	str	r2, [r3, #24]
	// MOTOR 3 (BOTTOM LEFT)
	OS->CCR[2] = fmin(OS->CCR_MAX, fmax(OS->CCR_MIN_ON, OS->CCR_MIN + (int)OS->CCR_STEPS*(OS->throttle + OS->com[0] + OS->com[1] - OS->com[2])));
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7fd febd 	bl	8000524 <__aeabi_i2d>
 80027aa:	4604      	mov	r4, r0
 80027ac:	460d      	mov	r5, r1
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7fd feb6 	bl	8000524 <__aeabi_i2d>
 80027b8:	4680      	mov	r8, r0
 80027ba:	4689      	mov	r9, r1
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027c0:	ee07 3a90 	vmov	s15, r3
 80027c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027cc:	ee07 3a90 	vmov	s15, r3
 80027d0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	ed93 6a04 	vldr	s12, [r3, #16]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	edd3 7a00 	vldr	s15, [r3]
 80027e2:	ee36 6a27 	vadd.f32	s12, s12, s15
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	3304      	adds	r3, #4
 80027ec:	edd3 7a00 	vldr	s15, [r3]
 80027f0:	ee36 6a27 	vadd.f32	s12, s12, s15
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	3308      	adds	r3, #8
 80027fa:	edd3 7a00 	vldr	s15, [r3]
 80027fe:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002802:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002806:	ee77 7a27 	vadd.f32	s15, s14, s15
 800280a:	ee17 0a90 	vmov	r0, s15
 800280e:	f7fd fe9b 	bl	8000548 <__aeabi_f2d>
 8002812:	4602      	mov	r2, r0
 8002814:	460b      	mov	r3, r1
 8002816:	ec43 2b11 	vmov	d1, r2, r3
 800281a:	ec49 8b10 	vmov	d0, r8, r9
 800281e:	f00a fdaf 	bl	800d380 <fmax>
 8002822:	eeb0 7a40 	vmov.f32	s14, s0
 8002826:	eef0 7a60 	vmov.f32	s15, s1
 800282a:	eeb0 1a47 	vmov.f32	s2, s14
 800282e:	eef0 1a67 	vmov.f32	s3, s15
 8002832:	ec45 4b10 	vmov	d0, r4, r5
 8002836:	f00a fdca 	bl	800d3ce <fmin>
 800283a:	ec54 3b10 	vmov	r3, r4, d0
 800283e:	4618      	mov	r0, r3
 8002840:	4621      	mov	r1, r4
 8002842:	f7fe f989 	bl	8000b58 <__aeabi_d2iz>
 8002846:	4602      	mov	r2, r0
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	61da      	str	r2, [r3, #28]
	// MOTOR 4 (BOTTOM RIGHT)
	OS->CCR[3] = fmin(OS->CCR_MAX, fmax(OS->CCR_MIN_ON, OS->CCR_MIN + (int)OS->CCR_STEPS*(OS->throttle - OS->com[0] + OS->com[1] + OS->com[2])));
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002850:	4618      	mov	r0, r3
 8002852:	f7fd fe67 	bl	8000524 <__aeabi_i2d>
 8002856:	4604      	mov	r4, r0
 8002858:	460d      	mov	r5, r1
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800285e:	4618      	mov	r0, r3
 8002860:	f7fd fe60 	bl	8000524 <__aeabi_i2d>
 8002864:	4680      	mov	r8, r0
 8002866:	4689      	mov	r9, r1
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800286c:	ee07 3a90 	vmov	s15, r3
 8002870:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002878:	ee07 3a90 	vmov	s15, r3
 800287c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	ed93 6a04 	vldr	s12, [r3, #16]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	edd3 7a00 	vldr	s15, [r3]
 800288e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	3304      	adds	r3, #4
 8002898:	edd3 7a00 	vldr	s15, [r3]
 800289c:	ee36 6a27 	vadd.f32	s12, s12, s15
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	3308      	adds	r3, #8
 80028a6:	edd3 7a00 	vldr	s15, [r3]
 80028aa:	ee76 7a27 	vadd.f32	s15, s12, s15
 80028ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028b6:	ee17 0a90 	vmov	r0, s15
 80028ba:	f7fd fe45 	bl	8000548 <__aeabi_f2d>
 80028be:	4602      	mov	r2, r0
 80028c0:	460b      	mov	r3, r1
 80028c2:	ec43 2b11 	vmov	d1, r2, r3
 80028c6:	ec49 8b10 	vmov	d0, r8, r9
 80028ca:	f00a fd59 	bl	800d380 <fmax>
 80028ce:	eeb0 7a40 	vmov.f32	s14, s0
 80028d2:	eef0 7a60 	vmov.f32	s15, s1
 80028d6:	eeb0 1a47 	vmov.f32	s2, s14
 80028da:	eef0 1a67 	vmov.f32	s3, s15
 80028de:	ec45 4b10 	vmov	d0, r4, r5
 80028e2:	f00a fd74 	bl	800d3ce <fmin>
 80028e6:	ec54 3b10 	vmov	r3, r4, d0
 80028ea:	4618      	mov	r0, r3
 80028ec:	4621      	mov	r1, r4
 80028ee:	f7fe f933 	bl	8000b58 <__aeabi_d2iz>
 80028f2:	4602      	mov	r2, r0
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	621a      	str	r2, [r3, #32]

	return OS125_OK;
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3708      	adds	r7, #8
 80028fe:	46bd      	mov	sp, r7
 8002900:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002904:	f3af 8000 	nop.w
 8002908:	9999999a 	.word	0x9999999a
 800290c:	3fb99999 	.word	0x3fb99999
 8002910:	00000000 	.word	0x00000000
 8002914:	3ff00000 	.word	0x3ff00000
 8002918:	408f4000 	.word	0x408f4000
 800291c:	00000000 	.word	0x00000000

08002920 <OS125_ThrottlePassThrough>:
/*
 * ONESHOT125 THROTTLE PASSTHROUGH FUNCTION
 * Disregards PID controller and just passes through the throttle input
 */
OS125_StatusTypeDef OS125_ThrottlePassThrough(ONESHOT125 *OS)
{
 8002920:	b590      	push	{r4, r7, lr}
 8002922:	b085      	sub	sp, #20
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
	OS->throttle = fmin(1.0, fmax(0.0, ((float)OS->IC[0]-1000.0))/1000.0);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	881b      	ldrh	r3, [r3, #0]
 800292e:	b29b      	uxth	r3, r3
 8002930:	ee07 3a90 	vmov	s15, r3
 8002934:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002938:	ee17 0a90 	vmov	r0, s15
 800293c:	f7fd fe04 	bl	8000548 <__aeabi_f2d>
 8002940:	f04f 0200 	mov.w	r2, #0
 8002944:	4b2e      	ldr	r3, [pc, #184]	; (8002a00 <OS125_ThrottlePassThrough+0xe0>)
 8002946:	f7fd fc9f 	bl	8000288 <__aeabi_dsub>
 800294a:	4603      	mov	r3, r0
 800294c:	460c      	mov	r4, r1
 800294e:	ec44 3b17 	vmov	d7, r3, r4
 8002952:	eeb0 1a47 	vmov.f32	s2, s14
 8002956:	eef0 1a67 	vmov.f32	s3, s15
 800295a:	ed9f 0b25 	vldr	d0, [pc, #148]	; 80029f0 <OS125_ThrottlePassThrough+0xd0>
 800295e:	f00a fd0f 	bl	800d380 <fmax>
 8002962:	ec51 0b10 	vmov	r0, r1, d0
 8002966:	f04f 0200 	mov.w	r2, #0
 800296a:	4b25      	ldr	r3, [pc, #148]	; (8002a00 <OS125_ThrottlePassThrough+0xe0>)
 800296c:	f7fd ff6e 	bl	800084c <__aeabi_ddiv>
 8002970:	4603      	mov	r3, r0
 8002972:	460c      	mov	r4, r1
 8002974:	ec44 3b17 	vmov	d7, r3, r4
 8002978:	eeb0 1a47 	vmov.f32	s2, s14
 800297c:	eef0 1a67 	vmov.f32	s3, s15
 8002980:	ed9f 0b1d 	vldr	d0, [pc, #116]	; 80029f8 <OS125_ThrottlePassThrough+0xd8>
 8002984:	f00a fd23 	bl	800d3ce <fmin>
 8002988:	ec54 3b10 	vmov	r3, r4, d0
 800298c:	4618      	mov	r0, r3
 800298e:	4621      	mov	r1, r4
 8002990:	f7fe f90a 	bl	8000ba8 <__aeabi_d2f>
 8002994:	4602      	mov	r2, r0
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	611a      	str	r2, [r3, #16]
	for (int i = 0; i < 4; i++)
 800299a:	2300      	movs	r3, #0
 800299c:	60fb      	str	r3, [r7, #12]
 800299e:	e01f      	b.n	80029e0 <OS125_ThrottlePassThrough+0xc0>
	{
		OS->CCR[i] = OS->CCR_MIN + (int)OS->CCR_STEPS*OS->throttle;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029a4:	ee07 3a90 	vmov	s15, r3
 80029a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b0:	ee07 3a90 	vmov	s15, r3
 80029b4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	edd3 7a04 	vldr	s15, [r3, #16]
 80029be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029ca:	ee17 1a90 	vmov	r1, s15
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	3304      	adds	r3, #4
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	4413      	add	r3, r2
 80029d8:	6059      	str	r1, [r3, #4]
	for (int i = 0; i < 4; i++)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	3301      	adds	r3, #1
 80029de:	60fb      	str	r3, [r7, #12]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2b03      	cmp	r3, #3
 80029e4:	dddc      	ble.n	80029a0 <OS125_ThrottlePassThrough+0x80>
	}

	return OS125_OK;
 80029e6:	2300      	movs	r3, #0
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3714      	adds	r7, #20
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd90      	pop	{r4, r7, pc}
	...
 80029fc:	3ff00000 	.word	0x3ff00000
 8002a00:	408f4000 	.word	0x408f4000

08002a04 <OS125_UpdateCCR>:
/*
 * ONESHOT125 SET OUTPUT DIRECT FUNCTION
 * Updates timer CCR registers according to internal CCR array
 */
OS125_StatusTypeDef OS125_UpdateCCR(ONESHOT125 *OS)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
	OS->TIM->CCR1 = OS->CCR[0];
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	695a      	ldr	r2, [r3, #20]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	635a      	str	r2, [r3, #52]	; 0x34
	OS->TIM->CCR2 = OS->CCR[1];
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	699a      	ldr	r2, [r3, #24]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	639a      	str	r2, [r3, #56]	; 0x38
	OS->TIM->CCR3 = OS->CCR[2];
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	69da      	ldr	r2, [r3, #28]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	63da      	str	r2, [r3, #60]	; 0x3c
	OS->TIM->CCR4 = OS->CCR[3];
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a1a      	ldr	r2, [r3, #32]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	641a      	str	r2, [r3, #64]	; 0x40

	return OS125_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr

08002a42 <OS125_Disarm>:
/*
 * ONESHOT125 ALL OUTPUTS OFF FUNCTION
 * ENSURES THAT ALL MOTORS ARE OFF
 */
OS125_StatusTypeDef OS125_Disarm(ONESHOT125 *OS)
{
 8002a42:	b480      	push	{r7}
 8002a44:	b083      	sub	sp, #12
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
	OS->TIM->CCR1 = OS->CCR_MIN;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	635a      	str	r2, [r3, #52]	; 0x34
	OS->TIM->CCR2 = OS->CCR_MIN;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	639a      	str	r2, [r3, #56]	; 0x38
	OS->TIM->CCR3 = OS->CCR_MIN;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	63da      	str	r2, [r3, #60]	; 0x3c
	OS->TIM->CCR4 = OS->CCR_MIN;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	641a      	str	r2, [r3, #64]	; 0x40

	return OS125_OK;
 8002a72:	2300      	movs	r3, #0
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <QUAD_Init>:

#include "quad.h"

/* INITIALIZE QUAD ROTOR STRUCT */
void QUAD_Init(QUAD *quad)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
	// SET DEFAULT RATES
	quad->RATES[0] = X_DEFAULT_RATE; quad->RATES[1] = Y_DEFAULT_RATE; quad->RATES[2] = Z_DEFAULT_RATE;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	4a18      	ldr	r2, [pc, #96]	; (8002aec <QUAD_Init+0x6c>)
 8002a8c:	615a      	str	r2, [r3, #20]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a16      	ldr	r2, [pc, #88]	; (8002aec <QUAD_Init+0x6c>)
 8002a92:	619a      	str	r2, [r3, #24]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	4a16      	ldr	r2, [pc, #88]	; (8002af0 <QUAD_Init+0x70>)
 8002a98:	61da      	str	r2, [r3, #28]

	// CLEAR MEASURED ROTATION
	quad->rot[0] = 0.0; quad->rot[1] = 0.0; quad->rot[2] = 0.0;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f04f 0200 	mov.w	r2, #0
 8002aa0:	621a      	str	r2, [r3, #32]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f04f 0200 	mov.w	r2, #0
 8002aa8:	625a      	str	r2, [r3, #36]	; 0x24
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f04f 0200 	mov.w	r2, #0
 8002ab0:	629a      	str	r2, [r3, #40]	; 0x28

	// CLEAR SETPOINT
	quad->set[0] = 0.0; quad->set[1] = 0.0; quad->set[2] = 0.0;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f04f 0200 	mov.w	r2, #0
 8002ab8:	62da      	str	r2, [r3, #44]	; 0x2c
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f04f 0200 	mov.w	r2, #0
 8002ac0:	631a      	str	r2, [r3, #48]	; 0x30
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f04f 0200 	mov.w	r2, #0
 8002ac8:	635a      	str	r2, [r3, #52]	; 0x34

	// SET NORMAL OPERATION MODE
	quad->TEST_MODE = 0x0;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	// GET FIRST TIME MEASUREMENT
	quad->tprev = __HAL_TIM_GET_COUNTER(quad->htim);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	821a      	strh	r2, [r3, #16]
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr
 8002aec:	40a00000 	.word	0x40a00000
 8002af0:	40400000 	.word	0x40400000

08002af4 <QUAD_Clear>:

/* CLEAR STATE FUNCTION */
void QUAD_Clear(QUAD *quad)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
	// CLEAR MEASURED ROTATION
	quad->rot[0] = 0.0; quad->rot[1] = 0.0; quad->rot[2] = 0.0;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f04f 0200 	mov.w	r2, #0
 8002b02:	621a      	str	r2, [r3, #32]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f04f 0200 	mov.w	r2, #0
 8002b0a:	625a      	str	r2, [r3, #36]	; 0x24
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f04f 0200 	mov.w	r2, #0
 8002b12:	629a      	str	r2, [r3, #40]	; 0x28

	// CLEAR SETPOINT
	quad->set[0] = 0.0; quad->set[1] = 0.0; quad->set[2] = 0.0;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f04f 0200 	mov.w	r2, #0
 8002b1a:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f04f 0200 	mov.w	r2, #0
 8002b22:	631a      	str	r2, [r3, #48]	; 0x30
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f04f 0200 	mov.w	r2, #0
 8002b2a:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <QUAD_UPDATE>:

/* UPDATE PROCEDURE */
void QUAD_UPDATE(QUAD *quad, volatile uint16_t *IC)
{
 8002b38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002b3c:	b085      	sub	sp, #20
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
 8002b42:	6039      	str	r1, [r7, #0]
	// UPDATE TIMER
	quad->telapsed = __HAL_TIM_GET_COUNTER(quad->htim) - quad->tprev;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b4c:	b29a      	uxth	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	8a1b      	ldrh	r3, [r3, #16]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	b29a      	uxth	r2, r3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	825a      	strh	r2, [r3, #18]
	quad->tprev    = quad->tprev + quad->telapsed;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	8a1a      	ldrh	r2, [r3, #16]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	8a5b      	ldrh	r3, [r3, #18]
 8002b62:	4413      	add	r3, r2
 8002b64:	b29a      	uxth	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	821a      	strh	r2, [r3, #16]

	// CHECK IF ARMED
	if (IC[ARM_CHANNEL] > 1500)
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	3308      	adds	r3, #8
 8002b6e:	881b      	ldrh	r3, [r3, #0]
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002b76:	4293      	cmp	r3, r2
 8002b78:	f240 8169 	bls.w	8002e4e <QUAD_UPDATE+0x316>
	{
		// SET ARM_STATUS FLAG
		quad->ARM_STATUS = 0x1;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		// READ GYROSCOPE
		if ( BMI088_I2C_Read_Gyro(quad->hi2c, quad->gyro_buf) != HAL_OK ) { Error_Handler(); }
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	333a      	adds	r3, #58	; 0x3a
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	4610      	mov	r0, r2
 8002b90:	f7fe fa85 	bl	800109e <BMI088_I2C_Read_Gyro>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <QUAD_UPDATE+0x66>
 8002b9a:	f7ff fc41 	bl	8002420 <Error_Handler>

		// CONVERT TO SIGNED INTEGER, SCALE, AND INTEGRATE
		for (int i = 0; i < 3; i++)
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60fb      	str	r3, [r7, #12]
 8002ba2:	e086      	b.n	8002cb2 <QUAD_UPDATE+0x17a>
		{
			quad->temp_i       = quad->gyro_buf[2*i + 1] << 8 | quad->gyro_buf[2*i];
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	3301      	adds	r3, #1
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	4413      	add	r3, r2
 8002bae:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002bb2:	021b      	lsls	r3, r3, #8
 8002bb4:	b21a      	sxth	r2, r3
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	6879      	ldr	r1, [r7, #4]
 8002bbc:	440b      	add	r3, r1
 8002bbe:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002bc2:	b21b      	sxth	r3, r3
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	b21a      	sxth	r2, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
			quad->gyro_rate[i] = ((float)quad->temp_i*GYRO_RATE*M_PI)/(32767.0*180.0);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f9b3 3098 	ldrsh.w	r3, [r3, #152]	; 0x98
 8002bd4:	ee07 3a90 	vmov	s15, r3
 8002bd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bdc:	ee17 0a90 	vmov	r0, s15
 8002be0:	f7fd fcb2 	bl	8000548 <__aeabi_f2d>
 8002be4:	f04f 0200 	mov.w	r2, #0
 8002be8:	4bad      	ldr	r3, [pc, #692]	; (8002ea0 <QUAD_UPDATE+0x368>)
 8002bea:	f7fd fd05 	bl	80005f8 <__aeabi_dmul>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	460c      	mov	r4, r1
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	4621      	mov	r1, r4
 8002bf6:	a3a2      	add	r3, pc, #648	; (adr r3, 8002e80 <QUAD_UPDATE+0x348>)
 8002bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bfc:	f7fd fcfc 	bl	80005f8 <__aeabi_dmul>
 8002c00:	4603      	mov	r3, r0
 8002c02:	460c      	mov	r4, r1
 8002c04:	4618      	mov	r0, r3
 8002c06:	4621      	mov	r1, r4
 8002c08:	a39f      	add	r3, pc, #636	; (adr r3, 8002e88 <QUAD_UPDATE+0x350>)
 8002c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c0e:	f7fd fe1d 	bl	800084c <__aeabi_ddiv>
 8002c12:	4603      	mov	r3, r0
 8002c14:	460c      	mov	r4, r1
 8002c16:	4618      	mov	r0, r3
 8002c18:	4621      	mov	r1, r4
 8002c1a:	f7fd ffc5 	bl	8000ba8 <__aeabi_d2f>
 8002c1e:	4601      	mov	r1, r0
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	3320      	adds	r3, #32
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	4413      	add	r3, r2
 8002c2a:	6019      	str	r1, [r3, #0]
			quad->rot[i]       = quad->rot[i] + 0.000001*(float)quad->telapsed*quad->gyro_rate[i];
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	3308      	adds	r3, #8
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	4413      	add	r3, r2
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7fd fc85 	bl	8000548 <__aeabi_f2d>
 8002c3e:	4604      	mov	r4, r0
 8002c40:	460d      	mov	r5, r1
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	8a5b      	ldrh	r3, [r3, #18]
 8002c46:	ee07 3a90 	vmov	s15, r3
 8002c4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c4e:	ee17 0a90 	vmov	r0, s15
 8002c52:	f7fd fc79 	bl	8000548 <__aeabi_f2d>
 8002c56:	a38e      	add	r3, pc, #568	; (adr r3, 8002e90 <QUAD_UPDATE+0x358>)
 8002c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c5c:	f7fd fccc 	bl	80005f8 <__aeabi_dmul>
 8002c60:	4602      	mov	r2, r0
 8002c62:	460b      	mov	r3, r1
 8002c64:	4690      	mov	r8, r2
 8002c66:	4699      	mov	r9, r3
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	3320      	adds	r3, #32
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	4413      	add	r3, r2
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7fd fc67 	bl	8000548 <__aeabi_f2d>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	4640      	mov	r0, r8
 8002c80:	4649      	mov	r1, r9
 8002c82:	f7fd fcb9 	bl	80005f8 <__aeabi_dmul>
 8002c86:	4602      	mov	r2, r0
 8002c88:	460b      	mov	r3, r1
 8002c8a:	4620      	mov	r0, r4
 8002c8c:	4629      	mov	r1, r5
 8002c8e:	f7fd fafd 	bl	800028c <__adddf3>
 8002c92:	4603      	mov	r3, r0
 8002c94:	460c      	mov	r4, r1
 8002c96:	4618      	mov	r0, r3
 8002c98:	4621      	mov	r1, r4
 8002c9a:	f7fd ff85 	bl	8000ba8 <__aeabi_d2f>
 8002c9e:	4601      	mov	r1, r0
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	3308      	adds	r3, #8
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	4413      	add	r3, r2
 8002caa:	6019      	str	r1, [r3, #0]
		for (int i = 0; i < 3; i++)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	3301      	adds	r3, #1
 8002cb0:	60fb      	str	r3, [r7, #12]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	f77f af75 	ble.w	8002ba4 <QUAD_UPDATE+0x6c>
		}

		// UPDATE ROTATION SETPOINT
		for (int i = 0; i < 3; i++)
 8002cba:	2300      	movs	r3, #0
 8002cbc:	60bb      	str	r3, [r7, #8]
 8002cbe:	e082      	b.n	8002dc6 <QUAD_UPDATE+0x28e>
		{
			quad->stick_rate[i] = quad->RATES[i]*((float)IC[i+1] - 1500.0)/500.0;
 8002cc0:	687a      	ldr	r2, [r7, #4]
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	3304      	adds	r3, #4
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	4413      	add	r3, r2
 8002cca:	3304      	adds	r3, #4
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7fd fc3a 	bl	8000548 <__aeabi_f2d>
 8002cd4:	4604      	mov	r4, r0
 8002cd6:	460d      	mov	r5, r1
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	3301      	adds	r3, #1
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	683a      	ldr	r2, [r7, #0]
 8002ce0:	4413      	add	r3, r2
 8002ce2:	881b      	ldrh	r3, [r3, #0]
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	ee07 3a90 	vmov	s15, r3
 8002cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cee:	ee17 0a90 	vmov	r0, s15
 8002cf2:	f7fd fc29 	bl	8000548 <__aeabi_f2d>
 8002cf6:	a368      	add	r3, pc, #416	; (adr r3, 8002e98 <QUAD_UPDATE+0x360>)
 8002cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cfc:	f7fd fac4 	bl	8000288 <__aeabi_dsub>
 8002d00:	4602      	mov	r2, r0
 8002d02:	460b      	mov	r3, r1
 8002d04:	4620      	mov	r0, r4
 8002d06:	4629      	mov	r1, r5
 8002d08:	f7fd fc76 	bl	80005f8 <__aeabi_dmul>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	460c      	mov	r4, r1
 8002d10:	4618      	mov	r0, r3
 8002d12:	4621      	mov	r1, r4
 8002d14:	f04f 0200 	mov.w	r2, #0
 8002d18:	4b62      	ldr	r3, [pc, #392]	; (8002ea4 <QUAD_UPDATE+0x36c>)
 8002d1a:	f7fd fd97 	bl	800084c <__aeabi_ddiv>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	460c      	mov	r4, r1
 8002d22:	4618      	mov	r0, r3
 8002d24:	4621      	mov	r1, r4
 8002d26:	f7fd ff3f 	bl	8000ba8 <__aeabi_d2f>
 8002d2a:	4601      	mov	r1, r0
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	3322      	adds	r3, #34	; 0x22
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	4413      	add	r3, r2
 8002d36:	3304      	adds	r3, #4
 8002d38:	6019      	str	r1, [r3, #0]
			quad->set[i]        = quad->set[i] + 0.000001*(float)quad->telapsed*quad->stick_rate[i];
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	330a      	adds	r3, #10
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	4413      	add	r3, r2
 8002d44:	3304      	adds	r3, #4
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7fd fbfd 	bl	8000548 <__aeabi_f2d>
 8002d4e:	4604      	mov	r4, r0
 8002d50:	460d      	mov	r5, r1
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	8a5b      	ldrh	r3, [r3, #18]
 8002d56:	ee07 3a90 	vmov	s15, r3
 8002d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d5e:	ee17 0a90 	vmov	r0, s15
 8002d62:	f7fd fbf1 	bl	8000548 <__aeabi_f2d>
 8002d66:	a34a      	add	r3, pc, #296	; (adr r3, 8002e90 <QUAD_UPDATE+0x358>)
 8002d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d6c:	f7fd fc44 	bl	80005f8 <__aeabi_dmul>
 8002d70:	4602      	mov	r2, r0
 8002d72:	460b      	mov	r3, r1
 8002d74:	4690      	mov	r8, r2
 8002d76:	4699      	mov	r9, r3
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	3322      	adds	r3, #34	; 0x22
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	4413      	add	r3, r2
 8002d82:	3304      	adds	r3, #4
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7fd fbde 	bl	8000548 <__aeabi_f2d>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	460b      	mov	r3, r1
 8002d90:	4640      	mov	r0, r8
 8002d92:	4649      	mov	r1, r9
 8002d94:	f7fd fc30 	bl	80005f8 <__aeabi_dmul>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	460b      	mov	r3, r1
 8002d9c:	4620      	mov	r0, r4
 8002d9e:	4629      	mov	r1, r5
 8002da0:	f7fd fa74 	bl	800028c <__adddf3>
 8002da4:	4603      	mov	r3, r0
 8002da6:	460c      	mov	r4, r1
 8002da8:	4618      	mov	r0, r3
 8002daa:	4621      	mov	r1, r4
 8002dac:	f7fd fefc 	bl	8000ba8 <__aeabi_d2f>
 8002db0:	4601      	mov	r1, r0
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	330a      	adds	r3, #10
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	4413      	add	r3, r2
 8002dbc:	3304      	adds	r3, #4
 8002dbe:	6019      	str	r1, [r3, #0]
		for (int i = 0; i < 3; i++)
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	60bb      	str	r3, [r7, #8]
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	f77f af79 	ble.w	8002cc0 <QUAD_UPDATE+0x188>
		}

		// ITERATE PID ALGORITHM
		if (PID3_Update(quad->PID, quad->set, quad->rot, 0.000001*(float)quad->telapsed) != PID_OK) { Error_Handler(); }
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	68dc      	ldr	r4, [r3, #12]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f103 052c 	add.w	r5, r3, #44	; 0x2c
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f103 0620 	add.w	r6, r3, #32
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	8a5b      	ldrh	r3, [r3, #18]
 8002de2:	ee07 3a90 	vmov	s15, r3
 8002de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dea:	ee17 0a90 	vmov	r0, s15
 8002dee:	f7fd fbab 	bl	8000548 <__aeabi_f2d>
 8002df2:	a327      	add	r3, pc, #156	; (adr r3, 8002e90 <QUAD_UPDATE+0x358>)
 8002df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002df8:	f7fd fbfe 	bl	80005f8 <__aeabi_dmul>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	460b      	mov	r3, r1
 8002e00:	4610      	mov	r0, r2
 8002e02:	4619      	mov	r1, r3
 8002e04:	f7fd fed0 	bl	8000ba8 <__aeabi_d2f>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	ee00 3a10 	vmov	s0, r3
 8002e0e:	4632      	mov	r2, r6
 8002e10:	4629      	mov	r1, r5
 8002e12:	4620      	mov	r0, r4
 8002e14:	f7fe fac4 	bl	80013a0 <PID3_Update>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <QUAD_UPDATE+0x2ea>
 8002e1e:	f7ff faff 	bl	8002420 <Error_Handler>

		// CHECK IF WE ARE IN TEST MODE
		if (quad->TEST_MODE == 0x1) { OS125_ThrottlePassThrough(quad->OS); }
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d105      	bne.n	8002e38 <QUAD_UPDATE+0x300>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7ff fd75 	bl	8002920 <OS125_ThrottlePassThrough>
 8002e36:	e004      	b.n	8002e42 <QUAD_UPDATE+0x30a>
		// OTHERWISE CALCULATE COMMAND FROM PID OUTPUT
		else						{ OS125_CommandFromSetpoint(quad->OS); }
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7ff fbc3 	bl	80025c8 <OS125_CommandFromSetpoint>

		// UPDATE THE MOTOR OUTPUTS
		OS125_UpdateCCR(quad->OS);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7ff fddc 	bl	8002a04 <OS125_UpdateCCR>
		QUAD_Clear(quad);
		PID3_Clear(quad->PID);
		OS125_Disarm(quad->OS);
	}

}
 8002e4c:	e010      	b.n	8002e70 <QUAD_UPDATE+0x338>
		quad->ARM_STATUS = 0x0;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		QUAD_Clear(quad);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f7ff fe4c 	bl	8002af4 <QUAD_Clear>
		PID3_Clear(quad->PID);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7fe f9e7 	bl	8001234 <PID3_Clear>
		OS125_Disarm(quad->OS);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff fde9 	bl	8002a42 <OS125_Disarm>
}
 8002e70:	bf00      	nop
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002e7a:	bf00      	nop
 8002e7c:	f3af 8000 	nop.w
 8002e80:	54442d18 	.word	0x54442d18
 8002e84:	400921fb 	.word	0x400921fb
 8002e88:	00000000 	.word	0x00000000
 8002e8c:	41567fd3 	.word	0x41567fd3
 8002e90:	a0b5ed8d 	.word	0xa0b5ed8d
 8002e94:	3eb0c6f7 	.word	0x3eb0c6f7
 8002e98:	00000000 	.word	0x00000000
 8002e9c:	40977000 	.word	0x40977000
 8002ea0:	409f4000 	.word	0x409f4000
 8002ea4:	407f4000 	.word	0x407f4000

08002ea8 <QUAD_SEND_ORIENTATION>:

/* SEND ORIENTATION OVER SERIAL */
void QUAD_SEND_ORIENTATION(QUAD *quad)
{
 8002ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002eac:	b093      	sub	sp, #76	; 0x4c
 8002eae:	af0c      	add	r7, sp, #48	; 0x30
 8002eb0:	6178      	str	r0, [r7, #20]
	// SEND ORIENTATION DATA OVER VIRTUAL COM PORT
	// DATA FORMAT: [X ANGLE]    [Y ANGLE]    [Z ANGLE]    [OTHER]
	sprintf(quad->tx_buf, "%f\t%f\t%f\t%f\t%f\t%f\t%i\n", quad->set[0], quad->set[1], quad->set[2], quad->PID->out[0], quad->PID->out[1], quad->PID->out[2], quad->TEST_MODE);
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	f103 0640 	add.w	r6, r3, #64	; 0x40
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7fd fb43 	bl	8000548 <__aeabi_f2d>
 8002ec2:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7fd fb3c 	bl	8000548 <__aeabi_f2d>
 8002ed0:	4604      	mov	r4, r0
 8002ed2:	460d      	mov	r5, r1
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7fd fb35 	bl	8000548 <__aeabi_f2d>
 8002ede:	4680      	mov	r8, r0
 8002ee0:	4689      	mov	r9, r1
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7fd fb2d 	bl	8000548 <__aeabi_f2d>
 8002eee:	4682      	mov	sl, r0
 8002ef0:	468b      	mov	fp, r1
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f7fd fb25 	bl	8000548 <__aeabi_f2d>
 8002efe:	e9c7 0100 	strd	r0, r1, [r7]
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7fd fb1d 	bl	8000548 <__aeabi_f2d>
 8002f0e:	460a      	mov	r2, r1
 8002f10:	4601      	mov	r1, r0
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f18:	930a      	str	r3, [sp, #40]	; 0x28
 8002f1a:	e9cd 1208 	strd	r1, r2, [sp, #32]
 8002f1e:	ed97 7b00 	vldr	d7, [r7]
 8002f22:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002f26:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002f2a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002f2e:	e9cd 4500 	strd	r4, r5, [sp]
 8002f32:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f36:	4913      	ldr	r1, [pc, #76]	; (8002f84 <QUAD_SEND_ORIENTATION+0xdc>)
 8002f38:	4630      	mov	r0, r6
 8002f3a:	f008 fdfd 	bl	800bb38 <siprintf>
	CDC_Transmit_FS((uint8_t*)(quad->tx_buf), strlen(quad->tx_buf));
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	3340      	adds	r3, #64	; 0x40
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7fd f941 	bl	80001d0 <strlen>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	4619      	mov	r1, r3
 8002f54:	4620      	mov	r0, r4
 8002f56:	f007 fc57 	bl	800a808 <CDC_Transmit_FS>

	// ALSO CHECK IF WE NEED TO UPDATE ARM_STATUS LED
	if (quad->ARM_STATUS == 1) { HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET); }
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d105      	bne.n	8002f70 <QUAD_SEND_ORIENTATION+0xc8>
 8002f64:	2201      	movs	r2, #1
 8002f66:	2180      	movs	r1, #128	; 0x80
 8002f68:	4807      	ldr	r0, [pc, #28]	; (8002f88 <QUAD_SEND_ORIENTATION+0xe0>)
 8002f6a:	f000 fdd1 	bl	8003b10 <HAL_GPIO_WritePin>
	else { HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET); }
}
 8002f6e:	e004      	b.n	8002f7a <QUAD_SEND_ORIENTATION+0xd2>
	else { HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET); }
 8002f70:	2200      	movs	r2, #0
 8002f72:	2180      	movs	r1, #128	; 0x80
 8002f74:	4804      	ldr	r0, [pc, #16]	; (8002f88 <QUAD_SEND_ORIENTATION+0xe0>)
 8002f76:	f000 fdcb 	bl	8003b10 <HAL_GPIO_WritePin>
}
 8002f7a:	bf00      	nop
 8002f7c:	371c      	adds	r7, #28
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f84:	0800d498 	.word	0x0800d498
 8002f88:	40020800 	.word	0x40020800

08002f8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f92:	2300      	movs	r3, #0
 8002f94:	607b      	str	r3, [r7, #4]
 8002f96:	4b10      	ldr	r3, [pc, #64]	; (8002fd8 <HAL_MspInit+0x4c>)
 8002f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f9a:	4a0f      	ldr	r2, [pc, #60]	; (8002fd8 <HAL_MspInit+0x4c>)
 8002f9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fa0:	6453      	str	r3, [r2, #68]	; 0x44
 8002fa2:	4b0d      	ldr	r3, [pc, #52]	; (8002fd8 <HAL_MspInit+0x4c>)
 8002fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002faa:	607b      	str	r3, [r7, #4]
 8002fac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fae:	2300      	movs	r3, #0
 8002fb0:	603b      	str	r3, [r7, #0]
 8002fb2:	4b09      	ldr	r3, [pc, #36]	; (8002fd8 <HAL_MspInit+0x4c>)
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb6:	4a08      	ldr	r2, [pc, #32]	; (8002fd8 <HAL_MspInit+0x4c>)
 8002fb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fbc:	6413      	str	r3, [r2, #64]	; 0x40
 8002fbe:	4b06      	ldr	r3, [pc, #24]	; (8002fd8 <HAL_MspInit+0x4c>)
 8002fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fc6:	603b      	str	r3, [r7, #0]
 8002fc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	40023800 	.word	0x40023800

08002fdc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b08a      	sub	sp, #40	; 0x28
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fe4:	f107 0314 	add.w	r3, r7, #20
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]
 8002fec:	605a      	str	r2, [r3, #4]
 8002fee:	609a      	str	r2, [r3, #8]
 8002ff0:	60da      	str	r2, [r3, #12]
 8002ff2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a19      	ldr	r2, [pc, #100]	; (8003060 <HAL_I2C_MspInit+0x84>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d12c      	bne.n	8003058 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ffe:	2300      	movs	r3, #0
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	4b18      	ldr	r3, [pc, #96]	; (8003064 <HAL_I2C_MspInit+0x88>)
 8003004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003006:	4a17      	ldr	r2, [pc, #92]	; (8003064 <HAL_I2C_MspInit+0x88>)
 8003008:	f043 0302 	orr.w	r3, r3, #2
 800300c:	6313      	str	r3, [r2, #48]	; 0x30
 800300e:	4b15      	ldr	r3, [pc, #84]	; (8003064 <HAL_I2C_MspInit+0x88>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	613b      	str	r3, [r7, #16]
 8003018:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800301a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800301e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003020:	2312      	movs	r3, #18
 8003022:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003024:	2301      	movs	r3, #1
 8003026:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003028:	2303      	movs	r3, #3
 800302a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800302c:	2304      	movs	r3, #4
 800302e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003030:	f107 0314 	add.w	r3, r7, #20
 8003034:	4619      	mov	r1, r3
 8003036:	480c      	ldr	r0, [pc, #48]	; (8003068 <HAL_I2C_MspInit+0x8c>)
 8003038:	f000 fbd0 	bl	80037dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800303c:	2300      	movs	r3, #0
 800303e:	60fb      	str	r3, [r7, #12]
 8003040:	4b08      	ldr	r3, [pc, #32]	; (8003064 <HAL_I2C_MspInit+0x88>)
 8003042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003044:	4a07      	ldr	r2, [pc, #28]	; (8003064 <HAL_I2C_MspInit+0x88>)
 8003046:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800304a:	6413      	str	r3, [r2, #64]	; 0x40
 800304c:	4b05      	ldr	r3, [pc, #20]	; (8003064 <HAL_I2C_MspInit+0x88>)
 800304e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003050:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003054:	60fb      	str	r3, [r7, #12]
 8003056:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003058:	bf00      	nop
 800305a:	3728      	adds	r7, #40	; 0x28
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	40005400 	.word	0x40005400
 8003064:	40023800 	.word	0x40023800
 8003068:	40020400 	.word	0x40020400

0800306c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800306c:	b480      	push	{r7}
 800306e:	b085      	sub	sp, #20
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800307c:	d10d      	bne.n	800309a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800307e:	2300      	movs	r3, #0
 8003080:	60fb      	str	r3, [r7, #12]
 8003082:	4b09      	ldr	r3, [pc, #36]	; (80030a8 <HAL_TIM_PWM_MspInit+0x3c>)
 8003084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003086:	4a08      	ldr	r2, [pc, #32]	; (80030a8 <HAL_TIM_PWM_MspInit+0x3c>)
 8003088:	f043 0301 	orr.w	r3, r3, #1
 800308c:	6413      	str	r3, [r2, #64]	; 0x40
 800308e:	4b06      	ldr	r3, [pc, #24]	; (80030a8 <HAL_TIM_PWM_MspInit+0x3c>)
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	60fb      	str	r3, [r7, #12]
 8003098:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800309a:	bf00      	nop
 800309c:	3714      	adds	r7, #20
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	40023800 	.word	0x40023800

080030ac <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b08c      	sub	sp, #48	; 0x30
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b4:	f107 031c 	add.w	r3, r7, #28
 80030b8:	2200      	movs	r2, #0
 80030ba:	601a      	str	r2, [r3, #0]
 80030bc:	605a      	str	r2, [r3, #4]
 80030be:	609a      	str	r2, [r3, #8]
 80030c0:	60da      	str	r2, [r3, #12]
 80030c2:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a49      	ldr	r2, [pc, #292]	; (80031f0 <HAL_TIM_IC_MspInit+0x144>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d152      	bne.n	8003174 <HAL_TIM_IC_MspInit+0xc8>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80030ce:	2300      	movs	r3, #0
 80030d0:	61bb      	str	r3, [r7, #24]
 80030d2:	4b48      	ldr	r3, [pc, #288]	; (80031f4 <HAL_TIM_IC_MspInit+0x148>)
 80030d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d6:	4a47      	ldr	r2, [pc, #284]	; (80031f4 <HAL_TIM_IC_MspInit+0x148>)
 80030d8:	f043 0302 	orr.w	r3, r3, #2
 80030dc:	6413      	str	r3, [r2, #64]	; 0x40
 80030de:	4b45      	ldr	r3, [pc, #276]	; (80031f4 <HAL_TIM_IC_MspInit+0x148>)
 80030e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	61bb      	str	r3, [r7, #24]
 80030e8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ea:	2300      	movs	r3, #0
 80030ec:	617b      	str	r3, [r7, #20]
 80030ee:	4b41      	ldr	r3, [pc, #260]	; (80031f4 <HAL_TIM_IC_MspInit+0x148>)
 80030f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f2:	4a40      	ldr	r2, [pc, #256]	; (80031f4 <HAL_TIM_IC_MspInit+0x148>)
 80030f4:	f043 0301 	orr.w	r3, r3, #1
 80030f8:	6313      	str	r3, [r2, #48]	; 0x30
 80030fa:	4b3e      	ldr	r3, [pc, #248]	; (80031f4 <HAL_TIM_IC_MspInit+0x148>)
 80030fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fe:	f003 0301 	and.w	r3, r3, #1
 8003102:	617b      	str	r3, [r7, #20]
 8003104:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003106:	2300      	movs	r3, #0
 8003108:	613b      	str	r3, [r7, #16]
 800310a:	4b3a      	ldr	r3, [pc, #232]	; (80031f4 <HAL_TIM_IC_MspInit+0x148>)
 800310c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310e:	4a39      	ldr	r2, [pc, #228]	; (80031f4 <HAL_TIM_IC_MspInit+0x148>)
 8003110:	f043 0302 	orr.w	r3, r3, #2
 8003114:	6313      	str	r3, [r2, #48]	; 0x30
 8003116:	4b37      	ldr	r3, [pc, #220]	; (80031f4 <HAL_TIM_IC_MspInit+0x148>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	613b      	str	r3, [r7, #16]
 8003120:	693b      	ldr	r3, [r7, #16]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003122:	23c0      	movs	r3, #192	; 0xc0
 8003124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003126:	2302      	movs	r3, #2
 8003128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800312a:	2300      	movs	r3, #0
 800312c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800312e:	2300      	movs	r3, #0
 8003130:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003132:	2302      	movs	r3, #2
 8003134:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003136:	f107 031c 	add.w	r3, r7, #28
 800313a:	4619      	mov	r1, r3
 800313c:	482e      	ldr	r0, [pc, #184]	; (80031f8 <HAL_TIM_IC_MspInit+0x14c>)
 800313e:	f000 fb4d 	bl	80037dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003142:	2303      	movs	r3, #3
 8003144:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003146:	2302      	movs	r3, #2
 8003148:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314a:	2300      	movs	r3, #0
 800314c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800314e:	2300      	movs	r3, #0
 8003150:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003152:	2302      	movs	r3, #2
 8003154:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003156:	f107 031c 	add.w	r3, r7, #28
 800315a:	4619      	mov	r1, r3
 800315c:	4827      	ldr	r0, [pc, #156]	; (80031fc <HAL_TIM_IC_MspInit+0x150>)
 800315e:	f000 fb3d 	bl	80037dc <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003162:	2200      	movs	r2, #0
 8003164:	2100      	movs	r1, #0
 8003166:	201d      	movs	r0, #29
 8003168:	f000 fb01 	bl	800376e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800316c:	201d      	movs	r0, #29
 800316e:	f000 fb1a 	bl	80037a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003172:	e038      	b.n	80031e6 <HAL_TIM_IC_MspInit+0x13a>
  else if(htim_ic->Instance==TIM4)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a21      	ldr	r2, [pc, #132]	; (8003200 <HAL_TIM_IC_MspInit+0x154>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d133      	bne.n	80031e6 <HAL_TIM_IC_MspInit+0x13a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800317e:	2300      	movs	r3, #0
 8003180:	60fb      	str	r3, [r7, #12]
 8003182:	4b1c      	ldr	r3, [pc, #112]	; (80031f4 <HAL_TIM_IC_MspInit+0x148>)
 8003184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003186:	4a1b      	ldr	r2, [pc, #108]	; (80031f4 <HAL_TIM_IC_MspInit+0x148>)
 8003188:	f043 0304 	orr.w	r3, r3, #4
 800318c:	6413      	str	r3, [r2, #64]	; 0x40
 800318e:	4b19      	ldr	r3, [pc, #100]	; (80031f4 <HAL_TIM_IC_MspInit+0x148>)
 8003190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003192:	f003 0304 	and.w	r3, r3, #4
 8003196:	60fb      	str	r3, [r7, #12]
 8003198:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800319a:	2300      	movs	r3, #0
 800319c:	60bb      	str	r3, [r7, #8]
 800319e:	4b15      	ldr	r3, [pc, #84]	; (80031f4 <HAL_TIM_IC_MspInit+0x148>)
 80031a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a2:	4a14      	ldr	r2, [pc, #80]	; (80031f4 <HAL_TIM_IC_MspInit+0x148>)
 80031a4:	f043 0302 	orr.w	r3, r3, #2
 80031a8:	6313      	str	r3, [r2, #48]	; 0x30
 80031aa:	4b12      	ldr	r3, [pc, #72]	; (80031f4 <HAL_TIM_IC_MspInit+0x148>)
 80031ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	60bb      	str	r3, [r7, #8]
 80031b4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80031b6:	23c0      	movs	r3, #192	; 0xc0
 80031b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ba:	2302      	movs	r3, #2
 80031bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031be:	2300      	movs	r3, #0
 80031c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031c2:	2300      	movs	r3, #0
 80031c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80031c6:	2302      	movs	r3, #2
 80031c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ca:	f107 031c 	add.w	r3, r7, #28
 80031ce:	4619      	mov	r1, r3
 80031d0:	480a      	ldr	r0, [pc, #40]	; (80031fc <HAL_TIM_IC_MspInit+0x150>)
 80031d2:	f000 fb03 	bl	80037dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80031d6:	2200      	movs	r2, #0
 80031d8:	2100      	movs	r1, #0
 80031da:	201e      	movs	r0, #30
 80031dc:	f000 fac7 	bl	800376e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80031e0:	201e      	movs	r0, #30
 80031e2:	f000 fae0 	bl	80037a6 <HAL_NVIC_EnableIRQ>
}
 80031e6:	bf00      	nop
 80031e8:	3730      	adds	r7, #48	; 0x30
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	40000400 	.word	0x40000400
 80031f4:	40023800 	.word	0x40023800
 80031f8:	40020000 	.word	0x40020000
 80031fc:	40020400 	.word	0x40020400
 8003200:	40000800 	.word	0x40000800

08003204 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a18      	ldr	r2, [pc, #96]	; (8003274 <HAL_TIM_Base_MspInit+0x70>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d10e      	bne.n	8003234 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003216:	2300      	movs	r3, #0
 8003218:	60fb      	str	r3, [r7, #12]
 800321a:	4b17      	ldr	r3, [pc, #92]	; (8003278 <HAL_TIM_Base_MspInit+0x74>)
 800321c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321e:	4a16      	ldr	r2, [pc, #88]	; (8003278 <HAL_TIM_Base_MspInit+0x74>)
 8003220:	f043 0310 	orr.w	r3, r3, #16
 8003224:	6413      	str	r3, [r2, #64]	; 0x40
 8003226:	4b14      	ldr	r3, [pc, #80]	; (8003278 <HAL_TIM_Base_MspInit+0x74>)
 8003228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322a:	f003 0310 	and.w	r3, r3, #16
 800322e:	60fb      	str	r3, [r7, #12]
 8003230:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003232:	e01a      	b.n	800326a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM7)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a10      	ldr	r2, [pc, #64]	; (800327c <HAL_TIM_Base_MspInit+0x78>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d115      	bne.n	800326a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800323e:	2300      	movs	r3, #0
 8003240:	60bb      	str	r3, [r7, #8]
 8003242:	4b0d      	ldr	r3, [pc, #52]	; (8003278 <HAL_TIM_Base_MspInit+0x74>)
 8003244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003246:	4a0c      	ldr	r2, [pc, #48]	; (8003278 <HAL_TIM_Base_MspInit+0x74>)
 8003248:	f043 0320 	orr.w	r3, r3, #32
 800324c:	6413      	str	r3, [r2, #64]	; 0x40
 800324e:	4b0a      	ldr	r3, [pc, #40]	; (8003278 <HAL_TIM_Base_MspInit+0x74>)
 8003250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003252:	f003 0320 	and.w	r3, r3, #32
 8003256:	60bb      	str	r3, [r7, #8]
 8003258:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 2, 0);
 800325a:	2200      	movs	r2, #0
 800325c:	2102      	movs	r1, #2
 800325e:	2037      	movs	r0, #55	; 0x37
 8003260:	f000 fa85 	bl	800376e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003264:	2037      	movs	r0, #55	; 0x37
 8003266:	f000 fa9e 	bl	80037a6 <HAL_NVIC_EnableIRQ>
}
 800326a:	bf00      	nop
 800326c:	3710      	adds	r7, #16
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	40001000 	.word	0x40001000
 8003278:	40023800 	.word	0x40023800
 800327c:	40001400 	.word	0x40001400

08003280 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b088      	sub	sp, #32
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003288:	f107 030c 	add.w	r3, r7, #12
 800328c:	2200      	movs	r2, #0
 800328e:	601a      	str	r2, [r3, #0]
 8003290:	605a      	str	r2, [r3, #4]
 8003292:	609a      	str	r2, [r3, #8]
 8003294:	60da      	str	r2, [r3, #12]
 8003296:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032a0:	d11d      	bne.n	80032de <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032a2:	2300      	movs	r3, #0
 80032a4:	60bb      	str	r3, [r7, #8]
 80032a6:	4b10      	ldr	r3, [pc, #64]	; (80032e8 <HAL_TIM_MspPostInit+0x68>)
 80032a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032aa:	4a0f      	ldr	r2, [pc, #60]	; (80032e8 <HAL_TIM_MspPostInit+0x68>)
 80032ac:	f043 0301 	orr.w	r3, r3, #1
 80032b0:	6313      	str	r3, [r2, #48]	; 0x30
 80032b2:	4b0d      	ldr	r3, [pc, #52]	; (80032e8 <HAL_TIM_MspPostInit+0x68>)
 80032b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b6:	f003 0301 	and.w	r3, r3, #1
 80032ba:	60bb      	str	r3, [r7, #8]
 80032bc:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80032be:	230f      	movs	r3, #15
 80032c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032c2:	2302      	movs	r3, #2
 80032c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032c6:	2300      	movs	r3, #0
 80032c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032ca:	2300      	movs	r3, #0
 80032cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80032ce:	2301      	movs	r3, #1
 80032d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032d2:	f107 030c 	add.w	r3, r7, #12
 80032d6:	4619      	mov	r1, r3
 80032d8:	4804      	ldr	r0, [pc, #16]	; (80032ec <HAL_TIM_MspPostInit+0x6c>)
 80032da:	f000 fa7f 	bl	80037dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80032de:	bf00      	nop
 80032e0:	3720      	adds	r7, #32
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	40023800 	.word	0x40023800
 80032ec:	40020000 	.word	0x40020000

080032f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032f0:	b480      	push	{r7}
 80032f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80032f4:	e7fe      	b.n	80032f4 <NMI_Handler+0x4>

080032f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032f6:	b480      	push	{r7}
 80032f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032fa:	e7fe      	b.n	80032fa <HardFault_Handler+0x4>

080032fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032fc:	b480      	push	{r7}
 80032fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003300:	e7fe      	b.n	8003300 <MemManage_Handler+0x4>

08003302 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003302:	b480      	push	{r7}
 8003304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003306:	e7fe      	b.n	8003306 <BusFault_Handler+0x4>

08003308 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800330c:	e7fe      	b.n	800330c <UsageFault_Handler+0x4>

0800330e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800330e:	b480      	push	{r7}
 8003310:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003312:	bf00      	nop
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr

0800331c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003320:	bf00      	nop
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr

0800332a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800332a:	b480      	push	{r7}
 800332c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800332e:	bf00      	nop
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800333c:	f000 f8fa 	bl	8003534 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003340:	bf00      	nop
 8003342:	bd80      	pop	{r7, pc}

08003344 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003348:	4802      	ldr	r0, [pc, #8]	; (8003354 <TIM3_IRQHandler+0x10>)
 800334a:	f003 fb5d 	bl	8006a08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800334e:	bf00      	nop
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	20000518 	.word	0x20000518

08003358 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800335c:	4802      	ldr	r0, [pc, #8]	; (8003368 <TIM4_IRQHandler+0x10>)
 800335e:	f003 fb53 	bl	8006a08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003362:	bf00      	nop
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	200003f8 	.word	0x200003f8

0800336c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8003370:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003374:	f000 fbe6 	bl	8003b44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003378:	bf00      	nop
 800337a:	bd80      	pop	{r7, pc}

0800337c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003380:	4802      	ldr	r0, [pc, #8]	; (800338c <TIM7_IRQHandler+0x10>)
 8003382:	f003 fb41 	bl	8006a08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003386:	bf00      	nop
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	200006b4 	.word	0x200006b4

08003390 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003394:	4802      	ldr	r0, [pc, #8]	; (80033a0 <OTG_FS_IRQHandler+0x10>)
 8003396:	f001 fcf0 	bl	8004d7a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800339a:	bf00      	nop
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	20001bc8 	.word	0x20001bc8

080033a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b086      	sub	sp, #24
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033ac:	4a14      	ldr	r2, [pc, #80]	; (8003400 <_sbrk+0x5c>)
 80033ae:	4b15      	ldr	r3, [pc, #84]	; (8003404 <_sbrk+0x60>)
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033b8:	4b13      	ldr	r3, [pc, #76]	; (8003408 <_sbrk+0x64>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d102      	bne.n	80033c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033c0:	4b11      	ldr	r3, [pc, #68]	; (8003408 <_sbrk+0x64>)
 80033c2:	4a12      	ldr	r2, [pc, #72]	; (800340c <_sbrk+0x68>)
 80033c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033c6:	4b10      	ldr	r3, [pc, #64]	; (8003408 <_sbrk+0x64>)
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4413      	add	r3, r2
 80033ce:	693a      	ldr	r2, [r7, #16]
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d207      	bcs.n	80033e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033d4:	f007 fe5a 	bl	800b08c <__errno>
 80033d8:	4602      	mov	r2, r0
 80033da:	230c      	movs	r3, #12
 80033dc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80033de:	f04f 33ff 	mov.w	r3, #4294967295
 80033e2:	e009      	b.n	80033f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033e4:	4b08      	ldr	r3, [pc, #32]	; (8003408 <_sbrk+0x64>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033ea:	4b07      	ldr	r3, [pc, #28]	; (8003408 <_sbrk+0x64>)
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4413      	add	r3, r2
 80033f2:	4a05      	ldr	r2, [pc, #20]	; (8003408 <_sbrk+0x64>)
 80033f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033f6:	68fb      	ldr	r3, [r7, #12]
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3718      	adds	r7, #24
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	20020000 	.word	0x20020000
 8003404:	00000400 	.word	0x00000400
 8003408:	200003a4 	.word	0x200003a4
 800340c:	20001fd8 	.word	0x20001fd8

08003410 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003414:	4b08      	ldr	r3, [pc, #32]	; (8003438 <SystemInit+0x28>)
 8003416:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800341a:	4a07      	ldr	r2, [pc, #28]	; (8003438 <SystemInit+0x28>)
 800341c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003420:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003424:	4b04      	ldr	r3, [pc, #16]	; (8003438 <SystemInit+0x28>)
 8003426:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800342a:	609a      	str	r2, [r3, #8]
#endif
}
 800342c:	bf00      	nop
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	e000ed00 	.word	0xe000ed00

0800343c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800343c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003474 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003440:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003442:	e003      	b.n	800344c <LoopCopyDataInit>

08003444 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003444:	4b0c      	ldr	r3, [pc, #48]	; (8003478 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003446:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003448:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800344a:	3104      	adds	r1, #4

0800344c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800344c:	480b      	ldr	r0, [pc, #44]	; (800347c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800344e:	4b0c      	ldr	r3, [pc, #48]	; (8003480 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003450:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003452:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003454:	d3f6      	bcc.n	8003444 <CopyDataInit>
  ldr  r2, =_sbss
 8003456:	4a0b      	ldr	r2, [pc, #44]	; (8003484 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003458:	e002      	b.n	8003460 <LoopFillZerobss>

0800345a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800345a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800345c:	f842 3b04 	str.w	r3, [r2], #4

08003460 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003460:	4b09      	ldr	r3, [pc, #36]	; (8003488 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003462:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003464:	d3f9      	bcc.n	800345a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003466:	f7ff ffd3 	bl	8003410 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800346a:	f007 fe15 	bl	800b098 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800346e:	f7fe f99f 	bl	80017b0 <main>
  bx  lr    
 8003472:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003474:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003478:	0800d7a0 	.word	0x0800d7a0
  ldr  r0, =_sdata
 800347c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003480:	20000358 	.word	0x20000358
  ldr  r2, =_sbss
 8003484:	20000358 	.word	0x20000358
  ldr  r3, = _ebss
 8003488:	20001fd4 	.word	0x20001fd4

0800348c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800348c:	e7fe      	b.n	800348c <ADC_IRQHandler>
	...

08003490 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003494:	4b0e      	ldr	r3, [pc, #56]	; (80034d0 <HAL_Init+0x40>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a0d      	ldr	r2, [pc, #52]	; (80034d0 <HAL_Init+0x40>)
 800349a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800349e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80034a0:	4b0b      	ldr	r3, [pc, #44]	; (80034d0 <HAL_Init+0x40>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a0a      	ldr	r2, [pc, #40]	; (80034d0 <HAL_Init+0x40>)
 80034a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034ac:	4b08      	ldr	r3, [pc, #32]	; (80034d0 <HAL_Init+0x40>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a07      	ldr	r2, [pc, #28]	; (80034d0 <HAL_Init+0x40>)
 80034b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034b8:	2003      	movs	r0, #3
 80034ba:	f000 f94d 	bl	8003758 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034be:	2000      	movs	r0, #0
 80034c0:	f000 f808 	bl	80034d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034c4:	f7ff fd62 	bl	8002f8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034c8:	2300      	movs	r3, #0
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	40023c00 	.word	0x40023c00

080034d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034dc:	4b12      	ldr	r3, [pc, #72]	; (8003528 <HAL_InitTick+0x54>)
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	4b12      	ldr	r3, [pc, #72]	; (800352c <HAL_InitTick+0x58>)
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	4619      	mov	r1, r3
 80034e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80034ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f2:	4618      	mov	r0, r3
 80034f4:	f000 f965 	bl	80037c2 <HAL_SYSTICK_Config>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d001      	beq.n	8003502 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e00e      	b.n	8003520 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2b0f      	cmp	r3, #15
 8003506:	d80a      	bhi.n	800351e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003508:	2200      	movs	r2, #0
 800350a:	6879      	ldr	r1, [r7, #4]
 800350c:	f04f 30ff 	mov.w	r0, #4294967295
 8003510:	f000 f92d 	bl	800376e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003514:	4a06      	ldr	r2, [pc, #24]	; (8003530 <HAL_InitTick+0x5c>)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800351a:	2300      	movs	r3, #0
 800351c:	e000      	b.n	8003520 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
}
 8003520:	4618      	mov	r0, r3
 8003522:	3708      	adds	r7, #8
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	20000000 	.word	0x20000000
 800352c:	20000008 	.word	0x20000008
 8003530:	20000004 	.word	0x20000004

08003534 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003534:	b480      	push	{r7}
 8003536:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003538:	4b06      	ldr	r3, [pc, #24]	; (8003554 <HAL_IncTick+0x20>)
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	461a      	mov	r2, r3
 800353e:	4b06      	ldr	r3, [pc, #24]	; (8003558 <HAL_IncTick+0x24>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4413      	add	r3, r2
 8003544:	4a04      	ldr	r2, [pc, #16]	; (8003558 <HAL_IncTick+0x24>)
 8003546:	6013      	str	r3, [r2, #0]
}
 8003548:	bf00      	nop
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	20000008 	.word	0x20000008
 8003558:	200006f4 	.word	0x200006f4

0800355c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800355c:	b480      	push	{r7}
 800355e:	af00      	add	r7, sp, #0
  return uwTick;
 8003560:	4b03      	ldr	r3, [pc, #12]	; (8003570 <HAL_GetTick+0x14>)
 8003562:	681b      	ldr	r3, [r3, #0]
}
 8003564:	4618      	mov	r0, r3
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop
 8003570:	200006f4 	.word	0x200006f4

08003574 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800357c:	f7ff ffee 	bl	800355c <HAL_GetTick>
 8003580:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800358c:	d005      	beq.n	800359a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800358e:	4b09      	ldr	r3, [pc, #36]	; (80035b4 <HAL_Delay+0x40>)
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	461a      	mov	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	4413      	add	r3, r2
 8003598:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800359a:	bf00      	nop
 800359c:	f7ff ffde 	bl	800355c <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d8f7      	bhi.n	800359c <HAL_Delay+0x28>
  {
  }
}
 80035ac:	bf00      	nop
 80035ae:	3710      	adds	r7, #16
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	20000008 	.word	0x20000008

080035b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b085      	sub	sp, #20
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f003 0307 	and.w	r3, r3, #7
 80035c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035c8:	4b0c      	ldr	r3, [pc, #48]	; (80035fc <__NVIC_SetPriorityGrouping+0x44>)
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035ce:	68ba      	ldr	r2, [r7, #8]
 80035d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035d4:	4013      	ands	r3, r2
 80035d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035ea:	4a04      	ldr	r2, [pc, #16]	; (80035fc <__NVIC_SetPriorityGrouping+0x44>)
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	60d3      	str	r3, [r2, #12]
}
 80035f0:	bf00      	nop
 80035f2:	3714      	adds	r7, #20
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr
 80035fc:	e000ed00 	.word	0xe000ed00

08003600 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003604:	4b04      	ldr	r3, [pc, #16]	; (8003618 <__NVIC_GetPriorityGrouping+0x18>)
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	0a1b      	lsrs	r3, r3, #8
 800360a:	f003 0307 	and.w	r3, r3, #7
}
 800360e:	4618      	mov	r0, r3
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr
 8003618:	e000ed00 	.word	0xe000ed00

0800361c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	4603      	mov	r3, r0
 8003624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800362a:	2b00      	cmp	r3, #0
 800362c:	db0b      	blt.n	8003646 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800362e:	79fb      	ldrb	r3, [r7, #7]
 8003630:	f003 021f 	and.w	r2, r3, #31
 8003634:	4907      	ldr	r1, [pc, #28]	; (8003654 <__NVIC_EnableIRQ+0x38>)
 8003636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800363a:	095b      	lsrs	r3, r3, #5
 800363c:	2001      	movs	r0, #1
 800363e:	fa00 f202 	lsl.w	r2, r0, r2
 8003642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003646:	bf00      	nop
 8003648:	370c      	adds	r7, #12
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	e000e100 	.word	0xe000e100

08003658 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	4603      	mov	r3, r0
 8003660:	6039      	str	r1, [r7, #0]
 8003662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003668:	2b00      	cmp	r3, #0
 800366a:	db0a      	blt.n	8003682 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	b2da      	uxtb	r2, r3
 8003670:	490c      	ldr	r1, [pc, #48]	; (80036a4 <__NVIC_SetPriority+0x4c>)
 8003672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003676:	0112      	lsls	r2, r2, #4
 8003678:	b2d2      	uxtb	r2, r2
 800367a:	440b      	add	r3, r1
 800367c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003680:	e00a      	b.n	8003698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	b2da      	uxtb	r2, r3
 8003686:	4908      	ldr	r1, [pc, #32]	; (80036a8 <__NVIC_SetPriority+0x50>)
 8003688:	79fb      	ldrb	r3, [r7, #7]
 800368a:	f003 030f 	and.w	r3, r3, #15
 800368e:	3b04      	subs	r3, #4
 8003690:	0112      	lsls	r2, r2, #4
 8003692:	b2d2      	uxtb	r2, r2
 8003694:	440b      	add	r3, r1
 8003696:	761a      	strb	r2, [r3, #24]
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr
 80036a4:	e000e100 	.word	0xe000e100
 80036a8:	e000ed00 	.word	0xe000ed00

080036ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b089      	sub	sp, #36	; 0x24
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f003 0307 	and.w	r3, r3, #7
 80036be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	f1c3 0307 	rsb	r3, r3, #7
 80036c6:	2b04      	cmp	r3, #4
 80036c8:	bf28      	it	cs
 80036ca:	2304      	movcs	r3, #4
 80036cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	3304      	adds	r3, #4
 80036d2:	2b06      	cmp	r3, #6
 80036d4:	d902      	bls.n	80036dc <NVIC_EncodePriority+0x30>
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	3b03      	subs	r3, #3
 80036da:	e000      	b.n	80036de <NVIC_EncodePriority+0x32>
 80036dc:	2300      	movs	r3, #0
 80036de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036e0:	f04f 32ff 	mov.w	r2, #4294967295
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ea:	43da      	mvns	r2, r3
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	401a      	ands	r2, r3
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036f4:	f04f 31ff 	mov.w	r1, #4294967295
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	fa01 f303 	lsl.w	r3, r1, r3
 80036fe:	43d9      	mvns	r1, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003704:	4313      	orrs	r3, r2
         );
}
 8003706:	4618      	mov	r0, r3
 8003708:	3724      	adds	r7, #36	; 0x24
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
	...

08003714 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	3b01      	subs	r3, #1
 8003720:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003724:	d301      	bcc.n	800372a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003726:	2301      	movs	r3, #1
 8003728:	e00f      	b.n	800374a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800372a:	4a0a      	ldr	r2, [pc, #40]	; (8003754 <SysTick_Config+0x40>)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	3b01      	subs	r3, #1
 8003730:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003732:	210f      	movs	r1, #15
 8003734:	f04f 30ff 	mov.w	r0, #4294967295
 8003738:	f7ff ff8e 	bl	8003658 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800373c:	4b05      	ldr	r3, [pc, #20]	; (8003754 <SysTick_Config+0x40>)
 800373e:	2200      	movs	r2, #0
 8003740:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003742:	4b04      	ldr	r3, [pc, #16]	; (8003754 <SysTick_Config+0x40>)
 8003744:	2207      	movs	r2, #7
 8003746:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3708      	adds	r7, #8
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	e000e010 	.word	0xe000e010

08003758 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b082      	sub	sp, #8
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f7ff ff29 	bl	80035b8 <__NVIC_SetPriorityGrouping>
}
 8003766:	bf00      	nop
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}

0800376e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800376e:	b580      	push	{r7, lr}
 8003770:	b086      	sub	sp, #24
 8003772:	af00      	add	r7, sp, #0
 8003774:	4603      	mov	r3, r0
 8003776:	60b9      	str	r1, [r7, #8]
 8003778:	607a      	str	r2, [r7, #4]
 800377a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800377c:	2300      	movs	r3, #0
 800377e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003780:	f7ff ff3e 	bl	8003600 <__NVIC_GetPriorityGrouping>
 8003784:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	68b9      	ldr	r1, [r7, #8]
 800378a:	6978      	ldr	r0, [r7, #20]
 800378c:	f7ff ff8e 	bl	80036ac <NVIC_EncodePriority>
 8003790:	4602      	mov	r2, r0
 8003792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003796:	4611      	mov	r1, r2
 8003798:	4618      	mov	r0, r3
 800379a:	f7ff ff5d 	bl	8003658 <__NVIC_SetPriority>
}
 800379e:	bf00      	nop
 80037a0:	3718      	adds	r7, #24
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}

080037a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037a6:	b580      	push	{r7, lr}
 80037a8:	b082      	sub	sp, #8
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	4603      	mov	r3, r0
 80037ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7ff ff31 	bl	800361c <__NVIC_EnableIRQ>
}
 80037ba:	bf00      	nop
 80037bc:	3708      	adds	r7, #8
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037c2:	b580      	push	{r7, lr}
 80037c4:	b082      	sub	sp, #8
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f7ff ffa2 	bl	8003714 <SysTick_Config>
 80037d0:	4603      	mov	r3, r0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3708      	adds	r7, #8
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
	...

080037dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037dc:	b480      	push	{r7}
 80037de:	b089      	sub	sp, #36	; 0x24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80037e6:	2300      	movs	r3, #0
 80037e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80037ee:	2300      	movs	r3, #0
 80037f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037f2:	2300      	movs	r3, #0
 80037f4:	61fb      	str	r3, [r7, #28]
 80037f6:	e16b      	b.n	8003ad0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037f8:	2201      	movs	r2, #1
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	697a      	ldr	r2, [r7, #20]
 8003808:	4013      	ands	r3, r2
 800380a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800380c:	693a      	ldr	r2, [r7, #16]
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	429a      	cmp	r2, r3
 8003812:	f040 815a 	bne.w	8003aca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	2b01      	cmp	r3, #1
 800381c:	d00b      	beq.n	8003836 <HAL_GPIO_Init+0x5a>
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	2b02      	cmp	r3, #2
 8003824:	d007      	beq.n	8003836 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800382a:	2b11      	cmp	r3, #17
 800382c:	d003      	beq.n	8003836 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	2b12      	cmp	r3, #18
 8003834:	d130      	bne.n	8003898 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	005b      	lsls	r3, r3, #1
 8003840:	2203      	movs	r2, #3
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	43db      	mvns	r3, r3
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	4013      	ands	r3, r2
 800384c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	68da      	ldr	r2, [r3, #12]
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	005b      	lsls	r3, r3, #1
 8003856:	fa02 f303 	lsl.w	r3, r2, r3
 800385a:	69ba      	ldr	r2, [r7, #24]
 800385c:	4313      	orrs	r3, r2
 800385e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800386c:	2201      	movs	r2, #1
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	43db      	mvns	r3, r3
 8003876:	69ba      	ldr	r2, [r7, #24]
 8003878:	4013      	ands	r3, r2
 800387a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	091b      	lsrs	r3, r3, #4
 8003882:	f003 0201 	and.w	r2, r3, #1
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	fa02 f303 	lsl.w	r3, r2, r3
 800388c:	69ba      	ldr	r2, [r7, #24]
 800388e:	4313      	orrs	r3, r2
 8003890:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	69ba      	ldr	r2, [r7, #24]
 8003896:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	005b      	lsls	r3, r3, #1
 80038a2:	2203      	movs	r2, #3
 80038a4:	fa02 f303 	lsl.w	r3, r2, r3
 80038a8:	43db      	mvns	r3, r3
 80038aa:	69ba      	ldr	r2, [r7, #24]
 80038ac:	4013      	ands	r3, r2
 80038ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	689a      	ldr	r2, [r3, #8]
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	005b      	lsls	r3, r3, #1
 80038b8:	fa02 f303 	lsl.w	r3, r2, r3
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	4313      	orrs	r3, r2
 80038c0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	69ba      	ldr	r2, [r7, #24]
 80038c6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d003      	beq.n	80038d8 <HAL_GPIO_Init+0xfc>
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	2b12      	cmp	r3, #18
 80038d6:	d123      	bne.n	8003920 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	08da      	lsrs	r2, r3, #3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	3208      	adds	r2, #8
 80038e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	f003 0307 	and.w	r3, r3, #7
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	220f      	movs	r2, #15
 80038f0:	fa02 f303 	lsl.w	r3, r2, r3
 80038f4:	43db      	mvns	r3, r3
 80038f6:	69ba      	ldr	r2, [r7, #24]
 80038f8:	4013      	ands	r3, r2
 80038fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	691a      	ldr	r2, [r3, #16]
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	f003 0307 	and.w	r3, r3, #7
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	4313      	orrs	r3, r2
 8003910:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	08da      	lsrs	r2, r3, #3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	3208      	adds	r2, #8
 800391a:	69b9      	ldr	r1, [r7, #24]
 800391c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	2203      	movs	r2, #3
 800392c:	fa02 f303 	lsl.w	r3, r2, r3
 8003930:	43db      	mvns	r3, r3
 8003932:	69ba      	ldr	r2, [r7, #24]
 8003934:	4013      	ands	r3, r2
 8003936:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f003 0203 	and.w	r2, r3, #3
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	69ba      	ldr	r2, [r7, #24]
 800394a:	4313      	orrs	r3, r2
 800394c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800395c:	2b00      	cmp	r3, #0
 800395e:	f000 80b4 	beq.w	8003aca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003962:	2300      	movs	r3, #0
 8003964:	60fb      	str	r3, [r7, #12]
 8003966:	4b5f      	ldr	r3, [pc, #380]	; (8003ae4 <HAL_GPIO_Init+0x308>)
 8003968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800396a:	4a5e      	ldr	r2, [pc, #376]	; (8003ae4 <HAL_GPIO_Init+0x308>)
 800396c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003970:	6453      	str	r3, [r2, #68]	; 0x44
 8003972:	4b5c      	ldr	r3, [pc, #368]	; (8003ae4 <HAL_GPIO_Init+0x308>)
 8003974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003976:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800397a:	60fb      	str	r3, [r7, #12]
 800397c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800397e:	4a5a      	ldr	r2, [pc, #360]	; (8003ae8 <HAL_GPIO_Init+0x30c>)
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	089b      	lsrs	r3, r3, #2
 8003984:	3302      	adds	r3, #2
 8003986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800398a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	f003 0303 	and.w	r3, r3, #3
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	220f      	movs	r2, #15
 8003996:	fa02 f303 	lsl.w	r3, r2, r3
 800399a:	43db      	mvns	r3, r3
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	4013      	ands	r3, r2
 80039a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a51      	ldr	r2, [pc, #324]	; (8003aec <HAL_GPIO_Init+0x310>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d02b      	beq.n	8003a02 <HAL_GPIO_Init+0x226>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a50      	ldr	r2, [pc, #320]	; (8003af0 <HAL_GPIO_Init+0x314>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d025      	beq.n	80039fe <HAL_GPIO_Init+0x222>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a4f      	ldr	r2, [pc, #316]	; (8003af4 <HAL_GPIO_Init+0x318>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d01f      	beq.n	80039fa <HAL_GPIO_Init+0x21e>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a4e      	ldr	r2, [pc, #312]	; (8003af8 <HAL_GPIO_Init+0x31c>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d019      	beq.n	80039f6 <HAL_GPIO_Init+0x21a>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a4d      	ldr	r2, [pc, #308]	; (8003afc <HAL_GPIO_Init+0x320>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d013      	beq.n	80039f2 <HAL_GPIO_Init+0x216>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a4c      	ldr	r2, [pc, #304]	; (8003b00 <HAL_GPIO_Init+0x324>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d00d      	beq.n	80039ee <HAL_GPIO_Init+0x212>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a4b      	ldr	r2, [pc, #300]	; (8003b04 <HAL_GPIO_Init+0x328>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d007      	beq.n	80039ea <HAL_GPIO_Init+0x20e>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a4a      	ldr	r2, [pc, #296]	; (8003b08 <HAL_GPIO_Init+0x32c>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d101      	bne.n	80039e6 <HAL_GPIO_Init+0x20a>
 80039e2:	2307      	movs	r3, #7
 80039e4:	e00e      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 80039e6:	2308      	movs	r3, #8
 80039e8:	e00c      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 80039ea:	2306      	movs	r3, #6
 80039ec:	e00a      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 80039ee:	2305      	movs	r3, #5
 80039f0:	e008      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 80039f2:	2304      	movs	r3, #4
 80039f4:	e006      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 80039f6:	2303      	movs	r3, #3
 80039f8:	e004      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 80039fa:	2302      	movs	r3, #2
 80039fc:	e002      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 80039fe:	2301      	movs	r3, #1
 8003a00:	e000      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 8003a02:	2300      	movs	r3, #0
 8003a04:	69fa      	ldr	r2, [r7, #28]
 8003a06:	f002 0203 	and.w	r2, r2, #3
 8003a0a:	0092      	lsls	r2, r2, #2
 8003a0c:	4093      	lsls	r3, r2
 8003a0e:	69ba      	ldr	r2, [r7, #24]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a14:	4934      	ldr	r1, [pc, #208]	; (8003ae8 <HAL_GPIO_Init+0x30c>)
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	089b      	lsrs	r3, r3, #2
 8003a1a:	3302      	adds	r3, #2
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a22:	4b3a      	ldr	r3, [pc, #232]	; (8003b0c <HAL_GPIO_Init+0x330>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	43db      	mvns	r3, r3
 8003a2c:	69ba      	ldr	r2, [r7, #24]
 8003a2e:	4013      	ands	r3, r2
 8003a30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d003      	beq.n	8003a46 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a46:	4a31      	ldr	r2, [pc, #196]	; (8003b0c <HAL_GPIO_Init+0x330>)
 8003a48:	69bb      	ldr	r3, [r7, #24]
 8003a4a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003a4c:	4b2f      	ldr	r3, [pc, #188]	; (8003b0c <HAL_GPIO_Init+0x330>)
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	43db      	mvns	r3, r3
 8003a56:	69ba      	ldr	r2, [r7, #24]
 8003a58:	4013      	ands	r3, r2
 8003a5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d003      	beq.n	8003a70 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003a68:	69ba      	ldr	r2, [r7, #24]
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a70:	4a26      	ldr	r2, [pc, #152]	; (8003b0c <HAL_GPIO_Init+0x330>)
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a76:	4b25      	ldr	r3, [pc, #148]	; (8003b0c <HAL_GPIO_Init+0x330>)
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	43db      	mvns	r3, r3
 8003a80:	69ba      	ldr	r2, [r7, #24]
 8003a82:	4013      	ands	r3, r2
 8003a84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d003      	beq.n	8003a9a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003a92:	69ba      	ldr	r2, [r7, #24]
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a9a:	4a1c      	ldr	r2, [pc, #112]	; (8003b0c <HAL_GPIO_Init+0x330>)
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003aa0:	4b1a      	ldr	r3, [pc, #104]	; (8003b0c <HAL_GPIO_Init+0x330>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	43db      	mvns	r3, r3
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	4013      	ands	r3, r2
 8003aae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d003      	beq.n	8003ac4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003abc:	69ba      	ldr	r2, [r7, #24]
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ac4:	4a11      	ldr	r2, [pc, #68]	; (8003b0c <HAL_GPIO_Init+0x330>)
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	3301      	adds	r3, #1
 8003ace:	61fb      	str	r3, [r7, #28]
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	2b0f      	cmp	r3, #15
 8003ad4:	f67f ae90 	bls.w	80037f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ad8:	bf00      	nop
 8003ada:	3724      	adds	r7, #36	; 0x24
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr
 8003ae4:	40023800 	.word	0x40023800
 8003ae8:	40013800 	.word	0x40013800
 8003aec:	40020000 	.word	0x40020000
 8003af0:	40020400 	.word	0x40020400
 8003af4:	40020800 	.word	0x40020800
 8003af8:	40020c00 	.word	0x40020c00
 8003afc:	40021000 	.word	0x40021000
 8003b00:	40021400 	.word	0x40021400
 8003b04:	40021800 	.word	0x40021800
 8003b08:	40021c00 	.word	0x40021c00
 8003b0c:	40013c00 	.word	0x40013c00

08003b10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	460b      	mov	r3, r1
 8003b1a:	807b      	strh	r3, [r7, #2]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b20:	787b      	ldrb	r3, [r7, #1]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b26:	887a      	ldrh	r2, [r7, #2]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b2c:	e003      	b.n	8003b36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b2e:	887b      	ldrh	r3, [r7, #2]
 8003b30:	041a      	lsls	r2, r3, #16
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	619a      	str	r2, [r3, #24]
}
 8003b36:	bf00      	nop
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
	...

08003b44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003b4e:	4b08      	ldr	r3, [pc, #32]	; (8003b70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b50:	695a      	ldr	r2, [r3, #20]
 8003b52:	88fb      	ldrh	r3, [r7, #6]
 8003b54:	4013      	ands	r3, r2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d006      	beq.n	8003b68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b5a:	4a05      	ldr	r2, [pc, #20]	; (8003b70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b5c:	88fb      	ldrh	r3, [r7, #6]
 8003b5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b60:	88fb      	ldrh	r3, [r7, #6]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7fe f93e 	bl	8001de4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003b68:	bf00      	nop
 8003b6a:	3708      	adds	r7, #8
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	40013c00 	.word	0x40013c00

08003b74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d101      	bne.n	8003b86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e11f      	b.n	8003dc6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d106      	bne.n	8003ba0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f7ff fa1e 	bl	8002fdc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2224      	movs	r2, #36	; 0x24
 8003ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f022 0201 	bic.w	r2, r2, #1
 8003bb6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003bc6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003bd6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003bd8:	f002 fd3a 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 8003bdc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	4a7b      	ldr	r2, [pc, #492]	; (8003dd0 <HAL_I2C_Init+0x25c>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d807      	bhi.n	8003bf8 <HAL_I2C_Init+0x84>
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	4a7a      	ldr	r2, [pc, #488]	; (8003dd4 <HAL_I2C_Init+0x260>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	bf94      	ite	ls
 8003bf0:	2301      	movls	r3, #1
 8003bf2:	2300      	movhi	r3, #0
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	e006      	b.n	8003c06 <HAL_I2C_Init+0x92>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	4a77      	ldr	r2, [pc, #476]	; (8003dd8 <HAL_I2C_Init+0x264>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	bf94      	ite	ls
 8003c00:	2301      	movls	r3, #1
 8003c02:	2300      	movhi	r3, #0
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e0db      	b.n	8003dc6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	4a72      	ldr	r2, [pc, #456]	; (8003ddc <HAL_I2C_Init+0x268>)
 8003c12:	fba2 2303 	umull	r2, r3, r2, r3
 8003c16:	0c9b      	lsrs	r3, r3, #18
 8003c18:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	68ba      	ldr	r2, [r7, #8]
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	6a1b      	ldr	r3, [r3, #32]
 8003c34:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	4a64      	ldr	r2, [pc, #400]	; (8003dd0 <HAL_I2C_Init+0x25c>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d802      	bhi.n	8003c48 <HAL_I2C_Init+0xd4>
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	3301      	adds	r3, #1
 8003c46:	e009      	b.n	8003c5c <HAL_I2C_Init+0xe8>
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003c4e:	fb02 f303 	mul.w	r3, r2, r3
 8003c52:	4a63      	ldr	r2, [pc, #396]	; (8003de0 <HAL_I2C_Init+0x26c>)
 8003c54:	fba2 2303 	umull	r2, r3, r2, r3
 8003c58:	099b      	lsrs	r3, r3, #6
 8003c5a:	3301      	adds	r3, #1
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	6812      	ldr	r2, [r2, #0]
 8003c60:	430b      	orrs	r3, r1
 8003c62:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	69db      	ldr	r3, [r3, #28]
 8003c6a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003c6e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	4956      	ldr	r1, [pc, #344]	; (8003dd0 <HAL_I2C_Init+0x25c>)
 8003c78:	428b      	cmp	r3, r1
 8003c7a:	d80d      	bhi.n	8003c98 <HAL_I2C_Init+0x124>
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	1e59      	subs	r1, r3, #1
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	005b      	lsls	r3, r3, #1
 8003c86:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c90:	2b04      	cmp	r3, #4
 8003c92:	bf38      	it	cc
 8003c94:	2304      	movcc	r3, #4
 8003c96:	e04f      	b.n	8003d38 <HAL_I2C_Init+0x1c4>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d111      	bne.n	8003cc4 <HAL_I2C_Init+0x150>
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	1e58      	subs	r0, r3, #1
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6859      	ldr	r1, [r3, #4]
 8003ca8:	460b      	mov	r3, r1
 8003caa:	005b      	lsls	r3, r3, #1
 8003cac:	440b      	add	r3, r1
 8003cae:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	bf0c      	ite	eq
 8003cbc:	2301      	moveq	r3, #1
 8003cbe:	2300      	movne	r3, #0
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	e012      	b.n	8003cea <HAL_I2C_Init+0x176>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	1e58      	subs	r0, r3, #1
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6859      	ldr	r1, [r3, #4]
 8003ccc:	460b      	mov	r3, r1
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	440b      	add	r3, r1
 8003cd2:	0099      	lsls	r1, r3, #2
 8003cd4:	440b      	add	r3, r1
 8003cd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cda:	3301      	adds	r3, #1
 8003cdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	bf0c      	ite	eq
 8003ce4:	2301      	moveq	r3, #1
 8003ce6:	2300      	movne	r3, #0
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <HAL_I2C_Init+0x17e>
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e022      	b.n	8003d38 <HAL_I2C_Init+0x1c4>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d10e      	bne.n	8003d18 <HAL_I2C_Init+0x1a4>
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	1e58      	subs	r0, r3, #1
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6859      	ldr	r1, [r3, #4]
 8003d02:	460b      	mov	r3, r1
 8003d04:	005b      	lsls	r3, r3, #1
 8003d06:	440b      	add	r3, r1
 8003d08:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d16:	e00f      	b.n	8003d38 <HAL_I2C_Init+0x1c4>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	1e58      	subs	r0, r3, #1
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6859      	ldr	r1, [r3, #4]
 8003d20:	460b      	mov	r3, r1
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	440b      	add	r3, r1
 8003d26:	0099      	lsls	r1, r3, #2
 8003d28:	440b      	add	r3, r1
 8003d2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d2e:	3301      	adds	r3, #1
 8003d30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d34:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d38:	6879      	ldr	r1, [r7, #4]
 8003d3a:	6809      	ldr	r1, [r1, #0]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	69da      	ldr	r2, [r3, #28]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a1b      	ldr	r3, [r3, #32]
 8003d52:	431a      	orrs	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003d66:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	6911      	ldr	r1, [r2, #16]
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	68d2      	ldr	r2, [r2, #12]
 8003d72:	4311      	orrs	r1, r2
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	6812      	ldr	r2, [r2, #0]
 8003d78:	430b      	orrs	r3, r1
 8003d7a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	695a      	ldr	r2, [r3, #20]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	699b      	ldr	r3, [r3, #24]
 8003d8e:	431a      	orrs	r2, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	430a      	orrs	r2, r1
 8003d96:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f042 0201 	orr.w	r2, r2, #1
 8003da6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2220      	movs	r2, #32
 8003db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003dc4:	2300      	movs	r3, #0
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3710      	adds	r7, #16
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	000186a0 	.word	0x000186a0
 8003dd4:	001e847f 	.word	0x001e847f
 8003dd8:	003d08ff 	.word	0x003d08ff
 8003ddc:	431bde83 	.word	0x431bde83
 8003de0:	10624dd3 	.word	0x10624dd3

08003de4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b088      	sub	sp, #32
 8003de8:	af02      	add	r7, sp, #8
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	4608      	mov	r0, r1
 8003dee:	4611      	mov	r1, r2
 8003df0:	461a      	mov	r2, r3
 8003df2:	4603      	mov	r3, r0
 8003df4:	817b      	strh	r3, [r7, #10]
 8003df6:	460b      	mov	r3, r1
 8003df8:	813b      	strh	r3, [r7, #8]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003dfe:	f7ff fbad 	bl	800355c <HAL_GetTick>
 8003e02:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	2b20      	cmp	r3, #32
 8003e0e:	f040 80d9 	bne.w	8003fc4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	9300      	str	r3, [sp, #0]
 8003e16:	2319      	movs	r3, #25
 8003e18:	2201      	movs	r2, #1
 8003e1a:	496d      	ldr	r1, [pc, #436]	; (8003fd0 <HAL_I2C_Mem_Write+0x1ec>)
 8003e1c:	68f8      	ldr	r0, [r7, #12]
 8003e1e:	f000 fc7f 	bl	8004720 <I2C_WaitOnFlagUntilTimeout>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d001      	beq.n	8003e2c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003e28:	2302      	movs	r3, #2
 8003e2a:	e0cc      	b.n	8003fc6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d101      	bne.n	8003e3a <HAL_I2C_Mem_Write+0x56>
 8003e36:	2302      	movs	r3, #2
 8003e38:	e0c5      	b.n	8003fc6 <HAL_I2C_Mem_Write+0x1e2>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0301 	and.w	r3, r3, #1
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d007      	beq.n	8003e60 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f042 0201 	orr.w	r2, r2, #1
 8003e5e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e6e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2221      	movs	r2, #33	; 0x21
 8003e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2240      	movs	r2, #64	; 0x40
 8003e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	6a3a      	ldr	r2, [r7, #32]
 8003e8a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003e90:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e96:	b29a      	uxth	r2, r3
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	4a4d      	ldr	r2, [pc, #308]	; (8003fd4 <HAL_I2C_Mem_Write+0x1f0>)
 8003ea0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ea2:	88f8      	ldrh	r0, [r7, #6]
 8003ea4:	893a      	ldrh	r2, [r7, #8]
 8003ea6:	8979      	ldrh	r1, [r7, #10]
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	9301      	str	r3, [sp, #4]
 8003eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eae:	9300      	str	r3, [sp, #0]
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	68f8      	ldr	r0, [r7, #12]
 8003eb4:	f000 fab6 	bl	8004424 <I2C_RequestMemoryWrite>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d052      	beq.n	8003f64 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e081      	b.n	8003fc6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ec6:	68f8      	ldr	r0, [r7, #12]
 8003ec8:	f000 fd00 	bl	80048cc <I2C_WaitOnTXEFlagUntilTimeout>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00d      	beq.n	8003eee <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed6:	2b04      	cmp	r3, #4
 8003ed8:	d107      	bne.n	8003eea <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ee8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e06b      	b.n	8003fc6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef2:	781a      	ldrb	r2, [r3, #0]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003efe:	1c5a      	adds	r2, r3, #1
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	3b01      	subs	r3, #1
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	695b      	ldr	r3, [r3, #20]
 8003f24:	f003 0304 	and.w	r3, r3, #4
 8003f28:	2b04      	cmp	r3, #4
 8003f2a:	d11b      	bne.n	8003f64 <HAL_I2C_Mem_Write+0x180>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d017      	beq.n	8003f64 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f38:	781a      	ldrb	r2, [r3, #0]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f44:	1c5a      	adds	r2, r3, #1
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	b29a      	uxth	r2, r3
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	b29a      	uxth	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1aa      	bne.n	8003ec2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f000 fcec 	bl	800494e <I2C_WaitOnBTFFlagUntilTimeout>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00d      	beq.n	8003f98 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f80:	2b04      	cmp	r3, #4
 8003f82:	d107      	bne.n	8003f94 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f92:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e016      	b.n	8003fc6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fa6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2220      	movs	r2, #32
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	e000      	b.n	8003fc6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003fc4:	2302      	movs	r3, #2
  }
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3718      	adds	r7, #24
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	00100002 	.word	0x00100002
 8003fd4:	ffff0000 	.word	0xffff0000

08003fd8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b08c      	sub	sp, #48	; 0x30
 8003fdc:	af02      	add	r7, sp, #8
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	4608      	mov	r0, r1
 8003fe2:	4611      	mov	r1, r2
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	817b      	strh	r3, [r7, #10]
 8003fea:	460b      	mov	r3, r1
 8003fec:	813b      	strh	r3, [r7, #8]
 8003fee:	4613      	mov	r3, r2
 8003ff0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ff2:	f7ff fab3 	bl	800355c <HAL_GetTick>
 8003ff6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	2b20      	cmp	r3, #32
 8004002:	f040 8208 	bne.w	8004416 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	2319      	movs	r3, #25
 800400c:	2201      	movs	r2, #1
 800400e:	497b      	ldr	r1, [pc, #492]	; (80041fc <HAL_I2C_Mem_Read+0x224>)
 8004010:	68f8      	ldr	r0, [r7, #12]
 8004012:	f000 fb85 	bl	8004720 <I2C_WaitOnFlagUntilTimeout>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d001      	beq.n	8004020 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800401c:	2302      	movs	r3, #2
 800401e:	e1fb      	b.n	8004418 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004026:	2b01      	cmp	r3, #1
 8004028:	d101      	bne.n	800402e <HAL_I2C_Mem_Read+0x56>
 800402a:	2302      	movs	r3, #2
 800402c:	e1f4      	b.n	8004418 <HAL_I2C_Mem_Read+0x440>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0301 	and.w	r3, r3, #1
 8004040:	2b01      	cmp	r3, #1
 8004042:	d007      	beq.n	8004054 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f042 0201 	orr.w	r2, r2, #1
 8004052:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004062:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2222      	movs	r2, #34	; 0x22
 8004068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2240      	movs	r2, #64	; 0x40
 8004070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800407e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004084:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800408a:	b29a      	uxth	r2, r3
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	4a5b      	ldr	r2, [pc, #364]	; (8004200 <HAL_I2C_Mem_Read+0x228>)
 8004094:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004096:	88f8      	ldrh	r0, [r7, #6]
 8004098:	893a      	ldrh	r2, [r7, #8]
 800409a:	8979      	ldrh	r1, [r7, #10]
 800409c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800409e:	9301      	str	r3, [sp, #4]
 80040a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040a2:	9300      	str	r3, [sp, #0]
 80040a4:	4603      	mov	r3, r0
 80040a6:	68f8      	ldr	r0, [r7, #12]
 80040a8:	f000 fa52 	bl	8004550 <I2C_RequestMemoryRead>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d001      	beq.n	80040b6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e1b0      	b.n	8004418 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d113      	bne.n	80040e6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040be:	2300      	movs	r3, #0
 80040c0:	623b      	str	r3, [r7, #32]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	623b      	str	r3, [r7, #32]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	623b      	str	r3, [r7, #32]
 80040d2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040e2:	601a      	str	r2, [r3, #0]
 80040e4:	e184      	b.n	80043f0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d11b      	bne.n	8004126 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040fe:	2300      	movs	r3, #0
 8004100:	61fb      	str	r3, [r7, #28]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	61fb      	str	r3, [r7, #28]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	699b      	ldr	r3, [r3, #24]
 8004110:	61fb      	str	r3, [r7, #28]
 8004112:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004122:	601a      	str	r2, [r3, #0]
 8004124:	e164      	b.n	80043f0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800412a:	2b02      	cmp	r3, #2
 800412c:	d11b      	bne.n	8004166 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800413c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800414c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800414e:	2300      	movs	r3, #0
 8004150:	61bb      	str	r3, [r7, #24]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	695b      	ldr	r3, [r3, #20]
 8004158:	61bb      	str	r3, [r7, #24]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	699b      	ldr	r3, [r3, #24]
 8004160:	61bb      	str	r3, [r7, #24]
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	e144      	b.n	80043f0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004166:	2300      	movs	r3, #0
 8004168:	617b      	str	r3, [r7, #20]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	695b      	ldr	r3, [r3, #20]
 8004170:	617b      	str	r3, [r7, #20]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	617b      	str	r3, [r7, #20]
 800417a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800417c:	e138      	b.n	80043f0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004182:	2b03      	cmp	r3, #3
 8004184:	f200 80f1 	bhi.w	800436a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800418c:	2b01      	cmp	r3, #1
 800418e:	d123      	bne.n	80041d8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004190:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004192:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f000 fc1b 	bl	80049d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d001      	beq.n	80041a4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e139      	b.n	8004418 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	691a      	ldr	r2, [r3, #16]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ae:	b2d2      	uxtb	r2, r2
 80041b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b6:	1c5a      	adds	r2, r3, #1
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041c0:	3b01      	subs	r3, #1
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	3b01      	subs	r3, #1
 80041d0:	b29a      	uxth	r2, r3
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80041d6:	e10b      	b.n	80043f0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d14e      	bne.n	800427e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e2:	9300      	str	r3, [sp, #0]
 80041e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041e6:	2200      	movs	r2, #0
 80041e8:	4906      	ldr	r1, [pc, #24]	; (8004204 <HAL_I2C_Mem_Read+0x22c>)
 80041ea:	68f8      	ldr	r0, [r7, #12]
 80041ec:	f000 fa98 	bl	8004720 <I2C_WaitOnFlagUntilTimeout>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d008      	beq.n	8004208 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e10e      	b.n	8004418 <HAL_I2C_Mem_Read+0x440>
 80041fa:	bf00      	nop
 80041fc:	00100002 	.word	0x00100002
 8004200:	ffff0000 	.word	0xffff0000
 8004204:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004216:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	691a      	ldr	r2, [r3, #16]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004222:	b2d2      	uxtb	r2, r2
 8004224:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422a:	1c5a      	adds	r2, r3, #1
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004234:	3b01      	subs	r3, #1
 8004236:	b29a      	uxth	r2, r3
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004240:	b29b      	uxth	r3, r3
 8004242:	3b01      	subs	r3, #1
 8004244:	b29a      	uxth	r2, r3
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	691a      	ldr	r2, [r3, #16]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004254:	b2d2      	uxtb	r2, r2
 8004256:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425c:	1c5a      	adds	r2, r3, #1
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004266:	3b01      	subs	r3, #1
 8004268:	b29a      	uxth	r2, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004272:	b29b      	uxth	r3, r3
 8004274:	3b01      	subs	r3, #1
 8004276:	b29a      	uxth	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800427c:	e0b8      	b.n	80043f0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800427e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004280:	9300      	str	r3, [sp, #0]
 8004282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004284:	2200      	movs	r2, #0
 8004286:	4966      	ldr	r1, [pc, #408]	; (8004420 <HAL_I2C_Mem_Read+0x448>)
 8004288:	68f8      	ldr	r0, [r7, #12]
 800428a:	f000 fa49 	bl	8004720 <I2C_WaitOnFlagUntilTimeout>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d001      	beq.n	8004298 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e0bf      	b.n	8004418 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	691a      	ldr	r2, [r3, #16]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b2:	b2d2      	uxtb	r2, r2
 80042b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ba:	1c5a      	adds	r2, r3, #1
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042c4:	3b01      	subs	r3, #1
 80042c6:	b29a      	uxth	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	3b01      	subs	r3, #1
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042dc:	9300      	str	r3, [sp, #0]
 80042de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042e0:	2200      	movs	r2, #0
 80042e2:	494f      	ldr	r1, [pc, #316]	; (8004420 <HAL_I2C_Mem_Read+0x448>)
 80042e4:	68f8      	ldr	r0, [r7, #12]
 80042e6:	f000 fa1b 	bl	8004720 <I2C_WaitOnFlagUntilTimeout>
 80042ea:	4603      	mov	r3, r0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d001      	beq.n	80042f4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e091      	b.n	8004418 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004302:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	691a      	ldr	r2, [r3, #16]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430e:	b2d2      	uxtb	r2, r2
 8004310:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004316:	1c5a      	adds	r2, r3, #1
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004320:	3b01      	subs	r3, #1
 8004322:	b29a      	uxth	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800432c:	b29b      	uxth	r3, r3
 800432e:	3b01      	subs	r3, #1
 8004330:	b29a      	uxth	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	691a      	ldr	r2, [r3, #16]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004340:	b2d2      	uxtb	r2, r2
 8004342:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004348:	1c5a      	adds	r2, r3, #1
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004352:	3b01      	subs	r3, #1
 8004354:	b29a      	uxth	r2, r3
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800435e:	b29b      	uxth	r3, r3
 8004360:	3b01      	subs	r3, #1
 8004362:	b29a      	uxth	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004368:	e042      	b.n	80043f0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800436a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800436c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800436e:	68f8      	ldr	r0, [r7, #12]
 8004370:	f000 fb2e 	bl	80049d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e04c      	b.n	8004418 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	691a      	ldr	r2, [r3, #16]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004388:	b2d2      	uxtb	r2, r2
 800438a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004390:	1c5a      	adds	r2, r3, #1
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800439a:	3b01      	subs	r3, #1
 800439c:	b29a      	uxth	r2, r3
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	3b01      	subs	r3, #1
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	f003 0304 	and.w	r3, r3, #4
 80043ba:	2b04      	cmp	r3, #4
 80043bc:	d118      	bne.n	80043f0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	691a      	ldr	r2, [r3, #16]
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c8:	b2d2      	uxtb	r2, r2
 80043ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d0:	1c5a      	adds	r2, r3, #1
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043da:	3b01      	subs	r3, #1
 80043dc:	b29a      	uxth	r2, r3
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	3b01      	subs	r3, #1
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f47f aec2 	bne.w	800417e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2220      	movs	r2, #32
 80043fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004412:	2300      	movs	r3, #0
 8004414:	e000      	b.n	8004418 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004416:	2302      	movs	r3, #2
  }
}
 8004418:	4618      	mov	r0, r3
 800441a:	3728      	adds	r7, #40	; 0x28
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	00010004 	.word	0x00010004

08004424 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b088      	sub	sp, #32
 8004428:	af02      	add	r7, sp, #8
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	4608      	mov	r0, r1
 800442e:	4611      	mov	r1, r2
 8004430:	461a      	mov	r2, r3
 8004432:	4603      	mov	r3, r0
 8004434:	817b      	strh	r3, [r7, #10]
 8004436:	460b      	mov	r3, r1
 8004438:	813b      	strh	r3, [r7, #8]
 800443a:	4613      	mov	r3, r2
 800443c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800444c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800444e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004450:	9300      	str	r3, [sp, #0]
 8004452:	6a3b      	ldr	r3, [r7, #32]
 8004454:	2200      	movs	r2, #0
 8004456:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800445a:	68f8      	ldr	r0, [r7, #12]
 800445c:	f000 f960 	bl	8004720 <I2C_WaitOnFlagUntilTimeout>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00d      	beq.n	8004482 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004470:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004474:	d103      	bne.n	800447e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f44f 7200 	mov.w	r2, #512	; 0x200
 800447c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e05f      	b.n	8004542 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004482:	897b      	ldrh	r3, [r7, #10]
 8004484:	b2db      	uxtb	r3, r3
 8004486:	461a      	mov	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004490:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004494:	6a3a      	ldr	r2, [r7, #32]
 8004496:	492d      	ldr	r1, [pc, #180]	; (800454c <I2C_RequestMemoryWrite+0x128>)
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	f000 f998 	bl	80047ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d001      	beq.n	80044a8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e04c      	b.n	8004542 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044a8:	2300      	movs	r3, #0
 80044aa:	617b      	str	r3, [r7, #20]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	617b      	str	r3, [r7, #20]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	617b      	str	r3, [r7, #20]
 80044bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044c0:	6a39      	ldr	r1, [r7, #32]
 80044c2:	68f8      	ldr	r0, [r7, #12]
 80044c4:	f000 fa02 	bl	80048cc <I2C_WaitOnTXEFlagUntilTimeout>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00d      	beq.n	80044ea <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	d107      	bne.n	80044e6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e02b      	b.n	8004542 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80044ea:	88fb      	ldrh	r3, [r7, #6]
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d105      	bne.n	80044fc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044f0:	893b      	ldrh	r3, [r7, #8]
 80044f2:	b2da      	uxtb	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	611a      	str	r2, [r3, #16]
 80044fa:	e021      	b.n	8004540 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80044fc:	893b      	ldrh	r3, [r7, #8]
 80044fe:	0a1b      	lsrs	r3, r3, #8
 8004500:	b29b      	uxth	r3, r3
 8004502:	b2da      	uxtb	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800450a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800450c:	6a39      	ldr	r1, [r7, #32]
 800450e:	68f8      	ldr	r0, [r7, #12]
 8004510:	f000 f9dc 	bl	80048cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00d      	beq.n	8004536 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451e:	2b04      	cmp	r3, #4
 8004520:	d107      	bne.n	8004532 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004530:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e005      	b.n	8004542 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004536:	893b      	ldrh	r3, [r7, #8]
 8004538:	b2da      	uxtb	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3718      	adds	r7, #24
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	00010002 	.word	0x00010002

08004550 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b088      	sub	sp, #32
 8004554:	af02      	add	r7, sp, #8
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	4608      	mov	r0, r1
 800455a:	4611      	mov	r1, r2
 800455c:	461a      	mov	r2, r3
 800455e:	4603      	mov	r3, r0
 8004560:	817b      	strh	r3, [r7, #10]
 8004562:	460b      	mov	r3, r1
 8004564:	813b      	strh	r3, [r7, #8]
 8004566:	4613      	mov	r3, r2
 8004568:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004578:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004588:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800458a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458c:	9300      	str	r3, [sp, #0]
 800458e:	6a3b      	ldr	r3, [r7, #32]
 8004590:	2200      	movs	r2, #0
 8004592:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f000 f8c2 	bl	8004720 <I2C_WaitOnFlagUntilTimeout>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00d      	beq.n	80045be <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045b0:	d103      	bne.n	80045ba <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e0aa      	b.n	8004714 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80045be:	897b      	ldrh	r3, [r7, #10]
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	461a      	mov	r2, r3
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80045cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d0:	6a3a      	ldr	r2, [r7, #32]
 80045d2:	4952      	ldr	r1, [pc, #328]	; (800471c <I2C_RequestMemoryRead+0x1cc>)
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f000 f8fa 	bl	80047ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d001      	beq.n	80045e4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e097      	b.n	8004714 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045e4:	2300      	movs	r3, #0
 80045e6:	617b      	str	r3, [r7, #20]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	695b      	ldr	r3, [r3, #20]
 80045ee:	617b      	str	r3, [r7, #20]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	699b      	ldr	r3, [r3, #24]
 80045f6:	617b      	str	r3, [r7, #20]
 80045f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045fc:	6a39      	ldr	r1, [r7, #32]
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	f000 f964 	bl	80048cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00d      	beq.n	8004626 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460e:	2b04      	cmp	r3, #4
 8004610:	d107      	bne.n	8004622 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004620:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e076      	b.n	8004714 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004626:	88fb      	ldrh	r3, [r7, #6]
 8004628:	2b01      	cmp	r3, #1
 800462a:	d105      	bne.n	8004638 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800462c:	893b      	ldrh	r3, [r7, #8]
 800462e:	b2da      	uxtb	r2, r3
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	611a      	str	r2, [r3, #16]
 8004636:	e021      	b.n	800467c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004638:	893b      	ldrh	r3, [r7, #8]
 800463a:	0a1b      	lsrs	r3, r3, #8
 800463c:	b29b      	uxth	r3, r3
 800463e:	b2da      	uxtb	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004646:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004648:	6a39      	ldr	r1, [r7, #32]
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f000 f93e 	bl	80048cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d00d      	beq.n	8004672 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800465a:	2b04      	cmp	r3, #4
 800465c:	d107      	bne.n	800466e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800466c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e050      	b.n	8004714 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004672:	893b      	ldrh	r3, [r7, #8]
 8004674:	b2da      	uxtb	r2, r3
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800467c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800467e:	6a39      	ldr	r1, [r7, #32]
 8004680:	68f8      	ldr	r0, [r7, #12]
 8004682:	f000 f923 	bl	80048cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d00d      	beq.n	80046a8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004690:	2b04      	cmp	r3, #4
 8004692:	d107      	bne.n	80046a4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046a2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	e035      	b.n	8004714 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046b6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ba:	9300      	str	r3, [sp, #0]
 80046bc:	6a3b      	ldr	r3, [r7, #32]
 80046be:	2200      	movs	r2, #0
 80046c0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80046c4:	68f8      	ldr	r0, [r7, #12]
 80046c6:	f000 f82b 	bl	8004720 <I2C_WaitOnFlagUntilTimeout>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d00d      	beq.n	80046ec <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046de:	d103      	bne.n	80046e8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e013      	b.n	8004714 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80046ec:	897b      	ldrh	r3, [r7, #10]
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	f043 0301 	orr.w	r3, r3, #1
 80046f4:	b2da      	uxtb	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fe:	6a3a      	ldr	r2, [r7, #32]
 8004700:	4906      	ldr	r1, [pc, #24]	; (800471c <I2C_RequestMemoryRead+0x1cc>)
 8004702:	68f8      	ldr	r0, [r7, #12]
 8004704:	f000 f863 	bl	80047ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d001      	beq.n	8004712 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e000      	b.n	8004714 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004712:	2300      	movs	r3, #0
}
 8004714:	4618      	mov	r0, r3
 8004716:	3718      	adds	r7, #24
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}
 800471c:	00010002 	.word	0x00010002

08004720 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	603b      	str	r3, [r7, #0]
 800472c:	4613      	mov	r3, r2
 800472e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004730:	e025      	b.n	800477e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004738:	d021      	beq.n	800477e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800473a:	f7fe ff0f 	bl	800355c <HAL_GetTick>
 800473e:	4602      	mov	r2, r0
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	1ad3      	subs	r3, r2, r3
 8004744:	683a      	ldr	r2, [r7, #0]
 8004746:	429a      	cmp	r2, r3
 8004748:	d302      	bcc.n	8004750 <I2C_WaitOnFlagUntilTimeout+0x30>
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d116      	bne.n	800477e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2220      	movs	r2, #32
 800475a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476a:	f043 0220 	orr.w	r2, r3, #32
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e023      	b.n	80047c6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	0c1b      	lsrs	r3, r3, #16
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b01      	cmp	r3, #1
 8004786:	d10d      	bne.n	80047a4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	43da      	mvns	r2, r3
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	4013      	ands	r3, r2
 8004794:	b29b      	uxth	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	bf0c      	ite	eq
 800479a:	2301      	moveq	r3, #1
 800479c:	2300      	movne	r3, #0
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	461a      	mov	r2, r3
 80047a2:	e00c      	b.n	80047be <I2C_WaitOnFlagUntilTimeout+0x9e>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	699b      	ldr	r3, [r3, #24]
 80047aa:	43da      	mvns	r2, r3
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	4013      	ands	r3, r2
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	bf0c      	ite	eq
 80047b6:	2301      	moveq	r3, #1
 80047b8:	2300      	movne	r3, #0
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	461a      	mov	r2, r3
 80047be:	79fb      	ldrb	r3, [r7, #7]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d0b6      	beq.n	8004732 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047c4:	2300      	movs	r3, #0
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3710      	adds	r7, #16
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}

080047ce <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80047ce:	b580      	push	{r7, lr}
 80047d0:	b084      	sub	sp, #16
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	60f8      	str	r0, [r7, #12]
 80047d6:	60b9      	str	r1, [r7, #8]
 80047d8:	607a      	str	r2, [r7, #4]
 80047da:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047dc:	e051      	b.n	8004882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	695b      	ldr	r3, [r3, #20]
 80047e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047ec:	d123      	bne.n	8004836 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047fc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004806:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2220      	movs	r2, #32
 8004812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004822:	f043 0204 	orr.w	r2, r3, #4
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e046      	b.n	80048c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800483c:	d021      	beq.n	8004882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800483e:	f7fe fe8d 	bl	800355c <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	429a      	cmp	r2, r3
 800484c:	d302      	bcc.n	8004854 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d116      	bne.n	8004882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2220      	movs	r2, #32
 800485e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486e:	f043 0220 	orr.w	r2, r3, #32
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e020      	b.n	80048c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	0c1b      	lsrs	r3, r3, #16
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b01      	cmp	r3, #1
 800488a:	d10c      	bne.n	80048a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	43da      	mvns	r2, r3
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	4013      	ands	r3, r2
 8004898:	b29b      	uxth	r3, r3
 800489a:	2b00      	cmp	r3, #0
 800489c:	bf14      	ite	ne
 800489e:	2301      	movne	r3, #1
 80048a0:	2300      	moveq	r3, #0
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	e00b      	b.n	80048be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	43da      	mvns	r2, r3
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	4013      	ands	r3, r2
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	bf14      	ite	ne
 80048b8:	2301      	movne	r3, #1
 80048ba:	2300      	moveq	r3, #0
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d18d      	bne.n	80047de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048d8:	e02d      	b.n	8004936 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048da:	68f8      	ldr	r0, [r7, #12]
 80048dc:	f000 f8ce 	bl	8004a7c <I2C_IsAcknowledgeFailed>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d001      	beq.n	80048ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e02d      	b.n	8004946 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048f0:	d021      	beq.n	8004936 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048f2:	f7fe fe33 	bl	800355c <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	68ba      	ldr	r2, [r7, #8]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d302      	bcc.n	8004908 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d116      	bne.n	8004936 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2220      	movs	r2, #32
 8004912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004922:	f043 0220 	orr.w	r2, r3, #32
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e007      	b.n	8004946 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004940:	2b80      	cmp	r3, #128	; 0x80
 8004942:	d1ca      	bne.n	80048da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3710      	adds	r7, #16
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800494e:	b580      	push	{r7, lr}
 8004950:	b084      	sub	sp, #16
 8004952:	af00      	add	r7, sp, #0
 8004954:	60f8      	str	r0, [r7, #12]
 8004956:	60b9      	str	r1, [r7, #8]
 8004958:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800495a:	e02d      	b.n	80049b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f000 f88d 	bl	8004a7c <I2C_IsAcknowledgeFailed>
 8004962:	4603      	mov	r3, r0
 8004964:	2b00      	cmp	r3, #0
 8004966:	d001      	beq.n	800496c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e02d      	b.n	80049c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004972:	d021      	beq.n	80049b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004974:	f7fe fdf2 	bl	800355c <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	68ba      	ldr	r2, [r7, #8]
 8004980:	429a      	cmp	r2, r3
 8004982:	d302      	bcc.n	800498a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d116      	bne.n	80049b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2200      	movs	r2, #0
 800498e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2220      	movs	r2, #32
 8004994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a4:	f043 0220 	orr.w	r2, r3, #32
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2200      	movs	r2, #0
 80049b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e007      	b.n	80049c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	695b      	ldr	r3, [r3, #20]
 80049be:	f003 0304 	and.w	r3, r3, #4
 80049c2:	2b04      	cmp	r3, #4
 80049c4:	d1ca      	bne.n	800495c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3710      	adds	r7, #16
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	60f8      	str	r0, [r7, #12]
 80049d8:	60b9      	str	r1, [r7, #8]
 80049da:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049dc:	e042      	b.n	8004a64 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	695b      	ldr	r3, [r3, #20]
 80049e4:	f003 0310 	and.w	r3, r3, #16
 80049e8:	2b10      	cmp	r3, #16
 80049ea:	d119      	bne.n	8004a20 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f06f 0210 	mvn.w	r2, #16
 80049f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2200      	movs	r2, #0
 80049fa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2220      	movs	r2, #32
 8004a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2200      	movs	r2, #0
 8004a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e029      	b.n	8004a74 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a20:	f7fe fd9c 	bl	800355c <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	68ba      	ldr	r2, [r7, #8]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d302      	bcc.n	8004a36 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d116      	bne.n	8004a64 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2220      	movs	r2, #32
 8004a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a50:	f043 0220 	orr.w	r2, r3, #32
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e007      	b.n	8004a74 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a6e:	2b40      	cmp	r3, #64	; 0x40
 8004a70:	d1b5      	bne.n	80049de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004a72:	2300      	movs	r3, #0
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3710      	adds	r7, #16
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}

08004a7c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	695b      	ldr	r3, [r3, #20]
 8004a8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a92:	d11b      	bne.n	8004acc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004a9c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2220      	movs	r2, #32
 8004aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab8:	f043 0204 	orr.w	r2, r3, #4
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e000      	b.n	8004ace <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004acc:	2300      	movs	r3, #0
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	370c      	adds	r7, #12
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr

08004ada <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004ada:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004adc:	b08f      	sub	sp, #60	; 0x3c
 8004ade:	af0a      	add	r7, sp, #40	; 0x28
 8004ae0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d101      	bne.n	8004aec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e10f      	b.n	8004d0c <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d106      	bne.n	8004b0c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f005 ffc4 	bl	800aa94 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2203      	movs	r2, #3
 8004b10:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d102      	bne.n	8004b26 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f002 ff7d 	bl	8007a2a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	603b      	str	r3, [r7, #0]
 8004b36:	687e      	ldr	r6, [r7, #4]
 8004b38:	466d      	mov	r5, sp
 8004b3a:	f106 0410 	add.w	r4, r6, #16
 8004b3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b46:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004b4a:	e885 0003 	stmia.w	r5, {r0, r1}
 8004b4e:	1d33      	adds	r3, r6, #4
 8004b50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b52:	6838      	ldr	r0, [r7, #0]
 8004b54:	f002 fe54 	bl	8007800 <USB_CoreInit>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d005      	beq.n	8004b6a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2202      	movs	r2, #2
 8004b62:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e0d0      	b.n	8004d0c <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	2100      	movs	r1, #0
 8004b70:	4618      	mov	r0, r3
 8004b72:	f002 ff6b 	bl	8007a4c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b76:	2300      	movs	r3, #0
 8004b78:	73fb      	strb	r3, [r7, #15]
 8004b7a:	e04a      	b.n	8004c12 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004b7c:	7bfa      	ldrb	r2, [r7, #15]
 8004b7e:	6879      	ldr	r1, [r7, #4]
 8004b80:	4613      	mov	r3, r2
 8004b82:	00db      	lsls	r3, r3, #3
 8004b84:	1a9b      	subs	r3, r3, r2
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	440b      	add	r3, r1
 8004b8a:	333d      	adds	r3, #61	; 0x3d
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004b90:	7bfa      	ldrb	r2, [r7, #15]
 8004b92:	6879      	ldr	r1, [r7, #4]
 8004b94:	4613      	mov	r3, r2
 8004b96:	00db      	lsls	r3, r3, #3
 8004b98:	1a9b      	subs	r3, r3, r2
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	440b      	add	r3, r1
 8004b9e:	333c      	adds	r3, #60	; 0x3c
 8004ba0:	7bfa      	ldrb	r2, [r7, #15]
 8004ba2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004ba4:	7bfa      	ldrb	r2, [r7, #15]
 8004ba6:	7bfb      	ldrb	r3, [r7, #15]
 8004ba8:	b298      	uxth	r0, r3
 8004baa:	6879      	ldr	r1, [r7, #4]
 8004bac:	4613      	mov	r3, r2
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	1a9b      	subs	r3, r3, r2
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	440b      	add	r3, r1
 8004bb6:	3342      	adds	r3, #66	; 0x42
 8004bb8:	4602      	mov	r2, r0
 8004bba:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004bbc:	7bfa      	ldrb	r2, [r7, #15]
 8004bbe:	6879      	ldr	r1, [r7, #4]
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	00db      	lsls	r3, r3, #3
 8004bc4:	1a9b      	subs	r3, r3, r2
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	440b      	add	r3, r1
 8004bca:	333f      	adds	r3, #63	; 0x3f
 8004bcc:	2200      	movs	r2, #0
 8004bce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004bd0:	7bfa      	ldrb	r2, [r7, #15]
 8004bd2:	6879      	ldr	r1, [r7, #4]
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	00db      	lsls	r3, r3, #3
 8004bd8:	1a9b      	subs	r3, r3, r2
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	440b      	add	r3, r1
 8004bde:	3344      	adds	r3, #68	; 0x44
 8004be0:	2200      	movs	r2, #0
 8004be2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004be4:	7bfa      	ldrb	r2, [r7, #15]
 8004be6:	6879      	ldr	r1, [r7, #4]
 8004be8:	4613      	mov	r3, r2
 8004bea:	00db      	lsls	r3, r3, #3
 8004bec:	1a9b      	subs	r3, r3, r2
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	440b      	add	r3, r1
 8004bf2:	3348      	adds	r3, #72	; 0x48
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004bf8:	7bfa      	ldrb	r2, [r7, #15]
 8004bfa:	6879      	ldr	r1, [r7, #4]
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	00db      	lsls	r3, r3, #3
 8004c00:	1a9b      	subs	r3, r3, r2
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	440b      	add	r3, r1
 8004c06:	3350      	adds	r3, #80	; 0x50
 8004c08:	2200      	movs	r2, #0
 8004c0a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c0c:	7bfb      	ldrb	r3, [r7, #15]
 8004c0e:	3301      	adds	r3, #1
 8004c10:	73fb      	strb	r3, [r7, #15]
 8004c12:	7bfa      	ldrb	r2, [r7, #15]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d3af      	bcc.n	8004b7c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	73fb      	strb	r3, [r7, #15]
 8004c20:	e044      	b.n	8004cac <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004c22:	7bfa      	ldrb	r2, [r7, #15]
 8004c24:	6879      	ldr	r1, [r7, #4]
 8004c26:	4613      	mov	r3, r2
 8004c28:	00db      	lsls	r3, r3, #3
 8004c2a:	1a9b      	subs	r3, r3, r2
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	440b      	add	r3, r1
 8004c30:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004c34:	2200      	movs	r2, #0
 8004c36:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004c38:	7bfa      	ldrb	r2, [r7, #15]
 8004c3a:	6879      	ldr	r1, [r7, #4]
 8004c3c:	4613      	mov	r3, r2
 8004c3e:	00db      	lsls	r3, r3, #3
 8004c40:	1a9b      	subs	r3, r3, r2
 8004c42:	009b      	lsls	r3, r3, #2
 8004c44:	440b      	add	r3, r1
 8004c46:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004c4a:	7bfa      	ldrb	r2, [r7, #15]
 8004c4c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004c4e:	7bfa      	ldrb	r2, [r7, #15]
 8004c50:	6879      	ldr	r1, [r7, #4]
 8004c52:	4613      	mov	r3, r2
 8004c54:	00db      	lsls	r3, r3, #3
 8004c56:	1a9b      	subs	r3, r3, r2
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	440b      	add	r3, r1
 8004c5c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004c60:	2200      	movs	r2, #0
 8004c62:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004c64:	7bfa      	ldrb	r2, [r7, #15]
 8004c66:	6879      	ldr	r1, [r7, #4]
 8004c68:	4613      	mov	r3, r2
 8004c6a:	00db      	lsls	r3, r3, #3
 8004c6c:	1a9b      	subs	r3, r3, r2
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	440b      	add	r3, r1
 8004c72:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004c76:	2200      	movs	r2, #0
 8004c78:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004c7a:	7bfa      	ldrb	r2, [r7, #15]
 8004c7c:	6879      	ldr	r1, [r7, #4]
 8004c7e:	4613      	mov	r3, r2
 8004c80:	00db      	lsls	r3, r3, #3
 8004c82:	1a9b      	subs	r3, r3, r2
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	440b      	add	r3, r1
 8004c88:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004c90:	7bfa      	ldrb	r2, [r7, #15]
 8004c92:	6879      	ldr	r1, [r7, #4]
 8004c94:	4613      	mov	r3, r2
 8004c96:	00db      	lsls	r3, r3, #3
 8004c98:	1a9b      	subs	r3, r3, r2
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	440b      	add	r3, r1
 8004c9e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ca6:	7bfb      	ldrb	r3, [r7, #15]
 8004ca8:	3301      	adds	r3, #1
 8004caa:	73fb      	strb	r3, [r7, #15]
 8004cac:	7bfa      	ldrb	r2, [r7, #15]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d3b5      	bcc.n	8004c22 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	603b      	str	r3, [r7, #0]
 8004cbc:	687e      	ldr	r6, [r7, #4]
 8004cbe:	466d      	mov	r5, sp
 8004cc0:	f106 0410 	add.w	r4, r6, #16
 8004cc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004cc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004cc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004cca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004ccc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004cd0:	e885 0003 	stmia.w	r5, {r0, r1}
 8004cd4:	1d33      	adds	r3, r6, #4
 8004cd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004cd8:	6838      	ldr	r0, [r7, #0]
 8004cda:	f002 fee1 	bl	8007aa0 <USB_DevInit>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d005      	beq.n	8004cf0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	e00d      	b.n	8004d0c <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4618      	mov	r0, r3
 8004d06:	f003 ff29 	bl	8008b5c <USB_DevDisconnect>

  return HAL_OK;
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3714      	adds	r7, #20
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004d14 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d101      	bne.n	8004d30 <HAL_PCD_Start+0x1c>
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	e020      	b.n	8004d72 <HAL_PCD_Start+0x5e>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d109      	bne.n	8004d54 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d005      	beq.n	8004d54 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d4c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f002 fe55 	bl	8007a08 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4618      	mov	r0, r3
 8004d64:	f003 fed9 	bl	8008b1a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3710      	adds	r7, #16
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004d7a:	b590      	push	{r4, r7, lr}
 8004d7c:	b08d      	sub	sp, #52	; 0x34
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d88:	6a3b      	ldr	r3, [r7, #32]
 8004d8a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4618      	mov	r0, r3
 8004d92:	f003 ff97 	bl	8008cc4 <USB_GetMode>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	f040 839d 	bne.w	80054d8 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4618      	mov	r0, r3
 8004da4:	f003 fefb 	bl	8008b9e <USB_ReadInterrupts>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	f000 8393 	beq.w	80054d6 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4618      	mov	r0, r3
 8004db6:	f003 fef2 	bl	8008b9e <USB_ReadInterrupts>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	f003 0302 	and.w	r3, r3, #2
 8004dc0:	2b02      	cmp	r3, #2
 8004dc2:	d107      	bne.n	8004dd4 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	695a      	ldr	r2, [r3, #20]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f002 0202 	and.w	r2, r2, #2
 8004dd2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f003 fee0 	bl	8008b9e <USB_ReadInterrupts>
 8004dde:	4603      	mov	r3, r0
 8004de0:	f003 0310 	and.w	r3, r3, #16
 8004de4:	2b10      	cmp	r3, #16
 8004de6:	d161      	bne.n	8004eac <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	699a      	ldr	r2, [r3, #24]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f022 0210 	bic.w	r2, r2, #16
 8004df6:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004df8:	6a3b      	ldr	r3, [r7, #32]
 8004dfa:	6a1b      	ldr	r3, [r3, #32]
 8004dfc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	f003 020f 	and.w	r2, r3, #15
 8004e04:	4613      	mov	r3, r2
 8004e06:	00db      	lsls	r3, r3, #3
 8004e08:	1a9b      	subs	r3, r3, r2
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	4413      	add	r3, r2
 8004e14:	3304      	adds	r3, #4
 8004e16:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	0c5b      	lsrs	r3, r3, #17
 8004e1c:	f003 030f 	and.w	r3, r3, #15
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d124      	bne.n	8004e6e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004e24:	69ba      	ldr	r2, [r7, #24]
 8004e26:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d035      	beq.n	8004e9c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004e34:	69bb      	ldr	r3, [r7, #24]
 8004e36:	091b      	lsrs	r3, r3, #4
 8004e38:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004e3a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	461a      	mov	r2, r3
 8004e42:	6a38      	ldr	r0, [r7, #32]
 8004e44:	f003 fd46 	bl	80088d4 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	68da      	ldr	r2, [r3, #12]
 8004e4c:	69bb      	ldr	r3, [r7, #24]
 8004e4e:	091b      	lsrs	r3, r3, #4
 8004e50:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e54:	441a      	add	r2, r3
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	699a      	ldr	r2, [r3, #24]
 8004e5e:	69bb      	ldr	r3, [r7, #24]
 8004e60:	091b      	lsrs	r3, r3, #4
 8004e62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e66:	441a      	add	r2, r3
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	619a      	str	r2, [r3, #24]
 8004e6c:	e016      	b.n	8004e9c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004e6e:	69bb      	ldr	r3, [r7, #24]
 8004e70:	0c5b      	lsrs	r3, r3, #17
 8004e72:	f003 030f 	and.w	r3, r3, #15
 8004e76:	2b06      	cmp	r3, #6
 8004e78:	d110      	bne.n	8004e9c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004e80:	2208      	movs	r2, #8
 8004e82:	4619      	mov	r1, r3
 8004e84:	6a38      	ldr	r0, [r7, #32]
 8004e86:	f003 fd25 	bl	80088d4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	699a      	ldr	r2, [r3, #24]
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	091b      	lsrs	r3, r3, #4
 8004e92:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e96:	441a      	add	r2, r3
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	699a      	ldr	r2, [r3, #24]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f042 0210 	orr.w	r2, r2, #16
 8004eaa:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f003 fe74 	bl	8008b9e <USB_ReadInterrupts>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ebc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004ec0:	d16e      	bne.n	8004fa0 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f003 fe7a 	bl	8008bc4 <USB_ReadDevAllOutEpInterrupt>
 8004ed0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004ed2:	e062      	b.n	8004f9a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ed6:	f003 0301 	and.w	r3, r3, #1
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d057      	beq.n	8004f8e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ee4:	b2d2      	uxtb	r2, r2
 8004ee6:	4611      	mov	r1, r2
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f003 fe9f 	bl	8008c2c <USB_ReadDevOutEPInterrupt>
 8004eee:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00c      	beq.n	8004f14 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efc:	015a      	lsls	r2, r3, #5
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	4413      	add	r3, r2
 8004f02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f06:	461a      	mov	r2, r3
 8004f08:	2301      	movs	r3, #1
 8004f0a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004f0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 fdb0 	bl	8005a74 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	f003 0308 	and.w	r3, r3, #8
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d00c      	beq.n	8004f38 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f20:	015a      	lsls	r2, r3, #5
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	4413      	add	r3, r2
 8004f26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	2308      	movs	r3, #8
 8004f2e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004f30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 feaa 	bl	8005c8c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	f003 0310 	and.w	r3, r3, #16
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d008      	beq.n	8004f54 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f44:	015a      	lsls	r2, r3, #5
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	4413      	add	r3, r2
 8004f4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f4e:	461a      	mov	r2, r3
 8004f50:	2310      	movs	r3, #16
 8004f52:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	f003 0320 	and.w	r3, r3, #32
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d008      	beq.n	8004f70 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f60:	015a      	lsls	r2, r3, #5
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	4413      	add	r3, r2
 8004f66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	2320      	movs	r3, #32
 8004f6e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d009      	beq.n	8004f8e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7c:	015a      	lsls	r2, r3, #5
 8004f7e:	69fb      	ldr	r3, [r7, #28]
 8004f80:	4413      	add	r3, r2
 8004f82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f86:	461a      	mov	r2, r3
 8004f88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004f8c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f90:	3301      	adds	r3, #1
 8004f92:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f96:	085b      	lsrs	r3, r3, #1
 8004f98:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d199      	bne.n	8004ed4 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f003 fdfa 	bl	8008b9e <USB_ReadInterrupts>
 8004faa:	4603      	mov	r3, r0
 8004fac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004fb0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004fb4:	f040 80c0 	bne.w	8005138 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f003 fe1b 	bl	8008bf8 <USB_ReadDevAllInEpInterrupt>
 8004fc2:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004fc8:	e0b2      	b.n	8005130 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fcc:	f003 0301 	and.w	r3, r3, #1
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	f000 80a7 	beq.w	8005124 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fdc:	b2d2      	uxtb	r2, r2
 8004fde:	4611      	mov	r1, r2
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f003 fe41 	bl	8008c68 <USB_ReadDevInEPInterrupt>
 8004fe6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	f003 0301 	and.w	r3, r3, #1
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d057      	beq.n	80050a2 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff4:	f003 030f 	and.w	r3, r3, #15
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffe:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005006:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	43db      	mvns	r3, r3
 800500c:	69f9      	ldr	r1, [r7, #28]
 800500e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005012:	4013      	ands	r3, r2
 8005014:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005018:	015a      	lsls	r2, r3, #5
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	4413      	add	r3, r2
 800501e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005022:	461a      	mov	r2, r3
 8005024:	2301      	movs	r3, #1
 8005026:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	691b      	ldr	r3, [r3, #16]
 800502c:	2b01      	cmp	r3, #1
 800502e:	d132      	bne.n	8005096 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005030:	6879      	ldr	r1, [r7, #4]
 8005032:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005034:	4613      	mov	r3, r2
 8005036:	00db      	lsls	r3, r3, #3
 8005038:	1a9b      	subs	r3, r3, r2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	440b      	add	r3, r1
 800503e:	3348      	adds	r3, #72	; 0x48
 8005040:	6819      	ldr	r1, [r3, #0]
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005046:	4613      	mov	r3, r2
 8005048:	00db      	lsls	r3, r3, #3
 800504a:	1a9b      	subs	r3, r3, r2
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	4403      	add	r3, r0
 8005050:	3344      	adds	r3, #68	; 0x44
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4419      	add	r1, r3
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800505a:	4613      	mov	r3, r2
 800505c:	00db      	lsls	r3, r3, #3
 800505e:	1a9b      	subs	r3, r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	4403      	add	r3, r0
 8005064:	3348      	adds	r3, #72	; 0x48
 8005066:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800506a:	2b00      	cmp	r3, #0
 800506c:	d113      	bne.n	8005096 <HAL_PCD_IRQHandler+0x31c>
 800506e:	6879      	ldr	r1, [r7, #4]
 8005070:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005072:	4613      	mov	r3, r2
 8005074:	00db      	lsls	r3, r3, #3
 8005076:	1a9b      	subs	r3, r3, r2
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	440b      	add	r3, r1
 800507c:	3350      	adds	r3, #80	; 0x50
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d108      	bne.n	8005096 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6818      	ldr	r0, [r3, #0]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800508e:	461a      	mov	r2, r3
 8005090:	2101      	movs	r1, #1
 8005092:	f003 fe49 	bl	8008d28 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005098:	b2db      	uxtb	r3, r3
 800509a:	4619      	mov	r1, r3
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f005 fd7a 	bl	800ab96 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	f003 0308 	and.w	r3, r3, #8
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d008      	beq.n	80050be <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80050ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ae:	015a      	lsls	r2, r3, #5
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	4413      	add	r3, r2
 80050b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050b8:	461a      	mov	r2, r3
 80050ba:	2308      	movs	r3, #8
 80050bc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	f003 0310 	and.w	r3, r3, #16
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d008      	beq.n	80050da <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80050c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ca:	015a      	lsls	r2, r3, #5
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	4413      	add	r3, r2
 80050d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050d4:	461a      	mov	r2, r3
 80050d6:	2310      	movs	r3, #16
 80050d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d008      	beq.n	80050f6 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80050e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e6:	015a      	lsls	r2, r3, #5
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	4413      	add	r3, r2
 80050ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050f0:	461a      	mov	r2, r3
 80050f2:	2340      	movs	r3, #64	; 0x40
 80050f4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	f003 0302 	and.w	r3, r3, #2
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d008      	beq.n	8005112 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005102:	015a      	lsls	r2, r3, #5
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	4413      	add	r3, r2
 8005108:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800510c:	461a      	mov	r2, r3
 800510e:	2302      	movs	r3, #2
 8005110:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005118:	2b00      	cmp	r3, #0
 800511a:	d003      	beq.n	8005124 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800511c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 fc1b 	bl	800595a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005126:	3301      	adds	r3, #1
 8005128:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800512a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800512c:	085b      	lsrs	r3, r3, #1
 800512e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005132:	2b00      	cmp	r3, #0
 8005134:	f47f af49 	bne.w	8004fca <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4618      	mov	r0, r3
 800513e:	f003 fd2e 	bl	8008b9e <USB_ReadInterrupts>
 8005142:	4603      	mov	r3, r0
 8005144:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005148:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800514c:	d122      	bne.n	8005194 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800514e:	69fb      	ldr	r3, [r7, #28]
 8005150:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	69fa      	ldr	r2, [r7, #28]
 8005158:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800515c:	f023 0301 	bic.w	r3, r3, #1
 8005160:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8005168:	2b01      	cmp	r3, #1
 800516a:	d108      	bne.n	800517e <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005174:	2100      	movs	r1, #0
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 fe26 	bl	8005dc8 <HAL_PCDEx_LPM_Callback>
 800517c:	e002      	b.n	8005184 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f005 fd80 	bl	800ac84 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	695a      	ldr	r2, [r3, #20]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005192:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4618      	mov	r0, r3
 800519a:	f003 fd00 	bl	8008b9e <USB_ReadInterrupts>
 800519e:	4603      	mov	r3, r0
 80051a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051a8:	d112      	bne.n	80051d0 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f003 0301 	and.w	r3, r3, #1
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d102      	bne.n	80051c0 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f005 fd3c 	bl	800ac38 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	695a      	ldr	r2, [r3, #20]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80051ce:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4618      	mov	r0, r3
 80051d6:	f003 fce2 	bl	8008b9e <USB_ReadInterrupts>
 80051da:	4603      	mov	r3, r0
 80051dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051e4:	f040 80c7 	bne.w	8005376 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	69fa      	ldr	r2, [r7, #28]
 80051f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80051f6:	f023 0301 	bic.w	r3, r3, #1
 80051fa:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2110      	movs	r1, #16
 8005202:	4618      	mov	r0, r3
 8005204:	f002 fdb0 	bl	8007d68 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005208:	2300      	movs	r3, #0
 800520a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800520c:	e056      	b.n	80052bc <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800520e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005210:	015a      	lsls	r2, r3, #5
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	4413      	add	r3, r2
 8005216:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800521a:	461a      	mov	r2, r3
 800521c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005220:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005224:	015a      	lsls	r2, r3, #5
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	4413      	add	r3, r2
 800522a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005232:	0151      	lsls	r1, r2, #5
 8005234:	69fa      	ldr	r2, [r7, #28]
 8005236:	440a      	add	r2, r1
 8005238:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800523c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005240:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005244:	015a      	lsls	r2, r3, #5
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	4413      	add	r3, r2
 800524a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005252:	0151      	lsls	r1, r2, #5
 8005254:	69fa      	ldr	r2, [r7, #28]
 8005256:	440a      	add	r2, r1
 8005258:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800525c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005260:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005264:	015a      	lsls	r2, r3, #5
 8005266:	69fb      	ldr	r3, [r7, #28]
 8005268:	4413      	add	r3, r2
 800526a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800526e:	461a      	mov	r2, r3
 8005270:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005274:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005278:	015a      	lsls	r2, r3, #5
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	4413      	add	r3, r2
 800527e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005286:	0151      	lsls	r1, r2, #5
 8005288:	69fa      	ldr	r2, [r7, #28]
 800528a:	440a      	add	r2, r1
 800528c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005290:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005294:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005298:	015a      	lsls	r2, r3, #5
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	4413      	add	r3, r2
 800529e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052a6:	0151      	lsls	r1, r2, #5
 80052a8:	69fa      	ldr	r2, [r7, #28]
 80052aa:	440a      	add	r2, r1
 80052ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80052b0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80052b4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052b8:	3301      	adds	r3, #1
 80052ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052c2:	429a      	cmp	r2, r3
 80052c4:	d3a3      	bcc.n	800520e <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80052c6:	69fb      	ldr	r3, [r7, #28]
 80052c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052cc:	69db      	ldr	r3, [r3, #28]
 80052ce:	69fa      	ldr	r2, [r7, #28]
 80052d0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80052d4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80052d8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d016      	beq.n	8005310 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052ec:	69fa      	ldr	r2, [r7, #28]
 80052ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80052f2:	f043 030b 	orr.w	r3, r3, #11
 80052f6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005302:	69fa      	ldr	r2, [r7, #28]
 8005304:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005308:	f043 030b 	orr.w	r3, r3, #11
 800530c:	6453      	str	r3, [r2, #68]	; 0x44
 800530e:	e015      	b.n	800533c <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005316:	695b      	ldr	r3, [r3, #20]
 8005318:	69fa      	ldr	r2, [r7, #28]
 800531a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800531e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005322:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8005326:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005328:	69fb      	ldr	r3, [r7, #28]
 800532a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800532e:	691b      	ldr	r3, [r3, #16]
 8005330:	69fa      	ldr	r2, [r7, #28]
 8005332:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005336:	f043 030b 	orr.w	r3, r3, #11
 800533a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	69fa      	ldr	r2, [r7, #28]
 8005346:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800534a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800534e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6818      	ldr	r0, [r3, #0]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	691b      	ldr	r3, [r3, #16]
 8005358:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005360:	461a      	mov	r2, r3
 8005362:	f003 fce1 	bl	8008d28 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	695a      	ldr	r2, [r3, #20]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005374:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4618      	mov	r0, r3
 800537c:	f003 fc0f 	bl	8008b9e <USB_ReadInterrupts>
 8005380:	4603      	mov	r3, r0
 8005382:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005386:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800538a:	d124      	bne.n	80053d6 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4618      	mov	r0, r3
 8005392:	f003 fca5 	bl	8008ce0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4618      	mov	r0, r3
 800539c:	f002 fd45 	bl	8007e2a <USB_GetDevSpeed>
 80053a0:	4603      	mov	r3, r0
 80053a2:	461a      	mov	r2, r3
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681c      	ldr	r4, [r3, #0]
 80053ac:	f001 f944 	bl	8006638 <HAL_RCC_GetHCLKFreq>
 80053b0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	461a      	mov	r2, r3
 80053ba:	4620      	mov	r0, r4
 80053bc:	f002 fa82 	bl	80078c4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f005 fc10 	bl	800abe6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	695a      	ldr	r2, [r3, #20]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80053d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4618      	mov	r0, r3
 80053dc:	f003 fbdf 	bl	8008b9e <USB_ReadInterrupts>
 80053e0:	4603      	mov	r3, r0
 80053e2:	f003 0308 	and.w	r3, r3, #8
 80053e6:	2b08      	cmp	r3, #8
 80053e8:	d10a      	bne.n	8005400 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f005 fbed 	bl	800abca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	695a      	ldr	r2, [r3, #20]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f002 0208 	and.w	r2, r2, #8
 80053fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4618      	mov	r0, r3
 8005406:	f003 fbca 	bl	8008b9e <USB_ReadInterrupts>
 800540a:	4603      	mov	r3, r0
 800540c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005410:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005414:	d10f      	bne.n	8005436 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005416:	2300      	movs	r3, #0
 8005418:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800541a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800541c:	b2db      	uxtb	r3, r3
 800541e:	4619      	mov	r1, r3
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f005 fc4f 	bl	800acc4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	695a      	ldr	r2, [r3, #20]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005434:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4618      	mov	r0, r3
 800543c:	f003 fbaf 	bl	8008b9e <USB_ReadInterrupts>
 8005440:	4603      	mov	r3, r0
 8005442:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005446:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800544a:	d10f      	bne.n	800546c <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800544c:	2300      	movs	r3, #0
 800544e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005452:	b2db      	uxtb	r3, r3
 8005454:	4619      	mov	r1, r3
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f005 fc22 	bl	800aca0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	695a      	ldr	r2, [r3, #20]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800546a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4618      	mov	r0, r3
 8005472:	f003 fb94 	bl	8008b9e <USB_ReadInterrupts>
 8005476:	4603      	mov	r3, r0
 8005478:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800547c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005480:	d10a      	bne.n	8005498 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f005 fc30 	bl	800ace8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	695a      	ldr	r2, [r3, #20]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005496:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4618      	mov	r0, r3
 800549e:	f003 fb7e 	bl	8008b9e <USB_ReadInterrupts>
 80054a2:	4603      	mov	r3, r0
 80054a4:	f003 0304 	and.w	r3, r3, #4
 80054a8:	2b04      	cmp	r3, #4
 80054aa:	d115      	bne.n	80054d8 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80054b4:	69bb      	ldr	r3, [r7, #24]
 80054b6:	f003 0304 	and.w	r3, r3, #4
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d002      	beq.n	80054c4 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f005 fc20 	bl	800ad04 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	6859      	ldr	r1, [r3, #4]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	69ba      	ldr	r2, [r7, #24]
 80054d0:	430a      	orrs	r2, r1
 80054d2:	605a      	str	r2, [r3, #4]
 80054d4:	e000      	b.n	80054d8 <HAL_PCD_IRQHandler+0x75e>
      return;
 80054d6:	bf00      	nop
    }
  }
}
 80054d8:	3734      	adds	r7, #52	; 0x34
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd90      	pop	{r4, r7, pc}

080054de <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80054de:	b580      	push	{r7, lr}
 80054e0:	b082      	sub	sp, #8
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
 80054e6:	460b      	mov	r3, r1
 80054e8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d101      	bne.n	80054f8 <HAL_PCD_SetAddress+0x1a>
 80054f4:	2302      	movs	r3, #2
 80054f6:	e013      	b.n	8005520 <HAL_PCD_SetAddress+0x42>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	78fa      	ldrb	r2, [r7, #3]
 8005504:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	78fa      	ldrb	r2, [r7, #3]
 800550e:	4611      	mov	r1, r2
 8005510:	4618      	mov	r0, r3
 8005512:	f003 fadc 	bl	8008ace <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800551e:	2300      	movs	r3, #0
}
 8005520:	4618      	mov	r0, r3
 8005522:	3708      	adds	r7, #8
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
 8005530:	4608      	mov	r0, r1
 8005532:	4611      	mov	r1, r2
 8005534:	461a      	mov	r2, r3
 8005536:	4603      	mov	r3, r0
 8005538:	70fb      	strb	r3, [r7, #3]
 800553a:	460b      	mov	r3, r1
 800553c:	803b      	strh	r3, [r7, #0]
 800553e:	4613      	mov	r3, r2
 8005540:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005542:	2300      	movs	r3, #0
 8005544:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005546:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800554a:	2b00      	cmp	r3, #0
 800554c:	da0f      	bge.n	800556e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800554e:	78fb      	ldrb	r3, [r7, #3]
 8005550:	f003 020f 	and.w	r2, r3, #15
 8005554:	4613      	mov	r3, r2
 8005556:	00db      	lsls	r3, r3, #3
 8005558:	1a9b      	subs	r3, r3, r2
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	3338      	adds	r3, #56	; 0x38
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	4413      	add	r3, r2
 8005562:	3304      	adds	r3, #4
 8005564:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2201      	movs	r2, #1
 800556a:	705a      	strb	r2, [r3, #1]
 800556c:	e00f      	b.n	800558e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800556e:	78fb      	ldrb	r3, [r7, #3]
 8005570:	f003 020f 	and.w	r2, r3, #15
 8005574:	4613      	mov	r3, r2
 8005576:	00db      	lsls	r3, r3, #3
 8005578:	1a9b      	subs	r3, r3, r2
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	4413      	add	r3, r2
 8005584:	3304      	adds	r3, #4
 8005586:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2200      	movs	r2, #0
 800558c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800558e:	78fb      	ldrb	r3, [r7, #3]
 8005590:	f003 030f 	and.w	r3, r3, #15
 8005594:	b2da      	uxtb	r2, r3
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800559a:	883a      	ldrh	r2, [r7, #0]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	78ba      	ldrb	r2, [r7, #2]
 80055a4:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	785b      	ldrb	r3, [r3, #1]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d004      	beq.n	80055b8 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	781b      	ldrb	r3, [r3, #0]
 80055b2:	b29a      	uxth	r2, r3
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80055b8:	78bb      	ldrb	r3, [r7, #2]
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d102      	bne.n	80055c4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2200      	movs	r2, #0
 80055c2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d101      	bne.n	80055d2 <HAL_PCD_EP_Open+0xaa>
 80055ce:	2302      	movs	r3, #2
 80055d0:	e00e      	b.n	80055f0 <HAL_PCD_EP_Open+0xc8>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	68f9      	ldr	r1, [r7, #12]
 80055e0:	4618      	mov	r0, r3
 80055e2:	f002 fc47 	bl	8007e74 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80055ee:	7afb      	ldrb	r3, [r7, #11]
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3710      	adds	r7, #16
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	460b      	mov	r3, r1
 8005602:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005604:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005608:	2b00      	cmp	r3, #0
 800560a:	da0f      	bge.n	800562c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800560c:	78fb      	ldrb	r3, [r7, #3]
 800560e:	f003 020f 	and.w	r2, r3, #15
 8005612:	4613      	mov	r3, r2
 8005614:	00db      	lsls	r3, r3, #3
 8005616:	1a9b      	subs	r3, r3, r2
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	3338      	adds	r3, #56	; 0x38
 800561c:	687a      	ldr	r2, [r7, #4]
 800561e:	4413      	add	r3, r2
 8005620:	3304      	adds	r3, #4
 8005622:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2201      	movs	r2, #1
 8005628:	705a      	strb	r2, [r3, #1]
 800562a:	e00f      	b.n	800564c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800562c:	78fb      	ldrb	r3, [r7, #3]
 800562e:	f003 020f 	and.w	r2, r3, #15
 8005632:	4613      	mov	r3, r2
 8005634:	00db      	lsls	r3, r3, #3
 8005636:	1a9b      	subs	r3, r3, r2
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800563e:	687a      	ldr	r2, [r7, #4]
 8005640:	4413      	add	r3, r2
 8005642:	3304      	adds	r3, #4
 8005644:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2200      	movs	r2, #0
 800564a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800564c:	78fb      	ldrb	r3, [r7, #3]
 800564e:	f003 030f 	and.w	r3, r3, #15
 8005652:	b2da      	uxtb	r2, r3
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800565e:	2b01      	cmp	r3, #1
 8005660:	d101      	bne.n	8005666 <HAL_PCD_EP_Close+0x6e>
 8005662:	2302      	movs	r3, #2
 8005664:	e00e      	b.n	8005684 <HAL_PCD_EP_Close+0x8c>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2201      	movs	r2, #1
 800566a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68f9      	ldr	r1, [r7, #12]
 8005674:	4618      	mov	r0, r3
 8005676:	f002 fc85 	bl	8007f84 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005682:	2300      	movs	r3, #0
}
 8005684:	4618      	mov	r0, r3
 8005686:	3710      	adds	r7, #16
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}

0800568c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b086      	sub	sp, #24
 8005690:	af00      	add	r7, sp, #0
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	607a      	str	r2, [r7, #4]
 8005696:	603b      	str	r3, [r7, #0]
 8005698:	460b      	mov	r3, r1
 800569a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800569c:	7afb      	ldrb	r3, [r7, #11]
 800569e:	f003 020f 	and.w	r2, r3, #15
 80056a2:	4613      	mov	r3, r2
 80056a4:	00db      	lsls	r3, r3, #3
 80056a6:	1a9b      	subs	r3, r3, r2
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	4413      	add	r3, r2
 80056b2:	3304      	adds	r3, #4
 80056b4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	687a      	ldr	r2, [r7, #4]
 80056ba:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	683a      	ldr	r2, [r7, #0]
 80056c0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	2200      	movs	r2, #0
 80056c6:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	2200      	movs	r2, #0
 80056cc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80056ce:	7afb      	ldrb	r3, [r7, #11]
 80056d0:	f003 030f 	and.w	r3, r3, #15
 80056d4:	b2da      	uxtb	r2, r3
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	691b      	ldr	r3, [r3, #16]
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d102      	bne.n	80056e8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80056e8:	7afb      	ldrb	r3, [r7, #11]
 80056ea:	f003 030f 	and.w	r3, r3, #15
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d109      	bne.n	8005706 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6818      	ldr	r0, [r3, #0]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	691b      	ldr	r3, [r3, #16]
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	461a      	mov	r2, r3
 80056fe:	6979      	ldr	r1, [r7, #20]
 8005700:	f002 ff60 	bl	80085c4 <USB_EP0StartXfer>
 8005704:	e008      	b.n	8005718 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	6818      	ldr	r0, [r3, #0]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	b2db      	uxtb	r3, r3
 8005710:	461a      	mov	r2, r3
 8005712:	6979      	ldr	r1, [r7, #20]
 8005714:	f002 fd12 	bl	800813c <USB_EPStartXfer>
  }

  return HAL_OK;
 8005718:	2300      	movs	r3, #0
}
 800571a:	4618      	mov	r0, r3
 800571c:	3718      	adds	r7, #24
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}

08005722 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005722:	b480      	push	{r7}
 8005724:	b083      	sub	sp, #12
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
 800572a:	460b      	mov	r3, r1
 800572c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800572e:	78fb      	ldrb	r3, [r7, #3]
 8005730:	f003 020f 	and.w	r2, r3, #15
 8005734:	6879      	ldr	r1, [r7, #4]
 8005736:	4613      	mov	r3, r2
 8005738:	00db      	lsls	r3, r3, #3
 800573a:	1a9b      	subs	r3, r3, r2
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	440b      	add	r3, r1
 8005740:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005744:	681b      	ldr	r3, [r3, #0]
}
 8005746:	4618      	mov	r0, r3
 8005748:	370c      	adds	r7, #12
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr

08005752 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005752:	b580      	push	{r7, lr}
 8005754:	b086      	sub	sp, #24
 8005756:	af00      	add	r7, sp, #0
 8005758:	60f8      	str	r0, [r7, #12]
 800575a:	607a      	str	r2, [r7, #4]
 800575c:	603b      	str	r3, [r7, #0]
 800575e:	460b      	mov	r3, r1
 8005760:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005762:	7afb      	ldrb	r3, [r7, #11]
 8005764:	f003 020f 	and.w	r2, r3, #15
 8005768:	4613      	mov	r3, r2
 800576a:	00db      	lsls	r3, r3, #3
 800576c:	1a9b      	subs	r3, r3, r2
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	3338      	adds	r3, #56	; 0x38
 8005772:	68fa      	ldr	r2, [r7, #12]
 8005774:	4413      	add	r3, r2
 8005776:	3304      	adds	r3, #4
 8005778:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	683a      	ldr	r2, [r7, #0]
 8005784:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	2200      	movs	r2, #0
 800578a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	2201      	movs	r2, #1
 8005790:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005792:	7afb      	ldrb	r3, [r7, #11]
 8005794:	f003 030f 	and.w	r3, r3, #15
 8005798:	b2da      	uxtb	r2, r3
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d102      	bne.n	80057ac <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80057a6:	687a      	ldr	r2, [r7, #4]
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80057ac:	7afb      	ldrb	r3, [r7, #11]
 80057ae:	f003 030f 	and.w	r3, r3, #15
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d109      	bne.n	80057ca <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6818      	ldr	r0, [r3, #0]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	691b      	ldr	r3, [r3, #16]
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	461a      	mov	r2, r3
 80057c2:	6979      	ldr	r1, [r7, #20]
 80057c4:	f002 fefe 	bl	80085c4 <USB_EP0StartXfer>
 80057c8:	e008      	b.n	80057dc <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6818      	ldr	r0, [r3, #0]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	461a      	mov	r2, r3
 80057d6:	6979      	ldr	r1, [r7, #20]
 80057d8:	f002 fcb0 	bl	800813c <USB_EPStartXfer>
  }

  return HAL_OK;
 80057dc:	2300      	movs	r3, #0
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3718      	adds	r7, #24
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}

080057e6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80057e6:	b580      	push	{r7, lr}
 80057e8:	b084      	sub	sp, #16
 80057ea:	af00      	add	r7, sp, #0
 80057ec:	6078      	str	r0, [r7, #4]
 80057ee:	460b      	mov	r3, r1
 80057f0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80057f2:	78fb      	ldrb	r3, [r7, #3]
 80057f4:	f003 020f 	and.w	r2, r3, #15
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d901      	bls.n	8005804 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	e050      	b.n	80058a6 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005804:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005808:	2b00      	cmp	r3, #0
 800580a:	da0f      	bge.n	800582c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800580c:	78fb      	ldrb	r3, [r7, #3]
 800580e:	f003 020f 	and.w	r2, r3, #15
 8005812:	4613      	mov	r3, r2
 8005814:	00db      	lsls	r3, r3, #3
 8005816:	1a9b      	subs	r3, r3, r2
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	3338      	adds	r3, #56	; 0x38
 800581c:	687a      	ldr	r2, [r7, #4]
 800581e:	4413      	add	r3, r2
 8005820:	3304      	adds	r3, #4
 8005822:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2201      	movs	r2, #1
 8005828:	705a      	strb	r2, [r3, #1]
 800582a:	e00d      	b.n	8005848 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800582c:	78fa      	ldrb	r2, [r7, #3]
 800582e:	4613      	mov	r3, r2
 8005830:	00db      	lsls	r3, r3, #3
 8005832:	1a9b      	subs	r3, r3, r2
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800583a:	687a      	ldr	r2, [r7, #4]
 800583c:	4413      	add	r3, r2
 800583e:	3304      	adds	r3, #4
 8005840:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2201      	movs	r2, #1
 800584c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800584e:	78fb      	ldrb	r3, [r7, #3]
 8005850:	f003 030f 	and.w	r3, r3, #15
 8005854:	b2da      	uxtb	r2, r3
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005860:	2b01      	cmp	r3, #1
 8005862:	d101      	bne.n	8005868 <HAL_PCD_EP_SetStall+0x82>
 8005864:	2302      	movs	r3, #2
 8005866:	e01e      	b.n	80058a6 <HAL_PCD_EP_SetStall+0xc0>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68f9      	ldr	r1, [r7, #12]
 8005876:	4618      	mov	r0, r3
 8005878:	f003 f855 	bl	8008926 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800587c:	78fb      	ldrb	r3, [r7, #3]
 800587e:	f003 030f 	and.w	r3, r3, #15
 8005882:	2b00      	cmp	r3, #0
 8005884:	d10a      	bne.n	800589c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6818      	ldr	r0, [r3, #0]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	691b      	ldr	r3, [r3, #16]
 800588e:	b2d9      	uxtb	r1, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005896:	461a      	mov	r2, r3
 8005898:	f003 fa46 	bl	8008d28 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}

080058ae <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80058ae:	b580      	push	{r7, lr}
 80058b0:	b084      	sub	sp, #16
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	6078      	str	r0, [r7, #4]
 80058b6:	460b      	mov	r3, r1
 80058b8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80058ba:	78fb      	ldrb	r3, [r7, #3]
 80058bc:	f003 020f 	and.w	r2, r3, #15
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d901      	bls.n	80058cc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e042      	b.n	8005952 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80058cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	da0f      	bge.n	80058f4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80058d4:	78fb      	ldrb	r3, [r7, #3]
 80058d6:	f003 020f 	and.w	r2, r3, #15
 80058da:	4613      	mov	r3, r2
 80058dc:	00db      	lsls	r3, r3, #3
 80058de:	1a9b      	subs	r3, r3, r2
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	3338      	adds	r3, #56	; 0x38
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	4413      	add	r3, r2
 80058e8:	3304      	adds	r3, #4
 80058ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2201      	movs	r2, #1
 80058f0:	705a      	strb	r2, [r3, #1]
 80058f2:	e00f      	b.n	8005914 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80058f4:	78fb      	ldrb	r3, [r7, #3]
 80058f6:	f003 020f 	and.w	r2, r3, #15
 80058fa:	4613      	mov	r3, r2
 80058fc:	00db      	lsls	r3, r3, #3
 80058fe:	1a9b      	subs	r3, r3, r2
 8005900:	009b      	lsls	r3, r3, #2
 8005902:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	4413      	add	r3, r2
 800590a:	3304      	adds	r3, #4
 800590c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2200      	movs	r2, #0
 8005912:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800591a:	78fb      	ldrb	r3, [r7, #3]
 800591c:	f003 030f 	and.w	r3, r3, #15
 8005920:	b2da      	uxtb	r2, r3
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800592c:	2b01      	cmp	r3, #1
 800592e:	d101      	bne.n	8005934 <HAL_PCD_EP_ClrStall+0x86>
 8005930:	2302      	movs	r3, #2
 8005932:	e00e      	b.n	8005952 <HAL_PCD_EP_ClrStall+0xa4>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68f9      	ldr	r1, [r7, #12]
 8005942:	4618      	mov	r0, r3
 8005944:	f003 f85d 	bl	8008a02 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005950:	2300      	movs	r3, #0
}
 8005952:	4618      	mov	r0, r3
 8005954:	3710      	adds	r7, #16
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}

0800595a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800595a:	b580      	push	{r7, lr}
 800595c:	b08a      	sub	sp, #40	; 0x28
 800595e:	af02      	add	r7, sp, #8
 8005960:	6078      	str	r0, [r7, #4]
 8005962:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800596e:	683a      	ldr	r2, [r7, #0]
 8005970:	4613      	mov	r3, r2
 8005972:	00db      	lsls	r3, r3, #3
 8005974:	1a9b      	subs	r3, r3, r2
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	3338      	adds	r3, #56	; 0x38
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	4413      	add	r3, r2
 800597e:	3304      	adds	r3, #4
 8005980:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	699a      	ldr	r2, [r3, #24]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	695b      	ldr	r3, [r3, #20]
 800598a:	429a      	cmp	r2, r3
 800598c:	d901      	bls.n	8005992 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e06c      	b.n	8005a6c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	695a      	ldr	r2, [r3, #20]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	1ad3      	subs	r3, r2, r3
 800599c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	69fa      	ldr	r2, [r7, #28]
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d902      	bls.n	80059ae <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	3303      	adds	r3, #3
 80059b2:	089b      	lsrs	r3, r3, #2
 80059b4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80059b6:	e02b      	b.n	8005a10 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	695a      	ldr	r2, [r3, #20]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	699b      	ldr	r3, [r3, #24]
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	69fa      	ldr	r2, [r7, #28]
 80059ca:	429a      	cmp	r2, r3
 80059cc:	d902      	bls.n	80059d4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	3303      	adds	r3, #3
 80059d8:	089b      	lsrs	r3, r3, #2
 80059da:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	68d9      	ldr	r1, [r3, #12]
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	b2da      	uxtb	r2, r3
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	9300      	str	r3, [sp, #0]
 80059f0:	4603      	mov	r3, r0
 80059f2:	6978      	ldr	r0, [r7, #20]
 80059f4:	f002 ff39 	bl	800886a <USB_WritePacket>

    ep->xfer_buff  += len;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	68da      	ldr	r2, [r3, #12]
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	441a      	add	r2, r3
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	699a      	ldr	r2, [r3, #24]
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	441a      	add	r2, r3
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	015a      	lsls	r2, r3, #5
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	4413      	add	r3, r2
 8005a18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	69ba      	ldr	r2, [r7, #24]
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d809      	bhi.n	8005a3a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	699a      	ldr	r2, [r3, #24]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005a2e:	429a      	cmp	r2, r3
 8005a30:	d203      	bcs.n	8005a3a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	695b      	ldr	r3, [r3, #20]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d1be      	bne.n	80059b8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	695a      	ldr	r2, [r3, #20]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	699b      	ldr	r3, [r3, #24]
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d811      	bhi.n	8005a6a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	f003 030f 	and.w	r3, r3, #15
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a52:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	43db      	mvns	r3, r3
 8005a60:	6939      	ldr	r1, [r7, #16]
 8005a62:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a66:	4013      	ands	r3, r2
 8005a68:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3720      	adds	r7, #32
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b086      	sub	sp, #24
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	333c      	adds	r3, #60	; 0x3c
 8005a8c:	3304      	adds	r3, #4
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	015a      	lsls	r2, r3, #5
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	4413      	add	r3, r2
 8005a9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	691b      	ldr	r3, [r3, #16]
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	f040 80a0 	bne.w	8005bec <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	f003 0308 	and.w	r3, r3, #8
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d015      	beq.n	8005ae2 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	4a72      	ldr	r2, [pc, #456]	; (8005c84 <PCD_EP_OutXfrComplete_int+0x210>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	f240 80dd 	bls.w	8005c7a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	f000 80d7 	beq.w	8005c7a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	015a      	lsls	r2, r3, #5
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	4413      	add	r3, r2
 8005ad4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ad8:	461a      	mov	r2, r3
 8005ada:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ade:	6093      	str	r3, [r2, #8]
 8005ae0:	e0cb      	b.n	8005c7a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	f003 0320 	and.w	r3, r3, #32
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d009      	beq.n	8005b00 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	015a      	lsls	r2, r3, #5
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	4413      	add	r3, r2
 8005af4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005af8:	461a      	mov	r2, r3
 8005afa:	2320      	movs	r3, #32
 8005afc:	6093      	str	r3, [r2, #8]
 8005afe:	e0bc      	b.n	8005c7a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	f040 80b7 	bne.w	8005c7a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	4a5d      	ldr	r2, [pc, #372]	; (8005c84 <PCD_EP_OutXfrComplete_int+0x210>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d90f      	bls.n	8005b34 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00a      	beq.n	8005b34 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	015a      	lsls	r2, r3, #5
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	4413      	add	r3, r2
 8005b26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b30:	6093      	str	r3, [r2, #8]
 8005b32:	e0a2      	b.n	8005c7a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8005b34:	6879      	ldr	r1, [r7, #4]
 8005b36:	683a      	ldr	r2, [r7, #0]
 8005b38:	4613      	mov	r3, r2
 8005b3a:	00db      	lsls	r3, r3, #3
 8005b3c:	1a9b      	subs	r3, r3, r2
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	440b      	add	r3, r1
 8005b42:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005b46:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	0159      	lsls	r1, r3, #5
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	440b      	add	r3, r1
 8005b50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b54:	691b      	ldr	r3, [r3, #16]
 8005b56:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8005b5a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	683a      	ldr	r2, [r7, #0]
 8005b60:	4613      	mov	r3, r2
 8005b62:	00db      	lsls	r3, r3, #3
 8005b64:	1a9b      	subs	r3, r3, r2
 8005b66:	009b      	lsls	r3, r3, #2
 8005b68:	4403      	add	r3, r0
 8005b6a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005b6e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8005b70:	6879      	ldr	r1, [r7, #4]
 8005b72:	683a      	ldr	r2, [r7, #0]
 8005b74:	4613      	mov	r3, r2
 8005b76:	00db      	lsls	r3, r3, #3
 8005b78:	1a9b      	subs	r3, r3, r2
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	440b      	add	r3, r1
 8005b7e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005b82:	6819      	ldr	r1, [r3, #0]
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	683a      	ldr	r2, [r7, #0]
 8005b88:	4613      	mov	r3, r2
 8005b8a:	00db      	lsls	r3, r3, #3
 8005b8c:	1a9b      	subs	r3, r3, r2
 8005b8e:	009b      	lsls	r3, r3, #2
 8005b90:	4403      	add	r3, r0
 8005b92:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4419      	add	r1, r3
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	683a      	ldr	r2, [r7, #0]
 8005b9e:	4613      	mov	r3, r2
 8005ba0:	00db      	lsls	r3, r3, #3
 8005ba2:	1a9b      	subs	r3, r3, r2
 8005ba4:	009b      	lsls	r3, r3, #2
 8005ba6:	4403      	add	r3, r0
 8005ba8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005bac:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d114      	bne.n	8005bde <PCD_EP_OutXfrComplete_int+0x16a>
 8005bb4:	6879      	ldr	r1, [r7, #4]
 8005bb6:	683a      	ldr	r2, [r7, #0]
 8005bb8:	4613      	mov	r3, r2
 8005bba:	00db      	lsls	r3, r3, #3
 8005bbc:	1a9b      	subs	r3, r3, r2
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	440b      	add	r3, r1
 8005bc2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d108      	bne.n	8005bde <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6818      	ldr	r0, [r3, #0]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	2101      	movs	r1, #1
 8005bda:	f003 f8a5 	bl	8008d28 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	4619      	mov	r1, r3
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f004 ffbb 	bl	800ab60 <HAL_PCD_DataOutStageCallback>
 8005bea:	e046      	b.n	8005c7a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	4a26      	ldr	r2, [pc, #152]	; (8005c88 <PCD_EP_OutXfrComplete_int+0x214>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d124      	bne.n	8005c3e <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00a      	beq.n	8005c14 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	015a      	lsls	r2, r3, #5
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	4413      	add	r3, r2
 8005c06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c10:	6093      	str	r3, [r2, #8]
 8005c12:	e032      	b.n	8005c7a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	f003 0320 	and.w	r3, r3, #32
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d008      	beq.n	8005c30 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	015a      	lsls	r2, r3, #5
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	4413      	add	r3, r2
 8005c26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	2320      	movs	r3, #32
 8005c2e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	4619      	mov	r1, r3
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f004 ff92 	bl	800ab60 <HAL_PCD_DataOutStageCallback>
 8005c3c:	e01d      	b.n	8005c7a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d114      	bne.n	8005c6e <PCD_EP_OutXfrComplete_int+0x1fa>
 8005c44:	6879      	ldr	r1, [r7, #4]
 8005c46:	683a      	ldr	r2, [r7, #0]
 8005c48:	4613      	mov	r3, r2
 8005c4a:	00db      	lsls	r3, r3, #3
 8005c4c:	1a9b      	subs	r3, r3, r2
 8005c4e:	009b      	lsls	r3, r3, #2
 8005c50:	440b      	add	r3, r1
 8005c52:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d108      	bne.n	8005c6e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6818      	ldr	r0, [r3, #0]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005c66:	461a      	mov	r2, r3
 8005c68:	2100      	movs	r1, #0
 8005c6a:	f003 f85d 	bl	8008d28 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	4619      	mov	r1, r3
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f004 ff73 	bl	800ab60 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3718      	adds	r7, #24
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	4f54300a 	.word	0x4f54300a
 8005c88:	4f54310a 	.word	0x4f54310a

08005c8c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b086      	sub	sp, #24
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	333c      	adds	r3, #60	; 0x3c
 8005ca4:	3304      	adds	r3, #4
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	015a      	lsls	r2, r3, #5
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	4413      	add	r3, r2
 8005cb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	4a15      	ldr	r2, [pc, #84]	; (8005d14 <PCD_EP_OutSetupPacket_int+0x88>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d90e      	bls.n	8005ce0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d009      	beq.n	8005ce0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	015a      	lsls	r2, r3, #5
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	4413      	add	r3, r2
 8005cd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cd8:	461a      	mov	r2, r3
 8005cda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005cde:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f004 ff2b 	bl	800ab3c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	4a0a      	ldr	r2, [pc, #40]	; (8005d14 <PCD_EP_OutSetupPacket_int+0x88>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d90c      	bls.n	8005d08 <PCD_EP_OutSetupPacket_int+0x7c>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	691b      	ldr	r3, [r3, #16]
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d108      	bne.n	8005d08 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6818      	ldr	r0, [r3, #0]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005d00:	461a      	mov	r2, r3
 8005d02:	2101      	movs	r1, #1
 8005d04:	f003 f810 	bl	8008d28 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3718      	adds	r7, #24
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	4f54300a 	.word	0x4f54300a

08005d18 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b085      	sub	sp, #20
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	460b      	mov	r3, r1
 8005d22:	70fb      	strb	r3, [r7, #3]
 8005d24:	4613      	mov	r3, r2
 8005d26:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005d30:	78fb      	ldrb	r3, [r7, #3]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d107      	bne.n	8005d46 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005d36:	883b      	ldrh	r3, [r7, #0]
 8005d38:	0419      	lsls	r1, r3, #16
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	68ba      	ldr	r2, [r7, #8]
 8005d40:	430a      	orrs	r2, r1
 8005d42:	629a      	str	r2, [r3, #40]	; 0x28
 8005d44:	e028      	b.n	8005d98 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d4c:	0c1b      	lsrs	r3, r3, #16
 8005d4e:	68ba      	ldr	r2, [r7, #8]
 8005d50:	4413      	add	r3, r2
 8005d52:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005d54:	2300      	movs	r3, #0
 8005d56:	73fb      	strb	r3, [r7, #15]
 8005d58:	e00d      	b.n	8005d76 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681a      	ldr	r2, [r3, #0]
 8005d5e:	7bfb      	ldrb	r3, [r7, #15]
 8005d60:	3340      	adds	r3, #64	; 0x40
 8005d62:	009b      	lsls	r3, r3, #2
 8005d64:	4413      	add	r3, r2
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	0c1b      	lsrs	r3, r3, #16
 8005d6a:	68ba      	ldr	r2, [r7, #8]
 8005d6c:	4413      	add	r3, r2
 8005d6e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005d70:	7bfb      	ldrb	r3, [r7, #15]
 8005d72:	3301      	adds	r3, #1
 8005d74:	73fb      	strb	r3, [r7, #15]
 8005d76:	7bfa      	ldrb	r2, [r7, #15]
 8005d78:	78fb      	ldrb	r3, [r7, #3]
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d3ec      	bcc.n	8005d5a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005d80:	883b      	ldrh	r3, [r7, #0]
 8005d82:	0418      	lsls	r0, r3, #16
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6819      	ldr	r1, [r3, #0]
 8005d88:	78fb      	ldrb	r3, [r7, #3]
 8005d8a:	3b01      	subs	r3, #1
 8005d8c:	68ba      	ldr	r2, [r7, #8]
 8005d8e:	4302      	orrs	r2, r0
 8005d90:	3340      	adds	r3, #64	; 0x40
 8005d92:	009b      	lsls	r3, r3, #2
 8005d94:	440b      	add	r3, r1
 8005d96:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005d98:	2300      	movs	r3, #0
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3714      	adds	r7, #20
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr

08005da6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005da6:	b480      	push	{r7}
 8005da8:	b083      	sub	sp, #12
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	6078      	str	r0, [r7, #4]
 8005dae:	460b      	mov	r3, r1
 8005db0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	887a      	ldrh	r2, [r7, #2]
 8005db8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	460b      	mov	r3, r1
 8005dd2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b086      	sub	sp, #24
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d101      	bne.n	8005df2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e25b      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 0301 	and.w	r3, r3, #1
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d075      	beq.n	8005eea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005dfe:	4ba3      	ldr	r3, [pc, #652]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	f003 030c 	and.w	r3, r3, #12
 8005e06:	2b04      	cmp	r3, #4
 8005e08:	d00c      	beq.n	8005e24 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e0a:	4ba0      	ldr	r3, [pc, #640]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005e12:	2b08      	cmp	r3, #8
 8005e14:	d112      	bne.n	8005e3c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e16:	4b9d      	ldr	r3, [pc, #628]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e22:	d10b      	bne.n	8005e3c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e24:	4b99      	ldr	r3, [pc, #612]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d05b      	beq.n	8005ee8 <HAL_RCC_OscConfig+0x108>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d157      	bne.n	8005ee8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e236      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e44:	d106      	bne.n	8005e54 <HAL_RCC_OscConfig+0x74>
 8005e46:	4b91      	ldr	r3, [pc, #580]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a90      	ldr	r2, [pc, #576]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005e4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e50:	6013      	str	r3, [r2, #0]
 8005e52:	e01d      	b.n	8005e90 <HAL_RCC_OscConfig+0xb0>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005e5c:	d10c      	bne.n	8005e78 <HAL_RCC_OscConfig+0x98>
 8005e5e:	4b8b      	ldr	r3, [pc, #556]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a8a      	ldr	r2, [pc, #552]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005e64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005e68:	6013      	str	r3, [r2, #0]
 8005e6a:	4b88      	ldr	r3, [pc, #544]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a87      	ldr	r2, [pc, #540]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005e70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e74:	6013      	str	r3, [r2, #0]
 8005e76:	e00b      	b.n	8005e90 <HAL_RCC_OscConfig+0xb0>
 8005e78:	4b84      	ldr	r3, [pc, #528]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a83      	ldr	r2, [pc, #524]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005e7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e82:	6013      	str	r3, [r2, #0]
 8005e84:	4b81      	ldr	r3, [pc, #516]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a80      	ldr	r2, [pc, #512]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005e8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d013      	beq.n	8005ec0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e98:	f7fd fb60 	bl	800355c <HAL_GetTick>
 8005e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e9e:	e008      	b.n	8005eb2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ea0:	f7fd fb5c 	bl	800355c <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b64      	cmp	r3, #100	; 0x64
 8005eac:	d901      	bls.n	8005eb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e1fb      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eb2:	4b76      	ldr	r3, [pc, #472]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d0f0      	beq.n	8005ea0 <HAL_RCC_OscConfig+0xc0>
 8005ebe:	e014      	b.n	8005eea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ec0:	f7fd fb4c 	bl	800355c <HAL_GetTick>
 8005ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ec6:	e008      	b.n	8005eda <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ec8:	f7fd fb48 	bl	800355c <HAL_GetTick>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	1ad3      	subs	r3, r2, r3
 8005ed2:	2b64      	cmp	r3, #100	; 0x64
 8005ed4:	d901      	bls.n	8005eda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ed6:	2303      	movs	r3, #3
 8005ed8:	e1e7      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005eda:	4b6c      	ldr	r3, [pc, #432]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d1f0      	bne.n	8005ec8 <HAL_RCC_OscConfig+0xe8>
 8005ee6:	e000      	b.n	8005eea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ee8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 0302 	and.w	r3, r3, #2
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d063      	beq.n	8005fbe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ef6:	4b65      	ldr	r3, [pc, #404]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	f003 030c 	and.w	r3, r3, #12
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d00b      	beq.n	8005f1a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f02:	4b62      	ldr	r3, [pc, #392]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005f0a:	2b08      	cmp	r3, #8
 8005f0c:	d11c      	bne.n	8005f48 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f0e:	4b5f      	ldr	r3, [pc, #380]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d116      	bne.n	8005f48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f1a:	4b5c      	ldr	r3, [pc, #368]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 0302 	and.w	r3, r3, #2
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d005      	beq.n	8005f32 <HAL_RCC_OscConfig+0x152>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d001      	beq.n	8005f32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e1bb      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f32:	4b56      	ldr	r3, [pc, #344]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	00db      	lsls	r3, r3, #3
 8005f40:	4952      	ldr	r1, [pc, #328]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005f42:	4313      	orrs	r3, r2
 8005f44:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f46:	e03a      	b.n	8005fbe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d020      	beq.n	8005f92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f50:	4b4f      	ldr	r3, [pc, #316]	; (8006090 <HAL_RCC_OscConfig+0x2b0>)
 8005f52:	2201      	movs	r2, #1
 8005f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f56:	f7fd fb01 	bl	800355c <HAL_GetTick>
 8005f5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f5c:	e008      	b.n	8005f70 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f5e:	f7fd fafd 	bl	800355c <HAL_GetTick>
 8005f62:	4602      	mov	r2, r0
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	2b02      	cmp	r3, #2
 8005f6a:	d901      	bls.n	8005f70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005f6c:	2303      	movs	r3, #3
 8005f6e:	e19c      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f70:	4b46      	ldr	r3, [pc, #280]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0302 	and.w	r3, r3, #2
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d0f0      	beq.n	8005f5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f7c:	4b43      	ldr	r3, [pc, #268]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	691b      	ldr	r3, [r3, #16]
 8005f88:	00db      	lsls	r3, r3, #3
 8005f8a:	4940      	ldr	r1, [pc, #256]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	600b      	str	r3, [r1, #0]
 8005f90:	e015      	b.n	8005fbe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f92:	4b3f      	ldr	r3, [pc, #252]	; (8006090 <HAL_RCC_OscConfig+0x2b0>)
 8005f94:	2200      	movs	r2, #0
 8005f96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f98:	f7fd fae0 	bl	800355c <HAL_GetTick>
 8005f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f9e:	e008      	b.n	8005fb2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005fa0:	f7fd fadc 	bl	800355c <HAL_GetTick>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	1ad3      	subs	r3, r2, r3
 8005faa:	2b02      	cmp	r3, #2
 8005fac:	d901      	bls.n	8005fb2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005fae:	2303      	movs	r3, #3
 8005fb0:	e17b      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fb2:	4b36      	ldr	r3, [pc, #216]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0302 	and.w	r3, r3, #2
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d1f0      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f003 0308 	and.w	r3, r3, #8
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d030      	beq.n	800602c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	695b      	ldr	r3, [r3, #20]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d016      	beq.n	8006000 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005fd2:	4b30      	ldr	r3, [pc, #192]	; (8006094 <HAL_RCC_OscConfig+0x2b4>)
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fd8:	f7fd fac0 	bl	800355c <HAL_GetTick>
 8005fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fde:	e008      	b.n	8005ff2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fe0:	f7fd fabc 	bl	800355c <HAL_GetTick>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	1ad3      	subs	r3, r2, r3
 8005fea:	2b02      	cmp	r3, #2
 8005fec:	d901      	bls.n	8005ff2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005fee:	2303      	movs	r3, #3
 8005ff0:	e15b      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ff2:	4b26      	ldr	r3, [pc, #152]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8005ff4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ff6:	f003 0302 	and.w	r3, r3, #2
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d0f0      	beq.n	8005fe0 <HAL_RCC_OscConfig+0x200>
 8005ffe:	e015      	b.n	800602c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006000:	4b24      	ldr	r3, [pc, #144]	; (8006094 <HAL_RCC_OscConfig+0x2b4>)
 8006002:	2200      	movs	r2, #0
 8006004:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006006:	f7fd faa9 	bl	800355c <HAL_GetTick>
 800600a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800600c:	e008      	b.n	8006020 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800600e:	f7fd faa5 	bl	800355c <HAL_GetTick>
 8006012:	4602      	mov	r2, r0
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	1ad3      	subs	r3, r2, r3
 8006018:	2b02      	cmp	r3, #2
 800601a:	d901      	bls.n	8006020 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800601c:	2303      	movs	r3, #3
 800601e:	e144      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006020:	4b1a      	ldr	r3, [pc, #104]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8006022:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006024:	f003 0302 	and.w	r3, r3, #2
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1f0      	bne.n	800600e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f003 0304 	and.w	r3, r3, #4
 8006034:	2b00      	cmp	r3, #0
 8006036:	f000 80a0 	beq.w	800617a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800603a:	2300      	movs	r3, #0
 800603c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800603e:	4b13      	ldr	r3, [pc, #76]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8006040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006046:	2b00      	cmp	r3, #0
 8006048:	d10f      	bne.n	800606a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800604a:	2300      	movs	r3, #0
 800604c:	60bb      	str	r3, [r7, #8]
 800604e:	4b0f      	ldr	r3, [pc, #60]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8006050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006052:	4a0e      	ldr	r2, [pc, #56]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 8006054:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006058:	6413      	str	r3, [r2, #64]	; 0x40
 800605a:	4b0c      	ldr	r3, [pc, #48]	; (800608c <HAL_RCC_OscConfig+0x2ac>)
 800605c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800605e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006062:	60bb      	str	r3, [r7, #8]
 8006064:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006066:	2301      	movs	r3, #1
 8006068:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800606a:	4b0b      	ldr	r3, [pc, #44]	; (8006098 <HAL_RCC_OscConfig+0x2b8>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006072:	2b00      	cmp	r3, #0
 8006074:	d121      	bne.n	80060ba <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006076:	4b08      	ldr	r3, [pc, #32]	; (8006098 <HAL_RCC_OscConfig+0x2b8>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a07      	ldr	r2, [pc, #28]	; (8006098 <HAL_RCC_OscConfig+0x2b8>)
 800607c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006080:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006082:	f7fd fa6b 	bl	800355c <HAL_GetTick>
 8006086:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006088:	e011      	b.n	80060ae <HAL_RCC_OscConfig+0x2ce>
 800608a:	bf00      	nop
 800608c:	40023800 	.word	0x40023800
 8006090:	42470000 	.word	0x42470000
 8006094:	42470e80 	.word	0x42470e80
 8006098:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800609c:	f7fd fa5e 	bl	800355c <HAL_GetTick>
 80060a0:	4602      	mov	r2, r0
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	1ad3      	subs	r3, r2, r3
 80060a6:	2b02      	cmp	r3, #2
 80060a8:	d901      	bls.n	80060ae <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80060aa:	2303      	movs	r3, #3
 80060ac:	e0fd      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060ae:	4b81      	ldr	r3, [pc, #516]	; (80062b4 <HAL_RCC_OscConfig+0x4d4>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d0f0      	beq.n	800609c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	2b01      	cmp	r3, #1
 80060c0:	d106      	bne.n	80060d0 <HAL_RCC_OscConfig+0x2f0>
 80060c2:	4b7d      	ldr	r3, [pc, #500]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 80060c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060c6:	4a7c      	ldr	r2, [pc, #496]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 80060c8:	f043 0301 	orr.w	r3, r3, #1
 80060cc:	6713      	str	r3, [r2, #112]	; 0x70
 80060ce:	e01c      	b.n	800610a <HAL_RCC_OscConfig+0x32a>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	2b05      	cmp	r3, #5
 80060d6:	d10c      	bne.n	80060f2 <HAL_RCC_OscConfig+0x312>
 80060d8:	4b77      	ldr	r3, [pc, #476]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 80060da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060dc:	4a76      	ldr	r2, [pc, #472]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 80060de:	f043 0304 	orr.w	r3, r3, #4
 80060e2:	6713      	str	r3, [r2, #112]	; 0x70
 80060e4:	4b74      	ldr	r3, [pc, #464]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 80060e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060e8:	4a73      	ldr	r2, [pc, #460]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 80060ea:	f043 0301 	orr.w	r3, r3, #1
 80060ee:	6713      	str	r3, [r2, #112]	; 0x70
 80060f0:	e00b      	b.n	800610a <HAL_RCC_OscConfig+0x32a>
 80060f2:	4b71      	ldr	r3, [pc, #452]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 80060f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060f6:	4a70      	ldr	r2, [pc, #448]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 80060f8:	f023 0301 	bic.w	r3, r3, #1
 80060fc:	6713      	str	r3, [r2, #112]	; 0x70
 80060fe:	4b6e      	ldr	r3, [pc, #440]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 8006100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006102:	4a6d      	ldr	r2, [pc, #436]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 8006104:	f023 0304 	bic.w	r3, r3, #4
 8006108:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d015      	beq.n	800613e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006112:	f7fd fa23 	bl	800355c <HAL_GetTick>
 8006116:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006118:	e00a      	b.n	8006130 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800611a:	f7fd fa1f 	bl	800355c <HAL_GetTick>
 800611e:	4602      	mov	r2, r0
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	1ad3      	subs	r3, r2, r3
 8006124:	f241 3288 	movw	r2, #5000	; 0x1388
 8006128:	4293      	cmp	r3, r2
 800612a:	d901      	bls.n	8006130 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800612c:	2303      	movs	r3, #3
 800612e:	e0bc      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006130:	4b61      	ldr	r3, [pc, #388]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 8006132:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006134:	f003 0302 	and.w	r3, r3, #2
 8006138:	2b00      	cmp	r3, #0
 800613a:	d0ee      	beq.n	800611a <HAL_RCC_OscConfig+0x33a>
 800613c:	e014      	b.n	8006168 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800613e:	f7fd fa0d 	bl	800355c <HAL_GetTick>
 8006142:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006144:	e00a      	b.n	800615c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006146:	f7fd fa09 	bl	800355c <HAL_GetTick>
 800614a:	4602      	mov	r2, r0
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	1ad3      	subs	r3, r2, r3
 8006150:	f241 3288 	movw	r2, #5000	; 0x1388
 8006154:	4293      	cmp	r3, r2
 8006156:	d901      	bls.n	800615c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006158:	2303      	movs	r3, #3
 800615a:	e0a6      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800615c:	4b56      	ldr	r3, [pc, #344]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 800615e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006160:	f003 0302 	and.w	r3, r3, #2
 8006164:	2b00      	cmp	r3, #0
 8006166:	d1ee      	bne.n	8006146 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006168:	7dfb      	ldrb	r3, [r7, #23]
 800616a:	2b01      	cmp	r3, #1
 800616c:	d105      	bne.n	800617a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800616e:	4b52      	ldr	r3, [pc, #328]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 8006170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006172:	4a51      	ldr	r2, [pc, #324]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 8006174:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006178:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	699b      	ldr	r3, [r3, #24]
 800617e:	2b00      	cmp	r3, #0
 8006180:	f000 8092 	beq.w	80062a8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006184:	4b4c      	ldr	r3, [pc, #304]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	f003 030c 	and.w	r3, r3, #12
 800618c:	2b08      	cmp	r3, #8
 800618e:	d05c      	beq.n	800624a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	699b      	ldr	r3, [r3, #24]
 8006194:	2b02      	cmp	r3, #2
 8006196:	d141      	bne.n	800621c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006198:	4b48      	ldr	r3, [pc, #288]	; (80062bc <HAL_RCC_OscConfig+0x4dc>)
 800619a:	2200      	movs	r2, #0
 800619c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800619e:	f7fd f9dd 	bl	800355c <HAL_GetTick>
 80061a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061a4:	e008      	b.n	80061b8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061a6:	f7fd f9d9 	bl	800355c <HAL_GetTick>
 80061aa:	4602      	mov	r2, r0
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	1ad3      	subs	r3, r2, r3
 80061b0:	2b02      	cmp	r3, #2
 80061b2:	d901      	bls.n	80061b8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80061b4:	2303      	movs	r3, #3
 80061b6:	e078      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061b8:	4b3f      	ldr	r3, [pc, #252]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d1f0      	bne.n	80061a6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	69da      	ldr	r2, [r3, #28]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a1b      	ldr	r3, [r3, #32]
 80061cc:	431a      	orrs	r2, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d2:	019b      	lsls	r3, r3, #6
 80061d4:	431a      	orrs	r2, r3
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061da:	085b      	lsrs	r3, r3, #1
 80061dc:	3b01      	subs	r3, #1
 80061de:	041b      	lsls	r3, r3, #16
 80061e0:	431a      	orrs	r2, r3
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061e6:	061b      	lsls	r3, r3, #24
 80061e8:	4933      	ldr	r1, [pc, #204]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 80061ea:	4313      	orrs	r3, r2
 80061ec:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061ee:	4b33      	ldr	r3, [pc, #204]	; (80062bc <HAL_RCC_OscConfig+0x4dc>)
 80061f0:	2201      	movs	r2, #1
 80061f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061f4:	f7fd f9b2 	bl	800355c <HAL_GetTick>
 80061f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061fa:	e008      	b.n	800620e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061fc:	f7fd f9ae 	bl	800355c <HAL_GetTick>
 8006200:	4602      	mov	r2, r0
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	1ad3      	subs	r3, r2, r3
 8006206:	2b02      	cmp	r3, #2
 8006208:	d901      	bls.n	800620e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800620a:	2303      	movs	r3, #3
 800620c:	e04d      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800620e:	4b2a      	ldr	r3, [pc, #168]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d0f0      	beq.n	80061fc <HAL_RCC_OscConfig+0x41c>
 800621a:	e045      	b.n	80062a8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800621c:	4b27      	ldr	r3, [pc, #156]	; (80062bc <HAL_RCC_OscConfig+0x4dc>)
 800621e:	2200      	movs	r2, #0
 8006220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006222:	f7fd f99b 	bl	800355c <HAL_GetTick>
 8006226:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006228:	e008      	b.n	800623c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800622a:	f7fd f997 	bl	800355c <HAL_GetTick>
 800622e:	4602      	mov	r2, r0
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	2b02      	cmp	r3, #2
 8006236:	d901      	bls.n	800623c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006238:	2303      	movs	r3, #3
 800623a:	e036      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800623c:	4b1e      	ldr	r3, [pc, #120]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006244:	2b00      	cmp	r3, #0
 8006246:	d1f0      	bne.n	800622a <HAL_RCC_OscConfig+0x44a>
 8006248:	e02e      	b.n	80062a8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	699b      	ldr	r3, [r3, #24]
 800624e:	2b01      	cmp	r3, #1
 8006250:	d101      	bne.n	8006256 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e029      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006256:	4b18      	ldr	r3, [pc, #96]	; (80062b8 <HAL_RCC_OscConfig+0x4d8>)
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	69db      	ldr	r3, [r3, #28]
 8006266:	429a      	cmp	r2, r3
 8006268:	d11c      	bne.n	80062a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006274:	429a      	cmp	r2, r3
 8006276:	d115      	bne.n	80062a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006278:	68fa      	ldr	r2, [r7, #12]
 800627a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800627e:	4013      	ands	r3, r2
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006284:	4293      	cmp	r3, r2
 8006286:	d10d      	bne.n	80062a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006292:	429a      	cmp	r2, r3
 8006294:	d106      	bne.n	80062a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d001      	beq.n	80062a8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	e000      	b.n	80062aa <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80062a8:	2300      	movs	r3, #0
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3718      	adds	r7, #24
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
 80062b2:	bf00      	nop
 80062b4:	40007000 	.word	0x40007000
 80062b8:	40023800 	.word	0x40023800
 80062bc:	42470060 	.word	0x42470060

080062c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d101      	bne.n	80062d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	e0cc      	b.n	800646e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80062d4:	4b68      	ldr	r3, [pc, #416]	; (8006478 <HAL_RCC_ClockConfig+0x1b8>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f003 030f 	and.w	r3, r3, #15
 80062dc:	683a      	ldr	r2, [r7, #0]
 80062de:	429a      	cmp	r2, r3
 80062e0:	d90c      	bls.n	80062fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062e2:	4b65      	ldr	r3, [pc, #404]	; (8006478 <HAL_RCC_ClockConfig+0x1b8>)
 80062e4:	683a      	ldr	r2, [r7, #0]
 80062e6:	b2d2      	uxtb	r2, r2
 80062e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062ea:	4b63      	ldr	r3, [pc, #396]	; (8006478 <HAL_RCC_ClockConfig+0x1b8>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f003 030f 	and.w	r3, r3, #15
 80062f2:	683a      	ldr	r2, [r7, #0]
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d001      	beq.n	80062fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e0b8      	b.n	800646e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f003 0302 	and.w	r3, r3, #2
 8006304:	2b00      	cmp	r3, #0
 8006306:	d020      	beq.n	800634a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 0304 	and.w	r3, r3, #4
 8006310:	2b00      	cmp	r3, #0
 8006312:	d005      	beq.n	8006320 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006314:	4b59      	ldr	r3, [pc, #356]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	4a58      	ldr	r2, [pc, #352]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 800631a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800631e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f003 0308 	and.w	r3, r3, #8
 8006328:	2b00      	cmp	r3, #0
 800632a:	d005      	beq.n	8006338 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800632c:	4b53      	ldr	r3, [pc, #332]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	4a52      	ldr	r2, [pc, #328]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 8006332:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006336:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006338:	4b50      	ldr	r3, [pc, #320]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	494d      	ldr	r1, [pc, #308]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 8006346:	4313      	orrs	r3, r2
 8006348:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 0301 	and.w	r3, r3, #1
 8006352:	2b00      	cmp	r3, #0
 8006354:	d044      	beq.n	80063e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	2b01      	cmp	r3, #1
 800635c:	d107      	bne.n	800636e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800635e:	4b47      	ldr	r3, [pc, #284]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006366:	2b00      	cmp	r3, #0
 8006368:	d119      	bne.n	800639e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e07f      	b.n	800646e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	2b02      	cmp	r3, #2
 8006374:	d003      	beq.n	800637e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800637a:	2b03      	cmp	r3, #3
 800637c:	d107      	bne.n	800638e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800637e:	4b3f      	ldr	r3, [pc, #252]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006386:	2b00      	cmp	r3, #0
 8006388:	d109      	bne.n	800639e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e06f      	b.n	800646e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800638e:	4b3b      	ldr	r3, [pc, #236]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 0302 	and.w	r3, r3, #2
 8006396:	2b00      	cmp	r3, #0
 8006398:	d101      	bne.n	800639e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e067      	b.n	800646e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800639e:	4b37      	ldr	r3, [pc, #220]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	f023 0203 	bic.w	r2, r3, #3
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	4934      	ldr	r1, [pc, #208]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 80063ac:	4313      	orrs	r3, r2
 80063ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80063b0:	f7fd f8d4 	bl	800355c <HAL_GetTick>
 80063b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063b6:	e00a      	b.n	80063ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063b8:	f7fd f8d0 	bl	800355c <HAL_GetTick>
 80063bc:	4602      	mov	r2, r0
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	1ad3      	subs	r3, r2, r3
 80063c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d901      	bls.n	80063ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80063ca:	2303      	movs	r3, #3
 80063cc:	e04f      	b.n	800646e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063ce:	4b2b      	ldr	r3, [pc, #172]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	f003 020c 	and.w	r2, r3, #12
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	685b      	ldr	r3, [r3, #4]
 80063da:	009b      	lsls	r3, r3, #2
 80063dc:	429a      	cmp	r2, r3
 80063de:	d1eb      	bne.n	80063b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063e0:	4b25      	ldr	r3, [pc, #148]	; (8006478 <HAL_RCC_ClockConfig+0x1b8>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 030f 	and.w	r3, r3, #15
 80063e8:	683a      	ldr	r2, [r7, #0]
 80063ea:	429a      	cmp	r2, r3
 80063ec:	d20c      	bcs.n	8006408 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063ee:	4b22      	ldr	r3, [pc, #136]	; (8006478 <HAL_RCC_ClockConfig+0x1b8>)
 80063f0:	683a      	ldr	r2, [r7, #0]
 80063f2:	b2d2      	uxtb	r2, r2
 80063f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063f6:	4b20      	ldr	r3, [pc, #128]	; (8006478 <HAL_RCC_ClockConfig+0x1b8>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 030f 	and.w	r3, r3, #15
 80063fe:	683a      	ldr	r2, [r7, #0]
 8006400:	429a      	cmp	r2, r3
 8006402:	d001      	beq.n	8006408 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e032      	b.n	800646e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f003 0304 	and.w	r3, r3, #4
 8006410:	2b00      	cmp	r3, #0
 8006412:	d008      	beq.n	8006426 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006414:	4b19      	ldr	r3, [pc, #100]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	4916      	ldr	r1, [pc, #88]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 8006422:	4313      	orrs	r3, r2
 8006424:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 0308 	and.w	r3, r3, #8
 800642e:	2b00      	cmp	r3, #0
 8006430:	d009      	beq.n	8006446 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006432:	4b12      	ldr	r3, [pc, #72]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	691b      	ldr	r3, [r3, #16]
 800643e:	00db      	lsls	r3, r3, #3
 8006440:	490e      	ldr	r1, [pc, #56]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 8006442:	4313      	orrs	r3, r2
 8006444:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006446:	f000 f821 	bl	800648c <HAL_RCC_GetSysClockFreq>
 800644a:	4601      	mov	r1, r0
 800644c:	4b0b      	ldr	r3, [pc, #44]	; (800647c <HAL_RCC_ClockConfig+0x1bc>)
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	091b      	lsrs	r3, r3, #4
 8006452:	f003 030f 	and.w	r3, r3, #15
 8006456:	4a0a      	ldr	r2, [pc, #40]	; (8006480 <HAL_RCC_ClockConfig+0x1c0>)
 8006458:	5cd3      	ldrb	r3, [r2, r3]
 800645a:	fa21 f303 	lsr.w	r3, r1, r3
 800645e:	4a09      	ldr	r2, [pc, #36]	; (8006484 <HAL_RCC_ClockConfig+0x1c4>)
 8006460:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006462:	4b09      	ldr	r3, [pc, #36]	; (8006488 <HAL_RCC_ClockConfig+0x1c8>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4618      	mov	r0, r3
 8006468:	f7fd f834 	bl	80034d4 <HAL_InitTick>

  return HAL_OK;
 800646c:	2300      	movs	r3, #0
}
 800646e:	4618      	mov	r0, r3
 8006470:	3710      	adds	r7, #16
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}
 8006476:	bf00      	nop
 8006478:	40023c00 	.word	0x40023c00
 800647c:	40023800 	.word	0x40023800
 8006480:	0800d51c 	.word	0x0800d51c
 8006484:	20000000 	.word	0x20000000
 8006488:	20000004 	.word	0x20000004

0800648c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800648c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800648e:	b085      	sub	sp, #20
 8006490:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006492:	2300      	movs	r3, #0
 8006494:	607b      	str	r3, [r7, #4]
 8006496:	2300      	movs	r3, #0
 8006498:	60fb      	str	r3, [r7, #12]
 800649a:	2300      	movs	r3, #0
 800649c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800649e:	2300      	movs	r3, #0
 80064a0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80064a2:	4b63      	ldr	r3, [pc, #396]	; (8006630 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	f003 030c 	and.w	r3, r3, #12
 80064aa:	2b04      	cmp	r3, #4
 80064ac:	d007      	beq.n	80064be <HAL_RCC_GetSysClockFreq+0x32>
 80064ae:	2b08      	cmp	r3, #8
 80064b0:	d008      	beq.n	80064c4 <HAL_RCC_GetSysClockFreq+0x38>
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	f040 80b4 	bne.w	8006620 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80064b8:	4b5e      	ldr	r3, [pc, #376]	; (8006634 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80064ba:	60bb      	str	r3, [r7, #8]
       break;
 80064bc:	e0b3      	b.n	8006626 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80064be:	4b5d      	ldr	r3, [pc, #372]	; (8006634 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80064c0:	60bb      	str	r3, [r7, #8]
      break;
 80064c2:	e0b0      	b.n	8006626 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80064c4:	4b5a      	ldr	r3, [pc, #360]	; (8006630 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80064cc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064ce:	4b58      	ldr	r3, [pc, #352]	; (8006630 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d04a      	beq.n	8006570 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064da:	4b55      	ldr	r3, [pc, #340]	; (8006630 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	099b      	lsrs	r3, r3, #6
 80064e0:	f04f 0400 	mov.w	r4, #0
 80064e4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80064e8:	f04f 0200 	mov.w	r2, #0
 80064ec:	ea03 0501 	and.w	r5, r3, r1
 80064f0:	ea04 0602 	and.w	r6, r4, r2
 80064f4:	4629      	mov	r1, r5
 80064f6:	4632      	mov	r2, r6
 80064f8:	f04f 0300 	mov.w	r3, #0
 80064fc:	f04f 0400 	mov.w	r4, #0
 8006500:	0154      	lsls	r4, r2, #5
 8006502:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006506:	014b      	lsls	r3, r1, #5
 8006508:	4619      	mov	r1, r3
 800650a:	4622      	mov	r2, r4
 800650c:	1b49      	subs	r1, r1, r5
 800650e:	eb62 0206 	sbc.w	r2, r2, r6
 8006512:	f04f 0300 	mov.w	r3, #0
 8006516:	f04f 0400 	mov.w	r4, #0
 800651a:	0194      	lsls	r4, r2, #6
 800651c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006520:	018b      	lsls	r3, r1, #6
 8006522:	1a5b      	subs	r3, r3, r1
 8006524:	eb64 0402 	sbc.w	r4, r4, r2
 8006528:	f04f 0100 	mov.w	r1, #0
 800652c:	f04f 0200 	mov.w	r2, #0
 8006530:	00e2      	lsls	r2, r4, #3
 8006532:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006536:	00d9      	lsls	r1, r3, #3
 8006538:	460b      	mov	r3, r1
 800653a:	4614      	mov	r4, r2
 800653c:	195b      	adds	r3, r3, r5
 800653e:	eb44 0406 	adc.w	r4, r4, r6
 8006542:	f04f 0100 	mov.w	r1, #0
 8006546:	f04f 0200 	mov.w	r2, #0
 800654a:	02a2      	lsls	r2, r4, #10
 800654c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006550:	0299      	lsls	r1, r3, #10
 8006552:	460b      	mov	r3, r1
 8006554:	4614      	mov	r4, r2
 8006556:	4618      	mov	r0, r3
 8006558:	4621      	mov	r1, r4
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f04f 0400 	mov.w	r4, #0
 8006560:	461a      	mov	r2, r3
 8006562:	4623      	mov	r3, r4
 8006564:	f7fa fb70 	bl	8000c48 <__aeabi_uldivmod>
 8006568:	4603      	mov	r3, r0
 800656a:	460c      	mov	r4, r1
 800656c:	60fb      	str	r3, [r7, #12]
 800656e:	e049      	b.n	8006604 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006570:	4b2f      	ldr	r3, [pc, #188]	; (8006630 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	099b      	lsrs	r3, r3, #6
 8006576:	f04f 0400 	mov.w	r4, #0
 800657a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800657e:	f04f 0200 	mov.w	r2, #0
 8006582:	ea03 0501 	and.w	r5, r3, r1
 8006586:	ea04 0602 	and.w	r6, r4, r2
 800658a:	4629      	mov	r1, r5
 800658c:	4632      	mov	r2, r6
 800658e:	f04f 0300 	mov.w	r3, #0
 8006592:	f04f 0400 	mov.w	r4, #0
 8006596:	0154      	lsls	r4, r2, #5
 8006598:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800659c:	014b      	lsls	r3, r1, #5
 800659e:	4619      	mov	r1, r3
 80065a0:	4622      	mov	r2, r4
 80065a2:	1b49      	subs	r1, r1, r5
 80065a4:	eb62 0206 	sbc.w	r2, r2, r6
 80065a8:	f04f 0300 	mov.w	r3, #0
 80065ac:	f04f 0400 	mov.w	r4, #0
 80065b0:	0194      	lsls	r4, r2, #6
 80065b2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80065b6:	018b      	lsls	r3, r1, #6
 80065b8:	1a5b      	subs	r3, r3, r1
 80065ba:	eb64 0402 	sbc.w	r4, r4, r2
 80065be:	f04f 0100 	mov.w	r1, #0
 80065c2:	f04f 0200 	mov.w	r2, #0
 80065c6:	00e2      	lsls	r2, r4, #3
 80065c8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80065cc:	00d9      	lsls	r1, r3, #3
 80065ce:	460b      	mov	r3, r1
 80065d0:	4614      	mov	r4, r2
 80065d2:	195b      	adds	r3, r3, r5
 80065d4:	eb44 0406 	adc.w	r4, r4, r6
 80065d8:	f04f 0100 	mov.w	r1, #0
 80065dc:	f04f 0200 	mov.w	r2, #0
 80065e0:	02a2      	lsls	r2, r4, #10
 80065e2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80065e6:	0299      	lsls	r1, r3, #10
 80065e8:	460b      	mov	r3, r1
 80065ea:	4614      	mov	r4, r2
 80065ec:	4618      	mov	r0, r3
 80065ee:	4621      	mov	r1, r4
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f04f 0400 	mov.w	r4, #0
 80065f6:	461a      	mov	r2, r3
 80065f8:	4623      	mov	r3, r4
 80065fa:	f7fa fb25 	bl	8000c48 <__aeabi_uldivmod>
 80065fe:	4603      	mov	r3, r0
 8006600:	460c      	mov	r4, r1
 8006602:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006604:	4b0a      	ldr	r3, [pc, #40]	; (8006630 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	0c1b      	lsrs	r3, r3, #16
 800660a:	f003 0303 	and.w	r3, r3, #3
 800660e:	3301      	adds	r3, #1
 8006610:	005b      	lsls	r3, r3, #1
 8006612:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006614:	68fa      	ldr	r2, [r7, #12]
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	fbb2 f3f3 	udiv	r3, r2, r3
 800661c:	60bb      	str	r3, [r7, #8]
      break;
 800661e:	e002      	b.n	8006626 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006620:	4b04      	ldr	r3, [pc, #16]	; (8006634 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006622:	60bb      	str	r3, [r7, #8]
      break;
 8006624:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006626:	68bb      	ldr	r3, [r7, #8]
}
 8006628:	4618      	mov	r0, r3
 800662a:	3714      	adds	r7, #20
 800662c:	46bd      	mov	sp, r7
 800662e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006630:	40023800 	.word	0x40023800
 8006634:	00f42400 	.word	0x00f42400

08006638 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006638:	b480      	push	{r7}
 800663a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800663c:	4b03      	ldr	r3, [pc, #12]	; (800664c <HAL_RCC_GetHCLKFreq+0x14>)
 800663e:	681b      	ldr	r3, [r3, #0]
}
 8006640:	4618      	mov	r0, r3
 8006642:	46bd      	mov	sp, r7
 8006644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006648:	4770      	bx	lr
 800664a:	bf00      	nop
 800664c:	20000000 	.word	0x20000000

08006650 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006654:	f7ff fff0 	bl	8006638 <HAL_RCC_GetHCLKFreq>
 8006658:	4601      	mov	r1, r0
 800665a:	4b05      	ldr	r3, [pc, #20]	; (8006670 <HAL_RCC_GetPCLK1Freq+0x20>)
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	0a9b      	lsrs	r3, r3, #10
 8006660:	f003 0307 	and.w	r3, r3, #7
 8006664:	4a03      	ldr	r2, [pc, #12]	; (8006674 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006666:	5cd3      	ldrb	r3, [r2, r3]
 8006668:	fa21 f303 	lsr.w	r3, r1, r3
}
 800666c:	4618      	mov	r0, r3
 800666e:	bd80      	pop	{r7, pc}
 8006670:	40023800 	.word	0x40023800
 8006674:	0800d52c 	.word	0x0800d52c

08006678 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b082      	sub	sp, #8
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d101      	bne.n	800668a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006686:	2301      	movs	r3, #1
 8006688:	e01d      	b.n	80066c6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006690:	b2db      	uxtb	r3, r3
 8006692:	2b00      	cmp	r3, #0
 8006694:	d106      	bne.n	80066a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f7fc fdb0 	bl	8003204 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2202      	movs	r2, #2
 80066a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	3304      	adds	r3, #4
 80066b4:	4619      	mov	r1, r3
 80066b6:	4610      	mov	r0, r2
 80066b8:	f000 fc72 	bl	8006fa0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3708      	adds	r7, #8
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}

080066ce <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80066ce:	b480      	push	{r7}
 80066d0:	b085      	sub	sp, #20
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2202      	movs	r2, #2
 80066da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	f003 0307 	and.w	r3, r3, #7
 80066e8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2b06      	cmp	r3, #6
 80066ee:	d007      	beq.n	8006700 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f042 0201 	orr.w	r2, r2, #1
 80066fe:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2201      	movs	r2, #1
 8006704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006708:	2300      	movs	r3, #0
}
 800670a:	4618      	mov	r0, r3
 800670c:	3714      	adds	r7, #20
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr

08006716 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006716:	b480      	push	{r7}
 8006718:	b085      	sub	sp, #20
 800671a:	af00      	add	r7, sp, #0
 800671c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	68da      	ldr	r2, [r3, #12]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f042 0201 	orr.w	r2, r2, #1
 800672c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	f003 0307 	and.w	r3, r3, #7
 8006738:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2b06      	cmp	r3, #6
 800673e:	d007      	beq.n	8006750 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f042 0201 	orr.w	r2, r2, #1
 800674e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006750:	2300      	movs	r3, #0
}
 8006752:	4618      	mov	r0, r3
 8006754:	3714      	adds	r7, #20
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr

0800675e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800675e:	b580      	push	{r7, lr}
 8006760:	b082      	sub	sp, #8
 8006762:	af00      	add	r7, sp, #0
 8006764:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d101      	bne.n	8006770 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e01d      	b.n	80067ac <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006776:	b2db      	uxtb	r3, r3
 8006778:	2b00      	cmp	r3, #0
 800677a:	d106      	bne.n	800678a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f7fc fc71 	bl	800306c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2202      	movs	r2, #2
 800678e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	3304      	adds	r3, #4
 800679a:	4619      	mov	r1, r3
 800679c:	4610      	mov	r0, r2
 800679e:	f000 fbff 	bl	8006fa0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2201      	movs	r2, #1
 80067a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067aa:	2300      	movs	r3, #0
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3708      	adds	r7, #8
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b084      	sub	sp, #16
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	2201      	movs	r2, #1
 80067c4:	6839      	ldr	r1, [r7, #0]
 80067c6:	4618      	mov	r0, r3
 80067c8:	f000 ff64 	bl	8007694 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a15      	ldr	r2, [pc, #84]	; (8006828 <HAL_TIM_PWM_Start+0x74>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d004      	beq.n	80067e0 <HAL_TIM_PWM_Start+0x2c>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a14      	ldr	r2, [pc, #80]	; (800682c <HAL_TIM_PWM_Start+0x78>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d101      	bne.n	80067e4 <HAL_TIM_PWM_Start+0x30>
 80067e0:	2301      	movs	r3, #1
 80067e2:	e000      	b.n	80067e6 <HAL_TIM_PWM_Start+0x32>
 80067e4:	2300      	movs	r3, #0
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d007      	beq.n	80067fa <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80067f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	f003 0307 	and.w	r3, r3, #7
 8006804:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2b06      	cmp	r3, #6
 800680a:	d007      	beq.n	800681c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f042 0201 	orr.w	r2, r2, #1
 800681a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800681c:	2300      	movs	r3, #0
}
 800681e:	4618      	mov	r0, r3
 8006820:	3710      	adds	r7, #16
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}
 8006826:	bf00      	nop
 8006828:	40010000 	.word	0x40010000
 800682c:	40010400 	.word	0x40010400

08006830 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	2200      	movs	r2, #0
 8006840:	6839      	ldr	r1, [r7, #0]
 8006842:	4618      	mov	r0, r3
 8006844:	f000 ff26 	bl	8007694 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a22      	ldr	r2, [pc, #136]	; (80068d8 <HAL_TIM_PWM_Stop+0xa8>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d004      	beq.n	800685c <HAL_TIM_PWM_Stop+0x2c>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a21      	ldr	r2, [pc, #132]	; (80068dc <HAL_TIM_PWM_Stop+0xac>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d101      	bne.n	8006860 <HAL_TIM_PWM_Stop+0x30>
 800685c:	2301      	movs	r3, #1
 800685e:	e000      	b.n	8006862 <HAL_TIM_PWM_Stop+0x32>
 8006860:	2300      	movs	r3, #0
 8006862:	2b00      	cmp	r3, #0
 8006864:	d017      	beq.n	8006896 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	6a1a      	ldr	r2, [r3, #32]
 800686c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006870:	4013      	ands	r3, r2
 8006872:	2b00      	cmp	r3, #0
 8006874:	d10f      	bne.n	8006896 <HAL_TIM_PWM_Stop+0x66>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	6a1a      	ldr	r2, [r3, #32]
 800687c:	f240 4344 	movw	r3, #1092	; 0x444
 8006880:	4013      	ands	r3, r2
 8006882:	2b00      	cmp	r3, #0
 8006884:	d107      	bne.n	8006896 <HAL_TIM_PWM_Stop+0x66>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006894:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	6a1a      	ldr	r2, [r3, #32]
 800689c:	f241 1311 	movw	r3, #4369	; 0x1111
 80068a0:	4013      	ands	r3, r2
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d10f      	bne.n	80068c6 <HAL_TIM_PWM_Stop+0x96>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	6a1a      	ldr	r2, [r3, #32]
 80068ac:	f240 4344 	movw	r3, #1092	; 0x444
 80068b0:	4013      	ands	r3, r2
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d107      	bne.n	80068c6 <HAL_TIM_PWM_Stop+0x96>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f022 0201 	bic.w	r2, r2, #1
 80068c4:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2201      	movs	r2, #1
 80068ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80068ce:	2300      	movs	r3, #0
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	3708      	adds	r7, #8
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}
 80068d8:	40010000 	.word	0x40010000
 80068dc:	40010400 	.word	0x40010400

080068e0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b082      	sub	sp, #8
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d101      	bne.n	80068f2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e01d      	b.n	800692e <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d106      	bne.n	800690c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f7fc fbd0 	bl	80030ac <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2202      	movs	r2, #2
 8006910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681a      	ldr	r2, [r3, #0]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	3304      	adds	r3, #4
 800691c:	4619      	mov	r1, r3
 800691e:	4610      	mov	r0, r2
 8006920:	f000 fb3e 	bl	8006fa0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800692c:	2300      	movs	r3, #0
}
 800692e:	4618      	mov	r0, r3
 8006930:	3708      	adds	r7, #8
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
	...

08006938 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	2b0c      	cmp	r3, #12
 8006946:	d841      	bhi.n	80069cc <HAL_TIM_IC_Start_IT+0x94>
 8006948:	a201      	add	r2, pc, #4	; (adr r2, 8006950 <HAL_TIM_IC_Start_IT+0x18>)
 800694a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800694e:	bf00      	nop
 8006950:	08006985 	.word	0x08006985
 8006954:	080069cd 	.word	0x080069cd
 8006958:	080069cd 	.word	0x080069cd
 800695c:	080069cd 	.word	0x080069cd
 8006960:	08006997 	.word	0x08006997
 8006964:	080069cd 	.word	0x080069cd
 8006968:	080069cd 	.word	0x080069cd
 800696c:	080069cd 	.word	0x080069cd
 8006970:	080069a9 	.word	0x080069a9
 8006974:	080069cd 	.word	0x080069cd
 8006978:	080069cd 	.word	0x080069cd
 800697c:	080069cd 	.word	0x080069cd
 8006980:	080069bb 	.word	0x080069bb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	68da      	ldr	r2, [r3, #12]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f042 0202 	orr.w	r2, r2, #2
 8006992:	60da      	str	r2, [r3, #12]
      break;
 8006994:	e01b      	b.n	80069ce <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68da      	ldr	r2, [r3, #12]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f042 0204 	orr.w	r2, r2, #4
 80069a4:	60da      	str	r2, [r3, #12]
      break;
 80069a6:	e012      	b.n	80069ce <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	68da      	ldr	r2, [r3, #12]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f042 0208 	orr.w	r2, r2, #8
 80069b6:	60da      	str	r2, [r3, #12]
      break;
 80069b8:	e009      	b.n	80069ce <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	68da      	ldr	r2, [r3, #12]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f042 0210 	orr.w	r2, r2, #16
 80069c8:	60da      	str	r2, [r3, #12]
      break;
 80069ca:	e000      	b.n	80069ce <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 80069cc:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	2201      	movs	r2, #1
 80069d4:	6839      	ldr	r1, [r7, #0]
 80069d6:	4618      	mov	r0, r3
 80069d8:	f000 fe5c 	bl	8007694 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	f003 0307 	and.w	r3, r3, #7
 80069e6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2b06      	cmp	r3, #6
 80069ec:	d007      	beq.n	80069fe <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f042 0201 	orr.w	r2, r2, #1
 80069fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80069fe:	2300      	movs	r3, #0
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3710      	adds	r7, #16
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}

08006a08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b082      	sub	sp, #8
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	691b      	ldr	r3, [r3, #16]
 8006a16:	f003 0302 	and.w	r3, r3, #2
 8006a1a:	2b02      	cmp	r3, #2
 8006a1c:	d122      	bne.n	8006a64 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	f003 0302 	and.w	r3, r3, #2
 8006a28:	2b02      	cmp	r3, #2
 8006a2a:	d11b      	bne.n	8006a64 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f06f 0202 	mvn.w	r2, #2
 8006a34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2201      	movs	r2, #1
 8006a3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	699b      	ldr	r3, [r3, #24]
 8006a42:	f003 0303 	and.w	r3, r3, #3
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d003      	beq.n	8006a52 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f7fb f9f4 	bl	8001e38 <HAL_TIM_IC_CaptureCallback>
 8006a50:	e005      	b.n	8006a5e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f000 fa86 	bl	8006f64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f000 fa8d 	bl	8006f78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2200      	movs	r2, #0
 8006a62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	691b      	ldr	r3, [r3, #16]
 8006a6a:	f003 0304 	and.w	r3, r3, #4
 8006a6e:	2b04      	cmp	r3, #4
 8006a70:	d122      	bne.n	8006ab8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	f003 0304 	and.w	r3, r3, #4
 8006a7c:	2b04      	cmp	r3, #4
 8006a7e:	d11b      	bne.n	8006ab8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f06f 0204 	mvn.w	r2, #4
 8006a88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2202      	movs	r2, #2
 8006a8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	699b      	ldr	r3, [r3, #24]
 8006a96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d003      	beq.n	8006aa6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f7fb f9ca 	bl	8001e38 <HAL_TIM_IC_CaptureCallback>
 8006aa4:	e005      	b.n	8006ab2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 fa5c 	bl	8006f64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 fa63 	bl	8006f78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	691b      	ldr	r3, [r3, #16]
 8006abe:	f003 0308 	and.w	r3, r3, #8
 8006ac2:	2b08      	cmp	r3, #8
 8006ac4:	d122      	bne.n	8006b0c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	f003 0308 	and.w	r3, r3, #8
 8006ad0:	2b08      	cmp	r3, #8
 8006ad2:	d11b      	bne.n	8006b0c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f06f 0208 	mvn.w	r2, #8
 8006adc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2204      	movs	r2, #4
 8006ae2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	69db      	ldr	r3, [r3, #28]
 8006aea:	f003 0303 	and.w	r3, r3, #3
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d003      	beq.n	8006afa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f7fb f9a0 	bl	8001e38 <HAL_TIM_IC_CaptureCallback>
 8006af8:	e005      	b.n	8006b06 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f000 fa32 	bl	8006f64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f000 fa39 	bl	8006f78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	691b      	ldr	r3, [r3, #16]
 8006b12:	f003 0310 	and.w	r3, r3, #16
 8006b16:	2b10      	cmp	r3, #16
 8006b18:	d122      	bne.n	8006b60 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	68db      	ldr	r3, [r3, #12]
 8006b20:	f003 0310 	and.w	r3, r3, #16
 8006b24:	2b10      	cmp	r3, #16
 8006b26:	d11b      	bne.n	8006b60 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f06f 0210 	mvn.w	r2, #16
 8006b30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2208      	movs	r2, #8
 8006b36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	69db      	ldr	r3, [r3, #28]
 8006b3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d003      	beq.n	8006b4e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f7fb f976 	bl	8001e38 <HAL_TIM_IC_CaptureCallback>
 8006b4c:	e005      	b.n	8006b5a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f000 fa08 	bl	8006f64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f000 fa0f 	bl	8006f78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	691b      	ldr	r3, [r3, #16]
 8006b66:	f003 0301 	and.w	r3, r3, #1
 8006b6a:	2b01      	cmp	r3, #1
 8006b6c:	d10e      	bne.n	8006b8c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	68db      	ldr	r3, [r3, #12]
 8006b74:	f003 0301 	and.w	r3, r3, #1
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d107      	bne.n	8006b8c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f06f 0201 	mvn.w	r2, #1
 8006b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f7fb f940 	bl	8001e0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b96:	2b80      	cmp	r3, #128	; 0x80
 8006b98:	d10e      	bne.n	8006bb8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	68db      	ldr	r3, [r3, #12]
 8006ba0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ba4:	2b80      	cmp	r3, #128	; 0x80
 8006ba6:	d107      	bne.n	8006bb8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006bb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f000 fe1a 	bl	80077ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bc2:	2b40      	cmp	r3, #64	; 0x40
 8006bc4:	d10e      	bne.n	8006be4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	68db      	ldr	r3, [r3, #12]
 8006bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bd0:	2b40      	cmp	r3, #64	; 0x40
 8006bd2:	d107      	bne.n	8006be4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f000 f9d4 	bl	8006f8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	691b      	ldr	r3, [r3, #16]
 8006bea:	f003 0320 	and.w	r3, r3, #32
 8006bee:	2b20      	cmp	r3, #32
 8006bf0:	d10e      	bne.n	8006c10 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	68db      	ldr	r3, [r3, #12]
 8006bf8:	f003 0320 	and.w	r3, r3, #32
 8006bfc:	2b20      	cmp	r3, #32
 8006bfe:	d107      	bne.n	8006c10 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f06f 0220 	mvn.w	r2, #32
 8006c08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 fde4 	bl	80077d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c10:	bf00      	nop
 8006c12:	3708      	adds	r7, #8
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b084      	sub	sp, #16
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	60f8      	str	r0, [r7, #12]
 8006c20:	60b9      	str	r1, [r7, #8]
 8006c22:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d101      	bne.n	8006c32 <HAL_TIM_IC_ConfigChannel+0x1a>
 8006c2e:	2302      	movs	r3, #2
 8006c30:	e08a      	b.n	8006d48 <HAL_TIM_IC_ConfigChannel+0x130>
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2201      	movs	r2, #1
 8006c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2202      	movs	r2, #2
 8006c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d11b      	bne.n	8006c80 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6818      	ldr	r0, [r3, #0]
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	6819      	ldr	r1, [r3, #0]
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	685a      	ldr	r2, [r3, #4]
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	68db      	ldr	r3, [r3, #12]
 8006c58:	f000 fbf2 	bl	8007440 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	699a      	ldr	r2, [r3, #24]
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f022 020c 	bic.w	r2, r2, #12
 8006c6a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	6999      	ldr	r1, [r3, #24]
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	689a      	ldr	r2, [r3, #8]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	430a      	orrs	r2, r1
 8006c7c:	619a      	str	r2, [r3, #24]
 8006c7e:	e05a      	b.n	8006d36 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2b04      	cmp	r3, #4
 8006c84:	d11c      	bne.n	8006cc0 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6818      	ldr	r0, [r3, #0]
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	6819      	ldr	r1, [r3, #0]
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	685a      	ldr	r2, [r3, #4]
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	f000 fc47 	bl	8007528 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	699a      	ldr	r2, [r3, #24]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006ca8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	6999      	ldr	r1, [r3, #24]
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	021a      	lsls	r2, r3, #8
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	430a      	orrs	r2, r1
 8006cbc:	619a      	str	r2, [r3, #24]
 8006cbe:	e03a      	b.n	8006d36 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2b08      	cmp	r3, #8
 8006cc4:	d11b      	bne.n	8006cfe <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	6818      	ldr	r0, [r3, #0]
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	6819      	ldr	r1, [r3, #0]
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	685a      	ldr	r2, [r3, #4]
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	f000 fc64 	bl	80075a2 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	69da      	ldr	r2, [r3, #28]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f022 020c 	bic.w	r2, r2, #12
 8006ce8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	69d9      	ldr	r1, [r3, #28]
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	689a      	ldr	r2, [r3, #8]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	430a      	orrs	r2, r1
 8006cfa:	61da      	str	r2, [r3, #28]
 8006cfc:	e01b      	b.n	8006d36 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6818      	ldr	r0, [r3, #0]
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	6819      	ldr	r1, [r3, #0]
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	685a      	ldr	r2, [r3, #4]
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	68db      	ldr	r3, [r3, #12]
 8006d0e:	f000 fc84 	bl	800761a <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	69da      	ldr	r2, [r3, #28]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006d20:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	69d9      	ldr	r1, [r3, #28]
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	021a      	lsls	r2, r3, #8
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	430a      	orrs	r2, r1
 8006d34:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2201      	movs	r2, #1
 8006d3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2200      	movs	r2, #0
 8006d42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d46:	2300      	movs	r3, #0
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3710      	adds	r7, #16
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b084      	sub	sp, #16
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	60f8      	str	r0, [r7, #12]
 8006d58:	60b9      	str	r1, [r7, #8]
 8006d5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d101      	bne.n	8006d6a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006d66:	2302      	movs	r3, #2
 8006d68:	e0b4      	b.n	8006ed4 <HAL_TIM_PWM_ConfigChannel+0x184>
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2202      	movs	r2, #2
 8006d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2b0c      	cmp	r3, #12
 8006d7e:	f200 809f 	bhi.w	8006ec0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8006d82:	a201      	add	r2, pc, #4	; (adr r2, 8006d88 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d88:	08006dbd 	.word	0x08006dbd
 8006d8c:	08006ec1 	.word	0x08006ec1
 8006d90:	08006ec1 	.word	0x08006ec1
 8006d94:	08006ec1 	.word	0x08006ec1
 8006d98:	08006dfd 	.word	0x08006dfd
 8006d9c:	08006ec1 	.word	0x08006ec1
 8006da0:	08006ec1 	.word	0x08006ec1
 8006da4:	08006ec1 	.word	0x08006ec1
 8006da8:	08006e3f 	.word	0x08006e3f
 8006dac:	08006ec1 	.word	0x08006ec1
 8006db0:	08006ec1 	.word	0x08006ec1
 8006db4:	08006ec1 	.word	0x08006ec1
 8006db8:	08006e7f 	.word	0x08006e7f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	68b9      	ldr	r1, [r7, #8]
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f000 f98c 	bl	80070e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	699a      	ldr	r2, [r3, #24]
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f042 0208 	orr.w	r2, r2, #8
 8006dd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	699a      	ldr	r2, [r3, #24]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f022 0204 	bic.w	r2, r2, #4
 8006de6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	6999      	ldr	r1, [r3, #24]
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	691a      	ldr	r2, [r3, #16]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	430a      	orrs	r2, r1
 8006df8:	619a      	str	r2, [r3, #24]
      break;
 8006dfa:	e062      	b.n	8006ec2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	68b9      	ldr	r1, [r7, #8]
 8006e02:	4618      	mov	r0, r3
 8006e04:	f000 f9dc 	bl	80071c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	699a      	ldr	r2, [r3, #24]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	699a      	ldr	r2, [r3, #24]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	6999      	ldr	r1, [r3, #24]
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	691b      	ldr	r3, [r3, #16]
 8006e32:	021a      	lsls	r2, r3, #8
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	430a      	orrs	r2, r1
 8006e3a:	619a      	str	r2, [r3, #24]
      break;
 8006e3c:	e041      	b.n	8006ec2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	68b9      	ldr	r1, [r7, #8]
 8006e44:	4618      	mov	r0, r3
 8006e46:	f000 fa31 	bl	80072ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	69da      	ldr	r2, [r3, #28]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f042 0208 	orr.w	r2, r2, #8
 8006e58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	69da      	ldr	r2, [r3, #28]
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f022 0204 	bic.w	r2, r2, #4
 8006e68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	69d9      	ldr	r1, [r3, #28]
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	691a      	ldr	r2, [r3, #16]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	430a      	orrs	r2, r1
 8006e7a:	61da      	str	r2, [r3, #28]
      break;
 8006e7c:	e021      	b.n	8006ec2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	68b9      	ldr	r1, [r7, #8]
 8006e84:	4618      	mov	r0, r3
 8006e86:	f000 fa85 	bl	8007394 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	69da      	ldr	r2, [r3, #28]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	69da      	ldr	r2, [r3, #28]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ea8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	69d9      	ldr	r1, [r3, #28]
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	691b      	ldr	r3, [r3, #16]
 8006eb4:	021a      	lsls	r2, r3, #8
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	430a      	orrs	r2, r1
 8006ebc:	61da      	str	r2, [r3, #28]
      break;
 8006ebe:	e000      	b.n	8006ec2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006ec0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006ed2:	2300      	movs	r3, #0
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	3710      	adds	r7, #16
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd80      	pop	{r7, pc}

08006edc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b085      	sub	sp, #20
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	2b0c      	cmp	r3, #12
 8006eee:	d831      	bhi.n	8006f54 <HAL_TIM_ReadCapturedValue+0x78>
 8006ef0:	a201      	add	r2, pc, #4	; (adr r2, 8006ef8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ef6:	bf00      	nop
 8006ef8:	08006f2d 	.word	0x08006f2d
 8006efc:	08006f55 	.word	0x08006f55
 8006f00:	08006f55 	.word	0x08006f55
 8006f04:	08006f55 	.word	0x08006f55
 8006f08:	08006f37 	.word	0x08006f37
 8006f0c:	08006f55 	.word	0x08006f55
 8006f10:	08006f55 	.word	0x08006f55
 8006f14:	08006f55 	.word	0x08006f55
 8006f18:	08006f41 	.word	0x08006f41
 8006f1c:	08006f55 	.word	0x08006f55
 8006f20:	08006f55 	.word	0x08006f55
 8006f24:	08006f55 	.word	0x08006f55
 8006f28:	08006f4b 	.word	0x08006f4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f32:	60fb      	str	r3, [r7, #12]

      break;
 8006f34:	e00f      	b.n	8006f56 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f3c:	60fb      	str	r3, [r7, #12]

      break;
 8006f3e:	e00a      	b.n	8006f56 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f46:	60fb      	str	r3, [r7, #12]

      break;
 8006f48:	e005      	b.n	8006f56 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f50:	60fb      	str	r3, [r7, #12]

      break;
 8006f52:	e000      	b.n	8006f56 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006f54:	bf00      	nop
  }

  return tmpreg;
 8006f56:	68fb      	ldr	r3, [r7, #12]
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3714      	adds	r7, #20
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr

08006f64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f64:	b480      	push	{r7}
 8006f66:	b083      	sub	sp, #12
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f6c:	bf00      	nop
 8006f6e:	370c      	adds	r7, #12
 8006f70:	46bd      	mov	sp, r7
 8006f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f76:	4770      	bx	lr

08006f78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b083      	sub	sp, #12
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f80:	bf00      	nop
 8006f82:	370c      	adds	r7, #12
 8006f84:	46bd      	mov	sp, r7
 8006f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8a:	4770      	bx	lr

08006f8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b083      	sub	sp, #12
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f94:	bf00      	nop
 8006f96:	370c      	adds	r7, #12
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr

08006fa0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b085      	sub	sp, #20
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
 8006fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	4a40      	ldr	r2, [pc, #256]	; (80070b4 <TIM_Base_SetConfig+0x114>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d013      	beq.n	8006fe0 <TIM_Base_SetConfig+0x40>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fbe:	d00f      	beq.n	8006fe0 <TIM_Base_SetConfig+0x40>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	4a3d      	ldr	r2, [pc, #244]	; (80070b8 <TIM_Base_SetConfig+0x118>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d00b      	beq.n	8006fe0 <TIM_Base_SetConfig+0x40>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	4a3c      	ldr	r2, [pc, #240]	; (80070bc <TIM_Base_SetConfig+0x11c>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d007      	beq.n	8006fe0 <TIM_Base_SetConfig+0x40>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	4a3b      	ldr	r2, [pc, #236]	; (80070c0 <TIM_Base_SetConfig+0x120>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d003      	beq.n	8006fe0 <TIM_Base_SetConfig+0x40>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	4a3a      	ldr	r2, [pc, #232]	; (80070c4 <TIM_Base_SetConfig+0x124>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d108      	bne.n	8006ff2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fe6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	68fa      	ldr	r2, [r7, #12]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	4a2f      	ldr	r2, [pc, #188]	; (80070b4 <TIM_Base_SetConfig+0x114>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d02b      	beq.n	8007052 <TIM_Base_SetConfig+0xb2>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007000:	d027      	beq.n	8007052 <TIM_Base_SetConfig+0xb2>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	4a2c      	ldr	r2, [pc, #176]	; (80070b8 <TIM_Base_SetConfig+0x118>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d023      	beq.n	8007052 <TIM_Base_SetConfig+0xb2>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4a2b      	ldr	r2, [pc, #172]	; (80070bc <TIM_Base_SetConfig+0x11c>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d01f      	beq.n	8007052 <TIM_Base_SetConfig+0xb2>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	4a2a      	ldr	r2, [pc, #168]	; (80070c0 <TIM_Base_SetConfig+0x120>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d01b      	beq.n	8007052 <TIM_Base_SetConfig+0xb2>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a29      	ldr	r2, [pc, #164]	; (80070c4 <TIM_Base_SetConfig+0x124>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d017      	beq.n	8007052 <TIM_Base_SetConfig+0xb2>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a28      	ldr	r2, [pc, #160]	; (80070c8 <TIM_Base_SetConfig+0x128>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d013      	beq.n	8007052 <TIM_Base_SetConfig+0xb2>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	4a27      	ldr	r2, [pc, #156]	; (80070cc <TIM_Base_SetConfig+0x12c>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d00f      	beq.n	8007052 <TIM_Base_SetConfig+0xb2>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a26      	ldr	r2, [pc, #152]	; (80070d0 <TIM_Base_SetConfig+0x130>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d00b      	beq.n	8007052 <TIM_Base_SetConfig+0xb2>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a25      	ldr	r2, [pc, #148]	; (80070d4 <TIM_Base_SetConfig+0x134>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d007      	beq.n	8007052 <TIM_Base_SetConfig+0xb2>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4a24      	ldr	r2, [pc, #144]	; (80070d8 <TIM_Base_SetConfig+0x138>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d003      	beq.n	8007052 <TIM_Base_SetConfig+0xb2>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a23      	ldr	r2, [pc, #140]	; (80070dc <TIM_Base_SetConfig+0x13c>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d108      	bne.n	8007064 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007058:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	68db      	ldr	r3, [r3, #12]
 800705e:	68fa      	ldr	r2, [r7, #12]
 8007060:	4313      	orrs	r3, r2
 8007062:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	695b      	ldr	r3, [r3, #20]
 800706e:	4313      	orrs	r3, r2
 8007070:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	68fa      	ldr	r2, [r7, #12]
 8007076:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	689a      	ldr	r2, [r3, #8]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	4a0a      	ldr	r2, [pc, #40]	; (80070b4 <TIM_Base_SetConfig+0x114>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d003      	beq.n	8007098 <TIM_Base_SetConfig+0xf8>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	4a0c      	ldr	r2, [pc, #48]	; (80070c4 <TIM_Base_SetConfig+0x124>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d103      	bne.n	80070a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	691a      	ldr	r2, [r3, #16]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2201      	movs	r2, #1
 80070a4:	615a      	str	r2, [r3, #20]
}
 80070a6:	bf00      	nop
 80070a8:	3714      	adds	r7, #20
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr
 80070b2:	bf00      	nop
 80070b4:	40010000 	.word	0x40010000
 80070b8:	40000400 	.word	0x40000400
 80070bc:	40000800 	.word	0x40000800
 80070c0:	40000c00 	.word	0x40000c00
 80070c4:	40010400 	.word	0x40010400
 80070c8:	40014000 	.word	0x40014000
 80070cc:	40014400 	.word	0x40014400
 80070d0:	40014800 	.word	0x40014800
 80070d4:	40001800 	.word	0x40001800
 80070d8:	40001c00 	.word	0x40001c00
 80070dc:	40002000 	.word	0x40002000

080070e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b087      	sub	sp, #28
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
 80070e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6a1b      	ldr	r3, [r3, #32]
 80070ee:	f023 0201 	bic.w	r2, r3, #1
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a1b      	ldr	r3, [r3, #32]
 80070fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	699b      	ldr	r3, [r3, #24]
 8007106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800710e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f023 0303 	bic.w	r3, r3, #3
 8007116:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	68fa      	ldr	r2, [r7, #12]
 800711e:	4313      	orrs	r3, r2
 8007120:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	f023 0302 	bic.w	r3, r3, #2
 8007128:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	697a      	ldr	r2, [r7, #20]
 8007130:	4313      	orrs	r3, r2
 8007132:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	4a20      	ldr	r2, [pc, #128]	; (80071b8 <TIM_OC1_SetConfig+0xd8>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d003      	beq.n	8007144 <TIM_OC1_SetConfig+0x64>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	4a1f      	ldr	r2, [pc, #124]	; (80071bc <TIM_OC1_SetConfig+0xdc>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d10c      	bne.n	800715e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	f023 0308 	bic.w	r3, r3, #8
 800714a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	697a      	ldr	r2, [r7, #20]
 8007152:	4313      	orrs	r3, r2
 8007154:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007156:	697b      	ldr	r3, [r7, #20]
 8007158:	f023 0304 	bic.w	r3, r3, #4
 800715c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4a15      	ldr	r2, [pc, #84]	; (80071b8 <TIM_OC1_SetConfig+0xd8>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d003      	beq.n	800716e <TIM_OC1_SetConfig+0x8e>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	4a14      	ldr	r2, [pc, #80]	; (80071bc <TIM_OC1_SetConfig+0xdc>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d111      	bne.n	8007192 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007174:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800717c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	695b      	ldr	r3, [r3, #20]
 8007182:	693a      	ldr	r2, [r7, #16]
 8007184:	4313      	orrs	r3, r2
 8007186:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	699b      	ldr	r3, [r3, #24]
 800718c:	693a      	ldr	r2, [r7, #16]
 800718e:	4313      	orrs	r3, r2
 8007190:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	693a      	ldr	r2, [r7, #16]
 8007196:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	68fa      	ldr	r2, [r7, #12]
 800719c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	685a      	ldr	r2, [r3, #4]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	697a      	ldr	r2, [r7, #20]
 80071aa:	621a      	str	r2, [r3, #32]
}
 80071ac:	bf00      	nop
 80071ae:	371c      	adds	r7, #28
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr
 80071b8:	40010000 	.word	0x40010000
 80071bc:	40010400 	.word	0x40010400

080071c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b087      	sub	sp, #28
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
 80071c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6a1b      	ldr	r3, [r3, #32]
 80071ce:	f023 0210 	bic.w	r2, r3, #16
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6a1b      	ldr	r3, [r3, #32]
 80071da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	699b      	ldr	r3, [r3, #24]
 80071e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	021b      	lsls	r3, r3, #8
 80071fe:	68fa      	ldr	r2, [r7, #12]
 8007200:	4313      	orrs	r3, r2
 8007202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	f023 0320 	bic.w	r3, r3, #32
 800720a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	689b      	ldr	r3, [r3, #8]
 8007210:	011b      	lsls	r3, r3, #4
 8007212:	697a      	ldr	r2, [r7, #20]
 8007214:	4313      	orrs	r3, r2
 8007216:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	4a22      	ldr	r2, [pc, #136]	; (80072a4 <TIM_OC2_SetConfig+0xe4>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d003      	beq.n	8007228 <TIM_OC2_SetConfig+0x68>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a21      	ldr	r2, [pc, #132]	; (80072a8 <TIM_OC2_SetConfig+0xe8>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d10d      	bne.n	8007244 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007228:	697b      	ldr	r3, [r7, #20]
 800722a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800722e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	68db      	ldr	r3, [r3, #12]
 8007234:	011b      	lsls	r3, r3, #4
 8007236:	697a      	ldr	r2, [r7, #20]
 8007238:	4313      	orrs	r3, r2
 800723a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007242:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	4a17      	ldr	r2, [pc, #92]	; (80072a4 <TIM_OC2_SetConfig+0xe4>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d003      	beq.n	8007254 <TIM_OC2_SetConfig+0x94>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	4a16      	ldr	r2, [pc, #88]	; (80072a8 <TIM_OC2_SetConfig+0xe8>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d113      	bne.n	800727c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800725a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007262:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	695b      	ldr	r3, [r3, #20]
 8007268:	009b      	lsls	r3, r3, #2
 800726a:	693a      	ldr	r2, [r7, #16]
 800726c:	4313      	orrs	r3, r2
 800726e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	699b      	ldr	r3, [r3, #24]
 8007274:	009b      	lsls	r3, r3, #2
 8007276:	693a      	ldr	r2, [r7, #16]
 8007278:	4313      	orrs	r3, r2
 800727a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	693a      	ldr	r2, [r7, #16]
 8007280:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	68fa      	ldr	r2, [r7, #12]
 8007286:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	685a      	ldr	r2, [r3, #4]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	697a      	ldr	r2, [r7, #20]
 8007294:	621a      	str	r2, [r3, #32]
}
 8007296:	bf00      	nop
 8007298:	371c      	adds	r7, #28
 800729a:	46bd      	mov	sp, r7
 800729c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a0:	4770      	bx	lr
 80072a2:	bf00      	nop
 80072a4:	40010000 	.word	0x40010000
 80072a8:	40010400 	.word	0x40010400

080072ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b087      	sub	sp, #28
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6a1b      	ldr	r3, [r3, #32]
 80072ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6a1b      	ldr	r3, [r3, #32]
 80072c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	69db      	ldr	r3, [r3, #28]
 80072d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f023 0303 	bic.w	r3, r3, #3
 80072e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	68fa      	ldr	r2, [r7, #12]
 80072ea:	4313      	orrs	r3, r2
 80072ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80072f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	021b      	lsls	r3, r3, #8
 80072fc:	697a      	ldr	r2, [r7, #20]
 80072fe:	4313      	orrs	r3, r2
 8007300:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	4a21      	ldr	r2, [pc, #132]	; (800738c <TIM_OC3_SetConfig+0xe0>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d003      	beq.n	8007312 <TIM_OC3_SetConfig+0x66>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	4a20      	ldr	r2, [pc, #128]	; (8007390 <TIM_OC3_SetConfig+0xe4>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d10d      	bne.n	800732e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007318:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	68db      	ldr	r3, [r3, #12]
 800731e:	021b      	lsls	r3, r3, #8
 8007320:	697a      	ldr	r2, [r7, #20]
 8007322:	4313      	orrs	r3, r2
 8007324:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800732c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	4a16      	ldr	r2, [pc, #88]	; (800738c <TIM_OC3_SetConfig+0xe0>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d003      	beq.n	800733e <TIM_OC3_SetConfig+0x92>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	4a15      	ldr	r2, [pc, #84]	; (8007390 <TIM_OC3_SetConfig+0xe4>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d113      	bne.n	8007366 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007344:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800734c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	695b      	ldr	r3, [r3, #20]
 8007352:	011b      	lsls	r3, r3, #4
 8007354:	693a      	ldr	r2, [r7, #16]
 8007356:	4313      	orrs	r3, r2
 8007358:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	699b      	ldr	r3, [r3, #24]
 800735e:	011b      	lsls	r3, r3, #4
 8007360:	693a      	ldr	r2, [r7, #16]
 8007362:	4313      	orrs	r3, r2
 8007364:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	693a      	ldr	r2, [r7, #16]
 800736a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	68fa      	ldr	r2, [r7, #12]
 8007370:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	685a      	ldr	r2, [r3, #4]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	697a      	ldr	r2, [r7, #20]
 800737e:	621a      	str	r2, [r3, #32]
}
 8007380:	bf00      	nop
 8007382:	371c      	adds	r7, #28
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr
 800738c:	40010000 	.word	0x40010000
 8007390:	40010400 	.word	0x40010400

08007394 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007394:	b480      	push	{r7}
 8007396:	b087      	sub	sp, #28
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a1b      	ldr	r3, [r3, #32]
 80073a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6a1b      	ldr	r3, [r3, #32]
 80073ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	69db      	ldr	r3, [r3, #28]
 80073ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	021b      	lsls	r3, r3, #8
 80073d2:	68fa      	ldr	r2, [r7, #12]
 80073d4:	4313      	orrs	r3, r2
 80073d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80073de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	031b      	lsls	r3, r3, #12
 80073e6:	693a      	ldr	r2, [r7, #16]
 80073e8:	4313      	orrs	r3, r2
 80073ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	4a12      	ldr	r2, [pc, #72]	; (8007438 <TIM_OC4_SetConfig+0xa4>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d003      	beq.n	80073fc <TIM_OC4_SetConfig+0x68>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	4a11      	ldr	r2, [pc, #68]	; (800743c <TIM_OC4_SetConfig+0xa8>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d109      	bne.n	8007410 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007402:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	695b      	ldr	r3, [r3, #20]
 8007408:	019b      	lsls	r3, r3, #6
 800740a:	697a      	ldr	r2, [r7, #20]
 800740c:	4313      	orrs	r3, r2
 800740e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	697a      	ldr	r2, [r7, #20]
 8007414:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	68fa      	ldr	r2, [r7, #12]
 800741a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	685a      	ldr	r2, [r3, #4]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	693a      	ldr	r2, [r7, #16]
 8007428:	621a      	str	r2, [r3, #32]
}
 800742a:	bf00      	nop
 800742c:	371c      	adds	r7, #28
 800742e:	46bd      	mov	sp, r7
 8007430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007434:	4770      	bx	lr
 8007436:	bf00      	nop
 8007438:	40010000 	.word	0x40010000
 800743c:	40010400 	.word	0x40010400

08007440 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007440:	b480      	push	{r7}
 8007442:	b087      	sub	sp, #28
 8007444:	af00      	add	r7, sp, #0
 8007446:	60f8      	str	r0, [r7, #12]
 8007448:	60b9      	str	r1, [r7, #8]
 800744a:	607a      	str	r2, [r7, #4]
 800744c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6a1b      	ldr	r3, [r3, #32]
 8007452:	f023 0201 	bic.w	r2, r3, #1
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	699b      	ldr	r3, [r3, #24]
 800745e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	6a1b      	ldr	r3, [r3, #32]
 8007464:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	4a28      	ldr	r2, [pc, #160]	; (800750c <TIM_TI1_SetConfig+0xcc>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d01b      	beq.n	80074a6 <TIM_TI1_SetConfig+0x66>
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007474:	d017      	beq.n	80074a6 <TIM_TI1_SetConfig+0x66>
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	4a25      	ldr	r2, [pc, #148]	; (8007510 <TIM_TI1_SetConfig+0xd0>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d013      	beq.n	80074a6 <TIM_TI1_SetConfig+0x66>
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	4a24      	ldr	r2, [pc, #144]	; (8007514 <TIM_TI1_SetConfig+0xd4>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d00f      	beq.n	80074a6 <TIM_TI1_SetConfig+0x66>
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	4a23      	ldr	r2, [pc, #140]	; (8007518 <TIM_TI1_SetConfig+0xd8>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d00b      	beq.n	80074a6 <TIM_TI1_SetConfig+0x66>
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	4a22      	ldr	r2, [pc, #136]	; (800751c <TIM_TI1_SetConfig+0xdc>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d007      	beq.n	80074a6 <TIM_TI1_SetConfig+0x66>
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	4a21      	ldr	r2, [pc, #132]	; (8007520 <TIM_TI1_SetConfig+0xe0>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d003      	beq.n	80074a6 <TIM_TI1_SetConfig+0x66>
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	4a20      	ldr	r2, [pc, #128]	; (8007524 <TIM_TI1_SetConfig+0xe4>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d101      	bne.n	80074aa <TIM_TI1_SetConfig+0x6a>
 80074a6:	2301      	movs	r3, #1
 80074a8:	e000      	b.n	80074ac <TIM_TI1_SetConfig+0x6c>
 80074aa:	2300      	movs	r3, #0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d008      	beq.n	80074c2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	f023 0303 	bic.w	r3, r3, #3
 80074b6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80074b8:	697a      	ldr	r2, [r7, #20]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	4313      	orrs	r3, r2
 80074be:	617b      	str	r3, [r7, #20]
 80074c0:	e003      	b.n	80074ca <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	f043 0301 	orr.w	r3, r3, #1
 80074c8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	011b      	lsls	r3, r3, #4
 80074d6:	b2db      	uxtb	r3, r3
 80074d8:	697a      	ldr	r2, [r7, #20]
 80074da:	4313      	orrs	r3, r2
 80074dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	f023 030a 	bic.w	r3, r3, #10
 80074e4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	f003 030a 	and.w	r3, r3, #10
 80074ec:	693a      	ldr	r2, [r7, #16]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	697a      	ldr	r2, [r7, #20]
 80074f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	693a      	ldr	r2, [r7, #16]
 80074fc:	621a      	str	r2, [r3, #32]
}
 80074fe:	bf00      	nop
 8007500:	371c      	adds	r7, #28
 8007502:	46bd      	mov	sp, r7
 8007504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007508:	4770      	bx	lr
 800750a:	bf00      	nop
 800750c:	40010000 	.word	0x40010000
 8007510:	40000400 	.word	0x40000400
 8007514:	40000800 	.word	0x40000800
 8007518:	40000c00 	.word	0x40000c00
 800751c:	40010400 	.word	0x40010400
 8007520:	40014000 	.word	0x40014000
 8007524:	40001800 	.word	0x40001800

08007528 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007528:	b480      	push	{r7}
 800752a:	b087      	sub	sp, #28
 800752c:	af00      	add	r7, sp, #0
 800752e:	60f8      	str	r0, [r7, #12]
 8007530:	60b9      	str	r1, [r7, #8]
 8007532:	607a      	str	r2, [r7, #4]
 8007534:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	6a1b      	ldr	r3, [r3, #32]
 800753a:	f023 0210 	bic.w	r2, r3, #16
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	699b      	ldr	r3, [r3, #24]
 8007546:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	6a1b      	ldr	r3, [r3, #32]
 800754c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007554:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	021b      	lsls	r3, r3, #8
 800755a:	697a      	ldr	r2, [r7, #20]
 800755c:	4313      	orrs	r3, r2
 800755e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007566:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	031b      	lsls	r3, r3, #12
 800756c:	b29b      	uxth	r3, r3
 800756e:	697a      	ldr	r2, [r7, #20]
 8007570:	4313      	orrs	r3, r2
 8007572:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800757a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	011b      	lsls	r3, r3, #4
 8007580:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007584:	693a      	ldr	r2, [r7, #16]
 8007586:	4313      	orrs	r3, r2
 8007588:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	697a      	ldr	r2, [r7, #20]
 800758e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	693a      	ldr	r2, [r7, #16]
 8007594:	621a      	str	r2, [r3, #32]
}
 8007596:	bf00      	nop
 8007598:	371c      	adds	r7, #28
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr

080075a2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80075a2:	b480      	push	{r7}
 80075a4:	b087      	sub	sp, #28
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	60f8      	str	r0, [r7, #12]
 80075aa:	60b9      	str	r1, [r7, #8]
 80075ac:	607a      	str	r2, [r7, #4]
 80075ae:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6a1b      	ldr	r3, [r3, #32]
 80075b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	69db      	ldr	r3, [r3, #28]
 80075c0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	6a1b      	ldr	r3, [r3, #32]
 80075c6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	f023 0303 	bic.w	r3, r3, #3
 80075ce:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80075d0:	697a      	ldr	r2, [r7, #20]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	4313      	orrs	r3, r2
 80075d6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80075de:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	011b      	lsls	r3, r3, #4
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	697a      	ldr	r2, [r7, #20]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80075f2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	021b      	lsls	r3, r3, #8
 80075f8:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80075fc:	693a      	ldr	r2, [r7, #16]
 80075fe:	4313      	orrs	r3, r2
 8007600:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	697a      	ldr	r2, [r7, #20]
 8007606:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	693a      	ldr	r2, [r7, #16]
 800760c:	621a      	str	r2, [r3, #32]
}
 800760e:	bf00      	nop
 8007610:	371c      	adds	r7, #28
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr

0800761a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800761a:	b480      	push	{r7}
 800761c:	b087      	sub	sp, #28
 800761e:	af00      	add	r7, sp, #0
 8007620:	60f8      	str	r0, [r7, #12]
 8007622:	60b9      	str	r1, [r7, #8]
 8007624:	607a      	str	r2, [r7, #4]
 8007626:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	6a1b      	ldr	r3, [r3, #32]
 800762c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	69db      	ldr	r3, [r3, #28]
 8007638:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	6a1b      	ldr	r3, [r3, #32]
 800763e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007646:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	021b      	lsls	r3, r3, #8
 800764c:	697a      	ldr	r2, [r7, #20]
 800764e:	4313      	orrs	r3, r2
 8007650:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007658:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	031b      	lsls	r3, r3, #12
 800765e:	b29b      	uxth	r3, r3
 8007660:	697a      	ldr	r2, [r7, #20]
 8007662:	4313      	orrs	r3, r2
 8007664:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800766c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	031b      	lsls	r3, r3, #12
 8007672:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007676:	693a      	ldr	r2, [r7, #16]
 8007678:	4313      	orrs	r3, r2
 800767a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	697a      	ldr	r2, [r7, #20]
 8007680:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	693a      	ldr	r2, [r7, #16]
 8007686:	621a      	str	r2, [r3, #32]
}
 8007688:	bf00      	nop
 800768a:	371c      	adds	r7, #28
 800768c:	46bd      	mov	sp, r7
 800768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007692:	4770      	bx	lr

08007694 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007694:	b480      	push	{r7}
 8007696:	b087      	sub	sp, #28
 8007698:	af00      	add	r7, sp, #0
 800769a:	60f8      	str	r0, [r7, #12]
 800769c:	60b9      	str	r1, [r7, #8]
 800769e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	f003 031f 	and.w	r3, r3, #31
 80076a6:	2201      	movs	r2, #1
 80076a8:	fa02 f303 	lsl.w	r3, r2, r3
 80076ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	6a1a      	ldr	r2, [r3, #32]
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	43db      	mvns	r3, r3
 80076b6:	401a      	ands	r2, r3
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	6a1a      	ldr	r2, [r3, #32]
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	f003 031f 	and.w	r3, r3, #31
 80076c6:	6879      	ldr	r1, [r7, #4]
 80076c8:	fa01 f303 	lsl.w	r3, r1, r3
 80076cc:	431a      	orrs	r2, r3
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	621a      	str	r2, [r3, #32]
}
 80076d2:	bf00      	nop
 80076d4:	371c      	adds	r7, #28
 80076d6:	46bd      	mov	sp, r7
 80076d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076dc:	4770      	bx	lr
	...

080076e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b085      	sub	sp, #20
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	d101      	bne.n	80076f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80076f4:	2302      	movs	r3, #2
 80076f6:	e05a      	b.n	80077ae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2202      	movs	r2, #2
 8007704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800771e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	68fa      	ldr	r2, [r7, #12]
 8007726:	4313      	orrs	r3, r2
 8007728:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68fa      	ldr	r2, [r7, #12]
 8007730:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4a21      	ldr	r2, [pc, #132]	; (80077bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d022      	beq.n	8007782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007744:	d01d      	beq.n	8007782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4a1d      	ldr	r2, [pc, #116]	; (80077c0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d018      	beq.n	8007782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a1b      	ldr	r2, [pc, #108]	; (80077c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d013      	beq.n	8007782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a1a      	ldr	r2, [pc, #104]	; (80077c8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d00e      	beq.n	8007782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a18      	ldr	r2, [pc, #96]	; (80077cc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d009      	beq.n	8007782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a17      	ldr	r2, [pc, #92]	; (80077d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d004      	beq.n	8007782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a15      	ldr	r2, [pc, #84]	; (80077d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d10c      	bne.n	800779c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007788:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	68ba      	ldr	r2, [r7, #8]
 8007790:	4313      	orrs	r3, r2
 8007792:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	68ba      	ldr	r2, [r7, #8]
 800779a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2201      	movs	r2, #1
 80077a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80077ac:	2300      	movs	r3, #0
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3714      	adds	r7, #20
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr
 80077ba:	bf00      	nop
 80077bc:	40010000 	.word	0x40010000
 80077c0:	40000400 	.word	0x40000400
 80077c4:	40000800 	.word	0x40000800
 80077c8:	40000c00 	.word	0x40000c00
 80077cc:	40010400 	.word	0x40010400
 80077d0:	40014000 	.word	0x40014000
 80077d4:	40001800 	.word	0x40001800

080077d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80077e0:	bf00      	nop
 80077e2:	370c      	adds	r7, #12
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr

080077ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80077f4:	bf00      	nop
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr

08007800 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007800:	b084      	sub	sp, #16
 8007802:	b580      	push	{r7, lr}
 8007804:	b084      	sub	sp, #16
 8007806:	af00      	add	r7, sp, #0
 8007808:	6078      	str	r0, [r7, #4]
 800780a:	f107 001c 	add.w	r0, r7, #28
 800780e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007814:	2b01      	cmp	r3, #1
 8007816:	d122      	bne.n	800785e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800781c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	68db      	ldr	r3, [r3, #12]
 8007828:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800782c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	68db      	ldr	r3, [r3, #12]
 8007838:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007840:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007842:	2b01      	cmp	r3, #1
 8007844:	d105      	bne.n	8007852 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	68db      	ldr	r3, [r3, #12]
 800784a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f001 fac6 	bl	8008de4 <USB_CoreReset>
 8007858:	4603      	mov	r3, r0
 800785a:	73fb      	strb	r3, [r7, #15]
 800785c:	e01a      	b.n	8007894 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	68db      	ldr	r3, [r3, #12]
 8007862:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f001 faba 	bl	8008de4 <USB_CoreReset>
 8007870:	4603      	mov	r3, r0
 8007872:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007874:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007876:	2b00      	cmp	r3, #0
 8007878:	d106      	bne.n	8007888 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800787e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	639a      	str	r2, [r3, #56]	; 0x38
 8007886:	e005      	b.n	8007894 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800788c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007896:	2b01      	cmp	r3, #1
 8007898:	d10b      	bne.n	80078b2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	f043 0206 	orr.w	r2, r3, #6
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	f043 0220 	orr.w	r2, r3, #32
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80078b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3710      	adds	r7, #16
 80078b8:	46bd      	mov	sp, r7
 80078ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80078be:	b004      	add	sp, #16
 80078c0:	4770      	bx	lr
	...

080078c4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b087      	sub	sp, #28
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	4613      	mov	r3, r2
 80078d0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80078d2:	79fb      	ldrb	r3, [r7, #7]
 80078d4:	2b02      	cmp	r3, #2
 80078d6:	d165      	bne.n	80079a4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	4a41      	ldr	r2, [pc, #260]	; (80079e0 <USB_SetTurnaroundTime+0x11c>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d906      	bls.n	80078ee <USB_SetTurnaroundTime+0x2a>
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	4a40      	ldr	r2, [pc, #256]	; (80079e4 <USB_SetTurnaroundTime+0x120>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d802      	bhi.n	80078ee <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80078e8:	230f      	movs	r3, #15
 80078ea:	617b      	str	r3, [r7, #20]
 80078ec:	e062      	b.n	80079b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	4a3c      	ldr	r2, [pc, #240]	; (80079e4 <USB_SetTurnaroundTime+0x120>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d906      	bls.n	8007904 <USB_SetTurnaroundTime+0x40>
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	4a3b      	ldr	r2, [pc, #236]	; (80079e8 <USB_SetTurnaroundTime+0x124>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d802      	bhi.n	8007904 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80078fe:	230e      	movs	r3, #14
 8007900:	617b      	str	r3, [r7, #20]
 8007902:	e057      	b.n	80079b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	4a38      	ldr	r2, [pc, #224]	; (80079e8 <USB_SetTurnaroundTime+0x124>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d906      	bls.n	800791a <USB_SetTurnaroundTime+0x56>
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	4a37      	ldr	r2, [pc, #220]	; (80079ec <USB_SetTurnaroundTime+0x128>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d802      	bhi.n	800791a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007914:	230d      	movs	r3, #13
 8007916:	617b      	str	r3, [r7, #20]
 8007918:	e04c      	b.n	80079b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	4a33      	ldr	r2, [pc, #204]	; (80079ec <USB_SetTurnaroundTime+0x128>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d906      	bls.n	8007930 <USB_SetTurnaroundTime+0x6c>
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	4a32      	ldr	r2, [pc, #200]	; (80079f0 <USB_SetTurnaroundTime+0x12c>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d802      	bhi.n	8007930 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800792a:	230c      	movs	r3, #12
 800792c:	617b      	str	r3, [r7, #20]
 800792e:	e041      	b.n	80079b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	4a2f      	ldr	r2, [pc, #188]	; (80079f0 <USB_SetTurnaroundTime+0x12c>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d906      	bls.n	8007946 <USB_SetTurnaroundTime+0x82>
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	4a2e      	ldr	r2, [pc, #184]	; (80079f4 <USB_SetTurnaroundTime+0x130>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d802      	bhi.n	8007946 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007940:	230b      	movs	r3, #11
 8007942:	617b      	str	r3, [r7, #20]
 8007944:	e036      	b.n	80079b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	4a2a      	ldr	r2, [pc, #168]	; (80079f4 <USB_SetTurnaroundTime+0x130>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d906      	bls.n	800795c <USB_SetTurnaroundTime+0x98>
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	4a29      	ldr	r2, [pc, #164]	; (80079f8 <USB_SetTurnaroundTime+0x134>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d802      	bhi.n	800795c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007956:	230a      	movs	r3, #10
 8007958:	617b      	str	r3, [r7, #20]
 800795a:	e02b      	b.n	80079b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	4a26      	ldr	r2, [pc, #152]	; (80079f8 <USB_SetTurnaroundTime+0x134>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d906      	bls.n	8007972 <USB_SetTurnaroundTime+0xae>
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	4a25      	ldr	r2, [pc, #148]	; (80079fc <USB_SetTurnaroundTime+0x138>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d802      	bhi.n	8007972 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800796c:	2309      	movs	r3, #9
 800796e:	617b      	str	r3, [r7, #20]
 8007970:	e020      	b.n	80079b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	4a21      	ldr	r2, [pc, #132]	; (80079fc <USB_SetTurnaroundTime+0x138>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d906      	bls.n	8007988 <USB_SetTurnaroundTime+0xc4>
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	4a20      	ldr	r2, [pc, #128]	; (8007a00 <USB_SetTurnaroundTime+0x13c>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d802      	bhi.n	8007988 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007982:	2308      	movs	r3, #8
 8007984:	617b      	str	r3, [r7, #20]
 8007986:	e015      	b.n	80079b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	4a1d      	ldr	r2, [pc, #116]	; (8007a00 <USB_SetTurnaroundTime+0x13c>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d906      	bls.n	800799e <USB_SetTurnaroundTime+0xda>
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	4a1c      	ldr	r2, [pc, #112]	; (8007a04 <USB_SetTurnaroundTime+0x140>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d802      	bhi.n	800799e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007998:	2307      	movs	r3, #7
 800799a:	617b      	str	r3, [r7, #20]
 800799c:	e00a      	b.n	80079b4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800799e:	2306      	movs	r3, #6
 80079a0:	617b      	str	r3, [r7, #20]
 80079a2:	e007      	b.n	80079b4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80079a4:	79fb      	ldrb	r3, [r7, #7]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d102      	bne.n	80079b0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80079aa:	2309      	movs	r3, #9
 80079ac:	617b      	str	r3, [r7, #20]
 80079ae:	e001      	b.n	80079b4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80079b0:	2309      	movs	r3, #9
 80079b2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	68db      	ldr	r3, [r3, #12]
 80079b8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	68da      	ldr	r2, [r3, #12]
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	029b      	lsls	r3, r3, #10
 80079c8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80079cc:	431a      	orrs	r2, r3
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80079d2:	2300      	movs	r3, #0
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	371c      	adds	r7, #28
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr
 80079e0:	00d8acbf 	.word	0x00d8acbf
 80079e4:	00e4e1bf 	.word	0x00e4e1bf
 80079e8:	00f423ff 	.word	0x00f423ff
 80079ec:	0106737f 	.word	0x0106737f
 80079f0:	011a499f 	.word	0x011a499f
 80079f4:	01312cff 	.word	0x01312cff
 80079f8:	014ca43f 	.word	0x014ca43f
 80079fc:	016e35ff 	.word	0x016e35ff
 8007a00:	01a6ab1f 	.word	0x01a6ab1f
 8007a04:	01e847ff 	.word	0x01e847ff

08007a08 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b083      	sub	sp, #12
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	689b      	ldr	r3, [r3, #8]
 8007a14:	f043 0201 	orr.w	r2, r3, #1
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007a1c:	2300      	movs	r3, #0
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	370c      	adds	r7, #12
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr

08007a2a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007a2a:	b480      	push	{r7}
 8007a2c:	b083      	sub	sp, #12
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	f023 0201 	bic.w	r2, r3, #1
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007a3e:	2300      	movs	r3, #0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	370c      	adds	r7, #12
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b082      	sub	sp, #8
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	460b      	mov	r3, r1
 8007a56:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	68db      	ldr	r3, [r3, #12]
 8007a5c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007a64:	78fb      	ldrb	r3, [r7, #3]
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	d106      	bne.n	8007a78 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	68db      	ldr	r3, [r3, #12]
 8007a6e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	60da      	str	r2, [r3, #12]
 8007a76:	e00b      	b.n	8007a90 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8007a78:	78fb      	ldrb	r3, [r7, #3]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d106      	bne.n	8007a8c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	60da      	str	r2, [r3, #12]
 8007a8a:	e001      	b.n	8007a90 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	e003      	b.n	8007a98 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007a90:	2032      	movs	r0, #50	; 0x32
 8007a92:	f7fb fd6f 	bl	8003574 <HAL_Delay>

  return HAL_OK;
 8007a96:	2300      	movs	r3, #0
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3708      	adds	r7, #8
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}

08007aa0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007aa0:	b084      	sub	sp, #16
 8007aa2:	b580      	push	{r7, lr}
 8007aa4:	b086      	sub	sp, #24
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
 8007aaa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007aae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007aba:	2300      	movs	r3, #0
 8007abc:	613b      	str	r3, [r7, #16]
 8007abe:	e009      	b.n	8007ad4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007ac0:	687a      	ldr	r2, [r7, #4]
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	3340      	adds	r3, #64	; 0x40
 8007ac6:	009b      	lsls	r3, r3, #2
 8007ac8:	4413      	add	r3, r2
 8007aca:	2200      	movs	r2, #0
 8007acc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	613b      	str	r3, [r7, #16]
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	2b0e      	cmp	r3, #14
 8007ad8:	d9f2      	bls.n	8007ac0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007ada:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d11c      	bne.n	8007b1a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	68fa      	ldr	r2, [r7, #12]
 8007aea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007aee:	f043 0302 	orr.w	r3, r3, #2
 8007af2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007af8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b04:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b10:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	639a      	str	r2, [r3, #56]	; 0x38
 8007b18:	e00b      	b.n	8007b32 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b1e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b2a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007b38:	461a      	mov	r2, r3
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b44:	4619      	mov	r1, r3
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	680b      	ldr	r3, [r1, #0]
 8007b50:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007b52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	d10c      	bne.n	8007b72 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d104      	bne.n	8007b68 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007b5e:	2100      	movs	r1, #0
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f000 f949 	bl	8007df8 <USB_SetDevSpeed>
 8007b66:	e008      	b.n	8007b7a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007b68:	2101      	movs	r1, #1
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f000 f944 	bl	8007df8 <USB_SetDevSpeed>
 8007b70:	e003      	b.n	8007b7a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007b72:	2103      	movs	r1, #3
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f000 f93f 	bl	8007df8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007b7a:	2110      	movs	r1, #16
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f000 f8f3 	bl	8007d68 <USB_FlushTxFifo>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d001      	beq.n	8007b8c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f000 f911 	bl	8007db4 <USB_FlushRxFifo>
 8007b92:	4603      	mov	r3, r0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d001      	beq.n	8007b9c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bae:	461a      	mov	r2, r3
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bba:	461a      	mov	r2, r3
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	613b      	str	r3, [r7, #16]
 8007bc4:	e043      	b.n	8007c4e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	015a      	lsls	r2, r3, #5
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	4413      	add	r3, r2
 8007bce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007bd8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007bdc:	d118      	bne.n	8007c10 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d10a      	bne.n	8007bfa <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	015a      	lsls	r2, r3, #5
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	4413      	add	r3, r2
 8007bec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bf0:	461a      	mov	r2, r3
 8007bf2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007bf6:	6013      	str	r3, [r2, #0]
 8007bf8:	e013      	b.n	8007c22 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007bfa:	693b      	ldr	r3, [r7, #16]
 8007bfc:	015a      	lsls	r2, r3, #5
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	4413      	add	r3, r2
 8007c02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c06:	461a      	mov	r2, r3
 8007c08:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007c0c:	6013      	str	r3, [r2, #0]
 8007c0e:	e008      	b.n	8007c22 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	015a      	lsls	r2, r3, #5
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	4413      	add	r3, r2
 8007c18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	2300      	movs	r3, #0
 8007c20:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007c22:	693b      	ldr	r3, [r7, #16]
 8007c24:	015a      	lsls	r2, r3, #5
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	4413      	add	r3, r2
 8007c2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c2e:	461a      	mov	r2, r3
 8007c30:	2300      	movs	r3, #0
 8007c32:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	015a      	lsls	r2, r3, #5
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	4413      	add	r3, r2
 8007c3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c40:	461a      	mov	r2, r3
 8007c42:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007c46:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	3301      	adds	r3, #1
 8007c4c:	613b      	str	r3, [r7, #16]
 8007c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c50:	693a      	ldr	r2, [r7, #16]
 8007c52:	429a      	cmp	r2, r3
 8007c54:	d3b7      	bcc.n	8007bc6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007c56:	2300      	movs	r3, #0
 8007c58:	613b      	str	r3, [r7, #16]
 8007c5a:	e043      	b.n	8007ce4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	015a      	lsls	r2, r3, #5
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	4413      	add	r3, r2
 8007c64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007c6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007c72:	d118      	bne.n	8007ca6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d10a      	bne.n	8007c90 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007c7a:	693b      	ldr	r3, [r7, #16]
 8007c7c:	015a      	lsls	r2, r3, #5
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	4413      	add	r3, r2
 8007c82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c86:	461a      	mov	r2, r3
 8007c88:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007c8c:	6013      	str	r3, [r2, #0]
 8007c8e:	e013      	b.n	8007cb8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	015a      	lsls	r2, r3, #5
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	4413      	add	r3, r2
 8007c98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007ca2:	6013      	str	r3, [r2, #0]
 8007ca4:	e008      	b.n	8007cb8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	015a      	lsls	r2, r3, #5
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	4413      	add	r3, r2
 8007cae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007cb8:	693b      	ldr	r3, [r7, #16]
 8007cba:	015a      	lsls	r2, r3, #5
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	4413      	add	r3, r2
 8007cc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cc4:	461a      	mov	r2, r3
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	015a      	lsls	r2, r3, #5
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	4413      	add	r3, r2
 8007cd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007cdc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	3301      	adds	r3, #1
 8007ce2:	613b      	str	r3, [r7, #16]
 8007ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ce6:	693a      	ldr	r2, [r7, #16]
 8007ce8:	429a      	cmp	r2, r3
 8007cea:	d3b7      	bcc.n	8007c5c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cf2:	691b      	ldr	r3, [r3, #16]
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007cfa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007cfe:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007d0c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d105      	bne.n	8007d20 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	699b      	ldr	r3, [r3, #24]
 8007d18:	f043 0210 	orr.w	r2, r3, #16
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	699a      	ldr	r2, [r3, #24]
 8007d24:	4b0f      	ldr	r3, [pc, #60]	; (8007d64 <USB_DevInit+0x2c4>)
 8007d26:	4313      	orrs	r3, r2
 8007d28:	687a      	ldr	r2, [r7, #4]
 8007d2a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007d2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d005      	beq.n	8007d3e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	699b      	ldr	r3, [r3, #24]
 8007d36:	f043 0208 	orr.w	r2, r3, #8
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007d3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d107      	bne.n	8007d54 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	699b      	ldr	r3, [r3, #24]
 8007d48:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007d4c:	f043 0304 	orr.w	r3, r3, #4
 8007d50:	687a      	ldr	r2, [r7, #4]
 8007d52:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007d54:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	3718      	adds	r7, #24
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007d60:	b004      	add	sp, #16
 8007d62:	4770      	bx	lr
 8007d64:	803c3800 	.word	0x803c3800

08007d68 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b085      	sub	sp, #20
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
 8007d70:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8007d72:	2300      	movs	r3, #0
 8007d74:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	019b      	lsls	r3, r3, #6
 8007d7a:	f043 0220 	orr.w	r2, r3, #32
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	3301      	adds	r3, #1
 8007d86:	60fb      	str	r3, [r7, #12]
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	4a09      	ldr	r2, [pc, #36]	; (8007db0 <USB_FlushTxFifo+0x48>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d901      	bls.n	8007d94 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007d90:	2303      	movs	r3, #3
 8007d92:	e006      	b.n	8007da2 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	691b      	ldr	r3, [r3, #16]
 8007d98:	f003 0320 	and.w	r3, r3, #32
 8007d9c:	2b20      	cmp	r3, #32
 8007d9e:	d0f0      	beq.n	8007d82 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007da0:	2300      	movs	r3, #0
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3714      	adds	r7, #20
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr
 8007dae:	bf00      	nop
 8007db0:	00030d40 	.word	0x00030d40

08007db4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b085      	sub	sp, #20
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2210      	movs	r2, #16
 8007dc4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	3301      	adds	r3, #1
 8007dca:	60fb      	str	r3, [r7, #12]
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	4a09      	ldr	r2, [pc, #36]	; (8007df4 <USB_FlushRxFifo+0x40>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d901      	bls.n	8007dd8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007dd4:	2303      	movs	r3, #3
 8007dd6:	e006      	b.n	8007de6 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	f003 0310 	and.w	r3, r3, #16
 8007de0:	2b10      	cmp	r3, #16
 8007de2:	d0f0      	beq.n	8007dc6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007de4:	2300      	movs	r3, #0
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	3714      	adds	r7, #20
 8007dea:	46bd      	mov	sp, r7
 8007dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df0:	4770      	bx	lr
 8007df2:	bf00      	nop
 8007df4:	00030d40 	.word	0x00030d40

08007df8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b085      	sub	sp, #20
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
 8007e00:	460b      	mov	r3, r1
 8007e02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	78fb      	ldrb	r3, [r7, #3]
 8007e12:	68f9      	ldr	r1, [r7, #12]
 8007e14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007e1c:	2300      	movs	r3, #0
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3714      	adds	r7, #20
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr

08007e2a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007e2a:	b480      	push	{r7}
 8007e2c:	b087      	sub	sp, #28
 8007e2e:	af00      	add	r7, sp, #0
 8007e30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	f003 0306 	and.w	r3, r3, #6
 8007e42:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d102      	bne.n	8007e50 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	75fb      	strb	r3, [r7, #23]
 8007e4e:	e00a      	b.n	8007e66 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2b02      	cmp	r3, #2
 8007e54:	d002      	beq.n	8007e5c <USB_GetDevSpeed+0x32>
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2b06      	cmp	r3, #6
 8007e5a:	d102      	bne.n	8007e62 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007e5c:	2302      	movs	r3, #2
 8007e5e:	75fb      	strb	r3, [r7, #23]
 8007e60:	e001      	b.n	8007e66 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007e62:	230f      	movs	r3, #15
 8007e64:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007e66:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	371c      	adds	r7, #28
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e72:	4770      	bx	lr

08007e74 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b085      	sub	sp, #20
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
 8007e7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	781b      	ldrb	r3, [r3, #0]
 8007e86:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	785b      	ldrb	r3, [r3, #1]
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d13a      	bne.n	8007f06 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e96:	69da      	ldr	r2, [r3, #28]
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	f003 030f 	and.w	r3, r3, #15
 8007ea0:	2101      	movs	r1, #1
 8007ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ea6:	b29b      	uxth	r3, r3
 8007ea8:	68f9      	ldr	r1, [r7, #12]
 8007eaa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	015a      	lsls	r2, r3, #5
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	4413      	add	r3, r2
 8007eba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d155      	bne.n	8007f74 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	015a      	lsls	r2, r3, #5
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	4413      	add	r3, r2
 8007ed0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ed4:	681a      	ldr	r2, [r3, #0]
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	689b      	ldr	r3, [r3, #8]
 8007eda:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	78db      	ldrb	r3, [r3, #3]
 8007ee2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007ee4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	059b      	lsls	r3, r3, #22
 8007eea:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007eec:	4313      	orrs	r3, r2
 8007eee:	68ba      	ldr	r2, [r7, #8]
 8007ef0:	0151      	lsls	r1, r2, #5
 8007ef2:	68fa      	ldr	r2, [r7, #12]
 8007ef4:	440a      	add	r2, r1
 8007ef6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007efa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007efe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f02:	6013      	str	r3, [r2, #0]
 8007f04:	e036      	b.n	8007f74 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f0c:	69da      	ldr	r2, [r3, #28]
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	781b      	ldrb	r3, [r3, #0]
 8007f12:	f003 030f 	and.w	r3, r3, #15
 8007f16:	2101      	movs	r1, #1
 8007f18:	fa01 f303 	lsl.w	r3, r1, r3
 8007f1c:	041b      	lsls	r3, r3, #16
 8007f1e:	68f9      	ldr	r1, [r7, #12]
 8007f20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f24:	4313      	orrs	r3, r2
 8007f26:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	015a      	lsls	r2, r3, #5
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	4413      	add	r3, r2
 8007f30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d11a      	bne.n	8007f74 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	015a      	lsls	r2, r3, #5
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	4413      	add	r3, r2
 8007f46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	78db      	ldrb	r3, [r3, #3]
 8007f58:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007f5a:	430b      	orrs	r3, r1
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	68ba      	ldr	r2, [r7, #8]
 8007f60:	0151      	lsls	r1, r2, #5
 8007f62:	68fa      	ldr	r2, [r7, #12]
 8007f64:	440a      	add	r2, r1
 8007f66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f72:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007f74:	2300      	movs	r3, #0
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	3714      	adds	r7, #20
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
	...

08007f84 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b085      	sub	sp, #20
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
 8007f8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	781b      	ldrb	r3, [r3, #0]
 8007f96:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	785b      	ldrb	r3, [r3, #1]
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d161      	bne.n	8008064 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	015a      	lsls	r2, r3, #5
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	4413      	add	r3, r2
 8007fa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007fb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007fb6:	d11f      	bne.n	8007ff8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	015a      	lsls	r2, r3, #5
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	4413      	add	r3, r2
 8007fc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	68ba      	ldr	r2, [r7, #8]
 8007fc8:	0151      	lsls	r1, r2, #5
 8007fca:	68fa      	ldr	r2, [r7, #12]
 8007fcc:	440a      	add	r2, r1
 8007fce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fd2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007fd6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	015a      	lsls	r2, r3, #5
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	4413      	add	r3, r2
 8007fe0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	68ba      	ldr	r2, [r7, #8]
 8007fe8:	0151      	lsls	r1, r2, #5
 8007fea:	68fa      	ldr	r2, [r7, #12]
 8007fec:	440a      	add	r2, r1
 8007fee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ff2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007ff6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ffe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	781b      	ldrb	r3, [r3, #0]
 8008004:	f003 030f 	and.w	r3, r3, #15
 8008008:	2101      	movs	r1, #1
 800800a:	fa01 f303 	lsl.w	r3, r1, r3
 800800e:	b29b      	uxth	r3, r3
 8008010:	43db      	mvns	r3, r3
 8008012:	68f9      	ldr	r1, [r7, #12]
 8008014:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008018:	4013      	ands	r3, r2
 800801a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008022:	69da      	ldr	r2, [r3, #28]
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	781b      	ldrb	r3, [r3, #0]
 8008028:	f003 030f 	and.w	r3, r3, #15
 800802c:	2101      	movs	r1, #1
 800802e:	fa01 f303 	lsl.w	r3, r1, r3
 8008032:	b29b      	uxth	r3, r3
 8008034:	43db      	mvns	r3, r3
 8008036:	68f9      	ldr	r1, [r7, #12]
 8008038:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800803c:	4013      	ands	r3, r2
 800803e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	015a      	lsls	r2, r3, #5
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	4413      	add	r3, r2
 8008048:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800804c:	681a      	ldr	r2, [r3, #0]
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	0159      	lsls	r1, r3, #5
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	440b      	add	r3, r1
 8008056:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800805a:	4619      	mov	r1, r3
 800805c:	4b35      	ldr	r3, [pc, #212]	; (8008134 <USB_DeactivateEndpoint+0x1b0>)
 800805e:	4013      	ands	r3, r2
 8008060:	600b      	str	r3, [r1, #0]
 8008062:	e060      	b.n	8008126 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	015a      	lsls	r2, r3, #5
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	4413      	add	r3, r2
 800806c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008076:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800807a:	d11f      	bne.n	80080bc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	015a      	lsls	r2, r3, #5
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	4413      	add	r3, r2
 8008084:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	68ba      	ldr	r2, [r7, #8]
 800808c:	0151      	lsls	r1, r2, #5
 800808e:	68fa      	ldr	r2, [r7, #12]
 8008090:	440a      	add	r2, r1
 8008092:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008096:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800809a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	015a      	lsls	r2, r3, #5
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	4413      	add	r3, r2
 80080a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	68ba      	ldr	r2, [r7, #8]
 80080ac:	0151      	lsls	r1, r2, #5
 80080ae:	68fa      	ldr	r2, [r7, #12]
 80080b0:	440a      	add	r2, r1
 80080b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80080b6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80080ba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	f003 030f 	and.w	r3, r3, #15
 80080cc:	2101      	movs	r1, #1
 80080ce:	fa01 f303 	lsl.w	r3, r1, r3
 80080d2:	041b      	lsls	r3, r3, #16
 80080d4:	43db      	mvns	r3, r3
 80080d6:	68f9      	ldr	r1, [r7, #12]
 80080d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80080dc:	4013      	ands	r3, r2
 80080de:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080e6:	69da      	ldr	r2, [r3, #28]
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	781b      	ldrb	r3, [r3, #0]
 80080ec:	f003 030f 	and.w	r3, r3, #15
 80080f0:	2101      	movs	r1, #1
 80080f2:	fa01 f303 	lsl.w	r3, r1, r3
 80080f6:	041b      	lsls	r3, r3, #16
 80080f8:	43db      	mvns	r3, r3
 80080fa:	68f9      	ldr	r1, [r7, #12]
 80080fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008100:	4013      	ands	r3, r2
 8008102:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	015a      	lsls	r2, r3, #5
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	4413      	add	r3, r2
 800810c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	0159      	lsls	r1, r3, #5
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	440b      	add	r3, r1
 800811a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800811e:	4619      	mov	r1, r3
 8008120:	4b05      	ldr	r3, [pc, #20]	; (8008138 <USB_DeactivateEndpoint+0x1b4>)
 8008122:	4013      	ands	r3, r2
 8008124:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008126:	2300      	movs	r3, #0
}
 8008128:	4618      	mov	r0, r3
 800812a:	3714      	adds	r7, #20
 800812c:	46bd      	mov	sp, r7
 800812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008132:	4770      	bx	lr
 8008134:	ec337800 	.word	0xec337800
 8008138:	eff37800 	.word	0xeff37800

0800813c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b08a      	sub	sp, #40	; 0x28
 8008140:	af02      	add	r7, sp, #8
 8008142:	60f8      	str	r0, [r7, #12]
 8008144:	60b9      	str	r1, [r7, #8]
 8008146:	4613      	mov	r3, r2
 8008148:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	785b      	ldrb	r3, [r3, #1]
 8008158:	2b01      	cmp	r3, #1
 800815a:	f040 815c 	bne.w	8008416 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	695b      	ldr	r3, [r3, #20]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d132      	bne.n	80081cc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008166:	69bb      	ldr	r3, [r7, #24]
 8008168:	015a      	lsls	r2, r3, #5
 800816a:	69fb      	ldr	r3, [r7, #28]
 800816c:	4413      	add	r3, r2
 800816e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008172:	691b      	ldr	r3, [r3, #16]
 8008174:	69ba      	ldr	r2, [r7, #24]
 8008176:	0151      	lsls	r1, r2, #5
 8008178:	69fa      	ldr	r2, [r7, #28]
 800817a:	440a      	add	r2, r1
 800817c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008180:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008184:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008188:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800818a:	69bb      	ldr	r3, [r7, #24]
 800818c:	015a      	lsls	r2, r3, #5
 800818e:	69fb      	ldr	r3, [r7, #28]
 8008190:	4413      	add	r3, r2
 8008192:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008196:	691b      	ldr	r3, [r3, #16]
 8008198:	69ba      	ldr	r2, [r7, #24]
 800819a:	0151      	lsls	r1, r2, #5
 800819c:	69fa      	ldr	r2, [r7, #28]
 800819e:	440a      	add	r2, r1
 80081a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80081a8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80081aa:	69bb      	ldr	r3, [r7, #24]
 80081ac:	015a      	lsls	r2, r3, #5
 80081ae:	69fb      	ldr	r3, [r7, #28]
 80081b0:	4413      	add	r3, r2
 80081b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081b6:	691b      	ldr	r3, [r3, #16]
 80081b8:	69ba      	ldr	r2, [r7, #24]
 80081ba:	0151      	lsls	r1, r2, #5
 80081bc:	69fa      	ldr	r2, [r7, #28]
 80081be:	440a      	add	r2, r1
 80081c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081c4:	0cdb      	lsrs	r3, r3, #19
 80081c6:	04db      	lsls	r3, r3, #19
 80081c8:	6113      	str	r3, [r2, #16]
 80081ca:	e074      	b.n	80082b6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80081cc:	69bb      	ldr	r3, [r7, #24]
 80081ce:	015a      	lsls	r2, r3, #5
 80081d0:	69fb      	ldr	r3, [r7, #28]
 80081d2:	4413      	add	r3, r2
 80081d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081d8:	691b      	ldr	r3, [r3, #16]
 80081da:	69ba      	ldr	r2, [r7, #24]
 80081dc:	0151      	lsls	r1, r2, #5
 80081de:	69fa      	ldr	r2, [r7, #28]
 80081e0:	440a      	add	r2, r1
 80081e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081e6:	0cdb      	lsrs	r3, r3, #19
 80081e8:	04db      	lsls	r3, r3, #19
 80081ea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80081ec:	69bb      	ldr	r3, [r7, #24]
 80081ee:	015a      	lsls	r2, r3, #5
 80081f0:	69fb      	ldr	r3, [r7, #28]
 80081f2:	4413      	add	r3, r2
 80081f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081f8:	691b      	ldr	r3, [r3, #16]
 80081fa:	69ba      	ldr	r2, [r7, #24]
 80081fc:	0151      	lsls	r1, r2, #5
 80081fe:	69fa      	ldr	r2, [r7, #28]
 8008200:	440a      	add	r2, r1
 8008202:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008206:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800820a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800820e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008210:	69bb      	ldr	r3, [r7, #24]
 8008212:	015a      	lsls	r2, r3, #5
 8008214:	69fb      	ldr	r3, [r7, #28]
 8008216:	4413      	add	r3, r2
 8008218:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800821c:	691a      	ldr	r2, [r3, #16]
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	6959      	ldr	r1, [r3, #20]
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	689b      	ldr	r3, [r3, #8]
 8008226:	440b      	add	r3, r1
 8008228:	1e59      	subs	r1, r3, #1
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	fbb1 f3f3 	udiv	r3, r1, r3
 8008232:	04d9      	lsls	r1, r3, #19
 8008234:	4b9d      	ldr	r3, [pc, #628]	; (80084ac <USB_EPStartXfer+0x370>)
 8008236:	400b      	ands	r3, r1
 8008238:	69b9      	ldr	r1, [r7, #24]
 800823a:	0148      	lsls	r0, r1, #5
 800823c:	69f9      	ldr	r1, [r7, #28]
 800823e:	4401      	add	r1, r0
 8008240:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008244:	4313      	orrs	r3, r2
 8008246:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008248:	69bb      	ldr	r3, [r7, #24]
 800824a:	015a      	lsls	r2, r3, #5
 800824c:	69fb      	ldr	r3, [r7, #28]
 800824e:	4413      	add	r3, r2
 8008250:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008254:	691a      	ldr	r2, [r3, #16]
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	695b      	ldr	r3, [r3, #20]
 800825a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800825e:	69b9      	ldr	r1, [r7, #24]
 8008260:	0148      	lsls	r0, r1, #5
 8008262:	69f9      	ldr	r1, [r7, #28]
 8008264:	4401      	add	r1, r0
 8008266:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800826a:	4313      	orrs	r3, r2
 800826c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	78db      	ldrb	r3, [r3, #3]
 8008272:	2b01      	cmp	r3, #1
 8008274:	d11f      	bne.n	80082b6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008276:	69bb      	ldr	r3, [r7, #24]
 8008278:	015a      	lsls	r2, r3, #5
 800827a:	69fb      	ldr	r3, [r7, #28]
 800827c:	4413      	add	r3, r2
 800827e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008282:	691b      	ldr	r3, [r3, #16]
 8008284:	69ba      	ldr	r2, [r7, #24]
 8008286:	0151      	lsls	r1, r2, #5
 8008288:	69fa      	ldr	r2, [r7, #28]
 800828a:	440a      	add	r2, r1
 800828c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008290:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008294:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008296:	69bb      	ldr	r3, [r7, #24]
 8008298:	015a      	lsls	r2, r3, #5
 800829a:	69fb      	ldr	r3, [r7, #28]
 800829c:	4413      	add	r3, r2
 800829e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082a2:	691b      	ldr	r3, [r3, #16]
 80082a4:	69ba      	ldr	r2, [r7, #24]
 80082a6:	0151      	lsls	r1, r2, #5
 80082a8:	69fa      	ldr	r2, [r7, #28]
 80082aa:	440a      	add	r2, r1
 80082ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80082b4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80082b6:	79fb      	ldrb	r3, [r7, #7]
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d14b      	bne.n	8008354 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	691b      	ldr	r3, [r3, #16]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d009      	beq.n	80082d8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80082c4:	69bb      	ldr	r3, [r7, #24]
 80082c6:	015a      	lsls	r2, r3, #5
 80082c8:	69fb      	ldr	r3, [r7, #28]
 80082ca:	4413      	add	r3, r2
 80082cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082d0:	461a      	mov	r2, r3
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	691b      	ldr	r3, [r3, #16]
 80082d6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	78db      	ldrb	r3, [r3, #3]
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d128      	bne.n	8008332 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80082e0:	69fb      	ldr	r3, [r7, #28]
 80082e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d110      	bne.n	8008312 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80082f0:	69bb      	ldr	r3, [r7, #24]
 80082f2:	015a      	lsls	r2, r3, #5
 80082f4:	69fb      	ldr	r3, [r7, #28]
 80082f6:	4413      	add	r3, r2
 80082f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	69ba      	ldr	r2, [r7, #24]
 8008300:	0151      	lsls	r1, r2, #5
 8008302:	69fa      	ldr	r2, [r7, #28]
 8008304:	440a      	add	r2, r1
 8008306:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800830a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800830e:	6013      	str	r3, [r2, #0]
 8008310:	e00f      	b.n	8008332 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008312:	69bb      	ldr	r3, [r7, #24]
 8008314:	015a      	lsls	r2, r3, #5
 8008316:	69fb      	ldr	r3, [r7, #28]
 8008318:	4413      	add	r3, r2
 800831a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	69ba      	ldr	r2, [r7, #24]
 8008322:	0151      	lsls	r1, r2, #5
 8008324:	69fa      	ldr	r2, [r7, #28]
 8008326:	440a      	add	r2, r1
 8008328:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800832c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008330:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008332:	69bb      	ldr	r3, [r7, #24]
 8008334:	015a      	lsls	r2, r3, #5
 8008336:	69fb      	ldr	r3, [r7, #28]
 8008338:	4413      	add	r3, r2
 800833a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	69ba      	ldr	r2, [r7, #24]
 8008342:	0151      	lsls	r1, r2, #5
 8008344:	69fa      	ldr	r2, [r7, #28]
 8008346:	440a      	add	r2, r1
 8008348:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800834c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008350:	6013      	str	r3, [r2, #0]
 8008352:	e12f      	b.n	80085b4 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008354:	69bb      	ldr	r3, [r7, #24]
 8008356:	015a      	lsls	r2, r3, #5
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	4413      	add	r3, r2
 800835c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	69ba      	ldr	r2, [r7, #24]
 8008364:	0151      	lsls	r1, r2, #5
 8008366:	69fa      	ldr	r2, [r7, #28]
 8008368:	440a      	add	r2, r1
 800836a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800836e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008372:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	78db      	ldrb	r3, [r3, #3]
 8008378:	2b01      	cmp	r3, #1
 800837a:	d015      	beq.n	80083a8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	695b      	ldr	r3, [r3, #20]
 8008380:	2b00      	cmp	r3, #0
 8008382:	f000 8117 	beq.w	80085b4 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008386:	69fb      	ldr	r3, [r7, #28]
 8008388:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800838c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	f003 030f 	and.w	r3, r3, #15
 8008396:	2101      	movs	r1, #1
 8008398:	fa01 f303 	lsl.w	r3, r1, r3
 800839c:	69f9      	ldr	r1, [r7, #28]
 800839e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80083a2:	4313      	orrs	r3, r2
 80083a4:	634b      	str	r3, [r1, #52]	; 0x34
 80083a6:	e105      	b.n	80085b4 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80083a8:	69fb      	ldr	r3, [r7, #28]
 80083aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d110      	bne.n	80083da <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80083b8:	69bb      	ldr	r3, [r7, #24]
 80083ba:	015a      	lsls	r2, r3, #5
 80083bc:	69fb      	ldr	r3, [r7, #28]
 80083be:	4413      	add	r3, r2
 80083c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	69ba      	ldr	r2, [r7, #24]
 80083c8:	0151      	lsls	r1, r2, #5
 80083ca:	69fa      	ldr	r2, [r7, #28]
 80083cc:	440a      	add	r2, r1
 80083ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80083d6:	6013      	str	r3, [r2, #0]
 80083d8:	e00f      	b.n	80083fa <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80083da:	69bb      	ldr	r3, [r7, #24]
 80083dc:	015a      	lsls	r2, r3, #5
 80083de:	69fb      	ldr	r3, [r7, #28]
 80083e0:	4413      	add	r3, r2
 80083e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	69ba      	ldr	r2, [r7, #24]
 80083ea:	0151      	lsls	r1, r2, #5
 80083ec:	69fa      	ldr	r2, [r7, #28]
 80083ee:	440a      	add	r2, r1
 80083f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80083f8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	68d9      	ldr	r1, [r3, #12]
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	781a      	ldrb	r2, [r3, #0]
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	695b      	ldr	r3, [r3, #20]
 8008406:	b298      	uxth	r0, r3
 8008408:	79fb      	ldrb	r3, [r7, #7]
 800840a:	9300      	str	r3, [sp, #0]
 800840c:	4603      	mov	r3, r0
 800840e:	68f8      	ldr	r0, [r7, #12]
 8008410:	f000 fa2b 	bl	800886a <USB_WritePacket>
 8008414:	e0ce      	b.n	80085b4 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008416:	69bb      	ldr	r3, [r7, #24]
 8008418:	015a      	lsls	r2, r3, #5
 800841a:	69fb      	ldr	r3, [r7, #28]
 800841c:	4413      	add	r3, r2
 800841e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008422:	691b      	ldr	r3, [r3, #16]
 8008424:	69ba      	ldr	r2, [r7, #24]
 8008426:	0151      	lsls	r1, r2, #5
 8008428:	69fa      	ldr	r2, [r7, #28]
 800842a:	440a      	add	r2, r1
 800842c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008430:	0cdb      	lsrs	r3, r3, #19
 8008432:	04db      	lsls	r3, r3, #19
 8008434:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008436:	69bb      	ldr	r3, [r7, #24]
 8008438:	015a      	lsls	r2, r3, #5
 800843a:	69fb      	ldr	r3, [r7, #28]
 800843c:	4413      	add	r3, r2
 800843e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008442:	691b      	ldr	r3, [r3, #16]
 8008444:	69ba      	ldr	r2, [r7, #24]
 8008446:	0151      	lsls	r1, r2, #5
 8008448:	69fa      	ldr	r2, [r7, #28]
 800844a:	440a      	add	r2, r1
 800844c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008450:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008454:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008458:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	695b      	ldr	r3, [r3, #20]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d126      	bne.n	80084b0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008462:	69bb      	ldr	r3, [r7, #24]
 8008464:	015a      	lsls	r2, r3, #5
 8008466:	69fb      	ldr	r3, [r7, #28]
 8008468:	4413      	add	r3, r2
 800846a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800846e:	691a      	ldr	r2, [r3, #16]
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	689b      	ldr	r3, [r3, #8]
 8008474:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008478:	69b9      	ldr	r1, [r7, #24]
 800847a:	0148      	lsls	r0, r1, #5
 800847c:	69f9      	ldr	r1, [r7, #28]
 800847e:	4401      	add	r1, r0
 8008480:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008484:	4313      	orrs	r3, r2
 8008486:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008488:	69bb      	ldr	r3, [r7, #24]
 800848a:	015a      	lsls	r2, r3, #5
 800848c:	69fb      	ldr	r3, [r7, #28]
 800848e:	4413      	add	r3, r2
 8008490:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008494:	691b      	ldr	r3, [r3, #16]
 8008496:	69ba      	ldr	r2, [r7, #24]
 8008498:	0151      	lsls	r1, r2, #5
 800849a:	69fa      	ldr	r2, [r7, #28]
 800849c:	440a      	add	r2, r1
 800849e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80084a6:	6113      	str	r3, [r2, #16]
 80084a8:	e036      	b.n	8008518 <USB_EPStartXfer+0x3dc>
 80084aa:	bf00      	nop
 80084ac:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	695a      	ldr	r2, [r3, #20]
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	689b      	ldr	r3, [r3, #8]
 80084b8:	4413      	add	r3, r2
 80084ba:	1e5a      	subs	r2, r3, #1
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	689b      	ldr	r3, [r3, #8]
 80084c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80084c4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80084c6:	69bb      	ldr	r3, [r7, #24]
 80084c8:	015a      	lsls	r2, r3, #5
 80084ca:	69fb      	ldr	r3, [r7, #28]
 80084cc:	4413      	add	r3, r2
 80084ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084d2:	691a      	ldr	r2, [r3, #16]
 80084d4:	8afb      	ldrh	r3, [r7, #22]
 80084d6:	04d9      	lsls	r1, r3, #19
 80084d8:	4b39      	ldr	r3, [pc, #228]	; (80085c0 <USB_EPStartXfer+0x484>)
 80084da:	400b      	ands	r3, r1
 80084dc:	69b9      	ldr	r1, [r7, #24]
 80084de:	0148      	lsls	r0, r1, #5
 80084e0:	69f9      	ldr	r1, [r7, #28]
 80084e2:	4401      	add	r1, r0
 80084e4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80084e8:	4313      	orrs	r3, r2
 80084ea:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80084ec:	69bb      	ldr	r3, [r7, #24]
 80084ee:	015a      	lsls	r2, r3, #5
 80084f0:	69fb      	ldr	r3, [r7, #28]
 80084f2:	4413      	add	r3, r2
 80084f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084f8:	691a      	ldr	r2, [r3, #16]
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	689b      	ldr	r3, [r3, #8]
 80084fe:	8af9      	ldrh	r1, [r7, #22]
 8008500:	fb01 f303 	mul.w	r3, r1, r3
 8008504:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008508:	69b9      	ldr	r1, [r7, #24]
 800850a:	0148      	lsls	r0, r1, #5
 800850c:	69f9      	ldr	r1, [r7, #28]
 800850e:	4401      	add	r1, r0
 8008510:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008514:	4313      	orrs	r3, r2
 8008516:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008518:	79fb      	ldrb	r3, [r7, #7]
 800851a:	2b01      	cmp	r3, #1
 800851c:	d10d      	bne.n	800853a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	68db      	ldr	r3, [r3, #12]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d009      	beq.n	800853a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	68d9      	ldr	r1, [r3, #12]
 800852a:	69bb      	ldr	r3, [r7, #24]
 800852c:	015a      	lsls	r2, r3, #5
 800852e:	69fb      	ldr	r3, [r7, #28]
 8008530:	4413      	add	r3, r2
 8008532:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008536:	460a      	mov	r2, r1
 8008538:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	78db      	ldrb	r3, [r3, #3]
 800853e:	2b01      	cmp	r3, #1
 8008540:	d128      	bne.n	8008594 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008542:	69fb      	ldr	r3, [r7, #28]
 8008544:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800854e:	2b00      	cmp	r3, #0
 8008550:	d110      	bne.n	8008574 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008552:	69bb      	ldr	r3, [r7, #24]
 8008554:	015a      	lsls	r2, r3, #5
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	4413      	add	r3, r2
 800855a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	69ba      	ldr	r2, [r7, #24]
 8008562:	0151      	lsls	r1, r2, #5
 8008564:	69fa      	ldr	r2, [r7, #28]
 8008566:	440a      	add	r2, r1
 8008568:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800856c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008570:	6013      	str	r3, [r2, #0]
 8008572:	e00f      	b.n	8008594 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008574:	69bb      	ldr	r3, [r7, #24]
 8008576:	015a      	lsls	r2, r3, #5
 8008578:	69fb      	ldr	r3, [r7, #28]
 800857a:	4413      	add	r3, r2
 800857c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	69ba      	ldr	r2, [r7, #24]
 8008584:	0151      	lsls	r1, r2, #5
 8008586:	69fa      	ldr	r2, [r7, #28]
 8008588:	440a      	add	r2, r1
 800858a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800858e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008592:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008594:	69bb      	ldr	r3, [r7, #24]
 8008596:	015a      	lsls	r2, r3, #5
 8008598:	69fb      	ldr	r3, [r7, #28]
 800859a:	4413      	add	r3, r2
 800859c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	69ba      	ldr	r2, [r7, #24]
 80085a4:	0151      	lsls	r1, r2, #5
 80085a6:	69fa      	ldr	r2, [r7, #28]
 80085a8:	440a      	add	r2, r1
 80085aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085ae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085b2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80085b4:	2300      	movs	r3, #0
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3720      	adds	r7, #32
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}
 80085be:	bf00      	nop
 80085c0:	1ff80000 	.word	0x1ff80000

080085c4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b087      	sub	sp, #28
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	60f8      	str	r0, [r7, #12]
 80085cc:	60b9      	str	r1, [r7, #8]
 80085ce:	4613      	mov	r3, r2
 80085d0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	781b      	ldrb	r3, [r3, #0]
 80085da:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	785b      	ldrb	r3, [r3, #1]
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	f040 80cd 	bne.w	8008780 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	695b      	ldr	r3, [r3, #20]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d132      	bne.n	8008654 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80085ee:	693b      	ldr	r3, [r7, #16]
 80085f0:	015a      	lsls	r2, r3, #5
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	4413      	add	r3, r2
 80085f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085fa:	691b      	ldr	r3, [r3, #16]
 80085fc:	693a      	ldr	r2, [r7, #16]
 80085fe:	0151      	lsls	r1, r2, #5
 8008600:	697a      	ldr	r2, [r7, #20]
 8008602:	440a      	add	r2, r1
 8008604:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008608:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800860c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008610:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	015a      	lsls	r2, r3, #5
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	4413      	add	r3, r2
 800861a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800861e:	691b      	ldr	r3, [r3, #16]
 8008620:	693a      	ldr	r2, [r7, #16]
 8008622:	0151      	lsls	r1, r2, #5
 8008624:	697a      	ldr	r2, [r7, #20]
 8008626:	440a      	add	r2, r1
 8008628:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800862c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008630:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	015a      	lsls	r2, r3, #5
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	4413      	add	r3, r2
 800863a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800863e:	691b      	ldr	r3, [r3, #16]
 8008640:	693a      	ldr	r2, [r7, #16]
 8008642:	0151      	lsls	r1, r2, #5
 8008644:	697a      	ldr	r2, [r7, #20]
 8008646:	440a      	add	r2, r1
 8008648:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800864c:	0cdb      	lsrs	r3, r3, #19
 800864e:	04db      	lsls	r3, r3, #19
 8008650:	6113      	str	r3, [r2, #16]
 8008652:	e04e      	b.n	80086f2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	015a      	lsls	r2, r3, #5
 8008658:	697b      	ldr	r3, [r7, #20]
 800865a:	4413      	add	r3, r2
 800865c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008660:	691b      	ldr	r3, [r3, #16]
 8008662:	693a      	ldr	r2, [r7, #16]
 8008664:	0151      	lsls	r1, r2, #5
 8008666:	697a      	ldr	r2, [r7, #20]
 8008668:	440a      	add	r2, r1
 800866a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800866e:	0cdb      	lsrs	r3, r3, #19
 8008670:	04db      	lsls	r3, r3, #19
 8008672:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	015a      	lsls	r2, r3, #5
 8008678:	697b      	ldr	r3, [r7, #20]
 800867a:	4413      	add	r3, r2
 800867c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008680:	691b      	ldr	r3, [r3, #16]
 8008682:	693a      	ldr	r2, [r7, #16]
 8008684:	0151      	lsls	r1, r2, #5
 8008686:	697a      	ldr	r2, [r7, #20]
 8008688:	440a      	add	r2, r1
 800868a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800868e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008692:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008696:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	695a      	ldr	r2, [r3, #20]
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	689b      	ldr	r3, [r3, #8]
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d903      	bls.n	80086ac <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	689a      	ldr	r2, [r3, #8]
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80086ac:	693b      	ldr	r3, [r7, #16]
 80086ae:	015a      	lsls	r2, r3, #5
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	4413      	add	r3, r2
 80086b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086b8:	691b      	ldr	r3, [r3, #16]
 80086ba:	693a      	ldr	r2, [r7, #16]
 80086bc:	0151      	lsls	r1, r2, #5
 80086be:	697a      	ldr	r2, [r7, #20]
 80086c0:	440a      	add	r2, r1
 80086c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086c6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80086ca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	015a      	lsls	r2, r3, #5
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	4413      	add	r3, r2
 80086d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086d8:	691a      	ldr	r2, [r3, #16]
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	695b      	ldr	r3, [r3, #20]
 80086de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086e2:	6939      	ldr	r1, [r7, #16]
 80086e4:	0148      	lsls	r0, r1, #5
 80086e6:	6979      	ldr	r1, [r7, #20]
 80086e8:	4401      	add	r1, r0
 80086ea:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80086ee:	4313      	orrs	r3, r2
 80086f0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80086f2:	79fb      	ldrb	r3, [r7, #7]
 80086f4:	2b01      	cmp	r3, #1
 80086f6:	d11e      	bne.n	8008736 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	691b      	ldr	r3, [r3, #16]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d009      	beq.n	8008714 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008700:	693b      	ldr	r3, [r7, #16]
 8008702:	015a      	lsls	r2, r3, #5
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	4413      	add	r3, r2
 8008708:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800870c:	461a      	mov	r2, r3
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	691b      	ldr	r3, [r3, #16]
 8008712:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	015a      	lsls	r2, r3, #5
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	4413      	add	r3, r2
 800871c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	693a      	ldr	r2, [r7, #16]
 8008724:	0151      	lsls	r1, r2, #5
 8008726:	697a      	ldr	r2, [r7, #20]
 8008728:	440a      	add	r2, r1
 800872a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800872e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008732:	6013      	str	r3, [r2, #0]
 8008734:	e092      	b.n	800885c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	015a      	lsls	r2, r3, #5
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	4413      	add	r3, r2
 800873e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	693a      	ldr	r2, [r7, #16]
 8008746:	0151      	lsls	r1, r2, #5
 8008748:	697a      	ldr	r2, [r7, #20]
 800874a:	440a      	add	r2, r1
 800874c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008750:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008754:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	695b      	ldr	r3, [r3, #20]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d07e      	beq.n	800885c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800875e:	697b      	ldr	r3, [r7, #20]
 8008760:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008764:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	781b      	ldrb	r3, [r3, #0]
 800876a:	f003 030f 	and.w	r3, r3, #15
 800876e:	2101      	movs	r1, #1
 8008770:	fa01 f303 	lsl.w	r3, r1, r3
 8008774:	6979      	ldr	r1, [r7, #20]
 8008776:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800877a:	4313      	orrs	r3, r2
 800877c:	634b      	str	r3, [r1, #52]	; 0x34
 800877e:	e06d      	b.n	800885c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	015a      	lsls	r2, r3, #5
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	4413      	add	r3, r2
 8008788:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800878c:	691b      	ldr	r3, [r3, #16]
 800878e:	693a      	ldr	r2, [r7, #16]
 8008790:	0151      	lsls	r1, r2, #5
 8008792:	697a      	ldr	r2, [r7, #20]
 8008794:	440a      	add	r2, r1
 8008796:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800879a:	0cdb      	lsrs	r3, r3, #19
 800879c:	04db      	lsls	r3, r3, #19
 800879e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	015a      	lsls	r2, r3, #5
 80087a4:	697b      	ldr	r3, [r7, #20]
 80087a6:	4413      	add	r3, r2
 80087a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087ac:	691b      	ldr	r3, [r3, #16]
 80087ae:	693a      	ldr	r2, [r7, #16]
 80087b0:	0151      	lsls	r1, r2, #5
 80087b2:	697a      	ldr	r2, [r7, #20]
 80087b4:	440a      	add	r2, r1
 80087b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087ba:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80087be:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80087c2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	695b      	ldr	r3, [r3, #20]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d003      	beq.n	80087d4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	689a      	ldr	r2, [r3, #8]
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	015a      	lsls	r2, r3, #5
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	4413      	add	r3, r2
 80087dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087e0:	691b      	ldr	r3, [r3, #16]
 80087e2:	693a      	ldr	r2, [r7, #16]
 80087e4:	0151      	lsls	r1, r2, #5
 80087e6:	697a      	ldr	r2, [r7, #20]
 80087e8:	440a      	add	r2, r1
 80087ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087ee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80087f2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	015a      	lsls	r2, r3, #5
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	4413      	add	r3, r2
 80087fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008800:	691a      	ldr	r2, [r3, #16]
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800880a:	6939      	ldr	r1, [r7, #16]
 800880c:	0148      	lsls	r0, r1, #5
 800880e:	6979      	ldr	r1, [r7, #20]
 8008810:	4401      	add	r1, r0
 8008812:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008816:	4313      	orrs	r3, r2
 8008818:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800881a:	79fb      	ldrb	r3, [r7, #7]
 800881c:	2b01      	cmp	r3, #1
 800881e:	d10d      	bne.n	800883c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	68db      	ldr	r3, [r3, #12]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d009      	beq.n	800883c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	68d9      	ldr	r1, [r3, #12]
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	015a      	lsls	r2, r3, #5
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	4413      	add	r3, r2
 8008834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008838:	460a      	mov	r2, r1
 800883a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800883c:	693b      	ldr	r3, [r7, #16]
 800883e:	015a      	lsls	r2, r3, #5
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	4413      	add	r3, r2
 8008844:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	693a      	ldr	r2, [r7, #16]
 800884c:	0151      	lsls	r1, r2, #5
 800884e:	697a      	ldr	r2, [r7, #20]
 8008850:	440a      	add	r2, r1
 8008852:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008856:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800885a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800885c:	2300      	movs	r3, #0
}
 800885e:	4618      	mov	r0, r3
 8008860:	371c      	adds	r7, #28
 8008862:	46bd      	mov	sp, r7
 8008864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008868:	4770      	bx	lr

0800886a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800886a:	b480      	push	{r7}
 800886c:	b089      	sub	sp, #36	; 0x24
 800886e:	af00      	add	r7, sp, #0
 8008870:	60f8      	str	r0, [r7, #12]
 8008872:	60b9      	str	r1, [r7, #8]
 8008874:	4611      	mov	r1, r2
 8008876:	461a      	mov	r2, r3
 8008878:	460b      	mov	r3, r1
 800887a:	71fb      	strb	r3, [r7, #7]
 800887c:	4613      	mov	r3, r2
 800887e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8008888:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800888c:	2b00      	cmp	r3, #0
 800888e:	d11a      	bne.n	80088c6 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008890:	88bb      	ldrh	r3, [r7, #4]
 8008892:	3303      	adds	r3, #3
 8008894:	089b      	lsrs	r3, r3, #2
 8008896:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008898:	2300      	movs	r3, #0
 800889a:	61bb      	str	r3, [r7, #24]
 800889c:	e00f      	b.n	80088be <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800889e:	79fb      	ldrb	r3, [r7, #7]
 80088a0:	031a      	lsls	r2, r3, #12
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	4413      	add	r3, r2
 80088a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088aa:	461a      	mov	r2, r3
 80088ac:	69fb      	ldr	r3, [r7, #28]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	6013      	str	r3, [r2, #0]
      pSrc++;
 80088b2:	69fb      	ldr	r3, [r7, #28]
 80088b4:	3304      	adds	r3, #4
 80088b6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80088b8:	69bb      	ldr	r3, [r7, #24]
 80088ba:	3301      	adds	r3, #1
 80088bc:	61bb      	str	r3, [r7, #24]
 80088be:	69ba      	ldr	r2, [r7, #24]
 80088c0:	693b      	ldr	r3, [r7, #16]
 80088c2:	429a      	cmp	r2, r3
 80088c4:	d3eb      	bcc.n	800889e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80088c6:	2300      	movs	r3, #0
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	3724      	adds	r7, #36	; 0x24
 80088cc:	46bd      	mov	sp, r7
 80088ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d2:	4770      	bx	lr

080088d4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80088d4:	b480      	push	{r7}
 80088d6:	b089      	sub	sp, #36	; 0x24
 80088d8:	af00      	add	r7, sp, #0
 80088da:	60f8      	str	r0, [r7, #12]
 80088dc:	60b9      	str	r1, [r7, #8]
 80088de:	4613      	mov	r3, r2
 80088e0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80088ea:	88fb      	ldrh	r3, [r7, #6]
 80088ec:	3303      	adds	r3, #3
 80088ee:	089b      	lsrs	r3, r3, #2
 80088f0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80088f2:	2300      	movs	r3, #0
 80088f4:	61bb      	str	r3, [r7, #24]
 80088f6:	e00b      	b.n	8008910 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088fe:	681a      	ldr	r2, [r3, #0]
 8008900:	69fb      	ldr	r3, [r7, #28]
 8008902:	601a      	str	r2, [r3, #0]
    pDest++;
 8008904:	69fb      	ldr	r3, [r7, #28]
 8008906:	3304      	adds	r3, #4
 8008908:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800890a:	69bb      	ldr	r3, [r7, #24]
 800890c:	3301      	adds	r3, #1
 800890e:	61bb      	str	r3, [r7, #24]
 8008910:	69ba      	ldr	r2, [r7, #24]
 8008912:	693b      	ldr	r3, [r7, #16]
 8008914:	429a      	cmp	r2, r3
 8008916:	d3ef      	bcc.n	80088f8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8008918:	69fb      	ldr	r3, [r7, #28]
}
 800891a:	4618      	mov	r0, r3
 800891c:	3724      	adds	r7, #36	; 0x24
 800891e:	46bd      	mov	sp, r7
 8008920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008924:	4770      	bx	lr

08008926 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008926:	b480      	push	{r7}
 8008928:	b085      	sub	sp, #20
 800892a:	af00      	add	r7, sp, #0
 800892c:	6078      	str	r0, [r7, #4]
 800892e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	781b      	ldrb	r3, [r3, #0]
 8008938:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	785b      	ldrb	r3, [r3, #1]
 800893e:	2b01      	cmp	r3, #1
 8008940:	d12c      	bne.n	800899c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	015a      	lsls	r2, r3, #5
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	4413      	add	r3, r2
 800894a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	2b00      	cmp	r3, #0
 8008952:	db12      	blt.n	800897a <USB_EPSetStall+0x54>
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d00f      	beq.n	800897a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	015a      	lsls	r2, r3, #5
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	4413      	add	r3, r2
 8008962:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	68ba      	ldr	r2, [r7, #8]
 800896a:	0151      	lsls	r1, r2, #5
 800896c:	68fa      	ldr	r2, [r7, #12]
 800896e:	440a      	add	r2, r1
 8008970:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008974:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008978:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	015a      	lsls	r2, r3, #5
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	4413      	add	r3, r2
 8008982:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	68ba      	ldr	r2, [r7, #8]
 800898a:	0151      	lsls	r1, r2, #5
 800898c:	68fa      	ldr	r2, [r7, #12]
 800898e:	440a      	add	r2, r1
 8008990:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008994:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008998:	6013      	str	r3, [r2, #0]
 800899a:	e02b      	b.n	80089f4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	015a      	lsls	r2, r3, #5
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	4413      	add	r3, r2
 80089a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	db12      	blt.n	80089d4 <USB_EPSetStall+0xae>
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d00f      	beq.n	80089d4 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	015a      	lsls	r2, r3, #5
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	4413      	add	r3, r2
 80089bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	68ba      	ldr	r2, [r7, #8]
 80089c4:	0151      	lsls	r1, r2, #5
 80089c6:	68fa      	ldr	r2, [r7, #12]
 80089c8:	440a      	add	r2, r1
 80089ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089ce:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80089d2:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	015a      	lsls	r2, r3, #5
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	4413      	add	r3, r2
 80089dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	68ba      	ldr	r2, [r7, #8]
 80089e4:	0151      	lsls	r1, r2, #5
 80089e6:	68fa      	ldr	r2, [r7, #12]
 80089e8:	440a      	add	r2, r1
 80089ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80089f2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80089f4:	2300      	movs	r3, #0
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	3714      	adds	r7, #20
 80089fa:	46bd      	mov	sp, r7
 80089fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a00:	4770      	bx	lr

08008a02 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008a02:	b480      	push	{r7}
 8008a04:	b085      	sub	sp, #20
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	6078      	str	r0, [r7, #4]
 8008a0a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	781b      	ldrb	r3, [r3, #0]
 8008a14:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	785b      	ldrb	r3, [r3, #1]
 8008a1a:	2b01      	cmp	r3, #1
 8008a1c:	d128      	bne.n	8008a70 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	015a      	lsls	r2, r3, #5
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	4413      	add	r3, r2
 8008a26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	68ba      	ldr	r2, [r7, #8]
 8008a2e:	0151      	lsls	r1, r2, #5
 8008a30:	68fa      	ldr	r2, [r7, #12]
 8008a32:	440a      	add	r2, r1
 8008a34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a38:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008a3c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	78db      	ldrb	r3, [r3, #3]
 8008a42:	2b03      	cmp	r3, #3
 8008a44:	d003      	beq.n	8008a4e <USB_EPClearStall+0x4c>
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	78db      	ldrb	r3, [r3, #3]
 8008a4a:	2b02      	cmp	r3, #2
 8008a4c:	d138      	bne.n	8008ac0 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008a4e:	68bb      	ldr	r3, [r7, #8]
 8008a50:	015a      	lsls	r2, r3, #5
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	4413      	add	r3, r2
 8008a56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	68ba      	ldr	r2, [r7, #8]
 8008a5e:	0151      	lsls	r1, r2, #5
 8008a60:	68fa      	ldr	r2, [r7, #12]
 8008a62:	440a      	add	r2, r1
 8008a64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a6c:	6013      	str	r3, [r2, #0]
 8008a6e:	e027      	b.n	8008ac0 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	015a      	lsls	r2, r3, #5
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	4413      	add	r3, r2
 8008a78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	68ba      	ldr	r2, [r7, #8]
 8008a80:	0151      	lsls	r1, r2, #5
 8008a82:	68fa      	ldr	r2, [r7, #12]
 8008a84:	440a      	add	r2, r1
 8008a86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a8a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008a8e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	78db      	ldrb	r3, [r3, #3]
 8008a94:	2b03      	cmp	r3, #3
 8008a96:	d003      	beq.n	8008aa0 <USB_EPClearStall+0x9e>
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	78db      	ldrb	r3, [r3, #3]
 8008a9c:	2b02      	cmp	r3, #2
 8008a9e:	d10f      	bne.n	8008ac0 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	015a      	lsls	r2, r3, #5
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	4413      	add	r3, r2
 8008aa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	68ba      	ldr	r2, [r7, #8]
 8008ab0:	0151      	lsls	r1, r2, #5
 8008ab2:	68fa      	ldr	r2, [r7, #12]
 8008ab4:	440a      	add	r2, r1
 8008ab6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008aba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008abe:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008ac0:	2300      	movs	r3, #0
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3714      	adds	r7, #20
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008acc:	4770      	bx	lr

08008ace <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008ace:	b480      	push	{r7}
 8008ad0:	b085      	sub	sp, #20
 8008ad2:	af00      	add	r7, sp, #0
 8008ad4:	6078      	str	r0, [r7, #4]
 8008ad6:	460b      	mov	r3, r1
 8008ad8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	68fa      	ldr	r2, [r7, #12]
 8008ae8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008aec:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008af0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008af8:	681a      	ldr	r2, [r3, #0]
 8008afa:	78fb      	ldrb	r3, [r7, #3]
 8008afc:	011b      	lsls	r3, r3, #4
 8008afe:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008b02:	68f9      	ldr	r1, [r7, #12]
 8008b04:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008b0c:	2300      	movs	r3, #0
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	3714      	adds	r7, #20
 8008b12:	46bd      	mov	sp, r7
 8008b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b18:	4770      	bx	lr

08008b1a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008b1a:	b480      	push	{r7}
 8008b1c:	b085      	sub	sp, #20
 8008b1e:	af00      	add	r7, sp, #0
 8008b20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	68fa      	ldr	r2, [r7, #12]
 8008b30:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008b34:	f023 0303 	bic.w	r3, r3, #3
 8008b38:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	68fa      	ldr	r2, [r7, #12]
 8008b44:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b48:	f023 0302 	bic.w	r3, r3, #2
 8008b4c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008b4e:	2300      	movs	r3, #0
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3714      	adds	r7, #20
 8008b54:	46bd      	mov	sp, r7
 8008b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5a:	4770      	bx	lr

08008b5c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b085      	sub	sp, #20
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	68fa      	ldr	r2, [r7, #12]
 8008b72:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008b76:	f023 0303 	bic.w	r3, r3, #3
 8008b7a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b82:	685b      	ldr	r3, [r3, #4]
 8008b84:	68fa      	ldr	r2, [r7, #12]
 8008b86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b8a:	f043 0302 	orr.w	r3, r3, #2
 8008b8e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008b90:	2300      	movs	r3, #0
}
 8008b92:	4618      	mov	r0, r3
 8008b94:	3714      	adds	r7, #20
 8008b96:	46bd      	mov	sp, r7
 8008b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9c:	4770      	bx	lr

08008b9e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008b9e:	b480      	push	{r7}
 8008ba0:	b085      	sub	sp, #20
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	695b      	ldr	r3, [r3, #20]
 8008baa:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	699b      	ldr	r3, [r3, #24]
 8008bb0:	68fa      	ldr	r2, [r7, #12]
 8008bb2:	4013      	ands	r3, r2
 8008bb4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3714      	adds	r7, #20
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc2:	4770      	bx	lr

08008bc4 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b085      	sub	sp, #20
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bd6:	699b      	ldr	r3, [r3, #24]
 8008bd8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008be0:	69db      	ldr	r3, [r3, #28]
 8008be2:	68ba      	ldr	r2, [r7, #8]
 8008be4:	4013      	ands	r3, r2
 8008be6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	0c1b      	lsrs	r3, r3, #16
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	3714      	adds	r7, #20
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b085      	sub	sp, #20
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c0a:	699b      	ldr	r3, [r3, #24]
 8008c0c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c14:	69db      	ldr	r3, [r3, #28]
 8008c16:	68ba      	ldr	r2, [r7, #8]
 8008c18:	4013      	ands	r3, r2
 8008c1a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	b29b      	uxth	r3, r3
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	3714      	adds	r7, #20
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr

08008c2c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b085      	sub	sp, #20
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
 8008c34:	460b      	mov	r3, r1
 8008c36:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008c3c:	78fb      	ldrb	r3, [r7, #3]
 8008c3e:	015a      	lsls	r2, r3, #5
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	4413      	add	r3, r2
 8008c44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c48:	689b      	ldr	r3, [r3, #8]
 8008c4a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c52:	695b      	ldr	r3, [r3, #20]
 8008c54:	68ba      	ldr	r2, [r7, #8]
 8008c56:	4013      	ands	r3, r2
 8008c58:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008c5a:	68bb      	ldr	r3, [r7, #8]
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	3714      	adds	r7, #20
 8008c60:	46bd      	mov	sp, r7
 8008c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c66:	4770      	bx	lr

08008c68 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b087      	sub	sp, #28
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
 8008c70:	460b      	mov	r3, r1
 8008c72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c7e:	691b      	ldr	r3, [r3, #16]
 8008c80:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c8a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008c8c:	78fb      	ldrb	r3, [r7, #3]
 8008c8e:	f003 030f 	and.w	r3, r3, #15
 8008c92:	68fa      	ldr	r2, [r7, #12]
 8008c94:	fa22 f303 	lsr.w	r3, r2, r3
 8008c98:	01db      	lsls	r3, r3, #7
 8008c9a:	b2db      	uxtb	r3, r3
 8008c9c:	693a      	ldr	r2, [r7, #16]
 8008c9e:	4313      	orrs	r3, r2
 8008ca0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008ca2:	78fb      	ldrb	r3, [r7, #3]
 8008ca4:	015a      	lsls	r2, r3, #5
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	4413      	add	r3, r2
 8008caa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cae:	689b      	ldr	r3, [r3, #8]
 8008cb0:	693a      	ldr	r2, [r7, #16]
 8008cb2:	4013      	ands	r3, r2
 8008cb4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008cb6:	68bb      	ldr	r3, [r7, #8]
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	371c      	adds	r7, #28
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc2:	4770      	bx	lr

08008cc4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b083      	sub	sp, #12
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	695b      	ldr	r3, [r3, #20]
 8008cd0:	f003 0301 	and.w	r3, r3, #1
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	370c      	adds	r7, #12
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr

08008ce0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b085      	sub	sp, #20
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	68fa      	ldr	r2, [r7, #12]
 8008cf6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008cfa:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008cfe:	f023 0307 	bic.w	r3, r3, #7
 8008d02:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d0a:	685b      	ldr	r3, [r3, #4]
 8008d0c:	68fa      	ldr	r2, [r7, #12]
 8008d0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d16:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008d18:	2300      	movs	r3, #0
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3714      	adds	r7, #20
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d24:	4770      	bx	lr
	...

08008d28 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b087      	sub	sp, #28
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	60f8      	str	r0, [r7, #12]
 8008d30:	460b      	mov	r3, r1
 8008d32:	607a      	str	r2, [r7, #4]
 8008d34:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	333c      	adds	r3, #60	; 0x3c
 8008d3e:	3304      	adds	r3, #4
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	4a26      	ldr	r2, [pc, #152]	; (8008de0 <USB_EP0_OutStart+0xb8>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d90a      	bls.n	8008d62 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d5c:	d101      	bne.n	8008d62 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	e037      	b.n	8008dd2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d68:	461a      	mov	r2, r3
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d74:	691b      	ldr	r3, [r3, #16]
 8008d76:	697a      	ldr	r2, [r7, #20]
 8008d78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d7c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008d80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d88:	691b      	ldr	r3, [r3, #16]
 8008d8a:	697a      	ldr	r2, [r7, #20]
 8008d8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d90:	f043 0318 	orr.w	r3, r3, #24
 8008d94:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d9c:	691b      	ldr	r3, [r3, #16]
 8008d9e:	697a      	ldr	r2, [r7, #20]
 8008da0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008da4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008da8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008daa:	7afb      	ldrb	r3, [r7, #11]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d10f      	bne.n	8008dd0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008db0:	697b      	ldr	r3, [r7, #20]
 8008db2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008db6:	461a      	mov	r2, r3
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	697a      	ldr	r2, [r7, #20]
 8008dc6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008dca:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008dce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008dd0:	2300      	movs	r3, #0
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	371c      	adds	r7, #28
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ddc:	4770      	bx	lr
 8008dde:	bf00      	nop
 8008de0:	4f54300a 	.word	0x4f54300a

08008de4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b085      	sub	sp, #20
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008dec:	2300      	movs	r3, #0
 8008dee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	3301      	adds	r3, #1
 8008df4:	60fb      	str	r3, [r7, #12]
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	4a13      	ldr	r2, [pc, #76]	; (8008e48 <USB_CoreReset+0x64>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d901      	bls.n	8008e02 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008dfe:	2303      	movs	r3, #3
 8008e00:	e01b      	b.n	8008e3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	691b      	ldr	r3, [r3, #16]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	daf2      	bge.n	8008df0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	691b      	ldr	r3, [r3, #16]
 8008e12:	f043 0201 	orr.w	r2, r3, #1
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	3301      	adds	r3, #1
 8008e1e:	60fb      	str	r3, [r7, #12]
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	4a09      	ldr	r2, [pc, #36]	; (8008e48 <USB_CoreReset+0x64>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d901      	bls.n	8008e2c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008e28:	2303      	movs	r3, #3
 8008e2a:	e006      	b.n	8008e3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	691b      	ldr	r3, [r3, #16]
 8008e30:	f003 0301 	and.w	r3, r3, #1
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d0f0      	beq.n	8008e1a <USB_CoreReset+0x36>

  return HAL_OK;
 8008e38:	2300      	movs	r3, #0
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3714      	adds	r7, #20
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e44:	4770      	bx	lr
 8008e46:	bf00      	nop
 8008e48:	00030d40 	.word	0x00030d40

08008e4c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b084      	sub	sp, #16
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	460b      	mov	r3, r1
 8008e56:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008e58:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008e5c:	f002 f940 	bl	800b0e0 <malloc>
 8008e60:	4603      	mov	r3, r0
 8008e62:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d105      	bne.n	8008e76 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8008e72:	2302      	movs	r3, #2
 8008e74:	e066      	b.n	8008f44 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	68fa      	ldr	r2, [r7, #12]
 8008e7a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	7c1b      	ldrb	r3, [r3, #16]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d119      	bne.n	8008eba <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008e86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008e8a:	2202      	movs	r2, #2
 8008e8c:	2181      	movs	r1, #129	; 0x81
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f001 ffad 	bl	800adee <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2201      	movs	r2, #1
 8008e98:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008e9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008e9e:	2202      	movs	r2, #2
 8008ea0:	2101      	movs	r1, #1
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f001 ffa3 	bl	800adee <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2201      	movs	r2, #1
 8008eac:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2210      	movs	r2, #16
 8008eb4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8008eb8:	e016      	b.n	8008ee8 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008eba:	2340      	movs	r3, #64	; 0x40
 8008ebc:	2202      	movs	r2, #2
 8008ebe:	2181      	movs	r1, #129	; 0x81
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	f001 ff94 	bl	800adee <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2201      	movs	r2, #1
 8008eca:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008ecc:	2340      	movs	r3, #64	; 0x40
 8008ece:	2202      	movs	r2, #2
 8008ed0:	2101      	movs	r1, #1
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f001 ff8b 	bl	800adee <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2201      	movs	r2, #1
 8008edc:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2210      	movs	r2, #16
 8008ee4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008ee8:	2308      	movs	r3, #8
 8008eea:	2203      	movs	r2, #3
 8008eec:	2182      	movs	r1, #130	; 0x82
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f001 ff7d 	bl	800adee <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2200      	movs	r2, #0
 8008f12:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	7c1b      	ldrb	r3, [r3, #16]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d109      	bne.n	8008f32 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008f24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f28:	2101      	movs	r1, #1
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f002 f84e 	bl	800afcc <USBD_LL_PrepareReceive>
 8008f30:	e007      	b.n	8008f42 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008f38:	2340      	movs	r3, #64	; 0x40
 8008f3a:	2101      	movs	r1, #1
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f002 f845 	bl	800afcc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008f42:	2300      	movs	r3, #0
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	3710      	adds	r7, #16
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bd80      	pop	{r7, pc}

08008f4c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b084      	sub	sp, #16
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
 8008f54:	460b      	mov	r3, r1
 8008f56:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 8008f58:	2300      	movs	r3, #0
 8008f5a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008f5c:	2181      	movs	r1, #129	; 0x81
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f001 ff6b 	bl	800ae3a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2200      	movs	r2, #0
 8008f68:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008f6a:	2101      	movs	r1, #1
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f001 ff64 	bl	800ae3a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2200      	movs	r2, #0
 8008f76:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008f7a:	2182      	movs	r1, #130	; 0x82
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f001 ff5c 	bl	800ae3a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2200      	movs	r2, #0
 8008f86:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d00e      	beq.n	8008fba <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008fa2:	685b      	ldr	r3, [r3, #4]
 8008fa4:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008fac:	4618      	mov	r0, r3
 8008fae:	f002 f89f 	bl	800b0f0 <free>
    pdev->pClassData = NULL;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 8008fba:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	3710      	adds	r7, #16
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bd80      	pop	{r7, pc}

08008fc4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b086      	sub	sp, #24
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
 8008fcc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008fd4:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	781b      	ldrb	r3, [r3, #0]
 8008fe6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d03a      	beq.n	8009064 <USBD_CDC_Setup+0xa0>
 8008fee:	2b20      	cmp	r3, #32
 8008ff0:	f040 8097 	bne.w	8009122 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	88db      	ldrh	r3, [r3, #6]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d029      	beq.n	8009050 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	781b      	ldrb	r3, [r3, #0]
 8009000:	b25b      	sxtb	r3, r3
 8009002:	2b00      	cmp	r3, #0
 8009004:	da11      	bge.n	800902a <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	683a      	ldr	r2, [r7, #0]
 8009010:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8009012:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009014:	683a      	ldr	r2, [r7, #0]
 8009016:	88d2      	ldrh	r2, [r2, #6]
 8009018:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800901a:	6939      	ldr	r1, [r7, #16]
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	88db      	ldrh	r3, [r3, #6]
 8009020:	461a      	mov	r2, r3
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f001 fa9d 	bl	800a562 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 8009028:	e082      	b.n	8009130 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	785a      	ldrb	r2, [r3, #1]
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	88db      	ldrh	r3, [r3, #6]
 8009038:	b2da      	uxtb	r2, r3
 800903a:	693b      	ldr	r3, [r7, #16]
 800903c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8009040:	6939      	ldr	r1, [r7, #16]
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	88db      	ldrh	r3, [r3, #6]
 8009046:	461a      	mov	r2, r3
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f001 fab6 	bl	800a5ba <USBD_CtlPrepareRx>
    break;
 800904e:	e06f      	b.n	8009130 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009056:	689b      	ldr	r3, [r3, #8]
 8009058:	683a      	ldr	r2, [r7, #0]
 800905a:	7850      	ldrb	r0, [r2, #1]
 800905c:	2200      	movs	r2, #0
 800905e:	6839      	ldr	r1, [r7, #0]
 8009060:	4798      	blx	r3
    break;
 8009062:	e065      	b.n	8009130 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	785b      	ldrb	r3, [r3, #1]
 8009068:	2b0b      	cmp	r3, #11
 800906a:	d84f      	bhi.n	800910c <USBD_CDC_Setup+0x148>
 800906c:	a201      	add	r2, pc, #4	; (adr r2, 8009074 <USBD_CDC_Setup+0xb0>)
 800906e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009072:	bf00      	nop
 8009074:	080090a5 	.word	0x080090a5
 8009078:	0800911b 	.word	0x0800911b
 800907c:	0800910d 	.word	0x0800910d
 8009080:	0800910d 	.word	0x0800910d
 8009084:	0800910d 	.word	0x0800910d
 8009088:	0800910d 	.word	0x0800910d
 800908c:	0800910d 	.word	0x0800910d
 8009090:	0800910d 	.word	0x0800910d
 8009094:	0800910d 	.word	0x0800910d
 8009098:	0800910d 	.word	0x0800910d
 800909c:	080090cd 	.word	0x080090cd
 80090a0:	080090f5 	.word	0x080090f5
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090aa:	2b03      	cmp	r3, #3
 80090ac:	d107      	bne.n	80090be <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80090ae:	f107 030c 	add.w	r3, r7, #12
 80090b2:	2202      	movs	r2, #2
 80090b4:	4619      	mov	r1, r3
 80090b6:	6878      	ldr	r0, [r7, #4]
 80090b8:	f001 fa53 	bl	800a562 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80090bc:	e030      	b.n	8009120 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 80090be:	6839      	ldr	r1, [r7, #0]
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	f001 f9dd 	bl	800a480 <USBD_CtlError>
        ret = USBD_FAIL;
 80090c6:	2303      	movs	r3, #3
 80090c8:	75fb      	strb	r3, [r7, #23]
      break;
 80090ca:	e029      	b.n	8009120 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090d2:	2b03      	cmp	r3, #3
 80090d4:	d107      	bne.n	80090e6 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80090d6:	f107 030f 	add.w	r3, r7, #15
 80090da:	2201      	movs	r2, #1
 80090dc:	4619      	mov	r1, r3
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f001 fa3f 	bl	800a562 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80090e4:	e01c      	b.n	8009120 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 80090e6:	6839      	ldr	r1, [r7, #0]
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f001 f9c9 	bl	800a480 <USBD_CtlError>
        ret = USBD_FAIL;
 80090ee:	2303      	movs	r3, #3
 80090f0:	75fb      	strb	r3, [r7, #23]
      break;
 80090f2:	e015      	b.n	8009120 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090fa:	2b03      	cmp	r3, #3
 80090fc:	d00f      	beq.n	800911e <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 80090fe:	6839      	ldr	r1, [r7, #0]
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f001 f9bd 	bl	800a480 <USBD_CtlError>
        ret = USBD_FAIL;
 8009106:	2303      	movs	r3, #3
 8009108:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800910a:	e008      	b.n	800911e <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800910c:	6839      	ldr	r1, [r7, #0]
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f001 f9b6 	bl	800a480 <USBD_CtlError>
      ret = USBD_FAIL;
 8009114:	2303      	movs	r3, #3
 8009116:	75fb      	strb	r3, [r7, #23]
      break;
 8009118:	e002      	b.n	8009120 <USBD_CDC_Setup+0x15c>
      break;
 800911a:	bf00      	nop
 800911c:	e008      	b.n	8009130 <USBD_CDC_Setup+0x16c>
      break;
 800911e:	bf00      	nop
    }
    break;
 8009120:	e006      	b.n	8009130 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8009122:	6839      	ldr	r1, [r7, #0]
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f001 f9ab 	bl	800a480 <USBD_CtlError>
    ret = USBD_FAIL;
 800912a:	2303      	movs	r3, #3
 800912c:	75fb      	strb	r3, [r7, #23]
    break;
 800912e:	bf00      	nop
  }

  return (uint8_t)ret;
 8009130:	7dfb      	ldrb	r3, [r7, #23]
}
 8009132:	4618      	mov	r0, r3
 8009134:	3718      	adds	r7, #24
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop

0800913c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	460b      	mov	r3, r1
 8009146:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800914e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009156:	2b00      	cmp	r3, #0
 8009158:	d101      	bne.n	800915e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800915a:	2303      	movs	r3, #3
 800915c:	e049      	b.n	80091f2 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009164:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009166:	78fa      	ldrb	r2, [r7, #3]
 8009168:	6879      	ldr	r1, [r7, #4]
 800916a:	4613      	mov	r3, r2
 800916c:	009b      	lsls	r3, r3, #2
 800916e:	4413      	add	r3, r2
 8009170:	009b      	lsls	r3, r3, #2
 8009172:	440b      	add	r3, r1
 8009174:	3318      	adds	r3, #24
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d029      	beq.n	80091d0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800917c:	78fa      	ldrb	r2, [r7, #3]
 800917e:	6879      	ldr	r1, [r7, #4]
 8009180:	4613      	mov	r3, r2
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	4413      	add	r3, r2
 8009186:	009b      	lsls	r3, r3, #2
 8009188:	440b      	add	r3, r1
 800918a:	3318      	adds	r3, #24
 800918c:	681a      	ldr	r2, [r3, #0]
 800918e:	78f9      	ldrb	r1, [r7, #3]
 8009190:	68f8      	ldr	r0, [r7, #12]
 8009192:	460b      	mov	r3, r1
 8009194:	00db      	lsls	r3, r3, #3
 8009196:	1a5b      	subs	r3, r3, r1
 8009198:	009b      	lsls	r3, r3, #2
 800919a:	4403      	add	r3, r0
 800919c:	3344      	adds	r3, #68	; 0x44
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	fbb2 f1f3 	udiv	r1, r2, r3
 80091a4:	fb03 f301 	mul.w	r3, r3, r1
 80091a8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d110      	bne.n	80091d0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80091ae:	78fa      	ldrb	r2, [r7, #3]
 80091b0:	6879      	ldr	r1, [r7, #4]
 80091b2:	4613      	mov	r3, r2
 80091b4:	009b      	lsls	r3, r3, #2
 80091b6:	4413      	add	r3, r2
 80091b8:	009b      	lsls	r3, r3, #2
 80091ba:	440b      	add	r3, r1
 80091bc:	3318      	adds	r3, #24
 80091be:	2200      	movs	r2, #0
 80091c0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80091c2:	78f9      	ldrb	r1, [r7, #3]
 80091c4:	2300      	movs	r3, #0
 80091c6:	2200      	movs	r2, #0
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f001 fede 	bl	800af8a <USBD_LL_Transmit>
 80091ce:	e00f      	b.n	80091f0 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	2200      	movs	r2, #0
 80091d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80091de:	691b      	ldr	r3, [r3, #16]
 80091e0:	68ba      	ldr	r2, [r7, #8]
 80091e2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80091e6:	68ba      	ldr	r2, [r7, #8]
 80091e8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80091ec:	78fa      	ldrb	r2, [r7, #3]
 80091ee:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 80091f0:	2300      	movs	r3, #0
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	3710      	adds	r7, #16
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}

080091fa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80091fa:	b580      	push	{r7, lr}
 80091fc:	b084      	sub	sp, #16
 80091fe:	af00      	add	r7, sp, #0
 8009200:	6078      	str	r0, [r7, #4]
 8009202:	460b      	mov	r3, r1
 8009204:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800920c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009214:	2b00      	cmp	r3, #0
 8009216:	d101      	bne.n	800921c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009218:	2303      	movs	r3, #3
 800921a:	e015      	b.n	8009248 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800921c:	78fb      	ldrb	r3, [r7, #3]
 800921e:	4619      	mov	r1, r3
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	f001 fef4 	bl	800b00e <USBD_LL_GetRxDataSize>
 8009226:	4602      	mov	r2, r0
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009234:	68db      	ldr	r3, [r3, #12]
 8009236:	68fa      	ldr	r2, [r7, #12]
 8009238:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800923c:	68fa      	ldr	r2, [r7, #12]
 800923e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009242:	4611      	mov	r1, r2
 8009244:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009246:	2300      	movs	r3, #0
}
 8009248:	4618      	mov	r0, r3
 800924a:	3710      	adds	r7, #16
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}

08009250 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b084      	sub	sp, #16
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800925e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009266:	2b00      	cmp	r3, #0
 8009268:	d015      	beq.n	8009296 <USBD_CDC_EP0_RxReady+0x46>
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009270:	2bff      	cmp	r3, #255	; 0xff
 8009272:	d010      	beq.n	8009296 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800927a:	689b      	ldr	r3, [r3, #8]
 800927c:	68fa      	ldr	r2, [r7, #12]
 800927e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8009282:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009284:	68fa      	ldr	r2, [r7, #12]
 8009286:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800928a:	b292      	uxth	r2, r2
 800928c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	22ff      	movs	r2, #255	; 0xff
 8009292:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 8009296:	2300      	movs	r3, #0
}
 8009298:	4618      	mov	r0, r3
 800929a:	3710      	adds	r7, #16
 800929c:	46bd      	mov	sp, r7
 800929e:	bd80      	pop	{r7, pc}

080092a0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80092a0:	b480      	push	{r7}
 80092a2:	b083      	sub	sp, #12
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2243      	movs	r2, #67	; 0x43
 80092ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80092ae:	4b03      	ldr	r3, [pc, #12]	; (80092bc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	370c      	adds	r7, #12
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr
 80092bc:	20000094 	.word	0x20000094

080092c0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80092c0:	b480      	push	{r7}
 80092c2:	b083      	sub	sp, #12
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2243      	movs	r2, #67	; 0x43
 80092cc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80092ce:	4b03      	ldr	r3, [pc, #12]	; (80092dc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr
 80092dc:	20000050 	.word	0x20000050

080092e0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b083      	sub	sp, #12
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2243      	movs	r2, #67	; 0x43
 80092ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80092ee:	4b03      	ldr	r3, [pc, #12]	; (80092fc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	370c      	adds	r7, #12
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr
 80092fc:	200000d8 	.word	0x200000d8

08009300 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009300:	b480      	push	{r7}
 8009302:	b083      	sub	sp, #12
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	220a      	movs	r2, #10
 800930c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800930e:	4b03      	ldr	r3, [pc, #12]	; (800931c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009310:	4618      	mov	r0, r3
 8009312:	370c      	adds	r7, #12
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	4770      	bx	lr
 800931c:	2000000c 	.word	0x2000000c

08009320 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009320:	b480      	push	{r7}
 8009322:	b083      	sub	sp, #12
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
 8009328:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d101      	bne.n	8009334 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009330:	2303      	movs	r3, #3
 8009332:	e004      	b.n	800933e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	683a      	ldr	r2, [r7, #0]
 8009338:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800933c:	2300      	movs	r3, #0
}
 800933e:	4618      	mov	r0, r3
 8009340:	370c      	adds	r7, #12
 8009342:	46bd      	mov	sp, r7
 8009344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009348:	4770      	bx	lr

0800934a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800934a:	b480      	push	{r7}
 800934c:	b087      	sub	sp, #28
 800934e:	af00      	add	r7, sp, #0
 8009350:	60f8      	str	r0, [r7, #12]
 8009352:	60b9      	str	r1, [r7, #8]
 8009354:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800935c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800935e:	697b      	ldr	r3, [r7, #20]
 8009360:	68ba      	ldr	r2, [r7, #8]
 8009362:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	687a      	ldr	r2, [r7, #4]
 800936a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800936e:	2300      	movs	r3, #0
}
 8009370:	4618      	mov	r0, r3
 8009372:	371c      	adds	r7, #28
 8009374:	46bd      	mov	sp, r7
 8009376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937a:	4770      	bx	lr

0800937c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800937c:	b480      	push	{r7}
 800937e:	b085      	sub	sp, #20
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800938c:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	683a      	ldr	r2, [r7, #0]
 8009392:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009396:	2300      	movs	r3, #0
}
 8009398:	4618      	mov	r0, r3
 800939a:	3714      	adds	r7, #20
 800939c:	46bd      	mov	sp, r7
 800939e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a2:	4770      	bx	lr

080093a4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b084      	sub	sp, #16
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80093b2:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80093b4:	2301      	movs	r3, #1
 80093b6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d101      	bne.n	80093c6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80093c2:	2303      	movs	r3, #3
 80093c4:	e01a      	b.n	80093fc <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d114      	bne.n	80093fa <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	2201      	movs	r2, #1
 80093d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80093ee:	2181      	movs	r1, #129	; 0x81
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f001 fdca 	bl	800af8a <USBD_LL_Transmit>

    ret = USBD_OK;
 80093f6:	2300      	movs	r3, #0
 80093f8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80093fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80093fc:	4618      	mov	r0, r3
 80093fe:	3710      	adds	r7, #16
 8009400:	46bd      	mov	sp, r7
 8009402:	bd80      	pop	{r7, pc}

08009404 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009412:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800941a:	2b00      	cmp	r3, #0
 800941c:	d101      	bne.n	8009422 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800941e:	2303      	movs	r3, #3
 8009420:	e016      	b.n	8009450 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	7c1b      	ldrb	r3, [r3, #16]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d109      	bne.n	800943e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009430:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009434:	2101      	movs	r1, #1
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f001 fdc8 	bl	800afcc <USBD_LL_PrepareReceive>
 800943c:	e007      	b.n	800944e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009444:	2340      	movs	r3, #64	; 0x40
 8009446:	2101      	movs	r1, #1
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f001 fdbf 	bl	800afcc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800944e:	2300      	movs	r3, #0
}
 8009450:	4618      	mov	r0, r3
 8009452:	3710      	adds	r7, #16
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}

08009458 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b086      	sub	sp, #24
 800945c:	af00      	add	r7, sp, #0
 800945e:	60f8      	str	r0, [r7, #12]
 8009460:	60b9      	str	r1, [r7, #8]
 8009462:	4613      	mov	r3, r2
 8009464:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d101      	bne.n	8009470 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800946c:	2303      	movs	r3, #3
 800946e:	e025      	b.n	80094bc <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009476:	2b00      	cmp	r3, #0
 8009478:	d003      	beq.n	8009482 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2200      	movs	r2, #0
 800947e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8009488:	2b00      	cmp	r3, #0
 800948a:	d003      	beq.n	8009494 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	2200      	movs	r2, #0
 8009490:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009494:	68bb      	ldr	r3, [r7, #8]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d003      	beq.n	80094a2 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	68ba      	ldr	r2, [r7, #8]
 800949e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2201      	movs	r2, #1
 80094a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	79fa      	ldrb	r2, [r7, #7]
 80094ae:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80094b0:	68f8      	ldr	r0, [r7, #12]
 80094b2:	f001 fc35 	bl	800ad20 <USBD_LL_Init>
 80094b6:	4603      	mov	r3, r0
 80094b8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80094ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80094bc:	4618      	mov	r0, r3
 80094be:	3718      	adds	r7, #24
 80094c0:	46bd      	mov	sp, r7
 80094c2:	bd80      	pop	{r7, pc}

080094c4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b084      	sub	sp, #16
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
 80094cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80094ce:	2300      	movs	r3, #0
 80094d0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d101      	bne.n	80094dc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80094d8:	2303      	movs	r3, #3
 80094da:	e010      	b.n	80094fe <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	683a      	ldr	r2, [r7, #0]
 80094e0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80094ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094ec:	f107 020e 	add.w	r2, r7, #14
 80094f0:	4610      	mov	r0, r2
 80094f2:	4798      	blx	r3
 80094f4:	4602      	mov	r2, r0
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 80094fc:	2300      	movs	r3, #0
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3710      	adds	r7, #16
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}

08009506 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009506:	b580      	push	{r7, lr}
 8009508:	b082      	sub	sp, #8
 800950a:	af00      	add	r7, sp, #0
 800950c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f001 fc52 	bl	800adb8 <USBD_LL_Start>
 8009514:	4603      	mov	r3, r0
}
 8009516:	4618      	mov	r0, r3
 8009518:	3708      	adds	r7, #8
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}

0800951e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800951e:	b480      	push	{r7}
 8009520:	b083      	sub	sp, #12
 8009522:	af00      	add	r7, sp, #0
 8009524:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009526:	2300      	movs	r3, #0
}
 8009528:	4618      	mov	r0, r3
 800952a:	370c      	adds	r7, #12
 800952c:	46bd      	mov	sp, r7
 800952e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009532:	4770      	bx	lr

08009534 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b084      	sub	sp, #16
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	460b      	mov	r3, r1
 800953e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009540:	2303      	movs	r3, #3
 8009542:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800954a:	2b00      	cmp	r3, #0
 800954c:	d009      	beq.n	8009562 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	78fa      	ldrb	r2, [r7, #3]
 8009558:	4611      	mov	r1, r2
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	4798      	blx	r3
 800955e:	4603      	mov	r3, r0
 8009560:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009562:	7bfb      	ldrb	r3, [r7, #15]
}
 8009564:	4618      	mov	r0, r3
 8009566:	3710      	adds	r7, #16
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}

0800956c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b082      	sub	sp, #8
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
 8009574:	460b      	mov	r3, r1
 8009576:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800957e:	2b00      	cmp	r3, #0
 8009580:	d007      	beq.n	8009592 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009588:	685b      	ldr	r3, [r3, #4]
 800958a:	78fa      	ldrb	r2, [r7, #3]
 800958c:	4611      	mov	r1, r2
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	4798      	blx	r3
  }

  return USBD_OK;
 8009592:	2300      	movs	r3, #0
}
 8009594:	4618      	mov	r0, r3
 8009596:	3708      	adds	r7, #8
 8009598:	46bd      	mov	sp, r7
 800959a:	bd80      	pop	{r7, pc}

0800959c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b084      	sub	sp, #16
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
 80095a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80095ac:	6839      	ldr	r1, [r7, #0]
 80095ae:	4618      	mov	r0, r3
 80095b0:	f000 ff2c 	bl	800a40c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2201      	movs	r2, #1
 80095b8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80095c2:	461a      	mov	r2, r3
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80095d0:	f003 031f 	and.w	r3, r3, #31
 80095d4:	2b01      	cmp	r3, #1
 80095d6:	d00e      	beq.n	80095f6 <USBD_LL_SetupStage+0x5a>
 80095d8:	2b01      	cmp	r3, #1
 80095da:	d302      	bcc.n	80095e2 <USBD_LL_SetupStage+0x46>
 80095dc:	2b02      	cmp	r3, #2
 80095de:	d014      	beq.n	800960a <USBD_LL_SetupStage+0x6e>
 80095e0:	e01d      	b.n	800961e <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80095e8:	4619      	mov	r1, r3
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f000 fa18 	bl	8009a20 <USBD_StdDevReq>
 80095f0:	4603      	mov	r3, r0
 80095f2:	73fb      	strb	r3, [r7, #15]
      break;
 80095f4:	e020      	b.n	8009638 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80095fc:	4619      	mov	r1, r3
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f000 fa7c 	bl	8009afc <USBD_StdItfReq>
 8009604:	4603      	mov	r3, r0
 8009606:	73fb      	strb	r3, [r7, #15]
      break;
 8009608:	e016      	b.n	8009638 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009610:	4619      	mov	r1, r3
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f000 fab8 	bl	8009b88 <USBD_StdEPReq>
 8009618:	4603      	mov	r3, r0
 800961a:	73fb      	strb	r3, [r7, #15]
      break;
 800961c:	e00c      	b.n	8009638 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009624:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009628:	b2db      	uxtb	r3, r3
 800962a:	4619      	mov	r1, r3
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f001 fc23 	bl	800ae78 <USBD_LL_StallEP>
 8009632:	4603      	mov	r3, r0
 8009634:	73fb      	strb	r3, [r7, #15]
      break;
 8009636:	bf00      	nop
  }

  return ret;
 8009638:	7bfb      	ldrb	r3, [r7, #15]
}
 800963a:	4618      	mov	r0, r3
 800963c:	3710      	adds	r7, #16
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}

08009642 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009642:	b580      	push	{r7, lr}
 8009644:	b086      	sub	sp, #24
 8009646:	af00      	add	r7, sp, #0
 8009648:	60f8      	str	r0, [r7, #12]
 800964a:	460b      	mov	r3, r1
 800964c:	607a      	str	r2, [r7, #4]
 800964e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009650:	7afb      	ldrb	r3, [r7, #11]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d137      	bne.n	80096c6 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800965c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009664:	2b03      	cmp	r3, #3
 8009666:	d14a      	bne.n	80096fe <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8009668:	693b      	ldr	r3, [r7, #16]
 800966a:	689a      	ldr	r2, [r3, #8]
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	68db      	ldr	r3, [r3, #12]
 8009670:	429a      	cmp	r2, r3
 8009672:	d913      	bls.n	800969c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009674:	693b      	ldr	r3, [r7, #16]
 8009676:	689a      	ldr	r2, [r3, #8]
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	68db      	ldr	r3, [r3, #12]
 800967c:	1ad2      	subs	r2, r2, r3
 800967e:	693b      	ldr	r3, [r7, #16]
 8009680:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009682:	693b      	ldr	r3, [r7, #16]
 8009684:	68da      	ldr	r2, [r3, #12]
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	689b      	ldr	r3, [r3, #8]
 800968a:	4293      	cmp	r3, r2
 800968c:	bf28      	it	cs
 800968e:	4613      	movcs	r3, r2
 8009690:	461a      	mov	r2, r3
 8009692:	6879      	ldr	r1, [r7, #4]
 8009694:	68f8      	ldr	r0, [r7, #12]
 8009696:	f000 ffad 	bl	800a5f4 <USBD_CtlContinueRx>
 800969a:	e030      	b.n	80096fe <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096a2:	691b      	ldr	r3, [r3, #16]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00a      	beq.n	80096be <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80096ae:	2b03      	cmp	r3, #3
 80096b0:	d105      	bne.n	80096be <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096b8:	691b      	ldr	r3, [r3, #16]
 80096ba:	68f8      	ldr	r0, [r7, #12]
 80096bc:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 80096be:	68f8      	ldr	r0, [r7, #12]
 80096c0:	f000 ffa9 	bl	800a616 <USBD_CtlSendStatus>
 80096c4:	e01b      	b.n	80096fe <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096cc:	699b      	ldr	r3, [r3, #24]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d013      	beq.n	80096fa <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80096d8:	2b03      	cmp	r3, #3
 80096da:	d10e      	bne.n	80096fa <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096e2:	699b      	ldr	r3, [r3, #24]
 80096e4:	7afa      	ldrb	r2, [r7, #11]
 80096e6:	4611      	mov	r1, r2
 80096e8:	68f8      	ldr	r0, [r7, #12]
 80096ea:	4798      	blx	r3
 80096ec:	4603      	mov	r3, r0
 80096ee:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80096f0:	7dfb      	ldrb	r3, [r7, #23]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d003      	beq.n	80096fe <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 80096f6:	7dfb      	ldrb	r3, [r7, #23]
 80096f8:	e002      	b.n	8009700 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80096fa:	2303      	movs	r3, #3
 80096fc:	e000      	b.n	8009700 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 80096fe:	2300      	movs	r3, #0
}
 8009700:	4618      	mov	r0, r3
 8009702:	3718      	adds	r7, #24
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}

08009708 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b086      	sub	sp, #24
 800970c:	af00      	add	r7, sp, #0
 800970e:	60f8      	str	r0, [r7, #12]
 8009710:	460b      	mov	r3, r1
 8009712:	607a      	str	r2, [r7, #4]
 8009714:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009716:	7afb      	ldrb	r3, [r7, #11]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d16a      	bne.n	80097f2 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	3314      	adds	r3, #20
 8009720:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009728:	2b02      	cmp	r3, #2
 800972a:	d155      	bne.n	80097d8 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	689a      	ldr	r2, [r3, #8]
 8009730:	693b      	ldr	r3, [r7, #16]
 8009732:	68db      	ldr	r3, [r3, #12]
 8009734:	429a      	cmp	r2, r3
 8009736:	d914      	bls.n	8009762 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009738:	693b      	ldr	r3, [r7, #16]
 800973a:	689a      	ldr	r2, [r3, #8]
 800973c:	693b      	ldr	r3, [r7, #16]
 800973e:	68db      	ldr	r3, [r3, #12]
 8009740:	1ad2      	subs	r2, r2, r3
 8009742:	693b      	ldr	r3, [r7, #16]
 8009744:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009746:	693b      	ldr	r3, [r7, #16]
 8009748:	689b      	ldr	r3, [r3, #8]
 800974a:	461a      	mov	r2, r3
 800974c:	6879      	ldr	r1, [r7, #4]
 800974e:	68f8      	ldr	r0, [r7, #12]
 8009750:	f000 ff22 	bl	800a598 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009754:	2300      	movs	r3, #0
 8009756:	2200      	movs	r2, #0
 8009758:	2100      	movs	r1, #0
 800975a:	68f8      	ldr	r0, [r7, #12]
 800975c:	f001 fc36 	bl	800afcc <USBD_LL_PrepareReceive>
 8009760:	e03a      	b.n	80097d8 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	68da      	ldr	r2, [r3, #12]
 8009766:	693b      	ldr	r3, [r7, #16]
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	429a      	cmp	r2, r3
 800976c:	d11c      	bne.n	80097a8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	685a      	ldr	r2, [r3, #4]
 8009772:	693b      	ldr	r3, [r7, #16]
 8009774:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009776:	429a      	cmp	r2, r3
 8009778:	d316      	bcc.n	80097a8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800977a:	693b      	ldr	r3, [r7, #16]
 800977c:	685a      	ldr	r2, [r3, #4]
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009784:	429a      	cmp	r2, r3
 8009786:	d20f      	bcs.n	80097a8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009788:	2200      	movs	r2, #0
 800978a:	2100      	movs	r1, #0
 800978c:	68f8      	ldr	r0, [r7, #12]
 800978e:	f000 ff03 	bl	800a598 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	2200      	movs	r2, #0
 8009796:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800979a:	2300      	movs	r3, #0
 800979c:	2200      	movs	r2, #0
 800979e:	2100      	movs	r1, #0
 80097a0:	68f8      	ldr	r0, [r7, #12]
 80097a2:	f001 fc13 	bl	800afcc <USBD_LL_PrepareReceive>
 80097a6:	e017      	b.n	80097d8 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80097ae:	68db      	ldr	r3, [r3, #12]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d00a      	beq.n	80097ca <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80097ba:	2b03      	cmp	r3, #3
 80097bc:	d105      	bne.n	80097ca <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80097c4:	68db      	ldr	r3, [r3, #12]
 80097c6:	68f8      	ldr	r0, [r7, #12]
 80097c8:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80097ca:	2180      	movs	r1, #128	; 0x80
 80097cc:	68f8      	ldr	r0, [r7, #12]
 80097ce:	f001 fb53 	bl	800ae78 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80097d2:	68f8      	ldr	r0, [r7, #12]
 80097d4:	f000 ff32 	bl	800a63c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80097de:	2b01      	cmp	r3, #1
 80097e0:	d123      	bne.n	800982a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80097e2:	68f8      	ldr	r0, [r7, #12]
 80097e4:	f7ff fe9b 	bl	800951e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	2200      	movs	r2, #0
 80097ec:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80097f0:	e01b      	b.n	800982a <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80097f8:	695b      	ldr	r3, [r3, #20]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d013      	beq.n	8009826 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009804:	2b03      	cmp	r3, #3
 8009806:	d10e      	bne.n	8009826 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800980e:	695b      	ldr	r3, [r3, #20]
 8009810:	7afa      	ldrb	r2, [r7, #11]
 8009812:	4611      	mov	r1, r2
 8009814:	68f8      	ldr	r0, [r7, #12]
 8009816:	4798      	blx	r3
 8009818:	4603      	mov	r3, r0
 800981a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800981c:	7dfb      	ldrb	r3, [r7, #23]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d003      	beq.n	800982a <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8009822:	7dfb      	ldrb	r3, [r7, #23]
 8009824:	e002      	b.n	800982c <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009826:	2303      	movs	r3, #3
 8009828:	e000      	b.n	800982c <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800982a:	2300      	movs	r3, #0
}
 800982c:	4618      	mov	r0, r3
 800982e:	3718      	adds	r7, #24
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}

08009834 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b082      	sub	sp, #8
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2201      	movs	r2, #1
 8009840:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2200      	movs	r2, #0
 8009848:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2200      	movs	r2, #0
 8009850:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2200      	movs	r2, #0
 8009856:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009860:	2b00      	cmp	r3, #0
 8009862:	d009      	beq.n	8009878 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	687a      	ldr	r2, [r7, #4]
 800986e:	6852      	ldr	r2, [r2, #4]
 8009870:	b2d2      	uxtb	r2, r2
 8009872:	4611      	mov	r1, r2
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009878:	2340      	movs	r3, #64	; 0x40
 800987a:	2200      	movs	r2, #0
 800987c:	2100      	movs	r1, #0
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f001 fab5 	bl	800adee <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2201      	movs	r2, #1
 8009888:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2240      	movs	r2, #64	; 0x40
 8009890:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009894:	2340      	movs	r3, #64	; 0x40
 8009896:	2200      	movs	r2, #0
 8009898:	2180      	movs	r1, #128	; 0x80
 800989a:	6878      	ldr	r0, [r7, #4]
 800989c:	f001 faa7 	bl	800adee <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2201      	movs	r2, #1
 80098a4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	2240      	movs	r2, #64	; 0x40
 80098aa:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80098ac:	2300      	movs	r3, #0
}
 80098ae:	4618      	mov	r0, r3
 80098b0:	3708      	adds	r7, #8
 80098b2:	46bd      	mov	sp, r7
 80098b4:	bd80      	pop	{r7, pc}

080098b6 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80098b6:	b480      	push	{r7}
 80098b8:	b083      	sub	sp, #12
 80098ba:	af00      	add	r7, sp, #0
 80098bc:	6078      	str	r0, [r7, #4]
 80098be:	460b      	mov	r3, r1
 80098c0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	78fa      	ldrb	r2, [r7, #3]
 80098c6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80098c8:	2300      	movs	r3, #0
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	370c      	adds	r7, #12
 80098ce:	46bd      	mov	sp, r7
 80098d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d4:	4770      	bx	lr

080098d6 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80098d6:	b480      	push	{r7}
 80098d8:	b083      	sub	sp, #12
 80098da:	af00      	add	r7, sp, #0
 80098dc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2204      	movs	r2, #4
 80098ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80098f2:	2300      	movs	r3, #0
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	370c      	adds	r7, #12
 80098f8:	46bd      	mov	sp, r7
 80098fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fe:	4770      	bx	lr

08009900 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009900:	b480      	push	{r7}
 8009902:	b083      	sub	sp, #12
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800990e:	2b04      	cmp	r3, #4
 8009910:	d105      	bne.n	800991e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800991e:	2300      	movs	r3, #0
}
 8009920:	4618      	mov	r0, r3
 8009922:	370c      	adds	r7, #12
 8009924:	46bd      	mov	sp, r7
 8009926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992a:	4770      	bx	lr

0800992c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b082      	sub	sp, #8
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800993a:	2b03      	cmp	r3, #3
 800993c:	d10b      	bne.n	8009956 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009944:	69db      	ldr	r3, [r3, #28]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d005      	beq.n	8009956 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009950:	69db      	ldr	r3, [r3, #28]
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009956:	2300      	movs	r3, #0
}
 8009958:	4618      	mov	r0, r3
 800995a:	3708      	adds	r7, #8
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}

08009960 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009960:	b480      	push	{r7}
 8009962:	b083      	sub	sp, #12
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	460b      	mov	r3, r1
 800996a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800996c:	2300      	movs	r3, #0
}
 800996e:	4618      	mov	r0, r3
 8009970:	370c      	adds	r7, #12
 8009972:	46bd      	mov	sp, r7
 8009974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009978:	4770      	bx	lr

0800997a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800997a:	b480      	push	{r7}
 800997c:	b083      	sub	sp, #12
 800997e:	af00      	add	r7, sp, #0
 8009980:	6078      	str	r0, [r7, #4]
 8009982:	460b      	mov	r3, r1
 8009984:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009986:	2300      	movs	r3, #0
}
 8009988:	4618      	mov	r0, r3
 800998a:	370c      	adds	r7, #12
 800998c:	46bd      	mov	sp, r7
 800998e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009992:	4770      	bx	lr

08009994 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009994:	b480      	push	{r7}
 8009996:	b083      	sub	sp, #12
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800999c:	2300      	movs	r3, #0
}
 800999e:	4618      	mov	r0, r3
 80099a0:	370c      	adds	r7, #12
 80099a2:	46bd      	mov	sp, r7
 80099a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a8:	4770      	bx	lr

080099aa <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80099aa:	b580      	push	{r7, lr}
 80099ac:	b082      	sub	sp, #8
 80099ae:	af00      	add	r7, sp, #0
 80099b0:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2201      	movs	r2, #1
 80099b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d009      	beq.n	80099d8 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80099ca:	685b      	ldr	r3, [r3, #4]
 80099cc:	687a      	ldr	r2, [r7, #4]
 80099ce:	6852      	ldr	r2, [r2, #4]
 80099d0:	b2d2      	uxtb	r2, r2
 80099d2:	4611      	mov	r1, r2
 80099d4:	6878      	ldr	r0, [r7, #4]
 80099d6:	4798      	blx	r3
  }

  return USBD_OK;
 80099d8:	2300      	movs	r3, #0
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3708      	adds	r7, #8
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}

080099e2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80099e2:	b480      	push	{r7}
 80099e4:	b087      	sub	sp, #28
 80099e6:	af00      	add	r7, sp, #0
 80099e8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	781b      	ldrb	r3, [r3, #0]
 80099f2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	3301      	adds	r3, #1
 80099f8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	781b      	ldrb	r3, [r3, #0]
 80099fe:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009a00:	8a3b      	ldrh	r3, [r7, #16]
 8009a02:	021b      	lsls	r3, r3, #8
 8009a04:	b21a      	sxth	r2, r3
 8009a06:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009a0a:	4313      	orrs	r3, r2
 8009a0c:	b21b      	sxth	r3, r3
 8009a0e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009a10:	89fb      	ldrh	r3, [r7, #14]
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	371c      	adds	r7, #28
 8009a16:	46bd      	mov	sp, r7
 8009a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1c:	4770      	bx	lr
	...

08009a20 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b084      	sub	sp, #16
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	781b      	ldrb	r3, [r3, #0]
 8009a32:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009a36:	2b20      	cmp	r3, #32
 8009a38:	d004      	beq.n	8009a44 <USBD_StdDevReq+0x24>
 8009a3a:	2b40      	cmp	r3, #64	; 0x40
 8009a3c:	d002      	beq.n	8009a44 <USBD_StdDevReq+0x24>
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d00a      	beq.n	8009a58 <USBD_StdDevReq+0x38>
 8009a42:	e050      	b.n	8009ae6 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a4a:	689b      	ldr	r3, [r3, #8]
 8009a4c:	6839      	ldr	r1, [r7, #0]
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	4798      	blx	r3
 8009a52:	4603      	mov	r3, r0
 8009a54:	73fb      	strb	r3, [r7, #15]
    break;
 8009a56:	e04b      	b.n	8009af0 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	785b      	ldrb	r3, [r3, #1]
 8009a5c:	2b09      	cmp	r3, #9
 8009a5e:	d83c      	bhi.n	8009ada <USBD_StdDevReq+0xba>
 8009a60:	a201      	add	r2, pc, #4	; (adr r2, 8009a68 <USBD_StdDevReq+0x48>)
 8009a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a66:	bf00      	nop
 8009a68:	08009abd 	.word	0x08009abd
 8009a6c:	08009ad1 	.word	0x08009ad1
 8009a70:	08009adb 	.word	0x08009adb
 8009a74:	08009ac7 	.word	0x08009ac7
 8009a78:	08009adb 	.word	0x08009adb
 8009a7c:	08009a9b 	.word	0x08009a9b
 8009a80:	08009a91 	.word	0x08009a91
 8009a84:	08009adb 	.word	0x08009adb
 8009a88:	08009ab3 	.word	0x08009ab3
 8009a8c:	08009aa5 	.word	0x08009aa5
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8009a90:	6839      	ldr	r1, [r7, #0]
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f000 f9ce 	bl	8009e34 <USBD_GetDescriptor>
      break;
 8009a98:	e024      	b.n	8009ae4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8009a9a:	6839      	ldr	r1, [r7, #0]
 8009a9c:	6878      	ldr	r0, [r7, #4]
 8009a9e:	f000 fb33 	bl	800a108 <USBD_SetAddress>
      break;
 8009aa2:	e01f      	b.n	8009ae4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8009aa4:	6839      	ldr	r1, [r7, #0]
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	f000 fb70 	bl	800a18c <USBD_SetConfig>
 8009aac:	4603      	mov	r3, r0
 8009aae:	73fb      	strb	r3, [r7, #15]
      break;
 8009ab0:	e018      	b.n	8009ae4 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8009ab2:	6839      	ldr	r1, [r7, #0]
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f000 fc0d 	bl	800a2d4 <USBD_GetConfig>
      break;
 8009aba:	e013      	b.n	8009ae4 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8009abc:	6839      	ldr	r1, [r7, #0]
 8009abe:	6878      	ldr	r0, [r7, #4]
 8009ac0:	f000 fc3c 	bl	800a33c <USBD_GetStatus>
      break;
 8009ac4:	e00e      	b.n	8009ae4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8009ac6:	6839      	ldr	r1, [r7, #0]
 8009ac8:	6878      	ldr	r0, [r7, #4]
 8009aca:	f000 fc6a 	bl	800a3a2 <USBD_SetFeature>
      break;
 8009ace:	e009      	b.n	8009ae4 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8009ad0:	6839      	ldr	r1, [r7, #0]
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f000 fc79 	bl	800a3ca <USBD_ClrFeature>
      break;
 8009ad8:	e004      	b.n	8009ae4 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8009ada:	6839      	ldr	r1, [r7, #0]
 8009adc:	6878      	ldr	r0, [r7, #4]
 8009ade:	f000 fccf 	bl	800a480 <USBD_CtlError>
      break;
 8009ae2:	bf00      	nop
    }
    break;
 8009ae4:	e004      	b.n	8009af0 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8009ae6:	6839      	ldr	r1, [r7, #0]
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f000 fcc9 	bl	800a480 <USBD_CtlError>
    break;
 8009aee:	bf00      	nop
  }

  return ret;
 8009af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	3710      	adds	r7, #16
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}
 8009afa:	bf00      	nop

08009afc <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b084      	sub	sp, #16
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
 8009b04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009b06:	2300      	movs	r3, #0
 8009b08:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	781b      	ldrb	r3, [r3, #0]
 8009b0e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009b12:	2b20      	cmp	r3, #32
 8009b14:	d003      	beq.n	8009b1e <USBD_StdItfReq+0x22>
 8009b16:	2b40      	cmp	r3, #64	; 0x40
 8009b18:	d001      	beq.n	8009b1e <USBD_StdItfReq+0x22>
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d12a      	bne.n	8009b74 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b24:	3b01      	subs	r3, #1
 8009b26:	2b02      	cmp	r3, #2
 8009b28:	d81d      	bhi.n	8009b66 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	889b      	ldrh	r3, [r3, #4]
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	2b01      	cmp	r3, #1
 8009b32:	d813      	bhi.n	8009b5c <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b3a:	689b      	ldr	r3, [r3, #8]
 8009b3c:	6839      	ldr	r1, [r7, #0]
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	4798      	blx	r3
 8009b42:	4603      	mov	r3, r0
 8009b44:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	88db      	ldrh	r3, [r3, #6]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d110      	bne.n	8009b70 <USBD_StdItfReq+0x74>
 8009b4e:	7bfb      	ldrb	r3, [r7, #15]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d10d      	bne.n	8009b70 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f000 fd5e 	bl	800a616 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8009b5a:	e009      	b.n	8009b70 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8009b5c:	6839      	ldr	r1, [r7, #0]
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f000 fc8e 	bl	800a480 <USBD_CtlError>
      break;
 8009b64:	e004      	b.n	8009b70 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8009b66:	6839      	ldr	r1, [r7, #0]
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f000 fc89 	bl	800a480 <USBD_CtlError>
      break;
 8009b6e:	e000      	b.n	8009b72 <USBD_StdItfReq+0x76>
      break;
 8009b70:	bf00      	nop
    }
    break;
 8009b72:	e004      	b.n	8009b7e <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8009b74:	6839      	ldr	r1, [r7, #0]
 8009b76:	6878      	ldr	r0, [r7, #4]
 8009b78:	f000 fc82 	bl	800a480 <USBD_CtlError>
    break;
 8009b7c:	bf00      	nop
  }

  return ret;
 8009b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b80:	4618      	mov	r0, r3
 8009b82:	3710      	adds	r7, #16
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b084      	sub	sp, #16
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
 8009b90:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009b92:	2300      	movs	r3, #0
 8009b94:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	889b      	ldrh	r3, [r3, #4]
 8009b9a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	781b      	ldrb	r3, [r3, #0]
 8009ba0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009ba4:	2b20      	cmp	r3, #32
 8009ba6:	d004      	beq.n	8009bb2 <USBD_StdEPReq+0x2a>
 8009ba8:	2b40      	cmp	r3, #64	; 0x40
 8009baa:	d002      	beq.n	8009bb2 <USBD_StdEPReq+0x2a>
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d00a      	beq.n	8009bc6 <USBD_StdEPReq+0x3e>
 8009bb0:	e135      	b.n	8009e1e <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bb8:	689b      	ldr	r3, [r3, #8]
 8009bba:	6839      	ldr	r1, [r7, #0]
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	4798      	blx	r3
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	73fb      	strb	r3, [r7, #15]
    break;
 8009bc4:	e130      	b.n	8009e28 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	785b      	ldrb	r3, [r3, #1]
 8009bca:	2b01      	cmp	r3, #1
 8009bcc:	d03e      	beq.n	8009c4c <USBD_StdEPReq+0xc4>
 8009bce:	2b03      	cmp	r3, #3
 8009bd0:	d002      	beq.n	8009bd8 <USBD_StdEPReq+0x50>
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d077      	beq.n	8009cc6 <USBD_StdEPReq+0x13e>
 8009bd6:	e11c      	b.n	8009e12 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009bde:	2b02      	cmp	r3, #2
 8009be0:	d002      	beq.n	8009be8 <USBD_StdEPReq+0x60>
 8009be2:	2b03      	cmp	r3, #3
 8009be4:	d015      	beq.n	8009c12 <USBD_StdEPReq+0x8a>
 8009be6:	e02b      	b.n	8009c40 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009be8:	7bbb      	ldrb	r3, [r7, #14]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d00c      	beq.n	8009c08 <USBD_StdEPReq+0x80>
 8009bee:	7bbb      	ldrb	r3, [r7, #14]
 8009bf0:	2b80      	cmp	r3, #128	; 0x80
 8009bf2:	d009      	beq.n	8009c08 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8009bf4:	7bbb      	ldrb	r3, [r7, #14]
 8009bf6:	4619      	mov	r1, r3
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f001 f93d 	bl	800ae78 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009bfe:	2180      	movs	r1, #128	; 0x80
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f001 f939 	bl	800ae78 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8009c06:	e020      	b.n	8009c4a <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8009c08:	6839      	ldr	r1, [r7, #0]
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f000 fc38 	bl	800a480 <USBD_CtlError>
        break;
 8009c10:	e01b      	b.n	8009c4a <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	885b      	ldrh	r3, [r3, #2]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d10e      	bne.n	8009c38 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009c1a:	7bbb      	ldrb	r3, [r7, #14]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d00b      	beq.n	8009c38 <USBD_StdEPReq+0xb0>
 8009c20:	7bbb      	ldrb	r3, [r7, #14]
 8009c22:	2b80      	cmp	r3, #128	; 0x80
 8009c24:	d008      	beq.n	8009c38 <USBD_StdEPReq+0xb0>
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	88db      	ldrh	r3, [r3, #6]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d104      	bne.n	8009c38 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8009c2e:	7bbb      	ldrb	r3, [r7, #14]
 8009c30:	4619      	mov	r1, r3
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	f001 f920 	bl	800ae78 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f000 fcec 	bl	800a616 <USBD_CtlSendStatus>

        break;
 8009c3e:	e004      	b.n	8009c4a <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8009c40:	6839      	ldr	r1, [r7, #0]
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	f000 fc1c 	bl	800a480 <USBD_CtlError>
        break;
 8009c48:	bf00      	nop
      }
      break;
 8009c4a:	e0e7      	b.n	8009e1c <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c52:	2b02      	cmp	r3, #2
 8009c54:	d002      	beq.n	8009c5c <USBD_StdEPReq+0xd4>
 8009c56:	2b03      	cmp	r3, #3
 8009c58:	d015      	beq.n	8009c86 <USBD_StdEPReq+0xfe>
 8009c5a:	e02d      	b.n	8009cb8 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009c5c:	7bbb      	ldrb	r3, [r7, #14]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d00c      	beq.n	8009c7c <USBD_StdEPReq+0xf4>
 8009c62:	7bbb      	ldrb	r3, [r7, #14]
 8009c64:	2b80      	cmp	r3, #128	; 0x80
 8009c66:	d009      	beq.n	8009c7c <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8009c68:	7bbb      	ldrb	r3, [r7, #14]
 8009c6a:	4619      	mov	r1, r3
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f001 f903 	bl	800ae78 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009c72:	2180      	movs	r1, #128	; 0x80
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f001 f8ff 	bl	800ae78 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8009c7a:	e023      	b.n	8009cc4 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8009c7c:	6839      	ldr	r1, [r7, #0]
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f000 fbfe 	bl	800a480 <USBD_CtlError>
        break;
 8009c84:	e01e      	b.n	8009cc4 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	885b      	ldrh	r3, [r3, #2]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d119      	bne.n	8009cc2 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8009c8e:	7bbb      	ldrb	r3, [r7, #14]
 8009c90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d004      	beq.n	8009ca2 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009c98:	7bbb      	ldrb	r3, [r7, #14]
 8009c9a:	4619      	mov	r1, r3
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f001 f90a 	bl	800aeb6 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f000 fcb7 	bl	800a616 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cae:	689b      	ldr	r3, [r3, #8]
 8009cb0:	6839      	ldr	r1, [r7, #0]
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	4798      	blx	r3
        }
        break;
 8009cb6:	e004      	b.n	8009cc2 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 8009cb8:	6839      	ldr	r1, [r7, #0]
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f000 fbe0 	bl	800a480 <USBD_CtlError>
        break;
 8009cc0:	e000      	b.n	8009cc4 <USBD_StdEPReq+0x13c>
        break;
 8009cc2:	bf00      	nop
      }
      break;
 8009cc4:	e0aa      	b.n	8009e1c <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ccc:	2b02      	cmp	r3, #2
 8009cce:	d002      	beq.n	8009cd6 <USBD_StdEPReq+0x14e>
 8009cd0:	2b03      	cmp	r3, #3
 8009cd2:	d032      	beq.n	8009d3a <USBD_StdEPReq+0x1b2>
 8009cd4:	e097      	b.n	8009e06 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009cd6:	7bbb      	ldrb	r3, [r7, #14]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d007      	beq.n	8009cec <USBD_StdEPReq+0x164>
 8009cdc:	7bbb      	ldrb	r3, [r7, #14]
 8009cde:	2b80      	cmp	r3, #128	; 0x80
 8009ce0:	d004      	beq.n	8009cec <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 8009ce2:	6839      	ldr	r1, [r7, #0]
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f000 fbcb 	bl	800a480 <USBD_CtlError>
          break;
 8009cea:	e091      	b.n	8009e10 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009cec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	da0b      	bge.n	8009d0c <USBD_StdEPReq+0x184>
 8009cf4:	7bbb      	ldrb	r3, [r7, #14]
 8009cf6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009cfa:	4613      	mov	r3, r2
 8009cfc:	009b      	lsls	r3, r3, #2
 8009cfe:	4413      	add	r3, r2
 8009d00:	009b      	lsls	r3, r3, #2
 8009d02:	3310      	adds	r3, #16
 8009d04:	687a      	ldr	r2, [r7, #4]
 8009d06:	4413      	add	r3, r2
 8009d08:	3304      	adds	r3, #4
 8009d0a:	e00b      	b.n	8009d24 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8009d0c:	7bbb      	ldrb	r3, [r7, #14]
 8009d0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d12:	4613      	mov	r3, r2
 8009d14:	009b      	lsls	r3, r3, #2
 8009d16:	4413      	add	r3, r2
 8009d18:	009b      	lsls	r3, r3, #2
 8009d1a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009d1e:	687a      	ldr	r2, [r7, #4]
 8009d20:	4413      	add	r3, r2
 8009d22:	3304      	adds	r3, #4
 8009d24:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	2202      	movs	r2, #2
 8009d30:	4619      	mov	r1, r3
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f000 fc15 	bl	800a562 <USBD_CtlSendData>
        break;
 8009d38:	e06a      	b.n	8009e10 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8009d3a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	da11      	bge.n	8009d66 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009d42:	7bbb      	ldrb	r3, [r7, #14]
 8009d44:	f003 020f 	and.w	r2, r3, #15
 8009d48:	6879      	ldr	r1, [r7, #4]
 8009d4a:	4613      	mov	r3, r2
 8009d4c:	009b      	lsls	r3, r3, #2
 8009d4e:	4413      	add	r3, r2
 8009d50:	009b      	lsls	r3, r3, #2
 8009d52:	440b      	add	r3, r1
 8009d54:	3324      	adds	r3, #36	; 0x24
 8009d56:	881b      	ldrh	r3, [r3, #0]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d117      	bne.n	8009d8c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8009d5c:	6839      	ldr	r1, [r7, #0]
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	f000 fb8e 	bl	800a480 <USBD_CtlError>
            break;
 8009d64:	e054      	b.n	8009e10 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009d66:	7bbb      	ldrb	r3, [r7, #14]
 8009d68:	f003 020f 	and.w	r2, r3, #15
 8009d6c:	6879      	ldr	r1, [r7, #4]
 8009d6e:	4613      	mov	r3, r2
 8009d70:	009b      	lsls	r3, r3, #2
 8009d72:	4413      	add	r3, r2
 8009d74:	009b      	lsls	r3, r3, #2
 8009d76:	440b      	add	r3, r1
 8009d78:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009d7c:	881b      	ldrh	r3, [r3, #0]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d104      	bne.n	8009d8c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8009d82:	6839      	ldr	r1, [r7, #0]
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f000 fb7b 	bl	800a480 <USBD_CtlError>
            break;
 8009d8a:	e041      	b.n	8009e10 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	da0b      	bge.n	8009dac <USBD_StdEPReq+0x224>
 8009d94:	7bbb      	ldrb	r3, [r7, #14]
 8009d96:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009d9a:	4613      	mov	r3, r2
 8009d9c:	009b      	lsls	r3, r3, #2
 8009d9e:	4413      	add	r3, r2
 8009da0:	009b      	lsls	r3, r3, #2
 8009da2:	3310      	adds	r3, #16
 8009da4:	687a      	ldr	r2, [r7, #4]
 8009da6:	4413      	add	r3, r2
 8009da8:	3304      	adds	r3, #4
 8009daa:	e00b      	b.n	8009dc4 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8009dac:	7bbb      	ldrb	r3, [r7, #14]
 8009dae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009db2:	4613      	mov	r3, r2
 8009db4:	009b      	lsls	r3, r3, #2
 8009db6:	4413      	add	r3, r2
 8009db8:	009b      	lsls	r3, r3, #2
 8009dba:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009dbe:	687a      	ldr	r2, [r7, #4]
 8009dc0:	4413      	add	r3, r2
 8009dc2:	3304      	adds	r3, #4
 8009dc4:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009dc6:	7bbb      	ldrb	r3, [r7, #14]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d002      	beq.n	8009dd2 <USBD_StdEPReq+0x24a>
 8009dcc:	7bbb      	ldrb	r3, [r7, #14]
 8009dce:	2b80      	cmp	r3, #128	; 0x80
 8009dd0:	d103      	bne.n	8009dda <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	601a      	str	r2, [r3, #0]
 8009dd8:	e00e      	b.n	8009df8 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009dda:	7bbb      	ldrb	r3, [r7, #14]
 8009ddc:	4619      	mov	r1, r3
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f001 f888 	bl	800aef4 <USBD_LL_IsStallEP>
 8009de4:	4603      	mov	r3, r0
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d003      	beq.n	8009df2 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	2201      	movs	r2, #1
 8009dee:	601a      	str	r2, [r3, #0]
 8009df0:	e002      	b.n	8009df8 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 8009df2:	68bb      	ldr	r3, [r7, #8]
 8009df4:	2200      	movs	r2, #0
 8009df6:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009df8:	68bb      	ldr	r3, [r7, #8]
 8009dfa:	2202      	movs	r2, #2
 8009dfc:	4619      	mov	r1, r3
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	f000 fbaf 	bl	800a562 <USBD_CtlSendData>
          break;
 8009e04:	e004      	b.n	8009e10 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 8009e06:	6839      	ldr	r1, [r7, #0]
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f000 fb39 	bl	800a480 <USBD_CtlError>
        break;
 8009e0e:	bf00      	nop
      }
      break;
 8009e10:	e004      	b.n	8009e1c <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 8009e12:	6839      	ldr	r1, [r7, #0]
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f000 fb33 	bl	800a480 <USBD_CtlError>
      break;
 8009e1a:	bf00      	nop
    }
    break;
 8009e1c:	e004      	b.n	8009e28 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 8009e1e:	6839      	ldr	r1, [r7, #0]
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f000 fb2d 	bl	800a480 <USBD_CtlError>
    break;
 8009e26:	bf00      	nop
  }

  return ret;
 8009e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	3710      	adds	r7, #16
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	bd80      	pop	{r7, pc}
	...

08009e34 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b084      	sub	sp, #16
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
 8009e3c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009e42:	2300      	movs	r3, #0
 8009e44:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009e46:	2300      	movs	r3, #0
 8009e48:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	885b      	ldrh	r3, [r3, #2]
 8009e4e:	0a1b      	lsrs	r3, r3, #8
 8009e50:	b29b      	uxth	r3, r3
 8009e52:	3b01      	subs	r3, #1
 8009e54:	2b06      	cmp	r3, #6
 8009e56:	f200 8128 	bhi.w	800a0aa <USBD_GetDescriptor+0x276>
 8009e5a:	a201      	add	r2, pc, #4	; (adr r2, 8009e60 <USBD_GetDescriptor+0x2c>)
 8009e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e60:	08009e7d 	.word	0x08009e7d
 8009e64:	08009e95 	.word	0x08009e95
 8009e68:	08009ed5 	.word	0x08009ed5
 8009e6c:	0800a0ab 	.word	0x0800a0ab
 8009e70:	0800a0ab 	.word	0x0800a0ab
 8009e74:	0800a04b 	.word	0x0800a04b
 8009e78:	0800a077 	.word	0x0800a077
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	687a      	ldr	r2, [r7, #4]
 8009e86:	7c12      	ldrb	r2, [r2, #16]
 8009e88:	f107 0108 	add.w	r1, r7, #8
 8009e8c:	4610      	mov	r0, r2
 8009e8e:	4798      	blx	r3
 8009e90:	60f8      	str	r0, [r7, #12]
    break;
 8009e92:	e112      	b.n	800a0ba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	7c1b      	ldrb	r3, [r3, #16]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d10d      	bne.n	8009eb8 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ea4:	f107 0208 	add.w	r2, r7, #8
 8009ea8:	4610      	mov	r0, r2
 8009eaa:	4798      	blx	r3
 8009eac:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	3301      	adds	r3, #1
 8009eb2:	2202      	movs	r2, #2
 8009eb4:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8009eb6:	e100      	b.n	800a0ba <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ec0:	f107 0208 	add.w	r2, r7, #8
 8009ec4:	4610      	mov	r0, r2
 8009ec6:	4798      	blx	r3
 8009ec8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	3301      	adds	r3, #1
 8009ece:	2202      	movs	r2, #2
 8009ed0:	701a      	strb	r2, [r3, #0]
    break;
 8009ed2:	e0f2      	b.n	800a0ba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	885b      	ldrh	r3, [r3, #2]
 8009ed8:	b2db      	uxtb	r3, r3
 8009eda:	2b05      	cmp	r3, #5
 8009edc:	f200 80ac 	bhi.w	800a038 <USBD_GetDescriptor+0x204>
 8009ee0:	a201      	add	r2, pc, #4	; (adr r2, 8009ee8 <USBD_GetDescriptor+0xb4>)
 8009ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ee6:	bf00      	nop
 8009ee8:	08009f01 	.word	0x08009f01
 8009eec:	08009f35 	.word	0x08009f35
 8009ef0:	08009f69 	.word	0x08009f69
 8009ef4:	08009f9d 	.word	0x08009f9d
 8009ef8:	08009fd1 	.word	0x08009fd1
 8009efc:	0800a005 	.word	0x0800a005
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f06:	685b      	ldr	r3, [r3, #4]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d00b      	beq.n	8009f24 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f12:	685b      	ldr	r3, [r3, #4]
 8009f14:	687a      	ldr	r2, [r7, #4]
 8009f16:	7c12      	ldrb	r2, [r2, #16]
 8009f18:	f107 0108 	add.w	r1, r7, #8
 8009f1c:	4610      	mov	r0, r2
 8009f1e:	4798      	blx	r3
 8009f20:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009f22:	e091      	b.n	800a048 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009f24:	6839      	ldr	r1, [r7, #0]
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f000 faaa 	bl	800a480 <USBD_CtlError>
        err++;
 8009f2c:	7afb      	ldrb	r3, [r7, #11]
 8009f2e:	3301      	adds	r3, #1
 8009f30:	72fb      	strb	r3, [r7, #11]
      break;
 8009f32:	e089      	b.n	800a048 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f3a:	689b      	ldr	r3, [r3, #8]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d00b      	beq.n	8009f58 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f46:	689b      	ldr	r3, [r3, #8]
 8009f48:	687a      	ldr	r2, [r7, #4]
 8009f4a:	7c12      	ldrb	r2, [r2, #16]
 8009f4c:	f107 0108 	add.w	r1, r7, #8
 8009f50:	4610      	mov	r0, r2
 8009f52:	4798      	blx	r3
 8009f54:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009f56:	e077      	b.n	800a048 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009f58:	6839      	ldr	r1, [r7, #0]
 8009f5a:	6878      	ldr	r0, [r7, #4]
 8009f5c:	f000 fa90 	bl	800a480 <USBD_CtlError>
        err++;
 8009f60:	7afb      	ldrb	r3, [r7, #11]
 8009f62:	3301      	adds	r3, #1
 8009f64:	72fb      	strb	r3, [r7, #11]
      break;
 8009f66:	e06f      	b.n	800a048 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f6e:	68db      	ldr	r3, [r3, #12]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d00b      	beq.n	8009f8c <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f7a:	68db      	ldr	r3, [r3, #12]
 8009f7c:	687a      	ldr	r2, [r7, #4]
 8009f7e:	7c12      	ldrb	r2, [r2, #16]
 8009f80:	f107 0108 	add.w	r1, r7, #8
 8009f84:	4610      	mov	r0, r2
 8009f86:	4798      	blx	r3
 8009f88:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009f8a:	e05d      	b.n	800a048 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009f8c:	6839      	ldr	r1, [r7, #0]
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f000 fa76 	bl	800a480 <USBD_CtlError>
        err++;
 8009f94:	7afb      	ldrb	r3, [r7, #11]
 8009f96:	3301      	adds	r3, #1
 8009f98:	72fb      	strb	r3, [r7, #11]
      break;
 8009f9a:	e055      	b.n	800a048 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fa2:	691b      	ldr	r3, [r3, #16]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d00b      	beq.n	8009fc0 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fae:	691b      	ldr	r3, [r3, #16]
 8009fb0:	687a      	ldr	r2, [r7, #4]
 8009fb2:	7c12      	ldrb	r2, [r2, #16]
 8009fb4:	f107 0108 	add.w	r1, r7, #8
 8009fb8:	4610      	mov	r0, r2
 8009fba:	4798      	blx	r3
 8009fbc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009fbe:	e043      	b.n	800a048 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009fc0:	6839      	ldr	r1, [r7, #0]
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f000 fa5c 	bl	800a480 <USBD_CtlError>
        err++;
 8009fc8:	7afb      	ldrb	r3, [r7, #11]
 8009fca:	3301      	adds	r3, #1
 8009fcc:	72fb      	strb	r3, [r7, #11]
      break;
 8009fce:	e03b      	b.n	800a048 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fd6:	695b      	ldr	r3, [r3, #20]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d00b      	beq.n	8009ff4 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fe2:	695b      	ldr	r3, [r3, #20]
 8009fe4:	687a      	ldr	r2, [r7, #4]
 8009fe6:	7c12      	ldrb	r2, [r2, #16]
 8009fe8:	f107 0108 	add.w	r1, r7, #8
 8009fec:	4610      	mov	r0, r2
 8009fee:	4798      	blx	r3
 8009ff0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009ff2:	e029      	b.n	800a048 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009ff4:	6839      	ldr	r1, [r7, #0]
 8009ff6:	6878      	ldr	r0, [r7, #4]
 8009ff8:	f000 fa42 	bl	800a480 <USBD_CtlError>
        err++;
 8009ffc:	7afb      	ldrb	r3, [r7, #11]
 8009ffe:	3301      	adds	r3, #1
 800a000:	72fb      	strb	r3, [r7, #11]
      break;
 800a002:	e021      	b.n	800a048 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a00a:	699b      	ldr	r3, [r3, #24]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d00b      	beq.n	800a028 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a016:	699b      	ldr	r3, [r3, #24]
 800a018:	687a      	ldr	r2, [r7, #4]
 800a01a:	7c12      	ldrb	r2, [r2, #16]
 800a01c:	f107 0108 	add.w	r1, r7, #8
 800a020:	4610      	mov	r0, r2
 800a022:	4798      	blx	r3
 800a024:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a026:	e00f      	b.n	800a048 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800a028:	6839      	ldr	r1, [r7, #0]
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f000 fa28 	bl	800a480 <USBD_CtlError>
        err++;
 800a030:	7afb      	ldrb	r3, [r7, #11]
 800a032:	3301      	adds	r3, #1
 800a034:	72fb      	strb	r3, [r7, #11]
      break;
 800a036:	e007      	b.n	800a048 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800a038:	6839      	ldr	r1, [r7, #0]
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	f000 fa20 	bl	800a480 <USBD_CtlError>
      err++;
 800a040:	7afb      	ldrb	r3, [r7, #11]
 800a042:	3301      	adds	r3, #1
 800a044:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800a046:	bf00      	nop
    }
    break;
 800a048:	e037      	b.n	800a0ba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	7c1b      	ldrb	r3, [r3, #16]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d109      	bne.n	800a066 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a058:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a05a:	f107 0208 	add.w	r2, r7, #8
 800a05e:	4610      	mov	r0, r2
 800a060:	4798      	blx	r3
 800a062:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800a064:	e029      	b.n	800a0ba <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800a066:	6839      	ldr	r1, [r7, #0]
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 fa09 	bl	800a480 <USBD_CtlError>
      err++;
 800a06e:	7afb      	ldrb	r3, [r7, #11]
 800a070:	3301      	adds	r3, #1
 800a072:	72fb      	strb	r3, [r7, #11]
    break;
 800a074:	e021      	b.n	800a0ba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	7c1b      	ldrb	r3, [r3, #16]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d10d      	bne.n	800a09a <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a086:	f107 0208 	add.w	r2, r7, #8
 800a08a:	4610      	mov	r0, r2
 800a08c:	4798      	blx	r3
 800a08e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	3301      	adds	r3, #1
 800a094:	2207      	movs	r2, #7
 800a096:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800a098:	e00f      	b.n	800a0ba <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800a09a:	6839      	ldr	r1, [r7, #0]
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f000 f9ef 	bl	800a480 <USBD_CtlError>
      err++;
 800a0a2:	7afb      	ldrb	r3, [r7, #11]
 800a0a4:	3301      	adds	r3, #1
 800a0a6:	72fb      	strb	r3, [r7, #11]
    break;
 800a0a8:	e007      	b.n	800a0ba <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800a0aa:	6839      	ldr	r1, [r7, #0]
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f000 f9e7 	bl	800a480 <USBD_CtlError>
    err++;
 800a0b2:	7afb      	ldrb	r3, [r7, #11]
 800a0b4:	3301      	adds	r3, #1
 800a0b6:	72fb      	strb	r3, [r7, #11]
    break;
 800a0b8:	bf00      	nop
  }

  if (err != 0U)
 800a0ba:	7afb      	ldrb	r3, [r7, #11]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d11e      	bne.n	800a0fe <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	88db      	ldrh	r3, [r3, #6]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d016      	beq.n	800a0f6 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 800a0c8:	893b      	ldrh	r3, [r7, #8]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d00e      	beq.n	800a0ec <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	88da      	ldrh	r2, [r3, #6]
 800a0d2:	893b      	ldrh	r3, [r7, #8]
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	bf28      	it	cs
 800a0d8:	4613      	movcs	r3, r2
 800a0da:	b29b      	uxth	r3, r3
 800a0dc:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800a0de:	893b      	ldrh	r3, [r7, #8]
 800a0e0:	461a      	mov	r2, r3
 800a0e2:	68f9      	ldr	r1, [r7, #12]
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f000 fa3c 	bl	800a562 <USBD_CtlSendData>
 800a0ea:	e009      	b.n	800a100 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800a0ec:	6839      	ldr	r1, [r7, #0]
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f000 f9c6 	bl	800a480 <USBD_CtlError>
 800a0f4:	e004      	b.n	800a100 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f000 fa8d 	bl	800a616 <USBD_CtlSendStatus>
 800a0fc:	e000      	b.n	800a100 <USBD_GetDescriptor+0x2cc>
    return;
 800a0fe:	bf00      	nop
    }
  }
}
 800a100:	3710      	adds	r7, #16
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}
 800a106:	bf00      	nop

0800a108 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b084      	sub	sp, #16
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
 800a110:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	889b      	ldrh	r3, [r3, #4]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d130      	bne.n	800a17c <USBD_SetAddress+0x74>
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	88db      	ldrh	r3, [r3, #6]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d12c      	bne.n	800a17c <USBD_SetAddress+0x74>
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	885b      	ldrh	r3, [r3, #2]
 800a126:	2b7f      	cmp	r3, #127	; 0x7f
 800a128:	d828      	bhi.n	800a17c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	885b      	ldrh	r3, [r3, #2]
 800a12e:	b2db      	uxtb	r3, r3
 800a130:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a134:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a13c:	2b03      	cmp	r3, #3
 800a13e:	d104      	bne.n	800a14a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a140:	6839      	ldr	r1, [r7, #0]
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f000 f99c 	bl	800a480 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a148:	e01c      	b.n	800a184 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	7bfa      	ldrb	r2, [r7, #15]
 800a14e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a152:	7bfb      	ldrb	r3, [r7, #15]
 800a154:	4619      	mov	r1, r3
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f000 fef8 	bl	800af4c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a15c:	6878      	ldr	r0, [r7, #4]
 800a15e:	f000 fa5a 	bl	800a616 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a162:	7bfb      	ldrb	r3, [r7, #15]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d004      	beq.n	800a172 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2202      	movs	r2, #2
 800a16c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a170:	e008      	b.n	800a184 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2201      	movs	r2, #1
 800a176:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a17a:	e003      	b.n	800a184 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a17c:	6839      	ldr	r1, [r7, #0]
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f000 f97e 	bl	800a480 <USBD_CtlError>
  }
}
 800a184:	bf00      	nop
 800a186:	3710      	adds	r7, #16
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}

0800a18c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b084      	sub	sp, #16
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
 800a194:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a196:	2300      	movs	r3, #0
 800a198:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	885b      	ldrh	r3, [r3, #2]
 800a19e:	b2da      	uxtb	r2, r3
 800a1a0:	4b4b      	ldr	r3, [pc, #300]	; (800a2d0 <USBD_SetConfig+0x144>)
 800a1a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a1a4:	4b4a      	ldr	r3, [pc, #296]	; (800a2d0 <USBD_SetConfig+0x144>)
 800a1a6:	781b      	ldrb	r3, [r3, #0]
 800a1a8:	2b01      	cmp	r3, #1
 800a1aa:	d905      	bls.n	800a1b8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a1ac:	6839      	ldr	r1, [r7, #0]
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f000 f966 	bl	800a480 <USBD_CtlError>
    return USBD_FAIL;
 800a1b4:	2303      	movs	r3, #3
 800a1b6:	e087      	b.n	800a2c8 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1be:	2b02      	cmp	r3, #2
 800a1c0:	d002      	beq.n	800a1c8 <USBD_SetConfig+0x3c>
 800a1c2:	2b03      	cmp	r3, #3
 800a1c4:	d025      	beq.n	800a212 <USBD_SetConfig+0x86>
 800a1c6:	e071      	b.n	800a2ac <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800a1c8:	4b41      	ldr	r3, [pc, #260]	; (800a2d0 <USBD_SetConfig+0x144>)
 800a1ca:	781b      	ldrb	r3, [r3, #0]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d01c      	beq.n	800a20a <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800a1d0:	4b3f      	ldr	r3, [pc, #252]	; (800a2d0 <USBD_SetConfig+0x144>)
 800a1d2:	781b      	ldrb	r3, [r3, #0]
 800a1d4:	461a      	mov	r2, r3
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800a1da:	4b3d      	ldr	r3, [pc, #244]	; (800a2d0 <USBD_SetConfig+0x144>)
 800a1dc:	781b      	ldrb	r3, [r3, #0]
 800a1de:	4619      	mov	r1, r3
 800a1e0:	6878      	ldr	r0, [r7, #4]
 800a1e2:	f7ff f9a7 	bl	8009534 <USBD_SetClassConfig>
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800a1ea:	7bfb      	ldrb	r3, [r7, #15]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d004      	beq.n	800a1fa <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800a1f0:	6839      	ldr	r1, [r7, #0]
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f000 f944 	bl	800a480 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800a1f8:	e065      	b.n	800a2c6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f000 fa0b 	bl	800a616 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2203      	movs	r2, #3
 800a204:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800a208:	e05d      	b.n	800a2c6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f000 fa03 	bl	800a616 <USBD_CtlSendStatus>
    break;
 800a210:	e059      	b.n	800a2c6 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800a212:	4b2f      	ldr	r3, [pc, #188]	; (800a2d0 <USBD_SetConfig+0x144>)
 800a214:	781b      	ldrb	r3, [r3, #0]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d112      	bne.n	800a240 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2202      	movs	r2, #2
 800a21e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800a222:	4b2b      	ldr	r3, [pc, #172]	; (800a2d0 <USBD_SetConfig+0x144>)
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	461a      	mov	r2, r3
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a22c:	4b28      	ldr	r3, [pc, #160]	; (800a2d0 <USBD_SetConfig+0x144>)
 800a22e:	781b      	ldrb	r3, [r3, #0]
 800a230:	4619      	mov	r1, r3
 800a232:	6878      	ldr	r0, [r7, #4]
 800a234:	f7ff f99a 	bl	800956c <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f000 f9ec 	bl	800a616 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800a23e:	e042      	b.n	800a2c6 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800a240:	4b23      	ldr	r3, [pc, #140]	; (800a2d0 <USBD_SetConfig+0x144>)
 800a242:	781b      	ldrb	r3, [r3, #0]
 800a244:	461a      	mov	r2, r3
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	685b      	ldr	r3, [r3, #4]
 800a24a:	429a      	cmp	r2, r3
 800a24c:	d02a      	beq.n	800a2a4 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	685b      	ldr	r3, [r3, #4]
 800a252:	b2db      	uxtb	r3, r3
 800a254:	4619      	mov	r1, r3
 800a256:	6878      	ldr	r0, [r7, #4]
 800a258:	f7ff f988 	bl	800956c <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800a25c:	4b1c      	ldr	r3, [pc, #112]	; (800a2d0 <USBD_SetConfig+0x144>)
 800a25e:	781b      	ldrb	r3, [r3, #0]
 800a260:	461a      	mov	r2, r3
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800a266:	4b1a      	ldr	r3, [pc, #104]	; (800a2d0 <USBD_SetConfig+0x144>)
 800a268:	781b      	ldrb	r3, [r3, #0]
 800a26a:	4619      	mov	r1, r3
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f7ff f961 	bl	8009534 <USBD_SetClassConfig>
 800a272:	4603      	mov	r3, r0
 800a274:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800a276:	7bfb      	ldrb	r3, [r7, #15]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d00f      	beq.n	800a29c <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800a27c:	6839      	ldr	r1, [r7, #0]
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f000 f8fe 	bl	800a480 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	685b      	ldr	r3, [r3, #4]
 800a288:	b2db      	uxtb	r3, r3
 800a28a:	4619      	mov	r1, r3
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f7ff f96d 	bl	800956c <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2202      	movs	r2, #2
 800a296:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800a29a:	e014      	b.n	800a2c6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f000 f9ba 	bl	800a616 <USBD_CtlSendStatus>
    break;
 800a2a2:	e010      	b.n	800a2c6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f000 f9b6 	bl	800a616 <USBD_CtlSendStatus>
    break;
 800a2aa:	e00c      	b.n	800a2c6 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800a2ac:	6839      	ldr	r1, [r7, #0]
 800a2ae:	6878      	ldr	r0, [r7, #4]
 800a2b0:	f000 f8e6 	bl	800a480 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a2b4:	4b06      	ldr	r3, [pc, #24]	; (800a2d0 <USBD_SetConfig+0x144>)
 800a2b6:	781b      	ldrb	r3, [r3, #0]
 800a2b8:	4619      	mov	r1, r3
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f7ff f956 	bl	800956c <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800a2c0:	2303      	movs	r3, #3
 800a2c2:	73fb      	strb	r3, [r7, #15]
    break;
 800a2c4:	bf00      	nop
  }

  return ret;
 800a2c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	3710      	adds	r7, #16
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bd80      	pop	{r7, pc}
 800a2d0:	200003a8 	.word	0x200003a8

0800a2d4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b082      	sub	sp, #8
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	88db      	ldrh	r3, [r3, #6]
 800a2e2:	2b01      	cmp	r3, #1
 800a2e4:	d004      	beq.n	800a2f0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a2e6:	6839      	ldr	r1, [r7, #0]
 800a2e8:	6878      	ldr	r0, [r7, #4]
 800a2ea:	f000 f8c9 	bl	800a480 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800a2ee:	e021      	b.n	800a334 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2f6:	2b01      	cmp	r3, #1
 800a2f8:	db17      	blt.n	800a32a <USBD_GetConfig+0x56>
 800a2fa:	2b02      	cmp	r3, #2
 800a2fc:	dd02      	ble.n	800a304 <USBD_GetConfig+0x30>
 800a2fe:	2b03      	cmp	r3, #3
 800a300:	d00b      	beq.n	800a31a <USBD_GetConfig+0x46>
 800a302:	e012      	b.n	800a32a <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2200      	movs	r2, #0
 800a308:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	3308      	adds	r3, #8
 800a30e:	2201      	movs	r2, #1
 800a310:	4619      	mov	r1, r3
 800a312:	6878      	ldr	r0, [r7, #4]
 800a314:	f000 f925 	bl	800a562 <USBD_CtlSendData>
      break;
 800a318:	e00c      	b.n	800a334 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	3304      	adds	r3, #4
 800a31e:	2201      	movs	r2, #1
 800a320:	4619      	mov	r1, r3
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f000 f91d 	bl	800a562 <USBD_CtlSendData>
      break;
 800a328:	e004      	b.n	800a334 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800a32a:	6839      	ldr	r1, [r7, #0]
 800a32c:	6878      	ldr	r0, [r7, #4]
 800a32e:	f000 f8a7 	bl	800a480 <USBD_CtlError>
      break;
 800a332:	bf00      	nop
}
 800a334:	bf00      	nop
 800a336:	3708      	adds	r7, #8
 800a338:	46bd      	mov	sp, r7
 800a33a:	bd80      	pop	{r7, pc}

0800a33c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b082      	sub	sp, #8
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
 800a344:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a34c:	3b01      	subs	r3, #1
 800a34e:	2b02      	cmp	r3, #2
 800a350:	d81e      	bhi.n	800a390 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	88db      	ldrh	r3, [r3, #6]
 800a356:	2b02      	cmp	r3, #2
 800a358:	d004      	beq.n	800a364 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800a35a:	6839      	ldr	r1, [r7, #0]
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f000 f88f 	bl	800a480 <USBD_CtlError>
      break;
 800a362:	e01a      	b.n	800a39a <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2201      	movs	r2, #1
 800a368:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a370:	2b00      	cmp	r3, #0
 800a372:	d005      	beq.n	800a380 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	68db      	ldr	r3, [r3, #12]
 800a378:	f043 0202 	orr.w	r2, r3, #2
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	330c      	adds	r3, #12
 800a384:	2202      	movs	r2, #2
 800a386:	4619      	mov	r1, r3
 800a388:	6878      	ldr	r0, [r7, #4]
 800a38a:	f000 f8ea 	bl	800a562 <USBD_CtlSendData>
    break;
 800a38e:	e004      	b.n	800a39a <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800a390:	6839      	ldr	r1, [r7, #0]
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	f000 f874 	bl	800a480 <USBD_CtlError>
    break;
 800a398:	bf00      	nop
  }
}
 800a39a:	bf00      	nop
 800a39c:	3708      	adds	r7, #8
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bd80      	pop	{r7, pc}

0800a3a2 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3a2:	b580      	push	{r7, lr}
 800a3a4:	b082      	sub	sp, #8
 800a3a6:	af00      	add	r7, sp, #0
 800a3a8:	6078      	str	r0, [r7, #4]
 800a3aa:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	885b      	ldrh	r3, [r3, #2]
 800a3b0:	2b01      	cmp	r3, #1
 800a3b2:	d106      	bne.n	800a3c2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2201      	movs	r2, #1
 800a3b8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a3bc:	6878      	ldr	r0, [r7, #4]
 800a3be:	f000 f92a 	bl	800a616 <USBD_CtlSendStatus>
  }
}
 800a3c2:	bf00      	nop
 800a3c4:	3708      	adds	r7, #8
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}

0800a3ca <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3ca:	b580      	push	{r7, lr}
 800a3cc:	b082      	sub	sp, #8
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	6078      	str	r0, [r7, #4]
 800a3d2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3da:	3b01      	subs	r3, #1
 800a3dc:	2b02      	cmp	r3, #2
 800a3de:	d80b      	bhi.n	800a3f8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a3e0:	683b      	ldr	r3, [r7, #0]
 800a3e2:	885b      	ldrh	r3, [r3, #2]
 800a3e4:	2b01      	cmp	r3, #1
 800a3e6:	d10c      	bne.n	800a402 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f000 f910 	bl	800a616 <USBD_CtlSendStatus>
      }
      break;
 800a3f6:	e004      	b.n	800a402 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a3f8:	6839      	ldr	r1, [r7, #0]
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	f000 f840 	bl	800a480 <USBD_CtlError>
      break;
 800a400:	e000      	b.n	800a404 <USBD_ClrFeature+0x3a>
      break;
 800a402:	bf00      	nop
  }
}
 800a404:	bf00      	nop
 800a406:	3708      	adds	r7, #8
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}

0800a40c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b084      	sub	sp, #16
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
 800a414:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	781a      	ldrb	r2, [r3, #0]
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	3301      	adds	r3, #1
 800a426:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	781a      	ldrb	r2, [r3, #0]
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	3301      	adds	r3, #1
 800a434:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a436:	68f8      	ldr	r0, [r7, #12]
 800a438:	f7ff fad3 	bl	80099e2 <SWAPBYTE>
 800a43c:	4603      	mov	r3, r0
 800a43e:	461a      	mov	r2, r3
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	3301      	adds	r3, #1
 800a448:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	3301      	adds	r3, #1
 800a44e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a450:	68f8      	ldr	r0, [r7, #12]
 800a452:	f7ff fac6 	bl	80099e2 <SWAPBYTE>
 800a456:	4603      	mov	r3, r0
 800a458:	461a      	mov	r2, r3
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	3301      	adds	r3, #1
 800a462:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	3301      	adds	r3, #1
 800a468:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a46a:	68f8      	ldr	r0, [r7, #12]
 800a46c:	f7ff fab9 	bl	80099e2 <SWAPBYTE>
 800a470:	4603      	mov	r3, r0
 800a472:	461a      	mov	r2, r3
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	80da      	strh	r2, [r3, #6]
}
 800a478:	bf00      	nop
 800a47a:	3710      	adds	r7, #16
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bd80      	pop	{r7, pc}

0800a480 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b082      	sub	sp, #8
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
 800a488:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a48a:	2180      	movs	r1, #128	; 0x80
 800a48c:	6878      	ldr	r0, [r7, #4]
 800a48e:	f000 fcf3 	bl	800ae78 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a492:	2100      	movs	r1, #0
 800a494:	6878      	ldr	r0, [r7, #4]
 800a496:	f000 fcef 	bl	800ae78 <USBD_LL_StallEP>
}
 800a49a:	bf00      	nop
 800a49c:	3708      	adds	r7, #8
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	bd80      	pop	{r7, pc}

0800a4a2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a4a2:	b580      	push	{r7, lr}
 800a4a4:	b086      	sub	sp, #24
 800a4a6:	af00      	add	r7, sp, #0
 800a4a8:	60f8      	str	r0, [r7, #12]
 800a4aa:	60b9      	str	r1, [r7, #8]
 800a4ac:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d036      	beq.n	800a526 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a4bc:	6938      	ldr	r0, [r7, #16]
 800a4be:	f000 f836 	bl	800a52e <USBD_GetLen>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	3301      	adds	r3, #1
 800a4c6:	b29b      	uxth	r3, r3
 800a4c8:	005b      	lsls	r3, r3, #1
 800a4ca:	b29a      	uxth	r2, r3
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a4d0:	7dfb      	ldrb	r3, [r7, #23]
 800a4d2:	68ba      	ldr	r2, [r7, #8]
 800a4d4:	4413      	add	r3, r2
 800a4d6:	687a      	ldr	r2, [r7, #4]
 800a4d8:	7812      	ldrb	r2, [r2, #0]
 800a4da:	701a      	strb	r2, [r3, #0]
  idx++;
 800a4dc:	7dfb      	ldrb	r3, [r7, #23]
 800a4de:	3301      	adds	r3, #1
 800a4e0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a4e2:	7dfb      	ldrb	r3, [r7, #23]
 800a4e4:	68ba      	ldr	r2, [r7, #8]
 800a4e6:	4413      	add	r3, r2
 800a4e8:	2203      	movs	r2, #3
 800a4ea:	701a      	strb	r2, [r3, #0]
  idx++;
 800a4ec:	7dfb      	ldrb	r3, [r7, #23]
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a4f2:	e013      	b.n	800a51c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a4f4:	7dfb      	ldrb	r3, [r7, #23]
 800a4f6:	68ba      	ldr	r2, [r7, #8]
 800a4f8:	4413      	add	r3, r2
 800a4fa:	693a      	ldr	r2, [r7, #16]
 800a4fc:	7812      	ldrb	r2, [r2, #0]
 800a4fe:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a500:	693b      	ldr	r3, [r7, #16]
 800a502:	3301      	adds	r3, #1
 800a504:	613b      	str	r3, [r7, #16]
    idx++;
 800a506:	7dfb      	ldrb	r3, [r7, #23]
 800a508:	3301      	adds	r3, #1
 800a50a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a50c:	7dfb      	ldrb	r3, [r7, #23]
 800a50e:	68ba      	ldr	r2, [r7, #8]
 800a510:	4413      	add	r3, r2
 800a512:	2200      	movs	r2, #0
 800a514:	701a      	strb	r2, [r3, #0]
    idx++;
 800a516:	7dfb      	ldrb	r3, [r7, #23]
 800a518:	3301      	adds	r3, #1
 800a51a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	781b      	ldrb	r3, [r3, #0]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d1e7      	bne.n	800a4f4 <USBD_GetString+0x52>
 800a524:	e000      	b.n	800a528 <USBD_GetString+0x86>
    return;
 800a526:	bf00      	nop
  }
}
 800a528:	3718      	adds	r7, #24
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bd80      	pop	{r7, pc}

0800a52e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a52e:	b480      	push	{r7}
 800a530:	b085      	sub	sp, #20
 800a532:	af00      	add	r7, sp, #0
 800a534:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a536:	2300      	movs	r3, #0
 800a538:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a53e:	e005      	b.n	800a54c <USBD_GetLen+0x1e>
  {
    len++;
 800a540:	7bfb      	ldrb	r3, [r7, #15]
 800a542:	3301      	adds	r3, #1
 800a544:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a546:	68bb      	ldr	r3, [r7, #8]
 800a548:	3301      	adds	r3, #1
 800a54a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	781b      	ldrb	r3, [r3, #0]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d1f5      	bne.n	800a540 <USBD_GetLen+0x12>
  }

  return len;
 800a554:	7bfb      	ldrb	r3, [r7, #15]
}
 800a556:	4618      	mov	r0, r3
 800a558:	3714      	adds	r7, #20
 800a55a:	46bd      	mov	sp, r7
 800a55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a560:	4770      	bx	lr

0800a562 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a562:	b580      	push	{r7, lr}
 800a564:	b084      	sub	sp, #16
 800a566:	af00      	add	r7, sp, #0
 800a568:	60f8      	str	r0, [r7, #12]
 800a56a:	60b9      	str	r1, [r7, #8]
 800a56c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	2202      	movs	r2, #2
 800a572:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	687a      	ldr	r2, [r7, #4]
 800a57a:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	687a      	ldr	r2, [r7, #4]
 800a580:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	68ba      	ldr	r2, [r7, #8]
 800a586:	2100      	movs	r1, #0
 800a588:	68f8      	ldr	r0, [r7, #12]
 800a58a:	f000 fcfe 	bl	800af8a <USBD_LL_Transmit>

  return USBD_OK;
 800a58e:	2300      	movs	r3, #0
}
 800a590:	4618      	mov	r0, r3
 800a592:	3710      	adds	r7, #16
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}

0800a598 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b084      	sub	sp, #16
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	60f8      	str	r0, [r7, #12]
 800a5a0:	60b9      	str	r1, [r7, #8]
 800a5a2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	68ba      	ldr	r2, [r7, #8]
 800a5a8:	2100      	movs	r1, #0
 800a5aa:	68f8      	ldr	r0, [r7, #12]
 800a5ac:	f000 fced 	bl	800af8a <USBD_LL_Transmit>

  return USBD_OK;
 800a5b0:	2300      	movs	r3, #0
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3710      	adds	r7, #16
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}

0800a5ba <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a5ba:	b580      	push	{r7, lr}
 800a5bc:	b084      	sub	sp, #16
 800a5be:	af00      	add	r7, sp, #0
 800a5c0:	60f8      	str	r0, [r7, #12]
 800a5c2:	60b9      	str	r1, [r7, #8]
 800a5c4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	2203      	movs	r2, #3
 800a5ca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	687a      	ldr	r2, [r7, #4]
 800a5d2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	687a      	ldr	r2, [r7, #4]
 800a5da:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	68ba      	ldr	r2, [r7, #8]
 800a5e2:	2100      	movs	r1, #0
 800a5e4:	68f8      	ldr	r0, [r7, #12]
 800a5e6:	f000 fcf1 	bl	800afcc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a5ea:	2300      	movs	r3, #0
}
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	3710      	adds	r7, #16
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	bd80      	pop	{r7, pc}

0800a5f4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b084      	sub	sp, #16
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	60f8      	str	r0, [r7, #12]
 800a5fc:	60b9      	str	r1, [r7, #8]
 800a5fe:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	68ba      	ldr	r2, [r7, #8]
 800a604:	2100      	movs	r1, #0
 800a606:	68f8      	ldr	r0, [r7, #12]
 800a608:	f000 fce0 	bl	800afcc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a60c:	2300      	movs	r3, #0
}
 800a60e:	4618      	mov	r0, r3
 800a610:	3710      	adds	r7, #16
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}

0800a616 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a616:	b580      	push	{r7, lr}
 800a618:	b082      	sub	sp, #8
 800a61a:	af00      	add	r7, sp, #0
 800a61c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2204      	movs	r2, #4
 800a622:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a626:	2300      	movs	r3, #0
 800a628:	2200      	movs	r2, #0
 800a62a:	2100      	movs	r1, #0
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f000 fcac 	bl	800af8a <USBD_LL_Transmit>

  return USBD_OK;
 800a632:	2300      	movs	r3, #0
}
 800a634:	4618      	mov	r0, r3
 800a636:	3708      	adds	r7, #8
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd80      	pop	{r7, pc}

0800a63c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b082      	sub	sp, #8
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2205      	movs	r2, #5
 800a648:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a64c:	2300      	movs	r3, #0
 800a64e:	2200      	movs	r2, #0
 800a650:	2100      	movs	r1, #0
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f000 fcba 	bl	800afcc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a658:	2300      	movs	r3, #0
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3708      	adds	r7, #8
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}
	...

0800a664 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a664:	b580      	push	{r7, lr}
 800a666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a668:	2200      	movs	r2, #0
 800a66a:	4912      	ldr	r1, [pc, #72]	; (800a6b4 <MX_USB_DEVICE_Init+0x50>)
 800a66c:	4812      	ldr	r0, [pc, #72]	; (800a6b8 <MX_USB_DEVICE_Init+0x54>)
 800a66e:	f7fe fef3 	bl	8009458 <USBD_Init>
 800a672:	4603      	mov	r3, r0
 800a674:	2b00      	cmp	r3, #0
 800a676:	d001      	beq.n	800a67c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a678:	f7f7 fed2 	bl	8002420 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a67c:	490f      	ldr	r1, [pc, #60]	; (800a6bc <MX_USB_DEVICE_Init+0x58>)
 800a67e:	480e      	ldr	r0, [pc, #56]	; (800a6b8 <MX_USB_DEVICE_Init+0x54>)
 800a680:	f7fe ff20 	bl	80094c4 <USBD_RegisterClass>
 800a684:	4603      	mov	r3, r0
 800a686:	2b00      	cmp	r3, #0
 800a688:	d001      	beq.n	800a68e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a68a:	f7f7 fec9 	bl	8002420 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a68e:	490c      	ldr	r1, [pc, #48]	; (800a6c0 <MX_USB_DEVICE_Init+0x5c>)
 800a690:	4809      	ldr	r0, [pc, #36]	; (800a6b8 <MX_USB_DEVICE_Init+0x54>)
 800a692:	f7fe fe45 	bl	8009320 <USBD_CDC_RegisterInterface>
 800a696:	4603      	mov	r3, r0
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d001      	beq.n	800a6a0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a69c:	f7f7 fec0 	bl	8002420 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a6a0:	4805      	ldr	r0, [pc, #20]	; (800a6b8 <MX_USB_DEVICE_Init+0x54>)
 800a6a2:	f7fe ff30 	bl	8009506 <USBD_Start>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d001      	beq.n	800a6b0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a6ac:	f7f7 feb8 	bl	8002420 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a6b0:	bf00      	nop
 800a6b2:	bd80      	pop	{r7, pc}
 800a6b4:	20000138 	.word	0x20000138
 800a6b8:	200006f8 	.word	0x200006f8
 800a6bc:	20000018 	.word	0x20000018
 800a6c0:	20000124 	.word	0x20000124

0800a6c4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	4905      	ldr	r1, [pc, #20]	; (800a6e0 <CDC_Init_FS+0x1c>)
 800a6cc:	4805      	ldr	r0, [pc, #20]	; (800a6e4 <CDC_Init_FS+0x20>)
 800a6ce:	f7fe fe3c 	bl	800934a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a6d2:	4905      	ldr	r1, [pc, #20]	; (800a6e8 <CDC_Init_FS+0x24>)
 800a6d4:	4803      	ldr	r0, [pc, #12]	; (800a6e4 <CDC_Init_FS+0x20>)
 800a6d6:	f7fe fe51 	bl	800937c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a6da:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	bd80      	pop	{r7, pc}
 800a6e0:	200011c8 	.word	0x200011c8
 800a6e4:	200006f8 	.word	0x200006f8
 800a6e8:	200009c8 	.word	0x200009c8

0800a6ec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a6f0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fa:	4770      	bx	lr

0800a6fc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	b083      	sub	sp, #12
 800a700:	af00      	add	r7, sp, #0
 800a702:	4603      	mov	r3, r0
 800a704:	6039      	str	r1, [r7, #0]
 800a706:	71fb      	strb	r3, [r7, #7]
 800a708:	4613      	mov	r3, r2
 800a70a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a70c:	79fb      	ldrb	r3, [r7, #7]
 800a70e:	2b23      	cmp	r3, #35	; 0x23
 800a710:	d85c      	bhi.n	800a7cc <CDC_Control_FS+0xd0>
 800a712:	a201      	add	r2, pc, #4	; (adr r2, 800a718 <CDC_Control_FS+0x1c>)
 800a714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a718:	0800a7cd 	.word	0x0800a7cd
 800a71c:	0800a7cd 	.word	0x0800a7cd
 800a720:	0800a7cd 	.word	0x0800a7cd
 800a724:	0800a7cd 	.word	0x0800a7cd
 800a728:	0800a7cd 	.word	0x0800a7cd
 800a72c:	0800a7cd 	.word	0x0800a7cd
 800a730:	0800a7cd 	.word	0x0800a7cd
 800a734:	0800a7cd 	.word	0x0800a7cd
 800a738:	0800a7cd 	.word	0x0800a7cd
 800a73c:	0800a7cd 	.word	0x0800a7cd
 800a740:	0800a7cd 	.word	0x0800a7cd
 800a744:	0800a7cd 	.word	0x0800a7cd
 800a748:	0800a7cd 	.word	0x0800a7cd
 800a74c:	0800a7cd 	.word	0x0800a7cd
 800a750:	0800a7cd 	.word	0x0800a7cd
 800a754:	0800a7cd 	.word	0x0800a7cd
 800a758:	0800a7cd 	.word	0x0800a7cd
 800a75c:	0800a7cd 	.word	0x0800a7cd
 800a760:	0800a7cd 	.word	0x0800a7cd
 800a764:	0800a7cd 	.word	0x0800a7cd
 800a768:	0800a7cd 	.word	0x0800a7cd
 800a76c:	0800a7cd 	.word	0x0800a7cd
 800a770:	0800a7cd 	.word	0x0800a7cd
 800a774:	0800a7cd 	.word	0x0800a7cd
 800a778:	0800a7cd 	.word	0x0800a7cd
 800a77c:	0800a7cd 	.word	0x0800a7cd
 800a780:	0800a7cd 	.word	0x0800a7cd
 800a784:	0800a7cd 	.word	0x0800a7cd
 800a788:	0800a7cd 	.word	0x0800a7cd
 800a78c:	0800a7cd 	.word	0x0800a7cd
 800a790:	0800a7cd 	.word	0x0800a7cd
 800a794:	0800a7cd 	.word	0x0800a7cd
 800a798:	0800a7a9 	.word	0x0800a7a9
 800a79c:	0800a7bb 	.word	0x0800a7bb
 800a7a0:	0800a7cd 	.word	0x0800a7cd
 800a7a4:	0800a7cd 	.word	0x0800a7cd
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800a7a8:	4b0c      	ldr	r3, [pc, #48]	; (800a7dc <CDC_Control_FS+0xe0>)
 800a7aa:	683a      	ldr	r2, [r7, #0]
 800a7ac:	6810      	ldr	r0, [r2, #0]
 800a7ae:	6018      	str	r0, [r3, #0]
 800a7b0:	8891      	ldrh	r1, [r2, #4]
 800a7b2:	7992      	ldrb	r2, [r2, #6]
 800a7b4:	8099      	strh	r1, [r3, #4]
 800a7b6:	719a      	strb	r2, [r3, #6]
    break;
 800a7b8:	e009      	b.n	800a7ce <CDC_Control_FS+0xd2>

    case CDC_GET_LINE_CODING:
    	memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	4a07      	ldr	r2, [pc, #28]	; (800a7dc <CDC_Control_FS+0xe0>)
 800a7be:	6810      	ldr	r0, [r2, #0]
 800a7c0:	6018      	str	r0, [r3, #0]
 800a7c2:	8891      	ldrh	r1, [r2, #4]
 800a7c4:	7992      	ldrb	r2, [r2, #6]
 800a7c6:	8099      	strh	r1, [r3, #4]
 800a7c8:	719a      	strb	r2, [r3, #6]
    break;
 800a7ca:	e000      	b.n	800a7ce <CDC_Control_FS+0xd2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a7cc:	bf00      	nop
  }

  return (USBD_OK);
 800a7ce:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	370c      	adds	r7, #12
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7da:	4770      	bx	lr
 800a7dc:	2000011c 	.word	0x2000011c

0800a7e0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b082      	sub	sp, #8
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
 800a7e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a7ea:	6879      	ldr	r1, [r7, #4]
 800a7ec:	4805      	ldr	r0, [pc, #20]	; (800a804 <CDC_Receive_FS+0x24>)
 800a7ee:	f7fe fdc5 	bl	800937c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a7f2:	4804      	ldr	r0, [pc, #16]	; (800a804 <CDC_Receive_FS+0x24>)
 800a7f4:	f7fe fe06 	bl	8009404 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a7f8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	3708      	adds	r7, #8
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}
 800a802:	bf00      	nop
 800a804:	200006f8 	.word	0x200006f8

0800a808 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b084      	sub	sp, #16
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
 800a810:	460b      	mov	r3, r1
 800a812:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a814:	2300      	movs	r3, #0
 800a816:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a818:	4b0d      	ldr	r3, [pc, #52]	; (800a850 <CDC_Transmit_FS+0x48>)
 800a81a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a81e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a826:	2b00      	cmp	r3, #0
 800a828:	d001      	beq.n	800a82e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a82a:	2301      	movs	r3, #1
 800a82c:	e00b      	b.n	800a846 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a82e:	887b      	ldrh	r3, [r7, #2]
 800a830:	461a      	mov	r2, r3
 800a832:	6879      	ldr	r1, [r7, #4]
 800a834:	4806      	ldr	r0, [pc, #24]	; (800a850 <CDC_Transmit_FS+0x48>)
 800a836:	f7fe fd88 	bl	800934a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a83a:	4805      	ldr	r0, [pc, #20]	; (800a850 <CDC_Transmit_FS+0x48>)
 800a83c:	f7fe fdb2 	bl	80093a4 <USBD_CDC_TransmitPacket>
 800a840:	4603      	mov	r3, r0
 800a842:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a844:	7bfb      	ldrb	r3, [r7, #15]
}
 800a846:	4618      	mov	r0, r3
 800a848:	3710      	adds	r7, #16
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}
 800a84e:	bf00      	nop
 800a850:	200006f8 	.word	0x200006f8

0800a854 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a854:	b480      	push	{r7}
 800a856:	b087      	sub	sp, #28
 800a858:	af00      	add	r7, sp, #0
 800a85a:	60f8      	str	r0, [r7, #12]
 800a85c:	60b9      	str	r1, [r7, #8]
 800a85e:	4613      	mov	r3, r2
 800a860:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a862:	2300      	movs	r3, #0
 800a864:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a866:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a86a:	4618      	mov	r0, r3
 800a86c:	371c      	adds	r7, #28
 800a86e:	46bd      	mov	sp, r7
 800a870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a874:	4770      	bx	lr
	...

0800a878 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a878:	b480      	push	{r7}
 800a87a:	b083      	sub	sp, #12
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	4603      	mov	r3, r0
 800a880:	6039      	str	r1, [r7, #0]
 800a882:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	2212      	movs	r2, #18
 800a888:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a88a:	4b03      	ldr	r3, [pc, #12]	; (800a898 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a88c:	4618      	mov	r0, r3
 800a88e:	370c      	adds	r7, #12
 800a890:	46bd      	mov	sp, r7
 800a892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a896:	4770      	bx	lr
 800a898:	20000154 	.word	0x20000154

0800a89c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b083      	sub	sp, #12
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	4603      	mov	r3, r0
 800a8a4:	6039      	str	r1, [r7, #0]
 800a8a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	2204      	movs	r2, #4
 800a8ac:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a8ae:	4b03      	ldr	r3, [pc, #12]	; (800a8bc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	370c      	adds	r7, #12
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ba:	4770      	bx	lr
 800a8bc:	20000168 	.word	0x20000168

0800a8c0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b082      	sub	sp, #8
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	6039      	str	r1, [r7, #0]
 800a8ca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a8cc:	79fb      	ldrb	r3, [r7, #7]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d105      	bne.n	800a8de <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a8d2:	683a      	ldr	r2, [r7, #0]
 800a8d4:	4907      	ldr	r1, [pc, #28]	; (800a8f4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a8d6:	4808      	ldr	r0, [pc, #32]	; (800a8f8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a8d8:	f7ff fde3 	bl	800a4a2 <USBD_GetString>
 800a8dc:	e004      	b.n	800a8e8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a8de:	683a      	ldr	r2, [r7, #0]
 800a8e0:	4904      	ldr	r1, [pc, #16]	; (800a8f4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a8e2:	4805      	ldr	r0, [pc, #20]	; (800a8f8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a8e4:	f7ff fddd 	bl	800a4a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a8e8:	4b02      	ldr	r3, [pc, #8]	; (800a8f4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	3708      	adds	r7, #8
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	bd80      	pop	{r7, pc}
 800a8f2:	bf00      	nop
 800a8f4:	200019c8 	.word	0x200019c8
 800a8f8:	0800d4b0 	.word	0x0800d4b0

0800a8fc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b082      	sub	sp, #8
 800a900:	af00      	add	r7, sp, #0
 800a902:	4603      	mov	r3, r0
 800a904:	6039      	str	r1, [r7, #0]
 800a906:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a908:	683a      	ldr	r2, [r7, #0]
 800a90a:	4904      	ldr	r1, [pc, #16]	; (800a91c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a90c:	4804      	ldr	r0, [pc, #16]	; (800a920 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a90e:	f7ff fdc8 	bl	800a4a2 <USBD_GetString>
  return USBD_StrDesc;
 800a912:	4b02      	ldr	r3, [pc, #8]	; (800a91c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a914:	4618      	mov	r0, r3
 800a916:	3708      	adds	r7, #8
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}
 800a91c:	200019c8 	.word	0x200019c8
 800a920:	0800d4c8 	.word	0x0800d4c8

0800a924 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b082      	sub	sp, #8
 800a928:	af00      	add	r7, sp, #0
 800a92a:	4603      	mov	r3, r0
 800a92c:	6039      	str	r1, [r7, #0]
 800a92e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	221a      	movs	r2, #26
 800a934:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a936:	f000 f843 	bl	800a9c0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a93a:	4b02      	ldr	r3, [pc, #8]	; (800a944 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a93c:	4618      	mov	r0, r3
 800a93e:	3708      	adds	r7, #8
 800a940:	46bd      	mov	sp, r7
 800a942:	bd80      	pop	{r7, pc}
 800a944:	2000016c 	.word	0x2000016c

0800a948 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b082      	sub	sp, #8
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	4603      	mov	r3, r0
 800a950:	6039      	str	r1, [r7, #0]
 800a952:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a954:	79fb      	ldrb	r3, [r7, #7]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d105      	bne.n	800a966 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a95a:	683a      	ldr	r2, [r7, #0]
 800a95c:	4907      	ldr	r1, [pc, #28]	; (800a97c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a95e:	4808      	ldr	r0, [pc, #32]	; (800a980 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a960:	f7ff fd9f 	bl	800a4a2 <USBD_GetString>
 800a964:	e004      	b.n	800a970 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a966:	683a      	ldr	r2, [r7, #0]
 800a968:	4904      	ldr	r1, [pc, #16]	; (800a97c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a96a:	4805      	ldr	r0, [pc, #20]	; (800a980 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a96c:	f7ff fd99 	bl	800a4a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a970:	4b02      	ldr	r3, [pc, #8]	; (800a97c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a972:	4618      	mov	r0, r3
 800a974:	3708      	adds	r7, #8
 800a976:	46bd      	mov	sp, r7
 800a978:	bd80      	pop	{r7, pc}
 800a97a:	bf00      	nop
 800a97c:	200019c8 	.word	0x200019c8
 800a980:	0800d4dc 	.word	0x0800d4dc

0800a984 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b082      	sub	sp, #8
 800a988:	af00      	add	r7, sp, #0
 800a98a:	4603      	mov	r3, r0
 800a98c:	6039      	str	r1, [r7, #0]
 800a98e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a990:	79fb      	ldrb	r3, [r7, #7]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d105      	bne.n	800a9a2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a996:	683a      	ldr	r2, [r7, #0]
 800a998:	4907      	ldr	r1, [pc, #28]	; (800a9b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a99a:	4808      	ldr	r0, [pc, #32]	; (800a9bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a99c:	f7ff fd81 	bl	800a4a2 <USBD_GetString>
 800a9a0:	e004      	b.n	800a9ac <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a9a2:	683a      	ldr	r2, [r7, #0]
 800a9a4:	4904      	ldr	r1, [pc, #16]	; (800a9b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a9a6:	4805      	ldr	r0, [pc, #20]	; (800a9bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a9a8:	f7ff fd7b 	bl	800a4a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a9ac:	4b02      	ldr	r3, [pc, #8]	; (800a9b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3708      	adds	r7, #8
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}
 800a9b6:	bf00      	nop
 800a9b8:	200019c8 	.word	0x200019c8
 800a9bc:	0800d4e8 	.word	0x0800d4e8

0800a9c0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b084      	sub	sp, #16
 800a9c4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a9c6:	4b0f      	ldr	r3, [pc, #60]	; (800aa04 <Get_SerialNum+0x44>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a9cc:	4b0e      	ldr	r3, [pc, #56]	; (800aa08 <Get_SerialNum+0x48>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a9d2:	4b0e      	ldr	r3, [pc, #56]	; (800aa0c <Get_SerialNum+0x4c>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a9d8:	68fa      	ldr	r2, [r7, #12]
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	4413      	add	r3, r2
 800a9de:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d009      	beq.n	800a9fa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a9e6:	2208      	movs	r2, #8
 800a9e8:	4909      	ldr	r1, [pc, #36]	; (800aa10 <Get_SerialNum+0x50>)
 800a9ea:	68f8      	ldr	r0, [r7, #12]
 800a9ec:	f000 f814 	bl	800aa18 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a9f0:	2204      	movs	r2, #4
 800a9f2:	4908      	ldr	r1, [pc, #32]	; (800aa14 <Get_SerialNum+0x54>)
 800a9f4:	68b8      	ldr	r0, [r7, #8]
 800a9f6:	f000 f80f 	bl	800aa18 <IntToUnicode>
  }
}
 800a9fa:	bf00      	nop
 800a9fc:	3710      	adds	r7, #16
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}
 800aa02:	bf00      	nop
 800aa04:	1fff7a10 	.word	0x1fff7a10
 800aa08:	1fff7a14 	.word	0x1fff7a14
 800aa0c:	1fff7a18 	.word	0x1fff7a18
 800aa10:	2000016e 	.word	0x2000016e
 800aa14:	2000017e 	.word	0x2000017e

0800aa18 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800aa18:	b480      	push	{r7}
 800aa1a:	b087      	sub	sp, #28
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	60f8      	str	r0, [r7, #12]
 800aa20:	60b9      	str	r1, [r7, #8]
 800aa22:	4613      	mov	r3, r2
 800aa24:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800aa26:	2300      	movs	r3, #0
 800aa28:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	75fb      	strb	r3, [r7, #23]
 800aa2e:	e027      	b.n	800aa80 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	0f1b      	lsrs	r3, r3, #28
 800aa34:	2b09      	cmp	r3, #9
 800aa36:	d80b      	bhi.n	800aa50 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	0f1b      	lsrs	r3, r3, #28
 800aa3c:	b2da      	uxtb	r2, r3
 800aa3e:	7dfb      	ldrb	r3, [r7, #23]
 800aa40:	005b      	lsls	r3, r3, #1
 800aa42:	4619      	mov	r1, r3
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	440b      	add	r3, r1
 800aa48:	3230      	adds	r2, #48	; 0x30
 800aa4a:	b2d2      	uxtb	r2, r2
 800aa4c:	701a      	strb	r2, [r3, #0]
 800aa4e:	e00a      	b.n	800aa66 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	0f1b      	lsrs	r3, r3, #28
 800aa54:	b2da      	uxtb	r2, r3
 800aa56:	7dfb      	ldrb	r3, [r7, #23]
 800aa58:	005b      	lsls	r3, r3, #1
 800aa5a:	4619      	mov	r1, r3
 800aa5c:	68bb      	ldr	r3, [r7, #8]
 800aa5e:	440b      	add	r3, r1
 800aa60:	3237      	adds	r2, #55	; 0x37
 800aa62:	b2d2      	uxtb	r2, r2
 800aa64:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	011b      	lsls	r3, r3, #4
 800aa6a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800aa6c:	7dfb      	ldrb	r3, [r7, #23]
 800aa6e:	005b      	lsls	r3, r3, #1
 800aa70:	3301      	adds	r3, #1
 800aa72:	68ba      	ldr	r2, [r7, #8]
 800aa74:	4413      	add	r3, r2
 800aa76:	2200      	movs	r2, #0
 800aa78:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800aa7a:	7dfb      	ldrb	r3, [r7, #23]
 800aa7c:	3301      	adds	r3, #1
 800aa7e:	75fb      	strb	r3, [r7, #23]
 800aa80:	7dfa      	ldrb	r2, [r7, #23]
 800aa82:	79fb      	ldrb	r3, [r7, #7]
 800aa84:	429a      	cmp	r2, r3
 800aa86:	d3d3      	bcc.n	800aa30 <IntToUnicode+0x18>
  }
}
 800aa88:	bf00      	nop
 800aa8a:	371c      	adds	r7, #28
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa92:	4770      	bx	lr

0800aa94 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b08a      	sub	sp, #40	; 0x28
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aa9c:	f107 0314 	add.w	r3, r7, #20
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	601a      	str	r2, [r3, #0]
 800aaa4:	605a      	str	r2, [r3, #4]
 800aaa6:	609a      	str	r2, [r3, #8]
 800aaa8:	60da      	str	r2, [r3, #12]
 800aaaa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800aab4:	d13a      	bne.n	800ab2c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aab6:	2300      	movs	r3, #0
 800aab8:	613b      	str	r3, [r7, #16]
 800aaba:	4b1e      	ldr	r3, [pc, #120]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800aabc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aabe:	4a1d      	ldr	r2, [pc, #116]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800aac0:	f043 0301 	orr.w	r3, r3, #1
 800aac4:	6313      	str	r3, [r2, #48]	; 0x30
 800aac6:	4b1b      	ldr	r3, [pc, #108]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800aac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aaca:	f003 0301 	and.w	r3, r3, #1
 800aace:	613b      	str	r3, [r7, #16]
 800aad0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800aad2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800aad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aad8:	2302      	movs	r3, #2
 800aada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aadc:	2300      	movs	r3, #0
 800aade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aae0:	2303      	movs	r3, #3
 800aae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800aae4:	230a      	movs	r3, #10
 800aae6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aae8:	f107 0314 	add.w	r3, r7, #20
 800aaec:	4619      	mov	r1, r3
 800aaee:	4812      	ldr	r0, [pc, #72]	; (800ab38 <HAL_PCD_MspInit+0xa4>)
 800aaf0:	f7f8 fe74 	bl	80037dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aaf4:	4b0f      	ldr	r3, [pc, #60]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800aaf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aaf8:	4a0e      	ldr	r2, [pc, #56]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800aafa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aafe:	6353      	str	r3, [r2, #52]	; 0x34
 800ab00:	2300      	movs	r3, #0
 800ab02:	60fb      	str	r3, [r7, #12]
 800ab04:	4b0b      	ldr	r3, [pc, #44]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800ab06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab08:	4a0a      	ldr	r2, [pc, #40]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800ab0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ab0e:	6453      	str	r3, [r2, #68]	; 0x44
 800ab10:	4b08      	ldr	r3, [pc, #32]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800ab12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ab18:	60fb      	str	r3, [r7, #12]
 800ab1a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	2101      	movs	r1, #1
 800ab20:	2043      	movs	r0, #67	; 0x43
 800ab22:	f7f8 fe24 	bl	800376e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ab26:	2043      	movs	r0, #67	; 0x43
 800ab28:	f7f8 fe3d 	bl	80037a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ab2c:	bf00      	nop
 800ab2e:	3728      	adds	r7, #40	; 0x28
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bd80      	pop	{r7, pc}
 800ab34:	40023800 	.word	0x40023800
 800ab38:	40020000 	.word	0x40020000

0800ab3c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800ab50:	4619      	mov	r1, r3
 800ab52:	4610      	mov	r0, r2
 800ab54:	f7fe fd22 	bl	800959c <USBD_LL_SetupStage>
}
 800ab58:	bf00      	nop
 800ab5a:	3708      	adds	r7, #8
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bd80      	pop	{r7, pc}

0800ab60 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab60:	b580      	push	{r7, lr}
 800ab62:	b082      	sub	sp, #8
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
 800ab68:	460b      	mov	r3, r1
 800ab6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800ab72:	78fa      	ldrb	r2, [r7, #3]
 800ab74:	6879      	ldr	r1, [r7, #4]
 800ab76:	4613      	mov	r3, r2
 800ab78:	00db      	lsls	r3, r3, #3
 800ab7a:	1a9b      	subs	r3, r3, r2
 800ab7c:	009b      	lsls	r3, r3, #2
 800ab7e:	440b      	add	r3, r1
 800ab80:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800ab84:	681a      	ldr	r2, [r3, #0]
 800ab86:	78fb      	ldrb	r3, [r7, #3]
 800ab88:	4619      	mov	r1, r3
 800ab8a:	f7fe fd5a 	bl	8009642 <USBD_LL_DataOutStage>
}
 800ab8e:	bf00      	nop
 800ab90:	3708      	adds	r7, #8
 800ab92:	46bd      	mov	sp, r7
 800ab94:	bd80      	pop	{r7, pc}

0800ab96 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab96:	b580      	push	{r7, lr}
 800ab98:	b082      	sub	sp, #8
 800ab9a:	af00      	add	r7, sp, #0
 800ab9c:	6078      	str	r0, [r7, #4]
 800ab9e:	460b      	mov	r3, r1
 800aba0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800aba8:	78fa      	ldrb	r2, [r7, #3]
 800abaa:	6879      	ldr	r1, [r7, #4]
 800abac:	4613      	mov	r3, r2
 800abae:	00db      	lsls	r3, r3, #3
 800abb0:	1a9b      	subs	r3, r3, r2
 800abb2:	009b      	lsls	r3, r3, #2
 800abb4:	440b      	add	r3, r1
 800abb6:	3348      	adds	r3, #72	; 0x48
 800abb8:	681a      	ldr	r2, [r3, #0]
 800abba:	78fb      	ldrb	r3, [r7, #3]
 800abbc:	4619      	mov	r1, r3
 800abbe:	f7fe fda3 	bl	8009708 <USBD_LL_DataInStage>
}
 800abc2:	bf00      	nop
 800abc4:	3708      	adds	r7, #8
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bd80      	pop	{r7, pc}

0800abca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abca:	b580      	push	{r7, lr}
 800abcc:	b082      	sub	sp, #8
 800abce:	af00      	add	r7, sp, #0
 800abd0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800abd8:	4618      	mov	r0, r3
 800abda:	f7fe fea7 	bl	800992c <USBD_LL_SOF>
}
 800abde:	bf00      	nop
 800abe0:	3708      	adds	r7, #8
 800abe2:	46bd      	mov	sp, r7
 800abe4:	bd80      	pop	{r7, pc}

0800abe6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abe6:	b580      	push	{r7, lr}
 800abe8:	b084      	sub	sp, #16
 800abea:	af00      	add	r7, sp, #0
 800abec:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800abee:	2301      	movs	r3, #1
 800abf0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	68db      	ldr	r3, [r3, #12]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d102      	bne.n	800ac00 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800abfa:	2300      	movs	r3, #0
 800abfc:	73fb      	strb	r3, [r7, #15]
 800abfe:	e008      	b.n	800ac12 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	68db      	ldr	r3, [r3, #12]
 800ac04:	2b02      	cmp	r3, #2
 800ac06:	d102      	bne.n	800ac0e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ac08:	2301      	movs	r3, #1
 800ac0a:	73fb      	strb	r3, [r7, #15]
 800ac0c:	e001      	b.n	800ac12 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ac0e:	f7f7 fc07 	bl	8002420 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ac18:	7bfa      	ldrb	r2, [r7, #15]
 800ac1a:	4611      	mov	r1, r2
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f7fe fe4a 	bl	80098b6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ac28:	4618      	mov	r0, r3
 800ac2a:	f7fe fe03 	bl	8009834 <USBD_LL_Reset>
}
 800ac2e:	bf00      	nop
 800ac30:	3710      	adds	r7, #16
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}
	...

0800ac38 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b082      	sub	sp, #8
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ac46:	4618      	mov	r0, r3
 800ac48:	f7fe fe45 	bl	80098d6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	687a      	ldr	r2, [r7, #4]
 800ac58:	6812      	ldr	r2, [r2, #0]
 800ac5a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ac5e:	f043 0301 	orr.w	r3, r3, #1
 800ac62:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6a1b      	ldr	r3, [r3, #32]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d005      	beq.n	800ac78 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ac6c:	4b04      	ldr	r3, [pc, #16]	; (800ac80 <HAL_PCD_SuspendCallback+0x48>)
 800ac6e:	691b      	ldr	r3, [r3, #16]
 800ac70:	4a03      	ldr	r2, [pc, #12]	; (800ac80 <HAL_PCD_SuspendCallback+0x48>)
 800ac72:	f043 0306 	orr.w	r3, r3, #6
 800ac76:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ac78:	bf00      	nop
 800ac7a:	3708      	adds	r7, #8
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}
 800ac80:	e000ed00 	.word	0xe000ed00

0800ac84 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b082      	sub	sp, #8
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ac92:	4618      	mov	r0, r3
 800ac94:	f7fe fe34 	bl	8009900 <USBD_LL_Resume>
}
 800ac98:	bf00      	nop
 800ac9a:	3708      	adds	r7, #8
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	bd80      	pop	{r7, pc}

0800aca0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b082      	sub	sp, #8
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
 800aca8:	460b      	mov	r3, r1
 800acaa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800acb2:	78fa      	ldrb	r2, [r7, #3]
 800acb4:	4611      	mov	r1, r2
 800acb6:	4618      	mov	r0, r3
 800acb8:	f7fe fe5f 	bl	800997a <USBD_LL_IsoOUTIncomplete>
}
 800acbc:	bf00      	nop
 800acbe:	3708      	adds	r7, #8
 800acc0:	46bd      	mov	sp, r7
 800acc2:	bd80      	pop	{r7, pc}

0800acc4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b082      	sub	sp, #8
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
 800accc:	460b      	mov	r3, r1
 800acce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800acd6:	78fa      	ldrb	r2, [r7, #3]
 800acd8:	4611      	mov	r1, r2
 800acda:	4618      	mov	r0, r3
 800acdc:	f7fe fe40 	bl	8009960 <USBD_LL_IsoINIncomplete>
}
 800ace0:	bf00      	nop
 800ace2:	3708      	adds	r7, #8
 800ace4:	46bd      	mov	sp, r7
 800ace6:	bd80      	pop	{r7, pc}

0800ace8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b082      	sub	sp, #8
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800acf6:	4618      	mov	r0, r3
 800acf8:	f7fe fe4c 	bl	8009994 <USBD_LL_DevConnected>
}
 800acfc:	bf00      	nop
 800acfe:	3708      	adds	r7, #8
 800ad00:	46bd      	mov	sp, r7
 800ad02:	bd80      	pop	{r7, pc}

0800ad04 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b082      	sub	sp, #8
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ad12:	4618      	mov	r0, r3
 800ad14:	f7fe fe49 	bl	80099aa <USBD_LL_DevDisconnected>
}
 800ad18:	bf00      	nop
 800ad1a:	3708      	adds	r7, #8
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bd80      	pop	{r7, pc}

0800ad20 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b082      	sub	sp, #8
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	781b      	ldrb	r3, [r3, #0]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d13c      	bne.n	800adaa <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ad30:	4a20      	ldr	r2, [pc, #128]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	4a1e      	ldr	r2, [pc, #120]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad3c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ad40:	4b1c      	ldr	r3, [pc, #112]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad42:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ad46:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ad48:	4b1a      	ldr	r3, [pc, #104]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad4a:	2204      	movs	r2, #4
 800ad4c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ad4e:	4b19      	ldr	r3, [pc, #100]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad50:	2202      	movs	r2, #2
 800ad52:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ad54:	4b17      	ldr	r3, [pc, #92]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad56:	2200      	movs	r2, #0
 800ad58:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ad5a:	4b16      	ldr	r3, [pc, #88]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad5c:	2202      	movs	r2, #2
 800ad5e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ad60:	4b14      	ldr	r3, [pc, #80]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad62:	2200      	movs	r2, #0
 800ad64:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ad66:	4b13      	ldr	r3, [pc, #76]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad68:	2200      	movs	r2, #0
 800ad6a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ad6c:	4b11      	ldr	r3, [pc, #68]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad6e:	2200      	movs	r2, #0
 800ad70:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ad72:	4b10      	ldr	r3, [pc, #64]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad74:	2200      	movs	r2, #0
 800ad76:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ad78:	4b0e      	ldr	r3, [pc, #56]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ad7e:	480d      	ldr	r0, [pc, #52]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad80:	f7f9 feab 	bl	8004ada <HAL_PCD_Init>
 800ad84:	4603      	mov	r3, r0
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d001      	beq.n	800ad8e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ad8a:	f7f7 fb49 	bl	8002420 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ad8e:	2180      	movs	r1, #128	; 0x80
 800ad90:	4808      	ldr	r0, [pc, #32]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad92:	f7fb f808 	bl	8005da6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ad96:	2240      	movs	r2, #64	; 0x40
 800ad98:	2100      	movs	r1, #0
 800ad9a:	4806      	ldr	r0, [pc, #24]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad9c:	f7fa ffbc 	bl	8005d18 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ada0:	2280      	movs	r2, #128	; 0x80
 800ada2:	2101      	movs	r1, #1
 800ada4:	4803      	ldr	r0, [pc, #12]	; (800adb4 <USBD_LL_Init+0x94>)
 800ada6:	f7fa ffb7 	bl	8005d18 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800adaa:	2300      	movs	r3, #0
}
 800adac:	4618      	mov	r0, r3
 800adae:	3708      	adds	r7, #8
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}
 800adb4:	20001bc8 	.word	0x20001bc8

0800adb8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b084      	sub	sp, #16
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800adc0:	2300      	movs	r3, #0
 800adc2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800adc4:	2300      	movs	r3, #0
 800adc6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800adce:	4618      	mov	r0, r3
 800add0:	f7f9 ffa0 	bl	8004d14 <HAL_PCD_Start>
 800add4:	4603      	mov	r3, r0
 800add6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800add8:	7bfb      	ldrb	r3, [r7, #15]
 800adda:	4618      	mov	r0, r3
 800addc:	f000 f92a 	bl	800b034 <USBD_Get_USB_Status>
 800ade0:	4603      	mov	r3, r0
 800ade2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ade4:	7bbb      	ldrb	r3, [r7, #14]
}
 800ade6:	4618      	mov	r0, r3
 800ade8:	3710      	adds	r7, #16
 800adea:	46bd      	mov	sp, r7
 800adec:	bd80      	pop	{r7, pc}

0800adee <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800adee:	b580      	push	{r7, lr}
 800adf0:	b084      	sub	sp, #16
 800adf2:	af00      	add	r7, sp, #0
 800adf4:	6078      	str	r0, [r7, #4]
 800adf6:	4608      	mov	r0, r1
 800adf8:	4611      	mov	r1, r2
 800adfa:	461a      	mov	r2, r3
 800adfc:	4603      	mov	r3, r0
 800adfe:	70fb      	strb	r3, [r7, #3]
 800ae00:	460b      	mov	r3, r1
 800ae02:	70bb      	strb	r3, [r7, #2]
 800ae04:	4613      	mov	r3, r2
 800ae06:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae08:	2300      	movs	r3, #0
 800ae0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ae16:	78bb      	ldrb	r3, [r7, #2]
 800ae18:	883a      	ldrh	r2, [r7, #0]
 800ae1a:	78f9      	ldrb	r1, [r7, #3]
 800ae1c:	f7fa fb84 	bl	8005528 <HAL_PCD_EP_Open>
 800ae20:	4603      	mov	r3, r0
 800ae22:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae24:	7bfb      	ldrb	r3, [r7, #15]
 800ae26:	4618      	mov	r0, r3
 800ae28:	f000 f904 	bl	800b034 <USBD_Get_USB_Status>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae30:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae32:	4618      	mov	r0, r3
 800ae34:	3710      	adds	r7, #16
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}

0800ae3a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae3a:	b580      	push	{r7, lr}
 800ae3c:	b084      	sub	sp, #16
 800ae3e:	af00      	add	r7, sp, #0
 800ae40:	6078      	str	r0, [r7, #4]
 800ae42:	460b      	mov	r3, r1
 800ae44:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae46:	2300      	movs	r3, #0
 800ae48:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ae54:	78fa      	ldrb	r2, [r7, #3]
 800ae56:	4611      	mov	r1, r2
 800ae58:	4618      	mov	r0, r3
 800ae5a:	f7fa fbcd 	bl	80055f8 <HAL_PCD_EP_Close>
 800ae5e:	4603      	mov	r3, r0
 800ae60:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae62:	7bfb      	ldrb	r3, [r7, #15]
 800ae64:	4618      	mov	r0, r3
 800ae66:	f000 f8e5 	bl	800b034 <USBD_Get_USB_Status>
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae6e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae70:	4618      	mov	r0, r3
 800ae72:	3710      	adds	r7, #16
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bd80      	pop	{r7, pc}

0800ae78 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b084      	sub	sp, #16
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
 800ae80:	460b      	mov	r3, r1
 800ae82:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae84:	2300      	movs	r3, #0
 800ae86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ae92:	78fa      	ldrb	r2, [r7, #3]
 800ae94:	4611      	mov	r1, r2
 800ae96:	4618      	mov	r0, r3
 800ae98:	f7fa fca5 	bl	80057e6 <HAL_PCD_EP_SetStall>
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aea0:	7bfb      	ldrb	r3, [r7, #15]
 800aea2:	4618      	mov	r0, r3
 800aea4:	f000 f8c6 	bl	800b034 <USBD_Get_USB_Status>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aeac:	7bbb      	ldrb	r3, [r7, #14]
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	3710      	adds	r7, #16
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}

0800aeb6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aeb6:	b580      	push	{r7, lr}
 800aeb8:	b084      	sub	sp, #16
 800aeba:	af00      	add	r7, sp, #0
 800aebc:	6078      	str	r0, [r7, #4]
 800aebe:	460b      	mov	r3, r1
 800aec0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aec2:	2300      	movs	r3, #0
 800aec4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aec6:	2300      	movs	r3, #0
 800aec8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800aed0:	78fa      	ldrb	r2, [r7, #3]
 800aed2:	4611      	mov	r1, r2
 800aed4:	4618      	mov	r0, r3
 800aed6:	f7fa fcea 	bl	80058ae <HAL_PCD_EP_ClrStall>
 800aeda:	4603      	mov	r3, r0
 800aedc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aede:	7bfb      	ldrb	r3, [r7, #15]
 800aee0:	4618      	mov	r0, r3
 800aee2:	f000 f8a7 	bl	800b034 <USBD_Get_USB_Status>
 800aee6:	4603      	mov	r3, r0
 800aee8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aeea:	7bbb      	ldrb	r3, [r7, #14]
}
 800aeec:	4618      	mov	r0, r3
 800aeee:	3710      	adds	r7, #16
 800aef0:	46bd      	mov	sp, r7
 800aef2:	bd80      	pop	{r7, pc}

0800aef4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aef4:	b480      	push	{r7}
 800aef6:	b085      	sub	sp, #20
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
 800aefc:	460b      	mov	r3, r1
 800aefe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800af06:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800af08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	da0b      	bge.n	800af28 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800af10:	78fb      	ldrb	r3, [r7, #3]
 800af12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800af16:	68f9      	ldr	r1, [r7, #12]
 800af18:	4613      	mov	r3, r2
 800af1a:	00db      	lsls	r3, r3, #3
 800af1c:	1a9b      	subs	r3, r3, r2
 800af1e:	009b      	lsls	r3, r3, #2
 800af20:	440b      	add	r3, r1
 800af22:	333e      	adds	r3, #62	; 0x3e
 800af24:	781b      	ldrb	r3, [r3, #0]
 800af26:	e00b      	b.n	800af40 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800af28:	78fb      	ldrb	r3, [r7, #3]
 800af2a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800af2e:	68f9      	ldr	r1, [r7, #12]
 800af30:	4613      	mov	r3, r2
 800af32:	00db      	lsls	r3, r3, #3
 800af34:	1a9b      	subs	r3, r3, r2
 800af36:	009b      	lsls	r3, r3, #2
 800af38:	440b      	add	r3, r1
 800af3a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800af3e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800af40:	4618      	mov	r0, r3
 800af42:	3714      	adds	r7, #20
 800af44:	46bd      	mov	sp, r7
 800af46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4a:	4770      	bx	lr

0800af4c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b084      	sub	sp, #16
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
 800af54:	460b      	mov	r3, r1
 800af56:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af58:	2300      	movs	r3, #0
 800af5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af5c:	2300      	movs	r3, #0
 800af5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800af66:	78fa      	ldrb	r2, [r7, #3]
 800af68:	4611      	mov	r1, r2
 800af6a:	4618      	mov	r0, r3
 800af6c:	f7fa fab7 	bl	80054de <HAL_PCD_SetAddress>
 800af70:	4603      	mov	r3, r0
 800af72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af74:	7bfb      	ldrb	r3, [r7, #15]
 800af76:	4618      	mov	r0, r3
 800af78:	f000 f85c 	bl	800b034 <USBD_Get_USB_Status>
 800af7c:	4603      	mov	r3, r0
 800af7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af80:	7bbb      	ldrb	r3, [r7, #14]
}
 800af82:	4618      	mov	r0, r3
 800af84:	3710      	adds	r7, #16
 800af86:	46bd      	mov	sp, r7
 800af88:	bd80      	pop	{r7, pc}

0800af8a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800af8a:	b580      	push	{r7, lr}
 800af8c:	b086      	sub	sp, #24
 800af8e:	af00      	add	r7, sp, #0
 800af90:	60f8      	str	r0, [r7, #12]
 800af92:	607a      	str	r2, [r7, #4]
 800af94:	603b      	str	r3, [r7, #0]
 800af96:	460b      	mov	r3, r1
 800af98:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af9a:	2300      	movs	r3, #0
 800af9c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af9e:	2300      	movs	r3, #0
 800afa0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800afa8:	7af9      	ldrb	r1, [r7, #11]
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	687a      	ldr	r2, [r7, #4]
 800afae:	f7fa fbd0 	bl	8005752 <HAL_PCD_EP_Transmit>
 800afb2:	4603      	mov	r3, r0
 800afb4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800afb6:	7dfb      	ldrb	r3, [r7, #23]
 800afb8:	4618      	mov	r0, r3
 800afba:	f000 f83b 	bl	800b034 <USBD_Get_USB_Status>
 800afbe:	4603      	mov	r3, r0
 800afc0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800afc2:	7dbb      	ldrb	r3, [r7, #22]
}
 800afc4:	4618      	mov	r0, r3
 800afc6:	3718      	adds	r7, #24
 800afc8:	46bd      	mov	sp, r7
 800afca:	bd80      	pop	{r7, pc}

0800afcc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b086      	sub	sp, #24
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	60f8      	str	r0, [r7, #12]
 800afd4:	607a      	str	r2, [r7, #4]
 800afd6:	603b      	str	r3, [r7, #0]
 800afd8:	460b      	mov	r3, r1
 800afda:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afdc:	2300      	movs	r3, #0
 800afde:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afe0:	2300      	movs	r3, #0
 800afe2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800afea:	7af9      	ldrb	r1, [r7, #11]
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	687a      	ldr	r2, [r7, #4]
 800aff0:	f7fa fb4c 	bl	800568c <HAL_PCD_EP_Receive>
 800aff4:	4603      	mov	r3, r0
 800aff6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aff8:	7dfb      	ldrb	r3, [r7, #23]
 800affa:	4618      	mov	r0, r3
 800affc:	f000 f81a 	bl	800b034 <USBD_Get_USB_Status>
 800b000:	4603      	mov	r3, r0
 800b002:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b004:	7dbb      	ldrb	r3, [r7, #22]
}
 800b006:	4618      	mov	r0, r3
 800b008:	3718      	adds	r7, #24
 800b00a:	46bd      	mov	sp, r7
 800b00c:	bd80      	pop	{r7, pc}

0800b00e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b00e:	b580      	push	{r7, lr}
 800b010:	b082      	sub	sp, #8
 800b012:	af00      	add	r7, sp, #0
 800b014:	6078      	str	r0, [r7, #4]
 800b016:	460b      	mov	r3, r1
 800b018:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b020:	78fa      	ldrb	r2, [r7, #3]
 800b022:	4611      	mov	r1, r2
 800b024:	4618      	mov	r0, r3
 800b026:	f7fa fb7c 	bl	8005722 <HAL_PCD_EP_GetRxCount>
 800b02a:	4603      	mov	r3, r0
}
 800b02c:	4618      	mov	r0, r3
 800b02e:	3708      	adds	r7, #8
 800b030:	46bd      	mov	sp, r7
 800b032:	bd80      	pop	{r7, pc}

0800b034 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b034:	b480      	push	{r7}
 800b036:	b085      	sub	sp, #20
 800b038:	af00      	add	r7, sp, #0
 800b03a:	4603      	mov	r3, r0
 800b03c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b03e:	2300      	movs	r3, #0
 800b040:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b042:	79fb      	ldrb	r3, [r7, #7]
 800b044:	2b03      	cmp	r3, #3
 800b046:	d817      	bhi.n	800b078 <USBD_Get_USB_Status+0x44>
 800b048:	a201      	add	r2, pc, #4	; (adr r2, 800b050 <USBD_Get_USB_Status+0x1c>)
 800b04a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b04e:	bf00      	nop
 800b050:	0800b061 	.word	0x0800b061
 800b054:	0800b067 	.word	0x0800b067
 800b058:	0800b06d 	.word	0x0800b06d
 800b05c:	0800b073 	.word	0x0800b073
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b060:	2300      	movs	r3, #0
 800b062:	73fb      	strb	r3, [r7, #15]
    break;
 800b064:	e00b      	b.n	800b07e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b066:	2303      	movs	r3, #3
 800b068:	73fb      	strb	r3, [r7, #15]
    break;
 800b06a:	e008      	b.n	800b07e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b06c:	2301      	movs	r3, #1
 800b06e:	73fb      	strb	r3, [r7, #15]
    break;
 800b070:	e005      	b.n	800b07e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b072:	2303      	movs	r3, #3
 800b074:	73fb      	strb	r3, [r7, #15]
    break;
 800b076:	e002      	b.n	800b07e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b078:	2303      	movs	r3, #3
 800b07a:	73fb      	strb	r3, [r7, #15]
    break;
 800b07c:	bf00      	nop
  }
  return usb_status;
 800b07e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b080:	4618      	mov	r0, r3
 800b082:	3714      	adds	r7, #20
 800b084:	46bd      	mov	sp, r7
 800b086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08a:	4770      	bx	lr

0800b08c <__errno>:
 800b08c:	4b01      	ldr	r3, [pc, #4]	; (800b094 <__errno+0x8>)
 800b08e:	6818      	ldr	r0, [r3, #0]
 800b090:	4770      	bx	lr
 800b092:	bf00      	nop
 800b094:	20000188 	.word	0x20000188

0800b098 <__libc_init_array>:
 800b098:	b570      	push	{r4, r5, r6, lr}
 800b09a:	4e0d      	ldr	r6, [pc, #52]	; (800b0d0 <__libc_init_array+0x38>)
 800b09c:	4c0d      	ldr	r4, [pc, #52]	; (800b0d4 <__libc_init_array+0x3c>)
 800b09e:	1ba4      	subs	r4, r4, r6
 800b0a0:	10a4      	asrs	r4, r4, #2
 800b0a2:	2500      	movs	r5, #0
 800b0a4:	42a5      	cmp	r5, r4
 800b0a6:	d109      	bne.n	800b0bc <__libc_init_array+0x24>
 800b0a8:	4e0b      	ldr	r6, [pc, #44]	; (800b0d8 <__libc_init_array+0x40>)
 800b0aa:	4c0c      	ldr	r4, [pc, #48]	; (800b0dc <__libc_init_array+0x44>)
 800b0ac:	f002 f9e2 	bl	800d474 <_init>
 800b0b0:	1ba4      	subs	r4, r4, r6
 800b0b2:	10a4      	asrs	r4, r4, #2
 800b0b4:	2500      	movs	r5, #0
 800b0b6:	42a5      	cmp	r5, r4
 800b0b8:	d105      	bne.n	800b0c6 <__libc_init_array+0x2e>
 800b0ba:	bd70      	pop	{r4, r5, r6, pc}
 800b0bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b0c0:	4798      	blx	r3
 800b0c2:	3501      	adds	r5, #1
 800b0c4:	e7ee      	b.n	800b0a4 <__libc_init_array+0xc>
 800b0c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b0ca:	4798      	blx	r3
 800b0cc:	3501      	adds	r5, #1
 800b0ce:	e7f2      	b.n	800b0b6 <__libc_init_array+0x1e>
 800b0d0:	0800d798 	.word	0x0800d798
 800b0d4:	0800d798 	.word	0x0800d798
 800b0d8:	0800d798 	.word	0x0800d798
 800b0dc:	0800d79c 	.word	0x0800d79c

0800b0e0 <malloc>:
 800b0e0:	4b02      	ldr	r3, [pc, #8]	; (800b0ec <malloc+0xc>)
 800b0e2:	4601      	mov	r1, r0
 800b0e4:	6818      	ldr	r0, [r3, #0]
 800b0e6:	f000 b861 	b.w	800b1ac <_malloc_r>
 800b0ea:	bf00      	nop
 800b0ec:	20000188 	.word	0x20000188

0800b0f0 <free>:
 800b0f0:	4b02      	ldr	r3, [pc, #8]	; (800b0fc <free+0xc>)
 800b0f2:	4601      	mov	r1, r0
 800b0f4:	6818      	ldr	r0, [r3, #0]
 800b0f6:	f000 b80b 	b.w	800b110 <_free_r>
 800b0fa:	bf00      	nop
 800b0fc:	20000188 	.word	0x20000188

0800b100 <memset>:
 800b100:	4402      	add	r2, r0
 800b102:	4603      	mov	r3, r0
 800b104:	4293      	cmp	r3, r2
 800b106:	d100      	bne.n	800b10a <memset+0xa>
 800b108:	4770      	bx	lr
 800b10a:	f803 1b01 	strb.w	r1, [r3], #1
 800b10e:	e7f9      	b.n	800b104 <memset+0x4>

0800b110 <_free_r>:
 800b110:	b538      	push	{r3, r4, r5, lr}
 800b112:	4605      	mov	r5, r0
 800b114:	2900      	cmp	r1, #0
 800b116:	d045      	beq.n	800b1a4 <_free_r+0x94>
 800b118:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b11c:	1f0c      	subs	r4, r1, #4
 800b11e:	2b00      	cmp	r3, #0
 800b120:	bfb8      	it	lt
 800b122:	18e4      	addlt	r4, r4, r3
 800b124:	f001 fb85 	bl	800c832 <__malloc_lock>
 800b128:	4a1f      	ldr	r2, [pc, #124]	; (800b1a8 <_free_r+0x98>)
 800b12a:	6813      	ldr	r3, [r2, #0]
 800b12c:	4610      	mov	r0, r2
 800b12e:	b933      	cbnz	r3, 800b13e <_free_r+0x2e>
 800b130:	6063      	str	r3, [r4, #4]
 800b132:	6014      	str	r4, [r2, #0]
 800b134:	4628      	mov	r0, r5
 800b136:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b13a:	f001 bb7b 	b.w	800c834 <__malloc_unlock>
 800b13e:	42a3      	cmp	r3, r4
 800b140:	d90c      	bls.n	800b15c <_free_r+0x4c>
 800b142:	6821      	ldr	r1, [r4, #0]
 800b144:	1862      	adds	r2, r4, r1
 800b146:	4293      	cmp	r3, r2
 800b148:	bf04      	itt	eq
 800b14a:	681a      	ldreq	r2, [r3, #0]
 800b14c:	685b      	ldreq	r3, [r3, #4]
 800b14e:	6063      	str	r3, [r4, #4]
 800b150:	bf04      	itt	eq
 800b152:	1852      	addeq	r2, r2, r1
 800b154:	6022      	streq	r2, [r4, #0]
 800b156:	6004      	str	r4, [r0, #0]
 800b158:	e7ec      	b.n	800b134 <_free_r+0x24>
 800b15a:	4613      	mov	r3, r2
 800b15c:	685a      	ldr	r2, [r3, #4]
 800b15e:	b10a      	cbz	r2, 800b164 <_free_r+0x54>
 800b160:	42a2      	cmp	r2, r4
 800b162:	d9fa      	bls.n	800b15a <_free_r+0x4a>
 800b164:	6819      	ldr	r1, [r3, #0]
 800b166:	1858      	adds	r0, r3, r1
 800b168:	42a0      	cmp	r0, r4
 800b16a:	d10b      	bne.n	800b184 <_free_r+0x74>
 800b16c:	6820      	ldr	r0, [r4, #0]
 800b16e:	4401      	add	r1, r0
 800b170:	1858      	adds	r0, r3, r1
 800b172:	4282      	cmp	r2, r0
 800b174:	6019      	str	r1, [r3, #0]
 800b176:	d1dd      	bne.n	800b134 <_free_r+0x24>
 800b178:	6810      	ldr	r0, [r2, #0]
 800b17a:	6852      	ldr	r2, [r2, #4]
 800b17c:	605a      	str	r2, [r3, #4]
 800b17e:	4401      	add	r1, r0
 800b180:	6019      	str	r1, [r3, #0]
 800b182:	e7d7      	b.n	800b134 <_free_r+0x24>
 800b184:	d902      	bls.n	800b18c <_free_r+0x7c>
 800b186:	230c      	movs	r3, #12
 800b188:	602b      	str	r3, [r5, #0]
 800b18a:	e7d3      	b.n	800b134 <_free_r+0x24>
 800b18c:	6820      	ldr	r0, [r4, #0]
 800b18e:	1821      	adds	r1, r4, r0
 800b190:	428a      	cmp	r2, r1
 800b192:	bf04      	itt	eq
 800b194:	6811      	ldreq	r1, [r2, #0]
 800b196:	6852      	ldreq	r2, [r2, #4]
 800b198:	6062      	str	r2, [r4, #4]
 800b19a:	bf04      	itt	eq
 800b19c:	1809      	addeq	r1, r1, r0
 800b19e:	6021      	streq	r1, [r4, #0]
 800b1a0:	605c      	str	r4, [r3, #4]
 800b1a2:	e7c7      	b.n	800b134 <_free_r+0x24>
 800b1a4:	bd38      	pop	{r3, r4, r5, pc}
 800b1a6:	bf00      	nop
 800b1a8:	200003ac 	.word	0x200003ac

0800b1ac <_malloc_r>:
 800b1ac:	b570      	push	{r4, r5, r6, lr}
 800b1ae:	1ccd      	adds	r5, r1, #3
 800b1b0:	f025 0503 	bic.w	r5, r5, #3
 800b1b4:	3508      	adds	r5, #8
 800b1b6:	2d0c      	cmp	r5, #12
 800b1b8:	bf38      	it	cc
 800b1ba:	250c      	movcc	r5, #12
 800b1bc:	2d00      	cmp	r5, #0
 800b1be:	4606      	mov	r6, r0
 800b1c0:	db01      	blt.n	800b1c6 <_malloc_r+0x1a>
 800b1c2:	42a9      	cmp	r1, r5
 800b1c4:	d903      	bls.n	800b1ce <_malloc_r+0x22>
 800b1c6:	230c      	movs	r3, #12
 800b1c8:	6033      	str	r3, [r6, #0]
 800b1ca:	2000      	movs	r0, #0
 800b1cc:	bd70      	pop	{r4, r5, r6, pc}
 800b1ce:	f001 fb30 	bl	800c832 <__malloc_lock>
 800b1d2:	4a21      	ldr	r2, [pc, #132]	; (800b258 <_malloc_r+0xac>)
 800b1d4:	6814      	ldr	r4, [r2, #0]
 800b1d6:	4621      	mov	r1, r4
 800b1d8:	b991      	cbnz	r1, 800b200 <_malloc_r+0x54>
 800b1da:	4c20      	ldr	r4, [pc, #128]	; (800b25c <_malloc_r+0xb0>)
 800b1dc:	6823      	ldr	r3, [r4, #0]
 800b1de:	b91b      	cbnz	r3, 800b1e8 <_malloc_r+0x3c>
 800b1e0:	4630      	mov	r0, r6
 800b1e2:	f000 fc99 	bl	800bb18 <_sbrk_r>
 800b1e6:	6020      	str	r0, [r4, #0]
 800b1e8:	4629      	mov	r1, r5
 800b1ea:	4630      	mov	r0, r6
 800b1ec:	f000 fc94 	bl	800bb18 <_sbrk_r>
 800b1f0:	1c43      	adds	r3, r0, #1
 800b1f2:	d124      	bne.n	800b23e <_malloc_r+0x92>
 800b1f4:	230c      	movs	r3, #12
 800b1f6:	6033      	str	r3, [r6, #0]
 800b1f8:	4630      	mov	r0, r6
 800b1fa:	f001 fb1b 	bl	800c834 <__malloc_unlock>
 800b1fe:	e7e4      	b.n	800b1ca <_malloc_r+0x1e>
 800b200:	680b      	ldr	r3, [r1, #0]
 800b202:	1b5b      	subs	r3, r3, r5
 800b204:	d418      	bmi.n	800b238 <_malloc_r+0x8c>
 800b206:	2b0b      	cmp	r3, #11
 800b208:	d90f      	bls.n	800b22a <_malloc_r+0x7e>
 800b20a:	600b      	str	r3, [r1, #0]
 800b20c:	50cd      	str	r5, [r1, r3]
 800b20e:	18cc      	adds	r4, r1, r3
 800b210:	4630      	mov	r0, r6
 800b212:	f001 fb0f 	bl	800c834 <__malloc_unlock>
 800b216:	f104 000b 	add.w	r0, r4, #11
 800b21a:	1d23      	adds	r3, r4, #4
 800b21c:	f020 0007 	bic.w	r0, r0, #7
 800b220:	1ac3      	subs	r3, r0, r3
 800b222:	d0d3      	beq.n	800b1cc <_malloc_r+0x20>
 800b224:	425a      	negs	r2, r3
 800b226:	50e2      	str	r2, [r4, r3]
 800b228:	e7d0      	b.n	800b1cc <_malloc_r+0x20>
 800b22a:	428c      	cmp	r4, r1
 800b22c:	684b      	ldr	r3, [r1, #4]
 800b22e:	bf16      	itet	ne
 800b230:	6063      	strne	r3, [r4, #4]
 800b232:	6013      	streq	r3, [r2, #0]
 800b234:	460c      	movne	r4, r1
 800b236:	e7eb      	b.n	800b210 <_malloc_r+0x64>
 800b238:	460c      	mov	r4, r1
 800b23a:	6849      	ldr	r1, [r1, #4]
 800b23c:	e7cc      	b.n	800b1d8 <_malloc_r+0x2c>
 800b23e:	1cc4      	adds	r4, r0, #3
 800b240:	f024 0403 	bic.w	r4, r4, #3
 800b244:	42a0      	cmp	r0, r4
 800b246:	d005      	beq.n	800b254 <_malloc_r+0xa8>
 800b248:	1a21      	subs	r1, r4, r0
 800b24a:	4630      	mov	r0, r6
 800b24c:	f000 fc64 	bl	800bb18 <_sbrk_r>
 800b250:	3001      	adds	r0, #1
 800b252:	d0cf      	beq.n	800b1f4 <_malloc_r+0x48>
 800b254:	6025      	str	r5, [r4, #0]
 800b256:	e7db      	b.n	800b210 <_malloc_r+0x64>
 800b258:	200003ac 	.word	0x200003ac
 800b25c:	200003b0 	.word	0x200003b0

0800b260 <__cvt>:
 800b260:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b264:	ec55 4b10 	vmov	r4, r5, d0
 800b268:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b26a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b26e:	2d00      	cmp	r5, #0
 800b270:	460e      	mov	r6, r1
 800b272:	4691      	mov	r9, r2
 800b274:	4619      	mov	r1, r3
 800b276:	bfb8      	it	lt
 800b278:	4622      	movlt	r2, r4
 800b27a:	462b      	mov	r3, r5
 800b27c:	f027 0720 	bic.w	r7, r7, #32
 800b280:	bfbb      	ittet	lt
 800b282:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b286:	461d      	movlt	r5, r3
 800b288:	2300      	movge	r3, #0
 800b28a:	232d      	movlt	r3, #45	; 0x2d
 800b28c:	bfb8      	it	lt
 800b28e:	4614      	movlt	r4, r2
 800b290:	2f46      	cmp	r7, #70	; 0x46
 800b292:	700b      	strb	r3, [r1, #0]
 800b294:	d004      	beq.n	800b2a0 <__cvt+0x40>
 800b296:	2f45      	cmp	r7, #69	; 0x45
 800b298:	d100      	bne.n	800b29c <__cvt+0x3c>
 800b29a:	3601      	adds	r6, #1
 800b29c:	2102      	movs	r1, #2
 800b29e:	e000      	b.n	800b2a2 <__cvt+0x42>
 800b2a0:	2103      	movs	r1, #3
 800b2a2:	ab03      	add	r3, sp, #12
 800b2a4:	9301      	str	r3, [sp, #4]
 800b2a6:	ab02      	add	r3, sp, #8
 800b2a8:	9300      	str	r3, [sp, #0]
 800b2aa:	4632      	mov	r2, r6
 800b2ac:	4653      	mov	r3, sl
 800b2ae:	ec45 4b10 	vmov	d0, r4, r5
 800b2b2:	f000 fced 	bl	800bc90 <_dtoa_r>
 800b2b6:	2f47      	cmp	r7, #71	; 0x47
 800b2b8:	4680      	mov	r8, r0
 800b2ba:	d102      	bne.n	800b2c2 <__cvt+0x62>
 800b2bc:	f019 0f01 	tst.w	r9, #1
 800b2c0:	d026      	beq.n	800b310 <__cvt+0xb0>
 800b2c2:	2f46      	cmp	r7, #70	; 0x46
 800b2c4:	eb08 0906 	add.w	r9, r8, r6
 800b2c8:	d111      	bne.n	800b2ee <__cvt+0x8e>
 800b2ca:	f898 3000 	ldrb.w	r3, [r8]
 800b2ce:	2b30      	cmp	r3, #48	; 0x30
 800b2d0:	d10a      	bne.n	800b2e8 <__cvt+0x88>
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	4620      	mov	r0, r4
 800b2d8:	4629      	mov	r1, r5
 800b2da:	f7f5 fbf5 	bl	8000ac8 <__aeabi_dcmpeq>
 800b2de:	b918      	cbnz	r0, 800b2e8 <__cvt+0x88>
 800b2e0:	f1c6 0601 	rsb	r6, r6, #1
 800b2e4:	f8ca 6000 	str.w	r6, [sl]
 800b2e8:	f8da 3000 	ldr.w	r3, [sl]
 800b2ec:	4499      	add	r9, r3
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	4620      	mov	r0, r4
 800b2f4:	4629      	mov	r1, r5
 800b2f6:	f7f5 fbe7 	bl	8000ac8 <__aeabi_dcmpeq>
 800b2fa:	b938      	cbnz	r0, 800b30c <__cvt+0xac>
 800b2fc:	2230      	movs	r2, #48	; 0x30
 800b2fe:	9b03      	ldr	r3, [sp, #12]
 800b300:	454b      	cmp	r3, r9
 800b302:	d205      	bcs.n	800b310 <__cvt+0xb0>
 800b304:	1c59      	adds	r1, r3, #1
 800b306:	9103      	str	r1, [sp, #12]
 800b308:	701a      	strb	r2, [r3, #0]
 800b30a:	e7f8      	b.n	800b2fe <__cvt+0x9e>
 800b30c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b310:	9b03      	ldr	r3, [sp, #12]
 800b312:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b314:	eba3 0308 	sub.w	r3, r3, r8
 800b318:	4640      	mov	r0, r8
 800b31a:	6013      	str	r3, [r2, #0]
 800b31c:	b004      	add	sp, #16
 800b31e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800b322 <__exponent>:
 800b322:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b324:	2900      	cmp	r1, #0
 800b326:	4604      	mov	r4, r0
 800b328:	bfba      	itte	lt
 800b32a:	4249      	neglt	r1, r1
 800b32c:	232d      	movlt	r3, #45	; 0x2d
 800b32e:	232b      	movge	r3, #43	; 0x2b
 800b330:	2909      	cmp	r1, #9
 800b332:	f804 2b02 	strb.w	r2, [r4], #2
 800b336:	7043      	strb	r3, [r0, #1]
 800b338:	dd20      	ble.n	800b37c <__exponent+0x5a>
 800b33a:	f10d 0307 	add.w	r3, sp, #7
 800b33e:	461f      	mov	r7, r3
 800b340:	260a      	movs	r6, #10
 800b342:	fb91 f5f6 	sdiv	r5, r1, r6
 800b346:	fb06 1115 	mls	r1, r6, r5, r1
 800b34a:	3130      	adds	r1, #48	; 0x30
 800b34c:	2d09      	cmp	r5, #9
 800b34e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b352:	f103 32ff 	add.w	r2, r3, #4294967295
 800b356:	4629      	mov	r1, r5
 800b358:	dc09      	bgt.n	800b36e <__exponent+0x4c>
 800b35a:	3130      	adds	r1, #48	; 0x30
 800b35c:	3b02      	subs	r3, #2
 800b35e:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b362:	42bb      	cmp	r3, r7
 800b364:	4622      	mov	r2, r4
 800b366:	d304      	bcc.n	800b372 <__exponent+0x50>
 800b368:	1a10      	subs	r0, r2, r0
 800b36a:	b003      	add	sp, #12
 800b36c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b36e:	4613      	mov	r3, r2
 800b370:	e7e7      	b.n	800b342 <__exponent+0x20>
 800b372:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b376:	f804 2b01 	strb.w	r2, [r4], #1
 800b37a:	e7f2      	b.n	800b362 <__exponent+0x40>
 800b37c:	2330      	movs	r3, #48	; 0x30
 800b37e:	4419      	add	r1, r3
 800b380:	7083      	strb	r3, [r0, #2]
 800b382:	1d02      	adds	r2, r0, #4
 800b384:	70c1      	strb	r1, [r0, #3]
 800b386:	e7ef      	b.n	800b368 <__exponent+0x46>

0800b388 <_printf_float>:
 800b388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b38c:	b08d      	sub	sp, #52	; 0x34
 800b38e:	460c      	mov	r4, r1
 800b390:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800b394:	4616      	mov	r6, r2
 800b396:	461f      	mov	r7, r3
 800b398:	4605      	mov	r5, r0
 800b39a:	f001 fa31 	bl	800c800 <_localeconv_r>
 800b39e:	6803      	ldr	r3, [r0, #0]
 800b3a0:	9304      	str	r3, [sp, #16]
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	f7f4 ff14 	bl	80001d0 <strlen>
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	930a      	str	r3, [sp, #40]	; 0x28
 800b3ac:	f8d8 3000 	ldr.w	r3, [r8]
 800b3b0:	9005      	str	r0, [sp, #20]
 800b3b2:	3307      	adds	r3, #7
 800b3b4:	f023 0307 	bic.w	r3, r3, #7
 800b3b8:	f103 0208 	add.w	r2, r3, #8
 800b3bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b3c0:	f8d4 b000 	ldr.w	fp, [r4]
 800b3c4:	f8c8 2000 	str.w	r2, [r8]
 800b3c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3cc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b3d0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b3d4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b3d8:	9307      	str	r3, [sp, #28]
 800b3da:	f8cd 8018 	str.w	r8, [sp, #24]
 800b3de:	f04f 32ff 	mov.w	r2, #4294967295
 800b3e2:	4ba7      	ldr	r3, [pc, #668]	; (800b680 <_printf_float+0x2f8>)
 800b3e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b3e8:	f7f5 fba0 	bl	8000b2c <__aeabi_dcmpun>
 800b3ec:	bb70      	cbnz	r0, 800b44c <_printf_float+0xc4>
 800b3ee:	f04f 32ff 	mov.w	r2, #4294967295
 800b3f2:	4ba3      	ldr	r3, [pc, #652]	; (800b680 <_printf_float+0x2f8>)
 800b3f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b3f8:	f7f5 fb7a 	bl	8000af0 <__aeabi_dcmple>
 800b3fc:	bb30      	cbnz	r0, 800b44c <_printf_float+0xc4>
 800b3fe:	2200      	movs	r2, #0
 800b400:	2300      	movs	r3, #0
 800b402:	4640      	mov	r0, r8
 800b404:	4649      	mov	r1, r9
 800b406:	f7f5 fb69 	bl	8000adc <__aeabi_dcmplt>
 800b40a:	b110      	cbz	r0, 800b412 <_printf_float+0x8a>
 800b40c:	232d      	movs	r3, #45	; 0x2d
 800b40e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b412:	4a9c      	ldr	r2, [pc, #624]	; (800b684 <_printf_float+0x2fc>)
 800b414:	4b9c      	ldr	r3, [pc, #624]	; (800b688 <_printf_float+0x300>)
 800b416:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b41a:	bf8c      	ite	hi
 800b41c:	4690      	movhi	r8, r2
 800b41e:	4698      	movls	r8, r3
 800b420:	2303      	movs	r3, #3
 800b422:	f02b 0204 	bic.w	r2, fp, #4
 800b426:	6123      	str	r3, [r4, #16]
 800b428:	6022      	str	r2, [r4, #0]
 800b42a:	f04f 0900 	mov.w	r9, #0
 800b42e:	9700      	str	r7, [sp, #0]
 800b430:	4633      	mov	r3, r6
 800b432:	aa0b      	add	r2, sp, #44	; 0x2c
 800b434:	4621      	mov	r1, r4
 800b436:	4628      	mov	r0, r5
 800b438:	f000 f9e6 	bl	800b808 <_printf_common>
 800b43c:	3001      	adds	r0, #1
 800b43e:	f040 808d 	bne.w	800b55c <_printf_float+0x1d4>
 800b442:	f04f 30ff 	mov.w	r0, #4294967295
 800b446:	b00d      	add	sp, #52	; 0x34
 800b448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b44c:	4642      	mov	r2, r8
 800b44e:	464b      	mov	r3, r9
 800b450:	4640      	mov	r0, r8
 800b452:	4649      	mov	r1, r9
 800b454:	f7f5 fb6a 	bl	8000b2c <__aeabi_dcmpun>
 800b458:	b110      	cbz	r0, 800b460 <_printf_float+0xd8>
 800b45a:	4a8c      	ldr	r2, [pc, #560]	; (800b68c <_printf_float+0x304>)
 800b45c:	4b8c      	ldr	r3, [pc, #560]	; (800b690 <_printf_float+0x308>)
 800b45e:	e7da      	b.n	800b416 <_printf_float+0x8e>
 800b460:	6861      	ldr	r1, [r4, #4]
 800b462:	1c4b      	adds	r3, r1, #1
 800b464:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800b468:	a80a      	add	r0, sp, #40	; 0x28
 800b46a:	d13e      	bne.n	800b4ea <_printf_float+0x162>
 800b46c:	2306      	movs	r3, #6
 800b46e:	6063      	str	r3, [r4, #4]
 800b470:	2300      	movs	r3, #0
 800b472:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b476:	ab09      	add	r3, sp, #36	; 0x24
 800b478:	9300      	str	r3, [sp, #0]
 800b47a:	ec49 8b10 	vmov	d0, r8, r9
 800b47e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b482:	6022      	str	r2, [r4, #0]
 800b484:	f8cd a004 	str.w	sl, [sp, #4]
 800b488:	6861      	ldr	r1, [r4, #4]
 800b48a:	4628      	mov	r0, r5
 800b48c:	f7ff fee8 	bl	800b260 <__cvt>
 800b490:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800b494:	2b47      	cmp	r3, #71	; 0x47
 800b496:	4680      	mov	r8, r0
 800b498:	d109      	bne.n	800b4ae <_printf_float+0x126>
 800b49a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b49c:	1cd8      	adds	r0, r3, #3
 800b49e:	db02      	blt.n	800b4a6 <_printf_float+0x11e>
 800b4a0:	6862      	ldr	r2, [r4, #4]
 800b4a2:	4293      	cmp	r3, r2
 800b4a4:	dd47      	ble.n	800b536 <_printf_float+0x1ae>
 800b4a6:	f1aa 0a02 	sub.w	sl, sl, #2
 800b4aa:	fa5f fa8a 	uxtb.w	sl, sl
 800b4ae:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b4b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b4b4:	d824      	bhi.n	800b500 <_printf_float+0x178>
 800b4b6:	3901      	subs	r1, #1
 800b4b8:	4652      	mov	r2, sl
 800b4ba:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b4be:	9109      	str	r1, [sp, #36]	; 0x24
 800b4c0:	f7ff ff2f 	bl	800b322 <__exponent>
 800b4c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b4c6:	1813      	adds	r3, r2, r0
 800b4c8:	2a01      	cmp	r2, #1
 800b4ca:	4681      	mov	r9, r0
 800b4cc:	6123      	str	r3, [r4, #16]
 800b4ce:	dc02      	bgt.n	800b4d6 <_printf_float+0x14e>
 800b4d0:	6822      	ldr	r2, [r4, #0]
 800b4d2:	07d1      	lsls	r1, r2, #31
 800b4d4:	d501      	bpl.n	800b4da <_printf_float+0x152>
 800b4d6:	3301      	adds	r3, #1
 800b4d8:	6123      	str	r3, [r4, #16]
 800b4da:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d0a5      	beq.n	800b42e <_printf_float+0xa6>
 800b4e2:	232d      	movs	r3, #45	; 0x2d
 800b4e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b4e8:	e7a1      	b.n	800b42e <_printf_float+0xa6>
 800b4ea:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800b4ee:	f000 8177 	beq.w	800b7e0 <_printf_float+0x458>
 800b4f2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b4f6:	d1bb      	bne.n	800b470 <_printf_float+0xe8>
 800b4f8:	2900      	cmp	r1, #0
 800b4fa:	d1b9      	bne.n	800b470 <_printf_float+0xe8>
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	e7b6      	b.n	800b46e <_printf_float+0xe6>
 800b500:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800b504:	d119      	bne.n	800b53a <_printf_float+0x1b2>
 800b506:	2900      	cmp	r1, #0
 800b508:	6863      	ldr	r3, [r4, #4]
 800b50a:	dd0c      	ble.n	800b526 <_printf_float+0x19e>
 800b50c:	6121      	str	r1, [r4, #16]
 800b50e:	b913      	cbnz	r3, 800b516 <_printf_float+0x18e>
 800b510:	6822      	ldr	r2, [r4, #0]
 800b512:	07d2      	lsls	r2, r2, #31
 800b514:	d502      	bpl.n	800b51c <_printf_float+0x194>
 800b516:	3301      	adds	r3, #1
 800b518:	440b      	add	r3, r1
 800b51a:	6123      	str	r3, [r4, #16]
 800b51c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b51e:	65a3      	str	r3, [r4, #88]	; 0x58
 800b520:	f04f 0900 	mov.w	r9, #0
 800b524:	e7d9      	b.n	800b4da <_printf_float+0x152>
 800b526:	b913      	cbnz	r3, 800b52e <_printf_float+0x1a6>
 800b528:	6822      	ldr	r2, [r4, #0]
 800b52a:	07d0      	lsls	r0, r2, #31
 800b52c:	d501      	bpl.n	800b532 <_printf_float+0x1aa>
 800b52e:	3302      	adds	r3, #2
 800b530:	e7f3      	b.n	800b51a <_printf_float+0x192>
 800b532:	2301      	movs	r3, #1
 800b534:	e7f1      	b.n	800b51a <_printf_float+0x192>
 800b536:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800b53a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b53e:	4293      	cmp	r3, r2
 800b540:	db05      	blt.n	800b54e <_printf_float+0x1c6>
 800b542:	6822      	ldr	r2, [r4, #0]
 800b544:	6123      	str	r3, [r4, #16]
 800b546:	07d1      	lsls	r1, r2, #31
 800b548:	d5e8      	bpl.n	800b51c <_printf_float+0x194>
 800b54a:	3301      	adds	r3, #1
 800b54c:	e7e5      	b.n	800b51a <_printf_float+0x192>
 800b54e:	2b00      	cmp	r3, #0
 800b550:	bfd4      	ite	le
 800b552:	f1c3 0302 	rsble	r3, r3, #2
 800b556:	2301      	movgt	r3, #1
 800b558:	4413      	add	r3, r2
 800b55a:	e7de      	b.n	800b51a <_printf_float+0x192>
 800b55c:	6823      	ldr	r3, [r4, #0]
 800b55e:	055a      	lsls	r2, r3, #21
 800b560:	d407      	bmi.n	800b572 <_printf_float+0x1ea>
 800b562:	6923      	ldr	r3, [r4, #16]
 800b564:	4642      	mov	r2, r8
 800b566:	4631      	mov	r1, r6
 800b568:	4628      	mov	r0, r5
 800b56a:	47b8      	blx	r7
 800b56c:	3001      	adds	r0, #1
 800b56e:	d12b      	bne.n	800b5c8 <_printf_float+0x240>
 800b570:	e767      	b.n	800b442 <_printf_float+0xba>
 800b572:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b576:	f240 80dc 	bls.w	800b732 <_printf_float+0x3aa>
 800b57a:	2200      	movs	r2, #0
 800b57c:	2300      	movs	r3, #0
 800b57e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b582:	f7f5 faa1 	bl	8000ac8 <__aeabi_dcmpeq>
 800b586:	2800      	cmp	r0, #0
 800b588:	d033      	beq.n	800b5f2 <_printf_float+0x26a>
 800b58a:	2301      	movs	r3, #1
 800b58c:	4a41      	ldr	r2, [pc, #260]	; (800b694 <_printf_float+0x30c>)
 800b58e:	4631      	mov	r1, r6
 800b590:	4628      	mov	r0, r5
 800b592:	47b8      	blx	r7
 800b594:	3001      	adds	r0, #1
 800b596:	f43f af54 	beq.w	800b442 <_printf_float+0xba>
 800b59a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b59e:	429a      	cmp	r2, r3
 800b5a0:	db02      	blt.n	800b5a8 <_printf_float+0x220>
 800b5a2:	6823      	ldr	r3, [r4, #0]
 800b5a4:	07d8      	lsls	r0, r3, #31
 800b5a6:	d50f      	bpl.n	800b5c8 <_printf_float+0x240>
 800b5a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5ac:	4631      	mov	r1, r6
 800b5ae:	4628      	mov	r0, r5
 800b5b0:	47b8      	blx	r7
 800b5b2:	3001      	adds	r0, #1
 800b5b4:	f43f af45 	beq.w	800b442 <_printf_float+0xba>
 800b5b8:	f04f 0800 	mov.w	r8, #0
 800b5bc:	f104 091a 	add.w	r9, r4, #26
 800b5c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5c2:	3b01      	subs	r3, #1
 800b5c4:	4543      	cmp	r3, r8
 800b5c6:	dc09      	bgt.n	800b5dc <_printf_float+0x254>
 800b5c8:	6823      	ldr	r3, [r4, #0]
 800b5ca:	079b      	lsls	r3, r3, #30
 800b5cc:	f100 8103 	bmi.w	800b7d6 <_printf_float+0x44e>
 800b5d0:	68e0      	ldr	r0, [r4, #12]
 800b5d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b5d4:	4298      	cmp	r0, r3
 800b5d6:	bfb8      	it	lt
 800b5d8:	4618      	movlt	r0, r3
 800b5da:	e734      	b.n	800b446 <_printf_float+0xbe>
 800b5dc:	2301      	movs	r3, #1
 800b5de:	464a      	mov	r2, r9
 800b5e0:	4631      	mov	r1, r6
 800b5e2:	4628      	mov	r0, r5
 800b5e4:	47b8      	blx	r7
 800b5e6:	3001      	adds	r0, #1
 800b5e8:	f43f af2b 	beq.w	800b442 <_printf_float+0xba>
 800b5ec:	f108 0801 	add.w	r8, r8, #1
 800b5f0:	e7e6      	b.n	800b5c0 <_printf_float+0x238>
 800b5f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	dc2b      	bgt.n	800b650 <_printf_float+0x2c8>
 800b5f8:	2301      	movs	r3, #1
 800b5fa:	4a26      	ldr	r2, [pc, #152]	; (800b694 <_printf_float+0x30c>)
 800b5fc:	4631      	mov	r1, r6
 800b5fe:	4628      	mov	r0, r5
 800b600:	47b8      	blx	r7
 800b602:	3001      	adds	r0, #1
 800b604:	f43f af1d 	beq.w	800b442 <_printf_float+0xba>
 800b608:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b60a:	b923      	cbnz	r3, 800b616 <_printf_float+0x28e>
 800b60c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b60e:	b913      	cbnz	r3, 800b616 <_printf_float+0x28e>
 800b610:	6823      	ldr	r3, [r4, #0]
 800b612:	07d9      	lsls	r1, r3, #31
 800b614:	d5d8      	bpl.n	800b5c8 <_printf_float+0x240>
 800b616:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b61a:	4631      	mov	r1, r6
 800b61c:	4628      	mov	r0, r5
 800b61e:	47b8      	blx	r7
 800b620:	3001      	adds	r0, #1
 800b622:	f43f af0e 	beq.w	800b442 <_printf_float+0xba>
 800b626:	f04f 0900 	mov.w	r9, #0
 800b62a:	f104 0a1a 	add.w	sl, r4, #26
 800b62e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b630:	425b      	negs	r3, r3
 800b632:	454b      	cmp	r3, r9
 800b634:	dc01      	bgt.n	800b63a <_printf_float+0x2b2>
 800b636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b638:	e794      	b.n	800b564 <_printf_float+0x1dc>
 800b63a:	2301      	movs	r3, #1
 800b63c:	4652      	mov	r2, sl
 800b63e:	4631      	mov	r1, r6
 800b640:	4628      	mov	r0, r5
 800b642:	47b8      	blx	r7
 800b644:	3001      	adds	r0, #1
 800b646:	f43f aefc 	beq.w	800b442 <_printf_float+0xba>
 800b64a:	f109 0901 	add.w	r9, r9, #1
 800b64e:	e7ee      	b.n	800b62e <_printf_float+0x2a6>
 800b650:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b652:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b654:	429a      	cmp	r2, r3
 800b656:	bfa8      	it	ge
 800b658:	461a      	movge	r2, r3
 800b65a:	2a00      	cmp	r2, #0
 800b65c:	4691      	mov	r9, r2
 800b65e:	dd07      	ble.n	800b670 <_printf_float+0x2e8>
 800b660:	4613      	mov	r3, r2
 800b662:	4631      	mov	r1, r6
 800b664:	4642      	mov	r2, r8
 800b666:	4628      	mov	r0, r5
 800b668:	47b8      	blx	r7
 800b66a:	3001      	adds	r0, #1
 800b66c:	f43f aee9 	beq.w	800b442 <_printf_float+0xba>
 800b670:	f104 031a 	add.w	r3, r4, #26
 800b674:	f04f 0b00 	mov.w	fp, #0
 800b678:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b67c:	9306      	str	r3, [sp, #24]
 800b67e:	e015      	b.n	800b6ac <_printf_float+0x324>
 800b680:	7fefffff 	.word	0x7fefffff
 800b684:	0800d538 	.word	0x0800d538
 800b688:	0800d534 	.word	0x0800d534
 800b68c:	0800d540 	.word	0x0800d540
 800b690:	0800d53c 	.word	0x0800d53c
 800b694:	0800d544 	.word	0x0800d544
 800b698:	2301      	movs	r3, #1
 800b69a:	9a06      	ldr	r2, [sp, #24]
 800b69c:	4631      	mov	r1, r6
 800b69e:	4628      	mov	r0, r5
 800b6a0:	47b8      	blx	r7
 800b6a2:	3001      	adds	r0, #1
 800b6a4:	f43f aecd 	beq.w	800b442 <_printf_float+0xba>
 800b6a8:	f10b 0b01 	add.w	fp, fp, #1
 800b6ac:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b6b0:	ebaa 0309 	sub.w	r3, sl, r9
 800b6b4:	455b      	cmp	r3, fp
 800b6b6:	dcef      	bgt.n	800b698 <_printf_float+0x310>
 800b6b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b6bc:	429a      	cmp	r2, r3
 800b6be:	44d0      	add	r8, sl
 800b6c0:	db15      	blt.n	800b6ee <_printf_float+0x366>
 800b6c2:	6823      	ldr	r3, [r4, #0]
 800b6c4:	07da      	lsls	r2, r3, #31
 800b6c6:	d412      	bmi.n	800b6ee <_printf_float+0x366>
 800b6c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6ca:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b6cc:	eba3 020a 	sub.w	r2, r3, sl
 800b6d0:	eba3 0a01 	sub.w	sl, r3, r1
 800b6d4:	4592      	cmp	sl, r2
 800b6d6:	bfa8      	it	ge
 800b6d8:	4692      	movge	sl, r2
 800b6da:	f1ba 0f00 	cmp.w	sl, #0
 800b6de:	dc0e      	bgt.n	800b6fe <_printf_float+0x376>
 800b6e0:	f04f 0800 	mov.w	r8, #0
 800b6e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b6e8:	f104 091a 	add.w	r9, r4, #26
 800b6ec:	e019      	b.n	800b722 <_printf_float+0x39a>
 800b6ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6f2:	4631      	mov	r1, r6
 800b6f4:	4628      	mov	r0, r5
 800b6f6:	47b8      	blx	r7
 800b6f8:	3001      	adds	r0, #1
 800b6fa:	d1e5      	bne.n	800b6c8 <_printf_float+0x340>
 800b6fc:	e6a1      	b.n	800b442 <_printf_float+0xba>
 800b6fe:	4653      	mov	r3, sl
 800b700:	4642      	mov	r2, r8
 800b702:	4631      	mov	r1, r6
 800b704:	4628      	mov	r0, r5
 800b706:	47b8      	blx	r7
 800b708:	3001      	adds	r0, #1
 800b70a:	d1e9      	bne.n	800b6e0 <_printf_float+0x358>
 800b70c:	e699      	b.n	800b442 <_printf_float+0xba>
 800b70e:	2301      	movs	r3, #1
 800b710:	464a      	mov	r2, r9
 800b712:	4631      	mov	r1, r6
 800b714:	4628      	mov	r0, r5
 800b716:	47b8      	blx	r7
 800b718:	3001      	adds	r0, #1
 800b71a:	f43f ae92 	beq.w	800b442 <_printf_float+0xba>
 800b71e:	f108 0801 	add.w	r8, r8, #1
 800b722:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b726:	1a9b      	subs	r3, r3, r2
 800b728:	eba3 030a 	sub.w	r3, r3, sl
 800b72c:	4543      	cmp	r3, r8
 800b72e:	dcee      	bgt.n	800b70e <_printf_float+0x386>
 800b730:	e74a      	b.n	800b5c8 <_printf_float+0x240>
 800b732:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b734:	2a01      	cmp	r2, #1
 800b736:	dc01      	bgt.n	800b73c <_printf_float+0x3b4>
 800b738:	07db      	lsls	r3, r3, #31
 800b73a:	d53a      	bpl.n	800b7b2 <_printf_float+0x42a>
 800b73c:	2301      	movs	r3, #1
 800b73e:	4642      	mov	r2, r8
 800b740:	4631      	mov	r1, r6
 800b742:	4628      	mov	r0, r5
 800b744:	47b8      	blx	r7
 800b746:	3001      	adds	r0, #1
 800b748:	f43f ae7b 	beq.w	800b442 <_printf_float+0xba>
 800b74c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b750:	4631      	mov	r1, r6
 800b752:	4628      	mov	r0, r5
 800b754:	47b8      	blx	r7
 800b756:	3001      	adds	r0, #1
 800b758:	f108 0801 	add.w	r8, r8, #1
 800b75c:	f43f ae71 	beq.w	800b442 <_printf_float+0xba>
 800b760:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b762:	2200      	movs	r2, #0
 800b764:	f103 3aff 	add.w	sl, r3, #4294967295
 800b768:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b76c:	2300      	movs	r3, #0
 800b76e:	f7f5 f9ab 	bl	8000ac8 <__aeabi_dcmpeq>
 800b772:	b9c8      	cbnz	r0, 800b7a8 <_printf_float+0x420>
 800b774:	4653      	mov	r3, sl
 800b776:	4642      	mov	r2, r8
 800b778:	4631      	mov	r1, r6
 800b77a:	4628      	mov	r0, r5
 800b77c:	47b8      	blx	r7
 800b77e:	3001      	adds	r0, #1
 800b780:	d10e      	bne.n	800b7a0 <_printf_float+0x418>
 800b782:	e65e      	b.n	800b442 <_printf_float+0xba>
 800b784:	2301      	movs	r3, #1
 800b786:	4652      	mov	r2, sl
 800b788:	4631      	mov	r1, r6
 800b78a:	4628      	mov	r0, r5
 800b78c:	47b8      	blx	r7
 800b78e:	3001      	adds	r0, #1
 800b790:	f43f ae57 	beq.w	800b442 <_printf_float+0xba>
 800b794:	f108 0801 	add.w	r8, r8, #1
 800b798:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b79a:	3b01      	subs	r3, #1
 800b79c:	4543      	cmp	r3, r8
 800b79e:	dcf1      	bgt.n	800b784 <_printf_float+0x3fc>
 800b7a0:	464b      	mov	r3, r9
 800b7a2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b7a6:	e6de      	b.n	800b566 <_printf_float+0x1de>
 800b7a8:	f04f 0800 	mov.w	r8, #0
 800b7ac:	f104 0a1a 	add.w	sl, r4, #26
 800b7b0:	e7f2      	b.n	800b798 <_printf_float+0x410>
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	e7df      	b.n	800b776 <_printf_float+0x3ee>
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	464a      	mov	r2, r9
 800b7ba:	4631      	mov	r1, r6
 800b7bc:	4628      	mov	r0, r5
 800b7be:	47b8      	blx	r7
 800b7c0:	3001      	adds	r0, #1
 800b7c2:	f43f ae3e 	beq.w	800b442 <_printf_float+0xba>
 800b7c6:	f108 0801 	add.w	r8, r8, #1
 800b7ca:	68e3      	ldr	r3, [r4, #12]
 800b7cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b7ce:	1a9b      	subs	r3, r3, r2
 800b7d0:	4543      	cmp	r3, r8
 800b7d2:	dcf0      	bgt.n	800b7b6 <_printf_float+0x42e>
 800b7d4:	e6fc      	b.n	800b5d0 <_printf_float+0x248>
 800b7d6:	f04f 0800 	mov.w	r8, #0
 800b7da:	f104 0919 	add.w	r9, r4, #25
 800b7de:	e7f4      	b.n	800b7ca <_printf_float+0x442>
 800b7e0:	2900      	cmp	r1, #0
 800b7e2:	f43f ae8b 	beq.w	800b4fc <_printf_float+0x174>
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b7ec:	ab09      	add	r3, sp, #36	; 0x24
 800b7ee:	9300      	str	r3, [sp, #0]
 800b7f0:	ec49 8b10 	vmov	d0, r8, r9
 800b7f4:	6022      	str	r2, [r4, #0]
 800b7f6:	f8cd a004 	str.w	sl, [sp, #4]
 800b7fa:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b7fe:	4628      	mov	r0, r5
 800b800:	f7ff fd2e 	bl	800b260 <__cvt>
 800b804:	4680      	mov	r8, r0
 800b806:	e648      	b.n	800b49a <_printf_float+0x112>

0800b808 <_printf_common>:
 800b808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b80c:	4691      	mov	r9, r2
 800b80e:	461f      	mov	r7, r3
 800b810:	688a      	ldr	r2, [r1, #8]
 800b812:	690b      	ldr	r3, [r1, #16]
 800b814:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b818:	4293      	cmp	r3, r2
 800b81a:	bfb8      	it	lt
 800b81c:	4613      	movlt	r3, r2
 800b81e:	f8c9 3000 	str.w	r3, [r9]
 800b822:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b826:	4606      	mov	r6, r0
 800b828:	460c      	mov	r4, r1
 800b82a:	b112      	cbz	r2, 800b832 <_printf_common+0x2a>
 800b82c:	3301      	adds	r3, #1
 800b82e:	f8c9 3000 	str.w	r3, [r9]
 800b832:	6823      	ldr	r3, [r4, #0]
 800b834:	0699      	lsls	r1, r3, #26
 800b836:	bf42      	ittt	mi
 800b838:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b83c:	3302      	addmi	r3, #2
 800b83e:	f8c9 3000 	strmi.w	r3, [r9]
 800b842:	6825      	ldr	r5, [r4, #0]
 800b844:	f015 0506 	ands.w	r5, r5, #6
 800b848:	d107      	bne.n	800b85a <_printf_common+0x52>
 800b84a:	f104 0a19 	add.w	sl, r4, #25
 800b84e:	68e3      	ldr	r3, [r4, #12]
 800b850:	f8d9 2000 	ldr.w	r2, [r9]
 800b854:	1a9b      	subs	r3, r3, r2
 800b856:	42ab      	cmp	r3, r5
 800b858:	dc28      	bgt.n	800b8ac <_printf_common+0xa4>
 800b85a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b85e:	6822      	ldr	r2, [r4, #0]
 800b860:	3300      	adds	r3, #0
 800b862:	bf18      	it	ne
 800b864:	2301      	movne	r3, #1
 800b866:	0692      	lsls	r2, r2, #26
 800b868:	d42d      	bmi.n	800b8c6 <_printf_common+0xbe>
 800b86a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b86e:	4639      	mov	r1, r7
 800b870:	4630      	mov	r0, r6
 800b872:	47c0      	blx	r8
 800b874:	3001      	adds	r0, #1
 800b876:	d020      	beq.n	800b8ba <_printf_common+0xb2>
 800b878:	6823      	ldr	r3, [r4, #0]
 800b87a:	68e5      	ldr	r5, [r4, #12]
 800b87c:	f8d9 2000 	ldr.w	r2, [r9]
 800b880:	f003 0306 	and.w	r3, r3, #6
 800b884:	2b04      	cmp	r3, #4
 800b886:	bf08      	it	eq
 800b888:	1aad      	subeq	r5, r5, r2
 800b88a:	68a3      	ldr	r3, [r4, #8]
 800b88c:	6922      	ldr	r2, [r4, #16]
 800b88e:	bf0c      	ite	eq
 800b890:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b894:	2500      	movne	r5, #0
 800b896:	4293      	cmp	r3, r2
 800b898:	bfc4      	itt	gt
 800b89a:	1a9b      	subgt	r3, r3, r2
 800b89c:	18ed      	addgt	r5, r5, r3
 800b89e:	f04f 0900 	mov.w	r9, #0
 800b8a2:	341a      	adds	r4, #26
 800b8a4:	454d      	cmp	r5, r9
 800b8a6:	d11a      	bne.n	800b8de <_printf_common+0xd6>
 800b8a8:	2000      	movs	r0, #0
 800b8aa:	e008      	b.n	800b8be <_printf_common+0xb6>
 800b8ac:	2301      	movs	r3, #1
 800b8ae:	4652      	mov	r2, sl
 800b8b0:	4639      	mov	r1, r7
 800b8b2:	4630      	mov	r0, r6
 800b8b4:	47c0      	blx	r8
 800b8b6:	3001      	adds	r0, #1
 800b8b8:	d103      	bne.n	800b8c2 <_printf_common+0xba>
 800b8ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b8be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8c2:	3501      	adds	r5, #1
 800b8c4:	e7c3      	b.n	800b84e <_printf_common+0x46>
 800b8c6:	18e1      	adds	r1, r4, r3
 800b8c8:	1c5a      	adds	r2, r3, #1
 800b8ca:	2030      	movs	r0, #48	; 0x30
 800b8cc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b8d0:	4422      	add	r2, r4
 800b8d2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b8d6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b8da:	3302      	adds	r3, #2
 800b8dc:	e7c5      	b.n	800b86a <_printf_common+0x62>
 800b8de:	2301      	movs	r3, #1
 800b8e0:	4622      	mov	r2, r4
 800b8e2:	4639      	mov	r1, r7
 800b8e4:	4630      	mov	r0, r6
 800b8e6:	47c0      	blx	r8
 800b8e8:	3001      	adds	r0, #1
 800b8ea:	d0e6      	beq.n	800b8ba <_printf_common+0xb2>
 800b8ec:	f109 0901 	add.w	r9, r9, #1
 800b8f0:	e7d8      	b.n	800b8a4 <_printf_common+0x9c>
	...

0800b8f4 <_printf_i>:
 800b8f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b8f8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b8fc:	460c      	mov	r4, r1
 800b8fe:	7e09      	ldrb	r1, [r1, #24]
 800b900:	b085      	sub	sp, #20
 800b902:	296e      	cmp	r1, #110	; 0x6e
 800b904:	4617      	mov	r7, r2
 800b906:	4606      	mov	r6, r0
 800b908:	4698      	mov	r8, r3
 800b90a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b90c:	f000 80b3 	beq.w	800ba76 <_printf_i+0x182>
 800b910:	d822      	bhi.n	800b958 <_printf_i+0x64>
 800b912:	2963      	cmp	r1, #99	; 0x63
 800b914:	d036      	beq.n	800b984 <_printf_i+0x90>
 800b916:	d80a      	bhi.n	800b92e <_printf_i+0x3a>
 800b918:	2900      	cmp	r1, #0
 800b91a:	f000 80b9 	beq.w	800ba90 <_printf_i+0x19c>
 800b91e:	2958      	cmp	r1, #88	; 0x58
 800b920:	f000 8083 	beq.w	800ba2a <_printf_i+0x136>
 800b924:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b928:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b92c:	e032      	b.n	800b994 <_printf_i+0xa0>
 800b92e:	2964      	cmp	r1, #100	; 0x64
 800b930:	d001      	beq.n	800b936 <_printf_i+0x42>
 800b932:	2969      	cmp	r1, #105	; 0x69
 800b934:	d1f6      	bne.n	800b924 <_printf_i+0x30>
 800b936:	6820      	ldr	r0, [r4, #0]
 800b938:	6813      	ldr	r3, [r2, #0]
 800b93a:	0605      	lsls	r5, r0, #24
 800b93c:	f103 0104 	add.w	r1, r3, #4
 800b940:	d52a      	bpl.n	800b998 <_printf_i+0xa4>
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	6011      	str	r1, [r2, #0]
 800b946:	2b00      	cmp	r3, #0
 800b948:	da03      	bge.n	800b952 <_printf_i+0x5e>
 800b94a:	222d      	movs	r2, #45	; 0x2d
 800b94c:	425b      	negs	r3, r3
 800b94e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b952:	486f      	ldr	r0, [pc, #444]	; (800bb10 <_printf_i+0x21c>)
 800b954:	220a      	movs	r2, #10
 800b956:	e039      	b.n	800b9cc <_printf_i+0xd8>
 800b958:	2973      	cmp	r1, #115	; 0x73
 800b95a:	f000 809d 	beq.w	800ba98 <_printf_i+0x1a4>
 800b95e:	d808      	bhi.n	800b972 <_printf_i+0x7e>
 800b960:	296f      	cmp	r1, #111	; 0x6f
 800b962:	d020      	beq.n	800b9a6 <_printf_i+0xb2>
 800b964:	2970      	cmp	r1, #112	; 0x70
 800b966:	d1dd      	bne.n	800b924 <_printf_i+0x30>
 800b968:	6823      	ldr	r3, [r4, #0]
 800b96a:	f043 0320 	orr.w	r3, r3, #32
 800b96e:	6023      	str	r3, [r4, #0]
 800b970:	e003      	b.n	800b97a <_printf_i+0x86>
 800b972:	2975      	cmp	r1, #117	; 0x75
 800b974:	d017      	beq.n	800b9a6 <_printf_i+0xb2>
 800b976:	2978      	cmp	r1, #120	; 0x78
 800b978:	d1d4      	bne.n	800b924 <_printf_i+0x30>
 800b97a:	2378      	movs	r3, #120	; 0x78
 800b97c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b980:	4864      	ldr	r0, [pc, #400]	; (800bb14 <_printf_i+0x220>)
 800b982:	e055      	b.n	800ba30 <_printf_i+0x13c>
 800b984:	6813      	ldr	r3, [r2, #0]
 800b986:	1d19      	adds	r1, r3, #4
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	6011      	str	r1, [r2, #0]
 800b98c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b990:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b994:	2301      	movs	r3, #1
 800b996:	e08c      	b.n	800bab2 <_printf_i+0x1be>
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	6011      	str	r1, [r2, #0]
 800b99c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b9a0:	bf18      	it	ne
 800b9a2:	b21b      	sxthne	r3, r3
 800b9a4:	e7cf      	b.n	800b946 <_printf_i+0x52>
 800b9a6:	6813      	ldr	r3, [r2, #0]
 800b9a8:	6825      	ldr	r5, [r4, #0]
 800b9aa:	1d18      	adds	r0, r3, #4
 800b9ac:	6010      	str	r0, [r2, #0]
 800b9ae:	0628      	lsls	r0, r5, #24
 800b9b0:	d501      	bpl.n	800b9b6 <_printf_i+0xc2>
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	e002      	b.n	800b9bc <_printf_i+0xc8>
 800b9b6:	0668      	lsls	r0, r5, #25
 800b9b8:	d5fb      	bpl.n	800b9b2 <_printf_i+0xbe>
 800b9ba:	881b      	ldrh	r3, [r3, #0]
 800b9bc:	4854      	ldr	r0, [pc, #336]	; (800bb10 <_printf_i+0x21c>)
 800b9be:	296f      	cmp	r1, #111	; 0x6f
 800b9c0:	bf14      	ite	ne
 800b9c2:	220a      	movne	r2, #10
 800b9c4:	2208      	moveq	r2, #8
 800b9c6:	2100      	movs	r1, #0
 800b9c8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b9cc:	6865      	ldr	r5, [r4, #4]
 800b9ce:	60a5      	str	r5, [r4, #8]
 800b9d0:	2d00      	cmp	r5, #0
 800b9d2:	f2c0 8095 	blt.w	800bb00 <_printf_i+0x20c>
 800b9d6:	6821      	ldr	r1, [r4, #0]
 800b9d8:	f021 0104 	bic.w	r1, r1, #4
 800b9dc:	6021      	str	r1, [r4, #0]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d13d      	bne.n	800ba5e <_printf_i+0x16a>
 800b9e2:	2d00      	cmp	r5, #0
 800b9e4:	f040 808e 	bne.w	800bb04 <_printf_i+0x210>
 800b9e8:	4665      	mov	r5, ip
 800b9ea:	2a08      	cmp	r2, #8
 800b9ec:	d10b      	bne.n	800ba06 <_printf_i+0x112>
 800b9ee:	6823      	ldr	r3, [r4, #0]
 800b9f0:	07db      	lsls	r3, r3, #31
 800b9f2:	d508      	bpl.n	800ba06 <_printf_i+0x112>
 800b9f4:	6923      	ldr	r3, [r4, #16]
 800b9f6:	6862      	ldr	r2, [r4, #4]
 800b9f8:	429a      	cmp	r2, r3
 800b9fa:	bfde      	ittt	le
 800b9fc:	2330      	movle	r3, #48	; 0x30
 800b9fe:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ba02:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ba06:	ebac 0305 	sub.w	r3, ip, r5
 800ba0a:	6123      	str	r3, [r4, #16]
 800ba0c:	f8cd 8000 	str.w	r8, [sp]
 800ba10:	463b      	mov	r3, r7
 800ba12:	aa03      	add	r2, sp, #12
 800ba14:	4621      	mov	r1, r4
 800ba16:	4630      	mov	r0, r6
 800ba18:	f7ff fef6 	bl	800b808 <_printf_common>
 800ba1c:	3001      	adds	r0, #1
 800ba1e:	d14d      	bne.n	800babc <_printf_i+0x1c8>
 800ba20:	f04f 30ff 	mov.w	r0, #4294967295
 800ba24:	b005      	add	sp, #20
 800ba26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba2a:	4839      	ldr	r0, [pc, #228]	; (800bb10 <_printf_i+0x21c>)
 800ba2c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ba30:	6813      	ldr	r3, [r2, #0]
 800ba32:	6821      	ldr	r1, [r4, #0]
 800ba34:	1d1d      	adds	r5, r3, #4
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	6015      	str	r5, [r2, #0]
 800ba3a:	060a      	lsls	r2, r1, #24
 800ba3c:	d50b      	bpl.n	800ba56 <_printf_i+0x162>
 800ba3e:	07ca      	lsls	r2, r1, #31
 800ba40:	bf44      	itt	mi
 800ba42:	f041 0120 	orrmi.w	r1, r1, #32
 800ba46:	6021      	strmi	r1, [r4, #0]
 800ba48:	b91b      	cbnz	r3, 800ba52 <_printf_i+0x15e>
 800ba4a:	6822      	ldr	r2, [r4, #0]
 800ba4c:	f022 0220 	bic.w	r2, r2, #32
 800ba50:	6022      	str	r2, [r4, #0]
 800ba52:	2210      	movs	r2, #16
 800ba54:	e7b7      	b.n	800b9c6 <_printf_i+0xd2>
 800ba56:	064d      	lsls	r5, r1, #25
 800ba58:	bf48      	it	mi
 800ba5a:	b29b      	uxthmi	r3, r3
 800ba5c:	e7ef      	b.n	800ba3e <_printf_i+0x14a>
 800ba5e:	4665      	mov	r5, ip
 800ba60:	fbb3 f1f2 	udiv	r1, r3, r2
 800ba64:	fb02 3311 	mls	r3, r2, r1, r3
 800ba68:	5cc3      	ldrb	r3, [r0, r3]
 800ba6a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ba6e:	460b      	mov	r3, r1
 800ba70:	2900      	cmp	r1, #0
 800ba72:	d1f5      	bne.n	800ba60 <_printf_i+0x16c>
 800ba74:	e7b9      	b.n	800b9ea <_printf_i+0xf6>
 800ba76:	6813      	ldr	r3, [r2, #0]
 800ba78:	6825      	ldr	r5, [r4, #0]
 800ba7a:	6961      	ldr	r1, [r4, #20]
 800ba7c:	1d18      	adds	r0, r3, #4
 800ba7e:	6010      	str	r0, [r2, #0]
 800ba80:	0628      	lsls	r0, r5, #24
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	d501      	bpl.n	800ba8a <_printf_i+0x196>
 800ba86:	6019      	str	r1, [r3, #0]
 800ba88:	e002      	b.n	800ba90 <_printf_i+0x19c>
 800ba8a:	066a      	lsls	r2, r5, #25
 800ba8c:	d5fb      	bpl.n	800ba86 <_printf_i+0x192>
 800ba8e:	8019      	strh	r1, [r3, #0]
 800ba90:	2300      	movs	r3, #0
 800ba92:	6123      	str	r3, [r4, #16]
 800ba94:	4665      	mov	r5, ip
 800ba96:	e7b9      	b.n	800ba0c <_printf_i+0x118>
 800ba98:	6813      	ldr	r3, [r2, #0]
 800ba9a:	1d19      	adds	r1, r3, #4
 800ba9c:	6011      	str	r1, [r2, #0]
 800ba9e:	681d      	ldr	r5, [r3, #0]
 800baa0:	6862      	ldr	r2, [r4, #4]
 800baa2:	2100      	movs	r1, #0
 800baa4:	4628      	mov	r0, r5
 800baa6:	f7f4 fb9b 	bl	80001e0 <memchr>
 800baaa:	b108      	cbz	r0, 800bab0 <_printf_i+0x1bc>
 800baac:	1b40      	subs	r0, r0, r5
 800baae:	6060      	str	r0, [r4, #4]
 800bab0:	6863      	ldr	r3, [r4, #4]
 800bab2:	6123      	str	r3, [r4, #16]
 800bab4:	2300      	movs	r3, #0
 800bab6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800baba:	e7a7      	b.n	800ba0c <_printf_i+0x118>
 800babc:	6923      	ldr	r3, [r4, #16]
 800babe:	462a      	mov	r2, r5
 800bac0:	4639      	mov	r1, r7
 800bac2:	4630      	mov	r0, r6
 800bac4:	47c0      	blx	r8
 800bac6:	3001      	adds	r0, #1
 800bac8:	d0aa      	beq.n	800ba20 <_printf_i+0x12c>
 800baca:	6823      	ldr	r3, [r4, #0]
 800bacc:	079b      	lsls	r3, r3, #30
 800bace:	d413      	bmi.n	800baf8 <_printf_i+0x204>
 800bad0:	68e0      	ldr	r0, [r4, #12]
 800bad2:	9b03      	ldr	r3, [sp, #12]
 800bad4:	4298      	cmp	r0, r3
 800bad6:	bfb8      	it	lt
 800bad8:	4618      	movlt	r0, r3
 800bada:	e7a3      	b.n	800ba24 <_printf_i+0x130>
 800badc:	2301      	movs	r3, #1
 800bade:	464a      	mov	r2, r9
 800bae0:	4639      	mov	r1, r7
 800bae2:	4630      	mov	r0, r6
 800bae4:	47c0      	blx	r8
 800bae6:	3001      	adds	r0, #1
 800bae8:	d09a      	beq.n	800ba20 <_printf_i+0x12c>
 800baea:	3501      	adds	r5, #1
 800baec:	68e3      	ldr	r3, [r4, #12]
 800baee:	9a03      	ldr	r2, [sp, #12]
 800baf0:	1a9b      	subs	r3, r3, r2
 800baf2:	42ab      	cmp	r3, r5
 800baf4:	dcf2      	bgt.n	800badc <_printf_i+0x1e8>
 800baf6:	e7eb      	b.n	800bad0 <_printf_i+0x1dc>
 800baf8:	2500      	movs	r5, #0
 800bafa:	f104 0919 	add.w	r9, r4, #25
 800bafe:	e7f5      	b.n	800baec <_printf_i+0x1f8>
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d1ac      	bne.n	800ba5e <_printf_i+0x16a>
 800bb04:	7803      	ldrb	r3, [r0, #0]
 800bb06:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bb0a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bb0e:	e76c      	b.n	800b9ea <_printf_i+0xf6>
 800bb10:	0800d546 	.word	0x0800d546
 800bb14:	0800d557 	.word	0x0800d557

0800bb18 <_sbrk_r>:
 800bb18:	b538      	push	{r3, r4, r5, lr}
 800bb1a:	4c06      	ldr	r4, [pc, #24]	; (800bb34 <_sbrk_r+0x1c>)
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	4605      	mov	r5, r0
 800bb20:	4608      	mov	r0, r1
 800bb22:	6023      	str	r3, [r4, #0]
 800bb24:	f7f7 fc3e 	bl	80033a4 <_sbrk>
 800bb28:	1c43      	adds	r3, r0, #1
 800bb2a:	d102      	bne.n	800bb32 <_sbrk_r+0x1a>
 800bb2c:	6823      	ldr	r3, [r4, #0]
 800bb2e:	b103      	cbz	r3, 800bb32 <_sbrk_r+0x1a>
 800bb30:	602b      	str	r3, [r5, #0]
 800bb32:	bd38      	pop	{r3, r4, r5, pc}
 800bb34:	20001fd0 	.word	0x20001fd0

0800bb38 <siprintf>:
 800bb38:	b40e      	push	{r1, r2, r3}
 800bb3a:	b500      	push	{lr}
 800bb3c:	b09c      	sub	sp, #112	; 0x70
 800bb3e:	ab1d      	add	r3, sp, #116	; 0x74
 800bb40:	9002      	str	r0, [sp, #8]
 800bb42:	9006      	str	r0, [sp, #24]
 800bb44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bb48:	4809      	ldr	r0, [pc, #36]	; (800bb70 <siprintf+0x38>)
 800bb4a:	9107      	str	r1, [sp, #28]
 800bb4c:	9104      	str	r1, [sp, #16]
 800bb4e:	4909      	ldr	r1, [pc, #36]	; (800bb74 <siprintf+0x3c>)
 800bb50:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb54:	9105      	str	r1, [sp, #20]
 800bb56:	6800      	ldr	r0, [r0, #0]
 800bb58:	9301      	str	r3, [sp, #4]
 800bb5a:	a902      	add	r1, sp, #8
 800bb5c:	f001 f9ae 	bl	800cebc <_svfiprintf_r>
 800bb60:	9b02      	ldr	r3, [sp, #8]
 800bb62:	2200      	movs	r2, #0
 800bb64:	701a      	strb	r2, [r3, #0]
 800bb66:	b01c      	add	sp, #112	; 0x70
 800bb68:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb6c:	b003      	add	sp, #12
 800bb6e:	4770      	bx	lr
 800bb70:	20000188 	.word	0x20000188
 800bb74:	ffff0208 	.word	0xffff0208

0800bb78 <quorem>:
 800bb78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb7c:	6903      	ldr	r3, [r0, #16]
 800bb7e:	690c      	ldr	r4, [r1, #16]
 800bb80:	42a3      	cmp	r3, r4
 800bb82:	4680      	mov	r8, r0
 800bb84:	f2c0 8082 	blt.w	800bc8c <quorem+0x114>
 800bb88:	3c01      	subs	r4, #1
 800bb8a:	f101 0714 	add.w	r7, r1, #20
 800bb8e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800bb92:	f100 0614 	add.w	r6, r0, #20
 800bb96:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800bb9a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800bb9e:	eb06 030c 	add.w	r3, r6, ip
 800bba2:	3501      	adds	r5, #1
 800bba4:	eb07 090c 	add.w	r9, r7, ip
 800bba8:	9301      	str	r3, [sp, #4]
 800bbaa:	fbb0 f5f5 	udiv	r5, r0, r5
 800bbae:	b395      	cbz	r5, 800bc16 <quorem+0x9e>
 800bbb0:	f04f 0a00 	mov.w	sl, #0
 800bbb4:	4638      	mov	r0, r7
 800bbb6:	46b6      	mov	lr, r6
 800bbb8:	46d3      	mov	fp, sl
 800bbba:	f850 2b04 	ldr.w	r2, [r0], #4
 800bbbe:	b293      	uxth	r3, r2
 800bbc0:	fb05 a303 	mla	r3, r5, r3, sl
 800bbc4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bbc8:	b29b      	uxth	r3, r3
 800bbca:	ebab 0303 	sub.w	r3, fp, r3
 800bbce:	0c12      	lsrs	r2, r2, #16
 800bbd0:	f8de b000 	ldr.w	fp, [lr]
 800bbd4:	fb05 a202 	mla	r2, r5, r2, sl
 800bbd8:	fa13 f38b 	uxtah	r3, r3, fp
 800bbdc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800bbe0:	fa1f fb82 	uxth.w	fp, r2
 800bbe4:	f8de 2000 	ldr.w	r2, [lr]
 800bbe8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800bbec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bbf0:	b29b      	uxth	r3, r3
 800bbf2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbf6:	4581      	cmp	r9, r0
 800bbf8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800bbfc:	f84e 3b04 	str.w	r3, [lr], #4
 800bc00:	d2db      	bcs.n	800bbba <quorem+0x42>
 800bc02:	f856 300c 	ldr.w	r3, [r6, ip]
 800bc06:	b933      	cbnz	r3, 800bc16 <quorem+0x9e>
 800bc08:	9b01      	ldr	r3, [sp, #4]
 800bc0a:	3b04      	subs	r3, #4
 800bc0c:	429e      	cmp	r6, r3
 800bc0e:	461a      	mov	r2, r3
 800bc10:	d330      	bcc.n	800bc74 <quorem+0xfc>
 800bc12:	f8c8 4010 	str.w	r4, [r8, #16]
 800bc16:	4640      	mov	r0, r8
 800bc18:	f001 f822 	bl	800cc60 <__mcmp>
 800bc1c:	2800      	cmp	r0, #0
 800bc1e:	db25      	blt.n	800bc6c <quorem+0xf4>
 800bc20:	3501      	adds	r5, #1
 800bc22:	4630      	mov	r0, r6
 800bc24:	f04f 0c00 	mov.w	ip, #0
 800bc28:	f857 2b04 	ldr.w	r2, [r7], #4
 800bc2c:	f8d0 e000 	ldr.w	lr, [r0]
 800bc30:	b293      	uxth	r3, r2
 800bc32:	ebac 0303 	sub.w	r3, ip, r3
 800bc36:	0c12      	lsrs	r2, r2, #16
 800bc38:	fa13 f38e 	uxtah	r3, r3, lr
 800bc3c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bc40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc44:	b29b      	uxth	r3, r3
 800bc46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc4a:	45b9      	cmp	r9, r7
 800bc4c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bc50:	f840 3b04 	str.w	r3, [r0], #4
 800bc54:	d2e8      	bcs.n	800bc28 <quorem+0xb0>
 800bc56:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800bc5a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800bc5e:	b92a      	cbnz	r2, 800bc6c <quorem+0xf4>
 800bc60:	3b04      	subs	r3, #4
 800bc62:	429e      	cmp	r6, r3
 800bc64:	461a      	mov	r2, r3
 800bc66:	d30b      	bcc.n	800bc80 <quorem+0x108>
 800bc68:	f8c8 4010 	str.w	r4, [r8, #16]
 800bc6c:	4628      	mov	r0, r5
 800bc6e:	b003      	add	sp, #12
 800bc70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc74:	6812      	ldr	r2, [r2, #0]
 800bc76:	3b04      	subs	r3, #4
 800bc78:	2a00      	cmp	r2, #0
 800bc7a:	d1ca      	bne.n	800bc12 <quorem+0x9a>
 800bc7c:	3c01      	subs	r4, #1
 800bc7e:	e7c5      	b.n	800bc0c <quorem+0x94>
 800bc80:	6812      	ldr	r2, [r2, #0]
 800bc82:	3b04      	subs	r3, #4
 800bc84:	2a00      	cmp	r2, #0
 800bc86:	d1ef      	bne.n	800bc68 <quorem+0xf0>
 800bc88:	3c01      	subs	r4, #1
 800bc8a:	e7ea      	b.n	800bc62 <quorem+0xea>
 800bc8c:	2000      	movs	r0, #0
 800bc8e:	e7ee      	b.n	800bc6e <quorem+0xf6>

0800bc90 <_dtoa_r>:
 800bc90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc94:	ec57 6b10 	vmov	r6, r7, d0
 800bc98:	b097      	sub	sp, #92	; 0x5c
 800bc9a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bc9c:	9106      	str	r1, [sp, #24]
 800bc9e:	4604      	mov	r4, r0
 800bca0:	920b      	str	r2, [sp, #44]	; 0x2c
 800bca2:	9312      	str	r3, [sp, #72]	; 0x48
 800bca4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bca8:	e9cd 6700 	strd	r6, r7, [sp]
 800bcac:	b93d      	cbnz	r5, 800bcbe <_dtoa_r+0x2e>
 800bcae:	2010      	movs	r0, #16
 800bcb0:	f7ff fa16 	bl	800b0e0 <malloc>
 800bcb4:	6260      	str	r0, [r4, #36]	; 0x24
 800bcb6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bcba:	6005      	str	r5, [r0, #0]
 800bcbc:	60c5      	str	r5, [r0, #12]
 800bcbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bcc0:	6819      	ldr	r1, [r3, #0]
 800bcc2:	b151      	cbz	r1, 800bcda <_dtoa_r+0x4a>
 800bcc4:	685a      	ldr	r2, [r3, #4]
 800bcc6:	604a      	str	r2, [r1, #4]
 800bcc8:	2301      	movs	r3, #1
 800bcca:	4093      	lsls	r3, r2
 800bccc:	608b      	str	r3, [r1, #8]
 800bcce:	4620      	mov	r0, r4
 800bcd0:	f000 fde5 	bl	800c89e <_Bfree>
 800bcd4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	601a      	str	r2, [r3, #0]
 800bcda:	1e3b      	subs	r3, r7, #0
 800bcdc:	bfbb      	ittet	lt
 800bcde:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bce2:	9301      	strlt	r3, [sp, #4]
 800bce4:	2300      	movge	r3, #0
 800bce6:	2201      	movlt	r2, #1
 800bce8:	bfac      	ite	ge
 800bcea:	f8c8 3000 	strge.w	r3, [r8]
 800bcee:	f8c8 2000 	strlt.w	r2, [r8]
 800bcf2:	4baf      	ldr	r3, [pc, #700]	; (800bfb0 <_dtoa_r+0x320>)
 800bcf4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800bcf8:	ea33 0308 	bics.w	r3, r3, r8
 800bcfc:	d114      	bne.n	800bd28 <_dtoa_r+0x98>
 800bcfe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bd00:	f242 730f 	movw	r3, #9999	; 0x270f
 800bd04:	6013      	str	r3, [r2, #0]
 800bd06:	9b00      	ldr	r3, [sp, #0]
 800bd08:	b923      	cbnz	r3, 800bd14 <_dtoa_r+0x84>
 800bd0a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800bd0e:	2800      	cmp	r0, #0
 800bd10:	f000 8542 	beq.w	800c798 <_dtoa_r+0xb08>
 800bd14:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd16:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800bfc4 <_dtoa_r+0x334>
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	f000 8544 	beq.w	800c7a8 <_dtoa_r+0xb18>
 800bd20:	f10b 0303 	add.w	r3, fp, #3
 800bd24:	f000 bd3e 	b.w	800c7a4 <_dtoa_r+0xb14>
 800bd28:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	2300      	movs	r3, #0
 800bd30:	4630      	mov	r0, r6
 800bd32:	4639      	mov	r1, r7
 800bd34:	f7f4 fec8 	bl	8000ac8 <__aeabi_dcmpeq>
 800bd38:	4681      	mov	r9, r0
 800bd3a:	b168      	cbz	r0, 800bd58 <_dtoa_r+0xc8>
 800bd3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bd3e:	2301      	movs	r3, #1
 800bd40:	6013      	str	r3, [r2, #0]
 800bd42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	f000 8524 	beq.w	800c792 <_dtoa_r+0xb02>
 800bd4a:	4b9a      	ldr	r3, [pc, #616]	; (800bfb4 <_dtoa_r+0x324>)
 800bd4c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bd4e:	f103 3bff 	add.w	fp, r3, #4294967295
 800bd52:	6013      	str	r3, [r2, #0]
 800bd54:	f000 bd28 	b.w	800c7a8 <_dtoa_r+0xb18>
 800bd58:	aa14      	add	r2, sp, #80	; 0x50
 800bd5a:	a915      	add	r1, sp, #84	; 0x54
 800bd5c:	ec47 6b10 	vmov	d0, r6, r7
 800bd60:	4620      	mov	r0, r4
 800bd62:	f000 fff4 	bl	800cd4e <__d2b>
 800bd66:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800bd6a:	9004      	str	r0, [sp, #16]
 800bd6c:	2d00      	cmp	r5, #0
 800bd6e:	d07c      	beq.n	800be6a <_dtoa_r+0x1da>
 800bd70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bd74:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800bd78:	46b2      	mov	sl, r6
 800bd7a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800bd7e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bd82:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800bd86:	2200      	movs	r2, #0
 800bd88:	4b8b      	ldr	r3, [pc, #556]	; (800bfb8 <_dtoa_r+0x328>)
 800bd8a:	4650      	mov	r0, sl
 800bd8c:	4659      	mov	r1, fp
 800bd8e:	f7f4 fa7b 	bl	8000288 <__aeabi_dsub>
 800bd92:	a381      	add	r3, pc, #516	; (adr r3, 800bf98 <_dtoa_r+0x308>)
 800bd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd98:	f7f4 fc2e 	bl	80005f8 <__aeabi_dmul>
 800bd9c:	a380      	add	r3, pc, #512	; (adr r3, 800bfa0 <_dtoa_r+0x310>)
 800bd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bda2:	f7f4 fa73 	bl	800028c <__adddf3>
 800bda6:	4606      	mov	r6, r0
 800bda8:	4628      	mov	r0, r5
 800bdaa:	460f      	mov	r7, r1
 800bdac:	f7f4 fbba 	bl	8000524 <__aeabi_i2d>
 800bdb0:	a37d      	add	r3, pc, #500	; (adr r3, 800bfa8 <_dtoa_r+0x318>)
 800bdb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdb6:	f7f4 fc1f 	bl	80005f8 <__aeabi_dmul>
 800bdba:	4602      	mov	r2, r0
 800bdbc:	460b      	mov	r3, r1
 800bdbe:	4630      	mov	r0, r6
 800bdc0:	4639      	mov	r1, r7
 800bdc2:	f7f4 fa63 	bl	800028c <__adddf3>
 800bdc6:	4606      	mov	r6, r0
 800bdc8:	460f      	mov	r7, r1
 800bdca:	f7f4 fec5 	bl	8000b58 <__aeabi_d2iz>
 800bdce:	2200      	movs	r2, #0
 800bdd0:	4682      	mov	sl, r0
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	4630      	mov	r0, r6
 800bdd6:	4639      	mov	r1, r7
 800bdd8:	f7f4 fe80 	bl	8000adc <__aeabi_dcmplt>
 800bddc:	b148      	cbz	r0, 800bdf2 <_dtoa_r+0x162>
 800bdde:	4650      	mov	r0, sl
 800bde0:	f7f4 fba0 	bl	8000524 <__aeabi_i2d>
 800bde4:	4632      	mov	r2, r6
 800bde6:	463b      	mov	r3, r7
 800bde8:	f7f4 fe6e 	bl	8000ac8 <__aeabi_dcmpeq>
 800bdec:	b908      	cbnz	r0, 800bdf2 <_dtoa_r+0x162>
 800bdee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bdf2:	f1ba 0f16 	cmp.w	sl, #22
 800bdf6:	d859      	bhi.n	800beac <_dtoa_r+0x21c>
 800bdf8:	4970      	ldr	r1, [pc, #448]	; (800bfbc <_dtoa_r+0x32c>)
 800bdfa:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800bdfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be02:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be06:	f7f4 fe87 	bl	8000b18 <__aeabi_dcmpgt>
 800be0a:	2800      	cmp	r0, #0
 800be0c:	d050      	beq.n	800beb0 <_dtoa_r+0x220>
 800be0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be12:	2300      	movs	r3, #0
 800be14:	930f      	str	r3, [sp, #60]	; 0x3c
 800be16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800be18:	1b5d      	subs	r5, r3, r5
 800be1a:	f1b5 0801 	subs.w	r8, r5, #1
 800be1e:	bf49      	itett	mi
 800be20:	f1c5 0301 	rsbmi	r3, r5, #1
 800be24:	2300      	movpl	r3, #0
 800be26:	9305      	strmi	r3, [sp, #20]
 800be28:	f04f 0800 	movmi.w	r8, #0
 800be2c:	bf58      	it	pl
 800be2e:	9305      	strpl	r3, [sp, #20]
 800be30:	f1ba 0f00 	cmp.w	sl, #0
 800be34:	db3e      	blt.n	800beb4 <_dtoa_r+0x224>
 800be36:	2300      	movs	r3, #0
 800be38:	44d0      	add	r8, sl
 800be3a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800be3e:	9307      	str	r3, [sp, #28]
 800be40:	9b06      	ldr	r3, [sp, #24]
 800be42:	2b09      	cmp	r3, #9
 800be44:	f200 8090 	bhi.w	800bf68 <_dtoa_r+0x2d8>
 800be48:	2b05      	cmp	r3, #5
 800be4a:	bfc4      	itt	gt
 800be4c:	3b04      	subgt	r3, #4
 800be4e:	9306      	strgt	r3, [sp, #24]
 800be50:	9b06      	ldr	r3, [sp, #24]
 800be52:	f1a3 0302 	sub.w	r3, r3, #2
 800be56:	bfcc      	ite	gt
 800be58:	2500      	movgt	r5, #0
 800be5a:	2501      	movle	r5, #1
 800be5c:	2b03      	cmp	r3, #3
 800be5e:	f200 808f 	bhi.w	800bf80 <_dtoa_r+0x2f0>
 800be62:	e8df f003 	tbb	[pc, r3]
 800be66:	7f7d      	.short	0x7f7d
 800be68:	7131      	.short	0x7131
 800be6a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800be6e:	441d      	add	r5, r3
 800be70:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800be74:	2820      	cmp	r0, #32
 800be76:	dd13      	ble.n	800bea0 <_dtoa_r+0x210>
 800be78:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800be7c:	9b00      	ldr	r3, [sp, #0]
 800be7e:	fa08 f800 	lsl.w	r8, r8, r0
 800be82:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800be86:	fa23 f000 	lsr.w	r0, r3, r0
 800be8a:	ea48 0000 	orr.w	r0, r8, r0
 800be8e:	f7f4 fb39 	bl	8000504 <__aeabi_ui2d>
 800be92:	2301      	movs	r3, #1
 800be94:	4682      	mov	sl, r0
 800be96:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800be9a:	3d01      	subs	r5, #1
 800be9c:	9313      	str	r3, [sp, #76]	; 0x4c
 800be9e:	e772      	b.n	800bd86 <_dtoa_r+0xf6>
 800bea0:	9b00      	ldr	r3, [sp, #0]
 800bea2:	f1c0 0020 	rsb	r0, r0, #32
 800bea6:	fa03 f000 	lsl.w	r0, r3, r0
 800beaa:	e7f0      	b.n	800be8e <_dtoa_r+0x1fe>
 800beac:	2301      	movs	r3, #1
 800beae:	e7b1      	b.n	800be14 <_dtoa_r+0x184>
 800beb0:	900f      	str	r0, [sp, #60]	; 0x3c
 800beb2:	e7b0      	b.n	800be16 <_dtoa_r+0x186>
 800beb4:	9b05      	ldr	r3, [sp, #20]
 800beb6:	eba3 030a 	sub.w	r3, r3, sl
 800beba:	9305      	str	r3, [sp, #20]
 800bebc:	f1ca 0300 	rsb	r3, sl, #0
 800bec0:	9307      	str	r3, [sp, #28]
 800bec2:	2300      	movs	r3, #0
 800bec4:	930e      	str	r3, [sp, #56]	; 0x38
 800bec6:	e7bb      	b.n	800be40 <_dtoa_r+0x1b0>
 800bec8:	2301      	movs	r3, #1
 800beca:	930a      	str	r3, [sp, #40]	; 0x28
 800becc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bece:	2b00      	cmp	r3, #0
 800bed0:	dd59      	ble.n	800bf86 <_dtoa_r+0x2f6>
 800bed2:	9302      	str	r3, [sp, #8]
 800bed4:	4699      	mov	r9, r3
 800bed6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bed8:	2200      	movs	r2, #0
 800beda:	6072      	str	r2, [r6, #4]
 800bedc:	2204      	movs	r2, #4
 800bede:	f102 0014 	add.w	r0, r2, #20
 800bee2:	4298      	cmp	r0, r3
 800bee4:	6871      	ldr	r1, [r6, #4]
 800bee6:	d953      	bls.n	800bf90 <_dtoa_r+0x300>
 800bee8:	4620      	mov	r0, r4
 800beea:	f000 fca4 	bl	800c836 <_Balloc>
 800beee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bef0:	6030      	str	r0, [r6, #0]
 800bef2:	f1b9 0f0e 	cmp.w	r9, #14
 800bef6:	f8d3 b000 	ldr.w	fp, [r3]
 800befa:	f200 80e6 	bhi.w	800c0ca <_dtoa_r+0x43a>
 800befe:	2d00      	cmp	r5, #0
 800bf00:	f000 80e3 	beq.w	800c0ca <_dtoa_r+0x43a>
 800bf04:	ed9d 7b00 	vldr	d7, [sp]
 800bf08:	f1ba 0f00 	cmp.w	sl, #0
 800bf0c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800bf10:	dd74      	ble.n	800bffc <_dtoa_r+0x36c>
 800bf12:	4a2a      	ldr	r2, [pc, #168]	; (800bfbc <_dtoa_r+0x32c>)
 800bf14:	f00a 030f 	and.w	r3, sl, #15
 800bf18:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bf1c:	ed93 7b00 	vldr	d7, [r3]
 800bf20:	ea4f 162a 	mov.w	r6, sl, asr #4
 800bf24:	06f0      	lsls	r0, r6, #27
 800bf26:	ed8d 7b08 	vstr	d7, [sp, #32]
 800bf2a:	d565      	bpl.n	800bff8 <_dtoa_r+0x368>
 800bf2c:	4b24      	ldr	r3, [pc, #144]	; (800bfc0 <_dtoa_r+0x330>)
 800bf2e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bf32:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bf36:	f7f4 fc89 	bl	800084c <__aeabi_ddiv>
 800bf3a:	e9cd 0100 	strd	r0, r1, [sp]
 800bf3e:	f006 060f 	and.w	r6, r6, #15
 800bf42:	2503      	movs	r5, #3
 800bf44:	4f1e      	ldr	r7, [pc, #120]	; (800bfc0 <_dtoa_r+0x330>)
 800bf46:	e04c      	b.n	800bfe2 <_dtoa_r+0x352>
 800bf48:	2301      	movs	r3, #1
 800bf4a:	930a      	str	r3, [sp, #40]	; 0x28
 800bf4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf4e:	4453      	add	r3, sl
 800bf50:	f103 0901 	add.w	r9, r3, #1
 800bf54:	9302      	str	r3, [sp, #8]
 800bf56:	464b      	mov	r3, r9
 800bf58:	2b01      	cmp	r3, #1
 800bf5a:	bfb8      	it	lt
 800bf5c:	2301      	movlt	r3, #1
 800bf5e:	e7ba      	b.n	800bed6 <_dtoa_r+0x246>
 800bf60:	2300      	movs	r3, #0
 800bf62:	e7b2      	b.n	800beca <_dtoa_r+0x23a>
 800bf64:	2300      	movs	r3, #0
 800bf66:	e7f0      	b.n	800bf4a <_dtoa_r+0x2ba>
 800bf68:	2501      	movs	r5, #1
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	9306      	str	r3, [sp, #24]
 800bf6e:	950a      	str	r5, [sp, #40]	; 0x28
 800bf70:	f04f 33ff 	mov.w	r3, #4294967295
 800bf74:	9302      	str	r3, [sp, #8]
 800bf76:	4699      	mov	r9, r3
 800bf78:	2200      	movs	r2, #0
 800bf7a:	2312      	movs	r3, #18
 800bf7c:	920b      	str	r2, [sp, #44]	; 0x2c
 800bf7e:	e7aa      	b.n	800bed6 <_dtoa_r+0x246>
 800bf80:	2301      	movs	r3, #1
 800bf82:	930a      	str	r3, [sp, #40]	; 0x28
 800bf84:	e7f4      	b.n	800bf70 <_dtoa_r+0x2e0>
 800bf86:	2301      	movs	r3, #1
 800bf88:	9302      	str	r3, [sp, #8]
 800bf8a:	4699      	mov	r9, r3
 800bf8c:	461a      	mov	r2, r3
 800bf8e:	e7f5      	b.n	800bf7c <_dtoa_r+0x2ec>
 800bf90:	3101      	adds	r1, #1
 800bf92:	6071      	str	r1, [r6, #4]
 800bf94:	0052      	lsls	r2, r2, #1
 800bf96:	e7a2      	b.n	800bede <_dtoa_r+0x24e>
 800bf98:	636f4361 	.word	0x636f4361
 800bf9c:	3fd287a7 	.word	0x3fd287a7
 800bfa0:	8b60c8b3 	.word	0x8b60c8b3
 800bfa4:	3fc68a28 	.word	0x3fc68a28
 800bfa8:	509f79fb 	.word	0x509f79fb
 800bfac:	3fd34413 	.word	0x3fd34413
 800bfb0:	7ff00000 	.word	0x7ff00000
 800bfb4:	0800d545 	.word	0x0800d545
 800bfb8:	3ff80000 	.word	0x3ff80000
 800bfbc:	0800d5a0 	.word	0x0800d5a0
 800bfc0:	0800d578 	.word	0x0800d578
 800bfc4:	0800d571 	.word	0x0800d571
 800bfc8:	07f1      	lsls	r1, r6, #31
 800bfca:	d508      	bpl.n	800bfde <_dtoa_r+0x34e>
 800bfcc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bfd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bfd4:	f7f4 fb10 	bl	80005f8 <__aeabi_dmul>
 800bfd8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bfdc:	3501      	adds	r5, #1
 800bfde:	1076      	asrs	r6, r6, #1
 800bfe0:	3708      	adds	r7, #8
 800bfe2:	2e00      	cmp	r6, #0
 800bfe4:	d1f0      	bne.n	800bfc8 <_dtoa_r+0x338>
 800bfe6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bfea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bfee:	f7f4 fc2d 	bl	800084c <__aeabi_ddiv>
 800bff2:	e9cd 0100 	strd	r0, r1, [sp]
 800bff6:	e01a      	b.n	800c02e <_dtoa_r+0x39e>
 800bff8:	2502      	movs	r5, #2
 800bffa:	e7a3      	b.n	800bf44 <_dtoa_r+0x2b4>
 800bffc:	f000 80a0 	beq.w	800c140 <_dtoa_r+0x4b0>
 800c000:	f1ca 0600 	rsb	r6, sl, #0
 800c004:	4b9f      	ldr	r3, [pc, #636]	; (800c284 <_dtoa_r+0x5f4>)
 800c006:	4fa0      	ldr	r7, [pc, #640]	; (800c288 <_dtoa_r+0x5f8>)
 800c008:	f006 020f 	and.w	r2, r6, #15
 800c00c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c010:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c014:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c018:	f7f4 faee 	bl	80005f8 <__aeabi_dmul>
 800c01c:	e9cd 0100 	strd	r0, r1, [sp]
 800c020:	1136      	asrs	r6, r6, #4
 800c022:	2300      	movs	r3, #0
 800c024:	2502      	movs	r5, #2
 800c026:	2e00      	cmp	r6, #0
 800c028:	d17f      	bne.n	800c12a <_dtoa_r+0x49a>
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d1e1      	bne.n	800bff2 <_dtoa_r+0x362>
 800c02e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c030:	2b00      	cmp	r3, #0
 800c032:	f000 8087 	beq.w	800c144 <_dtoa_r+0x4b4>
 800c036:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c03a:	2200      	movs	r2, #0
 800c03c:	4b93      	ldr	r3, [pc, #588]	; (800c28c <_dtoa_r+0x5fc>)
 800c03e:	4630      	mov	r0, r6
 800c040:	4639      	mov	r1, r7
 800c042:	f7f4 fd4b 	bl	8000adc <__aeabi_dcmplt>
 800c046:	2800      	cmp	r0, #0
 800c048:	d07c      	beq.n	800c144 <_dtoa_r+0x4b4>
 800c04a:	f1b9 0f00 	cmp.w	r9, #0
 800c04e:	d079      	beq.n	800c144 <_dtoa_r+0x4b4>
 800c050:	9b02      	ldr	r3, [sp, #8]
 800c052:	2b00      	cmp	r3, #0
 800c054:	dd35      	ble.n	800c0c2 <_dtoa_r+0x432>
 800c056:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c05a:	9308      	str	r3, [sp, #32]
 800c05c:	4639      	mov	r1, r7
 800c05e:	2200      	movs	r2, #0
 800c060:	4b8b      	ldr	r3, [pc, #556]	; (800c290 <_dtoa_r+0x600>)
 800c062:	4630      	mov	r0, r6
 800c064:	f7f4 fac8 	bl	80005f8 <__aeabi_dmul>
 800c068:	e9cd 0100 	strd	r0, r1, [sp]
 800c06c:	9f02      	ldr	r7, [sp, #8]
 800c06e:	3501      	adds	r5, #1
 800c070:	4628      	mov	r0, r5
 800c072:	f7f4 fa57 	bl	8000524 <__aeabi_i2d>
 800c076:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c07a:	f7f4 fabd 	bl	80005f8 <__aeabi_dmul>
 800c07e:	2200      	movs	r2, #0
 800c080:	4b84      	ldr	r3, [pc, #528]	; (800c294 <_dtoa_r+0x604>)
 800c082:	f7f4 f903 	bl	800028c <__adddf3>
 800c086:	4605      	mov	r5, r0
 800c088:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c08c:	2f00      	cmp	r7, #0
 800c08e:	d15d      	bne.n	800c14c <_dtoa_r+0x4bc>
 800c090:	2200      	movs	r2, #0
 800c092:	4b81      	ldr	r3, [pc, #516]	; (800c298 <_dtoa_r+0x608>)
 800c094:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c098:	f7f4 f8f6 	bl	8000288 <__aeabi_dsub>
 800c09c:	462a      	mov	r2, r5
 800c09e:	4633      	mov	r3, r6
 800c0a0:	e9cd 0100 	strd	r0, r1, [sp]
 800c0a4:	f7f4 fd38 	bl	8000b18 <__aeabi_dcmpgt>
 800c0a8:	2800      	cmp	r0, #0
 800c0aa:	f040 8288 	bne.w	800c5be <_dtoa_r+0x92e>
 800c0ae:	462a      	mov	r2, r5
 800c0b0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c0b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c0b8:	f7f4 fd10 	bl	8000adc <__aeabi_dcmplt>
 800c0bc:	2800      	cmp	r0, #0
 800c0be:	f040 827c 	bne.w	800c5ba <_dtoa_r+0x92a>
 800c0c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c0c6:	e9cd 2300 	strd	r2, r3, [sp]
 800c0ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	f2c0 8150 	blt.w	800c372 <_dtoa_r+0x6e2>
 800c0d2:	f1ba 0f0e 	cmp.w	sl, #14
 800c0d6:	f300 814c 	bgt.w	800c372 <_dtoa_r+0x6e2>
 800c0da:	4b6a      	ldr	r3, [pc, #424]	; (800c284 <_dtoa_r+0x5f4>)
 800c0dc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c0e0:	ed93 7b00 	vldr	d7, [r3]
 800c0e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c0ec:	f280 80d8 	bge.w	800c2a0 <_dtoa_r+0x610>
 800c0f0:	f1b9 0f00 	cmp.w	r9, #0
 800c0f4:	f300 80d4 	bgt.w	800c2a0 <_dtoa_r+0x610>
 800c0f8:	f040 825e 	bne.w	800c5b8 <_dtoa_r+0x928>
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	4b66      	ldr	r3, [pc, #408]	; (800c298 <_dtoa_r+0x608>)
 800c100:	ec51 0b17 	vmov	r0, r1, d7
 800c104:	f7f4 fa78 	bl	80005f8 <__aeabi_dmul>
 800c108:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c10c:	f7f4 fcfa 	bl	8000b04 <__aeabi_dcmpge>
 800c110:	464f      	mov	r7, r9
 800c112:	464e      	mov	r6, r9
 800c114:	2800      	cmp	r0, #0
 800c116:	f040 8234 	bne.w	800c582 <_dtoa_r+0x8f2>
 800c11a:	2331      	movs	r3, #49	; 0x31
 800c11c:	f10b 0501 	add.w	r5, fp, #1
 800c120:	f88b 3000 	strb.w	r3, [fp]
 800c124:	f10a 0a01 	add.w	sl, sl, #1
 800c128:	e22f      	b.n	800c58a <_dtoa_r+0x8fa>
 800c12a:	07f2      	lsls	r2, r6, #31
 800c12c:	d505      	bpl.n	800c13a <_dtoa_r+0x4aa>
 800c12e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c132:	f7f4 fa61 	bl	80005f8 <__aeabi_dmul>
 800c136:	3501      	adds	r5, #1
 800c138:	2301      	movs	r3, #1
 800c13a:	1076      	asrs	r6, r6, #1
 800c13c:	3708      	adds	r7, #8
 800c13e:	e772      	b.n	800c026 <_dtoa_r+0x396>
 800c140:	2502      	movs	r5, #2
 800c142:	e774      	b.n	800c02e <_dtoa_r+0x39e>
 800c144:	f8cd a020 	str.w	sl, [sp, #32]
 800c148:	464f      	mov	r7, r9
 800c14a:	e791      	b.n	800c070 <_dtoa_r+0x3e0>
 800c14c:	4b4d      	ldr	r3, [pc, #308]	; (800c284 <_dtoa_r+0x5f4>)
 800c14e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c152:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800c156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d047      	beq.n	800c1ec <_dtoa_r+0x55c>
 800c15c:	4602      	mov	r2, r0
 800c15e:	460b      	mov	r3, r1
 800c160:	2000      	movs	r0, #0
 800c162:	494e      	ldr	r1, [pc, #312]	; (800c29c <_dtoa_r+0x60c>)
 800c164:	f7f4 fb72 	bl	800084c <__aeabi_ddiv>
 800c168:	462a      	mov	r2, r5
 800c16a:	4633      	mov	r3, r6
 800c16c:	f7f4 f88c 	bl	8000288 <__aeabi_dsub>
 800c170:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c174:	465d      	mov	r5, fp
 800c176:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c17a:	f7f4 fced 	bl	8000b58 <__aeabi_d2iz>
 800c17e:	4606      	mov	r6, r0
 800c180:	f7f4 f9d0 	bl	8000524 <__aeabi_i2d>
 800c184:	4602      	mov	r2, r0
 800c186:	460b      	mov	r3, r1
 800c188:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c18c:	f7f4 f87c 	bl	8000288 <__aeabi_dsub>
 800c190:	3630      	adds	r6, #48	; 0x30
 800c192:	f805 6b01 	strb.w	r6, [r5], #1
 800c196:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c19a:	e9cd 0100 	strd	r0, r1, [sp]
 800c19e:	f7f4 fc9d 	bl	8000adc <__aeabi_dcmplt>
 800c1a2:	2800      	cmp	r0, #0
 800c1a4:	d163      	bne.n	800c26e <_dtoa_r+0x5de>
 800c1a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c1aa:	2000      	movs	r0, #0
 800c1ac:	4937      	ldr	r1, [pc, #220]	; (800c28c <_dtoa_r+0x5fc>)
 800c1ae:	f7f4 f86b 	bl	8000288 <__aeabi_dsub>
 800c1b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c1b6:	f7f4 fc91 	bl	8000adc <__aeabi_dcmplt>
 800c1ba:	2800      	cmp	r0, #0
 800c1bc:	f040 80b7 	bne.w	800c32e <_dtoa_r+0x69e>
 800c1c0:	eba5 030b 	sub.w	r3, r5, fp
 800c1c4:	429f      	cmp	r7, r3
 800c1c6:	f77f af7c 	ble.w	800c0c2 <_dtoa_r+0x432>
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	4b30      	ldr	r3, [pc, #192]	; (800c290 <_dtoa_r+0x600>)
 800c1ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c1d2:	f7f4 fa11 	bl	80005f8 <__aeabi_dmul>
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c1dc:	4b2c      	ldr	r3, [pc, #176]	; (800c290 <_dtoa_r+0x600>)
 800c1de:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c1e2:	f7f4 fa09 	bl	80005f8 <__aeabi_dmul>
 800c1e6:	e9cd 0100 	strd	r0, r1, [sp]
 800c1ea:	e7c4      	b.n	800c176 <_dtoa_r+0x4e6>
 800c1ec:	462a      	mov	r2, r5
 800c1ee:	4633      	mov	r3, r6
 800c1f0:	f7f4 fa02 	bl	80005f8 <__aeabi_dmul>
 800c1f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c1f8:	eb0b 0507 	add.w	r5, fp, r7
 800c1fc:	465e      	mov	r6, fp
 800c1fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c202:	f7f4 fca9 	bl	8000b58 <__aeabi_d2iz>
 800c206:	4607      	mov	r7, r0
 800c208:	f7f4 f98c 	bl	8000524 <__aeabi_i2d>
 800c20c:	3730      	adds	r7, #48	; 0x30
 800c20e:	4602      	mov	r2, r0
 800c210:	460b      	mov	r3, r1
 800c212:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c216:	f7f4 f837 	bl	8000288 <__aeabi_dsub>
 800c21a:	f806 7b01 	strb.w	r7, [r6], #1
 800c21e:	42ae      	cmp	r6, r5
 800c220:	e9cd 0100 	strd	r0, r1, [sp]
 800c224:	f04f 0200 	mov.w	r2, #0
 800c228:	d126      	bne.n	800c278 <_dtoa_r+0x5e8>
 800c22a:	4b1c      	ldr	r3, [pc, #112]	; (800c29c <_dtoa_r+0x60c>)
 800c22c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c230:	f7f4 f82c 	bl	800028c <__adddf3>
 800c234:	4602      	mov	r2, r0
 800c236:	460b      	mov	r3, r1
 800c238:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c23c:	f7f4 fc6c 	bl	8000b18 <__aeabi_dcmpgt>
 800c240:	2800      	cmp	r0, #0
 800c242:	d174      	bne.n	800c32e <_dtoa_r+0x69e>
 800c244:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c248:	2000      	movs	r0, #0
 800c24a:	4914      	ldr	r1, [pc, #80]	; (800c29c <_dtoa_r+0x60c>)
 800c24c:	f7f4 f81c 	bl	8000288 <__aeabi_dsub>
 800c250:	4602      	mov	r2, r0
 800c252:	460b      	mov	r3, r1
 800c254:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c258:	f7f4 fc40 	bl	8000adc <__aeabi_dcmplt>
 800c25c:	2800      	cmp	r0, #0
 800c25e:	f43f af30 	beq.w	800c0c2 <_dtoa_r+0x432>
 800c262:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c266:	2b30      	cmp	r3, #48	; 0x30
 800c268:	f105 32ff 	add.w	r2, r5, #4294967295
 800c26c:	d002      	beq.n	800c274 <_dtoa_r+0x5e4>
 800c26e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c272:	e04a      	b.n	800c30a <_dtoa_r+0x67a>
 800c274:	4615      	mov	r5, r2
 800c276:	e7f4      	b.n	800c262 <_dtoa_r+0x5d2>
 800c278:	4b05      	ldr	r3, [pc, #20]	; (800c290 <_dtoa_r+0x600>)
 800c27a:	f7f4 f9bd 	bl	80005f8 <__aeabi_dmul>
 800c27e:	e9cd 0100 	strd	r0, r1, [sp]
 800c282:	e7bc      	b.n	800c1fe <_dtoa_r+0x56e>
 800c284:	0800d5a0 	.word	0x0800d5a0
 800c288:	0800d578 	.word	0x0800d578
 800c28c:	3ff00000 	.word	0x3ff00000
 800c290:	40240000 	.word	0x40240000
 800c294:	401c0000 	.word	0x401c0000
 800c298:	40140000 	.word	0x40140000
 800c29c:	3fe00000 	.word	0x3fe00000
 800c2a0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c2a4:	465d      	mov	r5, fp
 800c2a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c2aa:	4630      	mov	r0, r6
 800c2ac:	4639      	mov	r1, r7
 800c2ae:	f7f4 facd 	bl	800084c <__aeabi_ddiv>
 800c2b2:	f7f4 fc51 	bl	8000b58 <__aeabi_d2iz>
 800c2b6:	4680      	mov	r8, r0
 800c2b8:	f7f4 f934 	bl	8000524 <__aeabi_i2d>
 800c2bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c2c0:	f7f4 f99a 	bl	80005f8 <__aeabi_dmul>
 800c2c4:	4602      	mov	r2, r0
 800c2c6:	460b      	mov	r3, r1
 800c2c8:	4630      	mov	r0, r6
 800c2ca:	4639      	mov	r1, r7
 800c2cc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800c2d0:	f7f3 ffda 	bl	8000288 <__aeabi_dsub>
 800c2d4:	f805 6b01 	strb.w	r6, [r5], #1
 800c2d8:	eba5 060b 	sub.w	r6, r5, fp
 800c2dc:	45b1      	cmp	r9, r6
 800c2de:	4602      	mov	r2, r0
 800c2e0:	460b      	mov	r3, r1
 800c2e2:	d139      	bne.n	800c358 <_dtoa_r+0x6c8>
 800c2e4:	f7f3 ffd2 	bl	800028c <__adddf3>
 800c2e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c2ec:	4606      	mov	r6, r0
 800c2ee:	460f      	mov	r7, r1
 800c2f0:	f7f4 fc12 	bl	8000b18 <__aeabi_dcmpgt>
 800c2f4:	b9c8      	cbnz	r0, 800c32a <_dtoa_r+0x69a>
 800c2f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c2fa:	4630      	mov	r0, r6
 800c2fc:	4639      	mov	r1, r7
 800c2fe:	f7f4 fbe3 	bl	8000ac8 <__aeabi_dcmpeq>
 800c302:	b110      	cbz	r0, 800c30a <_dtoa_r+0x67a>
 800c304:	f018 0f01 	tst.w	r8, #1
 800c308:	d10f      	bne.n	800c32a <_dtoa_r+0x69a>
 800c30a:	9904      	ldr	r1, [sp, #16]
 800c30c:	4620      	mov	r0, r4
 800c30e:	f000 fac6 	bl	800c89e <_Bfree>
 800c312:	2300      	movs	r3, #0
 800c314:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c316:	702b      	strb	r3, [r5, #0]
 800c318:	f10a 0301 	add.w	r3, sl, #1
 800c31c:	6013      	str	r3, [r2, #0]
 800c31e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c320:	2b00      	cmp	r3, #0
 800c322:	f000 8241 	beq.w	800c7a8 <_dtoa_r+0xb18>
 800c326:	601d      	str	r5, [r3, #0]
 800c328:	e23e      	b.n	800c7a8 <_dtoa_r+0xb18>
 800c32a:	f8cd a020 	str.w	sl, [sp, #32]
 800c32e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c332:	2a39      	cmp	r2, #57	; 0x39
 800c334:	f105 33ff 	add.w	r3, r5, #4294967295
 800c338:	d108      	bne.n	800c34c <_dtoa_r+0x6bc>
 800c33a:	459b      	cmp	fp, r3
 800c33c:	d10a      	bne.n	800c354 <_dtoa_r+0x6c4>
 800c33e:	9b08      	ldr	r3, [sp, #32]
 800c340:	3301      	adds	r3, #1
 800c342:	9308      	str	r3, [sp, #32]
 800c344:	2330      	movs	r3, #48	; 0x30
 800c346:	f88b 3000 	strb.w	r3, [fp]
 800c34a:	465b      	mov	r3, fp
 800c34c:	781a      	ldrb	r2, [r3, #0]
 800c34e:	3201      	adds	r2, #1
 800c350:	701a      	strb	r2, [r3, #0]
 800c352:	e78c      	b.n	800c26e <_dtoa_r+0x5de>
 800c354:	461d      	mov	r5, r3
 800c356:	e7ea      	b.n	800c32e <_dtoa_r+0x69e>
 800c358:	2200      	movs	r2, #0
 800c35a:	4b9b      	ldr	r3, [pc, #620]	; (800c5c8 <_dtoa_r+0x938>)
 800c35c:	f7f4 f94c 	bl	80005f8 <__aeabi_dmul>
 800c360:	2200      	movs	r2, #0
 800c362:	2300      	movs	r3, #0
 800c364:	4606      	mov	r6, r0
 800c366:	460f      	mov	r7, r1
 800c368:	f7f4 fbae 	bl	8000ac8 <__aeabi_dcmpeq>
 800c36c:	2800      	cmp	r0, #0
 800c36e:	d09a      	beq.n	800c2a6 <_dtoa_r+0x616>
 800c370:	e7cb      	b.n	800c30a <_dtoa_r+0x67a>
 800c372:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c374:	2a00      	cmp	r2, #0
 800c376:	f000 808b 	beq.w	800c490 <_dtoa_r+0x800>
 800c37a:	9a06      	ldr	r2, [sp, #24]
 800c37c:	2a01      	cmp	r2, #1
 800c37e:	dc6e      	bgt.n	800c45e <_dtoa_r+0x7ce>
 800c380:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c382:	2a00      	cmp	r2, #0
 800c384:	d067      	beq.n	800c456 <_dtoa_r+0x7c6>
 800c386:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c38a:	9f07      	ldr	r7, [sp, #28]
 800c38c:	9d05      	ldr	r5, [sp, #20]
 800c38e:	9a05      	ldr	r2, [sp, #20]
 800c390:	2101      	movs	r1, #1
 800c392:	441a      	add	r2, r3
 800c394:	4620      	mov	r0, r4
 800c396:	9205      	str	r2, [sp, #20]
 800c398:	4498      	add	r8, r3
 800c39a:	f000 fb20 	bl	800c9de <__i2b>
 800c39e:	4606      	mov	r6, r0
 800c3a0:	2d00      	cmp	r5, #0
 800c3a2:	dd0c      	ble.n	800c3be <_dtoa_r+0x72e>
 800c3a4:	f1b8 0f00 	cmp.w	r8, #0
 800c3a8:	dd09      	ble.n	800c3be <_dtoa_r+0x72e>
 800c3aa:	4545      	cmp	r5, r8
 800c3ac:	9a05      	ldr	r2, [sp, #20]
 800c3ae:	462b      	mov	r3, r5
 800c3b0:	bfa8      	it	ge
 800c3b2:	4643      	movge	r3, r8
 800c3b4:	1ad2      	subs	r2, r2, r3
 800c3b6:	9205      	str	r2, [sp, #20]
 800c3b8:	1aed      	subs	r5, r5, r3
 800c3ba:	eba8 0803 	sub.w	r8, r8, r3
 800c3be:	9b07      	ldr	r3, [sp, #28]
 800c3c0:	b1eb      	cbz	r3, 800c3fe <_dtoa_r+0x76e>
 800c3c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d067      	beq.n	800c498 <_dtoa_r+0x808>
 800c3c8:	b18f      	cbz	r7, 800c3ee <_dtoa_r+0x75e>
 800c3ca:	4631      	mov	r1, r6
 800c3cc:	463a      	mov	r2, r7
 800c3ce:	4620      	mov	r0, r4
 800c3d0:	f000 fba4 	bl	800cb1c <__pow5mult>
 800c3d4:	9a04      	ldr	r2, [sp, #16]
 800c3d6:	4601      	mov	r1, r0
 800c3d8:	4606      	mov	r6, r0
 800c3da:	4620      	mov	r0, r4
 800c3dc:	f000 fb08 	bl	800c9f0 <__multiply>
 800c3e0:	9904      	ldr	r1, [sp, #16]
 800c3e2:	9008      	str	r0, [sp, #32]
 800c3e4:	4620      	mov	r0, r4
 800c3e6:	f000 fa5a 	bl	800c89e <_Bfree>
 800c3ea:	9b08      	ldr	r3, [sp, #32]
 800c3ec:	9304      	str	r3, [sp, #16]
 800c3ee:	9b07      	ldr	r3, [sp, #28]
 800c3f0:	1bda      	subs	r2, r3, r7
 800c3f2:	d004      	beq.n	800c3fe <_dtoa_r+0x76e>
 800c3f4:	9904      	ldr	r1, [sp, #16]
 800c3f6:	4620      	mov	r0, r4
 800c3f8:	f000 fb90 	bl	800cb1c <__pow5mult>
 800c3fc:	9004      	str	r0, [sp, #16]
 800c3fe:	2101      	movs	r1, #1
 800c400:	4620      	mov	r0, r4
 800c402:	f000 faec 	bl	800c9de <__i2b>
 800c406:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c408:	4607      	mov	r7, r0
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	f000 81d0 	beq.w	800c7b0 <_dtoa_r+0xb20>
 800c410:	461a      	mov	r2, r3
 800c412:	4601      	mov	r1, r0
 800c414:	4620      	mov	r0, r4
 800c416:	f000 fb81 	bl	800cb1c <__pow5mult>
 800c41a:	9b06      	ldr	r3, [sp, #24]
 800c41c:	2b01      	cmp	r3, #1
 800c41e:	4607      	mov	r7, r0
 800c420:	dc40      	bgt.n	800c4a4 <_dtoa_r+0x814>
 800c422:	9b00      	ldr	r3, [sp, #0]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d139      	bne.n	800c49c <_dtoa_r+0x80c>
 800c428:	9b01      	ldr	r3, [sp, #4]
 800c42a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d136      	bne.n	800c4a0 <_dtoa_r+0x810>
 800c432:	9b01      	ldr	r3, [sp, #4]
 800c434:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c438:	0d1b      	lsrs	r3, r3, #20
 800c43a:	051b      	lsls	r3, r3, #20
 800c43c:	b12b      	cbz	r3, 800c44a <_dtoa_r+0x7ba>
 800c43e:	9b05      	ldr	r3, [sp, #20]
 800c440:	3301      	adds	r3, #1
 800c442:	9305      	str	r3, [sp, #20]
 800c444:	f108 0801 	add.w	r8, r8, #1
 800c448:	2301      	movs	r3, #1
 800c44a:	9307      	str	r3, [sp, #28]
 800c44c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d12a      	bne.n	800c4a8 <_dtoa_r+0x818>
 800c452:	2001      	movs	r0, #1
 800c454:	e030      	b.n	800c4b8 <_dtoa_r+0x828>
 800c456:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c458:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c45c:	e795      	b.n	800c38a <_dtoa_r+0x6fa>
 800c45e:	9b07      	ldr	r3, [sp, #28]
 800c460:	f109 37ff 	add.w	r7, r9, #4294967295
 800c464:	42bb      	cmp	r3, r7
 800c466:	bfbf      	itttt	lt
 800c468:	9b07      	ldrlt	r3, [sp, #28]
 800c46a:	9707      	strlt	r7, [sp, #28]
 800c46c:	1afa      	sublt	r2, r7, r3
 800c46e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c470:	bfbb      	ittet	lt
 800c472:	189b      	addlt	r3, r3, r2
 800c474:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c476:	1bdf      	subge	r7, r3, r7
 800c478:	2700      	movlt	r7, #0
 800c47a:	f1b9 0f00 	cmp.w	r9, #0
 800c47e:	bfb5      	itete	lt
 800c480:	9b05      	ldrlt	r3, [sp, #20]
 800c482:	9d05      	ldrge	r5, [sp, #20]
 800c484:	eba3 0509 	sublt.w	r5, r3, r9
 800c488:	464b      	movge	r3, r9
 800c48a:	bfb8      	it	lt
 800c48c:	2300      	movlt	r3, #0
 800c48e:	e77e      	b.n	800c38e <_dtoa_r+0x6fe>
 800c490:	9f07      	ldr	r7, [sp, #28]
 800c492:	9d05      	ldr	r5, [sp, #20]
 800c494:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800c496:	e783      	b.n	800c3a0 <_dtoa_r+0x710>
 800c498:	9a07      	ldr	r2, [sp, #28]
 800c49a:	e7ab      	b.n	800c3f4 <_dtoa_r+0x764>
 800c49c:	2300      	movs	r3, #0
 800c49e:	e7d4      	b.n	800c44a <_dtoa_r+0x7ba>
 800c4a0:	9b00      	ldr	r3, [sp, #0]
 800c4a2:	e7d2      	b.n	800c44a <_dtoa_r+0x7ba>
 800c4a4:	2300      	movs	r3, #0
 800c4a6:	9307      	str	r3, [sp, #28]
 800c4a8:	693b      	ldr	r3, [r7, #16]
 800c4aa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800c4ae:	6918      	ldr	r0, [r3, #16]
 800c4b0:	f000 fa47 	bl	800c942 <__hi0bits>
 800c4b4:	f1c0 0020 	rsb	r0, r0, #32
 800c4b8:	4440      	add	r0, r8
 800c4ba:	f010 001f 	ands.w	r0, r0, #31
 800c4be:	d047      	beq.n	800c550 <_dtoa_r+0x8c0>
 800c4c0:	f1c0 0320 	rsb	r3, r0, #32
 800c4c4:	2b04      	cmp	r3, #4
 800c4c6:	dd3b      	ble.n	800c540 <_dtoa_r+0x8b0>
 800c4c8:	9b05      	ldr	r3, [sp, #20]
 800c4ca:	f1c0 001c 	rsb	r0, r0, #28
 800c4ce:	4403      	add	r3, r0
 800c4d0:	9305      	str	r3, [sp, #20]
 800c4d2:	4405      	add	r5, r0
 800c4d4:	4480      	add	r8, r0
 800c4d6:	9b05      	ldr	r3, [sp, #20]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	dd05      	ble.n	800c4e8 <_dtoa_r+0x858>
 800c4dc:	461a      	mov	r2, r3
 800c4de:	9904      	ldr	r1, [sp, #16]
 800c4e0:	4620      	mov	r0, r4
 800c4e2:	f000 fb69 	bl	800cbb8 <__lshift>
 800c4e6:	9004      	str	r0, [sp, #16]
 800c4e8:	f1b8 0f00 	cmp.w	r8, #0
 800c4ec:	dd05      	ble.n	800c4fa <_dtoa_r+0x86a>
 800c4ee:	4639      	mov	r1, r7
 800c4f0:	4642      	mov	r2, r8
 800c4f2:	4620      	mov	r0, r4
 800c4f4:	f000 fb60 	bl	800cbb8 <__lshift>
 800c4f8:	4607      	mov	r7, r0
 800c4fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c4fc:	b353      	cbz	r3, 800c554 <_dtoa_r+0x8c4>
 800c4fe:	4639      	mov	r1, r7
 800c500:	9804      	ldr	r0, [sp, #16]
 800c502:	f000 fbad 	bl	800cc60 <__mcmp>
 800c506:	2800      	cmp	r0, #0
 800c508:	da24      	bge.n	800c554 <_dtoa_r+0x8c4>
 800c50a:	2300      	movs	r3, #0
 800c50c:	220a      	movs	r2, #10
 800c50e:	9904      	ldr	r1, [sp, #16]
 800c510:	4620      	mov	r0, r4
 800c512:	f000 f9db 	bl	800c8cc <__multadd>
 800c516:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c518:	9004      	str	r0, [sp, #16]
 800c51a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c51e:	2b00      	cmp	r3, #0
 800c520:	f000 814d 	beq.w	800c7be <_dtoa_r+0xb2e>
 800c524:	2300      	movs	r3, #0
 800c526:	4631      	mov	r1, r6
 800c528:	220a      	movs	r2, #10
 800c52a:	4620      	mov	r0, r4
 800c52c:	f000 f9ce 	bl	800c8cc <__multadd>
 800c530:	9b02      	ldr	r3, [sp, #8]
 800c532:	2b00      	cmp	r3, #0
 800c534:	4606      	mov	r6, r0
 800c536:	dc4f      	bgt.n	800c5d8 <_dtoa_r+0x948>
 800c538:	9b06      	ldr	r3, [sp, #24]
 800c53a:	2b02      	cmp	r3, #2
 800c53c:	dd4c      	ble.n	800c5d8 <_dtoa_r+0x948>
 800c53e:	e011      	b.n	800c564 <_dtoa_r+0x8d4>
 800c540:	d0c9      	beq.n	800c4d6 <_dtoa_r+0x846>
 800c542:	9a05      	ldr	r2, [sp, #20]
 800c544:	331c      	adds	r3, #28
 800c546:	441a      	add	r2, r3
 800c548:	9205      	str	r2, [sp, #20]
 800c54a:	441d      	add	r5, r3
 800c54c:	4498      	add	r8, r3
 800c54e:	e7c2      	b.n	800c4d6 <_dtoa_r+0x846>
 800c550:	4603      	mov	r3, r0
 800c552:	e7f6      	b.n	800c542 <_dtoa_r+0x8b2>
 800c554:	f1b9 0f00 	cmp.w	r9, #0
 800c558:	dc38      	bgt.n	800c5cc <_dtoa_r+0x93c>
 800c55a:	9b06      	ldr	r3, [sp, #24]
 800c55c:	2b02      	cmp	r3, #2
 800c55e:	dd35      	ble.n	800c5cc <_dtoa_r+0x93c>
 800c560:	f8cd 9008 	str.w	r9, [sp, #8]
 800c564:	9b02      	ldr	r3, [sp, #8]
 800c566:	b963      	cbnz	r3, 800c582 <_dtoa_r+0x8f2>
 800c568:	4639      	mov	r1, r7
 800c56a:	2205      	movs	r2, #5
 800c56c:	4620      	mov	r0, r4
 800c56e:	f000 f9ad 	bl	800c8cc <__multadd>
 800c572:	4601      	mov	r1, r0
 800c574:	4607      	mov	r7, r0
 800c576:	9804      	ldr	r0, [sp, #16]
 800c578:	f000 fb72 	bl	800cc60 <__mcmp>
 800c57c:	2800      	cmp	r0, #0
 800c57e:	f73f adcc 	bgt.w	800c11a <_dtoa_r+0x48a>
 800c582:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c584:	465d      	mov	r5, fp
 800c586:	ea6f 0a03 	mvn.w	sl, r3
 800c58a:	f04f 0900 	mov.w	r9, #0
 800c58e:	4639      	mov	r1, r7
 800c590:	4620      	mov	r0, r4
 800c592:	f000 f984 	bl	800c89e <_Bfree>
 800c596:	2e00      	cmp	r6, #0
 800c598:	f43f aeb7 	beq.w	800c30a <_dtoa_r+0x67a>
 800c59c:	f1b9 0f00 	cmp.w	r9, #0
 800c5a0:	d005      	beq.n	800c5ae <_dtoa_r+0x91e>
 800c5a2:	45b1      	cmp	r9, r6
 800c5a4:	d003      	beq.n	800c5ae <_dtoa_r+0x91e>
 800c5a6:	4649      	mov	r1, r9
 800c5a8:	4620      	mov	r0, r4
 800c5aa:	f000 f978 	bl	800c89e <_Bfree>
 800c5ae:	4631      	mov	r1, r6
 800c5b0:	4620      	mov	r0, r4
 800c5b2:	f000 f974 	bl	800c89e <_Bfree>
 800c5b6:	e6a8      	b.n	800c30a <_dtoa_r+0x67a>
 800c5b8:	2700      	movs	r7, #0
 800c5ba:	463e      	mov	r6, r7
 800c5bc:	e7e1      	b.n	800c582 <_dtoa_r+0x8f2>
 800c5be:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c5c2:	463e      	mov	r6, r7
 800c5c4:	e5a9      	b.n	800c11a <_dtoa_r+0x48a>
 800c5c6:	bf00      	nop
 800c5c8:	40240000 	.word	0x40240000
 800c5cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5ce:	f8cd 9008 	str.w	r9, [sp, #8]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	f000 80fa 	beq.w	800c7cc <_dtoa_r+0xb3c>
 800c5d8:	2d00      	cmp	r5, #0
 800c5da:	dd05      	ble.n	800c5e8 <_dtoa_r+0x958>
 800c5dc:	4631      	mov	r1, r6
 800c5de:	462a      	mov	r2, r5
 800c5e0:	4620      	mov	r0, r4
 800c5e2:	f000 fae9 	bl	800cbb8 <__lshift>
 800c5e6:	4606      	mov	r6, r0
 800c5e8:	9b07      	ldr	r3, [sp, #28]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d04c      	beq.n	800c688 <_dtoa_r+0x9f8>
 800c5ee:	6871      	ldr	r1, [r6, #4]
 800c5f0:	4620      	mov	r0, r4
 800c5f2:	f000 f920 	bl	800c836 <_Balloc>
 800c5f6:	6932      	ldr	r2, [r6, #16]
 800c5f8:	3202      	adds	r2, #2
 800c5fa:	4605      	mov	r5, r0
 800c5fc:	0092      	lsls	r2, r2, #2
 800c5fe:	f106 010c 	add.w	r1, r6, #12
 800c602:	300c      	adds	r0, #12
 800c604:	f000 f90a 	bl	800c81c <memcpy>
 800c608:	2201      	movs	r2, #1
 800c60a:	4629      	mov	r1, r5
 800c60c:	4620      	mov	r0, r4
 800c60e:	f000 fad3 	bl	800cbb8 <__lshift>
 800c612:	9b00      	ldr	r3, [sp, #0]
 800c614:	f8cd b014 	str.w	fp, [sp, #20]
 800c618:	f003 0301 	and.w	r3, r3, #1
 800c61c:	46b1      	mov	r9, r6
 800c61e:	9307      	str	r3, [sp, #28]
 800c620:	4606      	mov	r6, r0
 800c622:	4639      	mov	r1, r7
 800c624:	9804      	ldr	r0, [sp, #16]
 800c626:	f7ff faa7 	bl	800bb78 <quorem>
 800c62a:	4649      	mov	r1, r9
 800c62c:	4605      	mov	r5, r0
 800c62e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c632:	9804      	ldr	r0, [sp, #16]
 800c634:	f000 fb14 	bl	800cc60 <__mcmp>
 800c638:	4632      	mov	r2, r6
 800c63a:	9000      	str	r0, [sp, #0]
 800c63c:	4639      	mov	r1, r7
 800c63e:	4620      	mov	r0, r4
 800c640:	f000 fb28 	bl	800cc94 <__mdiff>
 800c644:	68c3      	ldr	r3, [r0, #12]
 800c646:	4602      	mov	r2, r0
 800c648:	bb03      	cbnz	r3, 800c68c <_dtoa_r+0x9fc>
 800c64a:	4601      	mov	r1, r0
 800c64c:	9008      	str	r0, [sp, #32]
 800c64e:	9804      	ldr	r0, [sp, #16]
 800c650:	f000 fb06 	bl	800cc60 <__mcmp>
 800c654:	9a08      	ldr	r2, [sp, #32]
 800c656:	4603      	mov	r3, r0
 800c658:	4611      	mov	r1, r2
 800c65a:	4620      	mov	r0, r4
 800c65c:	9308      	str	r3, [sp, #32]
 800c65e:	f000 f91e 	bl	800c89e <_Bfree>
 800c662:	9b08      	ldr	r3, [sp, #32]
 800c664:	b9a3      	cbnz	r3, 800c690 <_dtoa_r+0xa00>
 800c666:	9a06      	ldr	r2, [sp, #24]
 800c668:	b992      	cbnz	r2, 800c690 <_dtoa_r+0xa00>
 800c66a:	9a07      	ldr	r2, [sp, #28]
 800c66c:	b982      	cbnz	r2, 800c690 <_dtoa_r+0xa00>
 800c66e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c672:	d029      	beq.n	800c6c8 <_dtoa_r+0xa38>
 800c674:	9b00      	ldr	r3, [sp, #0]
 800c676:	2b00      	cmp	r3, #0
 800c678:	dd01      	ble.n	800c67e <_dtoa_r+0x9ee>
 800c67a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800c67e:	9b05      	ldr	r3, [sp, #20]
 800c680:	1c5d      	adds	r5, r3, #1
 800c682:	f883 8000 	strb.w	r8, [r3]
 800c686:	e782      	b.n	800c58e <_dtoa_r+0x8fe>
 800c688:	4630      	mov	r0, r6
 800c68a:	e7c2      	b.n	800c612 <_dtoa_r+0x982>
 800c68c:	2301      	movs	r3, #1
 800c68e:	e7e3      	b.n	800c658 <_dtoa_r+0x9c8>
 800c690:	9a00      	ldr	r2, [sp, #0]
 800c692:	2a00      	cmp	r2, #0
 800c694:	db04      	blt.n	800c6a0 <_dtoa_r+0xa10>
 800c696:	d125      	bne.n	800c6e4 <_dtoa_r+0xa54>
 800c698:	9a06      	ldr	r2, [sp, #24]
 800c69a:	bb1a      	cbnz	r2, 800c6e4 <_dtoa_r+0xa54>
 800c69c:	9a07      	ldr	r2, [sp, #28]
 800c69e:	bb0a      	cbnz	r2, 800c6e4 <_dtoa_r+0xa54>
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	ddec      	ble.n	800c67e <_dtoa_r+0x9ee>
 800c6a4:	2201      	movs	r2, #1
 800c6a6:	9904      	ldr	r1, [sp, #16]
 800c6a8:	4620      	mov	r0, r4
 800c6aa:	f000 fa85 	bl	800cbb8 <__lshift>
 800c6ae:	4639      	mov	r1, r7
 800c6b0:	9004      	str	r0, [sp, #16]
 800c6b2:	f000 fad5 	bl	800cc60 <__mcmp>
 800c6b6:	2800      	cmp	r0, #0
 800c6b8:	dc03      	bgt.n	800c6c2 <_dtoa_r+0xa32>
 800c6ba:	d1e0      	bne.n	800c67e <_dtoa_r+0x9ee>
 800c6bc:	f018 0f01 	tst.w	r8, #1
 800c6c0:	d0dd      	beq.n	800c67e <_dtoa_r+0x9ee>
 800c6c2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c6c6:	d1d8      	bne.n	800c67a <_dtoa_r+0x9ea>
 800c6c8:	9b05      	ldr	r3, [sp, #20]
 800c6ca:	9a05      	ldr	r2, [sp, #20]
 800c6cc:	1c5d      	adds	r5, r3, #1
 800c6ce:	2339      	movs	r3, #57	; 0x39
 800c6d0:	7013      	strb	r3, [r2, #0]
 800c6d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c6d6:	2b39      	cmp	r3, #57	; 0x39
 800c6d8:	f105 32ff 	add.w	r2, r5, #4294967295
 800c6dc:	d04f      	beq.n	800c77e <_dtoa_r+0xaee>
 800c6de:	3301      	adds	r3, #1
 800c6e0:	7013      	strb	r3, [r2, #0]
 800c6e2:	e754      	b.n	800c58e <_dtoa_r+0x8fe>
 800c6e4:	9a05      	ldr	r2, [sp, #20]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	f102 0501 	add.w	r5, r2, #1
 800c6ec:	dd06      	ble.n	800c6fc <_dtoa_r+0xa6c>
 800c6ee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c6f2:	d0e9      	beq.n	800c6c8 <_dtoa_r+0xa38>
 800c6f4:	f108 0801 	add.w	r8, r8, #1
 800c6f8:	9b05      	ldr	r3, [sp, #20]
 800c6fa:	e7c2      	b.n	800c682 <_dtoa_r+0x9f2>
 800c6fc:	9a02      	ldr	r2, [sp, #8]
 800c6fe:	f805 8c01 	strb.w	r8, [r5, #-1]
 800c702:	eba5 030b 	sub.w	r3, r5, fp
 800c706:	4293      	cmp	r3, r2
 800c708:	d021      	beq.n	800c74e <_dtoa_r+0xabe>
 800c70a:	2300      	movs	r3, #0
 800c70c:	220a      	movs	r2, #10
 800c70e:	9904      	ldr	r1, [sp, #16]
 800c710:	4620      	mov	r0, r4
 800c712:	f000 f8db 	bl	800c8cc <__multadd>
 800c716:	45b1      	cmp	r9, r6
 800c718:	9004      	str	r0, [sp, #16]
 800c71a:	f04f 0300 	mov.w	r3, #0
 800c71e:	f04f 020a 	mov.w	r2, #10
 800c722:	4649      	mov	r1, r9
 800c724:	4620      	mov	r0, r4
 800c726:	d105      	bne.n	800c734 <_dtoa_r+0xaa4>
 800c728:	f000 f8d0 	bl	800c8cc <__multadd>
 800c72c:	4681      	mov	r9, r0
 800c72e:	4606      	mov	r6, r0
 800c730:	9505      	str	r5, [sp, #20]
 800c732:	e776      	b.n	800c622 <_dtoa_r+0x992>
 800c734:	f000 f8ca 	bl	800c8cc <__multadd>
 800c738:	4631      	mov	r1, r6
 800c73a:	4681      	mov	r9, r0
 800c73c:	2300      	movs	r3, #0
 800c73e:	220a      	movs	r2, #10
 800c740:	4620      	mov	r0, r4
 800c742:	f000 f8c3 	bl	800c8cc <__multadd>
 800c746:	4606      	mov	r6, r0
 800c748:	e7f2      	b.n	800c730 <_dtoa_r+0xaa0>
 800c74a:	f04f 0900 	mov.w	r9, #0
 800c74e:	2201      	movs	r2, #1
 800c750:	9904      	ldr	r1, [sp, #16]
 800c752:	4620      	mov	r0, r4
 800c754:	f000 fa30 	bl	800cbb8 <__lshift>
 800c758:	4639      	mov	r1, r7
 800c75a:	9004      	str	r0, [sp, #16]
 800c75c:	f000 fa80 	bl	800cc60 <__mcmp>
 800c760:	2800      	cmp	r0, #0
 800c762:	dcb6      	bgt.n	800c6d2 <_dtoa_r+0xa42>
 800c764:	d102      	bne.n	800c76c <_dtoa_r+0xadc>
 800c766:	f018 0f01 	tst.w	r8, #1
 800c76a:	d1b2      	bne.n	800c6d2 <_dtoa_r+0xa42>
 800c76c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c770:	2b30      	cmp	r3, #48	; 0x30
 800c772:	f105 32ff 	add.w	r2, r5, #4294967295
 800c776:	f47f af0a 	bne.w	800c58e <_dtoa_r+0x8fe>
 800c77a:	4615      	mov	r5, r2
 800c77c:	e7f6      	b.n	800c76c <_dtoa_r+0xadc>
 800c77e:	4593      	cmp	fp, r2
 800c780:	d105      	bne.n	800c78e <_dtoa_r+0xafe>
 800c782:	2331      	movs	r3, #49	; 0x31
 800c784:	f10a 0a01 	add.w	sl, sl, #1
 800c788:	f88b 3000 	strb.w	r3, [fp]
 800c78c:	e6ff      	b.n	800c58e <_dtoa_r+0x8fe>
 800c78e:	4615      	mov	r5, r2
 800c790:	e79f      	b.n	800c6d2 <_dtoa_r+0xa42>
 800c792:	f8df b064 	ldr.w	fp, [pc, #100]	; 800c7f8 <_dtoa_r+0xb68>
 800c796:	e007      	b.n	800c7a8 <_dtoa_r+0xb18>
 800c798:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c79a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800c7fc <_dtoa_r+0xb6c>
 800c79e:	b11b      	cbz	r3, 800c7a8 <_dtoa_r+0xb18>
 800c7a0:	f10b 0308 	add.w	r3, fp, #8
 800c7a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c7a6:	6013      	str	r3, [r2, #0]
 800c7a8:	4658      	mov	r0, fp
 800c7aa:	b017      	add	sp, #92	; 0x5c
 800c7ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7b0:	9b06      	ldr	r3, [sp, #24]
 800c7b2:	2b01      	cmp	r3, #1
 800c7b4:	f77f ae35 	ble.w	800c422 <_dtoa_r+0x792>
 800c7b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c7ba:	9307      	str	r3, [sp, #28]
 800c7bc:	e649      	b.n	800c452 <_dtoa_r+0x7c2>
 800c7be:	9b02      	ldr	r3, [sp, #8]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	dc03      	bgt.n	800c7cc <_dtoa_r+0xb3c>
 800c7c4:	9b06      	ldr	r3, [sp, #24]
 800c7c6:	2b02      	cmp	r3, #2
 800c7c8:	f73f aecc 	bgt.w	800c564 <_dtoa_r+0x8d4>
 800c7cc:	465d      	mov	r5, fp
 800c7ce:	4639      	mov	r1, r7
 800c7d0:	9804      	ldr	r0, [sp, #16]
 800c7d2:	f7ff f9d1 	bl	800bb78 <quorem>
 800c7d6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c7da:	f805 8b01 	strb.w	r8, [r5], #1
 800c7de:	9a02      	ldr	r2, [sp, #8]
 800c7e0:	eba5 030b 	sub.w	r3, r5, fp
 800c7e4:	429a      	cmp	r2, r3
 800c7e6:	ddb0      	ble.n	800c74a <_dtoa_r+0xaba>
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	220a      	movs	r2, #10
 800c7ec:	9904      	ldr	r1, [sp, #16]
 800c7ee:	4620      	mov	r0, r4
 800c7f0:	f000 f86c 	bl	800c8cc <__multadd>
 800c7f4:	9004      	str	r0, [sp, #16]
 800c7f6:	e7ea      	b.n	800c7ce <_dtoa_r+0xb3e>
 800c7f8:	0800d544 	.word	0x0800d544
 800c7fc:	0800d568 	.word	0x0800d568

0800c800 <_localeconv_r>:
 800c800:	4b04      	ldr	r3, [pc, #16]	; (800c814 <_localeconv_r+0x14>)
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	6a18      	ldr	r0, [r3, #32]
 800c806:	4b04      	ldr	r3, [pc, #16]	; (800c818 <_localeconv_r+0x18>)
 800c808:	2800      	cmp	r0, #0
 800c80a:	bf08      	it	eq
 800c80c:	4618      	moveq	r0, r3
 800c80e:	30f0      	adds	r0, #240	; 0xf0
 800c810:	4770      	bx	lr
 800c812:	bf00      	nop
 800c814:	20000188 	.word	0x20000188
 800c818:	200001ec 	.word	0x200001ec

0800c81c <memcpy>:
 800c81c:	b510      	push	{r4, lr}
 800c81e:	1e43      	subs	r3, r0, #1
 800c820:	440a      	add	r2, r1
 800c822:	4291      	cmp	r1, r2
 800c824:	d100      	bne.n	800c828 <memcpy+0xc>
 800c826:	bd10      	pop	{r4, pc}
 800c828:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c82c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c830:	e7f7      	b.n	800c822 <memcpy+0x6>

0800c832 <__malloc_lock>:
 800c832:	4770      	bx	lr

0800c834 <__malloc_unlock>:
 800c834:	4770      	bx	lr

0800c836 <_Balloc>:
 800c836:	b570      	push	{r4, r5, r6, lr}
 800c838:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c83a:	4604      	mov	r4, r0
 800c83c:	460e      	mov	r6, r1
 800c83e:	b93d      	cbnz	r5, 800c850 <_Balloc+0x1a>
 800c840:	2010      	movs	r0, #16
 800c842:	f7fe fc4d 	bl	800b0e0 <malloc>
 800c846:	6260      	str	r0, [r4, #36]	; 0x24
 800c848:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c84c:	6005      	str	r5, [r0, #0]
 800c84e:	60c5      	str	r5, [r0, #12]
 800c850:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c852:	68eb      	ldr	r3, [r5, #12]
 800c854:	b183      	cbz	r3, 800c878 <_Balloc+0x42>
 800c856:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c858:	68db      	ldr	r3, [r3, #12]
 800c85a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c85e:	b9b8      	cbnz	r0, 800c890 <_Balloc+0x5a>
 800c860:	2101      	movs	r1, #1
 800c862:	fa01 f506 	lsl.w	r5, r1, r6
 800c866:	1d6a      	adds	r2, r5, #5
 800c868:	0092      	lsls	r2, r2, #2
 800c86a:	4620      	mov	r0, r4
 800c86c:	f000 fabe 	bl	800cdec <_calloc_r>
 800c870:	b160      	cbz	r0, 800c88c <_Balloc+0x56>
 800c872:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800c876:	e00e      	b.n	800c896 <_Balloc+0x60>
 800c878:	2221      	movs	r2, #33	; 0x21
 800c87a:	2104      	movs	r1, #4
 800c87c:	4620      	mov	r0, r4
 800c87e:	f000 fab5 	bl	800cdec <_calloc_r>
 800c882:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c884:	60e8      	str	r0, [r5, #12]
 800c886:	68db      	ldr	r3, [r3, #12]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d1e4      	bne.n	800c856 <_Balloc+0x20>
 800c88c:	2000      	movs	r0, #0
 800c88e:	bd70      	pop	{r4, r5, r6, pc}
 800c890:	6802      	ldr	r2, [r0, #0]
 800c892:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800c896:	2300      	movs	r3, #0
 800c898:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c89c:	e7f7      	b.n	800c88e <_Balloc+0x58>

0800c89e <_Bfree>:
 800c89e:	b570      	push	{r4, r5, r6, lr}
 800c8a0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c8a2:	4606      	mov	r6, r0
 800c8a4:	460d      	mov	r5, r1
 800c8a6:	b93c      	cbnz	r4, 800c8b8 <_Bfree+0x1a>
 800c8a8:	2010      	movs	r0, #16
 800c8aa:	f7fe fc19 	bl	800b0e0 <malloc>
 800c8ae:	6270      	str	r0, [r6, #36]	; 0x24
 800c8b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c8b4:	6004      	str	r4, [r0, #0]
 800c8b6:	60c4      	str	r4, [r0, #12]
 800c8b8:	b13d      	cbz	r5, 800c8ca <_Bfree+0x2c>
 800c8ba:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c8bc:	686a      	ldr	r2, [r5, #4]
 800c8be:	68db      	ldr	r3, [r3, #12]
 800c8c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c8c4:	6029      	str	r1, [r5, #0]
 800c8c6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800c8ca:	bd70      	pop	{r4, r5, r6, pc}

0800c8cc <__multadd>:
 800c8cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8d0:	690d      	ldr	r5, [r1, #16]
 800c8d2:	461f      	mov	r7, r3
 800c8d4:	4606      	mov	r6, r0
 800c8d6:	460c      	mov	r4, r1
 800c8d8:	f101 0c14 	add.w	ip, r1, #20
 800c8dc:	2300      	movs	r3, #0
 800c8de:	f8dc 0000 	ldr.w	r0, [ip]
 800c8e2:	b281      	uxth	r1, r0
 800c8e4:	fb02 7101 	mla	r1, r2, r1, r7
 800c8e8:	0c0f      	lsrs	r7, r1, #16
 800c8ea:	0c00      	lsrs	r0, r0, #16
 800c8ec:	fb02 7000 	mla	r0, r2, r0, r7
 800c8f0:	b289      	uxth	r1, r1
 800c8f2:	3301      	adds	r3, #1
 800c8f4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800c8f8:	429d      	cmp	r5, r3
 800c8fa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800c8fe:	f84c 1b04 	str.w	r1, [ip], #4
 800c902:	dcec      	bgt.n	800c8de <__multadd+0x12>
 800c904:	b1d7      	cbz	r7, 800c93c <__multadd+0x70>
 800c906:	68a3      	ldr	r3, [r4, #8]
 800c908:	42ab      	cmp	r3, r5
 800c90a:	dc12      	bgt.n	800c932 <__multadd+0x66>
 800c90c:	6861      	ldr	r1, [r4, #4]
 800c90e:	4630      	mov	r0, r6
 800c910:	3101      	adds	r1, #1
 800c912:	f7ff ff90 	bl	800c836 <_Balloc>
 800c916:	6922      	ldr	r2, [r4, #16]
 800c918:	3202      	adds	r2, #2
 800c91a:	f104 010c 	add.w	r1, r4, #12
 800c91e:	4680      	mov	r8, r0
 800c920:	0092      	lsls	r2, r2, #2
 800c922:	300c      	adds	r0, #12
 800c924:	f7ff ff7a 	bl	800c81c <memcpy>
 800c928:	4621      	mov	r1, r4
 800c92a:	4630      	mov	r0, r6
 800c92c:	f7ff ffb7 	bl	800c89e <_Bfree>
 800c930:	4644      	mov	r4, r8
 800c932:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c936:	3501      	adds	r5, #1
 800c938:	615f      	str	r7, [r3, #20]
 800c93a:	6125      	str	r5, [r4, #16]
 800c93c:	4620      	mov	r0, r4
 800c93e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c942 <__hi0bits>:
 800c942:	0c02      	lsrs	r2, r0, #16
 800c944:	0412      	lsls	r2, r2, #16
 800c946:	4603      	mov	r3, r0
 800c948:	b9b2      	cbnz	r2, 800c978 <__hi0bits+0x36>
 800c94a:	0403      	lsls	r3, r0, #16
 800c94c:	2010      	movs	r0, #16
 800c94e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c952:	bf04      	itt	eq
 800c954:	021b      	lsleq	r3, r3, #8
 800c956:	3008      	addeq	r0, #8
 800c958:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c95c:	bf04      	itt	eq
 800c95e:	011b      	lsleq	r3, r3, #4
 800c960:	3004      	addeq	r0, #4
 800c962:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c966:	bf04      	itt	eq
 800c968:	009b      	lsleq	r3, r3, #2
 800c96a:	3002      	addeq	r0, #2
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	db06      	blt.n	800c97e <__hi0bits+0x3c>
 800c970:	005b      	lsls	r3, r3, #1
 800c972:	d503      	bpl.n	800c97c <__hi0bits+0x3a>
 800c974:	3001      	adds	r0, #1
 800c976:	4770      	bx	lr
 800c978:	2000      	movs	r0, #0
 800c97a:	e7e8      	b.n	800c94e <__hi0bits+0xc>
 800c97c:	2020      	movs	r0, #32
 800c97e:	4770      	bx	lr

0800c980 <__lo0bits>:
 800c980:	6803      	ldr	r3, [r0, #0]
 800c982:	f013 0207 	ands.w	r2, r3, #7
 800c986:	4601      	mov	r1, r0
 800c988:	d00b      	beq.n	800c9a2 <__lo0bits+0x22>
 800c98a:	07da      	lsls	r2, r3, #31
 800c98c:	d423      	bmi.n	800c9d6 <__lo0bits+0x56>
 800c98e:	0798      	lsls	r0, r3, #30
 800c990:	bf49      	itett	mi
 800c992:	085b      	lsrmi	r3, r3, #1
 800c994:	089b      	lsrpl	r3, r3, #2
 800c996:	2001      	movmi	r0, #1
 800c998:	600b      	strmi	r3, [r1, #0]
 800c99a:	bf5c      	itt	pl
 800c99c:	600b      	strpl	r3, [r1, #0]
 800c99e:	2002      	movpl	r0, #2
 800c9a0:	4770      	bx	lr
 800c9a2:	b298      	uxth	r0, r3
 800c9a4:	b9a8      	cbnz	r0, 800c9d2 <__lo0bits+0x52>
 800c9a6:	0c1b      	lsrs	r3, r3, #16
 800c9a8:	2010      	movs	r0, #16
 800c9aa:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c9ae:	bf04      	itt	eq
 800c9b0:	0a1b      	lsreq	r3, r3, #8
 800c9b2:	3008      	addeq	r0, #8
 800c9b4:	071a      	lsls	r2, r3, #28
 800c9b6:	bf04      	itt	eq
 800c9b8:	091b      	lsreq	r3, r3, #4
 800c9ba:	3004      	addeq	r0, #4
 800c9bc:	079a      	lsls	r2, r3, #30
 800c9be:	bf04      	itt	eq
 800c9c0:	089b      	lsreq	r3, r3, #2
 800c9c2:	3002      	addeq	r0, #2
 800c9c4:	07da      	lsls	r2, r3, #31
 800c9c6:	d402      	bmi.n	800c9ce <__lo0bits+0x4e>
 800c9c8:	085b      	lsrs	r3, r3, #1
 800c9ca:	d006      	beq.n	800c9da <__lo0bits+0x5a>
 800c9cc:	3001      	adds	r0, #1
 800c9ce:	600b      	str	r3, [r1, #0]
 800c9d0:	4770      	bx	lr
 800c9d2:	4610      	mov	r0, r2
 800c9d4:	e7e9      	b.n	800c9aa <__lo0bits+0x2a>
 800c9d6:	2000      	movs	r0, #0
 800c9d8:	4770      	bx	lr
 800c9da:	2020      	movs	r0, #32
 800c9dc:	4770      	bx	lr

0800c9de <__i2b>:
 800c9de:	b510      	push	{r4, lr}
 800c9e0:	460c      	mov	r4, r1
 800c9e2:	2101      	movs	r1, #1
 800c9e4:	f7ff ff27 	bl	800c836 <_Balloc>
 800c9e8:	2201      	movs	r2, #1
 800c9ea:	6144      	str	r4, [r0, #20]
 800c9ec:	6102      	str	r2, [r0, #16]
 800c9ee:	bd10      	pop	{r4, pc}

0800c9f0 <__multiply>:
 800c9f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9f4:	4614      	mov	r4, r2
 800c9f6:	690a      	ldr	r2, [r1, #16]
 800c9f8:	6923      	ldr	r3, [r4, #16]
 800c9fa:	429a      	cmp	r2, r3
 800c9fc:	bfb8      	it	lt
 800c9fe:	460b      	movlt	r3, r1
 800ca00:	4688      	mov	r8, r1
 800ca02:	bfbc      	itt	lt
 800ca04:	46a0      	movlt	r8, r4
 800ca06:	461c      	movlt	r4, r3
 800ca08:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ca0c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ca10:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ca14:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ca18:	eb07 0609 	add.w	r6, r7, r9
 800ca1c:	42b3      	cmp	r3, r6
 800ca1e:	bfb8      	it	lt
 800ca20:	3101      	addlt	r1, #1
 800ca22:	f7ff ff08 	bl	800c836 <_Balloc>
 800ca26:	f100 0514 	add.w	r5, r0, #20
 800ca2a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800ca2e:	462b      	mov	r3, r5
 800ca30:	2200      	movs	r2, #0
 800ca32:	4573      	cmp	r3, lr
 800ca34:	d316      	bcc.n	800ca64 <__multiply+0x74>
 800ca36:	f104 0214 	add.w	r2, r4, #20
 800ca3a:	f108 0114 	add.w	r1, r8, #20
 800ca3e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ca42:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ca46:	9300      	str	r3, [sp, #0]
 800ca48:	9b00      	ldr	r3, [sp, #0]
 800ca4a:	9201      	str	r2, [sp, #4]
 800ca4c:	4293      	cmp	r3, r2
 800ca4e:	d80c      	bhi.n	800ca6a <__multiply+0x7a>
 800ca50:	2e00      	cmp	r6, #0
 800ca52:	dd03      	ble.n	800ca5c <__multiply+0x6c>
 800ca54:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d05d      	beq.n	800cb18 <__multiply+0x128>
 800ca5c:	6106      	str	r6, [r0, #16]
 800ca5e:	b003      	add	sp, #12
 800ca60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca64:	f843 2b04 	str.w	r2, [r3], #4
 800ca68:	e7e3      	b.n	800ca32 <__multiply+0x42>
 800ca6a:	f8b2 b000 	ldrh.w	fp, [r2]
 800ca6e:	f1bb 0f00 	cmp.w	fp, #0
 800ca72:	d023      	beq.n	800cabc <__multiply+0xcc>
 800ca74:	4689      	mov	r9, r1
 800ca76:	46ac      	mov	ip, r5
 800ca78:	f04f 0800 	mov.w	r8, #0
 800ca7c:	f859 4b04 	ldr.w	r4, [r9], #4
 800ca80:	f8dc a000 	ldr.w	sl, [ip]
 800ca84:	b2a3      	uxth	r3, r4
 800ca86:	fa1f fa8a 	uxth.w	sl, sl
 800ca8a:	fb0b a303 	mla	r3, fp, r3, sl
 800ca8e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ca92:	f8dc 4000 	ldr.w	r4, [ip]
 800ca96:	4443      	add	r3, r8
 800ca98:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ca9c:	fb0b 840a 	mla	r4, fp, sl, r8
 800caa0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800caa4:	46e2      	mov	sl, ip
 800caa6:	b29b      	uxth	r3, r3
 800caa8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800caac:	454f      	cmp	r7, r9
 800caae:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800cab2:	f84a 3b04 	str.w	r3, [sl], #4
 800cab6:	d82b      	bhi.n	800cb10 <__multiply+0x120>
 800cab8:	f8cc 8004 	str.w	r8, [ip, #4]
 800cabc:	9b01      	ldr	r3, [sp, #4]
 800cabe:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800cac2:	3204      	adds	r2, #4
 800cac4:	f1ba 0f00 	cmp.w	sl, #0
 800cac8:	d020      	beq.n	800cb0c <__multiply+0x11c>
 800caca:	682b      	ldr	r3, [r5, #0]
 800cacc:	4689      	mov	r9, r1
 800cace:	46a8      	mov	r8, r5
 800cad0:	f04f 0b00 	mov.w	fp, #0
 800cad4:	f8b9 c000 	ldrh.w	ip, [r9]
 800cad8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800cadc:	fb0a 440c 	mla	r4, sl, ip, r4
 800cae0:	445c      	add	r4, fp
 800cae2:	46c4      	mov	ip, r8
 800cae4:	b29b      	uxth	r3, r3
 800cae6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800caea:	f84c 3b04 	str.w	r3, [ip], #4
 800caee:	f859 3b04 	ldr.w	r3, [r9], #4
 800caf2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800caf6:	0c1b      	lsrs	r3, r3, #16
 800caf8:	fb0a b303 	mla	r3, sl, r3, fp
 800cafc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800cb00:	454f      	cmp	r7, r9
 800cb02:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800cb06:	d805      	bhi.n	800cb14 <__multiply+0x124>
 800cb08:	f8c8 3004 	str.w	r3, [r8, #4]
 800cb0c:	3504      	adds	r5, #4
 800cb0e:	e79b      	b.n	800ca48 <__multiply+0x58>
 800cb10:	46d4      	mov	ip, sl
 800cb12:	e7b3      	b.n	800ca7c <__multiply+0x8c>
 800cb14:	46e0      	mov	r8, ip
 800cb16:	e7dd      	b.n	800cad4 <__multiply+0xe4>
 800cb18:	3e01      	subs	r6, #1
 800cb1a:	e799      	b.n	800ca50 <__multiply+0x60>

0800cb1c <__pow5mult>:
 800cb1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb20:	4615      	mov	r5, r2
 800cb22:	f012 0203 	ands.w	r2, r2, #3
 800cb26:	4606      	mov	r6, r0
 800cb28:	460f      	mov	r7, r1
 800cb2a:	d007      	beq.n	800cb3c <__pow5mult+0x20>
 800cb2c:	3a01      	subs	r2, #1
 800cb2e:	4c21      	ldr	r4, [pc, #132]	; (800cbb4 <__pow5mult+0x98>)
 800cb30:	2300      	movs	r3, #0
 800cb32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cb36:	f7ff fec9 	bl	800c8cc <__multadd>
 800cb3a:	4607      	mov	r7, r0
 800cb3c:	10ad      	asrs	r5, r5, #2
 800cb3e:	d035      	beq.n	800cbac <__pow5mult+0x90>
 800cb40:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800cb42:	b93c      	cbnz	r4, 800cb54 <__pow5mult+0x38>
 800cb44:	2010      	movs	r0, #16
 800cb46:	f7fe facb 	bl	800b0e0 <malloc>
 800cb4a:	6270      	str	r0, [r6, #36]	; 0x24
 800cb4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cb50:	6004      	str	r4, [r0, #0]
 800cb52:	60c4      	str	r4, [r0, #12]
 800cb54:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800cb58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cb5c:	b94c      	cbnz	r4, 800cb72 <__pow5mult+0x56>
 800cb5e:	f240 2171 	movw	r1, #625	; 0x271
 800cb62:	4630      	mov	r0, r6
 800cb64:	f7ff ff3b 	bl	800c9de <__i2b>
 800cb68:	2300      	movs	r3, #0
 800cb6a:	f8c8 0008 	str.w	r0, [r8, #8]
 800cb6e:	4604      	mov	r4, r0
 800cb70:	6003      	str	r3, [r0, #0]
 800cb72:	f04f 0800 	mov.w	r8, #0
 800cb76:	07eb      	lsls	r3, r5, #31
 800cb78:	d50a      	bpl.n	800cb90 <__pow5mult+0x74>
 800cb7a:	4639      	mov	r1, r7
 800cb7c:	4622      	mov	r2, r4
 800cb7e:	4630      	mov	r0, r6
 800cb80:	f7ff ff36 	bl	800c9f0 <__multiply>
 800cb84:	4639      	mov	r1, r7
 800cb86:	4681      	mov	r9, r0
 800cb88:	4630      	mov	r0, r6
 800cb8a:	f7ff fe88 	bl	800c89e <_Bfree>
 800cb8e:	464f      	mov	r7, r9
 800cb90:	106d      	asrs	r5, r5, #1
 800cb92:	d00b      	beq.n	800cbac <__pow5mult+0x90>
 800cb94:	6820      	ldr	r0, [r4, #0]
 800cb96:	b938      	cbnz	r0, 800cba8 <__pow5mult+0x8c>
 800cb98:	4622      	mov	r2, r4
 800cb9a:	4621      	mov	r1, r4
 800cb9c:	4630      	mov	r0, r6
 800cb9e:	f7ff ff27 	bl	800c9f0 <__multiply>
 800cba2:	6020      	str	r0, [r4, #0]
 800cba4:	f8c0 8000 	str.w	r8, [r0]
 800cba8:	4604      	mov	r4, r0
 800cbaa:	e7e4      	b.n	800cb76 <__pow5mult+0x5a>
 800cbac:	4638      	mov	r0, r7
 800cbae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cbb2:	bf00      	nop
 800cbb4:	0800d668 	.word	0x0800d668

0800cbb8 <__lshift>:
 800cbb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbbc:	460c      	mov	r4, r1
 800cbbe:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cbc2:	6923      	ldr	r3, [r4, #16]
 800cbc4:	6849      	ldr	r1, [r1, #4]
 800cbc6:	eb0a 0903 	add.w	r9, sl, r3
 800cbca:	68a3      	ldr	r3, [r4, #8]
 800cbcc:	4607      	mov	r7, r0
 800cbce:	4616      	mov	r6, r2
 800cbd0:	f109 0501 	add.w	r5, r9, #1
 800cbd4:	42ab      	cmp	r3, r5
 800cbd6:	db32      	blt.n	800cc3e <__lshift+0x86>
 800cbd8:	4638      	mov	r0, r7
 800cbda:	f7ff fe2c 	bl	800c836 <_Balloc>
 800cbde:	2300      	movs	r3, #0
 800cbe0:	4680      	mov	r8, r0
 800cbe2:	f100 0114 	add.w	r1, r0, #20
 800cbe6:	461a      	mov	r2, r3
 800cbe8:	4553      	cmp	r3, sl
 800cbea:	db2b      	blt.n	800cc44 <__lshift+0x8c>
 800cbec:	6920      	ldr	r0, [r4, #16]
 800cbee:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cbf2:	f104 0314 	add.w	r3, r4, #20
 800cbf6:	f016 021f 	ands.w	r2, r6, #31
 800cbfa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cbfe:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cc02:	d025      	beq.n	800cc50 <__lshift+0x98>
 800cc04:	f1c2 0e20 	rsb	lr, r2, #32
 800cc08:	2000      	movs	r0, #0
 800cc0a:	681e      	ldr	r6, [r3, #0]
 800cc0c:	468a      	mov	sl, r1
 800cc0e:	4096      	lsls	r6, r2
 800cc10:	4330      	orrs	r0, r6
 800cc12:	f84a 0b04 	str.w	r0, [sl], #4
 800cc16:	f853 0b04 	ldr.w	r0, [r3], #4
 800cc1a:	459c      	cmp	ip, r3
 800cc1c:	fa20 f00e 	lsr.w	r0, r0, lr
 800cc20:	d814      	bhi.n	800cc4c <__lshift+0x94>
 800cc22:	6048      	str	r0, [r1, #4]
 800cc24:	b108      	cbz	r0, 800cc2a <__lshift+0x72>
 800cc26:	f109 0502 	add.w	r5, r9, #2
 800cc2a:	3d01      	subs	r5, #1
 800cc2c:	4638      	mov	r0, r7
 800cc2e:	f8c8 5010 	str.w	r5, [r8, #16]
 800cc32:	4621      	mov	r1, r4
 800cc34:	f7ff fe33 	bl	800c89e <_Bfree>
 800cc38:	4640      	mov	r0, r8
 800cc3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc3e:	3101      	adds	r1, #1
 800cc40:	005b      	lsls	r3, r3, #1
 800cc42:	e7c7      	b.n	800cbd4 <__lshift+0x1c>
 800cc44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800cc48:	3301      	adds	r3, #1
 800cc4a:	e7cd      	b.n	800cbe8 <__lshift+0x30>
 800cc4c:	4651      	mov	r1, sl
 800cc4e:	e7dc      	b.n	800cc0a <__lshift+0x52>
 800cc50:	3904      	subs	r1, #4
 800cc52:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc56:	f841 2f04 	str.w	r2, [r1, #4]!
 800cc5a:	459c      	cmp	ip, r3
 800cc5c:	d8f9      	bhi.n	800cc52 <__lshift+0x9a>
 800cc5e:	e7e4      	b.n	800cc2a <__lshift+0x72>

0800cc60 <__mcmp>:
 800cc60:	6903      	ldr	r3, [r0, #16]
 800cc62:	690a      	ldr	r2, [r1, #16]
 800cc64:	1a9b      	subs	r3, r3, r2
 800cc66:	b530      	push	{r4, r5, lr}
 800cc68:	d10c      	bne.n	800cc84 <__mcmp+0x24>
 800cc6a:	0092      	lsls	r2, r2, #2
 800cc6c:	3014      	adds	r0, #20
 800cc6e:	3114      	adds	r1, #20
 800cc70:	1884      	adds	r4, r0, r2
 800cc72:	4411      	add	r1, r2
 800cc74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cc78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cc7c:	4295      	cmp	r5, r2
 800cc7e:	d003      	beq.n	800cc88 <__mcmp+0x28>
 800cc80:	d305      	bcc.n	800cc8e <__mcmp+0x2e>
 800cc82:	2301      	movs	r3, #1
 800cc84:	4618      	mov	r0, r3
 800cc86:	bd30      	pop	{r4, r5, pc}
 800cc88:	42a0      	cmp	r0, r4
 800cc8a:	d3f3      	bcc.n	800cc74 <__mcmp+0x14>
 800cc8c:	e7fa      	b.n	800cc84 <__mcmp+0x24>
 800cc8e:	f04f 33ff 	mov.w	r3, #4294967295
 800cc92:	e7f7      	b.n	800cc84 <__mcmp+0x24>

0800cc94 <__mdiff>:
 800cc94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc98:	460d      	mov	r5, r1
 800cc9a:	4607      	mov	r7, r0
 800cc9c:	4611      	mov	r1, r2
 800cc9e:	4628      	mov	r0, r5
 800cca0:	4614      	mov	r4, r2
 800cca2:	f7ff ffdd 	bl	800cc60 <__mcmp>
 800cca6:	1e06      	subs	r6, r0, #0
 800cca8:	d108      	bne.n	800ccbc <__mdiff+0x28>
 800ccaa:	4631      	mov	r1, r6
 800ccac:	4638      	mov	r0, r7
 800ccae:	f7ff fdc2 	bl	800c836 <_Balloc>
 800ccb2:	2301      	movs	r3, #1
 800ccb4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ccb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccbc:	bfa4      	itt	ge
 800ccbe:	4623      	movge	r3, r4
 800ccc0:	462c      	movge	r4, r5
 800ccc2:	4638      	mov	r0, r7
 800ccc4:	6861      	ldr	r1, [r4, #4]
 800ccc6:	bfa6      	itte	ge
 800ccc8:	461d      	movge	r5, r3
 800ccca:	2600      	movge	r6, #0
 800cccc:	2601      	movlt	r6, #1
 800ccce:	f7ff fdb2 	bl	800c836 <_Balloc>
 800ccd2:	692b      	ldr	r3, [r5, #16]
 800ccd4:	60c6      	str	r6, [r0, #12]
 800ccd6:	6926      	ldr	r6, [r4, #16]
 800ccd8:	f105 0914 	add.w	r9, r5, #20
 800ccdc:	f104 0214 	add.w	r2, r4, #20
 800cce0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800cce4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800cce8:	f100 0514 	add.w	r5, r0, #20
 800ccec:	f04f 0e00 	mov.w	lr, #0
 800ccf0:	f852 ab04 	ldr.w	sl, [r2], #4
 800ccf4:	f859 4b04 	ldr.w	r4, [r9], #4
 800ccf8:	fa1e f18a 	uxtah	r1, lr, sl
 800ccfc:	b2a3      	uxth	r3, r4
 800ccfe:	1ac9      	subs	r1, r1, r3
 800cd00:	0c23      	lsrs	r3, r4, #16
 800cd02:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800cd06:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800cd0a:	b289      	uxth	r1, r1
 800cd0c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800cd10:	45c8      	cmp	r8, r9
 800cd12:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800cd16:	4694      	mov	ip, r2
 800cd18:	f845 3b04 	str.w	r3, [r5], #4
 800cd1c:	d8e8      	bhi.n	800ccf0 <__mdiff+0x5c>
 800cd1e:	45bc      	cmp	ip, r7
 800cd20:	d304      	bcc.n	800cd2c <__mdiff+0x98>
 800cd22:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800cd26:	b183      	cbz	r3, 800cd4a <__mdiff+0xb6>
 800cd28:	6106      	str	r6, [r0, #16]
 800cd2a:	e7c5      	b.n	800ccb8 <__mdiff+0x24>
 800cd2c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800cd30:	fa1e f381 	uxtah	r3, lr, r1
 800cd34:	141a      	asrs	r2, r3, #16
 800cd36:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cd3a:	b29b      	uxth	r3, r3
 800cd3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cd40:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800cd44:	f845 3b04 	str.w	r3, [r5], #4
 800cd48:	e7e9      	b.n	800cd1e <__mdiff+0x8a>
 800cd4a:	3e01      	subs	r6, #1
 800cd4c:	e7e9      	b.n	800cd22 <__mdiff+0x8e>

0800cd4e <__d2b>:
 800cd4e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cd52:	460e      	mov	r6, r1
 800cd54:	2101      	movs	r1, #1
 800cd56:	ec59 8b10 	vmov	r8, r9, d0
 800cd5a:	4615      	mov	r5, r2
 800cd5c:	f7ff fd6b 	bl	800c836 <_Balloc>
 800cd60:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800cd64:	4607      	mov	r7, r0
 800cd66:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cd6a:	bb34      	cbnz	r4, 800cdba <__d2b+0x6c>
 800cd6c:	9301      	str	r3, [sp, #4]
 800cd6e:	f1b8 0300 	subs.w	r3, r8, #0
 800cd72:	d027      	beq.n	800cdc4 <__d2b+0x76>
 800cd74:	a802      	add	r0, sp, #8
 800cd76:	f840 3d08 	str.w	r3, [r0, #-8]!
 800cd7a:	f7ff fe01 	bl	800c980 <__lo0bits>
 800cd7e:	9900      	ldr	r1, [sp, #0]
 800cd80:	b1f0      	cbz	r0, 800cdc0 <__d2b+0x72>
 800cd82:	9a01      	ldr	r2, [sp, #4]
 800cd84:	f1c0 0320 	rsb	r3, r0, #32
 800cd88:	fa02 f303 	lsl.w	r3, r2, r3
 800cd8c:	430b      	orrs	r3, r1
 800cd8e:	40c2      	lsrs	r2, r0
 800cd90:	617b      	str	r3, [r7, #20]
 800cd92:	9201      	str	r2, [sp, #4]
 800cd94:	9b01      	ldr	r3, [sp, #4]
 800cd96:	61bb      	str	r3, [r7, #24]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	bf14      	ite	ne
 800cd9c:	2102      	movne	r1, #2
 800cd9e:	2101      	moveq	r1, #1
 800cda0:	6139      	str	r1, [r7, #16]
 800cda2:	b1c4      	cbz	r4, 800cdd6 <__d2b+0x88>
 800cda4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800cda8:	4404      	add	r4, r0
 800cdaa:	6034      	str	r4, [r6, #0]
 800cdac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cdb0:	6028      	str	r0, [r5, #0]
 800cdb2:	4638      	mov	r0, r7
 800cdb4:	b003      	add	sp, #12
 800cdb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cdba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cdbe:	e7d5      	b.n	800cd6c <__d2b+0x1e>
 800cdc0:	6179      	str	r1, [r7, #20]
 800cdc2:	e7e7      	b.n	800cd94 <__d2b+0x46>
 800cdc4:	a801      	add	r0, sp, #4
 800cdc6:	f7ff fddb 	bl	800c980 <__lo0bits>
 800cdca:	9b01      	ldr	r3, [sp, #4]
 800cdcc:	617b      	str	r3, [r7, #20]
 800cdce:	2101      	movs	r1, #1
 800cdd0:	6139      	str	r1, [r7, #16]
 800cdd2:	3020      	adds	r0, #32
 800cdd4:	e7e5      	b.n	800cda2 <__d2b+0x54>
 800cdd6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800cdda:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cdde:	6030      	str	r0, [r6, #0]
 800cde0:	6918      	ldr	r0, [r3, #16]
 800cde2:	f7ff fdae 	bl	800c942 <__hi0bits>
 800cde6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800cdea:	e7e1      	b.n	800cdb0 <__d2b+0x62>

0800cdec <_calloc_r>:
 800cdec:	b538      	push	{r3, r4, r5, lr}
 800cdee:	fb02 f401 	mul.w	r4, r2, r1
 800cdf2:	4621      	mov	r1, r4
 800cdf4:	f7fe f9da 	bl	800b1ac <_malloc_r>
 800cdf8:	4605      	mov	r5, r0
 800cdfa:	b118      	cbz	r0, 800ce04 <_calloc_r+0x18>
 800cdfc:	4622      	mov	r2, r4
 800cdfe:	2100      	movs	r1, #0
 800ce00:	f7fe f97e 	bl	800b100 <memset>
 800ce04:	4628      	mov	r0, r5
 800ce06:	bd38      	pop	{r3, r4, r5, pc}

0800ce08 <__ssputs_r>:
 800ce08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce0c:	688e      	ldr	r6, [r1, #8]
 800ce0e:	429e      	cmp	r6, r3
 800ce10:	4682      	mov	sl, r0
 800ce12:	460c      	mov	r4, r1
 800ce14:	4690      	mov	r8, r2
 800ce16:	4699      	mov	r9, r3
 800ce18:	d837      	bhi.n	800ce8a <__ssputs_r+0x82>
 800ce1a:	898a      	ldrh	r2, [r1, #12]
 800ce1c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ce20:	d031      	beq.n	800ce86 <__ssputs_r+0x7e>
 800ce22:	6825      	ldr	r5, [r4, #0]
 800ce24:	6909      	ldr	r1, [r1, #16]
 800ce26:	1a6f      	subs	r7, r5, r1
 800ce28:	6965      	ldr	r5, [r4, #20]
 800ce2a:	2302      	movs	r3, #2
 800ce2c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ce30:	fb95 f5f3 	sdiv	r5, r5, r3
 800ce34:	f109 0301 	add.w	r3, r9, #1
 800ce38:	443b      	add	r3, r7
 800ce3a:	429d      	cmp	r5, r3
 800ce3c:	bf38      	it	cc
 800ce3e:	461d      	movcc	r5, r3
 800ce40:	0553      	lsls	r3, r2, #21
 800ce42:	d530      	bpl.n	800cea6 <__ssputs_r+0x9e>
 800ce44:	4629      	mov	r1, r5
 800ce46:	f7fe f9b1 	bl	800b1ac <_malloc_r>
 800ce4a:	4606      	mov	r6, r0
 800ce4c:	b950      	cbnz	r0, 800ce64 <__ssputs_r+0x5c>
 800ce4e:	230c      	movs	r3, #12
 800ce50:	f8ca 3000 	str.w	r3, [sl]
 800ce54:	89a3      	ldrh	r3, [r4, #12]
 800ce56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce5a:	81a3      	strh	r3, [r4, #12]
 800ce5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ce60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce64:	463a      	mov	r2, r7
 800ce66:	6921      	ldr	r1, [r4, #16]
 800ce68:	f7ff fcd8 	bl	800c81c <memcpy>
 800ce6c:	89a3      	ldrh	r3, [r4, #12]
 800ce6e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ce72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce76:	81a3      	strh	r3, [r4, #12]
 800ce78:	6126      	str	r6, [r4, #16]
 800ce7a:	6165      	str	r5, [r4, #20]
 800ce7c:	443e      	add	r6, r7
 800ce7e:	1bed      	subs	r5, r5, r7
 800ce80:	6026      	str	r6, [r4, #0]
 800ce82:	60a5      	str	r5, [r4, #8]
 800ce84:	464e      	mov	r6, r9
 800ce86:	454e      	cmp	r6, r9
 800ce88:	d900      	bls.n	800ce8c <__ssputs_r+0x84>
 800ce8a:	464e      	mov	r6, r9
 800ce8c:	4632      	mov	r2, r6
 800ce8e:	4641      	mov	r1, r8
 800ce90:	6820      	ldr	r0, [r4, #0]
 800ce92:	f000 f91d 	bl	800d0d0 <memmove>
 800ce96:	68a3      	ldr	r3, [r4, #8]
 800ce98:	1b9b      	subs	r3, r3, r6
 800ce9a:	60a3      	str	r3, [r4, #8]
 800ce9c:	6823      	ldr	r3, [r4, #0]
 800ce9e:	441e      	add	r6, r3
 800cea0:	6026      	str	r6, [r4, #0]
 800cea2:	2000      	movs	r0, #0
 800cea4:	e7dc      	b.n	800ce60 <__ssputs_r+0x58>
 800cea6:	462a      	mov	r2, r5
 800cea8:	f000 f92b 	bl	800d102 <_realloc_r>
 800ceac:	4606      	mov	r6, r0
 800ceae:	2800      	cmp	r0, #0
 800ceb0:	d1e2      	bne.n	800ce78 <__ssputs_r+0x70>
 800ceb2:	6921      	ldr	r1, [r4, #16]
 800ceb4:	4650      	mov	r0, sl
 800ceb6:	f7fe f92b 	bl	800b110 <_free_r>
 800ceba:	e7c8      	b.n	800ce4e <__ssputs_r+0x46>

0800cebc <_svfiprintf_r>:
 800cebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cec0:	461d      	mov	r5, r3
 800cec2:	898b      	ldrh	r3, [r1, #12]
 800cec4:	061f      	lsls	r7, r3, #24
 800cec6:	b09d      	sub	sp, #116	; 0x74
 800cec8:	4680      	mov	r8, r0
 800ceca:	460c      	mov	r4, r1
 800cecc:	4616      	mov	r6, r2
 800cece:	d50f      	bpl.n	800cef0 <_svfiprintf_r+0x34>
 800ced0:	690b      	ldr	r3, [r1, #16]
 800ced2:	b96b      	cbnz	r3, 800cef0 <_svfiprintf_r+0x34>
 800ced4:	2140      	movs	r1, #64	; 0x40
 800ced6:	f7fe f969 	bl	800b1ac <_malloc_r>
 800ceda:	6020      	str	r0, [r4, #0]
 800cedc:	6120      	str	r0, [r4, #16]
 800cede:	b928      	cbnz	r0, 800ceec <_svfiprintf_r+0x30>
 800cee0:	230c      	movs	r3, #12
 800cee2:	f8c8 3000 	str.w	r3, [r8]
 800cee6:	f04f 30ff 	mov.w	r0, #4294967295
 800ceea:	e0c8      	b.n	800d07e <_svfiprintf_r+0x1c2>
 800ceec:	2340      	movs	r3, #64	; 0x40
 800ceee:	6163      	str	r3, [r4, #20]
 800cef0:	2300      	movs	r3, #0
 800cef2:	9309      	str	r3, [sp, #36]	; 0x24
 800cef4:	2320      	movs	r3, #32
 800cef6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cefa:	2330      	movs	r3, #48	; 0x30
 800cefc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cf00:	9503      	str	r5, [sp, #12]
 800cf02:	f04f 0b01 	mov.w	fp, #1
 800cf06:	4637      	mov	r7, r6
 800cf08:	463d      	mov	r5, r7
 800cf0a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800cf0e:	b10b      	cbz	r3, 800cf14 <_svfiprintf_r+0x58>
 800cf10:	2b25      	cmp	r3, #37	; 0x25
 800cf12:	d13e      	bne.n	800cf92 <_svfiprintf_r+0xd6>
 800cf14:	ebb7 0a06 	subs.w	sl, r7, r6
 800cf18:	d00b      	beq.n	800cf32 <_svfiprintf_r+0x76>
 800cf1a:	4653      	mov	r3, sl
 800cf1c:	4632      	mov	r2, r6
 800cf1e:	4621      	mov	r1, r4
 800cf20:	4640      	mov	r0, r8
 800cf22:	f7ff ff71 	bl	800ce08 <__ssputs_r>
 800cf26:	3001      	adds	r0, #1
 800cf28:	f000 80a4 	beq.w	800d074 <_svfiprintf_r+0x1b8>
 800cf2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf2e:	4453      	add	r3, sl
 800cf30:	9309      	str	r3, [sp, #36]	; 0x24
 800cf32:	783b      	ldrb	r3, [r7, #0]
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	f000 809d 	beq.w	800d074 <_svfiprintf_r+0x1b8>
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	f04f 32ff 	mov.w	r2, #4294967295
 800cf40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cf44:	9304      	str	r3, [sp, #16]
 800cf46:	9307      	str	r3, [sp, #28]
 800cf48:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cf4c:	931a      	str	r3, [sp, #104]	; 0x68
 800cf4e:	462f      	mov	r7, r5
 800cf50:	2205      	movs	r2, #5
 800cf52:	f817 1b01 	ldrb.w	r1, [r7], #1
 800cf56:	4850      	ldr	r0, [pc, #320]	; (800d098 <_svfiprintf_r+0x1dc>)
 800cf58:	f7f3 f942 	bl	80001e0 <memchr>
 800cf5c:	9b04      	ldr	r3, [sp, #16]
 800cf5e:	b9d0      	cbnz	r0, 800cf96 <_svfiprintf_r+0xda>
 800cf60:	06d9      	lsls	r1, r3, #27
 800cf62:	bf44      	itt	mi
 800cf64:	2220      	movmi	r2, #32
 800cf66:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cf6a:	071a      	lsls	r2, r3, #28
 800cf6c:	bf44      	itt	mi
 800cf6e:	222b      	movmi	r2, #43	; 0x2b
 800cf70:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cf74:	782a      	ldrb	r2, [r5, #0]
 800cf76:	2a2a      	cmp	r2, #42	; 0x2a
 800cf78:	d015      	beq.n	800cfa6 <_svfiprintf_r+0xea>
 800cf7a:	9a07      	ldr	r2, [sp, #28]
 800cf7c:	462f      	mov	r7, r5
 800cf7e:	2000      	movs	r0, #0
 800cf80:	250a      	movs	r5, #10
 800cf82:	4639      	mov	r1, r7
 800cf84:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cf88:	3b30      	subs	r3, #48	; 0x30
 800cf8a:	2b09      	cmp	r3, #9
 800cf8c:	d94d      	bls.n	800d02a <_svfiprintf_r+0x16e>
 800cf8e:	b1b8      	cbz	r0, 800cfc0 <_svfiprintf_r+0x104>
 800cf90:	e00f      	b.n	800cfb2 <_svfiprintf_r+0xf6>
 800cf92:	462f      	mov	r7, r5
 800cf94:	e7b8      	b.n	800cf08 <_svfiprintf_r+0x4c>
 800cf96:	4a40      	ldr	r2, [pc, #256]	; (800d098 <_svfiprintf_r+0x1dc>)
 800cf98:	1a80      	subs	r0, r0, r2
 800cf9a:	fa0b f000 	lsl.w	r0, fp, r0
 800cf9e:	4318      	orrs	r0, r3
 800cfa0:	9004      	str	r0, [sp, #16]
 800cfa2:	463d      	mov	r5, r7
 800cfa4:	e7d3      	b.n	800cf4e <_svfiprintf_r+0x92>
 800cfa6:	9a03      	ldr	r2, [sp, #12]
 800cfa8:	1d11      	adds	r1, r2, #4
 800cfaa:	6812      	ldr	r2, [r2, #0]
 800cfac:	9103      	str	r1, [sp, #12]
 800cfae:	2a00      	cmp	r2, #0
 800cfb0:	db01      	blt.n	800cfb6 <_svfiprintf_r+0xfa>
 800cfb2:	9207      	str	r2, [sp, #28]
 800cfb4:	e004      	b.n	800cfc0 <_svfiprintf_r+0x104>
 800cfb6:	4252      	negs	r2, r2
 800cfb8:	f043 0302 	orr.w	r3, r3, #2
 800cfbc:	9207      	str	r2, [sp, #28]
 800cfbe:	9304      	str	r3, [sp, #16]
 800cfc0:	783b      	ldrb	r3, [r7, #0]
 800cfc2:	2b2e      	cmp	r3, #46	; 0x2e
 800cfc4:	d10c      	bne.n	800cfe0 <_svfiprintf_r+0x124>
 800cfc6:	787b      	ldrb	r3, [r7, #1]
 800cfc8:	2b2a      	cmp	r3, #42	; 0x2a
 800cfca:	d133      	bne.n	800d034 <_svfiprintf_r+0x178>
 800cfcc:	9b03      	ldr	r3, [sp, #12]
 800cfce:	1d1a      	adds	r2, r3, #4
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	9203      	str	r2, [sp, #12]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	bfb8      	it	lt
 800cfd8:	f04f 33ff 	movlt.w	r3, #4294967295
 800cfdc:	3702      	adds	r7, #2
 800cfde:	9305      	str	r3, [sp, #20]
 800cfe0:	4d2e      	ldr	r5, [pc, #184]	; (800d09c <_svfiprintf_r+0x1e0>)
 800cfe2:	7839      	ldrb	r1, [r7, #0]
 800cfe4:	2203      	movs	r2, #3
 800cfe6:	4628      	mov	r0, r5
 800cfe8:	f7f3 f8fa 	bl	80001e0 <memchr>
 800cfec:	b138      	cbz	r0, 800cffe <_svfiprintf_r+0x142>
 800cfee:	2340      	movs	r3, #64	; 0x40
 800cff0:	1b40      	subs	r0, r0, r5
 800cff2:	fa03 f000 	lsl.w	r0, r3, r0
 800cff6:	9b04      	ldr	r3, [sp, #16]
 800cff8:	4303      	orrs	r3, r0
 800cffa:	3701      	adds	r7, #1
 800cffc:	9304      	str	r3, [sp, #16]
 800cffe:	7839      	ldrb	r1, [r7, #0]
 800d000:	4827      	ldr	r0, [pc, #156]	; (800d0a0 <_svfiprintf_r+0x1e4>)
 800d002:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d006:	2206      	movs	r2, #6
 800d008:	1c7e      	adds	r6, r7, #1
 800d00a:	f7f3 f8e9 	bl	80001e0 <memchr>
 800d00e:	2800      	cmp	r0, #0
 800d010:	d038      	beq.n	800d084 <_svfiprintf_r+0x1c8>
 800d012:	4b24      	ldr	r3, [pc, #144]	; (800d0a4 <_svfiprintf_r+0x1e8>)
 800d014:	bb13      	cbnz	r3, 800d05c <_svfiprintf_r+0x1a0>
 800d016:	9b03      	ldr	r3, [sp, #12]
 800d018:	3307      	adds	r3, #7
 800d01a:	f023 0307 	bic.w	r3, r3, #7
 800d01e:	3308      	adds	r3, #8
 800d020:	9303      	str	r3, [sp, #12]
 800d022:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d024:	444b      	add	r3, r9
 800d026:	9309      	str	r3, [sp, #36]	; 0x24
 800d028:	e76d      	b.n	800cf06 <_svfiprintf_r+0x4a>
 800d02a:	fb05 3202 	mla	r2, r5, r2, r3
 800d02e:	2001      	movs	r0, #1
 800d030:	460f      	mov	r7, r1
 800d032:	e7a6      	b.n	800cf82 <_svfiprintf_r+0xc6>
 800d034:	2300      	movs	r3, #0
 800d036:	3701      	adds	r7, #1
 800d038:	9305      	str	r3, [sp, #20]
 800d03a:	4619      	mov	r1, r3
 800d03c:	250a      	movs	r5, #10
 800d03e:	4638      	mov	r0, r7
 800d040:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d044:	3a30      	subs	r2, #48	; 0x30
 800d046:	2a09      	cmp	r2, #9
 800d048:	d903      	bls.n	800d052 <_svfiprintf_r+0x196>
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d0c8      	beq.n	800cfe0 <_svfiprintf_r+0x124>
 800d04e:	9105      	str	r1, [sp, #20]
 800d050:	e7c6      	b.n	800cfe0 <_svfiprintf_r+0x124>
 800d052:	fb05 2101 	mla	r1, r5, r1, r2
 800d056:	2301      	movs	r3, #1
 800d058:	4607      	mov	r7, r0
 800d05a:	e7f0      	b.n	800d03e <_svfiprintf_r+0x182>
 800d05c:	ab03      	add	r3, sp, #12
 800d05e:	9300      	str	r3, [sp, #0]
 800d060:	4622      	mov	r2, r4
 800d062:	4b11      	ldr	r3, [pc, #68]	; (800d0a8 <_svfiprintf_r+0x1ec>)
 800d064:	a904      	add	r1, sp, #16
 800d066:	4640      	mov	r0, r8
 800d068:	f7fe f98e 	bl	800b388 <_printf_float>
 800d06c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800d070:	4681      	mov	r9, r0
 800d072:	d1d6      	bne.n	800d022 <_svfiprintf_r+0x166>
 800d074:	89a3      	ldrh	r3, [r4, #12]
 800d076:	065b      	lsls	r3, r3, #25
 800d078:	f53f af35 	bmi.w	800cee6 <_svfiprintf_r+0x2a>
 800d07c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d07e:	b01d      	add	sp, #116	; 0x74
 800d080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d084:	ab03      	add	r3, sp, #12
 800d086:	9300      	str	r3, [sp, #0]
 800d088:	4622      	mov	r2, r4
 800d08a:	4b07      	ldr	r3, [pc, #28]	; (800d0a8 <_svfiprintf_r+0x1ec>)
 800d08c:	a904      	add	r1, sp, #16
 800d08e:	4640      	mov	r0, r8
 800d090:	f7fe fc30 	bl	800b8f4 <_printf_i>
 800d094:	e7ea      	b.n	800d06c <_svfiprintf_r+0x1b0>
 800d096:	bf00      	nop
 800d098:	0800d674 	.word	0x0800d674
 800d09c:	0800d67a 	.word	0x0800d67a
 800d0a0:	0800d67e 	.word	0x0800d67e
 800d0a4:	0800b389 	.word	0x0800b389
 800d0a8:	0800ce09 	.word	0x0800ce09

0800d0ac <__ascii_mbtowc>:
 800d0ac:	b082      	sub	sp, #8
 800d0ae:	b901      	cbnz	r1, 800d0b2 <__ascii_mbtowc+0x6>
 800d0b0:	a901      	add	r1, sp, #4
 800d0b2:	b142      	cbz	r2, 800d0c6 <__ascii_mbtowc+0x1a>
 800d0b4:	b14b      	cbz	r3, 800d0ca <__ascii_mbtowc+0x1e>
 800d0b6:	7813      	ldrb	r3, [r2, #0]
 800d0b8:	600b      	str	r3, [r1, #0]
 800d0ba:	7812      	ldrb	r2, [r2, #0]
 800d0bc:	1c10      	adds	r0, r2, #0
 800d0be:	bf18      	it	ne
 800d0c0:	2001      	movne	r0, #1
 800d0c2:	b002      	add	sp, #8
 800d0c4:	4770      	bx	lr
 800d0c6:	4610      	mov	r0, r2
 800d0c8:	e7fb      	b.n	800d0c2 <__ascii_mbtowc+0x16>
 800d0ca:	f06f 0001 	mvn.w	r0, #1
 800d0ce:	e7f8      	b.n	800d0c2 <__ascii_mbtowc+0x16>

0800d0d0 <memmove>:
 800d0d0:	4288      	cmp	r0, r1
 800d0d2:	b510      	push	{r4, lr}
 800d0d4:	eb01 0302 	add.w	r3, r1, r2
 800d0d8:	d807      	bhi.n	800d0ea <memmove+0x1a>
 800d0da:	1e42      	subs	r2, r0, #1
 800d0dc:	4299      	cmp	r1, r3
 800d0de:	d00a      	beq.n	800d0f6 <memmove+0x26>
 800d0e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d0e4:	f802 4f01 	strb.w	r4, [r2, #1]!
 800d0e8:	e7f8      	b.n	800d0dc <memmove+0xc>
 800d0ea:	4283      	cmp	r3, r0
 800d0ec:	d9f5      	bls.n	800d0da <memmove+0xa>
 800d0ee:	1881      	adds	r1, r0, r2
 800d0f0:	1ad2      	subs	r2, r2, r3
 800d0f2:	42d3      	cmn	r3, r2
 800d0f4:	d100      	bne.n	800d0f8 <memmove+0x28>
 800d0f6:	bd10      	pop	{r4, pc}
 800d0f8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d0fc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800d100:	e7f7      	b.n	800d0f2 <memmove+0x22>

0800d102 <_realloc_r>:
 800d102:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d104:	4607      	mov	r7, r0
 800d106:	4614      	mov	r4, r2
 800d108:	460e      	mov	r6, r1
 800d10a:	b921      	cbnz	r1, 800d116 <_realloc_r+0x14>
 800d10c:	4611      	mov	r1, r2
 800d10e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d112:	f7fe b84b 	b.w	800b1ac <_malloc_r>
 800d116:	b922      	cbnz	r2, 800d122 <_realloc_r+0x20>
 800d118:	f7fd fffa 	bl	800b110 <_free_r>
 800d11c:	4625      	mov	r5, r4
 800d11e:	4628      	mov	r0, r5
 800d120:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d122:	f000 f821 	bl	800d168 <_malloc_usable_size_r>
 800d126:	42a0      	cmp	r0, r4
 800d128:	d20f      	bcs.n	800d14a <_realloc_r+0x48>
 800d12a:	4621      	mov	r1, r4
 800d12c:	4638      	mov	r0, r7
 800d12e:	f7fe f83d 	bl	800b1ac <_malloc_r>
 800d132:	4605      	mov	r5, r0
 800d134:	2800      	cmp	r0, #0
 800d136:	d0f2      	beq.n	800d11e <_realloc_r+0x1c>
 800d138:	4631      	mov	r1, r6
 800d13a:	4622      	mov	r2, r4
 800d13c:	f7ff fb6e 	bl	800c81c <memcpy>
 800d140:	4631      	mov	r1, r6
 800d142:	4638      	mov	r0, r7
 800d144:	f7fd ffe4 	bl	800b110 <_free_r>
 800d148:	e7e9      	b.n	800d11e <_realloc_r+0x1c>
 800d14a:	4635      	mov	r5, r6
 800d14c:	e7e7      	b.n	800d11e <_realloc_r+0x1c>

0800d14e <__ascii_wctomb>:
 800d14e:	b149      	cbz	r1, 800d164 <__ascii_wctomb+0x16>
 800d150:	2aff      	cmp	r2, #255	; 0xff
 800d152:	bf85      	ittet	hi
 800d154:	238a      	movhi	r3, #138	; 0x8a
 800d156:	6003      	strhi	r3, [r0, #0]
 800d158:	700a      	strbls	r2, [r1, #0]
 800d15a:	f04f 30ff 	movhi.w	r0, #4294967295
 800d15e:	bf98      	it	ls
 800d160:	2001      	movls	r0, #1
 800d162:	4770      	bx	lr
 800d164:	4608      	mov	r0, r1
 800d166:	4770      	bx	lr

0800d168 <_malloc_usable_size_r>:
 800d168:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d16c:	1f18      	subs	r0, r3, #4
 800d16e:	2b00      	cmp	r3, #0
 800d170:	bfbc      	itt	lt
 800d172:	580b      	ldrlt	r3, [r1, r0]
 800d174:	18c0      	addlt	r0, r0, r3
 800d176:	4770      	bx	lr

0800d178 <ceil>:
 800d178:	ec51 0b10 	vmov	r0, r1, d0
 800d17c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d180:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800d184:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800d188:	2e13      	cmp	r6, #19
 800d18a:	460c      	mov	r4, r1
 800d18c:	ee10 5a10 	vmov	r5, s0
 800d190:	4680      	mov	r8, r0
 800d192:	dc30      	bgt.n	800d1f6 <ceil+0x7e>
 800d194:	2e00      	cmp	r6, #0
 800d196:	da12      	bge.n	800d1be <ceil+0x46>
 800d198:	a333      	add	r3, pc, #204	; (adr r3, 800d268 <ceil+0xf0>)
 800d19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d19e:	f7f3 f875 	bl	800028c <__adddf3>
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	f7f3 fcb7 	bl	8000b18 <__aeabi_dcmpgt>
 800d1aa:	b128      	cbz	r0, 800d1b8 <ceil+0x40>
 800d1ac:	2c00      	cmp	r4, #0
 800d1ae:	db55      	blt.n	800d25c <ceil+0xe4>
 800d1b0:	432c      	orrs	r4, r5
 800d1b2:	d057      	beq.n	800d264 <ceil+0xec>
 800d1b4:	4c2e      	ldr	r4, [pc, #184]	; (800d270 <ceil+0xf8>)
 800d1b6:	2500      	movs	r5, #0
 800d1b8:	4621      	mov	r1, r4
 800d1ba:	4628      	mov	r0, r5
 800d1bc:	e025      	b.n	800d20a <ceil+0x92>
 800d1be:	4f2d      	ldr	r7, [pc, #180]	; (800d274 <ceil+0xfc>)
 800d1c0:	4137      	asrs	r7, r6
 800d1c2:	ea01 0307 	and.w	r3, r1, r7
 800d1c6:	4303      	orrs	r3, r0
 800d1c8:	d01f      	beq.n	800d20a <ceil+0x92>
 800d1ca:	a327      	add	r3, pc, #156	; (adr r3, 800d268 <ceil+0xf0>)
 800d1cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1d0:	f7f3 f85c 	bl	800028c <__adddf3>
 800d1d4:	2200      	movs	r2, #0
 800d1d6:	2300      	movs	r3, #0
 800d1d8:	f7f3 fc9e 	bl	8000b18 <__aeabi_dcmpgt>
 800d1dc:	2800      	cmp	r0, #0
 800d1de:	d0eb      	beq.n	800d1b8 <ceil+0x40>
 800d1e0:	2c00      	cmp	r4, #0
 800d1e2:	bfc2      	ittt	gt
 800d1e4:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 800d1e8:	fa43 f606 	asrgt.w	r6, r3, r6
 800d1ec:	19a4      	addgt	r4, r4, r6
 800d1ee:	ea24 0407 	bic.w	r4, r4, r7
 800d1f2:	2500      	movs	r5, #0
 800d1f4:	e7e0      	b.n	800d1b8 <ceil+0x40>
 800d1f6:	2e33      	cmp	r6, #51	; 0x33
 800d1f8:	dd0b      	ble.n	800d212 <ceil+0x9a>
 800d1fa:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800d1fe:	d104      	bne.n	800d20a <ceil+0x92>
 800d200:	ee10 2a10 	vmov	r2, s0
 800d204:	460b      	mov	r3, r1
 800d206:	f7f3 f841 	bl	800028c <__adddf3>
 800d20a:	ec41 0b10 	vmov	d0, r0, r1
 800d20e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d212:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800d216:	f04f 33ff 	mov.w	r3, #4294967295
 800d21a:	fa23 f707 	lsr.w	r7, r3, r7
 800d21e:	4207      	tst	r7, r0
 800d220:	d0f3      	beq.n	800d20a <ceil+0x92>
 800d222:	a311      	add	r3, pc, #68	; (adr r3, 800d268 <ceil+0xf0>)
 800d224:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d228:	f7f3 f830 	bl	800028c <__adddf3>
 800d22c:	2200      	movs	r2, #0
 800d22e:	2300      	movs	r3, #0
 800d230:	f7f3 fc72 	bl	8000b18 <__aeabi_dcmpgt>
 800d234:	2800      	cmp	r0, #0
 800d236:	d0bf      	beq.n	800d1b8 <ceil+0x40>
 800d238:	2c00      	cmp	r4, #0
 800d23a:	dd02      	ble.n	800d242 <ceil+0xca>
 800d23c:	2e14      	cmp	r6, #20
 800d23e:	d103      	bne.n	800d248 <ceil+0xd0>
 800d240:	3401      	adds	r4, #1
 800d242:	ea25 0507 	bic.w	r5, r5, r7
 800d246:	e7b7      	b.n	800d1b8 <ceil+0x40>
 800d248:	2301      	movs	r3, #1
 800d24a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800d24e:	fa03 f606 	lsl.w	r6, r3, r6
 800d252:	4435      	add	r5, r6
 800d254:	4545      	cmp	r5, r8
 800d256:	bf38      	it	cc
 800d258:	18e4      	addcc	r4, r4, r3
 800d25a:	e7f2      	b.n	800d242 <ceil+0xca>
 800d25c:	2500      	movs	r5, #0
 800d25e:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800d262:	e7a9      	b.n	800d1b8 <ceil+0x40>
 800d264:	4625      	mov	r5, r4
 800d266:	e7a7      	b.n	800d1b8 <ceil+0x40>
 800d268:	8800759c 	.word	0x8800759c
 800d26c:	7e37e43c 	.word	0x7e37e43c
 800d270:	3ff00000 	.word	0x3ff00000
 800d274:	000fffff 	.word	0x000fffff

0800d278 <floor>:
 800d278:	ec51 0b10 	vmov	r0, r1, d0
 800d27c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d280:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800d284:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800d288:	2e13      	cmp	r6, #19
 800d28a:	460c      	mov	r4, r1
 800d28c:	ee10 5a10 	vmov	r5, s0
 800d290:	4680      	mov	r8, r0
 800d292:	dc34      	bgt.n	800d2fe <floor+0x86>
 800d294:	2e00      	cmp	r6, #0
 800d296:	da16      	bge.n	800d2c6 <floor+0x4e>
 800d298:	a335      	add	r3, pc, #212	; (adr r3, 800d370 <floor+0xf8>)
 800d29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d29e:	f7f2 fff5 	bl	800028c <__adddf3>
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	f7f3 fc37 	bl	8000b18 <__aeabi_dcmpgt>
 800d2aa:	b148      	cbz	r0, 800d2c0 <floor+0x48>
 800d2ac:	2c00      	cmp	r4, #0
 800d2ae:	da59      	bge.n	800d364 <floor+0xec>
 800d2b0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800d2b4:	4a30      	ldr	r2, [pc, #192]	; (800d378 <floor+0x100>)
 800d2b6:	432b      	orrs	r3, r5
 800d2b8:	2500      	movs	r5, #0
 800d2ba:	42ab      	cmp	r3, r5
 800d2bc:	bf18      	it	ne
 800d2be:	4614      	movne	r4, r2
 800d2c0:	4621      	mov	r1, r4
 800d2c2:	4628      	mov	r0, r5
 800d2c4:	e025      	b.n	800d312 <floor+0x9a>
 800d2c6:	4f2d      	ldr	r7, [pc, #180]	; (800d37c <floor+0x104>)
 800d2c8:	4137      	asrs	r7, r6
 800d2ca:	ea01 0307 	and.w	r3, r1, r7
 800d2ce:	4303      	orrs	r3, r0
 800d2d0:	d01f      	beq.n	800d312 <floor+0x9a>
 800d2d2:	a327      	add	r3, pc, #156	; (adr r3, 800d370 <floor+0xf8>)
 800d2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2d8:	f7f2 ffd8 	bl	800028c <__adddf3>
 800d2dc:	2200      	movs	r2, #0
 800d2de:	2300      	movs	r3, #0
 800d2e0:	f7f3 fc1a 	bl	8000b18 <__aeabi_dcmpgt>
 800d2e4:	2800      	cmp	r0, #0
 800d2e6:	d0eb      	beq.n	800d2c0 <floor+0x48>
 800d2e8:	2c00      	cmp	r4, #0
 800d2ea:	bfbe      	ittt	lt
 800d2ec:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800d2f0:	fa43 f606 	asrlt.w	r6, r3, r6
 800d2f4:	19a4      	addlt	r4, r4, r6
 800d2f6:	ea24 0407 	bic.w	r4, r4, r7
 800d2fa:	2500      	movs	r5, #0
 800d2fc:	e7e0      	b.n	800d2c0 <floor+0x48>
 800d2fe:	2e33      	cmp	r6, #51	; 0x33
 800d300:	dd0b      	ble.n	800d31a <floor+0xa2>
 800d302:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800d306:	d104      	bne.n	800d312 <floor+0x9a>
 800d308:	ee10 2a10 	vmov	r2, s0
 800d30c:	460b      	mov	r3, r1
 800d30e:	f7f2 ffbd 	bl	800028c <__adddf3>
 800d312:	ec41 0b10 	vmov	d0, r0, r1
 800d316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d31a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800d31e:	f04f 33ff 	mov.w	r3, #4294967295
 800d322:	fa23 f707 	lsr.w	r7, r3, r7
 800d326:	4207      	tst	r7, r0
 800d328:	d0f3      	beq.n	800d312 <floor+0x9a>
 800d32a:	a311      	add	r3, pc, #68	; (adr r3, 800d370 <floor+0xf8>)
 800d32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d330:	f7f2 ffac 	bl	800028c <__adddf3>
 800d334:	2200      	movs	r2, #0
 800d336:	2300      	movs	r3, #0
 800d338:	f7f3 fbee 	bl	8000b18 <__aeabi_dcmpgt>
 800d33c:	2800      	cmp	r0, #0
 800d33e:	d0bf      	beq.n	800d2c0 <floor+0x48>
 800d340:	2c00      	cmp	r4, #0
 800d342:	da02      	bge.n	800d34a <floor+0xd2>
 800d344:	2e14      	cmp	r6, #20
 800d346:	d103      	bne.n	800d350 <floor+0xd8>
 800d348:	3401      	adds	r4, #1
 800d34a:	ea25 0507 	bic.w	r5, r5, r7
 800d34e:	e7b7      	b.n	800d2c0 <floor+0x48>
 800d350:	2301      	movs	r3, #1
 800d352:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800d356:	fa03 f606 	lsl.w	r6, r3, r6
 800d35a:	4435      	add	r5, r6
 800d35c:	4545      	cmp	r5, r8
 800d35e:	bf38      	it	cc
 800d360:	18e4      	addcc	r4, r4, r3
 800d362:	e7f2      	b.n	800d34a <floor+0xd2>
 800d364:	2500      	movs	r5, #0
 800d366:	462c      	mov	r4, r5
 800d368:	e7aa      	b.n	800d2c0 <floor+0x48>
 800d36a:	bf00      	nop
 800d36c:	f3af 8000 	nop.w
 800d370:	8800759c 	.word	0x8800759c
 800d374:	7e37e43c 	.word	0x7e37e43c
 800d378:	bff00000 	.word	0xbff00000
 800d37c:	000fffff 	.word	0x000fffff

0800d380 <fmax>:
 800d380:	b508      	push	{r3, lr}
 800d382:	ed2d 8b04 	vpush	{d8-d9}
 800d386:	eeb0 8a40 	vmov.f32	s16, s0
 800d38a:	eef0 8a60 	vmov.f32	s17, s1
 800d38e:	eeb0 9a41 	vmov.f32	s18, s2
 800d392:	eef0 9a61 	vmov.f32	s19, s3
 800d396:	f000 f841 	bl	800d41c <__fpclassifyd>
 800d39a:	b168      	cbz	r0, 800d3b8 <fmax+0x38>
 800d39c:	eeb0 0a49 	vmov.f32	s0, s18
 800d3a0:	eef0 0a69 	vmov.f32	s1, s19
 800d3a4:	f000 f83a 	bl	800d41c <__fpclassifyd>
 800d3a8:	b150      	cbz	r0, 800d3c0 <fmax+0x40>
 800d3aa:	ec53 2b19 	vmov	r2, r3, d9
 800d3ae:	ec51 0b18 	vmov	r0, r1, d8
 800d3b2:	f7f3 fbb1 	bl	8000b18 <__aeabi_dcmpgt>
 800d3b6:	b918      	cbnz	r0, 800d3c0 <fmax+0x40>
 800d3b8:	eeb0 8a49 	vmov.f32	s16, s18
 800d3bc:	eef0 8a69 	vmov.f32	s17, s19
 800d3c0:	eeb0 0a48 	vmov.f32	s0, s16
 800d3c4:	eef0 0a68 	vmov.f32	s1, s17
 800d3c8:	ecbd 8b04 	vpop	{d8-d9}
 800d3cc:	bd08      	pop	{r3, pc}

0800d3ce <fmin>:
 800d3ce:	b508      	push	{r3, lr}
 800d3d0:	ed2d 8b04 	vpush	{d8-d9}
 800d3d4:	eeb0 8a40 	vmov.f32	s16, s0
 800d3d8:	eef0 8a60 	vmov.f32	s17, s1
 800d3dc:	eeb0 9a41 	vmov.f32	s18, s2
 800d3e0:	eef0 9a61 	vmov.f32	s19, s3
 800d3e4:	f000 f81a 	bl	800d41c <__fpclassifyd>
 800d3e8:	b168      	cbz	r0, 800d406 <fmin+0x38>
 800d3ea:	eeb0 0a49 	vmov.f32	s0, s18
 800d3ee:	eef0 0a69 	vmov.f32	s1, s19
 800d3f2:	f000 f813 	bl	800d41c <__fpclassifyd>
 800d3f6:	b150      	cbz	r0, 800d40e <fmin+0x40>
 800d3f8:	ec53 2b19 	vmov	r2, r3, d9
 800d3fc:	ec51 0b18 	vmov	r0, r1, d8
 800d400:	f7f3 fb6c 	bl	8000adc <__aeabi_dcmplt>
 800d404:	b918      	cbnz	r0, 800d40e <fmin+0x40>
 800d406:	eeb0 8a49 	vmov.f32	s16, s18
 800d40a:	eef0 8a69 	vmov.f32	s17, s19
 800d40e:	eeb0 0a48 	vmov.f32	s0, s16
 800d412:	eef0 0a68 	vmov.f32	s1, s17
 800d416:	ecbd 8b04 	vpop	{d8-d9}
 800d41a:	bd08      	pop	{r3, pc}

0800d41c <__fpclassifyd>:
 800d41c:	ec51 0b10 	vmov	r0, r1, d0
 800d420:	f031 4200 	bics.w	r2, r1, #2147483648	; 0x80000000
 800d424:	b510      	push	{r4, lr}
 800d426:	460b      	mov	r3, r1
 800d428:	d01b      	beq.n	800d462 <__fpclassifyd+0x46>
 800d42a:	f5a1 1480 	sub.w	r4, r1, #1048576	; 0x100000
 800d42e:	490f      	ldr	r1, [pc, #60]	; (800d46c <__fpclassifyd+0x50>)
 800d430:	428c      	cmp	r4, r1
 800d432:	d910      	bls.n	800d456 <__fpclassifyd+0x3a>
 800d434:	f103 43ff 	add.w	r3, r3, #2139095040	; 0x7f800000
 800d438:	490c      	ldr	r1, [pc, #48]	; (800d46c <__fpclassifyd+0x50>)
 800d43a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800d43e:	428b      	cmp	r3, r1
 800d440:	d909      	bls.n	800d456 <__fpclassifyd+0x3a>
 800d442:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800d446:	d308      	bcc.n	800d45a <__fpclassifyd+0x3e>
 800d448:	4b09      	ldr	r3, [pc, #36]	; (800d470 <__fpclassifyd+0x54>)
 800d44a:	429a      	cmp	r2, r3
 800d44c:	d107      	bne.n	800d45e <__fpclassifyd+0x42>
 800d44e:	fab0 f080 	clz	r0, r0
 800d452:	0940      	lsrs	r0, r0, #5
 800d454:	bd10      	pop	{r4, pc}
 800d456:	2004      	movs	r0, #4
 800d458:	e7fc      	b.n	800d454 <__fpclassifyd+0x38>
 800d45a:	2003      	movs	r0, #3
 800d45c:	e7fa      	b.n	800d454 <__fpclassifyd+0x38>
 800d45e:	2000      	movs	r0, #0
 800d460:	e7f8      	b.n	800d454 <__fpclassifyd+0x38>
 800d462:	2800      	cmp	r0, #0
 800d464:	d1e6      	bne.n	800d434 <__fpclassifyd+0x18>
 800d466:	2002      	movs	r0, #2
 800d468:	e7f4      	b.n	800d454 <__fpclassifyd+0x38>
 800d46a:	bf00      	nop
 800d46c:	7fdfffff 	.word	0x7fdfffff
 800d470:	7ff00000 	.word	0x7ff00000

0800d474 <_init>:
 800d474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d476:	bf00      	nop
 800d478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d47a:	bc08      	pop	{r3}
 800d47c:	469e      	mov	lr, r3
 800d47e:	4770      	bx	lr

0800d480 <_fini>:
 800d480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d482:	bf00      	nop
 800d484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d486:	bc08      	pop	{r3}
 800d488:	469e      	mov	lr, r3
 800d48a:	4770      	bx	lr
