// Seed: 3910305429
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri1 id_3
);
  tri id_5 = id_3;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1
);
  assign id_3 = id_0 - 1;
  module_0(
      id_0, id_1, id_1, id_0
  );
endmodule
module module_2 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    input wire id_6,
    input wire id_7,
    input supply1 id_8,
    input wor id_9,
    input wand id_10,
    input supply0 id_11,
    output tri1 id_12,
    input tri0 id_13,
    output tri id_14,
    input tri1 id_15,
    output wand id_16,
    input wand id_17,
    input uwire id_18,
    input tri id_19,
    output supply1 id_20,
    output supply0 id_21,
    input supply0 id_22,
    output supply0 id_23,
    input tri1 id_24,
    input supply1 id_25,
    input uwire id_26,
    output tri0 id_27,
    input tri0 id_28,
    output tri0 id_29,
    input supply1 id_30,
    output wor id_31,
    output wand id_32,
    input tri0 id_33,
    input uwire id_34
);
  wire id_36;
  module_0(
      id_8, id_17, id_0, id_25
  );
endmodule
