{"Source Block": ["hdl/library/axi_adc_decimate/cic_decim.v@56:66@HdlIdDef", "\n  reg [16:0] counter = 'h00;\n  reg ce_comb = 1'b0;\n\n  reg ce_out_reg = 1'b0;\n  reg [105:0] data_out = 'h00;\n\n  reg [15:0] rate;\n\n  always @(*) begin\n    case (rate_sel)\n"], "Clone Blocks": [["hdl/library/axi_adc_decimate/cic_decim.v@55:65", "  wire signed [DATA_WIDTH-1:0] data_final_stage;\n\n  reg [16:0] counter = 'h00;\n  reg ce_comb = 1'b0;\n\n  reg ce_out_reg = 1'b0;\n  reg [105:0] data_out = 'h00;\n\n  reg [15:0] rate;\n\n  always @(*) begin\n"]], "Diff Content": {"Delete": [[61, "  reg [105:0] data_out = 'h00;\n"]], "Add": [[61, "  reg [11:0] data_out = 'h00;\n"]]}}