#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sat Jan 17 21:51:12 2026
# Process ID         : 39508
# Current directory  : /home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/design_1_ImgSharpeningFilter_0_0_synth_1
# Command line       : vivado -log design_1_ImgSharpeningFilter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ImgSharpeningFilter_0_0.tcl
# Log file           : /home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/design_1_ImgSharpeningFilter_0_0_synth_1/design_1_ImgSharpeningFilter_0_0.vds
# Journal file       : /home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/design_1_ImgSharpeningFilter_0_0_synth_1/vivado.jou
# Running On         : szymon
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 4700U with Radeon Graphics
# CPU Frequency      : 3699.145 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 16157 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20452 MB
# Available Virtual  : 14461 MB
#-----------------------------------------------------------
source design_1_ImgSharpeningFilter_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1533.461 ; gain = 100.059 ; free physical = 4447 ; free virtual = 11844
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/ImgSharpeningFilter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/szymon/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_ImgSharpeningFilter_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39704
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2129.703 ; gain = 440.797 ; free physical = 522 ; free virtual = 7920
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ImgSharpeningFilter_0_0' [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_ImgSharpeningFilter_0_0/synth/design_1_ImgSharpeningFilter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ImgSharpeningFilter' [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ipshared/2a9c/hdl/verilog/ImgSharpeningFilter.v:9]
INFO: [Synth 8-6157] synthesizing module 'ImgSharpeningFilter_CTRL_s_axi' [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ipshared/2a9c/hdl/verilog/ImgSharpeningFilter_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ipshared/2a9c/hdl/verilog/ImgSharpeningFilter_CTRL_s_axi.v:230]
INFO: [Synth 8-6155] done synthesizing module 'ImgSharpeningFilter_CTRL_s_axi' (0#1) [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ipshared/2a9c/hdl/verilog/ImgSharpeningFilter_CTRL_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ImgSharpeningFilter' (0#1) [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ipshared/2a9c/hdl/verilog/ImgSharpeningFilter.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ImgSharpeningFilter_0_0' (0#1) [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_ImgSharpeningFilter_0_0/synth/design_1_ImgSharpeningFilter_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ipshared/2a9c/hdl/verilog/ImgSharpeningFilter_CTRL_s_axi.v:303]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port AWADDR[1] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2210.641 ; gain = 521.734 ; free physical = 234 ; free virtual = 7416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2228.453 ; gain = 539.547 ; free physical = 225 ; free virtual = 7407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2228.453 ; gain = 539.547 ; free physical = 225 ; free virtual = 7407
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2228.453 ; gain = 0.000 ; free physical = 225 ; free virtual = 7407
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_ImgSharpeningFilter_0_0/constraints/ImgSharpeningFilter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_ImgSharpeningFilter_0_0/constraints/ImgSharpeningFilter_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/design_1_ImgSharpeningFilter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/design_1_ImgSharpeningFilter_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2352.191 ; gain = 0.000 ; free physical = 235 ; free virtual = 7312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2352.227 ; gain = 0.000 ; free physical = 227 ; free virtual = 7304
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2352.227 ; gain = 663.320 ; free physical = 208 ; free virtual = 7185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.195 ; gain = 671.289 ; free physical = 208 ; free virtual = 7185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.195 ; gain = 671.289 ; free physical = 208 ; free virtual = 7185
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'ImgSharpeningFilter_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'ImgSharpeningFilter_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'ImgSharpeningFilter_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'ImgSharpeningFilter_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2360.195 ; gain = 671.289 ; free physical = 205 ; free virtual = 7189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_CTRL_AWADDR[1] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_AWADDR[0] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[31] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[30] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[29] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[28] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[27] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[26] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[25] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[24] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[23] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[22] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[21] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[20] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[19] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[18] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[17] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[16] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[15] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[14] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[13] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[12] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[11] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[10] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[9] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[8] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WSTRB[3] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WSTRB[2] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WSTRB[1] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module ImgSharpeningFilter.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module ImgSharpeningFilter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2360.195 ; gain = 671.289 ; free physical = 177 ; free virtual = 7148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2392.195 ; gain = 703.289 ; free physical = 165 ; free virtual = 6793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2422.242 ; gain = 733.336 ; free physical = 280 ; free virtual = 6721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2422.242 ; gain = 733.336 ; free physical = 252 ; free virtual = 6693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2579.055 ; gain = 890.148 ; free physical = 283 ; free virtual = 6061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2579.055 ; gain = 890.148 ; free physical = 283 ; free virtual = 6061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2579.055 ; gain = 890.148 ; free physical = 277 ; free virtual = 6054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2579.055 ; gain = 890.148 ; free physical = 277 ; free virtual = 6054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2579.055 ; gain = 890.148 ; free physical = 277 ; free virtual = 6054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2579.055 ; gain = 890.148 ; free physical = 277 ; free virtual = 6054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT1   |     1|
|3     |LUT2   |    24|
|4     |LUT3   |    37|
|5     |LUT4   |    19|
|6     |LUT5   |    26|
|7     |LUT6   |    30|
|8     |FDRE   |   130|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2579.055 ; gain = 890.148 ; free physical = 277 ; free virtual = 6054
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2579.055 ; gain = 766.375 ; free physical = 277 ; free virtual = 6054
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2579.062 ; gain = 890.148 ; free physical = 285 ; free virtual = 6062
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.062 ; gain = 0.000 ; free physical = 281 ; free virtual = 6058
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.082 ; gain = 0.000 ; free physical = 630 ; free virtual = 6408
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d28311bb
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 2635.117 ; gain = 1101.656 ; free physical = 632 ; free virtual = 6410
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1553.369; main = 1553.369; forked = 193.599
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3324.059; main = 2635.086; forked = 963.859
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.094 ; gain = 0.000 ; free physical = 639 ; free virtual = 6418
INFO: [Common 17-1381] The checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/design_1_ImgSharpeningFilter_0_0_synth_1/design_1_ImgSharpeningFilter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_ImgSharpeningFilter_0_0, cache-ID = 514c869da59e6f4e
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.094 ; gain = 0.000 ; free physical = 617 ; free virtual = 6396
INFO: [Common 17-1381] The checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/design_1_ImgSharpeningFilter_0_0_synth_1/design_1_ImgSharpeningFilter_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_ImgSharpeningFilter_0_0_utilization_synth.rpt -pb design_1_ImgSharpeningFilter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 17 21:51:56 2026...
