Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Mon Sep  8 18:34:00 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt e155_lab2_impl_1.twr e155_lab2_impl_1.udb -gui -msgset C:/Users/kanparker/Downloads/e155-lab2/src/e155_lab2/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {slow_clock/int_osc} -period 20.8333 [get_pins {slow_clock/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 53.9604%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s2[0]                                   |                     input
s2[1]                                   |                     input
s2[2]                                   |                     input
s2[3]                                   |                     input
s1[0]                                   |                     input
s1[1]                                   |                     input
s1[2]                                   |                     input
s1[3]                                   |                     input
clk                                     |                    output
gate2                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        23
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "slow_clock/int_osc"
=======================
create_clock -name {slow_clock/int_osc} -period 20.8333 [get_pins {slow_clock/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
        Clock slow_clock/int_osc        |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From slow_clock/int_osc                |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
slow_clock/hf_osc.osc_inst/CLKHF (MPW)  |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
slow_clock/counter_i32/D                 |    6.811 ns 
slow_clock/counter_i31/D                 |    7.088 ns 
slow_clock/counter_i30/D                 |    7.365 ns 
slow_clock/counter_i29/D                 |    7.642 ns 
slow_clock/counter_i28/D                 |    7.919 ns 
slow_clock/counter_i27/D                 |    8.751 ns 
slow_clock/counter_i26/D                 |    9.028 ns 
slow_clock/counter_i25/D                 |    9.305 ns 
slow_clock/counter_i24/D                 |    9.582 ns 
slow_clock/counter_i23/D                 |    9.859 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : slow_clock/counter_i5/Q  (SLICE_R3C28A)
Path End         : slow_clock/counter_i32/D  (SLICE_R3C31C)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 29
Delay Ratio      : 31.8% (route), 68.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.811 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
slow_clock/int_osc                                           NET DELAY               5.499                  5.499  16      
slow_clock/counter_i5/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock/counter_i5/CK->slow_clock/counter_i5/Q
                                          SLICE_R3C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
slow_clock/counter[4]                                        NET DELAY               2.075                  8.962  1       
slow_clock/add_4_add_5_1/B1->slow_clock/add_4_add_5_1/CO1
                                          SLICE_R3C28A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
slow_clock/n222                                              NET DELAY               0.000                  9.319  2       
slow_clock/add_4_add_5_3/CI0->slow_clock/add_4_add_5_3/CO0
                                          SLICE_R3C28B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
slow_clock/n704                                              NET DELAY               0.000                  9.596  2       
slow_clock/add_4_add_5_3/CI1->slow_clock/add_4_add_5_3/CO1
                                          SLICE_R3C28B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
slow_clock/n224                                              NET DELAY               0.000                  9.873  2       
slow_clock/add_4_add_5_5/CI0->slow_clock/add_4_add_5_5/CO0
                                          SLICE_R3C28C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
slow_clock/n707                                              NET DELAY               0.000                 10.150  2       
slow_clock/add_4_add_5_5/CI1->slow_clock/add_4_add_5_5/CO1
                                          SLICE_R3C28C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
slow_clock/n226                                              NET DELAY               0.000                 10.427  2       
slow_clock/add_4_add_5_7/CI0->slow_clock/add_4_add_5_7/CO0
                                          SLICE_R3C28D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
slow_clock/n710                                              NET DELAY               0.000                 10.704  2       
slow_clock/add_4_add_5_7/CI1->slow_clock/add_4_add_5_7/CO1
                                          SLICE_R3C28D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
slow_clock/n228                                              NET DELAY               0.555                 11.536  2       
slow_clock/add_4_add_5_9/CI0->slow_clock/add_4_add_5_9/CO0
                                          SLICE_R3C29A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
slow_clock/n713                                              NET DELAY               0.000                 11.813  2       
slow_clock/add_4_add_5_9/CI1->slow_clock/add_4_add_5_9/CO1
                                          SLICE_R3C29A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
slow_clock/n230                                              NET DELAY               0.000                 12.090  2       
slow_clock/add_4_add_5_11/CI0->slow_clock/add_4_add_5_11/CO0
                                          SLICE_R3C29B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
slow_clock/n716                                              NET DELAY               0.000                 12.367  2       
slow_clock/add_4_add_5_11/CI1->slow_clock/add_4_add_5_11/CO1
                                          SLICE_R3C29B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
slow_clock/n232                                              NET DELAY               0.000                 12.644  2       
slow_clock/add_4_add_5_13/CI0->slow_clock/add_4_add_5_13/CO0
                                          SLICE_R3C29C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
slow_clock/n719                                              NET DELAY               0.000                 12.921  2       
slow_clock/add_4_add_5_13/CI1->slow_clock/add_4_add_5_13/CO1
                                          SLICE_R3C29C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
slow_clock/n234                                              NET DELAY               0.000                 13.198  2       
slow_clock/add_4_add_5_15/CI0->slow_clock/add_4_add_5_15/CO0
                                          SLICE_R3C29D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
slow_clock/n722                                              NET DELAY               0.000                 13.475  2       
slow_clock/add_4_add_5_15/CI1->slow_clock/add_4_add_5_15/CO1
                                          SLICE_R3C29D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
slow_clock/n236                                              NET DELAY               0.555                 14.307  2       
slow_clock/add_4_add_5_17/CI0->slow_clock/add_4_add_5_17/CO0
                                          SLICE_R3C30A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
slow_clock/n725                                              NET DELAY               0.000                 14.584  2       
slow_clock/add_4_add_5_17/CI1->slow_clock/add_4_add_5_17/CO1
                                          SLICE_R3C30A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
slow_clock/n238                                              NET DELAY               0.000                 14.861  2       
slow_clock/add_4_add_5_19/CI0->slow_clock/add_4_add_5_19/CO0
                                          SLICE_R3C30B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
slow_clock/n728                                              NET DELAY               0.000                 15.138  2       
slow_clock/add_4_add_5_19/CI1->slow_clock/add_4_add_5_19/CO1
                                          SLICE_R3C30B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
slow_clock/n240                                              NET DELAY               0.000                 15.415  2       
slow_clock/add_4_add_5_21/CI0->slow_clock/add_4_add_5_21/CO0
                                          SLICE_R3C30C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
slow_clock/n731                                              NET DELAY               0.000                 15.692  2       
slow_clock/add_4_add_5_21/CI1->slow_clock/add_4_add_5_21/CO1
                                          SLICE_R3C30C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
slow_clock/n242                                              NET DELAY               0.000                 15.969  2       
slow_clock/add_4_add_5_23/CI0->slow_clock/add_4_add_5_23/CO0
                                          SLICE_R3C30D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
slow_clock/n734                                              NET DELAY               0.000                 16.246  2       
slow_clock/add_4_add_5_23/CI1->slow_clock/add_4_add_5_23/CO1
                                          SLICE_R3C30D       CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
slow_clock/n244                                              NET DELAY               0.555                 17.078  2       
slow_clock/add_4_add_5_25/CI0->slow_clock/add_4_add_5_25/CO0
                                          SLICE_R3C31A       CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
slow_clock/n737                                              NET DELAY               0.000                 17.355  2       
slow_clock/add_4_add_5_25/CI1->slow_clock/add_4_add_5_25/CO1
                                          SLICE_R3C31A       CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
slow_clock/n246                                              NET DELAY               0.000                 17.632  2       
slow_clock/add_4_add_5_27/CI0->slow_clock/add_4_add_5_27/CO0
                                          SLICE_R3C31B       CIN0_TO_COUT0_DELAY     0.277                 17.909  2       
slow_clock/n740                                              NET DELAY               0.000                 17.909  2       
slow_clock/add_4_add_5_27/CI1->slow_clock/add_4_add_5_27/CO1
                                          SLICE_R3C31B       CIN1_TO_COUT1_DELAY     0.277                 18.186  2       
slow_clock/n248                                              NET DELAY               0.661                 18.847  2       
slow_clock/add_4_add_5_29/D0->slow_clock/add_4_add_5_29/S0
                                          SLICE_R3C31C       D0_TO_F0_DELAY          0.476                 19.323  1       
slow_clock/clk_c_N_24[27]                                    NET DELAY               0.000                 19.323  1       
slow_clock/counter_i32/D                                     ENDPOINT                0.000                 19.323  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  16      
slow_clock/int_osc                                           NET DELAY               5.499                 26.332  16      
slow_clock/counter_i32/CK                                    CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(19.322)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.811  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i5/Q  (SLICE_R3C28A)
Path End         : slow_clock/counter_i31/D  (SLICE_R3C31B)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 28
Delay Ratio      : 32.5% (route), 67.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.088 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
slow_clock/int_osc                                           NET DELAY               5.499                  5.499  16      
slow_clock/counter_i5/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock/counter_i5/CK->slow_clock/counter_i5/Q
                                          SLICE_R3C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
slow_clock/counter[4]                                        NET DELAY               2.075                  8.962  1       
slow_clock/add_4_add_5_1/B1->slow_clock/add_4_add_5_1/CO1
                                          SLICE_R3C28A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
slow_clock/n222                                              NET DELAY               0.000                  9.319  2       
slow_clock/add_4_add_5_3/CI0->slow_clock/add_4_add_5_3/CO0
                                          SLICE_R3C28B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
slow_clock/n704                                              NET DELAY               0.000                  9.596  2       
slow_clock/add_4_add_5_3/CI1->slow_clock/add_4_add_5_3/CO1
                                          SLICE_R3C28B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
slow_clock/n224                                              NET DELAY               0.000                  9.873  2       
slow_clock/add_4_add_5_5/CI0->slow_clock/add_4_add_5_5/CO0
                                          SLICE_R3C28C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
slow_clock/n707                                              NET DELAY               0.000                 10.150  2       
slow_clock/add_4_add_5_5/CI1->slow_clock/add_4_add_5_5/CO1
                                          SLICE_R3C28C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
slow_clock/n226                                              NET DELAY               0.000                 10.427  2       
slow_clock/add_4_add_5_7/CI0->slow_clock/add_4_add_5_7/CO0
                                          SLICE_R3C28D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
slow_clock/n710                                              NET DELAY               0.000                 10.704  2       
slow_clock/add_4_add_5_7/CI1->slow_clock/add_4_add_5_7/CO1
                                          SLICE_R3C28D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
slow_clock/n228                                              NET DELAY               0.555                 11.536  2       
slow_clock/add_4_add_5_9/CI0->slow_clock/add_4_add_5_9/CO0
                                          SLICE_R3C29A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
slow_clock/n713                                              NET DELAY               0.000                 11.813  2       
slow_clock/add_4_add_5_9/CI1->slow_clock/add_4_add_5_9/CO1
                                          SLICE_R3C29A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
slow_clock/n230                                              NET DELAY               0.000                 12.090  2       
slow_clock/add_4_add_5_11/CI0->slow_clock/add_4_add_5_11/CO0
                                          SLICE_R3C29B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
slow_clock/n716                                              NET DELAY               0.000                 12.367  2       
slow_clock/add_4_add_5_11/CI1->slow_clock/add_4_add_5_11/CO1
                                          SLICE_R3C29B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
slow_clock/n232                                              NET DELAY               0.000                 12.644  2       
slow_clock/add_4_add_5_13/CI0->slow_clock/add_4_add_5_13/CO0
                                          SLICE_R3C29C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
slow_clock/n719                                              NET DELAY               0.000                 12.921  2       
slow_clock/add_4_add_5_13/CI1->slow_clock/add_4_add_5_13/CO1
                                          SLICE_R3C29C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
slow_clock/n234                                              NET DELAY               0.000                 13.198  2       
slow_clock/add_4_add_5_15/CI0->slow_clock/add_4_add_5_15/CO0
                                          SLICE_R3C29D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
slow_clock/n722                                              NET DELAY               0.000                 13.475  2       
slow_clock/add_4_add_5_15/CI1->slow_clock/add_4_add_5_15/CO1
                                          SLICE_R3C29D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
slow_clock/n236                                              NET DELAY               0.555                 14.307  2       
slow_clock/add_4_add_5_17/CI0->slow_clock/add_4_add_5_17/CO0
                                          SLICE_R3C30A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
slow_clock/n725                                              NET DELAY               0.000                 14.584  2       
slow_clock/add_4_add_5_17/CI1->slow_clock/add_4_add_5_17/CO1
                                          SLICE_R3C30A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
slow_clock/n238                                              NET DELAY               0.000                 14.861  2       
slow_clock/add_4_add_5_19/CI0->slow_clock/add_4_add_5_19/CO0
                                          SLICE_R3C30B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
slow_clock/n728                                              NET DELAY               0.000                 15.138  2       
slow_clock/add_4_add_5_19/CI1->slow_clock/add_4_add_5_19/CO1
                                          SLICE_R3C30B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
slow_clock/n240                                              NET DELAY               0.000                 15.415  2       
slow_clock/add_4_add_5_21/CI0->slow_clock/add_4_add_5_21/CO0
                                          SLICE_R3C30C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
slow_clock/n731                                              NET DELAY               0.000                 15.692  2       
slow_clock/add_4_add_5_21/CI1->slow_clock/add_4_add_5_21/CO1
                                          SLICE_R3C30C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
slow_clock/n242                                              NET DELAY               0.000                 15.969  2       
slow_clock/add_4_add_5_23/CI0->slow_clock/add_4_add_5_23/CO0
                                          SLICE_R3C30D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
slow_clock/n734                                              NET DELAY               0.000                 16.246  2       
slow_clock/add_4_add_5_23/CI1->slow_clock/add_4_add_5_23/CO1
                                          SLICE_R3C30D       CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
slow_clock/n244                                              NET DELAY               0.555                 17.078  2       
slow_clock/add_4_add_5_25/CI0->slow_clock/add_4_add_5_25/CO0
                                          SLICE_R3C31A       CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
slow_clock/n737                                              NET DELAY               0.000                 17.355  2       
slow_clock/add_4_add_5_25/CI1->slow_clock/add_4_add_5_25/CO1
                                          SLICE_R3C31A       CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
slow_clock/n246                                              NET DELAY               0.000                 17.632  2       
slow_clock/add_4_add_5_27/CI0->slow_clock/add_4_add_5_27/CO0
                                          SLICE_R3C31B       CIN0_TO_COUT0_DELAY     0.277                 17.909  2       
slow_clock/n740                                              NET DELAY               0.661                 18.570  2       
slow_clock/add_4_add_5_27/D1->slow_clock/add_4_add_5_27/S1
                                          SLICE_R3C31B       D1_TO_F1_DELAY          0.476                 19.046  1       
slow_clock/clk_c_N_24[26]                                    NET DELAY               0.000                 19.046  1       
slow_clock/counter_i31/D                                     ENDPOINT                0.000                 19.046  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  16      
slow_clock/int_osc                                           NET DELAY               5.499                 26.332  16      
{slow_clock/counter_i30/CK   slow_clock/counter_i31/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(19.045)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.088  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i5/Q  (SLICE_R3C28A)
Path End         : slow_clock/counter_i30/D  (SLICE_R3C31B)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 27
Delay Ratio      : 33.2% (route), 66.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.365 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
slow_clock/int_osc                                           NET DELAY               5.499                  5.499  16      
slow_clock/counter_i5/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock/counter_i5/CK->slow_clock/counter_i5/Q
                                          SLICE_R3C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
slow_clock/counter[4]                                        NET DELAY               2.075                  8.962  1       
slow_clock/add_4_add_5_1/B1->slow_clock/add_4_add_5_1/CO1
                                          SLICE_R3C28A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
slow_clock/n222                                              NET DELAY               0.000                  9.319  2       
slow_clock/add_4_add_5_3/CI0->slow_clock/add_4_add_5_3/CO0
                                          SLICE_R3C28B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
slow_clock/n704                                              NET DELAY               0.000                  9.596  2       
slow_clock/add_4_add_5_3/CI1->slow_clock/add_4_add_5_3/CO1
                                          SLICE_R3C28B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
slow_clock/n224                                              NET DELAY               0.000                  9.873  2       
slow_clock/add_4_add_5_5/CI0->slow_clock/add_4_add_5_5/CO0
                                          SLICE_R3C28C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
slow_clock/n707                                              NET DELAY               0.000                 10.150  2       
slow_clock/add_4_add_5_5/CI1->slow_clock/add_4_add_5_5/CO1
                                          SLICE_R3C28C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
slow_clock/n226                                              NET DELAY               0.000                 10.427  2       
slow_clock/add_4_add_5_7/CI0->slow_clock/add_4_add_5_7/CO0
                                          SLICE_R3C28D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
slow_clock/n710                                              NET DELAY               0.000                 10.704  2       
slow_clock/add_4_add_5_7/CI1->slow_clock/add_4_add_5_7/CO1
                                          SLICE_R3C28D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
slow_clock/n228                                              NET DELAY               0.555                 11.536  2       
slow_clock/add_4_add_5_9/CI0->slow_clock/add_4_add_5_9/CO0
                                          SLICE_R3C29A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
slow_clock/n713                                              NET DELAY               0.000                 11.813  2       
slow_clock/add_4_add_5_9/CI1->slow_clock/add_4_add_5_9/CO1
                                          SLICE_R3C29A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
slow_clock/n230                                              NET DELAY               0.000                 12.090  2       
slow_clock/add_4_add_5_11/CI0->slow_clock/add_4_add_5_11/CO0
                                          SLICE_R3C29B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
slow_clock/n716                                              NET DELAY               0.000                 12.367  2       
slow_clock/add_4_add_5_11/CI1->slow_clock/add_4_add_5_11/CO1
                                          SLICE_R3C29B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
slow_clock/n232                                              NET DELAY               0.000                 12.644  2       
slow_clock/add_4_add_5_13/CI0->slow_clock/add_4_add_5_13/CO0
                                          SLICE_R3C29C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
slow_clock/n719                                              NET DELAY               0.000                 12.921  2       
slow_clock/add_4_add_5_13/CI1->slow_clock/add_4_add_5_13/CO1
                                          SLICE_R3C29C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
slow_clock/n234                                              NET DELAY               0.000                 13.198  2       
slow_clock/add_4_add_5_15/CI0->slow_clock/add_4_add_5_15/CO0
                                          SLICE_R3C29D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
slow_clock/n722                                              NET DELAY               0.000                 13.475  2       
slow_clock/add_4_add_5_15/CI1->slow_clock/add_4_add_5_15/CO1
                                          SLICE_R3C29D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
slow_clock/n236                                              NET DELAY               0.555                 14.307  2       
slow_clock/add_4_add_5_17/CI0->slow_clock/add_4_add_5_17/CO0
                                          SLICE_R3C30A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
slow_clock/n725                                              NET DELAY               0.000                 14.584  2       
slow_clock/add_4_add_5_17/CI1->slow_clock/add_4_add_5_17/CO1
                                          SLICE_R3C30A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
slow_clock/n238                                              NET DELAY               0.000                 14.861  2       
slow_clock/add_4_add_5_19/CI0->slow_clock/add_4_add_5_19/CO0
                                          SLICE_R3C30B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
slow_clock/n728                                              NET DELAY               0.000                 15.138  2       
slow_clock/add_4_add_5_19/CI1->slow_clock/add_4_add_5_19/CO1
                                          SLICE_R3C30B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
slow_clock/n240                                              NET DELAY               0.000                 15.415  2       
slow_clock/add_4_add_5_21/CI0->slow_clock/add_4_add_5_21/CO0
                                          SLICE_R3C30C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
slow_clock/n731                                              NET DELAY               0.000                 15.692  2       
slow_clock/add_4_add_5_21/CI1->slow_clock/add_4_add_5_21/CO1
                                          SLICE_R3C30C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
slow_clock/n242                                              NET DELAY               0.000                 15.969  2       
slow_clock/add_4_add_5_23/CI0->slow_clock/add_4_add_5_23/CO0
                                          SLICE_R3C30D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
slow_clock/n734                                              NET DELAY               0.000                 16.246  2       
slow_clock/add_4_add_5_23/CI1->slow_clock/add_4_add_5_23/CO1
                                          SLICE_R3C30D       CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
slow_clock/n244                                              NET DELAY               0.555                 17.078  2       
slow_clock/add_4_add_5_25/CI0->slow_clock/add_4_add_5_25/CO0
                                          SLICE_R3C31A       CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
slow_clock/n737                                              NET DELAY               0.000                 17.355  2       
slow_clock/add_4_add_5_25/CI1->slow_clock/add_4_add_5_25/CO1
                                          SLICE_R3C31A       CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
slow_clock/n246                                              NET DELAY               0.661                 18.293  2       
slow_clock/add_4_add_5_27/D0->slow_clock/add_4_add_5_27/S0
                                          SLICE_R3C31B       D0_TO_F0_DELAY          0.476                 18.769  1       
slow_clock/clk_c_N_24[25]                                    NET DELAY               0.000                 18.769  1       
slow_clock/counter_i30/D                                     ENDPOINT                0.000                 18.769  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  16      
slow_clock/int_osc                                           NET DELAY               5.499                 26.332  16      
{slow_clock/counter_i30/CK   slow_clock/counter_i31/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.768)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.365  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i5/Q  (SLICE_R3C28A)
Path End         : slow_clock/counter_i29/D  (SLICE_R3C31A)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 26
Delay Ratio      : 33.9% (route), 66.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.642 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
slow_clock/int_osc                                           NET DELAY               5.499                  5.499  16      
slow_clock/counter_i5/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock/counter_i5/CK->slow_clock/counter_i5/Q
                                          SLICE_R3C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
slow_clock/counter[4]                                        NET DELAY               2.075                  8.962  1       
slow_clock/add_4_add_5_1/B1->slow_clock/add_4_add_5_1/CO1
                                          SLICE_R3C28A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
slow_clock/n222                                              NET DELAY               0.000                  9.319  2       
slow_clock/add_4_add_5_3/CI0->slow_clock/add_4_add_5_3/CO0
                                          SLICE_R3C28B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
slow_clock/n704                                              NET DELAY               0.000                  9.596  2       
slow_clock/add_4_add_5_3/CI1->slow_clock/add_4_add_5_3/CO1
                                          SLICE_R3C28B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
slow_clock/n224                                              NET DELAY               0.000                  9.873  2       
slow_clock/add_4_add_5_5/CI0->slow_clock/add_4_add_5_5/CO0
                                          SLICE_R3C28C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
slow_clock/n707                                              NET DELAY               0.000                 10.150  2       
slow_clock/add_4_add_5_5/CI1->slow_clock/add_4_add_5_5/CO1
                                          SLICE_R3C28C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
slow_clock/n226                                              NET DELAY               0.000                 10.427  2       
slow_clock/add_4_add_5_7/CI0->slow_clock/add_4_add_5_7/CO0
                                          SLICE_R3C28D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
slow_clock/n710                                              NET DELAY               0.000                 10.704  2       
slow_clock/add_4_add_5_7/CI1->slow_clock/add_4_add_5_7/CO1
                                          SLICE_R3C28D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
slow_clock/n228                                              NET DELAY               0.555                 11.536  2       
slow_clock/add_4_add_5_9/CI0->slow_clock/add_4_add_5_9/CO0
                                          SLICE_R3C29A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
slow_clock/n713                                              NET DELAY               0.000                 11.813  2       
slow_clock/add_4_add_5_9/CI1->slow_clock/add_4_add_5_9/CO1
                                          SLICE_R3C29A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
slow_clock/n230                                              NET DELAY               0.000                 12.090  2       
slow_clock/add_4_add_5_11/CI0->slow_clock/add_4_add_5_11/CO0
                                          SLICE_R3C29B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
slow_clock/n716                                              NET DELAY               0.000                 12.367  2       
slow_clock/add_4_add_5_11/CI1->slow_clock/add_4_add_5_11/CO1
                                          SLICE_R3C29B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
slow_clock/n232                                              NET DELAY               0.000                 12.644  2       
slow_clock/add_4_add_5_13/CI0->slow_clock/add_4_add_5_13/CO0
                                          SLICE_R3C29C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
slow_clock/n719                                              NET DELAY               0.000                 12.921  2       
slow_clock/add_4_add_5_13/CI1->slow_clock/add_4_add_5_13/CO1
                                          SLICE_R3C29C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
slow_clock/n234                                              NET DELAY               0.000                 13.198  2       
slow_clock/add_4_add_5_15/CI0->slow_clock/add_4_add_5_15/CO0
                                          SLICE_R3C29D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
slow_clock/n722                                              NET DELAY               0.000                 13.475  2       
slow_clock/add_4_add_5_15/CI1->slow_clock/add_4_add_5_15/CO1
                                          SLICE_R3C29D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
slow_clock/n236                                              NET DELAY               0.555                 14.307  2       
slow_clock/add_4_add_5_17/CI0->slow_clock/add_4_add_5_17/CO0
                                          SLICE_R3C30A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
slow_clock/n725                                              NET DELAY               0.000                 14.584  2       
slow_clock/add_4_add_5_17/CI1->slow_clock/add_4_add_5_17/CO1
                                          SLICE_R3C30A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
slow_clock/n238                                              NET DELAY               0.000                 14.861  2       
slow_clock/add_4_add_5_19/CI0->slow_clock/add_4_add_5_19/CO0
                                          SLICE_R3C30B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
slow_clock/n728                                              NET DELAY               0.000                 15.138  2       
slow_clock/add_4_add_5_19/CI1->slow_clock/add_4_add_5_19/CO1
                                          SLICE_R3C30B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
slow_clock/n240                                              NET DELAY               0.000                 15.415  2       
slow_clock/add_4_add_5_21/CI0->slow_clock/add_4_add_5_21/CO0
                                          SLICE_R3C30C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
slow_clock/n731                                              NET DELAY               0.000                 15.692  2       
slow_clock/add_4_add_5_21/CI1->slow_clock/add_4_add_5_21/CO1
                                          SLICE_R3C30C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
slow_clock/n242                                              NET DELAY               0.000                 15.969  2       
slow_clock/add_4_add_5_23/CI0->slow_clock/add_4_add_5_23/CO0
                                          SLICE_R3C30D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
slow_clock/n734                                              NET DELAY               0.000                 16.246  2       
slow_clock/add_4_add_5_23/CI1->slow_clock/add_4_add_5_23/CO1
                                          SLICE_R3C30D       CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
slow_clock/n244                                              NET DELAY               0.555                 17.078  2       
slow_clock/add_4_add_5_25/CI0->slow_clock/add_4_add_5_25/CO0
                                          SLICE_R3C31A       CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
slow_clock/n737                                              NET DELAY               0.661                 18.016  2       
slow_clock/add_4_add_5_25/D1->slow_clock/add_4_add_5_25/S1
                                          SLICE_R3C31A       D1_TO_F1_DELAY          0.476                 18.492  1       
slow_clock/clk_c_N_24[24]                                    NET DELAY               0.000                 18.492  1       
slow_clock/counter_i29/D                                     ENDPOINT                0.000                 18.492  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  16      
slow_clock/int_osc                                           NET DELAY               5.499                 26.332  16      
{slow_clock/counter_i28/CK   slow_clock/counter_i29/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.491)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.642  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i5/Q  (SLICE_R3C28A)
Path End         : slow_clock/counter_i28/D  (SLICE_R3C31A)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 25
Delay Ratio      : 34.6% (route), 65.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.919 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
slow_clock/int_osc                                           NET DELAY               5.499                  5.499  16      
slow_clock/counter_i5/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock/counter_i5/CK->slow_clock/counter_i5/Q
                                          SLICE_R3C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
slow_clock/counter[4]                                        NET DELAY               2.075                  8.962  1       
slow_clock/add_4_add_5_1/B1->slow_clock/add_4_add_5_1/CO1
                                          SLICE_R3C28A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
slow_clock/n222                                              NET DELAY               0.000                  9.319  2       
slow_clock/add_4_add_5_3/CI0->slow_clock/add_4_add_5_3/CO0
                                          SLICE_R3C28B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
slow_clock/n704                                              NET DELAY               0.000                  9.596  2       
slow_clock/add_4_add_5_3/CI1->slow_clock/add_4_add_5_3/CO1
                                          SLICE_R3C28B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
slow_clock/n224                                              NET DELAY               0.000                  9.873  2       
slow_clock/add_4_add_5_5/CI0->slow_clock/add_4_add_5_5/CO0
                                          SLICE_R3C28C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
slow_clock/n707                                              NET DELAY               0.000                 10.150  2       
slow_clock/add_4_add_5_5/CI1->slow_clock/add_4_add_5_5/CO1
                                          SLICE_R3C28C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
slow_clock/n226                                              NET DELAY               0.000                 10.427  2       
slow_clock/add_4_add_5_7/CI0->slow_clock/add_4_add_5_7/CO0
                                          SLICE_R3C28D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
slow_clock/n710                                              NET DELAY               0.000                 10.704  2       
slow_clock/add_4_add_5_7/CI1->slow_clock/add_4_add_5_7/CO1
                                          SLICE_R3C28D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
slow_clock/n228                                              NET DELAY               0.555                 11.536  2       
slow_clock/add_4_add_5_9/CI0->slow_clock/add_4_add_5_9/CO0
                                          SLICE_R3C29A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
slow_clock/n713                                              NET DELAY               0.000                 11.813  2       
slow_clock/add_4_add_5_9/CI1->slow_clock/add_4_add_5_9/CO1
                                          SLICE_R3C29A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
slow_clock/n230                                              NET DELAY               0.000                 12.090  2       
slow_clock/add_4_add_5_11/CI0->slow_clock/add_4_add_5_11/CO0
                                          SLICE_R3C29B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
slow_clock/n716                                              NET DELAY               0.000                 12.367  2       
slow_clock/add_4_add_5_11/CI1->slow_clock/add_4_add_5_11/CO1
                                          SLICE_R3C29B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
slow_clock/n232                                              NET DELAY               0.000                 12.644  2       
slow_clock/add_4_add_5_13/CI0->slow_clock/add_4_add_5_13/CO0
                                          SLICE_R3C29C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
slow_clock/n719                                              NET DELAY               0.000                 12.921  2       
slow_clock/add_4_add_5_13/CI1->slow_clock/add_4_add_5_13/CO1
                                          SLICE_R3C29C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
slow_clock/n234                                              NET DELAY               0.000                 13.198  2       
slow_clock/add_4_add_5_15/CI0->slow_clock/add_4_add_5_15/CO0
                                          SLICE_R3C29D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
slow_clock/n722                                              NET DELAY               0.000                 13.475  2       
slow_clock/add_4_add_5_15/CI1->slow_clock/add_4_add_5_15/CO1
                                          SLICE_R3C29D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
slow_clock/n236                                              NET DELAY               0.555                 14.307  2       
slow_clock/add_4_add_5_17/CI0->slow_clock/add_4_add_5_17/CO0
                                          SLICE_R3C30A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
slow_clock/n725                                              NET DELAY               0.000                 14.584  2       
slow_clock/add_4_add_5_17/CI1->slow_clock/add_4_add_5_17/CO1
                                          SLICE_R3C30A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
slow_clock/n238                                              NET DELAY               0.000                 14.861  2       
slow_clock/add_4_add_5_19/CI0->slow_clock/add_4_add_5_19/CO0
                                          SLICE_R3C30B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
slow_clock/n728                                              NET DELAY               0.000                 15.138  2       
slow_clock/add_4_add_5_19/CI1->slow_clock/add_4_add_5_19/CO1
                                          SLICE_R3C30B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
slow_clock/n240                                              NET DELAY               0.000                 15.415  2       
slow_clock/add_4_add_5_21/CI0->slow_clock/add_4_add_5_21/CO0
                                          SLICE_R3C30C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
slow_clock/n731                                              NET DELAY               0.000                 15.692  2       
slow_clock/add_4_add_5_21/CI1->slow_clock/add_4_add_5_21/CO1
                                          SLICE_R3C30C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
slow_clock/n242                                              NET DELAY               0.000                 15.969  2       
slow_clock/add_4_add_5_23/CI0->slow_clock/add_4_add_5_23/CO0
                                          SLICE_R3C30D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
slow_clock/n734                                              NET DELAY               0.000                 16.246  2       
slow_clock/add_4_add_5_23/CI1->slow_clock/add_4_add_5_23/CO1
                                          SLICE_R3C30D       CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
slow_clock/n244                                              NET DELAY               1.216                 17.739  2       
slow_clock/add_4_add_5_25/D0->slow_clock/add_4_add_5_25/S0
                                          SLICE_R3C31A       D0_TO_F0_DELAY          0.476                 18.215  1       
slow_clock/clk_c_N_24[23]                                    NET DELAY               0.000                 18.215  1       
slow_clock/counter_i28/D                                     ENDPOINT                0.000                 18.215  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  16      
slow_clock/int_osc                                           NET DELAY               5.499                 26.332  16      
{slow_clock/counter_i28/CK   slow_clock/counter_i29/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.214)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.919  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i5/Q  (SLICE_R3C28A)
Path End         : slow_clock/counter_i27/D  (SLICE_R3C30D)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 24
Delay Ratio      : 32.4% (route), 67.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.751 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
slow_clock/int_osc                                           NET DELAY               5.499                  5.499  16      
slow_clock/counter_i5/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock/counter_i5/CK->slow_clock/counter_i5/Q
                                          SLICE_R3C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
slow_clock/counter[4]                                        NET DELAY               2.075                  8.962  1       
slow_clock/add_4_add_5_1/B1->slow_clock/add_4_add_5_1/CO1
                                          SLICE_R3C28A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
slow_clock/n222                                              NET DELAY               0.000                  9.319  2       
slow_clock/add_4_add_5_3/CI0->slow_clock/add_4_add_5_3/CO0
                                          SLICE_R3C28B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
slow_clock/n704                                              NET DELAY               0.000                  9.596  2       
slow_clock/add_4_add_5_3/CI1->slow_clock/add_4_add_5_3/CO1
                                          SLICE_R3C28B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
slow_clock/n224                                              NET DELAY               0.000                  9.873  2       
slow_clock/add_4_add_5_5/CI0->slow_clock/add_4_add_5_5/CO0
                                          SLICE_R3C28C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
slow_clock/n707                                              NET DELAY               0.000                 10.150  2       
slow_clock/add_4_add_5_5/CI1->slow_clock/add_4_add_5_5/CO1
                                          SLICE_R3C28C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
slow_clock/n226                                              NET DELAY               0.000                 10.427  2       
slow_clock/add_4_add_5_7/CI0->slow_clock/add_4_add_5_7/CO0
                                          SLICE_R3C28D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
slow_clock/n710                                              NET DELAY               0.000                 10.704  2       
slow_clock/add_4_add_5_7/CI1->slow_clock/add_4_add_5_7/CO1
                                          SLICE_R3C28D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
slow_clock/n228                                              NET DELAY               0.555                 11.536  2       
slow_clock/add_4_add_5_9/CI0->slow_clock/add_4_add_5_9/CO0
                                          SLICE_R3C29A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
slow_clock/n713                                              NET DELAY               0.000                 11.813  2       
slow_clock/add_4_add_5_9/CI1->slow_clock/add_4_add_5_9/CO1
                                          SLICE_R3C29A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
slow_clock/n230                                              NET DELAY               0.000                 12.090  2       
slow_clock/add_4_add_5_11/CI0->slow_clock/add_4_add_5_11/CO0
                                          SLICE_R3C29B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
slow_clock/n716                                              NET DELAY               0.000                 12.367  2       
slow_clock/add_4_add_5_11/CI1->slow_clock/add_4_add_5_11/CO1
                                          SLICE_R3C29B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
slow_clock/n232                                              NET DELAY               0.000                 12.644  2       
slow_clock/add_4_add_5_13/CI0->slow_clock/add_4_add_5_13/CO0
                                          SLICE_R3C29C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
slow_clock/n719                                              NET DELAY               0.000                 12.921  2       
slow_clock/add_4_add_5_13/CI1->slow_clock/add_4_add_5_13/CO1
                                          SLICE_R3C29C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
slow_clock/n234                                              NET DELAY               0.000                 13.198  2       
slow_clock/add_4_add_5_15/CI0->slow_clock/add_4_add_5_15/CO0
                                          SLICE_R3C29D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
slow_clock/n722                                              NET DELAY               0.000                 13.475  2       
slow_clock/add_4_add_5_15/CI1->slow_clock/add_4_add_5_15/CO1
                                          SLICE_R3C29D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
slow_clock/n236                                              NET DELAY               0.555                 14.307  2       
slow_clock/add_4_add_5_17/CI0->slow_clock/add_4_add_5_17/CO0
                                          SLICE_R3C30A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
slow_clock/n725                                              NET DELAY               0.000                 14.584  2       
slow_clock/add_4_add_5_17/CI1->slow_clock/add_4_add_5_17/CO1
                                          SLICE_R3C30A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
slow_clock/n238                                              NET DELAY               0.000                 14.861  2       
slow_clock/add_4_add_5_19/CI0->slow_clock/add_4_add_5_19/CO0
                                          SLICE_R3C30B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
slow_clock/n728                                              NET DELAY               0.000                 15.138  2       
slow_clock/add_4_add_5_19/CI1->slow_clock/add_4_add_5_19/CO1
                                          SLICE_R3C30B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
slow_clock/n240                                              NET DELAY               0.000                 15.415  2       
slow_clock/add_4_add_5_21/CI0->slow_clock/add_4_add_5_21/CO0
                                          SLICE_R3C30C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
slow_clock/n731                                              NET DELAY               0.000                 15.692  2       
slow_clock/add_4_add_5_21/CI1->slow_clock/add_4_add_5_21/CO1
                                          SLICE_R3C30C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
slow_clock/n242                                              NET DELAY               0.000                 15.969  2       
slow_clock/add_4_add_5_23/CI0->slow_clock/add_4_add_5_23/CO0
                                          SLICE_R3C30D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
slow_clock/n734                                              NET DELAY               0.661                 16.907  2       
slow_clock/add_4_add_5_23/D1->slow_clock/add_4_add_5_23/S1
                                          SLICE_R3C30D       D1_TO_F1_DELAY          0.476                 17.383  1       
slow_clock/clk_c_N_24[22]                                    NET DELAY               0.000                 17.383  1       
slow_clock/counter_i27/D                                     ENDPOINT                0.000                 17.383  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  16      
slow_clock/int_osc                                           NET DELAY               5.499                 26.332  16      
{slow_clock/counter_i26/CK   slow_clock/counter_i27/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(17.382)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        8.751  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i5/Q  (SLICE_R3C28A)
Path End         : slow_clock/counter_i26/D  (SLICE_R3C30D)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 23
Delay Ratio      : 33.1% (route), 66.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.028 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
slow_clock/int_osc                                           NET DELAY               5.499                  5.499  16      
slow_clock/counter_i5/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock/counter_i5/CK->slow_clock/counter_i5/Q
                                          SLICE_R3C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
slow_clock/counter[4]                                        NET DELAY               2.075                  8.962  1       
slow_clock/add_4_add_5_1/B1->slow_clock/add_4_add_5_1/CO1
                                          SLICE_R3C28A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
slow_clock/n222                                              NET DELAY               0.000                  9.319  2       
slow_clock/add_4_add_5_3/CI0->slow_clock/add_4_add_5_3/CO0
                                          SLICE_R3C28B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
slow_clock/n704                                              NET DELAY               0.000                  9.596  2       
slow_clock/add_4_add_5_3/CI1->slow_clock/add_4_add_5_3/CO1
                                          SLICE_R3C28B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
slow_clock/n224                                              NET DELAY               0.000                  9.873  2       
slow_clock/add_4_add_5_5/CI0->slow_clock/add_4_add_5_5/CO0
                                          SLICE_R3C28C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
slow_clock/n707                                              NET DELAY               0.000                 10.150  2       
slow_clock/add_4_add_5_5/CI1->slow_clock/add_4_add_5_5/CO1
                                          SLICE_R3C28C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
slow_clock/n226                                              NET DELAY               0.000                 10.427  2       
slow_clock/add_4_add_5_7/CI0->slow_clock/add_4_add_5_7/CO0
                                          SLICE_R3C28D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
slow_clock/n710                                              NET DELAY               0.000                 10.704  2       
slow_clock/add_4_add_5_7/CI1->slow_clock/add_4_add_5_7/CO1
                                          SLICE_R3C28D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
slow_clock/n228                                              NET DELAY               0.555                 11.536  2       
slow_clock/add_4_add_5_9/CI0->slow_clock/add_4_add_5_9/CO0
                                          SLICE_R3C29A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
slow_clock/n713                                              NET DELAY               0.000                 11.813  2       
slow_clock/add_4_add_5_9/CI1->slow_clock/add_4_add_5_9/CO1
                                          SLICE_R3C29A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
slow_clock/n230                                              NET DELAY               0.000                 12.090  2       
slow_clock/add_4_add_5_11/CI0->slow_clock/add_4_add_5_11/CO0
                                          SLICE_R3C29B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
slow_clock/n716                                              NET DELAY               0.000                 12.367  2       
slow_clock/add_4_add_5_11/CI1->slow_clock/add_4_add_5_11/CO1
                                          SLICE_R3C29B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
slow_clock/n232                                              NET DELAY               0.000                 12.644  2       
slow_clock/add_4_add_5_13/CI0->slow_clock/add_4_add_5_13/CO0
                                          SLICE_R3C29C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
slow_clock/n719                                              NET DELAY               0.000                 12.921  2       
slow_clock/add_4_add_5_13/CI1->slow_clock/add_4_add_5_13/CO1
                                          SLICE_R3C29C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
slow_clock/n234                                              NET DELAY               0.000                 13.198  2       
slow_clock/add_4_add_5_15/CI0->slow_clock/add_4_add_5_15/CO0
                                          SLICE_R3C29D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
slow_clock/n722                                              NET DELAY               0.000                 13.475  2       
slow_clock/add_4_add_5_15/CI1->slow_clock/add_4_add_5_15/CO1
                                          SLICE_R3C29D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
slow_clock/n236                                              NET DELAY               0.555                 14.307  2       
slow_clock/add_4_add_5_17/CI0->slow_clock/add_4_add_5_17/CO0
                                          SLICE_R3C30A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
slow_clock/n725                                              NET DELAY               0.000                 14.584  2       
slow_clock/add_4_add_5_17/CI1->slow_clock/add_4_add_5_17/CO1
                                          SLICE_R3C30A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
slow_clock/n238                                              NET DELAY               0.000                 14.861  2       
slow_clock/add_4_add_5_19/CI0->slow_clock/add_4_add_5_19/CO0
                                          SLICE_R3C30B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
slow_clock/n728                                              NET DELAY               0.000                 15.138  2       
slow_clock/add_4_add_5_19/CI1->slow_clock/add_4_add_5_19/CO1
                                          SLICE_R3C30B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
slow_clock/n240                                              NET DELAY               0.000                 15.415  2       
slow_clock/add_4_add_5_21/CI0->slow_clock/add_4_add_5_21/CO0
                                          SLICE_R3C30C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
slow_clock/n731                                              NET DELAY               0.000                 15.692  2       
slow_clock/add_4_add_5_21/CI1->slow_clock/add_4_add_5_21/CO1
                                          SLICE_R3C30C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
slow_clock/n242                                              NET DELAY               0.661                 16.630  2       
slow_clock/add_4_add_5_23/D0->slow_clock/add_4_add_5_23/S0
                                          SLICE_R3C30D       D0_TO_F0_DELAY          0.476                 17.106  1       
slow_clock/clk_c_N_24[21]                                    NET DELAY               0.000                 17.106  1       
slow_clock/counter_i26/D                                     ENDPOINT                0.000                 17.106  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  16      
slow_clock/int_osc                                           NET DELAY               5.499                 26.332  16      
{slow_clock/counter_i26/CK   slow_clock/counter_i27/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(17.105)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.028  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i5/Q  (SLICE_R3C28A)
Path End         : slow_clock/counter_i25/D  (SLICE_R3C30C)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 22
Delay Ratio      : 33.9% (route), 66.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.305 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
slow_clock/int_osc                                           NET DELAY               5.499                  5.499  16      
slow_clock/counter_i5/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock/counter_i5/CK->slow_clock/counter_i5/Q
                                          SLICE_R3C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
slow_clock/counter[4]                                        NET DELAY               2.075                  8.962  1       
slow_clock/add_4_add_5_1/B1->slow_clock/add_4_add_5_1/CO1
                                          SLICE_R3C28A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
slow_clock/n222                                              NET DELAY               0.000                  9.319  2       
slow_clock/add_4_add_5_3/CI0->slow_clock/add_4_add_5_3/CO0
                                          SLICE_R3C28B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
slow_clock/n704                                              NET DELAY               0.000                  9.596  2       
slow_clock/add_4_add_5_3/CI1->slow_clock/add_4_add_5_3/CO1
                                          SLICE_R3C28B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
slow_clock/n224                                              NET DELAY               0.000                  9.873  2       
slow_clock/add_4_add_5_5/CI0->slow_clock/add_4_add_5_5/CO0
                                          SLICE_R3C28C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
slow_clock/n707                                              NET DELAY               0.000                 10.150  2       
slow_clock/add_4_add_5_5/CI1->slow_clock/add_4_add_5_5/CO1
                                          SLICE_R3C28C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
slow_clock/n226                                              NET DELAY               0.000                 10.427  2       
slow_clock/add_4_add_5_7/CI0->slow_clock/add_4_add_5_7/CO0
                                          SLICE_R3C28D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
slow_clock/n710                                              NET DELAY               0.000                 10.704  2       
slow_clock/add_4_add_5_7/CI1->slow_clock/add_4_add_5_7/CO1
                                          SLICE_R3C28D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
slow_clock/n228                                              NET DELAY               0.555                 11.536  2       
slow_clock/add_4_add_5_9/CI0->slow_clock/add_4_add_5_9/CO0
                                          SLICE_R3C29A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
slow_clock/n713                                              NET DELAY               0.000                 11.813  2       
slow_clock/add_4_add_5_9/CI1->slow_clock/add_4_add_5_9/CO1
                                          SLICE_R3C29A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
slow_clock/n230                                              NET DELAY               0.000                 12.090  2       
slow_clock/add_4_add_5_11/CI0->slow_clock/add_4_add_5_11/CO0
                                          SLICE_R3C29B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
slow_clock/n716                                              NET DELAY               0.000                 12.367  2       
slow_clock/add_4_add_5_11/CI1->slow_clock/add_4_add_5_11/CO1
                                          SLICE_R3C29B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
slow_clock/n232                                              NET DELAY               0.000                 12.644  2       
slow_clock/add_4_add_5_13/CI0->slow_clock/add_4_add_5_13/CO0
                                          SLICE_R3C29C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
slow_clock/n719                                              NET DELAY               0.000                 12.921  2       
slow_clock/add_4_add_5_13/CI1->slow_clock/add_4_add_5_13/CO1
                                          SLICE_R3C29C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
slow_clock/n234                                              NET DELAY               0.000                 13.198  2       
slow_clock/add_4_add_5_15/CI0->slow_clock/add_4_add_5_15/CO0
                                          SLICE_R3C29D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
slow_clock/n722                                              NET DELAY               0.000                 13.475  2       
slow_clock/add_4_add_5_15/CI1->slow_clock/add_4_add_5_15/CO1
                                          SLICE_R3C29D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
slow_clock/n236                                              NET DELAY               0.555                 14.307  2       
slow_clock/add_4_add_5_17/CI0->slow_clock/add_4_add_5_17/CO0
                                          SLICE_R3C30A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
slow_clock/n725                                              NET DELAY               0.000                 14.584  2       
slow_clock/add_4_add_5_17/CI1->slow_clock/add_4_add_5_17/CO1
                                          SLICE_R3C30A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
slow_clock/n238                                              NET DELAY               0.000                 14.861  2       
slow_clock/add_4_add_5_19/CI0->slow_clock/add_4_add_5_19/CO0
                                          SLICE_R3C30B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
slow_clock/n728                                              NET DELAY               0.000                 15.138  2       
slow_clock/add_4_add_5_19/CI1->slow_clock/add_4_add_5_19/CO1
                                          SLICE_R3C30B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
slow_clock/n240                                              NET DELAY               0.000                 15.415  2       
slow_clock/add_4_add_5_21/CI0->slow_clock/add_4_add_5_21/CO0
                                          SLICE_R3C30C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
slow_clock/n731                                              NET DELAY               0.661                 16.353  2       
slow_clock/add_4_add_5_21/D1->slow_clock/add_4_add_5_21/S1
                                          SLICE_R3C30C       D1_TO_F1_DELAY          0.476                 16.829  1       
slow_clock/clk_c_N_24[20]                                    NET DELAY               0.000                 16.829  1       
slow_clock/counter_i25/D                                     ENDPOINT                0.000                 16.829  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  16      
slow_clock/int_osc                                           NET DELAY               5.499                 26.332  16      
{slow_clock/counter_i24/CK   slow_clock/counter_i25/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(16.828)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.305  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i5/Q  (SLICE_R3C28A)
Path End         : slow_clock/counter_i24/D  (SLICE_R3C30C)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 21
Delay Ratio      : 34.8% (route), 65.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.582 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
slow_clock/int_osc                                           NET DELAY               5.499                  5.499  16      
slow_clock/counter_i5/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock/counter_i5/CK->slow_clock/counter_i5/Q
                                          SLICE_R3C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
slow_clock/counter[4]                                        NET DELAY               2.075                  8.962  1       
slow_clock/add_4_add_5_1/B1->slow_clock/add_4_add_5_1/CO1
                                          SLICE_R3C28A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
slow_clock/n222                                              NET DELAY               0.000                  9.319  2       
slow_clock/add_4_add_5_3/CI0->slow_clock/add_4_add_5_3/CO0
                                          SLICE_R3C28B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
slow_clock/n704                                              NET DELAY               0.000                  9.596  2       
slow_clock/add_4_add_5_3/CI1->slow_clock/add_4_add_5_3/CO1
                                          SLICE_R3C28B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
slow_clock/n224                                              NET DELAY               0.000                  9.873  2       
slow_clock/add_4_add_5_5/CI0->slow_clock/add_4_add_5_5/CO0
                                          SLICE_R3C28C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
slow_clock/n707                                              NET DELAY               0.000                 10.150  2       
slow_clock/add_4_add_5_5/CI1->slow_clock/add_4_add_5_5/CO1
                                          SLICE_R3C28C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
slow_clock/n226                                              NET DELAY               0.000                 10.427  2       
slow_clock/add_4_add_5_7/CI0->slow_clock/add_4_add_5_7/CO0
                                          SLICE_R3C28D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
slow_clock/n710                                              NET DELAY               0.000                 10.704  2       
slow_clock/add_4_add_5_7/CI1->slow_clock/add_4_add_5_7/CO1
                                          SLICE_R3C28D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
slow_clock/n228                                              NET DELAY               0.555                 11.536  2       
slow_clock/add_4_add_5_9/CI0->slow_clock/add_4_add_5_9/CO0
                                          SLICE_R3C29A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
slow_clock/n713                                              NET DELAY               0.000                 11.813  2       
slow_clock/add_4_add_5_9/CI1->slow_clock/add_4_add_5_9/CO1
                                          SLICE_R3C29A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
slow_clock/n230                                              NET DELAY               0.000                 12.090  2       
slow_clock/add_4_add_5_11/CI0->slow_clock/add_4_add_5_11/CO0
                                          SLICE_R3C29B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
slow_clock/n716                                              NET DELAY               0.000                 12.367  2       
slow_clock/add_4_add_5_11/CI1->slow_clock/add_4_add_5_11/CO1
                                          SLICE_R3C29B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
slow_clock/n232                                              NET DELAY               0.000                 12.644  2       
slow_clock/add_4_add_5_13/CI0->slow_clock/add_4_add_5_13/CO0
                                          SLICE_R3C29C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
slow_clock/n719                                              NET DELAY               0.000                 12.921  2       
slow_clock/add_4_add_5_13/CI1->slow_clock/add_4_add_5_13/CO1
                                          SLICE_R3C29C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
slow_clock/n234                                              NET DELAY               0.000                 13.198  2       
slow_clock/add_4_add_5_15/CI0->slow_clock/add_4_add_5_15/CO0
                                          SLICE_R3C29D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
slow_clock/n722                                              NET DELAY               0.000                 13.475  2       
slow_clock/add_4_add_5_15/CI1->slow_clock/add_4_add_5_15/CO1
                                          SLICE_R3C29D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
slow_clock/n236                                              NET DELAY               0.555                 14.307  2       
slow_clock/add_4_add_5_17/CI0->slow_clock/add_4_add_5_17/CO0
                                          SLICE_R3C30A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
slow_clock/n725                                              NET DELAY               0.000                 14.584  2       
slow_clock/add_4_add_5_17/CI1->slow_clock/add_4_add_5_17/CO1
                                          SLICE_R3C30A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
slow_clock/n238                                              NET DELAY               0.000                 14.861  2       
slow_clock/add_4_add_5_19/CI0->slow_clock/add_4_add_5_19/CO0
                                          SLICE_R3C30B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
slow_clock/n728                                              NET DELAY               0.000                 15.138  2       
slow_clock/add_4_add_5_19/CI1->slow_clock/add_4_add_5_19/CO1
                                          SLICE_R3C30B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
slow_clock/n240                                              NET DELAY               0.661                 16.076  2       
slow_clock/add_4_add_5_21/D0->slow_clock/add_4_add_5_21/S0
                                          SLICE_R3C30C       D0_TO_F0_DELAY          0.476                 16.552  1       
slow_clock/clk_c_N_24[19]                                    NET DELAY               0.000                 16.552  1       
slow_clock/counter_i24/D                                     ENDPOINT                0.000                 16.552  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  16      
slow_clock/int_osc                                           NET DELAY               5.499                 26.332  16      
{slow_clock/counter_i24/CK   slow_clock/counter_i25/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(16.551)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.582  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i5/Q  (SLICE_R3C28A)
Path End         : slow_clock/counter_i23/D  (SLICE_R3C30B)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 20
Delay Ratio      : 35.7% (route), 64.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.859 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
slow_clock/int_osc                                           NET DELAY               5.499                  5.499  16      
slow_clock/counter_i5/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
slow_clock/counter_i5/CK->slow_clock/counter_i5/Q
                                          SLICE_R3C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
slow_clock/counter[4]                                        NET DELAY               2.075                  8.962  1       
slow_clock/add_4_add_5_1/B1->slow_clock/add_4_add_5_1/CO1
                                          SLICE_R3C28A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
slow_clock/n222                                              NET DELAY               0.000                  9.319  2       
slow_clock/add_4_add_5_3/CI0->slow_clock/add_4_add_5_3/CO0
                                          SLICE_R3C28B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
slow_clock/n704                                              NET DELAY               0.000                  9.596  2       
slow_clock/add_4_add_5_3/CI1->slow_clock/add_4_add_5_3/CO1
                                          SLICE_R3C28B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
slow_clock/n224                                              NET DELAY               0.000                  9.873  2       
slow_clock/add_4_add_5_5/CI0->slow_clock/add_4_add_5_5/CO0
                                          SLICE_R3C28C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
slow_clock/n707                                              NET DELAY               0.000                 10.150  2       
slow_clock/add_4_add_5_5/CI1->slow_clock/add_4_add_5_5/CO1
                                          SLICE_R3C28C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
slow_clock/n226                                              NET DELAY               0.000                 10.427  2       
slow_clock/add_4_add_5_7/CI0->slow_clock/add_4_add_5_7/CO0
                                          SLICE_R3C28D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
slow_clock/n710                                              NET DELAY               0.000                 10.704  2       
slow_clock/add_4_add_5_7/CI1->slow_clock/add_4_add_5_7/CO1
                                          SLICE_R3C28D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
slow_clock/n228                                              NET DELAY               0.555                 11.536  2       
slow_clock/add_4_add_5_9/CI0->slow_clock/add_4_add_5_9/CO0
                                          SLICE_R3C29A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
slow_clock/n713                                              NET DELAY               0.000                 11.813  2       
slow_clock/add_4_add_5_9/CI1->slow_clock/add_4_add_5_9/CO1
                                          SLICE_R3C29A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
slow_clock/n230                                              NET DELAY               0.000                 12.090  2       
slow_clock/add_4_add_5_11/CI0->slow_clock/add_4_add_5_11/CO0
                                          SLICE_R3C29B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
slow_clock/n716                                              NET DELAY               0.000                 12.367  2       
slow_clock/add_4_add_5_11/CI1->slow_clock/add_4_add_5_11/CO1
                                          SLICE_R3C29B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
slow_clock/n232                                              NET DELAY               0.000                 12.644  2       
slow_clock/add_4_add_5_13/CI0->slow_clock/add_4_add_5_13/CO0
                                          SLICE_R3C29C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
slow_clock/n719                                              NET DELAY               0.000                 12.921  2       
slow_clock/add_4_add_5_13/CI1->slow_clock/add_4_add_5_13/CO1
                                          SLICE_R3C29C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
slow_clock/n234                                              NET DELAY               0.000                 13.198  2       
slow_clock/add_4_add_5_15/CI0->slow_clock/add_4_add_5_15/CO0
                                          SLICE_R3C29D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
slow_clock/n722                                              NET DELAY               0.000                 13.475  2       
slow_clock/add_4_add_5_15/CI1->slow_clock/add_4_add_5_15/CO1
                                          SLICE_R3C29D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
slow_clock/n236                                              NET DELAY               0.555                 14.307  2       
slow_clock/add_4_add_5_17/CI0->slow_clock/add_4_add_5_17/CO0
                                          SLICE_R3C30A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
slow_clock/n725                                              NET DELAY               0.000                 14.584  2       
slow_clock/add_4_add_5_17/CI1->slow_clock/add_4_add_5_17/CO1
                                          SLICE_R3C30A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
slow_clock/n238                                              NET DELAY               0.000                 14.861  2       
slow_clock/add_4_add_5_19/CI0->slow_clock/add_4_add_5_19/CO0
                                          SLICE_R3C30B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
slow_clock/n728                                              NET DELAY               0.661                 15.799  2       
slow_clock/add_4_add_5_19/D1->slow_clock/add_4_add_5_19/S1
                                          SLICE_R3C30B       D1_TO_F1_DELAY          0.476                 16.275  1       
slow_clock/clk_c_N_24[18]                                    NET DELAY               0.000                 16.275  1       
slow_clock/counter_i23/D                                     ENDPOINT                0.000                 16.275  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  16      
slow_clock/int_osc                                           NET DELAY               5.499                 26.332  16      
{slow_clock/counter_i22/CK   slow_clock/counter_i23/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(16.274)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.859  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
slow_clock/counter_i19/D                 |    1.943 ns 
slow_clock/counter_i32/D                 |    1.943 ns 
slow_clock/counter_i20/D                 |    1.943 ns 
slow_clock/counter_i21/D                 |    1.943 ns 
slow_clock/counter_i22/D                 |    1.943 ns 
slow_clock/counter_i23/D                 |    1.943 ns 
slow_clock/counter_i24/D                 |    1.943 ns 
slow_clock/counter_i25/D                 |    1.943 ns 
slow_clock/counter_i26/D                 |    1.943 ns 
slow_clock/counter_i27/D                 |    1.943 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : slow_clock/counter_i19/Q  (SLICE_R3C29D)
Path End         : slow_clock/counter_i19/D  (SLICE_R3C29D)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i18/CK   slow_clock/counter_i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock/counter_i19/CK->slow_clock/counter_i19/Q
                                          SLICE_R3C29D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
slow_clock/counter[18]                                       NET DELAY        0.912                  4.775  1       
slow_clock/add_4_add_5_15/B1->slow_clock/add_4_add_5_15/S1
                                          SLICE_R3C29D       B1_TO_F1_DELAY   0.252                  5.027  1       
slow_clock/clk_c_N_24[14]                                    NET DELAY        0.000                  5.027  1       
slow_clock/counter_i19/D                                     ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i18/CK   slow_clock/counter_i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i32/Q  (SLICE_R3C31C)
Path End         : slow_clock/counter_i32/D  (SLICE_R3C31C)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
slow_clock/counter_i32/CK                                    CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock/counter_i32/CK->slow_clock/counter_i32/Q
                                          SLICE_R3C31C       CLK_TO_Q0_DELAY  0.779                  3.863  8       
slow_clock/clk_c                                             NET DELAY        0.912                  4.775  8       
slow_clock/add_4_add_5_29/B0->slow_clock/add_4_add_5_29/S0
                                          SLICE_R3C31C       B0_TO_F0_DELAY   0.252                  5.027  1       
slow_clock/clk_c_N_24[27]                                    NET DELAY        0.000                  5.027  1       
slow_clock/counter_i32/D                                     ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
slow_clock/counter_i32/CK                                    CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i20/Q  (SLICE_R3C30A)
Path End         : slow_clock/counter_i20/D  (SLICE_R3C30A)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i20/CK   slow_clock/counter_i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock/counter_i20/CK->slow_clock/counter_i20/Q
                                          SLICE_R3C30A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
slow_clock/counter[19]                                       NET DELAY        0.912                  4.775  1       
slow_clock/add_4_add_5_17/B0->slow_clock/add_4_add_5_17/S0
                                          SLICE_R3C30A       B0_TO_F0_DELAY   0.252                  5.027  1       
slow_clock/clk_c_N_24[15]                                    NET DELAY        0.000                  5.027  1       
slow_clock/counter_i20/D                                     ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i20/CK   slow_clock/counter_i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i21/Q  (SLICE_R3C30A)
Path End         : slow_clock/counter_i21/D  (SLICE_R3C30A)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i20/CK   slow_clock/counter_i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock/counter_i21/CK->slow_clock/counter_i21/Q
                                          SLICE_R3C30A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
slow_clock/counter[20]                                       NET DELAY        0.912                  4.775  1       
slow_clock/add_4_add_5_17/B1->slow_clock/add_4_add_5_17/S1
                                          SLICE_R3C30A       B1_TO_F1_DELAY   0.252                  5.027  1       
slow_clock/clk_c_N_24[16]                                    NET DELAY        0.000                  5.027  1       
slow_clock/counter_i21/D                                     ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i20/CK   slow_clock/counter_i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i22/Q  (SLICE_R3C30B)
Path End         : slow_clock/counter_i22/D  (SLICE_R3C30B)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i22/CK   slow_clock/counter_i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock/counter_i22/CK->slow_clock/counter_i22/Q
                                          SLICE_R3C30B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
slow_clock/counter[21]                                       NET DELAY        0.912                  4.775  1       
slow_clock/add_4_add_5_19/B0->slow_clock/add_4_add_5_19/S0
                                          SLICE_R3C30B       B0_TO_F0_DELAY   0.252                  5.027  1       
slow_clock/clk_c_N_24[17]                                    NET DELAY        0.000                  5.027  1       
slow_clock/counter_i22/D                                     ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i22/CK   slow_clock/counter_i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i23/Q  (SLICE_R3C30B)
Path End         : slow_clock/counter_i23/D  (SLICE_R3C30B)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i22/CK   slow_clock/counter_i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock/counter_i23/CK->slow_clock/counter_i23/Q
                                          SLICE_R3C30B       CLK_TO_Q1_DELAY  0.779                  3.863  1       
slow_clock/counter[22]                                       NET DELAY        0.912                  4.775  1       
slow_clock/add_4_add_5_19/B1->slow_clock/add_4_add_5_19/S1
                                          SLICE_R3C30B       B1_TO_F1_DELAY   0.252                  5.027  1       
slow_clock/clk_c_N_24[18]                                    NET DELAY        0.000                  5.027  1       
slow_clock/counter_i23/D                                     ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i22/CK   slow_clock/counter_i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i24/Q  (SLICE_R3C30C)
Path End         : slow_clock/counter_i24/D  (SLICE_R3C30C)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i24/CK   slow_clock/counter_i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock/counter_i24/CK->slow_clock/counter_i24/Q
                                          SLICE_R3C30C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
slow_clock/counter[23]                                       NET DELAY        0.912                  4.775  1       
slow_clock/add_4_add_5_21/B0->slow_clock/add_4_add_5_21/S0
                                          SLICE_R3C30C       B0_TO_F0_DELAY   0.252                  5.027  1       
slow_clock/clk_c_N_24[19]                                    NET DELAY        0.000                  5.027  1       
slow_clock/counter_i24/D                                     ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i24/CK   slow_clock/counter_i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i25/Q  (SLICE_R3C30C)
Path End         : slow_clock/counter_i25/D  (SLICE_R3C30C)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i24/CK   slow_clock/counter_i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock/counter_i25/CK->slow_clock/counter_i25/Q
                                          SLICE_R3C30C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
slow_clock/counter[24]                                       NET DELAY        0.912                  4.775  1       
slow_clock/add_4_add_5_21/B1->slow_clock/add_4_add_5_21/S1
                                          SLICE_R3C30C       B1_TO_F1_DELAY   0.252                  5.027  1       
slow_clock/clk_c_N_24[20]                                    NET DELAY        0.000                  5.027  1       
slow_clock/counter_i25/D                                     ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i24/CK   slow_clock/counter_i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i26/Q  (SLICE_R3C30D)
Path End         : slow_clock/counter_i26/D  (SLICE_R3C30D)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i26/CK   slow_clock/counter_i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock/counter_i26/CK->slow_clock/counter_i26/Q
                                          SLICE_R3C30D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
slow_clock/counter[25]                                       NET DELAY        0.912                  4.775  1       
slow_clock/add_4_add_5_23/B0->slow_clock/add_4_add_5_23/S0
                                          SLICE_R3C30D       B0_TO_F0_DELAY   0.252                  5.027  1       
slow_clock/clk_c_N_24[21]                                    NET DELAY        0.000                  5.027  1       
slow_clock/counter_i26/D                                     ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i26/CK   slow_clock/counter_i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock/counter_i27/Q  (SLICE_R3C30D)
Path End         : slow_clock/counter_i27/D  (SLICE_R3C30D)
Source Clock     : slow_clock/int_osc (R)
Destination Clock: slow_clock/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i26/CK   slow_clock/counter_i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
slow_clock/counter_i27/CK->slow_clock/counter_i27/Q
                                          SLICE_R3C30D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
slow_clock/counter[26]                                       NET DELAY        0.912                  4.775  1       
slow_clock/add_4_add_5_23/B1->slow_clock/add_4_add_5_23/S1
                                          SLICE_R3C30D       B1_TO_F1_DELAY   0.252                  5.027  1       
slow_clock/clk_c_N_24[22]                                    NET DELAY        0.000                  5.027  1       
slow_clock/counter_i27/D                                     ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
slow_clock.hf_osc.osc_inst/CLKHF          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
slow_clock/int_osc                                           NET DELAY        3.084                  3.084  17      
{slow_clock/counter_i26/CK   slow_clock/counter_i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



