# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary --trace --timing -Wall -Wno-fatal --top-module fpga_template_top_tb fpga_template_top_tb.sv fpga_template_test.sv i2s_capture_24_test.sv i2s_clock_gen_test.sv ram_logic_test.sv vu_meter_6led_test.sv sp_ram_stub.v"
S  10993608 11799820  1760371953     1795822  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12732024  1760371953    20795743  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S      5578 27525195  1762253882   692470305  1762253882   692470305 "fpga_template_test.sv"
S     13463 27525197  1762251743    47407430  1762251743    47407430 "fpga_template_top_tb.sv"
S      4062 27525198  1762251743    47407430  1762251743    47407430 "i2s_capture_24_test.sv"
S      7025 27525200  1762251743    47407430  1762251743    47407430 "i2s_clock_gen_test.sv"
T      5804 27525203  1762254697   485818502  1762254697   485818502 "obj_dir/Vfpga_template_top_tb.cpp"
T      3405 27525204  1762254697   485721741  1762254697   485721741 "obj_dir/Vfpga_template_top_tb.h"
T      1830 27525205  1762254697   501044792  1762254697   501044792 "obj_dir/Vfpga_template_top_tb.mk"
T      1326 27525212  1762254697   485643194  1762254697   485643194 "obj_dir/Vfpga_template_top_tb__ConstPool_0.cpp"
T      1833 27525249  1762254697   485354243  1762254697   485354243 "obj_dir/Vfpga_template_top_tb__Syms.cpp"
T      1641 27525250  1762254697   485567392  1762254697   485567392 "obj_dir/Vfpga_template_top_tb__Syms.h"
T       341 27525252  1762254697   500445123  1762254697   500445123 "obj_dir/Vfpga_template_top_tb__TraceDecls__0__Slow.cpp"
T     10892 27525326  1762254697   500873963  1762254697   500873963 "obj_dir/Vfpga_template_top_tb__Trace__0.cpp"
T     44114 27525327  1762254697   500445123  1762254697   500445123 "obj_dir/Vfpga_template_top_tb__Trace__0__Slow.cpp"
T      8904 27525328  1762254697   485994862  1762254697   485994862 "obj_dir/Vfpga_template_top_tb___024root.h"
T     17311 27525329  1762254697   499431845  1762254697   499431845 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h253f4503__0.cpp"
T      3443 27525330  1762254697   486180519  1762254697   486180519 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h253f4503__0__Slow.cpp"
T     62968 27525331  1762254697   500145099  1762254697   500145099 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h66671092__0.cpp"
T     23337 27525332  1762254697   498956886  1762254697   498956886 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h66671092__0__Slow.cpp"
T       876 27525333  1762254697   486066325  1762254697   486066325 "obj_dir/Vfpga_template_top_tb___024root__Slow.cpp"
T      1042 27525334  1762254697   500947440  1762254697   500947440 "obj_dir/Vfpga_template_top_tb__main.cpp"
T       769 27525335  1762254697   485881670  1762254697   485881670 "obj_dir/Vfpga_template_top_tb__pch.h"
T      1133 27525337  1762254697   501044792  1762254697   501044792 "obj_dir/Vfpga_template_top_tb__ver.d"
T         0        0  1762254697   501044792  1762254697   501044792 "obj_dir/Vfpga_template_top_tb__verFiles.dat"
T      1987 27525340  1762254697   500994388  1762254697   500994388 "obj_dir/Vfpga_template_top_tb_classes.mk"
S     14804 27525345  1762253573   874321524  1762253573   874321524 "ram_logic_test.sv"
S      5763 27525347  1762251743    50407412  1762251743    50407412 "sp_ram_stub.v"
S      4895 27525348  1762254464   565857640  1762254464   565857640 "vu_meter_6led_test.sv"
