$date
	Tue Feb 23 16:29:13 2016
$end
$version
	ModelSim Version 10.3c
$end
$timescale
	1ns
$end

$scope module sc_bench $end
$var reg 1 ! ctr_rst $end
$var wire 1 " out [2] $end
$var wire 1 # out [1] $end
$var wire 1 $ out [0] $end
$var wire 1 % err $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var reg 4 ( random_gen [3:0] $end
$var reg 3 ) expected_out [2:0] $end
$var reg 1 * fail $end

$scope module DUT $end
$var wire 1 + ctr_rst $end
$var wire 1 " out [2] $end
$var wire 1 # out [1] $end
$var wire 1 $ out [0] $end
$var wire 1 , err $end
$var wire 1 - clk $end
$var wire 1 . rst $end

$scope module clk_generator $end
$var reg 1 / clk $end
$var reg 1 0 rst $end
$var wire 1 , err $end
$var integer 32 1 cycle_count $end
$upscope $end

$scope module sc0 $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$var wire 1 + ctr_rst $end
$var wire 1 " out [2] $end
$var wire 1 # out [1] $end
$var wire 1 $ out [0] $end
$var wire 1 , err $end
$var reg 1 2 error $end
$var reg 3 3 nxtstate [2:0] $end
$var wire 1 4 state [2] $end
$var wire 1 5 state [1] $end
$var wire 1 6 state [0] $end

$scope module dffreg[2] $end
$var wire 1 4 q $end
$var wire 1 7 d $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$var reg 1 8 state $end
$upscope $end

$scope module dffreg[1] $end
$var wire 1 5 q $end
$var wire 1 9 d $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$var reg 1 : state $end
$upscope $end

$scope module dffreg[0] $end
$var wire 1 6 q $end
$var wire 1 ; d $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$var reg 1 < state $end
$upscope $end
$upscope $end
$upscope $end
$var wire 1 " out [2] $end
$var wire 1 # out [1] $end
$var wire 1 $ out [0] $end
$var wire 1 % err $end
$var wire 1 & clk $end
$var wire 1 ' rst $end

$scope module DUT $end
$var wire 1 + ctr_rst $end
$var wire 1 " out [2] $end
$var wire 1 # out [1] $end
$var wire 1 $ out [0] $end
$var wire 1 , err $end
$var wire 1 - clk $end
$var wire 1 . rst $end

$scope module clk_generator $end
$var wire 1 , err $end
$upscope $end

$scope module sc0 $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$var wire 1 + ctr_rst $end
$var wire 1 " out [2] $end
$var wire 1 # out [1] $end
$var wire 1 $ out [0] $end
$var wire 1 , err $end
$var wire 1 4 state [2] $end
$var wire 1 5 state [1] $end
$var wire 1 6 state [0] $end

$scope module dffreg[2] $end
$var wire 1 4 q $end
$var wire 1 7 d $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$upscope $end

$scope module dffreg[1] $end
$var wire 1 5 q $end
$var wire 1 9 d $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$upscope $end

$scope module dffreg[0] $end
$var wire 1 6 q $end
$var wire 1 ; d $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 (
b0 )
0*
1/
10
x2
b0 3
0<
0:
08
b1 1
x$
x#
x"
z%
1&
1'
x,
1-
1.
x6
x5
x4
0+
0;
09
07
$end
#1
04
05
06
0$
0#
0"
#50
0/
0&
0-
#100
1/
1&
1-
b1111 (
b10 1
#150
0/
0&
0-
#200
1/
1&
1-
b11 1
#201
00
0.
0'
#250
0/
0&
0-
b1 3
02
1;
0,
#300
1/
1&
1-
1<
b100 1
b1 )
#301
16
1$
#350
0/
0&
0-
b10 3
0;
19
#400
1/
1&
1-
0<
1:
b1 (
1!
b101 1
1+
b10 )
#401
15
06
0$
1#
#450
0/
0&
0-
b0 3
09
#500
1/
1&
1-
0:
b110 1
b0 )
#501
05
0#
#550
0/
0&
0-
#600
1/
1&
1-
b1111 (
0!
b111 1
0+
#650
0/
0&
0-
b1 3
1;
#700
1/
1&
1-
1<
b0 (
b1000 1
b1 )
#701
16
1$
#750
0/
0&
0-
b10 3
0;
19
#800
1/
1&
1-
0<
1:
b1 (
1!
b1001 1
1+
b10 )
#801
15
06
0$
1#
#850
0/
0&
0-
b0 3
09
#900
1/
1&
1-
0:
b1010 1
b0 )
#901
05
0#
#950
0/
0&
0-
#1000
1/
1&
1-
b0 (
0!
b1011 1
0+
#1050
0/
0&
0-
b1 3
1;
#1100
1/
1&
1-
1<
b1 (
1!
b1100 1
1+
b1 )
#1101
16
1$
#1150
0/
0&
0-
b0 3
0;
#1200
1/
1&
1-
0<
b1101 1
b0 )
#1201
06
0$
#1250
0/
0&
0-
#1300
1/
1&
1-
b0 (
0!
b1110 1
0+
#1350
0/
0&
0-
b1 3
1;
#1400
1/
1&
1-
1<
b1 (
1!
b1111 1
1+
b1 )
#1401
16
1$
#1450
0/
0&
0-
b0 3
0;
#1500
1/
1&
1-
0<
b0 (
0!
b10000 1
0+
b0 )
#1501
06
0$
#1550
0/
0&
0-
b1 3
1;
#1600
1/
1&
1-
1<
b1111 (
b10001 1
b1 )
#1601
16
1$
#1650
0/
0&
0-
b10 3
0;
19
#1700
1/
1&
1-
0<
1:
b0 (
b10010 1
b10 )
#1701
15
06
0$
1#
#1750
0/
0&
0-
b11 3
1;
#1800
1/
1&
1-
1<
b1 (
1!
b10011 1
1+
b11 )
#1801
16
1