$date
	Fri Jun 14 17:39:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bug2 $end
$scope module UUT $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # resetn $end
$var wire 1 $ unlock $end
$var reg 1 % locked $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
1$
0#
1"
0!
$end
#10
0%
1!
#20
0!
1#
#30
1%
1!
#40
0!
#50
1!
#60
0!
0"
#70
0%
1!
#80
0!
0$
#90
1!
#100
0!
1"
#110
1!
#120
0!
0#
#130
1!
#140
0!
1#
#150
1!
#160
0!
1$
#170
1%
1!
#180
0!
#190
1!
#200
0!
0$
#210
1!
#220
0!
0"
#230
1!
#240
0!
0#
#250
0%
1!
#260
0!
1#
#270
1!
#280
0!
