![mas](https://user-images.githubusercontent.com/92747247/137858130-74e6f2e8-cd55-4c0a-a6aa-66a41eea142b.jpg)
# This is intense workshop to design PLL using 180nm PDK, steps > design, simulate, layout and finally tapeout  
![1](https://user-images.githubusercontent.com/92747247/137857760-232e285c-b013-48b7-a543-f8e31adfa97e.png)
![2](https://user-images.githubusercontent.com/92747247/137858359-d3219052-1b42-4949-8b00-27bd65abda6b.png)
![3](https://user-images.githubusercontent.com/92747247/137858370-07781134-03e9-44a0-a3df-c83c1574ce87.png)
![4](https://user-images.githubusercontent.com/92747247/137858391-b1976453-9fba-4f71-bd13-f3d68f40b918.png)
![6](https://user-images.githubusercontent.com/92747247/137858430-86824013-4350-4ee9-9fec-3aca072ec48b.png)
![7](https://user-images.githubusercontent.com/92747247/137858445-2a238bba-7ddd-40f7-8515-4be9a8d90a39.png)
