[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~mem_stage|mem_stage>io_mem_wa_o",
    "sources":[
      "~mem_stage|mem_stage>io_mem_wa_i"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~mem_stage|mem_stage>io_mem_dreg_o",
    "sources":[
      "~mem_stage|mem_stage>io_mem_wd_i"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~mem_stage|mem_stage>io_mem_wreg_o",
    "sources":[
      "~mem_stage|mem_stage>io_mem_wreg_i"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"test_run_dir\\mem_stage_should_test"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"mem_stage"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir\\mem_stage_should_test"
  }
]