Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto aa429414c4cf43869f53064022eb3ec6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'dbgreg_dout' on this module [C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/riscv_top.v:90]
ERROR: [VRFC 10-3180] cannot find port 'mem_wr' on this module [C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/riscv_top.v:88]
ERROR: [VRFC 10-3180] cannot find port 'mem_a' on this module [C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/riscv_top.v:87]
ERROR: [VRFC 10-3180] cannot find port 'mem_dout' on this module [C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/riscv_top.v:86]
ERROR: [VRFC 10-3180] cannot find port 'mem_din' on this module [C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/riscv_top.v:85]
ERROR: [VRFC 10-3180] cannot find port 'rdy_in' on this module [C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/riscv_top.v:83]
ERROR: [VRFC 10-3180] cannot find port 'read_data' on this module [C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/cpu.v:95]
ERROR: [VRFC 10-3180] cannot find port 'read_data' on this module [C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/cpu.v:94]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
