Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 00:00:44 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_3/post_route_timing.rpt
| Design       : shift_register_unit_18_3
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
shift_registers_0_reg[3]/C     shift_registers_1_reg[3]/D     9.061         
shift_registers_0_reg[7]/C     shift_registers_1_reg[7]/D     9.061         
shift_registers_1_reg[14]/C    shift_registers_2_reg[14]/D    9.062         
shift_registers_0_reg[1]/C     shift_registers_1_reg[1]/D     9.080         
shift_registers_1_reg[9]/C     shift_registers_2_reg[9]/D     9.080         
shift_registers_1_reg[11]/C    shift_registers_2_reg[11]/D    9.081         
shift_registers_0_reg[9]/C     shift_registers_1_reg[9]/D     9.089         
shift_registers_0_reg[16]/C    shift_registers_1_reg[16]/D    9.089         
shift_registers_0_reg[12]/C    shift_registers_1_reg[12]/D    9.097         
shift_registers_1_reg[16]/C    shift_registers_2_reg[16]/D    9.097         
shift_registers_1_reg[3]/C     shift_registers_2_reg[3]/D     9.105         
shift_registers_1_reg[7]/C     shift_registers_2_reg[7]/D     9.108         
shift_registers_0_reg[11]/C    shift_registers_1_reg[11]/D    9.109         
shift_registers_0_reg[14]/C    shift_registers_1_reg[14]/D    9.137         
shift_registers_1_reg[5]/C     shift_registers_2_reg[5]/D     9.167         
shift_registers_1_reg[17]/C    shift_registers_2_reg[17]/D    9.216         
shift_registers_1_reg[0]/C     shift_registers_2_reg[0]/D     9.294         
shift_registers_0_reg[17]/C    shift_registers_1_reg[17]/D    9.295         
shift_registers_0_reg[5]/C     shift_registers_1_reg[5]/D     9.295         
shift_registers_1_reg[1]/C     shift_registers_2_reg[1]/D     9.302         
shift_registers_0_reg[10]/C    shift_registers_1_reg[10]/D    9.304         
shift_registers_0_reg[2]/C     shift_registers_1_reg[2]/D     9.304         
shift_registers_0_reg[6]/C     shift_registers_1_reg[6]/D     9.304         
shift_registers_1_reg[4]/C     shift_registers_2_reg[4]/D     9.309         
shift_registers_0_reg[0]/C     shift_registers_1_reg[0]/D     9.310         
shift_registers_1_reg[13]/C    shift_registers_2_reg[13]/D    9.310         
shift_registers_1_reg[15]/C    shift_registers_2_reg[15]/D    9.310         
shift_registers_1_reg[8]/C     shift_registers_2_reg[8]/D     9.310         
shift_registers_1_reg[12]/C    shift_registers_2_reg[12]/D    9.321         
shift_registers_1_reg[10]/C    shift_registers_2_reg[10]/D    9.332         
shift_registers_1_reg[2]/C     shift_registers_2_reg[2]/D     9.332         
shift_registers_1_reg[6]/C     shift_registers_2_reg[6]/D     9.332         
shift_registers_0_reg[13]/C    shift_registers_1_reg[13]/D    9.337         
shift_registers_0_reg[15]/C    shift_registers_1_reg[15]/D    9.337         
shift_registers_0_reg[8]/C     shift_registers_1_reg[8]/D     9.337         
shift_registers_0_reg[4]/C     shift_registers_1_reg[4]/D     9.341         



