
balise_BL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f750  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002c30  0801f890  0801f890  00020890  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080224c0  080224c0  000234c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080224c8  080224c8  000234c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080224cc  080224cc  000234cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000318  20000008  080224d0  00024008  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  20000320  080227e8  00024320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000358  0802281d  00024358  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002dc8  20000370  0802282e  00024370  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20003138  0802282e  00025138  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00025a67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00026000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00026000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  0802282e  000251e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   0004c861  00000000  00000000  00025a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000a5b7  00000000  00000000  000722f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003f28  00000000  00000000  0007c8b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000305d  00000000  00000000  000807d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000158e4  00000000  00000000  00083835  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00054a6b  00000000  00000000  00099119  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0011e820  00000000  00000000  000edb84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0020c3a4  2**0
                  CONTENTS, READONLY
 23 .debug_frame  000123ac  00000000  00000000  0020c3e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000076  00000000  00000000  0021e794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000370 	.word	0x20000370
 800015c:	00000000 	.word	0x00000000
 8000160:	0801f878 	.word	0x0801f878

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000374 	.word	0x20000374
 800017c:	0801f878 	.word	0x0801f878

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b9a0 	b.w	8000f90 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f83c 	bl	8000cd4 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
 8000c72:	f7ff ff0b 	bl	8000a8c <__aeabi_dcmplt>
 8000c76:	b928      	cbnz	r0, 8000c84 <__aeabi_d2lz+0x1c>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c80:	f000 b80a 	b.w	8000c98 <__aeabi_d2ulz>
 8000c84:	4620      	mov	r0, r4
 8000c86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c8a:	f000 f805 	bl	8000c98 <__aeabi_d2ulz>
 8000c8e:	4240      	negs	r0, r0
 8000c90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2ulz>:
 8000c98:	b5d0      	push	{r4, r6, r7, lr}
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ccc <__aeabi_d2ulz+0x34>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4606      	mov	r6, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	f7ff fc81 	bl	80005a8 <__aeabi_dmul>
 8000ca6:	f7ff ff57 	bl	8000b58 <__aeabi_d2uiz>
 8000caa:	4604      	mov	r4, r0
 8000cac:	f7ff fc02 	bl	80004b4 <__aeabi_ui2d>
 8000cb0:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <__aeabi_d2ulz+0x38>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f7ff fc78 	bl	80005a8 <__aeabi_dmul>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	460b      	mov	r3, r1
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	4639      	mov	r1, r7
 8000cc0:	f7ff faba 	bl	8000238 <__aeabi_dsub>
 8000cc4:	f7ff ff48 	bl	8000b58 <__aeabi_d2uiz>
 8000cc8:	4621      	mov	r1, r4
 8000cca:	bdd0      	pop	{r4, r6, r7, pc}
 8000ccc:	3df00000 	.word	0x3df00000
 8000cd0:	41f00000 	.word	0x41f00000

08000cd4 <__udivmoddi4>:
 8000cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd8:	9d08      	ldr	r5, [sp, #32]
 8000cda:	460c      	mov	r4, r1
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d14e      	bne.n	8000d7e <__udivmoddi4+0xaa>
 8000ce0:	4694      	mov	ip, r2
 8000ce2:	458c      	cmp	ip, r1
 8000ce4:	4686      	mov	lr, r0
 8000ce6:	fab2 f282 	clz	r2, r2
 8000cea:	d962      	bls.n	8000db2 <__udivmoddi4+0xde>
 8000cec:	b14a      	cbz	r2, 8000d02 <__udivmoddi4+0x2e>
 8000cee:	f1c2 0320 	rsb	r3, r2, #32
 8000cf2:	4091      	lsls	r1, r2
 8000cf4:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cfc:	4319      	orrs	r1, r3
 8000cfe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f f68c 	uxth.w	r6, ip
 8000d0a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb07 1114 	mls	r1, r7, r4, r1
 8000d16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1a:	fb04 f106 	mul.w	r1, r4, r6
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	d90a      	bls.n	8000d38 <__udivmoddi4+0x64>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d2a:	f080 8112 	bcs.w	8000f52 <__udivmoddi4+0x27e>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 810f 	bls.w	8000f52 <__udivmoddi4+0x27e>
 8000d34:	3c02      	subs	r4, #2
 8000d36:	4463      	add	r3, ip
 8000d38:	1a59      	subs	r1, r3, r1
 8000d3a:	fa1f f38e 	uxth.w	r3, lr
 8000d3e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d42:	fb07 1110 	mls	r1, r7, r0, r1
 8000d46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d4a:	fb00 f606 	mul.w	r6, r0, r6
 8000d4e:	429e      	cmp	r6, r3
 8000d50:	d90a      	bls.n	8000d68 <__udivmoddi4+0x94>
 8000d52:	eb1c 0303 	adds.w	r3, ip, r3
 8000d56:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d5a:	f080 80fc 	bcs.w	8000f56 <__udivmoddi4+0x282>
 8000d5e:	429e      	cmp	r6, r3
 8000d60:	f240 80f9 	bls.w	8000f56 <__udivmoddi4+0x282>
 8000d64:	4463      	add	r3, ip
 8000d66:	3802      	subs	r0, #2
 8000d68:	1b9b      	subs	r3, r3, r6
 8000d6a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d6e:	2100      	movs	r1, #0
 8000d70:	b11d      	cbz	r5, 8000d7a <__udivmoddi4+0xa6>
 8000d72:	40d3      	lsrs	r3, r2
 8000d74:	2200      	movs	r2, #0
 8000d76:	e9c5 3200 	strd	r3, r2, [r5]
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d905      	bls.n	8000d8e <__udivmoddi4+0xba>
 8000d82:	b10d      	cbz	r5, 8000d88 <__udivmoddi4+0xb4>
 8000d84:	e9c5 0100 	strd	r0, r1, [r5]
 8000d88:	2100      	movs	r1, #0
 8000d8a:	4608      	mov	r0, r1
 8000d8c:	e7f5      	b.n	8000d7a <__udivmoddi4+0xa6>
 8000d8e:	fab3 f183 	clz	r1, r3
 8000d92:	2900      	cmp	r1, #0
 8000d94:	d146      	bne.n	8000e24 <__udivmoddi4+0x150>
 8000d96:	42a3      	cmp	r3, r4
 8000d98:	d302      	bcc.n	8000da0 <__udivmoddi4+0xcc>
 8000d9a:	4290      	cmp	r0, r2
 8000d9c:	f0c0 80f0 	bcc.w	8000f80 <__udivmoddi4+0x2ac>
 8000da0:	1a86      	subs	r6, r0, r2
 8000da2:	eb64 0303 	sbc.w	r3, r4, r3
 8000da6:	2001      	movs	r0, #1
 8000da8:	2d00      	cmp	r5, #0
 8000daa:	d0e6      	beq.n	8000d7a <__udivmoddi4+0xa6>
 8000dac:	e9c5 6300 	strd	r6, r3, [r5]
 8000db0:	e7e3      	b.n	8000d7a <__udivmoddi4+0xa6>
 8000db2:	2a00      	cmp	r2, #0
 8000db4:	f040 8090 	bne.w	8000ed8 <__udivmoddi4+0x204>
 8000db8:	eba1 040c 	sub.w	r4, r1, ip
 8000dbc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dc0:	fa1f f78c 	uxth.w	r7, ip
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dce:	fb08 4416 	mls	r4, r8, r6, r4
 8000dd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dd6:	fb07 f006 	mul.w	r0, r7, r6
 8000dda:	4298      	cmp	r0, r3
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0x11c>
 8000dde:	eb1c 0303 	adds.w	r3, ip, r3
 8000de2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000de6:	d202      	bcs.n	8000dee <__udivmoddi4+0x11a>
 8000de8:	4298      	cmp	r0, r3
 8000dea:	f200 80cd 	bhi.w	8000f88 <__udivmoddi4+0x2b4>
 8000dee:	4626      	mov	r6, r4
 8000df0:	1a1c      	subs	r4, r3, r0
 8000df2:	fa1f f38e 	uxth.w	r3, lr
 8000df6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dfa:	fb08 4410 	mls	r4, r8, r0, r4
 8000dfe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e02:	fb00 f707 	mul.w	r7, r0, r7
 8000e06:	429f      	cmp	r7, r3
 8000e08:	d908      	bls.n	8000e1c <__udivmoddi4+0x148>
 8000e0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e0e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x146>
 8000e14:	429f      	cmp	r7, r3
 8000e16:	f200 80b0 	bhi.w	8000f7a <__udivmoddi4+0x2a6>
 8000e1a:	4620      	mov	r0, r4
 8000e1c:	1bdb      	subs	r3, r3, r7
 8000e1e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e22:	e7a5      	b.n	8000d70 <__udivmoddi4+0x9c>
 8000e24:	f1c1 0620 	rsb	r6, r1, #32
 8000e28:	408b      	lsls	r3, r1
 8000e2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e2e:	431f      	orrs	r7, r3
 8000e30:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e34:	fa04 f301 	lsl.w	r3, r4, r1
 8000e38:	ea43 030c 	orr.w	r3, r3, ip
 8000e3c:	40f4      	lsrs	r4, r6
 8000e3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e42:	0c38      	lsrs	r0, r7, #16
 8000e44:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e48:	fbb4 fef0 	udiv	lr, r4, r0
 8000e4c:	fa1f fc87 	uxth.w	ip, r7
 8000e50:	fb00 441e 	mls	r4, r0, lr, r4
 8000e54:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e58:	fb0e f90c 	mul.w	r9, lr, ip
 8000e5c:	45a1      	cmp	r9, r4
 8000e5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e62:	d90a      	bls.n	8000e7a <__udivmoddi4+0x1a6>
 8000e64:	193c      	adds	r4, r7, r4
 8000e66:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e6a:	f080 8084 	bcs.w	8000f76 <__udivmoddi4+0x2a2>
 8000e6e:	45a1      	cmp	r9, r4
 8000e70:	f240 8081 	bls.w	8000f76 <__udivmoddi4+0x2a2>
 8000e74:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e78:	443c      	add	r4, r7
 8000e7a:	eba4 0409 	sub.w	r4, r4, r9
 8000e7e:	fa1f f983 	uxth.w	r9, r3
 8000e82:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e86:	fb00 4413 	mls	r4, r0, r3, r4
 8000e8a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e8e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x1d2>
 8000e96:	193c      	adds	r4, r7, r4
 8000e98:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e9c:	d267      	bcs.n	8000f6e <__udivmoddi4+0x29a>
 8000e9e:	45a4      	cmp	ip, r4
 8000ea0:	d965      	bls.n	8000f6e <__udivmoddi4+0x29a>
 8000ea2:	3b02      	subs	r3, #2
 8000ea4:	443c      	add	r4, r7
 8000ea6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eaa:	fba0 9302 	umull	r9, r3, r0, r2
 8000eae:	eba4 040c 	sub.w	r4, r4, ip
 8000eb2:	429c      	cmp	r4, r3
 8000eb4:	46ce      	mov	lr, r9
 8000eb6:	469c      	mov	ip, r3
 8000eb8:	d351      	bcc.n	8000f5e <__udivmoddi4+0x28a>
 8000eba:	d04e      	beq.n	8000f5a <__udivmoddi4+0x286>
 8000ebc:	b155      	cbz	r5, 8000ed4 <__udivmoddi4+0x200>
 8000ebe:	ebb8 030e 	subs.w	r3, r8, lr
 8000ec2:	eb64 040c 	sbc.w	r4, r4, ip
 8000ec6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eca:	40cb      	lsrs	r3, r1
 8000ecc:	431e      	orrs	r6, r3
 8000ece:	40cc      	lsrs	r4, r1
 8000ed0:	e9c5 6400 	strd	r6, r4, [r5]
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	e750      	b.n	8000d7a <__udivmoddi4+0xa6>
 8000ed8:	f1c2 0320 	rsb	r3, r2, #32
 8000edc:	fa20 f103 	lsr.w	r1, r0, r3
 8000ee0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ee4:	fa24 f303 	lsr.w	r3, r4, r3
 8000ee8:	4094      	lsls	r4, r2
 8000eea:	430c      	orrs	r4, r1
 8000eec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ef0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ef4:	fa1f f78c 	uxth.w	r7, ip
 8000ef8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000efc:	fb08 3110 	mls	r1, r8, r0, r3
 8000f00:	0c23      	lsrs	r3, r4, #16
 8000f02:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f06:	fb00 f107 	mul.w	r1, r0, r7
 8000f0a:	4299      	cmp	r1, r3
 8000f0c:	d908      	bls.n	8000f20 <__udivmoddi4+0x24c>
 8000f0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f12:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f16:	d22c      	bcs.n	8000f72 <__udivmoddi4+0x29e>
 8000f18:	4299      	cmp	r1, r3
 8000f1a:	d92a      	bls.n	8000f72 <__udivmoddi4+0x29e>
 8000f1c:	3802      	subs	r0, #2
 8000f1e:	4463      	add	r3, ip
 8000f20:	1a5b      	subs	r3, r3, r1
 8000f22:	b2a4      	uxth	r4, r4
 8000f24:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f28:	fb08 3311 	mls	r3, r8, r1, r3
 8000f2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f30:	fb01 f307 	mul.w	r3, r1, r7
 8000f34:	42a3      	cmp	r3, r4
 8000f36:	d908      	bls.n	8000f4a <__udivmoddi4+0x276>
 8000f38:	eb1c 0404 	adds.w	r4, ip, r4
 8000f3c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f40:	d213      	bcs.n	8000f6a <__udivmoddi4+0x296>
 8000f42:	42a3      	cmp	r3, r4
 8000f44:	d911      	bls.n	8000f6a <__udivmoddi4+0x296>
 8000f46:	3902      	subs	r1, #2
 8000f48:	4464      	add	r4, ip
 8000f4a:	1ae4      	subs	r4, r4, r3
 8000f4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f50:	e739      	b.n	8000dc6 <__udivmoddi4+0xf2>
 8000f52:	4604      	mov	r4, r0
 8000f54:	e6f0      	b.n	8000d38 <__udivmoddi4+0x64>
 8000f56:	4608      	mov	r0, r1
 8000f58:	e706      	b.n	8000d68 <__udivmoddi4+0x94>
 8000f5a:	45c8      	cmp	r8, r9
 8000f5c:	d2ae      	bcs.n	8000ebc <__udivmoddi4+0x1e8>
 8000f5e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f62:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f66:	3801      	subs	r0, #1
 8000f68:	e7a8      	b.n	8000ebc <__udivmoddi4+0x1e8>
 8000f6a:	4631      	mov	r1, r6
 8000f6c:	e7ed      	b.n	8000f4a <__udivmoddi4+0x276>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	e799      	b.n	8000ea6 <__udivmoddi4+0x1d2>
 8000f72:	4630      	mov	r0, r6
 8000f74:	e7d4      	b.n	8000f20 <__udivmoddi4+0x24c>
 8000f76:	46d6      	mov	lr, sl
 8000f78:	e77f      	b.n	8000e7a <__udivmoddi4+0x1a6>
 8000f7a:	4463      	add	r3, ip
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	e74d      	b.n	8000e1c <__udivmoddi4+0x148>
 8000f80:	4606      	mov	r6, r0
 8000f82:	4623      	mov	r3, r4
 8000f84:	4608      	mov	r0, r1
 8000f86:	e70f      	b.n	8000da8 <__udivmoddi4+0xd4>
 8000f88:	3e02      	subs	r6, #2
 8000f8a:	4463      	add	r3, ip
 8000f8c:	e730      	b.n	8000df0 <__udivmoddi4+0x11c>
 8000f8e:	bf00      	nop

08000f90 <__aeabi_idiv0>:
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop

08000f94 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fa0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000fa2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000fac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fb0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fb8:	68fb      	ldr	r3, [r7, #12]
}
 8000fba:	bf00      	nop
 8000fbc:	3714      	adds	r7, #20
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
	...

08000fc8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fce:	463b      	mov	r3, r7
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	611a      	str	r2, [r3, #16]
 8000fdc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fde:	4b38      	ldr	r3, [pc, #224]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 8000fe0:	4a38      	ldr	r2, [pc, #224]	@ (80010c4 <MX_ADC1_Init+0xfc>)
 8000fe2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000fe4:	4b36      	ldr	r3, [pc, #216]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fea:	4b35      	ldr	r3, [pc, #212]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ff0:	4b33      	ldr	r3, [pc, #204]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ff6:	4b32      	ldr	r3, [pc, #200]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ffc:	4b30      	ldr	r3, [pc, #192]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 8000ffe:	2204      	movs	r2, #4
 8001000:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001002:	4b2f      	ldr	r3, [pc, #188]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 8001004:	2200      	movs	r2, #0
 8001006:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001008:	4b2d      	ldr	r3, [pc, #180]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 800100a:	2201      	movs	r2, #1
 800100c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 800100e:	4b2c      	ldr	r3, [pc, #176]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 8001010:	2203      	movs	r2, #3
 8001012:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001014:	4b2a      	ldr	r3, [pc, #168]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 8001016:	2200      	movs	r2, #0
 8001018:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 800101c:	4b28      	ldr	r3, [pc, #160]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 800101e:	f44f 62d8 	mov.w	r2, #1728	@ 0x6c0
 8001022:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001024:	4b26      	ldr	r3, [pc, #152]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 8001026:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800102a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800102c:	4b24      	ldr	r3, [pc, #144]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 800102e:	2200      	movs	r2, #0
 8001030:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001034:	4b22      	ldr	r3, [pc, #136]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 8001036:	2200      	movs	r2, #0
 8001038:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800103a:	4b21      	ldr	r3, [pc, #132]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 800103c:	2200      	movs	r2, #0
 800103e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001042:	481f      	ldr	r0, [pc, #124]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 8001044:	f006 faa8 	bl	8007598 <HAL_ADC_Init>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800104e:	f001 fe45 	bl	8002cdc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001052:	4b1d      	ldr	r3, [pc, #116]	@ (80010c8 <MX_ADC1_Init+0x100>)
 8001054:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001056:	2306      	movs	r3, #6
 8001058:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800105a:	2307      	movs	r3, #7
 800105c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800105e:	237f      	movs	r3, #127	@ 0x7f
 8001060:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001062:	2304      	movs	r3, #4
 8001064:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800106a:	463b      	mov	r3, r7
 800106c:	4619      	mov	r1, r3
 800106e:	4814      	ldr	r0, [pc, #80]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 8001070:	f006 fc76 	bl	8007960 <HAL_ADC_ConfigChannel>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800107a:	f001 fe2f 	bl	8002cdc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800107e:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <MX_ADC1_Init+0x104>)
 8001080:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001082:	230c      	movs	r3, #12
 8001084:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001086:	463b      	mov	r3, r7
 8001088:	4619      	mov	r1, r3
 800108a:	480d      	ldr	r0, [pc, #52]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 800108c:	f006 fc68 	bl	8007960 <HAL_ADC_ConfigChannel>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8001096:	f001 fe21 	bl	8002cdc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800109a:	4b0d      	ldr	r3, [pc, #52]	@ (80010d0 <MX_ADC1_Init+0x108>)
 800109c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800109e:	2312      	movs	r3, #18
 80010a0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010a2:	463b      	mov	r3, r7
 80010a4:	4619      	mov	r1, r3
 80010a6:	4806      	ldr	r0, [pc, #24]	@ (80010c0 <MX_ADC1_Init+0xf8>)
 80010a8:	f006 fc5a 	bl	8007960 <HAL_ADC_ConfigChannel>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80010b2:	f001 fe13 	bl	8002cdc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010b6:	bf00      	nop
 80010b8:	3718      	adds	r7, #24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	2000038c 	.word	0x2000038c
 80010c4:	50040000 	.word	0x50040000
 80010c8:	80000001 	.word	0x80000001
 80010cc:	c7520000 	.word	0xc7520000
 80010d0:	25b00200 	.word	0x25b00200

080010d4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b088      	sub	sp, #32
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 030c 	add.w	r3, r7, #12
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a22      	ldr	r2, [pc, #136]	@ (800117c <HAL_ADC_MspInit+0xa8>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d13e      	bne.n	8001174 <HAL_ADC_MspInit+0xa0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80010f6:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80010fa:	f7ff ff4b 	bl	8000f94 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010fe:	2001      	movs	r0, #1
 8001100:	f7ff ff48 	bl	8000f94 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001104:	2310      	movs	r3, #16
 8001106:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001108:	2303      	movs	r3, #3
 800110a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001110:	f107 030c 	add.w	r3, r7, #12
 8001114:	4619      	mov	r1, r3
 8001116:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800111a:	f007 fe63 	bl	8008de4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800111e:	4b18      	ldr	r3, [pc, #96]	@ (8001180 <HAL_ADC_MspInit+0xac>)
 8001120:	4a18      	ldr	r2, [pc, #96]	@ (8001184 <HAL_ADC_MspInit+0xb0>)
 8001122:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001124:	4b16      	ldr	r3, [pc, #88]	@ (8001180 <HAL_ADC_MspInit+0xac>)
 8001126:	2205      	movs	r2, #5
 8001128:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800112a:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <HAL_ADC_MspInit+0xac>)
 800112c:	2200      	movs	r2, #0
 800112e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001130:	4b13      	ldr	r3, [pc, #76]	@ (8001180 <HAL_ADC_MspInit+0xac>)
 8001132:	2200      	movs	r2, #0
 8001134:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001136:	4b12      	ldr	r3, [pc, #72]	@ (8001180 <HAL_ADC_MspInit+0xac>)
 8001138:	2280      	movs	r2, #128	@ 0x80
 800113a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800113c:	4b10      	ldr	r3, [pc, #64]	@ (8001180 <HAL_ADC_MspInit+0xac>)
 800113e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001142:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001144:	4b0e      	ldr	r3, [pc, #56]	@ (8001180 <HAL_ADC_MspInit+0xac>)
 8001146:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800114a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800114c:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <HAL_ADC_MspInit+0xac>)
 800114e:	2220      	movs	r2, #32
 8001150:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001152:	4b0b      	ldr	r3, [pc, #44]	@ (8001180 <HAL_ADC_MspInit+0xac>)
 8001154:	2200      	movs	r2, #0
 8001156:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001158:	4809      	ldr	r0, [pc, #36]	@ (8001180 <HAL_ADC_MspInit+0xac>)
 800115a:	f007 fa6f 	bl	800863c <HAL_DMA_Init>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <HAL_ADC_MspInit+0x94>
    {
      Error_Handler();
 8001164:	f001 fdba 	bl	8002cdc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4a05      	ldr	r2, [pc, #20]	@ (8001180 <HAL_ADC_MspInit+0xac>)
 800116c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800116e:	4a04      	ldr	r2, [pc, #16]	@ (8001180 <HAL_ADC_MspInit+0xac>)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001174:	bf00      	nop
 8001176:	3720      	adds	r7, #32
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	50040000 	.word	0x50040000
 8001180:	200003f0 	.word	0x200003f0
 8001184:	40020008 	.word	0x40020008

08001188 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001188:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800118c:	b082      	sub	sp, #8
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]

	if(hadc->Instance==ADC1){
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a54      	ldr	r2, [pc, #336]	@ (80012e8 <HAL_ADC_ConvCpltCallback+0x160>)
 8001198:	4293      	cmp	r3, r2
 800119a:	f040 8091 	bne.w	80012c0 <HAL_ADC_ConvCpltCallback+0x138>
		vrefint=(float) ((4095.0*1.212)/rawdata[0]);
 800119e:	4b53      	ldr	r3, [pc, #332]	@ (80012ec <HAL_ADC_ConvCpltCallback+0x164>)
 80011a0:	881b      	ldrh	r3, [r3, #0]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff f996 	bl	80004d4 <__aeabi_i2d>
 80011a8:	4602      	mov	r2, r0
 80011aa:	460b      	mov	r3, r1
 80011ac:	a14a      	add	r1, pc, #296	@ (adr r1, 80012d8 <HAL_ADC_ConvCpltCallback+0x150>)
 80011ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80011b2:	f7ff fb23 	bl	80007fc <__aeabi_ddiv>
 80011b6:	4602      	mov	r2, r0
 80011b8:	460b      	mov	r3, r1
 80011ba:	4610      	mov	r0, r2
 80011bc:	4619      	mov	r1, r3
 80011be:	f7ff fceb 	bl	8000b98 <__aeabi_d2f>
 80011c2:	4603      	mov	r3, r0
 80011c4:	4a4a      	ldr	r2, [pc, #296]	@ (80012f0 <HAL_ADC_ConvCpltCallback+0x168>)
 80011c6:	6013      	str	r3, [r2, #0]
//		vtemp=(float) ((vrefint*rawdata[1])/4095.0);
		temp=(float) (((100.0)/(tscal2-tscal1))*(rawdata[1]*(vrefint/3.0)-tscal1))+30.0;
 80011c8:	4b4a      	ldr	r3, [pc, #296]	@ (80012f4 <HAL_ADC_ConvCpltCallback+0x16c>)
 80011ca:	ed93 7a00 	vldr	s14, [r3]
 80011ce:	4b4a      	ldr	r3, [pc, #296]	@ (80012f8 <HAL_ADC_ConvCpltCallback+0x170>)
 80011d0:	edd3 7a00 	vldr	s15, [r3]
 80011d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011d8:	ee17 0a90 	vmov	r0, s15
 80011dc:	f7ff f98c 	bl	80004f8 <__aeabi_f2d>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	f04f 0000 	mov.w	r0, #0
 80011e8:	4944      	ldr	r1, [pc, #272]	@ (80012fc <HAL_ADC_ConvCpltCallback+0x174>)
 80011ea:	f7ff fb07 	bl	80007fc <__aeabi_ddiv>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	4690      	mov	r8, r2
 80011f4:	4699      	mov	r9, r3
 80011f6:	4b3d      	ldr	r3, [pc, #244]	@ (80012ec <HAL_ADC_ConvCpltCallback+0x164>)
 80011f8:	885b      	ldrh	r3, [r3, #2]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff f96a 	bl	80004d4 <__aeabi_i2d>
 8001200:	4604      	mov	r4, r0
 8001202:	460d      	mov	r5, r1
 8001204:	4b3a      	ldr	r3, [pc, #232]	@ (80012f0 <HAL_ADC_ConvCpltCallback+0x168>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff f975 	bl	80004f8 <__aeabi_f2d>
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	4b3b      	ldr	r3, [pc, #236]	@ (8001300 <HAL_ADC_ConvCpltCallback+0x178>)
 8001214:	f7ff faf2 	bl	80007fc <__aeabi_ddiv>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	4620      	mov	r0, r4
 800121e:	4629      	mov	r1, r5
 8001220:	f7ff f9c2 	bl	80005a8 <__aeabi_dmul>
 8001224:	4602      	mov	r2, r0
 8001226:	460b      	mov	r3, r1
 8001228:	4614      	mov	r4, r2
 800122a:	461d      	mov	r5, r3
 800122c:	4b32      	ldr	r3, [pc, #200]	@ (80012f8 <HAL_ADC_ConvCpltCallback+0x170>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff f961 	bl	80004f8 <__aeabi_f2d>
 8001236:	4602      	mov	r2, r0
 8001238:	460b      	mov	r3, r1
 800123a:	4620      	mov	r0, r4
 800123c:	4629      	mov	r1, r5
 800123e:	f7fe fffb 	bl	8000238 <__aeabi_dsub>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	4640      	mov	r0, r8
 8001248:	4649      	mov	r1, r9
 800124a:	f7ff f9ad 	bl	80005a8 <__aeabi_dmul>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	4610      	mov	r0, r2
 8001254:	4619      	mov	r1, r3
 8001256:	f7ff fc9f 	bl	8000b98 <__aeabi_d2f>
 800125a:	ee07 0a10 	vmov	s14, r0
 800125e:	eef3 7a0e 	vmov.f32	s15, #62	@ 0x41f00000  30.0
 8001262:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001266:	4b27      	ldr	r3, [pc, #156]	@ (8001304 <HAL_ADC_ConvCpltCallback+0x17c>)
 8001268:	edc3 7a00 	vstr	s15, [r3]
		vbat=(float) 2*(rawdata[2]/4095.0)*vrefint;
 800126c:	4b1f      	ldr	r3, [pc, #124]	@ (80012ec <HAL_ADC_ConvCpltCallback+0x164>)
 800126e:	889b      	ldrh	r3, [r3, #4]
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff f92f 	bl	80004d4 <__aeabi_i2d>
 8001276:	a31a      	add	r3, pc, #104	@ (adr r3, 80012e0 <HAL_ADC_ConvCpltCallback+0x158>)
 8001278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800127c:	f7ff fabe 	bl	80007fc <__aeabi_ddiv>
 8001280:	4602      	mov	r2, r0
 8001282:	460b      	mov	r3, r1
 8001284:	4610      	mov	r0, r2
 8001286:	4619      	mov	r1, r3
 8001288:	4602      	mov	r2, r0
 800128a:	460b      	mov	r3, r1
 800128c:	f7fe ffd6 	bl	800023c <__adddf3>
 8001290:	4602      	mov	r2, r0
 8001292:	460b      	mov	r3, r1
 8001294:	4614      	mov	r4, r2
 8001296:	461d      	mov	r5, r3
 8001298:	4b15      	ldr	r3, [pc, #84]	@ (80012f0 <HAL_ADC_ConvCpltCallback+0x168>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff f92b 	bl	80004f8 <__aeabi_f2d>
 80012a2:	4602      	mov	r2, r0
 80012a4:	460b      	mov	r3, r1
 80012a6:	4620      	mov	r0, r4
 80012a8:	4629      	mov	r1, r5
 80012aa:	f7ff f97d 	bl	80005a8 <__aeabi_dmul>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	4610      	mov	r0, r2
 80012b4:	4619      	mov	r1, r3
 80012b6:	f7ff fc6f 	bl	8000b98 <__aeabi_d2f>
 80012ba:	4603      	mov	r3, r0
 80012bc:	4a12      	ldr	r2, [pc, #72]	@ (8001308 <HAL_ADC_ConvCpltCallback+0x180>)
 80012be:	6013      	str	r3, [r2, #0]

	}
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 80012c0:	2203      	movs	r2, #3
 80012c2:	490a      	ldr	r1, [pc, #40]	@ (80012ec <HAL_ADC_ConvCpltCallback+0x164>)
 80012c4:	4811      	ldr	r0, [pc, #68]	@ (800130c <HAL_ADC_ConvCpltCallback+0x184>)
 80012c6:	f006 fab3 	bl	8007830 <HAL_ADC_Start_DMA>



}
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80012d4:	f3af 8000 	nop.w
 80012d8:	d70a3d70 	.word	0xd70a3d70
 80012dc:	40b36323 	.word	0x40b36323
 80012e0:	00000000 	.word	0x00000000
 80012e4:	40affe00 	.word	0x40affe00
 80012e8:	50040000 	.word	0x50040000
 80012ec:	20000888 	.word	0x20000888
 80012f0:	20000894 	.word	0x20000894
 80012f4:	20000008 	.word	0x20000008
 80012f8:	2000000c 	.word	0x2000000c
 80012fc:	40590000 	.word	0x40590000
 8001300:	40080000 	.word	0x40080000
 8001304:	20000890 	.word	0x20000890
 8001308:	20000898 	.word	0x20000898
 800130c:	2000038c 	.word	0x2000038c

08001310 <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 8001310:	b5b0      	push	{r4, r5, r7, lr}
 8001312:	b088      	sub	sp, #32
 8001314:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8001316:	4b0b      	ldr	r3, [pc, #44]	@ (8001344 <APPD_EnableCPU2+0x34>)
 8001318:	1d3c      	adds	r4, r7, #4
 800131a:	461d      	mov	r5, r3
 800131c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800131e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001320:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001324:	c403      	stmia	r4!, {r0, r1}
 8001326:	8022      	strh	r2, [r4, #0]
 8001328:	3402      	adds	r4, #2
 800132a:	0c13      	lsrs	r3, r2, #16
 800132c:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 800132e:	f015 fb9f 	bl	8016a70 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8001332:	1d3b      	adds	r3, r7, #4
 8001334:	4618      	mov	r0, r3
 8001336:	f014 fe30 	bl	8015f9a <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 800133a:	bf00      	nop
}
 800133c:	3720      	adds	r7, #32
 800133e:	46bd      	mov	sp, r7
 8001340:	bdb0      	pop	{r4, r5, r7, pc}
 8001342:	bf00      	nop
 8001344:	0801f890 	.word	0x0801f890

08001348 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8001350:	4b07      	ldr	r3, [pc, #28]	@ (8001370 <LL_C2_PWR_SetPowerMode+0x28>)
 8001352:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001356:	f023 0207 	bic.w	r2, r3, #7
 800135a:	4905      	ldr	r1, [pc, #20]	@ (8001370 <LL_C2_PWR_SetPowerMode+0x28>)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	4313      	orrs	r3, r2
 8001360:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	58000400 	.word	0x58000400

08001374 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800137c:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <LL_EXTI_EnableIT_32_63+0x24>)
 800137e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001382:	4905      	ldr	r1, [pc, #20]	@ (8001398 <LL_EXTI_EnableIT_32_63+0x24>)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	4313      	orrs	r3, r2
 8001388:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800138c:	bf00      	nop
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	58000800 	.word	0x58000800

0800139c <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 80013a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013a8:	4a0a      	ldr	r2, [pc, #40]	@ (80013d4 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 80013aa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 80013ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80013b6:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	021b      	lsls	r3, r3, #8
 80013be:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013c2:	4313      	orrs	r3, r2
 80013c4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 80013c8:	bf00      	nop
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	cafecafe 	.word	0xcafecafe

080013d8 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80013e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80013ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	608b      	str	r3, [r1, #8]
}
 80013f4:	bf00      	nop
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8001404:	4b04      	ldr	r3, [pc, #16]	@ (8001418 <LL_DBGMCU_GetDeviceID+0x18>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 800140c:	4618      	mov	r0, r3
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	e0042000 	.word	0xe0042000

0800141c <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 8001420:	4b04      	ldr	r3, [pc, #16]	@ (8001434 <LL_DBGMCU_GetRevisionID+0x18>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	0c1b      	lsrs	r3, r3, #16
 8001426:	b29b      	uxth	r3, r3
}
 8001428:	4618      	mov	r0, r3
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	e0042000 	.word	0xe0042000

08001438 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800143c:	4b05      	ldr	r3, [pc, #20]	@ (8001454 <LL_LPM_EnableSleep+0x1c>)
 800143e:	691b      	ldr	r3, [r3, #16]
 8001440:	4a04      	ldr	r2, [pc, #16]	@ (8001454 <LL_LPM_EnableSleep+0x1c>)
 8001442:	f023 0304 	bic.w	r3, r3, #4
 8001446:	6113      	str	r3, [r2, #16]
}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	e000ed00 	.word	0xe000ed00

08001458 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	22ff      	movs	r2, #255	@ 0xff
 8001464:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8001472:	b480      	push	{r7}
 8001474:	b083      	sub	sp, #12
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	22ca      	movs	r2, #202	@ 0xca
 800147e:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2253      	movs	r2, #83	@ 0x53
 8001484:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001486:	bf00      	nop
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr

08001492 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8001492:	b480      	push	{r7}
 8001494:	b083      	sub	sp, #12
 8001496:	af00      	add	r7, sp, #0
 8001498:	6078      	str	r0, [r7, #4]
 800149a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	f023 0207 	bic.w	r2, r3, #7
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	431a      	orrs	r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	609a      	str	r2, [r3, #8]
}
 80014ac:	bf00      	nop
 80014ae:	370c      	adds	r7, #12
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr

080014b8 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80014bc:	4b04      	ldr	r3, [pc, #16]	@ (80014d0 <MX_APPE_Config+0x18>)
 80014be:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80014c2:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 80014c4:	f000 f824 	bl	8001510 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 80014c8:	f000 f829 	bl	800151e <Config_HSE>

  return;
 80014cc:	bf00      	nop
}
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	58004000 	.word	0x58004000

080014d4 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 80014d8:	f000 f835 	bl	8001546 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 80014dc:	f000 f84e 	bl	800157c <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 80014e0:	4903      	ldr	r1, [pc, #12]	@ (80014f0 <MX_APPE_Init+0x1c>)
 80014e2:	2000      	movs	r0, #0
 80014e4:	f000 fe3c 	bl	8002160 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 80014e8:	f000 f856 	bl	8001598 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 80014ec:	bf00      	nop
}
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20000d20 	.word	0x20000d20

080014f4 <Init_Smps>:

void Init_Smps(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 80014f8:	bf00      	nop
}
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <Init_Exti>:

void Init_Exti(void)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8001506:	2050      	movs	r0, #80	@ 0x50
 8001508:	f7ff ff34 	bl	8001374 <LL_EXTI_EnableIT_32_63>

  return;
 800150c:	bf00      	nop
}
 800150e:	bd80      	pop	{r7, pc}

08001510 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8001514:	bf00      	nop
}
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr

0800151e <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	b082      	sub	sp, #8
 8001522:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8001524:	2000      	movs	r0, #0
 8001526:	f015 fb2f 	bl	8016b88 <OTP_Read>
 800152a:	6078      	str	r0, [r7, #4]
  if (p_otp)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d005      	beq.n	800153e <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	799b      	ldrb	r3, [r3, #6]
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff ff30 	bl	800139c <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 800153c:	bf00      	nop
 800153e:	bf00      	nop
}
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}

08001546 <System_Init>:

static void System_Init(void)
{
 8001546:	b580      	push	{r7, lr}
 8001548:	af00      	add	r7, sp, #0
  Init_Smps();
 800154a:	f7ff ffd3 	bl	80014f4 <Init_Smps>

  Init_Exti();
 800154e:	f7ff ffd8 	bl	8001502 <Init_Exti>

  Init_Rtc();
 8001552:	f000 f803 	bl	800155c <Init_Rtc>

  return;
 8001556:	bf00      	nop
}
 8001558:	bd80      	pop	{r7, pc}
	...

0800155c <Init_Rtc>:

static void Init_Rtc(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8001560:	4805      	ldr	r0, [pc, #20]	@ (8001578 <Init_Rtc+0x1c>)
 8001562:	f7ff ff86 	bl	8001472 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8001566:	2100      	movs	r1, #0
 8001568:	4803      	ldr	r0, [pc, #12]	@ (8001578 <Init_Rtc+0x1c>)
 800156a:	f7ff ff92 	bl	8001492 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 800156e:	4802      	ldr	r0, [pc, #8]	@ (8001578 <Init_Rtc+0x1c>)
 8001570:	f7ff ff72 	bl	8001458 <LL_RTC_EnableWriteProtection>

  return;
 8001574:	bf00      	nop
}
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40002800 	.word	0x40002800

0800157c <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001580:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001584:	f7ff ff28 	bl	80013d8 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8001588:	f017 fd0c 	bl	8018fa4 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 800158c:	2004      	movs	r0, #4
 800158e:	f7ff fedb 	bl	8001348 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8001592:	bf00      	nop
}
 8001594:	bd80      	pop	{r7, pc}
	...

08001598 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b088      	sub	sp, #32
 800159c:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 800159e:	f015 f8b1 	bl	8016704 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80015a2:	4a11      	ldr	r2, [pc, #68]	@ (80015e8 <appe_Tl_Init+0x50>)
 80015a4:	2100      	movs	r1, #0
 80015a6:	2008      	movs	r0, #8
 80015a8:	f017 fe3a 	bl	8019220 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80015ac:	4b0f      	ldr	r3, [pc, #60]	@ (80015ec <appe_Tl_Init+0x54>)
 80015ae:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 80015b0:	4b0f      	ldr	r3, [pc, #60]	@ (80015f0 <appe_Tl_Init+0x58>)
 80015b2:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 80015b4:	463b      	mov	r3, r7
 80015b6:	4619      	mov	r1, r3
 80015b8:	480e      	ldr	r0, [pc, #56]	@ (80015f4 <appe_Tl_Init+0x5c>)
 80015ba:	f014 ff65 	bl	8016488 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 80015be:	4b0e      	ldr	r3, [pc, #56]	@ (80015f8 <appe_Tl_Init+0x60>)
 80015c0:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 80015c2:	4b0e      	ldr	r3, [pc, #56]	@ (80015fc <appe_Tl_Init+0x64>)
 80015c4:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 80015c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001600 <appe_Tl_Init+0x68>)
 80015c8:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 80015ca:	f240 533c 	movw	r3, #1340	@ 0x53c
 80015ce:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 80015d0:	f107 0308 	add.w	r3, r7, #8
 80015d4:	4618      	mov	r0, r3
 80015d6:	f015 f9d7 	bl	8016988 <TL_MM_Init>

  TL_Enable();
 80015da:	f015 f88d 	bl	80166f8 <TL_Enable>

  return;
 80015de:	bf00      	nop
}
 80015e0:	3720      	adds	r7, #32
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	080164c1 	.word	0x080164c1
 80015ec:	20030734 	.word	0x20030734
 80015f0:	08001605 	.word	0x08001605
 80015f4:	0800161d 	.word	0x0800161d
 80015f8:	2003094c 	.word	0x2003094c
 80015fc:	20030840 	.word	0x20030840
 8001600:	200301f8 	.word	0x200301f8

08001604 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 800160e:	bf00      	nop
}
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
	...

0800161c <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b088      	sub	sp, #32
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	330b      	adds	r3, #11
 800162a:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	b29b      	uxth	r3, r3
 8001632:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8001636:	2b07      	cmp	r3, #7
 8001638:	d81f      	bhi.n	800167a <APPE_SysUserEvtRx+0x5e>
 800163a:	a201      	add	r2, pc, #4	@ (adr r2, 8001640 <APPE_SysUserEvtRx+0x24>)
 800163c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001640:	08001661 	.word	0x08001661
 8001644:	08001673 	.word	0x08001673
 8001648:	0800167b 	.word	0x0800167b
 800164c:	0800167b 	.word	0x0800167b
 8001650:	0800167b 	.word	0x0800167b
 8001654:	0800167b 	.word	0x0800167b
 8001658:	0800167b 	.word	0x0800167b
 800165c:	0800167b 	.word	0x0800167b
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8001660:	f107 030c 	add.w	r3, r7, #12
 8001664:	4618      	mov	r0, r3
 8001666:	f014 fcc5 	bl	8015ff4 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f000 f81b 	bl	80016a6 <APPE_SysEvtReadyProcessing>
    break;
 8001670:	e004      	b.n	800167c <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f000 f806 	bl	8001684 <APPE_SysEvtError>
    break;
 8001678:	e000      	b.n	800167c <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 800167a:	bf00      	nop
  }

  return;
 800167c:	bf00      	nop
}
 800167e:	3720      	adds	r7, #32
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	330b      	adds	r3, #11
 8001692:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	3302      	adds	r3, #2
 8001698:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 800169a:	bf00      	nop
}
 800169c:	3714      	adds	r7, #20
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 80016a6:	b580      	push	{r7, lr}
 80016a8:	b08a      	sub	sp, #40	@ 0x28
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 80016ae:	f107 0308 	add.w	r3, r7, #8
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
 80016b6:	605a      	str	r2, [r3, #4]
 80016b8:	609a      	str	r2, [r3, #8]
 80016ba:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 80016bc:	2300      	movs	r3, #0
 80016be:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	330b      	adds	r3, #11
 80016ca:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	3302      	adds	r3, #2
 80016d0:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d11d      	bne.n	8001716 <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 80016da:	f7ff fe19 	bl	8001310 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 80016de:	230f      	movs	r3, #15
 80016e0:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 80016e2:	237f      	movs	r3, #127	@ 0x7f
 80016e4:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 80016e6:	f7ff fe99 	bl	800141c <LL_DBGMCU_GetRevisionID>
 80016ea:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 80016ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 80016f2:	f7ff fe85 	bl	8001400 <LL_DBGMCU_GetDeviceID>
 80016f6:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 80016f8:	6a3b      	ldr	r3, [r7, #32]
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 80016fe:	f107 0308 	add.w	r3, r7, #8
 8001702:	4618      	mov	r0, r3
 8001704:	f014 fc60 	bl	8015fc8 <SHCI_C2_Config>

    APP_BLE_Init();
 8001708:	f016 f842 	bl	8017790 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 800170c:	2100      	movs	r1, #0
 800170e:	2001      	movs	r0, #1
 8001710:	f017 fc5a 	bl	8018fc8 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8001714:	e007      	b.n	8001726 <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d103      	bne.n	8001726 <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2200      	movs	r2, #0
 8001722:	701a      	strb	r2, [r3, #0]
  return;
 8001724:	bf00      	nop
 8001726:	bf00      	nop
}
 8001728:	3728      	adds	r7, #40	@ 0x28
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b084      	sub	sp, #16
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001736:	f005 fd43 	bl	80071c0 <HAL_GetTick>
 800173a:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001746:	d00a      	beq.n	800175e <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8001748:	f005 fd52 	bl	80071f0 <HAL_GetTickFreq>
 800174c:	4603      	mov	r3, r0
 800174e:	461a      	mov	r2, r3
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	4413      	add	r3, r2
 8001754:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001756:	e002      	b.n	800175e <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 8001758:	f7ff fe6e 	bl	8001438 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 800175c:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 800175e:	f005 fd2f 	bl	80071c0 <HAL_GetTick>
 8001762:	4602      	mov	r2, r0
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	68fa      	ldr	r2, [r7, #12]
 800176a:	429a      	cmp	r2, r3
 800176c:	d8f4      	bhi.n	8001758 <HAL_Delay+0x2a>
  }
}
 800176e:	bf00      	nop
 8001770:	bf00      	nop
 8001772:	3710      	adds	r7, #16
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800177c:	f04f 30ff 	mov.w	r0, #4294967295
 8001780:	f017 fc52 	bl	8019028 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8001784:	bf00      	nop
 8001786:	bd80      	pop	{r7, pc}

08001788 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 800178c:	bf00      	nop
}
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	b082      	sub	sp, #8
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
 800179e:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80017a0:	f04f 30ff 	mov.w	r0, #4294967295
 80017a4:	f017 fc40 	bl	8019028 <UTIL_SEQ_Run>
  return;
 80017a8:	bf00      	nop
}
 80017aa:	3708      	adds	r7, #8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80017b8:	2100      	movs	r1, #0
 80017ba:	2008      	movs	r0, #8
 80017bc:	f017 fd52 	bl	8019264 <UTIL_SEQ_SetTask>
  return;
 80017c0:	bf00      	nop
}
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80017d0:	2002      	movs	r0, #2
 80017d2:	f017 fdb3 	bl	801933c <UTIL_SEQ_SetEvt>
  return;
 80017d6:	bf00      	nop
}
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b082      	sub	sp, #8
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80017e6:	2002      	movs	r0, #2
 80017e8:	f017 fdc8 	bl	801937c <UTIL_SEQ_WaitEvt>
  return;
 80017ec:	bf00      	nop
}
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <LL_AHB1_GRP1_EnableClock>:
{
 80017f4:	b480      	push	{r7}
 80017f6:	b085      	sub	sp, #20
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80017fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001800:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001802:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4313      	orrs	r3, r2
 800180a:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800180c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001810:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4013      	ands	r3, r2
 8001816:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001818:	68fb      	ldr	r3, [r7, #12]
}
 800181a:	bf00      	nop
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr

08001826 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800182a:	2004      	movs	r0, #4
 800182c:	f7ff ffe2 	bl	80017f4 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001830:	2001      	movs	r0, #1
 8001832:	f7ff ffdf 	bl	80017f4 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 4, 0);
 8001836:	2200      	movs	r2, #0
 8001838:	2104      	movs	r1, #4
 800183a:	200b      	movs	r0, #11
 800183c:	f006 fe9f 	bl	800857e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001840:	200b      	movs	r0, #11
 8001842:	f006 feb6 	bl	80085b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 2, 0);
 8001846:	2200      	movs	r2, #0
 8001848:	2102      	movs	r1, #2
 800184a:	200c      	movs	r0, #12
 800184c:	f006 fe97 	bl	800857e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001850:	200c      	movs	r0, #12
 8001852:	f006 feae 	bl	80085b2 <HAL_NVIC_EnableIRQ>

}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}

0800185a <LL_AHB2_GRP1_EnableClock>:
{
 800185a:	b480      	push	{r7}
 800185c:	b085      	sub	sp, #20
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001862:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001866:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001868:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4313      	orrs	r3, r2
 8001870:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001872:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001876:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	4013      	ands	r3, r2
 800187c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800187e:	68fb      	ldr	r3, [r7, #12]
}
 8001880:	bf00      	nop
 8001882:	3714      	adds	r7, #20
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001892:	1d3b      	adds	r3, r7, #4
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018a0:	2004      	movs	r0, #4
 80018a2:	f7ff ffda 	bl	800185a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a6:	2002      	movs	r0, #2
 80018a8:	f7ff ffd7 	bl	800185a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ac:	2001      	movs	r0, #1
 80018ae:	f7ff ffd4 	bl	800185a <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80018b2:	2200      	movs	r2, #0
 80018b4:	2101      	movs	r1, #1
 80018b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ba:	f007 fcf9 	bl	80092b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED0_Pin|LED1_Pin|SPI_CS_Pin, GPIO_PIN_RESET);
 80018be:	2200      	movs	r2, #0
 80018c0:	2183      	movs	r1, #131	@ 0x83
 80018c2:	481b      	ldr	r0, [pc, #108]	@ (8001930 <MX_GPIO_Init+0xa4>)
 80018c4:	f007 fcf4 	bl	80092b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80018c8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80018cc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80018ce:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80018d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d4:	2300      	movs	r3, #0
 80018d6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018d8:	1d3b      	adds	r3, r7, #4
 80018da:	4619      	mov	r1, r3
 80018dc:	4815      	ldr	r0, [pc, #84]	@ (8001934 <MX_GPIO_Init+0xa8>)
 80018de:	f007 fa81 	bl	8008de4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018e2:	2301      	movs	r3, #1
 80018e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e6:	2301      	movs	r3, #1
 80018e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ee:	2300      	movs	r3, #0
 80018f0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f2:	1d3b      	adds	r3, r7, #4
 80018f4:	4619      	mov	r1, r3
 80018f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018fa:	f007 fa73 	bl	8008de4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_Pin LED1_Pin SPI_CS_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|SPI_CS_Pin;
 80018fe:	2383      	movs	r3, #131	@ 0x83
 8001900:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001902:	2301      	movs	r3, #1
 8001904:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190a:	2300      	movs	r3, #0
 800190c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800190e:	1d3b      	adds	r3, r7, #4
 8001910:	4619      	mov	r1, r3
 8001912:	4807      	ldr	r0, [pc, #28]	@ (8001930 <MX_GPIO_Init+0xa4>)
 8001914:	f007 fa66 	bl	8008de4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001918:	2200      	movs	r2, #0
 800191a:	2101      	movs	r1, #1
 800191c:	2028      	movs	r0, #40	@ 0x28
 800191e:	f006 fe2e 	bl	800857e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001922:	2028      	movs	r0, #40	@ 0x28
 8001924:	f006 fe45 	bl	80085b2 <HAL_NVIC_EnableIRQ>

}
 8001928:	bf00      	nop
 800192a:	3718      	adds	r7, #24
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	48000400 	.word	0x48000400
 8001934:	48000800 	.word	0x48000800

08001938 <LL_EXTI_EnableIT_0_31>:
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001940:	4b06      	ldr	r3, [pc, #24]	@ (800195c <LL_EXTI_EnableIT_0_31+0x24>)
 8001942:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001946:	4905      	ldr	r1, [pc, #20]	@ (800195c <LL_EXTI_EnableIT_0_31+0x24>)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4313      	orrs	r3, r2
 800194c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	58000800 	.word	0x58000800

08001960 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001968:	4b05      	ldr	r3, [pc, #20]	@ (8001980 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	4904      	ldr	r1, [pc, #16]	@ (8001980 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4313      	orrs	r3, r2
 8001972:	600b      	str	r3, [r1, #0]

}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	58000800 	.word	0x58000800

08001984 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800198a:	4b0d      	ldr	r3, [pc, #52]	@ (80019c0 <ReadRtcSsrValue+0x3c>)
 800198c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800198e:	b29b      	uxth	r3, r3
 8001990:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001992:	4b0b      	ldr	r3, [pc, #44]	@ (80019c0 <ReadRtcSsrValue+0x3c>)
 8001994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001996:	b29b      	uxth	r3, r3
 8001998:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 800199a:	e005      	b.n	80019a8 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80019a0:	4b07      	ldr	r3, [pc, #28]	@ (80019c0 <ReadRtcSsrValue+0x3c>)
 80019a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d1f5      	bne.n	800199c <ReadRtcSsrValue+0x18>
  }

  return second_read;
 80019b0:	683b      	ldr	r3, [r7, #0]
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	40002800 	.word	0x40002800

080019c4 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	460a      	mov	r2, r1
 80019ce:	71fb      	strb	r3, [r7, #7]
 80019d0:	4613      	mov	r3, r2
 80019d2:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 80019d4:	79ba      	ldrb	r2, [r7, #6]
 80019d6:	491d      	ldr	r1, [pc, #116]	@ (8001a4c <LinkTimerAfter+0x88>)
 80019d8:	4613      	mov	r3, r2
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	4413      	add	r3, r2
 80019de:	00db      	lsls	r3, r3, #3
 80019e0:	440b      	add	r3, r1
 80019e2:	3315      	adds	r3, #21
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80019e8:	7bfb      	ldrb	r3, [r7, #15]
 80019ea:	2b06      	cmp	r3, #6
 80019ec:	d009      	beq.n	8001a02 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80019ee:	7bfa      	ldrb	r2, [r7, #15]
 80019f0:	4916      	ldr	r1, [pc, #88]	@ (8001a4c <LinkTimerAfter+0x88>)
 80019f2:	4613      	mov	r3, r2
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	4413      	add	r3, r2
 80019f8:	00db      	lsls	r3, r3, #3
 80019fa:	440b      	add	r3, r1
 80019fc:	3314      	adds	r3, #20
 80019fe:	79fa      	ldrb	r2, [r7, #7]
 8001a00:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001a02:	79fa      	ldrb	r2, [r7, #7]
 8001a04:	4911      	ldr	r1, [pc, #68]	@ (8001a4c <LinkTimerAfter+0x88>)
 8001a06:	4613      	mov	r3, r2
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	4413      	add	r3, r2
 8001a0c:	00db      	lsls	r3, r3, #3
 8001a0e:	440b      	add	r3, r1
 8001a10:	3315      	adds	r3, #21
 8001a12:	7bfa      	ldrb	r2, [r7, #15]
 8001a14:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001a16:	79fa      	ldrb	r2, [r7, #7]
 8001a18:	490c      	ldr	r1, [pc, #48]	@ (8001a4c <LinkTimerAfter+0x88>)
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	4413      	add	r3, r2
 8001a20:	00db      	lsls	r3, r3, #3
 8001a22:	440b      	add	r3, r1
 8001a24:	3314      	adds	r3, #20
 8001a26:	79ba      	ldrb	r2, [r7, #6]
 8001a28:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001a2a:	79ba      	ldrb	r2, [r7, #6]
 8001a2c:	4907      	ldr	r1, [pc, #28]	@ (8001a4c <LinkTimerAfter+0x88>)
 8001a2e:	4613      	mov	r3, r2
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	4413      	add	r3, r2
 8001a34:	00db      	lsls	r3, r3, #3
 8001a36:	440b      	add	r3, r1
 8001a38:	3315      	adds	r3, #21
 8001a3a:	79fa      	ldrb	r2, [r7, #7]
 8001a3c:	701a      	strb	r2, [r3, #0]

  return;
 8001a3e:	bf00      	nop
}
 8001a40:	3714      	adds	r7, #20
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	20000450 	.word	0x20000450

08001a50 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	460a      	mov	r2, r1
 8001a5a:	71fb      	strb	r3, [r7, #7]
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001a60:	4b29      	ldr	r3, [pc, #164]	@ (8001b08 <LinkTimerBefore+0xb8>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	79ba      	ldrb	r2, [r7, #6]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d032      	beq.n	8001ad2 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001a6c:	79ba      	ldrb	r2, [r7, #6]
 8001a6e:	4927      	ldr	r1, [pc, #156]	@ (8001b0c <LinkTimerBefore+0xbc>)
 8001a70:	4613      	mov	r3, r2
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	4413      	add	r3, r2
 8001a76:	00db      	lsls	r3, r3, #3
 8001a78:	440b      	add	r3, r1
 8001a7a:	3314      	adds	r3, #20
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8001a80:	7bfa      	ldrb	r2, [r7, #15]
 8001a82:	4922      	ldr	r1, [pc, #136]	@ (8001b0c <LinkTimerBefore+0xbc>)
 8001a84:	4613      	mov	r3, r2
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	4413      	add	r3, r2
 8001a8a:	00db      	lsls	r3, r3, #3
 8001a8c:	440b      	add	r3, r1
 8001a8e:	3315      	adds	r3, #21
 8001a90:	79fa      	ldrb	r2, [r7, #7]
 8001a92:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001a94:	79fa      	ldrb	r2, [r7, #7]
 8001a96:	491d      	ldr	r1, [pc, #116]	@ (8001b0c <LinkTimerBefore+0xbc>)
 8001a98:	4613      	mov	r3, r2
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	4413      	add	r3, r2
 8001a9e:	00db      	lsls	r3, r3, #3
 8001aa0:	440b      	add	r3, r1
 8001aa2:	3315      	adds	r3, #21
 8001aa4:	79ba      	ldrb	r2, [r7, #6]
 8001aa6:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001aa8:	79fa      	ldrb	r2, [r7, #7]
 8001aaa:	4918      	ldr	r1, [pc, #96]	@ (8001b0c <LinkTimerBefore+0xbc>)
 8001aac:	4613      	mov	r3, r2
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	4413      	add	r3, r2
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	440b      	add	r3, r1
 8001ab6:	3314      	adds	r3, #20
 8001ab8:	7bfa      	ldrb	r2, [r7, #15]
 8001aba:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001abc:	79ba      	ldrb	r2, [r7, #6]
 8001abe:	4913      	ldr	r1, [pc, #76]	@ (8001b0c <LinkTimerBefore+0xbc>)
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	4413      	add	r3, r2
 8001ac6:	00db      	lsls	r3, r3, #3
 8001ac8:	440b      	add	r3, r1
 8001aca:	3314      	adds	r3, #20
 8001acc:	79fa      	ldrb	r2, [r7, #7]
 8001ace:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001ad0:	e014      	b.n	8001afc <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001ad2:	79fa      	ldrb	r2, [r7, #7]
 8001ad4:	490d      	ldr	r1, [pc, #52]	@ (8001b0c <LinkTimerBefore+0xbc>)
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	4413      	add	r3, r2
 8001adc:	00db      	lsls	r3, r3, #3
 8001ade:	440b      	add	r3, r1
 8001ae0:	3315      	adds	r3, #21
 8001ae2:	79ba      	ldrb	r2, [r7, #6]
 8001ae4:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001ae6:	79ba      	ldrb	r2, [r7, #6]
 8001ae8:	4908      	ldr	r1, [pc, #32]	@ (8001b0c <LinkTimerBefore+0xbc>)
 8001aea:	4613      	mov	r3, r2
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	4413      	add	r3, r2
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	440b      	add	r3, r1
 8001af4:	3314      	adds	r3, #20
 8001af6:	79fa      	ldrb	r2, [r7, #7]
 8001af8:	701a      	strb	r2, [r3, #0]
  return;
 8001afa:	bf00      	nop
}
 8001afc:	3714      	adds	r7, #20
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	200004e0 	.word	0x200004e0
 8001b0c:	20000450 	.word	0x20000450

08001b10 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b1a:	4b4e      	ldr	r3, [pc, #312]	@ (8001c54 <linkTimer+0x144>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	2b06      	cmp	r3, #6
 8001b22:	d118      	bne.n	8001b56 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001b24:	4b4b      	ldr	r3, [pc, #300]	@ (8001c54 <linkTimer+0x144>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	b2da      	uxtb	r2, r3
 8001b2a:	4b4b      	ldr	r3, [pc, #300]	@ (8001c58 <linkTimer+0x148>)
 8001b2c:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001b2e:	4a49      	ldr	r2, [pc, #292]	@ (8001c54 <linkTimer+0x144>)
 8001b30:	79fb      	ldrb	r3, [r7, #7]
 8001b32:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001b34:	79fa      	ldrb	r2, [r7, #7]
 8001b36:	4949      	ldr	r1, [pc, #292]	@ (8001c5c <linkTimer+0x14c>)
 8001b38:	4613      	mov	r3, r2
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	4413      	add	r3, r2
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	440b      	add	r3, r1
 8001b42:	3315      	adds	r3, #21
 8001b44:	2206      	movs	r2, #6
 8001b46:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001b48:	4b45      	ldr	r3, [pc, #276]	@ (8001c60 <linkTimer+0x150>)
 8001b4a:	f04f 32ff 	mov.w	r2, #4294967295
 8001b4e:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001b50:	2300      	movs	r3, #0
 8001b52:	81fb      	strh	r3, [r7, #14]
 8001b54:	e078      	b.n	8001c48 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001b56:	f000 f909 	bl	8001d6c <ReturnTimeElapsed>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001b5e:	79fa      	ldrb	r2, [r7, #7]
 8001b60:	493e      	ldr	r1, [pc, #248]	@ (8001c5c <linkTimer+0x14c>)
 8001b62:	4613      	mov	r3, r2
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	4413      	add	r3, r2
 8001b68:	00db      	lsls	r3, r3, #3
 8001b6a:	440b      	add	r3, r1
 8001b6c:	3308      	adds	r3, #8
 8001b6e:	6819      	ldr	r1, [r3, #0]
 8001b70:	89fb      	ldrh	r3, [r7, #14]
 8001b72:	79fa      	ldrb	r2, [r7, #7]
 8001b74:	4419      	add	r1, r3
 8001b76:	4839      	ldr	r0, [pc, #228]	@ (8001c5c <linkTimer+0x14c>)
 8001b78:	4613      	mov	r3, r2
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	4413      	add	r3, r2
 8001b7e:	00db      	lsls	r3, r3, #3
 8001b80:	4403      	add	r3, r0
 8001b82:	3308      	adds	r3, #8
 8001b84:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001b86:	79fa      	ldrb	r2, [r7, #7]
 8001b88:	4934      	ldr	r1, [pc, #208]	@ (8001c5c <linkTimer+0x14c>)
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	4413      	add	r3, r2
 8001b90:	00db      	lsls	r3, r3, #3
 8001b92:	440b      	add	r3, r1
 8001b94:	3308      	adds	r3, #8
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001b9a:	4b2e      	ldr	r3, [pc, #184]	@ (8001c54 <linkTimer+0x144>)
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4a2e      	ldr	r2, [pc, #184]	@ (8001c5c <linkTimer+0x14c>)
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	440b      	add	r3, r1
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	4413      	add	r3, r2
 8001bae:	3308      	adds	r3, #8
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	68ba      	ldr	r2, [r7, #8]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d337      	bcc.n	8001c28 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001bb8:	4b26      	ldr	r3, [pc, #152]	@ (8001c54 <linkTimer+0x144>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001bbe:	7b7a      	ldrb	r2, [r7, #13]
 8001bc0:	4926      	ldr	r1, [pc, #152]	@ (8001c5c <linkTimer+0x14c>)
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	4413      	add	r3, r2
 8001bc8:	00db      	lsls	r3, r3, #3
 8001bca:	440b      	add	r3, r1
 8001bcc:	3315      	adds	r3, #21
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001bd2:	e013      	b.n	8001bfc <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001bd4:	7b7a      	ldrb	r2, [r7, #13]
 8001bd6:	4921      	ldr	r1, [pc, #132]	@ (8001c5c <linkTimer+0x14c>)
 8001bd8:	4613      	mov	r3, r2
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	4413      	add	r3, r2
 8001bde:	00db      	lsls	r3, r3, #3
 8001be0:	440b      	add	r3, r1
 8001be2:	3315      	adds	r3, #21
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001be8:	7b7a      	ldrb	r2, [r7, #13]
 8001bea:	491c      	ldr	r1, [pc, #112]	@ (8001c5c <linkTimer+0x14c>)
 8001bec:	4613      	mov	r3, r2
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	4413      	add	r3, r2
 8001bf2:	00db      	lsls	r3, r3, #3
 8001bf4:	440b      	add	r3, r1
 8001bf6:	3315      	adds	r3, #21
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001bfc:	7b3b      	ldrb	r3, [r7, #12]
 8001bfe:	2b06      	cmp	r3, #6
 8001c00:	d00b      	beq.n	8001c1a <linkTimer+0x10a>
 8001c02:	7b3a      	ldrb	r2, [r7, #12]
 8001c04:	4915      	ldr	r1, [pc, #84]	@ (8001c5c <linkTimer+0x14c>)
 8001c06:	4613      	mov	r3, r2
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	4413      	add	r3, r2
 8001c0c:	00db      	lsls	r3, r3, #3
 8001c0e:	440b      	add	r3, r1
 8001c10:	3308      	adds	r3, #8
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	68ba      	ldr	r2, [r7, #8]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d2dc      	bcs.n	8001bd4 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001c1a:	7b7a      	ldrb	r2, [r7, #13]
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	4611      	mov	r1, r2
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff fecf 	bl	80019c4 <LinkTimerAfter>
 8001c26:	e00f      	b.n	8001c48 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001c28:	4b0a      	ldr	r3, [pc, #40]	@ (8001c54 <linkTimer+0x144>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	b2da      	uxtb	r2, r3
 8001c2e:	79fb      	ldrb	r3, [r7, #7]
 8001c30:	4611      	mov	r1, r2
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff ff0c 	bl	8001a50 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001c38:	4b06      	ldr	r3, [pc, #24]	@ (8001c54 <linkTimer+0x144>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	b2da      	uxtb	r2, r3
 8001c3e:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <linkTimer+0x148>)
 8001c40:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001c42:	4a04      	ldr	r2, [pc, #16]	@ (8001c54 <linkTimer+0x144>)
 8001c44:	79fb      	ldrb	r3, [r7, #7]
 8001c46:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001c48:	89fb      	ldrh	r3, [r7, #14]
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	200004e0 	.word	0x200004e0
 8001c58:	200004e1 	.word	0x200004e1
 8001c5c:	20000450 	.word	0x20000450
 8001c60:	200004e4 	.word	0x200004e4

08001c64 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	460a      	mov	r2, r1
 8001c6e:	71fb      	strb	r3, [r7, #7]
 8001c70:	4613      	mov	r3, r2
 8001c72:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001c74:	4b39      	ldr	r3, [pc, #228]	@ (8001d5c <UnlinkTimer+0xf8>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	79fa      	ldrb	r2, [r7, #7]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d111      	bne.n	8001ca4 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001c80:	4b36      	ldr	r3, [pc, #216]	@ (8001d5c <UnlinkTimer+0xf8>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	4b36      	ldr	r3, [pc, #216]	@ (8001d60 <UnlinkTimer+0xfc>)
 8001c88:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001c8a:	79fa      	ldrb	r2, [r7, #7]
 8001c8c:	4935      	ldr	r1, [pc, #212]	@ (8001d64 <UnlinkTimer+0x100>)
 8001c8e:	4613      	mov	r3, r2
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	4413      	add	r3, r2
 8001c94:	00db      	lsls	r3, r3, #3
 8001c96:	440b      	add	r3, r1
 8001c98:	3315      	adds	r3, #21
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	4b2f      	ldr	r3, [pc, #188]	@ (8001d5c <UnlinkTimer+0xf8>)
 8001ca0:	701a      	strb	r2, [r3, #0]
 8001ca2:	e03e      	b.n	8001d22 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001ca4:	79fa      	ldrb	r2, [r7, #7]
 8001ca6:	492f      	ldr	r1, [pc, #188]	@ (8001d64 <UnlinkTimer+0x100>)
 8001ca8:	4613      	mov	r3, r2
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	4413      	add	r3, r2
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	440b      	add	r3, r1
 8001cb2:	3314      	adds	r3, #20
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001cb8:	79fa      	ldrb	r2, [r7, #7]
 8001cba:	492a      	ldr	r1, [pc, #168]	@ (8001d64 <UnlinkTimer+0x100>)
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	4413      	add	r3, r2
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	440b      	add	r3, r1
 8001cc6:	3315      	adds	r3, #21
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001ccc:	79f9      	ldrb	r1, [r7, #7]
 8001cce:	7bfa      	ldrb	r2, [r7, #15]
 8001cd0:	4824      	ldr	r0, [pc, #144]	@ (8001d64 <UnlinkTimer+0x100>)
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	440b      	add	r3, r1
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	4403      	add	r3, r0
 8001cdc:	3315      	adds	r3, #21
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	b2d8      	uxtb	r0, r3
 8001ce2:	4920      	ldr	r1, [pc, #128]	@ (8001d64 <UnlinkTimer+0x100>)
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	4413      	add	r3, r2
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	440b      	add	r3, r1
 8001cee:	3315      	adds	r3, #21
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001cf4:	7bbb      	ldrb	r3, [r7, #14]
 8001cf6:	2b06      	cmp	r3, #6
 8001cf8:	d013      	beq.n	8001d22 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001cfa:	79f9      	ldrb	r1, [r7, #7]
 8001cfc:	7bba      	ldrb	r2, [r7, #14]
 8001cfe:	4819      	ldr	r0, [pc, #100]	@ (8001d64 <UnlinkTimer+0x100>)
 8001d00:	460b      	mov	r3, r1
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	440b      	add	r3, r1
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	4403      	add	r3, r0
 8001d0a:	3314      	adds	r3, #20
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	b2d8      	uxtb	r0, r3
 8001d10:	4914      	ldr	r1, [pc, #80]	@ (8001d64 <UnlinkTimer+0x100>)
 8001d12:	4613      	mov	r3, r2
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	4413      	add	r3, r2
 8001d18:	00db      	lsls	r3, r3, #3
 8001d1a:	440b      	add	r3, r1
 8001d1c:	3314      	adds	r3, #20
 8001d1e:	4602      	mov	r2, r0
 8001d20:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001d22:	79fa      	ldrb	r2, [r7, #7]
 8001d24:	490f      	ldr	r1, [pc, #60]	@ (8001d64 <UnlinkTimer+0x100>)
 8001d26:	4613      	mov	r3, r2
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	4413      	add	r3, r2
 8001d2c:	00db      	lsls	r3, r3, #3
 8001d2e:	440b      	add	r3, r1
 8001d30:	330c      	adds	r3, #12
 8001d32:	2201      	movs	r2, #1
 8001d34:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001d36:	4b09      	ldr	r3, [pc, #36]	@ (8001d5c <UnlinkTimer+0xf8>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	2b06      	cmp	r3, #6
 8001d3e:	d107      	bne.n	8001d50 <UnlinkTimer+0xec>
 8001d40:	79bb      	ldrb	r3, [r7, #6]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d104      	bne.n	8001d50 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001d46:	4b08      	ldr	r3, [pc, #32]	@ (8001d68 <UnlinkTimer+0x104>)
 8001d48:	f04f 32ff 	mov.w	r2, #4294967295
 8001d4c:	601a      	str	r2, [r3, #0]
  }

  return;
 8001d4e:	bf00      	nop
 8001d50:	bf00      	nop
}
 8001d52:	3714      	adds	r7, #20
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr
 8001d5c:	200004e0 	.word	0x200004e0
 8001d60:	200004e1 	.word	0x200004e1
 8001d64:	20000450 	.word	0x20000450
 8001d68:	200004e4 	.word	0x200004e4

08001d6c <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001d72:	4b1a      	ldr	r3, [pc, #104]	@ (8001ddc <ReturnTimeElapsed+0x70>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d7a:	d026      	beq.n	8001dca <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001d7c:	f7ff fe02 	bl	8001984 <ReadRtcSsrValue>
 8001d80:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8001d82:	4b16      	ldr	r3, [pc, #88]	@ (8001ddc <ReturnTimeElapsed+0x70>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d805      	bhi.n	8001d98 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001d8c:	4b13      	ldr	r3, [pc, #76]	@ (8001ddc <ReturnTimeElapsed+0x70>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	607b      	str	r3, [r7, #4]
 8001d96:	e00a      	b.n	8001dae <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001d98:	4b11      	ldr	r3, [pc, #68]	@ (8001de0 <ReturnTimeElapsed+0x74>)
 8001d9a:	881b      	ldrh	r3, [r3, #0]
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001da4:	4b0d      	ldr	r3, [pc, #52]	@ (8001ddc <ReturnTimeElapsed+0x70>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	683a      	ldr	r2, [r7, #0]
 8001daa:	4413      	add	r3, r2
 8001dac:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001dae:	4b0d      	ldr	r3, [pc, #52]	@ (8001de4 <ReturnTimeElapsed+0x78>)
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	461a      	mov	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	fb02 f303 	mul.w	r3, r2, r3
 8001dba:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8001de8 <ReturnTimeElapsed+0x7c>)
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	40d3      	lsrs	r3, r2
 8001dc6:	607b      	str	r3, [r7, #4]
 8001dc8:	e001      	b.n	8001dce <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	b29b      	uxth	r3, r3
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	200004e4 	.word	0x200004e4
 8001de0:	200004ec 	.word	0x200004ec
 8001de4:	200004ea 	.word	0x200004ea
 8001de8:	200004e9 	.word	0x200004e9

08001dec <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001df6:	88fb      	ldrh	r3, [r7, #6]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d108      	bne.n	8001e0e <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001dfc:	f7ff fdc2 	bl	8001984 <ReadRtcSsrValue>
 8001e00:	4603      	mov	r3, r0
 8001e02:	4a21      	ldr	r2, [pc, #132]	@ (8001e88 <RestartWakeupCounter+0x9c>)
 8001e04:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001e06:	2003      	movs	r0, #3
 8001e08:	f006 fbfb 	bl	8008602 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001e0c:	e039      	b.n	8001e82 <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001e0e:	88fb      	ldrh	r3, [r7, #6]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d803      	bhi.n	8001e1c <RestartWakeupCounter+0x30>
 8001e14:	4b1d      	ldr	r3, [pc, #116]	@ (8001e8c <RestartWakeupCounter+0xa0>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d002      	beq.n	8001e22 <RestartWakeupCounter+0x36>
      Value -= 1;
 8001e1c:	88fb      	ldrh	r3, [r7, #6]
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001e22:	bf00      	nop
 8001e24:	4b1a      	ldr	r3, [pc, #104]	@ (8001e90 <RestartWakeupCounter+0xa4>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	f003 0304 	and.w	r3, r3, #4
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d0f8      	beq.n	8001e24 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001e32:	4b17      	ldr	r3, [pc, #92]	@ (8001e90 <RestartWakeupCounter+0xa4>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	b2da      	uxtb	r2, r3
 8001e3a:	4b15      	ldr	r3, [pc, #84]	@ (8001e90 <RestartWakeupCounter+0xa4>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001e42:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001e44:	4b13      	ldr	r3, [pc, #76]	@ (8001e94 <RestartWakeupCounter+0xa8>)
 8001e46:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001e4a:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001e4c:	2003      	movs	r0, #3
 8001e4e:	f006 fbe6 	bl	800861e <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001e52:	4b11      	ldr	r3, [pc, #68]	@ (8001e98 <RestartWakeupCounter+0xac>)
 8001e54:	695b      	ldr	r3, [r3, #20]
 8001e56:	0c1b      	lsrs	r3, r3, #16
 8001e58:	041b      	lsls	r3, r3, #16
 8001e5a:	88fa      	ldrh	r2, [r7, #6]
 8001e5c:	490e      	ldr	r1, [pc, #56]	@ (8001e98 <RestartWakeupCounter+0xac>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001e62:	f7ff fd8f 	bl	8001984 <ReadRtcSsrValue>
 8001e66:	4603      	mov	r3, r0
 8001e68:	4a07      	ldr	r2, [pc, #28]	@ (8001e88 <RestartWakeupCounter+0x9c>)
 8001e6a:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001e6c:	4b08      	ldr	r3, [pc, #32]	@ (8001e90 <RestartWakeupCounter+0xa4>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	689a      	ldr	r2, [r3, #8]
 8001e72:	4b07      	ldr	r3, [pc, #28]	@ (8001e90 <RestartWakeupCounter+0xa4>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001e7a:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001e7c:	f3af 8000 	nop.w
  return ;
 8001e80:	bf00      	nop
}
 8001e82:	3708      	adds	r7, #8
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	200004e4 	.word	0x200004e4
 8001e8c:	200004e9 	.word	0x200004e9
 8001e90:	20000d20 	.word	0x20000d20
 8001e94:	58000800 	.word	0x58000800
 8001e98:	40002800 	.word	0x40002800

08001e9c <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001ea2:	4b45      	ldr	r3, [pc, #276]	@ (8001fb8 <RescheduleTimerList+0x11c>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001eaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eae:	d107      	bne.n	8001ec0 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001eb0:	bf00      	nop
 8001eb2:	4b42      	ldr	r3, [pc, #264]	@ (8001fbc <RescheduleTimerList+0x120>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	f003 0304 	and.w	r3, r3, #4
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d1f8      	bne.n	8001eb2 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001ec0:	4b3e      	ldr	r3, [pc, #248]	@ (8001fbc <RescheduleTimerList+0x120>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	689a      	ldr	r2, [r3, #8]
 8001ec6:	4b3d      	ldr	r3, [pc, #244]	@ (8001fbc <RescheduleTimerList+0x120>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ece:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8001ed0:	4b3b      	ldr	r3, [pc, #236]	@ (8001fc0 <RescheduleTimerList+0x124>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001ed6:	7bfa      	ldrb	r2, [r7, #15]
 8001ed8:	493a      	ldr	r1, [pc, #232]	@ (8001fc4 <RescheduleTimerList+0x128>)
 8001eda:	4613      	mov	r3, r2
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	4413      	add	r3, r2
 8001ee0:	00db      	lsls	r3, r3, #3
 8001ee2:	440b      	add	r3, r1
 8001ee4:	3308      	adds	r3, #8
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001eea:	f7ff ff3f 	bl	8001d6c <ReturnTimeElapsed>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001ef2:	88fb      	ldrh	r3, [r7, #6]
 8001ef4:	68ba      	ldr	r2, [r7, #8]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d205      	bcs.n	8001f06 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001efa:	2300      	movs	r3, #0
 8001efc:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001efe:	4b32      	ldr	r3, [pc, #200]	@ (8001fc8 <RescheduleTimerList+0x12c>)
 8001f00:	2201      	movs	r2, #1
 8001f02:	701a      	strb	r2, [r3, #0]
 8001f04:	e04d      	b.n	8001fa2 <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001f06:	88fb      	ldrh	r3, [r7, #6]
 8001f08:	4a30      	ldr	r2, [pc, #192]	@ (8001fcc <RescheduleTimerList+0x130>)
 8001f0a:	8812      	ldrh	r2, [r2, #0]
 8001f0c:	b292      	uxth	r2, r2
 8001f0e:	4413      	add	r3, r2
 8001f10:	461a      	mov	r2, r3
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d906      	bls.n	8001f26 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001f18:	4b2c      	ldr	r3, [pc, #176]	@ (8001fcc <RescheduleTimerList+0x130>)
 8001f1a:	881b      	ldrh	r3, [r3, #0]
 8001f1c:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001f1e:	4b2a      	ldr	r3, [pc, #168]	@ (8001fc8 <RescheduleTimerList+0x12c>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	701a      	strb	r2, [r3, #0]
 8001f24:	e03d      	b.n	8001fa2 <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	88fb      	ldrh	r3, [r7, #6]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001f30:	4b25      	ldr	r3, [pc, #148]	@ (8001fc8 <RescheduleTimerList+0x12c>)
 8001f32:	2201      	movs	r2, #1
 8001f34:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001f36:	e034      	b.n	8001fa2 <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001f38:	7bfa      	ldrb	r2, [r7, #15]
 8001f3a:	4922      	ldr	r1, [pc, #136]	@ (8001fc4 <RescheduleTimerList+0x128>)
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	4413      	add	r3, r2
 8001f42:	00db      	lsls	r3, r3, #3
 8001f44:	440b      	add	r3, r1
 8001f46:	3308      	adds	r3, #8
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	88fb      	ldrh	r3, [r7, #6]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d20a      	bcs.n	8001f66 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001f50:	7bfa      	ldrb	r2, [r7, #15]
 8001f52:	491c      	ldr	r1, [pc, #112]	@ (8001fc4 <RescheduleTimerList+0x128>)
 8001f54:	4613      	mov	r3, r2
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	4413      	add	r3, r2
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	440b      	add	r3, r1
 8001f5e:	3308      	adds	r3, #8
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	e013      	b.n	8001f8e <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001f66:	7bfa      	ldrb	r2, [r7, #15]
 8001f68:	4916      	ldr	r1, [pc, #88]	@ (8001fc4 <RescheduleTimerList+0x128>)
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	005b      	lsls	r3, r3, #1
 8001f6e:	4413      	add	r3, r2
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	440b      	add	r3, r1
 8001f74:	3308      	adds	r3, #8
 8001f76:	6819      	ldr	r1, [r3, #0]
 8001f78:	88fb      	ldrh	r3, [r7, #6]
 8001f7a:	7bfa      	ldrb	r2, [r7, #15]
 8001f7c:	1ac9      	subs	r1, r1, r3
 8001f7e:	4811      	ldr	r0, [pc, #68]	@ (8001fc4 <RescheduleTimerList+0x128>)
 8001f80:	4613      	mov	r3, r2
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	4413      	add	r3, r2
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	4403      	add	r3, r0
 8001f8a:	3308      	adds	r3, #8
 8001f8c:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001f8e:	7bfa      	ldrb	r2, [r7, #15]
 8001f90:	490c      	ldr	r1, [pc, #48]	@ (8001fc4 <RescheduleTimerList+0x128>)
 8001f92:	4613      	mov	r3, r2
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	4413      	add	r3, r2
 8001f98:	00db      	lsls	r3, r3, #3
 8001f9a:	440b      	add	r3, r1
 8001f9c:	3315      	adds	r3, #21
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001fa2:	7bfb      	ldrb	r3, [r7, #15]
 8001fa4:	2b06      	cmp	r3, #6
 8001fa6:	d1c7      	bne.n	8001f38 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001fa8:	89bb      	ldrh	r3, [r7, #12]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff ff1e 	bl	8001dec <RestartWakeupCounter>

  return ;
 8001fb0:	bf00      	nop
}
 8001fb2:	3710      	adds	r7, #16
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40002800 	.word	0x40002800
 8001fbc:	20000d20 	.word	0x20000d20
 8001fc0:	200004e0 	.word	0x200004e0
 8001fc4:	20000450 	.word	0x20000450
 8001fc8:	200004e8 	.word	0x200004e8
 8001fcc:	200004ee 	.word	0x200004ee

08001fd0 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08a      	sub	sp, #40	@ 0x28
 8001fd4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fd6:	f3ef 8310 	mrs	r3, PRIMASK
 8001fda:	617b      	str	r3, [r7, #20]
  return(result);
 8001fdc:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001fde:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8001fe0:	b672      	cpsid	i
}
 8001fe2:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001fe4:	4b59      	ldr	r3, [pc, #356]	@ (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	22ca      	movs	r2, #202	@ 0xca
 8001fea:	625a      	str	r2, [r3, #36]	@ 0x24
 8001fec:	4b57      	ldr	r3, [pc, #348]	@ (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2253      	movs	r2, #83	@ 0x53
 8001ff2:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8001ff4:	4b55      	ldr	r3, [pc, #340]	@ (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	689a      	ldr	r2, [r3, #8]
 8001ffa:	4b54      	ldr	r3, [pc, #336]	@ (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002002:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8002004:	4b52      	ldr	r3, [pc, #328]	@ (8002150 <HW_TS_RTC_Wakeup_Handler+0x180>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 800200c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002010:	4950      	ldr	r1, [pc, #320]	@ (8002154 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002012:	4613      	mov	r3, r2
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	4413      	add	r3, r2
 8002018:	00db      	lsls	r3, r3, #3
 800201a:	440b      	add	r3, r1
 800201c:	330c      	adds	r3, #12
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	b2db      	uxtb	r3, r3
 8002022:	2b02      	cmp	r3, #2
 8002024:	d16e      	bne.n	8002104 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8002026:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800202a:	494a      	ldr	r1, [pc, #296]	@ (8002154 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800202c:	4613      	mov	r3, r2
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	4413      	add	r3, r2
 8002032:	00db      	lsls	r3, r3, #3
 8002034:	440b      	add	r3, r1
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 800203a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800203e:	4945      	ldr	r1, [pc, #276]	@ (8002154 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002040:	4613      	mov	r3, r2
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	4413      	add	r3, r2
 8002046:	00db      	lsls	r3, r3, #3
 8002048:	440b      	add	r3, r1
 800204a:	3310      	adds	r3, #16
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002050:	4b41      	ldr	r3, [pc, #260]	@ (8002158 <HW_TS_RTC_Wakeup_Handler+0x188>)
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	b2db      	uxtb	r3, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d04c      	beq.n	80020f4 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 800205a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800205e:	493d      	ldr	r1, [pc, #244]	@ (8002154 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002060:	4613      	mov	r3, r2
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	4413      	add	r3, r2
 8002066:	00db      	lsls	r3, r3, #3
 8002068:	440b      	add	r3, r1
 800206a:	330d      	adds	r3, #13
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	b2db      	uxtb	r3, r3
 8002070:	2b01      	cmp	r3, #1
 8002072:	d124      	bne.n	80020be <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8002074:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002078:	2101      	movs	r1, #1
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff fdf2 	bl	8001c64 <UnlinkTimer>
 8002080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002082:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	f383 8810 	msr	PRIMASK, r3
}
 800208a:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 800208c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002090:	4930      	ldr	r1, [pc, #192]	@ (8002154 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002092:	4613      	mov	r3, r2
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	4413      	add	r3, r2
 8002098:	00db      	lsls	r3, r3, #3
 800209a:	440b      	add	r3, r1
 800209c:	3304      	adds	r3, #4
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020a4:	4611      	mov	r1, r2
 80020a6:	4618      	mov	r0, r3
 80020a8:	f000 f9b8 	bl	800241c <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80020ac:	4b27      	ldr	r3, [pc, #156]	@ (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	22ca      	movs	r2, #202	@ 0xca
 80020b2:	625a      	str	r2, [r3, #36]	@ 0x24
 80020b4:	4b25      	ldr	r3, [pc, #148]	@ (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2253      	movs	r2, #83	@ 0x53
 80020ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80020bc:	e012      	b.n	80020e4 <HW_TS_RTC_Wakeup_Handler+0x114>
 80020be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	f383 8810 	msr	PRIMASK, r3
}
 80020c8:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 80020ca:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020ce:	4618      	mov	r0, r3
 80020d0:	f000 f920 	bl	8002314 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80020d4:	4b1d      	ldr	r3, [pc, #116]	@ (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	22ca      	movs	r2, #202	@ 0xca
 80020da:	625a      	str	r2, [r3, #36]	@ 0x24
 80020dc:	4b1b      	ldr	r3, [pc, #108]	@ (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2253      	movs	r2, #83	@ 0x53
 80020e2:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 80020e4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020e8:	69fa      	ldr	r2, [r7, #28]
 80020ea:	4619      	mov	r1, r3
 80020ec:	69b8      	ldr	r0, [r7, #24]
 80020ee:	f000 fa1b 	bl	8002528 <HW_TS_RTC_Int_AppNot>
 80020f2:	e022      	b.n	800213a <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 80020f4:	f7ff fed2 	bl	8001e9c <RescheduleTimerList>
 80020f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fa:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	f383 8810 	msr	PRIMASK, r3
}
 8002102:	e01a      	b.n	800213a <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002104:	bf00      	nop
 8002106:	4b11      	ldr	r3, [pc, #68]	@ (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	f003 0304 	and.w	r3, r3, #4
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0f8      	beq.n	8002106 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002114:	4b0d      	ldr	r3, [pc, #52]	@ (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	b2da      	uxtb	r2, r3
 800211c:	4b0b      	ldr	r3, [pc, #44]	@ (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002124:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002126:	4b0d      	ldr	r3, [pc, #52]	@ (800215c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8002128:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800212c:	60da      	str	r2, [r3, #12]
 800212e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002130:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f383 8810 	msr	PRIMASK, r3
}
 8002138:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800213a:	4b04      	ldr	r3, [pc, #16]	@ (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	22ff      	movs	r2, #255	@ 0xff
 8002140:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8002142:	bf00      	nop
}
 8002144:	3728      	adds	r7, #40	@ 0x28
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000d20 	.word	0x20000d20
 8002150:	200004e0 	.word	0x200004e0
 8002154:	20000450 	.word	0x20000450
 8002158:	200004e8 	.word	0x200004e8
 800215c:	58000800 	.word	0x58000800

08002160 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b088      	sub	sp, #32
 8002164:	af00      	add	r7, sp, #0
 8002166:	4603      	mov	r3, r0
 8002168:	6039      	str	r1, [r7, #0]
 800216a:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800216c:	4b5e      	ldr	r3, [pc, #376]	@ (80022e8 <HW_TS_Init+0x188>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	22ca      	movs	r2, #202	@ 0xca
 8002172:	625a      	str	r2, [r3, #36]	@ 0x24
 8002174:	4b5c      	ldr	r3, [pc, #368]	@ (80022e8 <HW_TS_Init+0x188>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2253      	movs	r2, #83	@ 0x53
 800217a:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800217c:	4b5b      	ldr	r3, [pc, #364]	@ (80022ec <HW_TS_Init+0x18c>)
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	4a5a      	ldr	r2, [pc, #360]	@ (80022ec <HW_TS_Init+0x18c>)
 8002182:	f043 0320 	orr.w	r3, r3, #32
 8002186:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8002188:	4b58      	ldr	r3, [pc, #352]	@ (80022ec <HW_TS_Init+0x18c>)
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	b2db      	uxtb	r3, r3
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	b2db      	uxtb	r3, r3
 8002194:	f1c3 0304 	rsb	r3, r3, #4
 8002198:	b2da      	uxtb	r2, r3
 800219a:	4b55      	ldr	r3, [pc, #340]	@ (80022f0 <HW_TS_Init+0x190>)
 800219c:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 800219e:	4b53      	ldr	r3, [pc, #332]	@ (80022ec <HW_TS_Init+0x18c>)
 80021a0:	691b      	ldr	r3, [r3, #16]
 80021a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80021a6:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 80021aa:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	fa92 f2a2 	rbit	r2, r2
 80021b2:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021b4:	68fa      	ldr	r2, [r7, #12]
 80021b6:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80021b8:	697a      	ldr	r2, [r7, #20]
 80021ba:	2a00      	cmp	r2, #0
 80021bc:	d101      	bne.n	80021c2 <HW_TS_Init+0x62>
  {
    return 32U;
 80021be:	2220      	movs	r2, #32
 80021c0:	e003      	b.n	80021ca <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 80021c2:	697a      	ldr	r2, [r7, #20]
 80021c4:	fab2 f282 	clz	r2, r2
 80021c8:	b2d2      	uxtb	r2, r2
 80021ca:	40d3      	lsrs	r3, r2
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	3301      	adds	r3, #1
 80021d0:	b2da      	uxtb	r2, r3
 80021d2:	4b48      	ldr	r3, [pc, #288]	@ (80022f4 <HW_TS_Init+0x194>)
 80021d4:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 80021d6:	4b45      	ldr	r3, [pc, #276]	@ (80022ec <HW_TS_Init+0x18c>)
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	b29b      	uxth	r3, r3
 80021dc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	3301      	adds	r3, #1
 80021e4:	b29a      	uxth	r2, r3
 80021e6:	4b44      	ldr	r3, [pc, #272]	@ (80022f8 <HW_TS_Init+0x198>)
 80021e8:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 80021ea:	4b43      	ldr	r3, [pc, #268]	@ (80022f8 <HW_TS_Init+0x198>)
 80021ec:	881b      	ldrh	r3, [r3, #0]
 80021ee:	3b01      	subs	r3, #1
 80021f0:	4a40      	ldr	r2, [pc, #256]	@ (80022f4 <HW_TS_Init+0x194>)
 80021f2:	7812      	ldrb	r2, [r2, #0]
 80021f4:	fb02 f303 	mul.w	r3, r2, r3
 80021f8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80021fc:	4a3c      	ldr	r2, [pc, #240]	@ (80022f0 <HW_TS_Init+0x190>)
 80021fe:	7812      	ldrb	r2, [r2, #0]
 8002200:	40d3      	lsrs	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800220a:	4293      	cmp	r3, r2
 800220c:	d904      	bls.n	8002218 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 800220e:	4b3b      	ldr	r3, [pc, #236]	@ (80022fc <HW_TS_Init+0x19c>)
 8002210:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002214:	801a      	strh	r2, [r3, #0]
 8002216:	e003      	b.n	8002220 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8002218:	69bb      	ldr	r3, [r7, #24]
 800221a:	b29a      	uxth	r2, r3
 800221c:	4b37      	ldr	r3, [pc, #220]	@ (80022fc <HW_TS_Init+0x19c>)
 800221e:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002220:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002224:	f7ff fb9c 	bl	8001960 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002228:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800222c:	f7ff fb84 	bl	8001938 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8002230:	79fb      	ldrb	r3, [r7, #7]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d13d      	bne.n	80022b2 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002236:	4b32      	ldr	r3, [pc, #200]	@ (8002300 <HW_TS_Init+0x1a0>)
 8002238:	2201      	movs	r2, #1
 800223a:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800223c:	4b31      	ldr	r3, [pc, #196]	@ (8002304 <HW_TS_Init+0x1a4>)
 800223e:	f04f 32ff 	mov.w	r2, #4294967295
 8002242:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002244:	2300      	movs	r3, #0
 8002246:	77fb      	strb	r3, [r7, #31]
 8002248:	e00c      	b.n	8002264 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 800224a:	7ffa      	ldrb	r2, [r7, #31]
 800224c:	492e      	ldr	r1, [pc, #184]	@ (8002308 <HW_TS_Init+0x1a8>)
 800224e:	4613      	mov	r3, r2
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	4413      	add	r3, r2
 8002254:	00db      	lsls	r3, r3, #3
 8002256:	440b      	add	r3, r1
 8002258:	330c      	adds	r3, #12
 800225a:	2200      	movs	r2, #0
 800225c:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800225e:	7ffb      	ldrb	r3, [r7, #31]
 8002260:	3301      	adds	r3, #1
 8002262:	77fb      	strb	r3, [r7, #31]
 8002264:	7ffb      	ldrb	r3, [r7, #31]
 8002266:	2b05      	cmp	r3, #5
 8002268:	d9ef      	bls.n	800224a <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 800226a:	4b28      	ldr	r3, [pc, #160]	@ (800230c <HW_TS_Init+0x1ac>)
 800226c:	2206      	movs	r2, #6
 800226e:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8002270:	4b1d      	ldr	r3, [pc, #116]	@ (80022e8 <HW_TS_Init+0x188>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	689a      	ldr	r2, [r3, #8]
 8002276:	4b1c      	ldr	r3, [pc, #112]	@ (80022e8 <HW_TS_Init+0x188>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800227e:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8002280:	4b19      	ldr	r3, [pc, #100]	@ (80022e8 <HW_TS_Init+0x188>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	b2da      	uxtb	r2, r3
 8002288:	4b17      	ldr	r3, [pc, #92]	@ (80022e8 <HW_TS_Init+0x188>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002290:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8002292:	4b1f      	ldr	r3, [pc, #124]	@ (8002310 <HW_TS_Init+0x1b0>)
 8002294:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002298:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 800229a:	2003      	movs	r0, #3
 800229c:	f006 f9bf 	bl	800861e <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 80022a0:	4b11      	ldr	r3, [pc, #68]	@ (80022e8 <HW_TS_Init+0x188>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	689a      	ldr	r2, [r3, #8]
 80022a6:	4b10      	ldr	r3, [pc, #64]	@ (80022e8 <HW_TS_Init+0x188>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	e009      	b.n	80022c6 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80022b2:	4b0d      	ldr	r3, [pc, #52]	@ (80022e8 <HW_TS_Init+0x188>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d002      	beq.n	80022c6 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80022c0:	2003      	movs	r0, #3
 80022c2:	f006 f99e 	bl	8008602 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80022c6:	4b08      	ldr	r3, [pc, #32]	@ (80022e8 <HW_TS_Init+0x188>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	22ff      	movs	r2, #255	@ 0xff
 80022cc:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 80022ce:	2200      	movs	r2, #0
 80022d0:	2103      	movs	r1, #3
 80022d2:	2003      	movs	r0, #3
 80022d4:	f006 f953 	bl	800857e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80022d8:	2003      	movs	r0, #3
 80022da:	f006 f96a 	bl	80085b2 <HAL_NVIC_EnableIRQ>

  return;
 80022de:	bf00      	nop
}
 80022e0:	3720      	adds	r7, #32
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	20000d20 	.word	0x20000d20
 80022ec:	40002800 	.word	0x40002800
 80022f0:	200004e9 	.word	0x200004e9
 80022f4:	200004ea 	.word	0x200004ea
 80022f8:	200004ec 	.word	0x200004ec
 80022fc:	200004ee 	.word	0x200004ee
 8002300:	200004e8 	.word	0x200004e8
 8002304:	200004e4 	.word	0x200004e4
 8002308:	20000450 	.word	0x20000450
 800230c:	200004e0 	.word	0x200004e0
 8002310:	58000800 	.word	0x58000800

08002314 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	4603      	mov	r3, r0
 800231c:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800231e:	f3ef 8310 	mrs	r3, PRIMASK
 8002322:	60fb      	str	r3, [r7, #12]
  return(result);
 8002324:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002326:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002328:	b672      	cpsid	i
}
 800232a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800232c:	2003      	movs	r0, #3
 800232e:	f006 f94e 	bl	80085ce <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002332:	4b34      	ldr	r3, [pc, #208]	@ (8002404 <HW_TS_Stop+0xf0>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	22ca      	movs	r2, #202	@ 0xca
 8002338:	625a      	str	r2, [r3, #36]	@ 0x24
 800233a:	4b32      	ldr	r3, [pc, #200]	@ (8002404 <HW_TS_Stop+0xf0>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	2253      	movs	r2, #83	@ 0x53
 8002340:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002342:	79fa      	ldrb	r2, [r7, #7]
 8002344:	4930      	ldr	r1, [pc, #192]	@ (8002408 <HW_TS_Stop+0xf4>)
 8002346:	4613      	mov	r3, r2
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	4413      	add	r3, r2
 800234c:	00db      	lsls	r3, r3, #3
 800234e:	440b      	add	r3, r1
 8002350:	330c      	adds	r3, #12
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	b2db      	uxtb	r3, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d142      	bne.n	80023e0 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 800235a:	79fb      	ldrb	r3, [r7, #7]
 800235c:	2100      	movs	r1, #0
 800235e:	4618      	mov	r0, r3
 8002360:	f7ff fc80 	bl	8001c64 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002364:	4b29      	ldr	r3, [pc, #164]	@ (800240c <HW_TS_Stop+0xf8>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800236a:	7cfb      	ldrb	r3, [r7, #19]
 800236c:	2b06      	cmp	r3, #6
 800236e:	d12f      	bne.n	80023d0 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002370:	4b27      	ldr	r3, [pc, #156]	@ (8002410 <HW_TS_Stop+0xfc>)
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002378:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800237c:	d107      	bne.n	800238e <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 800237e:	bf00      	nop
 8002380:	4b20      	ldr	r3, [pc, #128]	@ (8002404 <HW_TS_Stop+0xf0>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68db      	ldr	r3, [r3, #12]
 8002386:	f003 0304 	and.w	r3, r3, #4
 800238a:	2b00      	cmp	r3, #0
 800238c:	d1f8      	bne.n	8002380 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 800238e:	4b1d      	ldr	r3, [pc, #116]	@ (8002404 <HW_TS_Stop+0xf0>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	4b1b      	ldr	r3, [pc, #108]	@ (8002404 <HW_TS_Stop+0xf0>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800239c:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 800239e:	bf00      	nop
 80023a0:	4b18      	ldr	r3, [pc, #96]	@ (8002404 <HW_TS_Stop+0xf0>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	f003 0304 	and.w	r3, r3, #4
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0f8      	beq.n	80023a0 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80023ae:	4b15      	ldr	r3, [pc, #84]	@ (8002404 <HW_TS_Stop+0xf0>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	b2da      	uxtb	r2, r3
 80023b6:	4b13      	ldr	r3, [pc, #76]	@ (8002404 <HW_TS_Stop+0xf0>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80023be:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80023c0:	4b14      	ldr	r3, [pc, #80]	@ (8002414 <HW_TS_Stop+0x100>)
 80023c2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80023c6:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80023c8:	2003      	movs	r0, #3
 80023ca:	f006 f928 	bl	800861e <HAL_NVIC_ClearPendingIRQ>
 80023ce:	e007      	b.n	80023e0 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80023d0:	4b11      	ldr	r3, [pc, #68]	@ (8002418 <HW_TS_Stop+0x104>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	7cfa      	ldrb	r2, [r7, #19]
 80023d8:	429a      	cmp	r2, r3
 80023da:	d001      	beq.n	80023e0 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 80023dc:	f7ff fd5e 	bl	8001e9c <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80023e0:	4b08      	ldr	r3, [pc, #32]	@ (8002404 <HW_TS_Stop+0xf0>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	22ff      	movs	r2, #255	@ 0xff
 80023e6:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80023e8:	2003      	movs	r0, #3
 80023ea:	f006 f8e2 	bl	80085b2 <HAL_NVIC_EnableIRQ>
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	f383 8810 	msr	PRIMASK, r3
}
 80023f8:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80023fa:	bf00      	nop
}
 80023fc:	3718      	adds	r7, #24
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20000d20 	.word	0x20000d20
 8002408:	20000450 	.word	0x20000450
 800240c:	200004e0 	.word	0x200004e0
 8002410:	40002800 	.word	0x40002800
 8002414:	58000800 	.word	0x58000800
 8002418:	200004e1 	.word	0x200004e1

0800241c <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	4603      	mov	r3, r0
 8002424:	6039      	str	r1, [r7, #0]
 8002426:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002428:	79fa      	ldrb	r2, [r7, #7]
 800242a:	493b      	ldr	r1, [pc, #236]	@ (8002518 <HW_TS_Start+0xfc>)
 800242c:	4613      	mov	r3, r2
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	4413      	add	r3, r2
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	440b      	add	r3, r1
 8002436:	330c      	adds	r3, #12
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	b2db      	uxtb	r3, r3
 800243c:	2b02      	cmp	r3, #2
 800243e:	d103      	bne.n	8002448 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002440:	79fb      	ldrb	r3, [r7, #7]
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff ff66 	bl	8002314 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002448:	f3ef 8310 	mrs	r3, PRIMASK
 800244c:	60fb      	str	r3, [r7, #12]
  return(result);
 800244e:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002450:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002452:	b672      	cpsid	i
}
 8002454:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002456:	2003      	movs	r0, #3
 8002458:	f006 f8b9 	bl	80085ce <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800245c:	4b2f      	ldr	r3, [pc, #188]	@ (800251c <HW_TS_Start+0x100>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	22ca      	movs	r2, #202	@ 0xca
 8002462:	625a      	str	r2, [r3, #36]	@ 0x24
 8002464:	4b2d      	ldr	r3, [pc, #180]	@ (800251c <HW_TS_Start+0x100>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2253      	movs	r2, #83	@ 0x53
 800246a:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 800246c:	79fa      	ldrb	r2, [r7, #7]
 800246e:	492a      	ldr	r1, [pc, #168]	@ (8002518 <HW_TS_Start+0xfc>)
 8002470:	4613      	mov	r3, r2
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	4413      	add	r3, r2
 8002476:	00db      	lsls	r3, r3, #3
 8002478:	440b      	add	r3, r1
 800247a:	330c      	adds	r3, #12
 800247c:	2202      	movs	r2, #2
 800247e:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8002480:	79fa      	ldrb	r2, [r7, #7]
 8002482:	4925      	ldr	r1, [pc, #148]	@ (8002518 <HW_TS_Start+0xfc>)
 8002484:	4613      	mov	r3, r2
 8002486:	005b      	lsls	r3, r3, #1
 8002488:	4413      	add	r3, r2
 800248a:	00db      	lsls	r3, r3, #3
 800248c:	440b      	add	r3, r1
 800248e:	3308      	adds	r3, #8
 8002490:	683a      	ldr	r2, [r7, #0]
 8002492:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8002494:	79fa      	ldrb	r2, [r7, #7]
 8002496:	4920      	ldr	r1, [pc, #128]	@ (8002518 <HW_TS_Start+0xfc>)
 8002498:	4613      	mov	r3, r2
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	4413      	add	r3, r2
 800249e:	00db      	lsls	r3, r3, #3
 80024a0:	440b      	add	r3, r1
 80024a2:	3304      	adds	r3, #4
 80024a4:	683a      	ldr	r2, [r7, #0]
 80024a6:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 80024a8:	79fb      	ldrb	r3, [r7, #7]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff fb30 	bl	8001b10 <linkTimer>
 80024b0:	4603      	mov	r3, r0
 80024b2:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 80024b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002520 <HW_TS_Start+0x104>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80024ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002524 <HW_TS_Start+0x108>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	7c7a      	ldrb	r2, [r7, #17]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d002      	beq.n	80024cc <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 80024c6:	f7ff fce9 	bl	8001e9c <RescheduleTimerList>
 80024ca:	e013      	b.n	80024f4 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 80024cc:	79fa      	ldrb	r2, [r7, #7]
 80024ce:	4912      	ldr	r1, [pc, #72]	@ (8002518 <HW_TS_Start+0xfc>)
 80024d0:	4613      	mov	r3, r2
 80024d2:	005b      	lsls	r3, r3, #1
 80024d4:	4413      	add	r3, r2
 80024d6:	00db      	lsls	r3, r3, #3
 80024d8:	440b      	add	r3, r1
 80024da:	3308      	adds	r3, #8
 80024dc:	6819      	ldr	r1, [r3, #0]
 80024de:	8a7b      	ldrh	r3, [r7, #18]
 80024e0:	79fa      	ldrb	r2, [r7, #7]
 80024e2:	1ac9      	subs	r1, r1, r3
 80024e4:	480c      	ldr	r0, [pc, #48]	@ (8002518 <HW_TS_Start+0xfc>)
 80024e6:	4613      	mov	r3, r2
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	4413      	add	r3, r2
 80024ec:	00db      	lsls	r3, r3, #3
 80024ee:	4403      	add	r3, r0
 80024f0:	3308      	adds	r3, #8
 80024f2:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80024f4:	4b09      	ldr	r3, [pc, #36]	@ (800251c <HW_TS_Start+0x100>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	22ff      	movs	r2, #255	@ 0xff
 80024fa:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80024fc:	2003      	movs	r0, #3
 80024fe:	f006 f858 	bl	80085b2 <HAL_NVIC_EnableIRQ>
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	f383 8810 	msr	PRIMASK, r3
}
 800250c:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800250e:	bf00      	nop
}
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20000450 	.word	0x20000450
 800251c:	20000d20 	.word	0x20000d20
 8002520:	200004e0 	.word	0x200004e0
 8002524:	200004e1 	.word	0x200004e1

08002528 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	460b      	mov	r3, r1
 8002532:	607a      	str	r2, [r7, #4]
 8002534:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4798      	blx	r3

  return;
 800253a:	bf00      	nop
}
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <LL_AHB2_GRP1_EnableClock>:
{
 8002542:	b480      	push	{r7}
 8002544:	b085      	sub	sp, #20
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800254a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800254e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002550:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4313      	orrs	r3, r2
 8002558:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800255a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800255e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4013      	ands	r3, r2
 8002564:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002566:	68fb      	ldr	r3, [r7, #12]
}
 8002568:	bf00      	nop
 800256a:	3714      	adds	r7, #20
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr

08002574 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800257c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002580:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002582:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4313      	orrs	r3, r2
 800258a:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800258c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002590:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4013      	ands	r3, r2
 8002596:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002598:	68fb      	ldr	r3, [r7, #12]
}
 800259a:	bf00      	nop
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr

080025a6 <LL_APB1_GRP1_DisableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80025ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025b2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	43db      	mvns	r3, r3
 80025b8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025bc:	4013      	ands	r3, r2
 80025be:	658b      	str	r3, [r1, #88]	@ 0x58
}
 80025c0:	bf00      	nop
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80025d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002640 <MX_I2C1_Init+0x74>)
 80025d2:	4a1c      	ldr	r2, [pc, #112]	@ (8002644 <MX_I2C1_Init+0x78>)
 80025d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 80025d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002640 <MX_I2C1_Init+0x74>)
 80025d8:	4a1b      	ldr	r2, [pc, #108]	@ (8002648 <MX_I2C1_Init+0x7c>)
 80025da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80025dc:	4b18      	ldr	r3, [pc, #96]	@ (8002640 <MX_I2C1_Init+0x74>)
 80025de:	2200      	movs	r2, #0
 80025e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80025e2:	4b17      	ldr	r3, [pc, #92]	@ (8002640 <MX_I2C1_Init+0x74>)
 80025e4:	2201      	movs	r2, #1
 80025e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80025e8:	4b15      	ldr	r3, [pc, #84]	@ (8002640 <MX_I2C1_Init+0x74>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80025ee:	4b14      	ldr	r3, [pc, #80]	@ (8002640 <MX_I2C1_Init+0x74>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80025f4:	4b12      	ldr	r3, [pc, #72]	@ (8002640 <MX_I2C1_Init+0x74>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80025fa:	4b11      	ldr	r3, [pc, #68]	@ (8002640 <MX_I2C1_Init+0x74>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002600:	4b0f      	ldr	r3, [pc, #60]	@ (8002640 <MX_I2C1_Init+0x74>)
 8002602:	2200      	movs	r2, #0
 8002604:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002606:	480e      	ldr	r0, [pc, #56]	@ (8002640 <MX_I2C1_Init+0x74>)
 8002608:	f006 fec0 	bl	800938c <HAL_I2C_Init>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002612:	f000 fb63 	bl	8002cdc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002616:	2100      	movs	r1, #0
 8002618:	4809      	ldr	r0, [pc, #36]	@ (8002640 <MX_I2C1_Init+0x74>)
 800261a:	f007 fb03 	bl	8009c24 <HAL_I2CEx_ConfigAnalogFilter>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002624:	f000 fb5a 	bl	8002cdc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002628:	2100      	movs	r1, #0
 800262a:	4805      	ldr	r0, [pc, #20]	@ (8002640 <MX_I2C1_Init+0x74>)
 800262c:	f007 fb45 	bl	8009cba <HAL_I2CEx_ConfigDigitalFilter>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002636:	f000 fb51 	bl	8002cdc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800263a:	bf00      	nop
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	200004f0 	.word	0x200004f0
 8002644:	40005400 	.word	0x40005400
 8002648:	10707dbc 	.word	0x10707dbc

0800264c <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002650:	4b1d      	ldr	r3, [pc, #116]	@ (80026c8 <MX_I2C3_Init+0x7c>)
 8002652:	4a1e      	ldr	r2, [pc, #120]	@ (80026cc <MX_I2C3_Init+0x80>)
 8002654:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00300B29;
 8002656:	4b1c      	ldr	r3, [pc, #112]	@ (80026c8 <MX_I2C3_Init+0x7c>)
 8002658:	4a1d      	ldr	r2, [pc, #116]	@ (80026d0 <MX_I2C3_Init+0x84>)
 800265a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800265c:	4b1a      	ldr	r3, [pc, #104]	@ (80026c8 <MX_I2C3_Init+0x7c>)
 800265e:	2200      	movs	r2, #0
 8002660:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002662:	4b19      	ldr	r3, [pc, #100]	@ (80026c8 <MX_I2C3_Init+0x7c>)
 8002664:	2201      	movs	r2, #1
 8002666:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002668:	4b17      	ldr	r3, [pc, #92]	@ (80026c8 <MX_I2C3_Init+0x7c>)
 800266a:	2200      	movs	r2, #0
 800266c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800266e:	4b16      	ldr	r3, [pc, #88]	@ (80026c8 <MX_I2C3_Init+0x7c>)
 8002670:	2200      	movs	r2, #0
 8002672:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002674:	4b14      	ldr	r3, [pc, #80]	@ (80026c8 <MX_I2C3_Init+0x7c>)
 8002676:	2200      	movs	r2, #0
 8002678:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800267a:	4b13      	ldr	r3, [pc, #76]	@ (80026c8 <MX_I2C3_Init+0x7c>)
 800267c:	2200      	movs	r2, #0
 800267e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002680:	4b11      	ldr	r3, [pc, #68]	@ (80026c8 <MX_I2C3_Init+0x7c>)
 8002682:	2200      	movs	r2, #0
 8002684:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002686:	4810      	ldr	r0, [pc, #64]	@ (80026c8 <MX_I2C3_Init+0x7c>)
 8002688:	f006 fe80 	bl	800938c <HAL_I2C_Init>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8002692:	f000 fb23 	bl	8002cdc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002696:	2100      	movs	r1, #0
 8002698:	480b      	ldr	r0, [pc, #44]	@ (80026c8 <MX_I2C3_Init+0x7c>)
 800269a:	f007 fac3 	bl	8009c24 <HAL_I2CEx_ConfigAnalogFilter>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80026a4:	f000 fb1a 	bl	8002cdc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80026a8:	2100      	movs	r1, #0
 80026aa:	4807      	ldr	r0, [pc, #28]	@ (80026c8 <MX_I2C3_Init+0x7c>)
 80026ac:	f007 fb05 	bl	8009cba <HAL_I2CEx_ConfigDigitalFilter>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80026b6:	f000 fb11 	bl	8002cdc <Error_Handler>
  }

  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C3);
 80026ba:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 80026be:	f007 fb49 	bl	8009d54 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80026c2:	bf00      	nop
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	20000544 	.word	0x20000544
 80026cc:	40005c00 	.word	0x40005c00
 80026d0:	00300b29 	.word	0x00300b29

080026d4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b09c      	sub	sp, #112	@ 0x70
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026dc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	605a      	str	r2, [r3, #4]
 80026e6:	609a      	str	r2, [r3, #8]
 80026e8:	60da      	str	r2, [r3, #12]
 80026ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026ec:	f107 030c 	add.w	r3, r7, #12
 80026f0:	2250      	movs	r2, #80	@ 0x50
 80026f2:	2100      	movs	r1, #0
 80026f4:	4618      	mov	r0, r3
 80026f6:	f018 fe2c 	bl	801b352 <memset>
  if(i2cHandle->Instance==I2C1)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a37      	ldr	r2, [pc, #220]	@ (80027dc <HAL_I2C_MspInit+0x108>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d127      	bne.n	8002754 <HAL_I2C_MspInit+0x80>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002704:	2304      	movs	r3, #4
 8002706:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002708:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800270c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800270e:	f107 030c 	add.w	r3, r7, #12
 8002712:	4618      	mov	r0, r3
 8002714:	f00a fc0d 	bl	800cf32 <HAL_RCCEx_PeriphCLKConfig>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800271e:	f000 fadd 	bl	8002cdc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002722:	2002      	movs	r0, #2
 8002724:	f7ff ff0d 	bl	8002542 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002728:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800272c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800272e:	2312      	movs	r3, #18
 8002730:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002732:	2300      	movs	r3, #0
 8002734:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002736:	2300      	movs	r3, #0
 8002738:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800273a:	2304      	movs	r3, #4
 800273c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800273e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002742:	4619      	mov	r1, r3
 8002744:	4826      	ldr	r0, [pc, #152]	@ (80027e0 <HAL_I2C_MspInit+0x10c>)
 8002746:	f006 fb4d 	bl	8008de4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800274a:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800274e:	f7ff ff11 	bl	8002574 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8002752:	e03e      	b.n	80027d2 <HAL_I2C_MspInit+0xfe>
  else if(i2cHandle->Instance==I2C3)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a22      	ldr	r2, [pc, #136]	@ (80027e4 <HAL_I2C_MspInit+0x110>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d139      	bne.n	80027d2 <HAL_I2C_MspInit+0xfe>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800275e:	2308      	movs	r3, #8
 8002760:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002762:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8002766:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002768:	f107 030c 	add.w	r3, r7, #12
 800276c:	4618      	mov	r0, r3
 800276e:	f00a fbe0 	bl	800cf32 <HAL_RCCEx_PeriphCLKConfig>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <HAL_I2C_MspInit+0xa8>
      Error_Handler();
 8002778:	f000 fab0 	bl	8002cdc <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800277c:	2001      	movs	r0, #1
 800277e:	f7ff fee0 	bl	8002542 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002782:	2002      	movs	r0, #2
 8002784:	f7ff fedd 	bl	8002542 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002788:	2380      	movs	r3, #128	@ 0x80
 800278a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800278c:	2312      	movs	r3, #18
 800278e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002790:	2300      	movs	r3, #0
 8002792:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002794:	2300      	movs	r3, #0
 8002796:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002798:	2304      	movs	r3, #4
 800279a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800279c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80027a0:	4619      	mov	r1, r3
 80027a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027a6:	f006 fb1d 	bl	8008de4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80027aa:	2310      	movs	r3, #16
 80027ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027ae:	2312      	movs	r3, #18
 80027b0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b2:	2300      	movs	r3, #0
 80027b4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b6:	2300      	movs	r3, #0
 80027b8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80027ba:	2304      	movs	r3, #4
 80027bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027be:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80027c2:	4619      	mov	r1, r3
 80027c4:	4806      	ldr	r0, [pc, #24]	@ (80027e0 <HAL_I2C_MspInit+0x10c>)
 80027c6:	f006 fb0d 	bl	8008de4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80027ca:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80027ce:	f7ff fed1 	bl	8002574 <LL_APB1_GRP1_EnableClock>
}
 80027d2:	bf00      	nop
 80027d4:	3770      	adds	r7, #112	@ 0x70
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	40005400 	.word	0x40005400
 80027e0:	48000400 	.word	0x48000400
 80027e4:	40005c00 	.word	0x40005c00

080027e8 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a13      	ldr	r2, [pc, #76]	@ (8002844 <HAL_I2C_MspDeInit+0x5c>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d10e      	bne.n	8002818 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80027fa:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80027fe:	f7ff fed2 	bl	80025a6 <LL_APB1_GRP1_DisableClock>

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8002802:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002806:	4810      	ldr	r0, [pc, #64]	@ (8002848 <HAL_I2C_MspDeInit+0x60>)
 8002808:	f006 fc5c 	bl	80090c4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800280c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002810:	480d      	ldr	r0, [pc, #52]	@ (8002848 <HAL_I2C_MspDeInit+0x60>)
 8002812:	f006 fc57 	bl	80090c4 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 8002816:	e011      	b.n	800283c <HAL_I2C_MspDeInit+0x54>
  else if(i2cHandle->Instance==I2C3)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a0b      	ldr	r2, [pc, #44]	@ (800284c <HAL_I2C_MspDeInit+0x64>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d10c      	bne.n	800283c <HAL_I2C_MspDeInit+0x54>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8002822:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8002826:	f7ff febe 	bl	80025a6 <LL_APB1_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_7);
 800282a:	2180      	movs	r1, #128	@ 0x80
 800282c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002830:	f006 fc48 	bl	80090c4 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4);
 8002834:	2110      	movs	r1, #16
 8002836:	4804      	ldr	r0, [pc, #16]	@ (8002848 <HAL_I2C_MspDeInit+0x60>)
 8002838:	f006 fc44 	bl	80090c4 <HAL_GPIO_DeInit>
}
 800283c:	bf00      	nop
 800283e:	3708      	adds	r7, #8
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	40005400 	.word	0x40005400
 8002848:	48000400 	.word	0x48000400
 800284c:	40005c00 	.word	0x40005c00

08002850 <LL_AHB3_GRP1_EnableClock>:
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002858:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800285c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800285e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4313      	orrs	r3, r2
 8002866:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002868:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800286c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4013      	ands	r3, r2
 8002872:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002874:	68fb      	ldr	r3, [r7, #12]
}
 8002876:	bf00      	nop
 8002878:	3714      	adds	r7, #20
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
	...

08002884 <MX_IPCC_Init>:

IPCC_HandleTypeDef hipcc;

/* IPCC init function */
void MX_IPCC_Init(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8002888:	4b06      	ldr	r3, [pc, #24]	@ (80028a4 <MX_IPCC_Init+0x20>)
 800288a:	4a07      	ldr	r2, [pc, #28]	@ (80028a8 <MX_IPCC_Init+0x24>)
 800288c:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 800288e:	4805      	ldr	r0, [pc, #20]	@ (80028a4 <MX_IPCC_Init+0x20>)
 8002890:	f007 fa72 	bl	8009d78 <HAL_IPCC_Init>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 800289a:	f000 fa1f 	bl	8002cdc <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 800289e:	bf00      	nop
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	20000598 	.word	0x20000598
 80028a8:	58000c00 	.word	0x58000c00

080028ac <HAL_IPCC_MspInit>:

void HAL_IPCC_MspInit(IPCC_HandleTypeDef* ipccHandle)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]

  if(ipccHandle->Instance==IPCC)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a0d      	ldr	r2, [pc, #52]	@ (80028f0 <HAL_IPCC_MspInit+0x44>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d113      	bne.n	80028e6 <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* IPCC clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 80028be:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80028c2:	f7ff ffc5 	bl	8002850 <LL_AHB3_GRP1_EnableClock>

    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 80028c6:	2200      	movs	r2, #0
 80028c8:	2100      	movs	r1, #0
 80028ca:	202c      	movs	r0, #44	@ 0x2c
 80028cc:	f005 fe57 	bl	800857e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80028d0:	202c      	movs	r0, #44	@ 0x2c
 80028d2:	f005 fe6e 	bl	80085b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 80028d6:	2200      	movs	r2, #0
 80028d8:	2100      	movs	r1, #0
 80028da:	202d      	movs	r0, #45	@ 0x2d
 80028dc:	f005 fe4f 	bl	800857e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80028e0:	202d      	movs	r0, #45	@ 0x2d
 80028e2:	f005 fe66 	bl	80085b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }
}
 80028e6:	bf00      	nop
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	58000c00 	.word	0x58000c00

080028f4 <LL_HSEM_1StepLock>:
  * @param  HSEMx HSEM Instance.
  * @param  Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
  * @retval 1 lock fail, 0 lock successful or already locked by same core
  */
__STATIC_INLINE uint32_t LL_HSEM_1StepLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  return ((HSEMx->RLR[Semaphore] != (HSEM_R_LOCK | LL_HSEM_COREID)) ? 1UL : 0UL);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	683a      	ldr	r2, [r7, #0]
 8002902:	3220      	adds	r2, #32
 8002904:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002908:	4a05      	ldr	r2, [pc, #20]	@ (8002920 <LL_HSEM_1StepLock+0x2c>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d001      	beq.n	8002912 <LL_HSEM_1StepLock+0x1e>
 800290e:	2301      	movs	r3, #1
 8002910:	e000      	b.n	8002914 <LL_HSEM_1StepLock+0x20>
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	80000400 	.word	0x80000400

08002924 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//lors d'un appuie sur un bouton, le systeme s'interrompt afin d'arriver dans cette fonction redefinie avec en parametre d'entre , le bouton sur lequel l'on a appuiyé
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	4603      	mov	r3, r0
 800292c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_14){
 800292e:	88fb      	ldrh	r3, [r7, #6]
 8002930:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002934:	d12f      	bne.n	8002996 <HAL_GPIO_EXTI_Callback+0x72>

		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)== GPIO_PIN_RESET){
 8002936:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800293a:	4833      	ldr	r0, [pc, #204]	@ (8002a08 <HAL_GPIO_EXTI_Callback+0xe4>)
 800293c:	f006 fca0 	bl	8009280 <HAL_GPIO_ReadPin>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d109      	bne.n	800295a <HAL_GPIO_EXTI_Callback+0x36>

					boutonAtime=0;
 8002946:	4b31      	ldr	r3, [pc, #196]	@ (8002a0c <HAL_GPIO_EXTI_Callback+0xe8>)
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
					tbtn1=HAL_GetTick();
 800294c:	f004 fc38 	bl	80071c0 <HAL_GetTick>
 8002950:	4603      	mov	r3, r0
 8002952:	461a      	mov	r2, r3
 8002954:	4b2e      	ldr	r3, [pc, #184]	@ (8002a10 <HAL_GPIO_EXTI_Callback+0xec>)
 8002956:	601a      	str	r2, [r3, #0]
 8002958:	e010      	b.n	800297c <HAL_GPIO_EXTI_Callback+0x58>


				}
				else{
					BTN_A++;
 800295a:	4b2e      	ldr	r3, [pc, #184]	@ (8002a14 <HAL_GPIO_EXTI_Callback+0xf0>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	3301      	adds	r3, #1
 8002960:	4a2c      	ldr	r2, [pc, #176]	@ (8002a14 <HAL_GPIO_EXTI_Callback+0xf0>)
 8002962:	6013      	str	r3, [r2, #0]

					boutonAtime=HAL_GetTick()-tbtn1;
 8002964:	f004 fc2c 	bl	80071c0 <HAL_GetTick>
 8002968:	4603      	mov	r3, r0
 800296a:	4a29      	ldr	r2, [pc, #164]	@ (8002a10 <HAL_GPIO_EXTI_Callback+0xec>)
 800296c:	6812      	ldr	r2, [r2, #0]
 800296e:	1a9b      	subs	r3, r3, r2
 8002970:	461a      	mov	r2, r3
 8002972:	4b26      	ldr	r3, [pc, #152]	@ (8002a0c <HAL_GPIO_EXTI_Callback+0xe8>)
 8002974:	601a      	str	r2, [r3, #0]
					tbtn1=0;
 8002976:	4b26      	ldr	r3, [pc, #152]	@ (8002a10 <HAL_GPIO_EXTI_Callback+0xec>)
 8002978:	2200      	movs	r2, #0
 800297a:	601a      	str	r2, [r3, #0]


				}

				if(boutonAtime>=400){
 800297c:	4b23      	ldr	r3, [pc, #140]	@ (8002a0c <HAL_GPIO_EXTI_Callback+0xe8>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002984:	db07      	blt.n	8002996 <HAL_GPIO_EXTI_Callback+0x72>
					BTN_A_LONG++;
 8002986:	4b24      	ldr	r3, [pc, #144]	@ (8002a18 <HAL_GPIO_EXTI_Callback+0xf4>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	3301      	adds	r3, #1
 800298c:	4a22      	ldr	r2, [pc, #136]	@ (8002a18 <HAL_GPIO_EXTI_Callback+0xf4>)
 800298e:	6013      	str	r3, [r2, #0]
					BTN_A=0;
 8002990:	4b20      	ldr	r3, [pc, #128]	@ (8002a14 <HAL_GPIO_EXTI_Callback+0xf0>)
 8002992:	2200      	movs	r2, #0
 8002994:	601a      	str	r2, [r3, #0]
				}

	}
	if(GPIO_Pin==GPIO_PIN_15){
 8002996:	88fb      	ldrh	r3, [r7, #6]
 8002998:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800299c:	d12f      	bne.n	80029fe <HAL_GPIO_EXTI_Callback+0xda>

		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)== GPIO_PIN_RESET){
 800299e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80029a2:	4819      	ldr	r0, [pc, #100]	@ (8002a08 <HAL_GPIO_EXTI_Callback+0xe4>)
 80029a4:	f006 fc6c 	bl	8009280 <HAL_GPIO_ReadPin>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d109      	bne.n	80029c2 <HAL_GPIO_EXTI_Callback+0x9e>

			boutonBtime=0;
 80029ae:	4b1b      	ldr	r3, [pc, #108]	@ (8002a1c <HAL_GPIO_EXTI_Callback+0xf8>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
			tbtn2=HAL_GetTick();
 80029b4:	f004 fc04 	bl	80071c0 <HAL_GetTick>
 80029b8:	4603      	mov	r3, r0
 80029ba:	461a      	mov	r2, r3
 80029bc:	4b18      	ldr	r3, [pc, #96]	@ (8002a20 <HAL_GPIO_EXTI_Callback+0xfc>)
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	e010      	b.n	80029e4 <HAL_GPIO_EXTI_Callback+0xc0>


		}
		else{
			BTN_B++;
 80029c2:	4b18      	ldr	r3, [pc, #96]	@ (8002a24 <HAL_GPIO_EXTI_Callback+0x100>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	3301      	adds	r3, #1
 80029c8:	4a16      	ldr	r2, [pc, #88]	@ (8002a24 <HAL_GPIO_EXTI_Callback+0x100>)
 80029ca:	6013      	str	r3, [r2, #0]

			boutonBtime=HAL_GetTick()-tbtn2;
 80029cc:	f004 fbf8 	bl	80071c0 <HAL_GetTick>
 80029d0:	4603      	mov	r3, r0
 80029d2:	4a13      	ldr	r2, [pc, #76]	@ (8002a20 <HAL_GPIO_EXTI_Callback+0xfc>)
 80029d4:	6812      	ldr	r2, [r2, #0]
 80029d6:	1a9b      	subs	r3, r3, r2
 80029d8:	461a      	mov	r2, r3
 80029da:	4b10      	ldr	r3, [pc, #64]	@ (8002a1c <HAL_GPIO_EXTI_Callback+0xf8>)
 80029dc:	601a      	str	r2, [r3, #0]
			tbtn2=0;
 80029de:	4b10      	ldr	r3, [pc, #64]	@ (8002a20 <HAL_GPIO_EXTI_Callback+0xfc>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]


		}

		if(boutonBtime>=400){
 80029e4:	4b0d      	ldr	r3, [pc, #52]	@ (8002a1c <HAL_GPIO_EXTI_Callback+0xf8>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80029ec:	db07      	blt.n	80029fe <HAL_GPIO_EXTI_Callback+0xda>
			BTN_B_LONG++;
 80029ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002a28 <HAL_GPIO_EXTI_Callback+0x104>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	3301      	adds	r3, #1
 80029f4:	4a0c      	ldr	r2, [pc, #48]	@ (8002a28 <HAL_GPIO_EXTI_Callback+0x104>)
 80029f6:	6013      	str	r3, [r2, #0]
			BTN_B=0;
 80029f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002a24 <HAL_GPIO_EXTI_Callback+0x100>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	601a      	str	r2, [r3, #0]
		}



	}
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	48000800 	.word	0x48000800
 8002a0c:	20000b84 	.word	0x20000b84
 8002a10:	20000b8c 	.word	0x20000b8c
 8002a14:	20000860 	.word	0x20000860
 8002a18:	20000b98 	.word	0x20000b98
 8002a1c:	20000b88 	.word	0x20000b88
 8002a20:	20000b90 	.word	0x20000b90
 8002a24:	20000864 	.word	0x20000864
 8002a28:	20000b94 	.word	0x20000b94

08002a2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a32:	f004 fb57 	bl	80070e4 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8002a36:	f7fe fd3f 	bl	80014b8 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a3a:	f000 f8b1 	bl	8002ba0 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002a3e:	f000 f913 	bl	8002c68 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8002a42:	f7ff ff1f 	bl	8002884 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_RF_Init();
 8002a46:	f000 fd53 	bl	80034f0 <MX_RF_Init>
  MX_GPIO_Init();
 8002a4a:	f7fe ff1f 	bl	800188c <MX_GPIO_Init>
  MX_DMA_Init();
 8002a4e:	f7fe feea 	bl	8001826 <MX_DMA_Init>
  MX_ADC1_Init();
 8002a52:	f7fe fab9 	bl	8000fc8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8002a56:	f7ff fdb9 	bl	80025cc <MX_I2C1_Init>
  MX_I2C3_Init();
 8002a5a:	f7ff fdf7 	bl	800264c <MX_I2C3_Init>
  MX_LPUART1_UART_Init();
 8002a5e:	f004 f8f5 	bl	8006c4c <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 8002a62:	f003 fe23 	bl	80066ac <MX_TIM2_Init>
  MX_TIM16_Init();
 8002a66:	f003 fe6f 	bl	8006748 <MX_TIM16_Init>
  MX_TIM17_Init();
 8002a6a:	f003 fe95 	bl	8006798 <MX_TIM17_Init>
  MX_SPI1_Init();
 8002a6e:	f000 fe45 	bl	80036fc <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002a72:	f004 f937 	bl	8006ce4 <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 8002a76:	f015 fd45 	bl	8018504 <MX_USB_Device_Init>
  MX_RTC_Init();
 8002a7a:	f000 fd6b 	bl	8003554 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Abort(&huart1);
 8002a7e:	4836      	ldr	r0, [pc, #216]	@ (8002b58 <main+0x12c>)
 8002a80:	f00c fe10 	bl	800f6a4 <HAL_UART_Abort>
    HAL_UART_DeInit(&huart1);
 8002a84:	4834      	ldr	r0, [pc, #208]	@ (8002b58 <main+0x12c>)
 8002a86:	f00c fd81 	bl	800f58c <HAL_UART_DeInit>

    HAL_I2C_DeInit(&hi2c1);
 8002a8a:	4834      	ldr	r0, [pc, #208]	@ (8002b5c <main+0x130>)
 8002a8c:	f006 fd19 	bl	80094c2 <HAL_I2C_DeInit>



  	ssd1306_Init();
 8002a90:	f001 f8ba 	bl	8003c08 <ssd1306_Init>

  	HAL_Delay(10);
 8002a94:	200a      	movs	r0, #10
 8002a96:	f7fe fe4a 	bl	800172e <HAL_Delay>
  	ssd1306_Fill(Black);
 8002a9a:	2000      	movs	r0, #0
 8002a9c:	f001 f91e 	bl	8003cdc <ssd1306_Fill>

  	ssd1306_DrawBitmap(32, 32, startimg, 64, 32, White);
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	9301      	str	r3, [sp, #4]
 8002aa4:	2320      	movs	r3, #32
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	2340      	movs	r3, #64	@ 0x40
 8002aaa:	4a2d      	ldr	r2, [pc, #180]	@ (8002b60 <main+0x134>)
 8002aac:	2120      	movs	r1, #32
 8002aae:	2020      	movs	r0, #32
 8002ab0:	f001 fb5f 	bl	8004172 <ssd1306_DrawBitmap>
  	ssd1306_UpdateScreen();
 8002ab4:	f001 f92a 	bl	8003d0c <ssd1306_UpdateScreen>


  	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 8002ab8:	2203      	movs	r2, #3
 8002aba:	492a      	ldr	r1, [pc, #168]	@ (8002b64 <main+0x138>)
 8002abc:	482a      	ldr	r0, [pc, #168]	@ (8002b68 <main+0x13c>)
 8002abe:	f004 feb7 	bl	8007830 <HAL_ADC_Start_DMA>
  	HAL_TIM_Base_Start(&htim2);
 8002ac2:	482a      	ldr	r0, [pc, #168]	@ (8002b6c <main+0x140>)
 8002ac4:	f00c f8a2 	bl	800ec0c <HAL_TIM_Base_Start>
  	HAL_TIM_Base_Start_IT(&htim16);
 8002ac8:	4829      	ldr	r0, [pc, #164]	@ (8002b70 <main+0x144>)
 8002aca:	f00c f8e5 	bl	800ec98 <HAL_TIM_Base_Start_IT>
  	//HAL_TIM_Base_Start_IT(&htim17);

  	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,GPIO_PIN_SET);
 8002ace:	2201      	movs	r2, #1
 8002ad0:	2101      	movs	r1, #1
 8002ad2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ad6:	f006 fbeb 	bl	80092b0 <HAL_GPIO_WritePin>

  	HAL_Delay(100);
 8002ada:	2064      	movs	r0, #100	@ 0x64
 8002adc:	f7fe fe27 	bl	800172e <HAL_Delay>
  	HAL_UART_Abort(&hlpuart1);
 8002ae0:	4824      	ldr	r0, [pc, #144]	@ (8002b74 <main+0x148>)
 8002ae2:	f00c fddf 	bl	800f6a4 <HAL_UART_Abort>
  	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)RxBuffer, RxBuffer_SIZE);
 8002ae6:	2240      	movs	r2, #64	@ 0x40
 8002ae8:	4923      	ldr	r1, [pc, #140]	@ (8002b78 <main+0x14c>)
 8002aea:	4822      	ldr	r0, [pc, #136]	@ (8002b74 <main+0x148>)
 8002aec:	f00c fd8e 	bl	800f60c <HAL_UART_Receive_DMA>

  	memset(flashread,'1',256);
 8002af0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002af4:	2131      	movs	r1, #49	@ 0x31
 8002af6:	4821      	ldr	r0, [pc, #132]	@ (8002b7c <main+0x150>)
 8002af8:	f018 fc2b 	bl	801b352 <memset>
  	memset(flashwrite,'\0',256);
 8002afc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b00:	2100      	movs	r1, #0
 8002b02:	481f      	ldr	r0, [pc, #124]	@ (8002b80 <main+0x154>)
 8002b04:	f018 fc25 	bl	801b352 <memset>
  	memset((uint8_t *)bufferscreen ,'\0',50);
 8002b08:	2232      	movs	r2, #50	@ 0x32
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	481d      	ldr	r0, [pc, #116]	@ (8002b84 <main+0x158>)
 8002b0e:	f018 fc20 	bl	801b352 <memset>

  	SPIF_Init(&hspif1, &hspi1, GPIOB, GPIO_PIN_7);
 8002b12:	2380      	movs	r3, #128	@ 0x80
 8002b14:	4a1c      	ldr	r2, [pc, #112]	@ (8002b88 <main+0x15c>)
 8002b16:	491d      	ldr	r1, [pc, #116]	@ (8002b8c <main+0x160>)
 8002b18:	481d      	ldr	r0, [pc, #116]	@ (8002b90 <main+0x164>)
 8002b1a:	f014 fcfc 	bl	8017516 <SPIF_Init>



  	getindex();
 8002b1e:	f000 ff3f 	bl	80039a0 <getindex>

  	ssd1306_Fill(Black);
 8002b22:	2000      	movs	r0, #0
 8002b24:	f001 f8da 	bl	8003cdc <ssd1306_Fill>

  	state=STATE_SPEED;
 8002b28:	4b1a      	ldr	r3, [pc, #104]	@ (8002b94 <main+0x168>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	701a      	strb	r2, [r3, #0]
  	BTN_A=0;
 8002b2e:	4b1a      	ldr	r3, [pc, #104]	@ (8002b98 <main+0x16c>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	601a      	str	r2, [r3, #0]
  	BTN_A_LONG=0;
 8002b34:	4b19      	ldr	r3, [pc, #100]	@ (8002b9c <main+0x170>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	601a      	str	r2, [r3, #0]

  	HAL_Delay(700);
 8002b3a:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8002b3e:	f7fe fdf6 	bl	800172e <HAL_Delay>

  	//LL_HSEM_1StepLock( HSEM, 5 );
  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8002b42:	f7fe fcc7 	bl	80014d4 <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 8002b46:	f7fe fe17 	bl	8001778 <MX_APPE_Process>

    /* USER CODE BEGIN 3 */
	  statemachine();
 8002b4a:	f001 fd7d 	bl	8004648 <statemachine>
	  ssd1306_UpdateScreen();
 8002b4e:	f001 f8dd 	bl	8003d0c <ssd1306_UpdateScreen>
    MX_APPE_Process();
 8002b52:	bf00      	nop
 8002b54:	e7f7      	b.n	8002b46 <main+0x11a>
 8002b56:	bf00      	nop
 8002b58:	20001368 	.word	0x20001368
 8002b5c:	200004f0 	.word	0x200004f0
 8002b60:	0801fd28 	.word	0x0801fd28
 8002b64:	20000888 	.word	0x20000888
 8002b68:	2000038c 	.word	0x2000038c
 8002b6c:	200011ec 	.word	0x200011ec
 8002b70:	20001238 	.word	0x20001238
 8002b74:	200012d4 	.word	0x200012d4
 8002b78:	200005e0 	.word	0x200005e0
 8002b7c:	2000099c 	.word	0x2000099c
 8002b80:	2000089c 	.word	0x2000089c
 8002b84:	20000ac0 	.word	0x20000ac0
 8002b88:	48000400 	.word	0x48000400
 8002b8c:	20000d78 	.word	0x20000d78
 8002b90:	20000868 	.word	0x20000868
 8002b94:	200005d4 	.word	0x200005d4
 8002b98:	20000860 	.word	0x20000860
 8002b9c:	20000b98 	.word	0x20000b98

08002ba0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b09a      	sub	sp, #104	@ 0x68
 8002ba4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ba6:	f107 0320 	add.w	r3, r7, #32
 8002baa:	2248      	movs	r2, #72	@ 0x48
 8002bac:	2100      	movs	r1, #0
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f018 fbcf 	bl	801b352 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002bb4:	1d3b      	adds	r3, r7, #4
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	601a      	str	r2, [r3, #0]
 8002bba:	605a      	str	r2, [r3, #4]
 8002bbc:	609a      	str	r2, [r3, #8]
 8002bbe:	60da      	str	r2, [r3, #12]
 8002bc0:	611a      	str	r2, [r3, #16]
 8002bc2:	615a      	str	r2, [r3, #20]
 8002bc4:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002bc6:	4b27      	ldr	r3, [pc, #156]	@ (8002c64 <SystemClock_Config+0xc4>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002bce:	4a25      	ldr	r2, [pc, #148]	@ (8002c64 <SystemClock_Config+0xc4>)
 8002bd0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bd4:	6013      	str	r3, [r2, #0]
 8002bd6:	4b23      	ldr	r3, [pc, #140]	@ (8002c64 <SystemClock_Config+0xc4>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002bde:	603b      	str	r3, [r7, #0]
 8002be0:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8002be2:	2303      	movs	r3, #3
 8002be4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002be6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002bea:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002bec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002bf2:	2340      	movs	r3, #64	@ 0x40
 8002bf4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8002bfe:	2310      	movs	r3, #16
 8002c00:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002c02:	2308      	movs	r3, #8
 8002c04:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002c06:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002c0c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002c10:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002c12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c16:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c18:	f107 0320 	add.w	r3, r7, #32
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f009 f9d7 	bl	800bfd0 <HAL_RCC_OscConfig>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002c28:	f000 f858 	bl	8002cdc <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8002c2c:	236f      	movs	r3, #111	@ 0x6f
 8002c2e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c30:	2303      	movs	r3, #3
 8002c32:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c34:	2300      	movs	r3, #0
 8002c36:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8002c40:	2380      	movs	r3, #128	@ 0x80
 8002c42:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8002c44:	2300      	movs	r3, #0
 8002c46:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002c48:	1d3b      	adds	r3, r7, #4
 8002c4a:	2103      	movs	r1, #3
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f009 fd33 	bl	800c6b8 <HAL_RCC_ClockConfig>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8002c58:	f000 f840 	bl	8002cdc <Error_Handler>
  }
}
 8002c5c:	bf00      	nop
 8002c5e:	3768      	adds	r7, #104	@ 0x68
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	58000400 	.word	0x58000400

08002c68 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b094      	sub	sp, #80	@ 0x50
 8002c6c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c6e:	463b      	mov	r3, r7
 8002c70:	2250      	movs	r2, #80	@ 0x50
 8002c72:	2100      	movs	r1, #0
 8002c74:	4618      	mov	r0, r3
 8002c76:	f018 fb6c 	bl	801b352 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 8002c7a:	f44f 5354 	mov.w	r3, #13568	@ 0x3500
 8002c7e:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
  PeriphClkInitStruct.PLLSAI1.PLLN = 6;
 8002c80:	2306      	movs	r3, #6
 8002c82:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8002c84:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c88:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8002c8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c8e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8002c90:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002c94:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK|RCC_PLLSAI1_ADCCLK;
 8002c96:	f04f 5388 	mov.w	r3, #285212672	@ 0x11000000
 8002c9a:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002c9c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002ca0:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002ca2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_HSE_DIV1024;
 8002ca8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002cac:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8002cb2:	2310      	movs	r3, #16
 8002cb4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002cb6:	463b      	mov	r3, r7
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f00a f93a 	bl	800cf32 <HAL_RCCEx_PeriphCLKConfig>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d001      	beq.n	8002cc8 <PeriphCommonClock_Config+0x60>
  {
    Error_Handler();
 8002cc4:	f000 f80a 	bl	8002cdc <Error_Handler>
  }
  /* USER CODE BEGIN Smps */
  LL_HSEM_1StepLock( HSEM, 5 );
 8002cc8:	2105      	movs	r1, #5
 8002cca:	4803      	ldr	r0, [pc, #12]	@ (8002cd8 <PeriphCommonClock_Config+0x70>)
 8002ccc:	f7ff fe12 	bl	80028f4 <LL_HSEM_1StepLock>

  /* USER CODE END Smps */
}
 8002cd0:	bf00      	nop
 8002cd2:	3750      	adds	r7, #80	@ 0x50
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	58001400 	.word	0x58001400

08002cdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002ce0:	b672      	cpsid	i
}
 8002ce2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ce4:	bf00      	nop
 8002ce6:	e7fd      	b.n	8002ce4 <Error_Handler+0x8>

08002ce8 <gps_checksum>:
//on a une fonction de decodage par typme de trame interressante, puis une fonction nmea_parse servant à mettre à jour la structure de donnée avec lesdonnées presentes dans le databuffer, qui lui se met à jour tout seul.

char *data[15];

int gps_checksum(char *nmea_data)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
    //if you point a string with less than 5 characters the function will read outside of scope and crash the mcu.
    if(strlen(nmea_data) < 5) return 0;
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f7fd fa95 	bl	8000220 <strlen>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b04      	cmp	r3, #4
 8002cfa:	d801      	bhi.n	8002d00 <gps_checksum+0x18>
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	e038      	b.n	8002d72 <gps_checksum+0x8a>
    char recv_crc[2];
    recv_crc[0] = nmea_data[strlen(nmea_data) - 4];
 8002d00:	6878      	ldr	r0, [r7, #4]
 8002d02:	f7fd fa8d 	bl	8000220 <strlen>
 8002d06:	4603      	mov	r3, r0
 8002d08:	3b04      	subs	r3, #4
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	723b      	strb	r3, [r7, #8]
    recv_crc[1] = nmea_data[strlen(nmea_data) - 3];
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f7fd fa84 	bl	8000220 <strlen>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	3b03      	subs	r3, #3
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	4413      	add	r3, r2
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	727b      	strb	r3, [r7, #9]
    int crc = 0;
 8002d24:	2300      	movs	r3, #0
 8002d26:	617b      	str	r3, [r7, #20]
    int i;

    //exclude the CRLF plus CRC with an * from the end
    for (i = 0; i < strlen(nmea_data) - 5; i ++) {
 8002d28:	2300      	movs	r3, #0
 8002d2a:	613b      	str	r3, [r7, #16]
 8002d2c:	e00a      	b.n	8002d44 <gps_checksum+0x5c>
        crc ^= nmea_data[i];
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	4413      	add	r3, r2
 8002d34:	781b      	ldrb	r3, [r3, #0]
 8002d36:	461a      	mov	r2, r3
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	4053      	eors	r3, r2
 8002d3c:	617b      	str	r3, [r7, #20]
    for (i = 0; i < strlen(nmea_data) - 5; i ++) {
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	3301      	adds	r3, #1
 8002d42:	613b      	str	r3, [r7, #16]
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f7fd fa6b 	bl	8000220 <strlen>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	1f5a      	subs	r2, r3, #5
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d8ec      	bhi.n	8002d2e <gps_checksum+0x46>
    }
    int receivedHash = strtol(recv_crc, NULL, 16);
 8002d54:	f107 0308 	add.w	r3, r7, #8
 8002d58:	2210      	movs	r2, #16
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f017 fb29 	bl	801a3b4 <strtol>
 8002d62:	60f8      	str	r0, [r7, #12]
    if (crc == receivedHash) {
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d101      	bne.n	8002d70 <gps_checksum+0x88>
        return 1;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e000      	b.n	8002d72 <gps_checksum+0x8a>
    }
    else{
        return 0;
 8002d70:	2300      	movs	r3, #0
    }
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3718      	adds	r7, #24
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
	...

08002d7c <nmea_GPGGA>:

int nmea_GPGGA(GPS *gps_data, char*inputString){
 8002d7c:	b590      	push	{r4, r7, lr}
 8002d7e:	b0b7      	sub	sp, #220	@ 0xdc
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 8002d86:	2300      	movs	r3, #0
 8002d88:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    memset(values, 0, sizeof(values));
 8002d8c:	f107 0320 	add.w	r3, r7, #32
 8002d90:	2264      	movs	r2, #100	@ 0x64
 8002d92:	2100      	movs	r1, #0
 8002d94:	4618      	mov	r0, r3
 8002d96:	f018 fadc 	bl	801b352 <memset>
    char *marker = strtok(inputString, ",");
 8002d9a:	49c2      	ldr	r1, [pc, #776]	@ (80030a4 <nmea_GPGGA+0x328>)
 8002d9c:	6838      	ldr	r0, [r7, #0]
 8002d9e:	f018 faf3 	bl	801b388 <strtok>
 8002da2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    while (marker != NULL) {
 8002da6:	e027      	b.n	8002df8 <nmea_GPGGA+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8002da8:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 8002dac:	f7fd fa38 	bl	8000220 <strlen>
 8002db0:	4603      	mov	r3, r0
 8002db2:	1c5a      	adds	r2, r3, #1
 8002db4:	f8d7 40d4 	ldr.w	r4, [r7, #212]	@ 0xd4
 8002db8:	1c63      	adds	r3, r4, #1
 8002dba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002dbe:	4610      	mov	r0, r2
 8002dc0:	f016 fb50 	bl	8019464 <malloc>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	00a3      	lsls	r3, r4, #2
 8002dca:	33d8      	adds	r3, #216	@ 0xd8
 8002dcc:	443b      	add	r3, r7
 8002dce:	f843 2cb8 	str.w	r2, [r3, #-184]
        strcpy(values[counter - 1], marker);
 8002dd2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	33d8      	adds	r3, #216	@ 0xd8
 8002ddc:	443b      	add	r3, r7
 8002dde:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 8002de2:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002de6:	4618      	mov	r0, r3
 8002de8:	f018 fbc7 	bl	801b57a <strcpy>
        marker = strtok(NULL, ",");
 8002dec:	49ad      	ldr	r1, [pc, #692]	@ (80030a4 <nmea_GPGGA+0x328>)
 8002dee:	2000      	movs	r0, #0
 8002df0:	f018 faca 	bl	801b388 <strtok>
 8002df4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    while (marker != NULL) {
 8002df8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d1d3      	bne.n	8002da8 <nmea_GPGGA+0x2c>
    }
    char lonSide = values[5][0];
 8002e00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
    char latSide = values[3][0];
 8002e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
    strcpy(gps_data->lastMeasure, values[1]);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	332c      	adds	r3, #44	@ 0x2c
 8002e14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e16:	4611      	mov	r1, r2
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f018 fbae 	bl	801b57a <strcpy>
    if(latSide == 'S' || latSide == 'N'){
 8002e1e:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8002e22:	2b53      	cmp	r3, #83	@ 0x53
 8002e24:	d004      	beq.n	8002e30 <nmea_GPGGA+0xb4>
 8002e26:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8002e2a:	2b4e      	cmp	r3, #78	@ 0x4e
 8002e2c:	f040 8159 	bne.w	80030e2 <nmea_GPGGA+0x366>
        char lat_d[2];
        char lat_m[7];
        for (int z = 0; z < 2; z++) lat_d[z] = values[2][z];
 8002e30:	2300      	movs	r3, #0
 8002e32:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002e36:	e010      	b.n	8002e5a <nmea_GPGGA+0xde>
 8002e38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e3a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002e3e:	4413      	add	r3, r2
 8002e40:	7819      	ldrb	r1, [r3, #0]
 8002e42:	f107 021c 	add.w	r2, r7, #28
 8002e46:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002e4a:	4413      	add	r3, r2
 8002e4c:	460a      	mov	r2, r1
 8002e4e:	701a      	strb	r2, [r3, #0]
 8002e50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002e54:	3301      	adds	r3, #1
 8002e56:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002e5a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	ddea      	ble.n	8002e38 <nmea_GPGGA+0xbc>
        for (int z = 0; z < 6; z++) lat_m[z] = values[2][z + 2];
 8002e62:	2300      	movs	r3, #0
 8002e64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002e68:	e011      	b.n	8002e8e <nmea_GPGGA+0x112>
 8002e6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e6c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002e70:	3302      	adds	r3, #2
 8002e72:	4413      	add	r3, r2
 8002e74:	7819      	ldrb	r1, [r3, #0]
 8002e76:	f107 0214 	add.w	r2, r7, #20
 8002e7a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002e7e:	4413      	add	r3, r2
 8002e80:	460a      	mov	r2, r1
 8002e82:	701a      	strb	r2, [r3, #0]
 8002e84:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002e88:	3301      	adds	r3, #1
 8002e8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002e8e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002e92:	2b05      	cmp	r3, #5
 8002e94:	dde9      	ble.n	8002e6a <nmea_GPGGA+0xee>

        int lat_deg_strtol = strtol(lat_d, NULL, 10);
 8002e96:	f107 031c 	add.w	r3, r7, #28
 8002e9a:	220a      	movs	r2, #10
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f017 fa88 	bl	801a3b4 <strtol>
 8002ea4:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
        float lat_min_strtof = strtof(lat_m, NULL);
 8002ea8:	f107 0314 	add.w	r3, r7, #20
 8002eac:	2100      	movs	r1, #0
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f017 f9a0 	bl	801a1f4 <strtof>
 8002eb4:	ed87 0a2b 	vstr	s0, [r7, #172]	@ 0xac
        double lat_deg = lat_deg_strtol + lat_min_strtof / 60;
 8002eb8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ebc:	ee07 3a90 	vmov	s15, r3
 8002ec0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ec4:	edd7 6a2b 	vldr	s13, [r7, #172]	@ 0xac
 8002ec8:	ed9f 6a77 	vldr	s12, [pc, #476]	@ 80030a8 <nmea_GPGGA+0x32c>
 8002ecc:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002ed0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ed4:	ee17 0a90 	vmov	r0, s15
 8002ed8:	f7fd fb0e 	bl	80004f8 <__aeabi_f2d>
 8002edc:	4602      	mov	r2, r0
 8002ede:	460b      	mov	r3, r1
 8002ee0:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0

        char lon_d[3];
        char lon_m[7];

        for (int z = 0; z < 3; z++) lon_d[z] = values[4][z];
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002eea:	e010      	b.n	8002f0e <nmea_GPGGA+0x192>
 8002eec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002eee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ef2:	4413      	add	r3, r2
 8002ef4:	7819      	ldrb	r1, [r3, #0]
 8002ef6:	f107 0210 	add.w	r2, r7, #16
 8002efa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002efe:	4413      	add	r3, r2
 8002f00:	460a      	mov	r2, r1
 8002f02:	701a      	strb	r2, [r3, #0]
 8002f04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f08:	3301      	adds	r3, #1
 8002f0a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002f0e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	ddea      	ble.n	8002eec <nmea_GPGGA+0x170>
        for (int z = 0; z < 6; z++) lon_m[z] = values[4][z + 3];
 8002f16:	2300      	movs	r3, #0
 8002f18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002f1c:	e011      	b.n	8002f42 <nmea_GPGGA+0x1c6>
 8002f1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f24:	3303      	adds	r3, #3
 8002f26:	4413      	add	r3, r2
 8002f28:	7819      	ldrb	r1, [r3, #0]
 8002f2a:	f107 0208 	add.w	r2, r7, #8
 8002f2e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f32:	4413      	add	r3, r2
 8002f34:	460a      	mov	r2, r1
 8002f36:	701a      	strb	r2, [r3, #0]
 8002f38:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002f42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f46:	2b05      	cmp	r3, #5
 8002f48:	dde9      	ble.n	8002f1e <nmea_GPGGA+0x1a2>

        int lon_deg_strtol = strtol(lon_d, NULL, 10);
 8002f4a:	f107 0310 	add.w	r3, r7, #16
 8002f4e:	220a      	movs	r2, #10
 8002f50:	2100      	movs	r1, #0
 8002f52:	4618      	mov	r0, r3
 8002f54:	f017 fa2e 	bl	801a3b4 <strtol>
 8002f58:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        float lon_min_strtof = strtof(lon_m, NULL);
 8002f5c:	f107 0308 	add.w	r3, r7, #8
 8002f60:	2100      	movs	r1, #0
 8002f62:	4618      	mov	r0, r3
 8002f64:	f017 f946 	bl	801a1f4 <strtof>
 8002f68:	ed87 0a26 	vstr	s0, [r7, #152]	@ 0x98
        double lon_deg = lon_deg_strtol + lon_min_strtof / 60;
 8002f6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f70:	ee07 3a90 	vmov	s15, r3
 8002f74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f78:	edd7 6a26 	vldr	s13, [r7, #152]	@ 0x98
 8002f7c:	ed9f 6a4a 	vldr	s12, [pc, #296]	@ 80030a8 <nmea_GPGGA+0x32c>
 8002f80:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002f84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f88:	ee17 0a90 	vmov	r0, s15
 8002f8c:	f7fd fab4 	bl	80004f8 <__aeabi_f2d>
 8002f90:	4602      	mov	r2, r0
 8002f92:	460b      	mov	r3, r1
 8002f94:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90

        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 8002f98:	f04f 0200 	mov.w	r2, #0
 8002f9c:	f04f 0300 	mov.w	r3, #0
 8002fa0:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002fa4:	f7fd fd68 	bl	8000a78 <__aeabi_dcmpeq>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d176      	bne.n	800309c <nmea_GPGGA+0x320>
 8002fae:	f04f 0200 	mov.w	r2, #0
 8002fb2:	f04f 0300 	mov.w	r3, #0
 8002fb6:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8002fba:	f7fd fd5d 	bl	8000a78 <__aeabi_dcmpeq>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d16b      	bne.n	800309c <nmea_GPGGA+0x320>
 8002fc4:	f04f 0200 	mov.w	r2, #0
 8002fc8:	4b38      	ldr	r3, [pc, #224]	@ (80030ac <nmea_GPGGA+0x330>)
 8002fca:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002fce:	f7fd fd5d 	bl	8000a8c <__aeabi_dcmplt>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d061      	beq.n	800309c <nmea_GPGGA+0x320>
 8002fd8:	f04f 0200 	mov.w	r2, #0
 8002fdc:	4b34      	ldr	r3, [pc, #208]	@ (80030b0 <nmea_GPGGA+0x334>)
 8002fde:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8002fe2:	f7fd fd53 	bl	8000a8c <__aeabi_dcmplt>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d057      	beq.n	800309c <nmea_GPGGA+0x320>
            gps_data->latitude = lat_deg;
 8002fec:	6879      	ldr	r1, [r7, #4]
 8002fee:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8002ff2:	e9c1 2300 	strd	r2, r3, [r1]
            gps_data->latSide = latSide;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f897 20b6 	ldrb.w	r2, [r7, #182]	@ 0xb6
 8002ffc:	721a      	strb	r2, [r3, #8]
            gps_data->longitude = lon_deg;
 8002ffe:	6879      	ldr	r1, [r7, #4]
 8003000:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8003004:	e9c1 2304 	strd	r2, r3, [r1, #16]
            gps_data->lonSide = lonSide;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 800300e:	761a      	strb	r2, [r3, #24]
            float altitude = strtof(values[9], NULL);
 8003010:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003012:	2100      	movs	r1, #0
 8003014:	4618      	mov	r0, r3
 8003016:	f017 f8ed 	bl	801a1f4 <strtof>
 800301a:	ed87 0a23 	vstr	s0, [r7, #140]	@ 0x8c
            gps_data->altitude = altitude!=0 ? altitude : gps_data->altitude;
 800301e:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003022:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800302a:	d102      	bne.n	8003032 <nmea_GPGGA+0x2b6>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	69db      	ldr	r3, [r3, #28]
 8003030:	e001      	b.n	8003036 <nmea_GPGGA+0x2ba>
 8003032:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	61d3      	str	r3, [r2, #28]
            gps_data->satelliteCount = strtol(values[7], NULL, 10);
 800303a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800303c:	220a      	movs	r2, #10
 800303e:	2100      	movs	r1, #0
 8003040:	4618      	mov	r0, r3
 8003042:	f017 f9b7 	bl	801a3b4 <strtol>
 8003046:	4602      	mov	r2, r0
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	625a      	str	r2, [r3, #36]	@ 0x24

            int fixQuality = strtol(values[6], NULL, 10);
 800304c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800304e:	220a      	movs	r2, #10
 8003050:	2100      	movs	r1, #0
 8003052:	4618      	mov	r0, r3
 8003054:	f017 f9ae 	bl	801a3b4 <strtol>
 8003058:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
            gps_data->fix = fixQuality > 0 ? 1 : 0;
 800305c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003060:	2b00      	cmp	r3, #0
 8003062:	bfcc      	ite	gt
 8003064:	2301      	movgt	r3, #1
 8003066:	2300      	movle	r3, #0
 8003068:	b2db      	uxtb	r3, r3
 800306a:	461a      	mov	r2, r3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	629a      	str	r2, [r3, #40]	@ 0x28

            float hdop = strtof(values[8], NULL);
 8003070:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003072:	2100      	movs	r1, #0
 8003074:	4618      	mov	r0, r3
 8003076:	f017 f8bd 	bl	801a1f4 <strtof>
 800307a:	ed87 0a21 	vstr	s0, [r7, #132]	@ 0x84
            gps_data->hdop = hdop!=0 ? hdop : gps_data->hdop;
 800307e:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8003082:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800308a:	d102      	bne.n	8003092 <nmea_GPGGA+0x316>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6a1b      	ldr	r3, [r3, #32]
 8003090:	e001      	b.n	8003096 <nmea_GPGGA+0x31a>
 8003092:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	6213      	str	r3, [r2, #32]
        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 800309a:	e022      	b.n	80030e2 <nmea_GPGGA+0x366>
        }
        else {
            for(int i=0; i<counter; i++) free(values[i]);
 800309c:	2300      	movs	r3, #0
 800309e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80030a2:	e016      	b.n	80030d2 <nmea_GPGGA+0x356>
 80030a4:	0801f8ac 	.word	0x0801f8ac
 80030a8:	42700000 	.word	0x42700000
 80030ac:	40568000 	.word	0x40568000
 80030b0:	40668000 	.word	0x40668000
 80030b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	33d8      	adds	r3, #216	@ 0xd8
 80030bc:	443b      	add	r3, r7
 80030be:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 80030c2:	4618      	mov	r0, r3
 80030c4:	f016 f9d6 	bl	8019474 <free>
 80030c8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80030cc:	3301      	adds	r3, #1
 80030ce:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80030d2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80030d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80030da:	429a      	cmp	r2, r3
 80030dc:	dbea      	blt.n	80030b4 <nmea_GPGGA+0x338>
            return 0;
 80030de:	2300      	movs	r3, #0
 80030e0:	e019      	b.n	8003116 <nmea_GPGGA+0x39a>
        }

    }

    for(int i=0; i<counter; i++) free(values[i]);
 80030e2:	2300      	movs	r3, #0
 80030e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80030e8:	e00e      	b.n	8003108 <nmea_GPGGA+0x38c>
 80030ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	33d8      	adds	r3, #216	@ 0xd8
 80030f2:	443b      	add	r3, r7
 80030f4:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 80030f8:	4618      	mov	r0, r3
 80030fa:	f016 f9bb 	bl	8019474 <free>
 80030fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003102:	3301      	adds	r3, #1
 8003104:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003108:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800310c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003110:	429a      	cmp	r2, r3
 8003112:	dbea      	blt.n	80030ea <nmea_GPGGA+0x36e>
    return 1;
 8003114:	2301      	movs	r3, #1
}
 8003116:	4618      	mov	r0, r3
 8003118:	37dc      	adds	r7, #220	@ 0xdc
 800311a:	46bd      	mov	sp, r7
 800311c:	bd90      	pop	{r4, r7, pc}
 800311e:	bf00      	nop

08003120 <nmea_GNRMC>:
//    return 1;
//}



int nmea_GNRMC(GPS *gps_data, char*inputString){
 8003120:	b590      	push	{r4, r7, lr}
 8003122:	b0a1      	sub	sp, #132	@ 0x84
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 800312a:	2300      	movs	r3, #0
 800312c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    memset(values, 0, sizeof(values));
 800312e:	f107 030c 	add.w	r3, r7, #12
 8003132:	2264      	movs	r2, #100	@ 0x64
 8003134:	2100      	movs	r1, #0
 8003136:	4618      	mov	r0, r3
 8003138:	f018 f90b 	bl	801b352 <memset>
    char *marker = strtok(inputString, ",");
 800313c:	4930      	ldr	r1, [pc, #192]	@ (8003200 <nmea_GNRMC+0xe0>)
 800313e:	6838      	ldr	r0, [r7, #0]
 8003140:	f018 f922 	bl	801b388 <strtok>
 8003144:	67b8      	str	r0, [r7, #120]	@ 0x78
    while (marker != NULL) {
 8003146:	e021      	b.n	800318c <nmea_GNRMC+0x6c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8003148:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800314a:	f7fd f869 	bl	8000220 <strlen>
 800314e:	4603      	mov	r3, r0
 8003150:	1c5a      	adds	r2, r3, #1
 8003152:	6ffc      	ldr	r4, [r7, #124]	@ 0x7c
 8003154:	1c63      	adds	r3, r4, #1
 8003156:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003158:	4610      	mov	r0, r2
 800315a:	f016 f983 	bl	8019464 <malloc>
 800315e:	4603      	mov	r3, r0
 8003160:	461a      	mov	r2, r3
 8003162:	00a3      	lsls	r3, r4, #2
 8003164:	3380      	adds	r3, #128	@ 0x80
 8003166:	443b      	add	r3, r7
 8003168:	f843 2c74 	str.w	r2, [r3, #-116]
        strcpy(values[counter - 1], marker);
 800316c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800316e:	3b01      	subs	r3, #1
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	3380      	adds	r3, #128	@ 0x80
 8003174:	443b      	add	r3, r7
 8003176:	f853 3c74 	ldr.w	r3, [r3, #-116]
 800317a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800317c:	4618      	mov	r0, r3
 800317e:	f018 f9fc 	bl	801b57a <strcpy>
        marker = strtok(NULL, ",");
 8003182:	491f      	ldr	r1, [pc, #124]	@ (8003200 <nmea_GNRMC+0xe0>)
 8003184:	2000      	movs	r0, #0
 8003186:	f018 f8ff 	bl	801b388 <strtok>
 800318a:	67b8      	str	r0, [r7, #120]	@ 0x78
    while (marker != NULL) {
 800318c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1da      	bne.n	8003148 <nmea_GNRMC+0x28>
    }
    float speed = strtof(values[7], NULL);
 8003192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003194:	2100      	movs	r1, #0
 8003196:	4618      	mov	r0, r3
 8003198:	f017 f82c 	bl	801a1f4 <strtof>
 800319c:	ed87 0a1c 	vstr	s0, [r7, #112]	@ 0x70
    gps_data->speed=speed/(1.944);
 80031a0:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80031a2:	f7fd f9a9 	bl	80004f8 <__aeabi_f2d>
 80031a6:	a314      	add	r3, pc, #80	@ (adr r3, 80031f8 <nmea_GNRMC+0xd8>)
 80031a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ac:	f7fd fb26 	bl	80007fc <__aeabi_ddiv>
 80031b0:	4602      	mov	r2, r0
 80031b2:	460b      	mov	r3, r1
 80031b4:	4610      	mov	r0, r2
 80031b6:	4619      	mov	r1, r3
 80031b8:	f7fd fcee 	bl	8000b98 <__aeabi_d2f>
 80031bc:	4602      	mov	r2, r0
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	639a      	str	r2, [r3, #56]	@ 0x38


    for(int i=0; i<counter; i++) free(values[i]);
 80031c2:	2300      	movs	r3, #0
 80031c4:	677b      	str	r3, [r7, #116]	@ 0x74
 80031c6:	e00b      	b.n	80031e0 <nmea_GNRMC+0xc0>
 80031c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	3380      	adds	r3, #128	@ 0x80
 80031ce:	443b      	add	r3, r7
 80031d0:	f853 3c74 	ldr.w	r3, [r3, #-116]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f016 f94d 	bl	8019474 <free>
 80031da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031dc:	3301      	adds	r3, #1
 80031de:	677b      	str	r3, [r7, #116]	@ 0x74
 80031e0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80031e2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031e4:	429a      	cmp	r2, r3
 80031e6:	dbef      	blt.n	80031c8 <nmea_GNRMC+0xa8>
    return 1;
 80031e8:	2301      	movs	r3, #1
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3784      	adds	r7, #132	@ 0x84
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd90      	pop	{r4, r7, pc}
 80031f2:	bf00      	nop
 80031f4:	f3af 8000 	nop.w
 80031f8:	be76c8b4 	.word	0xbe76c8b4
 80031fc:	3fff1a9f 	.word	0x3fff1a9f
 8003200:	0801f8ac 	.word	0x0801f8ac

08003204 <nmea_parse>:



void nmea_parse(GPS *gps_data, uint8_t *buffer){
 8003204:	b590      	push	{r4, r7, lr}
 8003206:	b089      	sub	sp, #36	@ 0x24
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
    memset(data, 0, sizeof(data));
 800320e:	223c      	movs	r2, #60	@ 0x3c
 8003210:	2100      	movs	r1, #0
 8003212:	484c      	ldr	r0, [pc, #304]	@ (8003344 <nmea_parse+0x140>)
 8003214:	f018 f89d 	bl	801b352 <memset>
    char * token = strtok(buffer, "$");
 8003218:	494b      	ldr	r1, [pc, #300]	@ (8003348 <nmea_parse+0x144>)
 800321a:	6838      	ldr	r0, [r7, #0]
 800321c:	f018 f8b4 	bl	801b388 <strtok>
 8003220:	61f8      	str	r0, [r7, #28]
    int cnt = 0;
 8003222:	2300      	movs	r3, #0
 8003224:	61bb      	str	r3, [r7, #24]
    int cnt12=0;
 8003226:	2300      	movs	r3, #0
 8003228:	617b      	str	r3, [r7, #20]
    while(token !=NULL){
 800322a:	e01d      	b.n	8003268 <nmea_parse+0x64>
        data[cnt++] = malloc(strlen(token)+1); //free later!!!!!
 800322c:	69f8      	ldr	r0, [r7, #28]
 800322e:	f7fc fff7 	bl	8000220 <strlen>
 8003232:	4603      	mov	r3, r0
 8003234:	1c5a      	adds	r2, r3, #1
 8003236:	69bc      	ldr	r4, [r7, #24]
 8003238:	1c63      	adds	r3, r4, #1
 800323a:	61bb      	str	r3, [r7, #24]
 800323c:	4610      	mov	r0, r2
 800323e:	f016 f911 	bl	8019464 <malloc>
 8003242:	4603      	mov	r3, r0
 8003244:	461a      	mov	r2, r3
 8003246:	4b3f      	ldr	r3, [pc, #252]	@ (8003344 <nmea_parse+0x140>)
 8003248:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        strcpy(data[cnt-1], token);
 800324c:	69bb      	ldr	r3, [r7, #24]
 800324e:	3b01      	subs	r3, #1
 8003250:	4a3c      	ldr	r2, [pc, #240]	@ (8003344 <nmea_parse+0x140>)
 8003252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003256:	69f9      	ldr	r1, [r7, #28]
 8003258:	4618      	mov	r0, r3
 800325a:	f018 f98e 	bl	801b57a <strcpy>
        token = strtok(NULL, "$");
 800325e:	493a      	ldr	r1, [pc, #232]	@ (8003348 <nmea_parse+0x144>)
 8003260:	2000      	movs	r0, #0
 8003262:	f018 f891 	bl	801b388 <strtok>
 8003266:	61f8      	str	r0, [r7, #28]
    while(token !=NULL){
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d1de      	bne.n	800322c <nmea_parse+0x28>
    }
    for(int i = 0; i<cnt; i++){
 800326e:	2300      	movs	r3, #0
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	e048      	b.n	8003306 <nmea_parse+0x102>
       if(strstr(data[i], "\r\n")!=NULL && gps_checksum(data[i])){
 8003274:	4a33      	ldr	r2, [pc, #204]	@ (8003344 <nmea_parse+0x140>)
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800327c:	4933      	ldr	r1, [pc, #204]	@ (800334c <nmea_parse+0x148>)
 800327e:	4618      	mov	r0, r3
 8003280:	f018 f8de 	bl	801b440 <strstr>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d03a      	beq.n	8003300 <nmea_parse+0xfc>
 800328a:	4a2e      	ldr	r2, [pc, #184]	@ (8003344 <nmea_parse+0x140>)
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003292:	4618      	mov	r0, r3
 8003294:	f7ff fd28 	bl	8002ce8 <gps_checksum>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d030      	beq.n	8003300 <nmea_parse+0xfc>
           if(strstr(data[i], "GNRMC")!=NULL){
 800329e:	4a29      	ldr	r2, [pc, #164]	@ (8003344 <nmea_parse+0x140>)
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032a6:	492a      	ldr	r1, [pc, #168]	@ (8003350 <nmea_parse+0x14c>)
 80032a8:	4618      	mov	r0, r3
 80032aa:	f018 f8c9 	bl	801b440 <strstr>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d00d      	beq.n	80032d0 <nmea_parse+0xcc>
        	   nmea_GNRMC(gps_data, data[i]);
 80032b4:	4a23      	ldr	r2, [pc, #140]	@ (8003344 <nmea_parse+0x140>)
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032bc:	4619      	mov	r1, r3
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f7ff ff2e 	bl	8003120 <nmea_GNRMC>
        	   if(cnt12>=1){
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	dc22      	bgt.n	8003310 <nmea_parse+0x10c>
        		  break;
        	   }
               cnt12=1;
 80032ca:	2301      	movs	r3, #1
 80032cc:	617b      	str	r3, [r7, #20]
 80032ce:	e017      	b.n	8003300 <nmea_parse+0xfc>

           }
           else if(strstr(data[i], "GNGGA")!=NULL){
 80032d0:	4a1c      	ldr	r2, [pc, #112]	@ (8003344 <nmea_parse+0x140>)
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032d8:	491e      	ldr	r1, [pc, #120]	@ (8003354 <nmea_parse+0x150>)
 80032da:	4618      	mov	r0, r3
 80032dc:	f018 f8b0 	bl	801b440 <strstr>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00c      	beq.n	8003300 <nmea_parse+0xfc>
               nmea_GPGGA(gps_data, data[i]);
 80032e6:	4a17      	ldr	r2, [pc, #92]	@ (8003344 <nmea_parse+0x140>)
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032ee:	4619      	mov	r1, r3
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f7ff fd43 	bl	8002d7c <nmea_GPGGA>
               if(cnt12>=1){
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	dc0b      	bgt.n	8003314 <nmea_parse+0x110>
              	   break;
               }
               cnt12=1;
 80032fc:	2301      	movs	r3, #1
 80032fe:	617b      	str	r3, [r7, #20]
    for(int i = 0; i<cnt; i++){
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	3301      	adds	r3, #1
 8003304:	613b      	str	r3, [r7, #16]
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	429a      	cmp	r2, r3
 800330c:	dbb2      	blt.n	8003274 <nmea_parse+0x70>
 800330e:	e002      	b.n	8003316 <nmea_parse+0x112>
        		  break;
 8003310:	bf00      	nop
 8003312:	e000      	b.n	8003316 <nmea_parse+0x112>
              	   break;
 8003314:	bf00      	nop
           }
       }

    }
    for(int i = 0; i<cnt; i++) free(data[i]);
 8003316:	2300      	movs	r3, #0
 8003318:	60fb      	str	r3, [r7, #12]
 800331a:	e009      	b.n	8003330 <nmea_parse+0x12c>
 800331c:	4a09      	ldr	r2, [pc, #36]	@ (8003344 <nmea_parse+0x140>)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003324:	4618      	mov	r0, r3
 8003326:	f016 f8a5 	bl	8019474 <free>
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	3301      	adds	r3, #1
 800332e:	60fb      	str	r3, [r7, #12]
 8003330:	68fa      	ldr	r2, [r7, #12]
 8003332:	69bb      	ldr	r3, [r7, #24]
 8003334:	429a      	cmp	r2, r3
 8003336:	dbf1      	blt.n	800331c <nmea_parse+0x118>


}
 8003338:	bf00      	nop
 800333a:	bf00      	nop
 800333c:	3724      	adds	r7, #36	@ 0x24
 800333e:	46bd      	mov	sp, r7
 8003340:	bd90      	pop	{r4, r7, pc}
 8003342:	bf00      	nop
 8003344:	20000ce4 	.word	0x20000ce4
 8003348:	0801f8b0 	.word	0x0801f8b0
 800334c:	0801f8b4 	.word	0x0801f8b4
 8003350:	0801f8b8 	.word	0x0801f8b8
 8003354:	0801f8c0 	.word	0x0801f8c0

08003358 <distancecalc>:

double distancecalc(double lat1, double lat2, double long1, double long2){
 8003358:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800335c:	b08a      	sub	sp, #40	@ 0x28
 800335e:	af00      	add	r7, sp, #0
 8003360:	ed87 0b06 	vstr	d0, [r7, #24]
 8003364:	ed87 1b04 	vstr	d1, [r7, #16]
 8003368:	ed87 2b02 	vstr	d2, [r7, #8]
 800336c:	ed87 3b00 	vstr	d3, [r7]
	double distance=0;
 8003370:	f04f 0200 	mov.w	r2, #0
 8003374:	f04f 0300 	mov.w	r3, #0
 8003378:	e9c7 2308 	strd	r2, r3, [r7, #32]
	distance=(double) 6371000*acosl(fmin(1,sinl(lat1*(M_PI/180))*sinl(lat2*(M_PI/180))+cosl(lat1*(M_PI/180))*cosl(lat2*(M_PI/180))*cosl((long2-long1)*(M_PI/180))));
 800337c:	a358      	add	r3, pc, #352	@ (adr r3, 80034e0 <distancecalc+0x188>)
 800337e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003382:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003386:	f7fd f90f 	bl	80005a8 <__aeabi_dmul>
 800338a:	4602      	mov	r2, r0
 800338c:	460b      	mov	r3, r1
 800338e:	ec43 2b17 	vmov	d7, r2, r3
 8003392:	eeb0 0a47 	vmov.f32	s0, s14
 8003396:	eef0 0a67 	vmov.f32	s1, s15
 800339a:	f01a fe2f 	bl	801dffc <sinl>
 800339e:	ec55 4b10 	vmov	r4, r5, d0
 80033a2:	a34f      	add	r3, pc, #316	@ (adr r3, 80034e0 <distancecalc+0x188>)
 80033a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80033ac:	f7fd f8fc 	bl	80005a8 <__aeabi_dmul>
 80033b0:	4602      	mov	r2, r0
 80033b2:	460b      	mov	r3, r1
 80033b4:	ec43 2b17 	vmov	d7, r2, r3
 80033b8:	eeb0 0a47 	vmov.f32	s0, s14
 80033bc:	eef0 0a67 	vmov.f32	s1, s15
 80033c0:	f01a fe1c 	bl	801dffc <sinl>
 80033c4:	ec53 2b10 	vmov	r2, r3, d0
 80033c8:	4620      	mov	r0, r4
 80033ca:	4629      	mov	r1, r5
 80033cc:	f7fd f8ec 	bl	80005a8 <__aeabi_dmul>
 80033d0:	4602      	mov	r2, r0
 80033d2:	460b      	mov	r3, r1
 80033d4:	4614      	mov	r4, r2
 80033d6:	461d      	mov	r5, r3
 80033d8:	a341      	add	r3, pc, #260	@ (adr r3, 80034e0 <distancecalc+0x188>)
 80033da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033de:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80033e2:	f7fd f8e1 	bl	80005a8 <__aeabi_dmul>
 80033e6:	4602      	mov	r2, r0
 80033e8:	460b      	mov	r3, r1
 80033ea:	ec43 2b17 	vmov	d7, r2, r3
 80033ee:	eeb0 0a47 	vmov.f32	s0, s14
 80033f2:	eef0 0a67 	vmov.f32	s1, s15
 80033f6:	f01a fdff 	bl	801dff8 <cosl>
 80033fa:	ec59 8b10 	vmov	r8, r9, d0
 80033fe:	a338      	add	r3, pc, #224	@ (adr r3, 80034e0 <distancecalc+0x188>)
 8003400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003404:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003408:	f7fd f8ce 	bl	80005a8 <__aeabi_dmul>
 800340c:	4602      	mov	r2, r0
 800340e:	460b      	mov	r3, r1
 8003410:	ec43 2b17 	vmov	d7, r2, r3
 8003414:	eeb0 0a47 	vmov.f32	s0, s14
 8003418:	eef0 0a67 	vmov.f32	s1, s15
 800341c:	f01a fdec 	bl	801dff8 <cosl>
 8003420:	ec53 2b10 	vmov	r2, r3, d0
 8003424:	4640      	mov	r0, r8
 8003426:	4649      	mov	r1, r9
 8003428:	f7fd f8be 	bl	80005a8 <__aeabi_dmul>
 800342c:	4602      	mov	r2, r0
 800342e:	460b      	mov	r3, r1
 8003430:	4690      	mov	r8, r2
 8003432:	4699      	mov	r9, r3
 8003434:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003438:	e9d7 0100 	ldrd	r0, r1, [r7]
 800343c:	f7fc fefc 	bl	8000238 <__aeabi_dsub>
 8003440:	4602      	mov	r2, r0
 8003442:	460b      	mov	r3, r1
 8003444:	4610      	mov	r0, r2
 8003446:	4619      	mov	r1, r3
 8003448:	a325      	add	r3, pc, #148	@ (adr r3, 80034e0 <distancecalc+0x188>)
 800344a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800344e:	f7fd f8ab 	bl	80005a8 <__aeabi_dmul>
 8003452:	4602      	mov	r2, r0
 8003454:	460b      	mov	r3, r1
 8003456:	ec43 2b17 	vmov	d7, r2, r3
 800345a:	eeb0 0a47 	vmov.f32	s0, s14
 800345e:	eef0 0a67 	vmov.f32	s1, s15
 8003462:	f01a fdc9 	bl	801dff8 <cosl>
 8003466:	ec53 2b10 	vmov	r2, r3, d0
 800346a:	4640      	mov	r0, r8
 800346c:	4649      	mov	r1, r9
 800346e:	f7fd f89b 	bl	80005a8 <__aeabi_dmul>
 8003472:	4602      	mov	r2, r0
 8003474:	460b      	mov	r3, r1
 8003476:	4620      	mov	r0, r4
 8003478:	4629      	mov	r1, r5
 800347a:	f7fc fedf 	bl	800023c <__adddf3>
 800347e:	4602      	mov	r2, r0
 8003480:	460b      	mov	r3, r1
 8003482:	ec43 2b17 	vmov	d7, r2, r3
 8003486:	ed9f 1b14 	vldr	d1, [pc, #80]	@ 80034d8 <distancecalc+0x180>
 800348a:	eeb0 0a47 	vmov.f32	s0, s14
 800348e:	eef0 0a67 	vmov.f32	s1, s15
 8003492:	f01a fd53 	bl	801df3c <fmin>
 8003496:	eeb0 7a40 	vmov.f32	s14, s0
 800349a:	eef0 7a60 	vmov.f32	s15, s1
 800349e:	eeb0 0a47 	vmov.f32	s0, s14
 80034a2:	eef0 0a67 	vmov.f32	s1, s15
 80034a6:	f01a fdab 	bl	801e000 <acosl>
 80034aa:	ec51 0b10 	vmov	r0, r1, d0
 80034ae:	a30e      	add	r3, pc, #56	@ (adr r3, 80034e8 <distancecalc+0x190>)
 80034b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b4:	f7fd f878 	bl	80005a8 <__aeabi_dmul>
 80034b8:	4602      	mov	r2, r0
 80034ba:	460b      	mov	r3, r1
 80034bc:	e9c7 2308 	strd	r2, r3, [r7, #32]

	return distance;
 80034c0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80034c4:	ec43 2b17 	vmov	d7, r2, r3
}
 80034c8:	eeb0 0a47 	vmov.f32	s0, s14
 80034cc:	eef0 0a67 	vmov.f32	s1, s15
 80034d0:	3728      	adds	r7, #40	@ 0x28
 80034d2:	46bd      	mov	sp, r7
 80034d4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80034d8:	00000000 	.word	0x00000000
 80034dc:	3ff00000 	.word	0x3ff00000
 80034e0:	a2529d39 	.word	0xa2529d39
 80034e4:	3f91df46 	.word	0x3f91df46
 80034e8:	00000000 	.word	0x00000000
 80034ec:	41584dae 	.word	0x41584dae

080034f0 <MX_RF_Init>:

/* USER CODE END 0 */

/* RF init function */
void MX_RF_Init(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 80034f4:	bf00      	nop
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr

080034fe <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80034fe:	b480      	push	{r7}
 8003500:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8003502:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800350a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800350e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003512:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003516:	bf00      	nop
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <LL_APB1_GRP1_EnableClock>:
{
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003528:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800352c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800352e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4313      	orrs	r3, r2
 8003536:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003538:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800353c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4013      	ands	r3, r2
 8003542:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003544:	68fb      	ldr	r3, [r7, #12]
}
 8003546:	bf00      	nop
 8003548:	3714      	adds	r7, #20
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
	...

08003554 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800355a:	1d3b      	adds	r3, r7, #4
 800355c:	2200      	movs	r2, #0
 800355e:	601a      	str	r2, [r3, #0]
 8003560:	605a      	str	r2, [r3, #4]
 8003562:	609a      	str	r2, [r3, #8]
 8003564:	60da      	str	r2, [r3, #12]
 8003566:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003568:	2300      	movs	r3, #0
 800356a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800356c:	4b2c      	ldr	r3, [pc, #176]	@ (8003620 <MX_RTC_Init+0xcc>)
 800356e:	4a2d      	ldr	r2, [pc, #180]	@ (8003624 <MX_RTC_Init+0xd0>)
 8003570:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003572:	4b2b      	ldr	r3, [pc, #172]	@ (8003620 <MX_RTC_Init+0xcc>)
 8003574:	2200      	movs	r2, #0
 8003576:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8003578:	4b29      	ldr	r3, [pc, #164]	@ (8003620 <MX_RTC_Init+0xcc>)
 800357a:	227f      	movs	r2, #127	@ 0x7f
 800357c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 800357e:	4b28      	ldr	r3, [pc, #160]	@ (8003620 <MX_RTC_Init+0xcc>)
 8003580:	f641 6284 	movw	r2, #7812	@ 0x1e84
 8003584:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003586:	4b26      	ldr	r3, [pc, #152]	@ (8003620 <MX_RTC_Init+0xcc>)
 8003588:	2200      	movs	r2, #0
 800358a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800358c:	4b24      	ldr	r3, [pc, #144]	@ (8003620 <MX_RTC_Init+0xcc>)
 800358e:	2200      	movs	r2, #0
 8003590:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003592:	4b23      	ldr	r3, [pc, #140]	@ (8003620 <MX_RTC_Init+0xcc>)
 8003594:	2200      	movs	r2, #0
 8003596:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003598:	4b21      	ldr	r3, [pc, #132]	@ (8003620 <MX_RTC_Init+0xcc>)
 800359a:	2200      	movs	r2, #0
 800359c:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800359e:	4820      	ldr	r0, [pc, #128]	@ (8003620 <MX_RTC_Init+0xcc>)
 80035a0:	f009 ff4e 	bl	800d440 <HAL_RTC_Init>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 80035aa:	f7ff fb97 	bl	8002cdc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80035ae:	2300      	movs	r3, #0
 80035b0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80035b2:	2300      	movs	r3, #0
 80035b4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80035b6:	2300      	movs	r3, #0
 80035b8:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 80035ba:	2300      	movs	r3, #0
 80035bc:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80035be:	2300      	movs	r3, #0
 80035c0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80035c2:	2300      	movs	r3, #0
 80035c4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80035c6:	1d3b      	adds	r3, r7, #4
 80035c8:	2201      	movs	r2, #1
 80035ca:	4619      	mov	r1, r3
 80035cc:	4814      	ldr	r0, [pc, #80]	@ (8003620 <MX_RTC_Init+0xcc>)
 80035ce:	f009 ffe7 	bl	800d5a0 <HAL_RTC_SetTime>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <MX_RTC_Init+0x88>
  {
    Error_Handler();
 80035d8:	f7ff fb80 	bl	8002cdc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80035dc:	2301      	movs	r3, #1
 80035de:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80035e0:	2301      	movs	r3, #1
 80035e2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80035e4:	2301      	movs	r3, #1
 80035e6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80035e8:	2300      	movs	r3, #0
 80035ea:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80035ec:	463b      	mov	r3, r7
 80035ee:	2201      	movs	r2, #1
 80035f0:	4619      	mov	r1, r3
 80035f2:	480b      	ldr	r0, [pc, #44]	@ (8003620 <MX_RTC_Init+0xcc>)
 80035f4:	f00a f898 	bl	800d728 <HAL_RTC_SetDate>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 80035fe:	f7ff fb6d 	bl	8002cdc <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8003602:	2204      	movs	r2, #4
 8003604:	2100      	movs	r1, #0
 8003606:	4806      	ldr	r0, [pc, #24]	@ (8003620 <MX_RTC_Init+0xcc>)
 8003608:	f00a f9ac 	bl	800d964 <HAL_RTCEx_SetWakeUpTimer_IT>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d001      	beq.n	8003616 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8003612:	f7ff fb63 	bl	8002cdc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003616:	bf00      	nop
 8003618:	3718      	adds	r7, #24
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	20000d20 	.word	0x20000d20
 8003624:	40002800 	.word	0x40002800

08003628 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b096      	sub	sp, #88	@ 0x58
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003630:	f107 0308 	add.w	r3, r7, #8
 8003634:	2250      	movs	r2, #80	@ 0x50
 8003636:	2100      	movs	r1, #0
 8003638:	4618      	mov	r0, r3
 800363a:	f017 fe8a 	bl	801b352 <memset>
  if(rtcHandle->Instance==RTC)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a14      	ldr	r2, [pc, #80]	@ (8003694 <HAL_RTC_MspInit+0x6c>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d121      	bne.n	800368c <HAL_RTC_MspInit+0x64>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

	  HAL_PWR_EnableBkUpAccess();
 8003648:	f008 f91e 	bl	800b888 <HAL_PWR_EnableBkUpAccess>




	  HAL_PWR_EnableBkUpAccess();
 800364c:	f008 f91c 	bl	800b888 <HAL_PWR_EnableBkUpAccess>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003650:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003654:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32;
 8003656:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800365a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800365c:	f107 0308 	add.w	r3, r7, #8
 8003660:	4618      	mov	r0, r3
 8003662:	f009 fc66 	bl	800cf32 <HAL_RCCEx_PeriphCLKConfig>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d001      	beq.n	8003670 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 800366c:	f7ff fb36 	bl	8002cdc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003670:	f7ff ff45 	bl	80034fe <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003674:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003678:	f7ff ff52 	bl	8003520 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800367c:	2200      	movs	r2, #0
 800367e:	2100      	movs	r1, #0
 8003680:	2003      	movs	r0, #3
 8003682:	f004 ff7c 	bl	800857e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8003686:	2003      	movs	r0, #3
 8003688:	f004 ff93 	bl	80085b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800368c:	bf00      	nop
 800368e:	3758      	adds	r7, #88	@ 0x58
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	40002800 	.word	0x40002800

08003698 <LL_AHB2_GRP1_EnableClock>:
{
 8003698:	b480      	push	{r7}
 800369a:	b085      	sub	sp, #20
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80036a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80036a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80036b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4013      	ands	r3, r2
 80036ba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80036bc:	68fb      	ldr	r3, [r7, #12]
}
 80036be:	bf00      	nop
 80036c0:	3714      	adds	r7, #20
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr

080036ca <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80036ca:	b480      	push	{r7}
 80036cc:	b085      	sub	sp, #20
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80036d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036d6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80036d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	4313      	orrs	r3, r2
 80036e0:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80036e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036e6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	4013      	ands	r3, r2
 80036ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80036ee:	68fb      	ldr	r3, [r7, #12]
}
 80036f0:	bf00      	nop
 80036f2:	3714      	adds	r7, #20
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003700:	4b1b      	ldr	r3, [pc, #108]	@ (8003770 <MX_SPI1_Init+0x74>)
 8003702:	4a1c      	ldr	r2, [pc, #112]	@ (8003774 <MX_SPI1_Init+0x78>)
 8003704:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003706:	4b1a      	ldr	r3, [pc, #104]	@ (8003770 <MX_SPI1_Init+0x74>)
 8003708:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800370c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800370e:	4b18      	ldr	r3, [pc, #96]	@ (8003770 <MX_SPI1_Init+0x74>)
 8003710:	2200      	movs	r2, #0
 8003712:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003714:	4b16      	ldr	r3, [pc, #88]	@ (8003770 <MX_SPI1_Init+0x74>)
 8003716:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800371a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800371c:	4b14      	ldr	r3, [pc, #80]	@ (8003770 <MX_SPI1_Init+0x74>)
 800371e:	2200      	movs	r2, #0
 8003720:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003722:	4b13      	ldr	r3, [pc, #76]	@ (8003770 <MX_SPI1_Init+0x74>)
 8003724:	2200      	movs	r2, #0
 8003726:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003728:	4b11      	ldr	r3, [pc, #68]	@ (8003770 <MX_SPI1_Init+0x74>)
 800372a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800372e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003730:	4b0f      	ldr	r3, [pc, #60]	@ (8003770 <MX_SPI1_Init+0x74>)
 8003732:	2210      	movs	r2, #16
 8003734:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003736:	4b0e      	ldr	r3, [pc, #56]	@ (8003770 <MX_SPI1_Init+0x74>)
 8003738:	2200      	movs	r2, #0
 800373a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800373c:	4b0c      	ldr	r3, [pc, #48]	@ (8003770 <MX_SPI1_Init+0x74>)
 800373e:	2200      	movs	r2, #0
 8003740:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003742:	4b0b      	ldr	r3, [pc, #44]	@ (8003770 <MX_SPI1_Init+0x74>)
 8003744:	2200      	movs	r2, #0
 8003746:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003748:	4b09      	ldr	r3, [pc, #36]	@ (8003770 <MX_SPI1_Init+0x74>)
 800374a:	2207      	movs	r2, #7
 800374c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800374e:	4b08      	ldr	r3, [pc, #32]	@ (8003770 <MX_SPI1_Init+0x74>)
 8003750:	2200      	movs	r2, #0
 8003752:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003754:	4b06      	ldr	r3, [pc, #24]	@ (8003770 <MX_SPI1_Init+0x74>)
 8003756:	2208      	movs	r2, #8
 8003758:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800375a:	4805      	ldr	r0, [pc, #20]	@ (8003770 <MX_SPI1_Init+0x74>)
 800375c:	f00a f9be 	bl	800dadc <HAL_SPI_Init>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003766:	f7ff fab9 	bl	8002cdc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800376a:	bf00      	nop
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	20000d78 	.word	0x20000d78
 8003774:	40013000 	.word	0x40013000

08003778 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b088      	sub	sp, #32
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003780:	f107 030c 	add.w	r3, r7, #12
 8003784:	2200      	movs	r2, #0
 8003786:	601a      	str	r2, [r3, #0]
 8003788:	605a      	str	r2, [r3, #4]
 800378a:	609a      	str	r2, [r3, #8]
 800378c:	60da      	str	r2, [r3, #12]
 800378e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a1c      	ldr	r2, [pc, #112]	@ (8003808 <HAL_SPI_MspInit+0x90>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d132      	bne.n	8003800 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800379a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800379e:	f7ff ff94 	bl	80036ca <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037a2:	2001      	movs	r0, #1
 80037a4:	f7ff ff78 	bl	8003698 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037a8:	2002      	movs	r0, #2
 80037aa:	f7ff ff75 	bl	8003698 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6;
 80037ae:	2342      	movs	r3, #66	@ 0x42
 80037b0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037b2:	2302      	movs	r3, #2
 80037b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037b6:	2300      	movs	r3, #0
 80037b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037ba:	2300      	movs	r3, #0
 80037bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80037be:	2305      	movs	r3, #5
 80037c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037c2:	f107 030c 	add.w	r3, r7, #12
 80037c6:	4619      	mov	r1, r3
 80037c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037cc:	f005 fb0a 	bl	8008de4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80037d0:	2320      	movs	r3, #32
 80037d2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037d4:	2302      	movs	r3, #2
 80037d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d8:	2300      	movs	r3, #0
 80037da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037dc:	2300      	movs	r3, #0
 80037de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80037e0:	2305      	movs	r3, #5
 80037e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037e4:	f107 030c 	add.w	r3, r7, #12
 80037e8:	4619      	mov	r1, r3
 80037ea:	4808      	ldr	r0, [pc, #32]	@ (800380c <HAL_SPI_MspInit+0x94>)
 80037ec:	f005 fafa 	bl	8008de4 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 3, 0);
 80037f0:	2200      	movs	r2, #0
 80037f2:	2103      	movs	r1, #3
 80037f4:	2022      	movs	r0, #34	@ 0x22
 80037f6:	f004 fec2 	bl	800857e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80037fa:	2022      	movs	r0, #34	@ 0x22
 80037fc:	f004 fed9 	bl	80085b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003800:	bf00      	nop
 8003802:	3720      	adds	r7, #32
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}
 8003808:	40013000 	.word	0x40013000
 800380c:	48000400 	.word	0x48000400

08003810 <csvframe>:
  /* USER CODE END SPI1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int csvframe(uint8_t* buffer,float temp,float vbat,GPS * gpsdata,int otherval1,float otherval2){
 8003810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003814:	ed2d 8b02 	vpush	{d8}
 8003818:	b0a7      	sub	sp, #156	@ 0x9c
 800381a:	af16      	add	r7, sp, #88	@ 0x58
 800381c:	6378      	str	r0, [r7, #52]	@ 0x34
 800381e:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
 8003822:	edc7 0a0b 	vstr	s1, [r7, #44]	@ 0x2c
 8003826:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003828:	627a      	str	r2, [r7, #36]	@ 0x24
 800382a:	ed87 1a08 	vstr	s2, [r7, #32]
	int framesize=0;
 800382e:	2300      	movs	r3, #0
 8003830:	63fb      	str	r3, [r7, #60]	@ 0x3c
	framesize=snprintf((char *)buffer,256, "%0.2f,%0.3f,%0.2f,%0.7f,%0.7f,%0.2f,%d,%0.2f,%d-%02d-%02dT%02d:%02d:%02d.00+02:00\n\r",temp,vbat,(gpsdata->speed)*3.6,gpsdata->latitude,gpsdata->longitude,gpsdata->altitude,otherval1,otherval2,ANNEE,MOIS,JOURS,HR,MINUTE,SEC);
 8003832:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003834:	f7fc fe60 	bl	80004f8 <__aeabi_f2d>
 8003838:	e9c7 0106 	strd	r0, r1, [r7, #24]
 800383c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800383e:	f7fc fe5b 	bl	80004f8 <__aeabi_f2d>
 8003842:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8003846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800384a:	4618      	mov	r0, r3
 800384c:	f7fc fe54 	bl	80004f8 <__aeabi_f2d>
 8003850:	a332      	add	r3, pc, #200	@ (adr r3, 800391c <csvframe+0x10c>)
 8003852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003856:	f7fc fea7 	bl	80005a8 <__aeabi_dmul>
 800385a:	4602      	mov	r2, r0
 800385c:	460b      	mov	r3, r1
 800385e:	ec43 2b18 	vmov	d8, r2, r3
 8003862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003864:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800386a:	e9d3 8904 	ldrd	r8, r9, [r3, #16]
 800386e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003870:	69db      	ldr	r3, [r3, #28]
 8003872:	4618      	mov	r0, r3
 8003874:	f7fc fe40 	bl	80004f8 <__aeabi_f2d>
 8003878:	4682      	mov	sl, r0
 800387a:	468b      	mov	fp, r1
 800387c:	6a38      	ldr	r0, [r7, #32]
 800387e:	f7fc fe3b 	bl	80004f8 <__aeabi_f2d>
 8003882:	4b1f      	ldr	r3, [pc, #124]	@ (8003900 <csvframe+0xf0>)
 8003884:	881b      	ldrh	r3, [r3, #0]
 8003886:	60fb      	str	r3, [r7, #12]
 8003888:	4b1e      	ldr	r3, [pc, #120]	@ (8003904 <csvframe+0xf4>)
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	60bb      	str	r3, [r7, #8]
 800388e:	4b1e      	ldr	r3, [pc, #120]	@ (8003908 <csvframe+0xf8>)
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	607b      	str	r3, [r7, #4]
 8003894:	4b1d      	ldr	r3, [pc, #116]	@ (800390c <csvframe+0xfc>)
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	461e      	mov	r6, r3
 800389a:	4b1d      	ldr	r3, [pc, #116]	@ (8003910 <csvframe+0x100>)
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	461a      	mov	r2, r3
 80038a0:	4b1c      	ldr	r3, [pc, #112]	@ (8003914 <csvframe+0x104>)
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	9315      	str	r3, [sp, #84]	@ 0x54
 80038a6:	9214      	str	r2, [sp, #80]	@ 0x50
 80038a8:	9613      	str	r6, [sp, #76]	@ 0x4c
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	9212      	str	r2, [sp, #72]	@ 0x48
 80038ae:	68ba      	ldr	r2, [r7, #8]
 80038b0:	9211      	str	r2, [sp, #68]	@ 0x44
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	9310      	str	r3, [sp, #64]	@ 0x40
 80038b6:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80038ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038bc:	930c      	str	r3, [sp, #48]	@ 0x30
 80038be:	e9cd ab0a 	strd	sl, fp, [sp, #40]	@ 0x28
 80038c2:	e9cd 8908 	strd	r8, r9, [sp, #32]
 80038c6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80038ca:	ed8d 8b04 	vstr	d8, [sp, #16]
 80038ce:	ed97 7b04 	vldr	d7, [r7, #16]
 80038d2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80038d6:	ed97 7b06 	vldr	d7, [r7, #24]
 80038da:	ed8d 7b00 	vstr	d7, [sp]
 80038de:	4a0e      	ldr	r2, [pc, #56]	@ (8003918 <csvframe+0x108>)
 80038e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80038e4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80038e6:	f017 fc9d 	bl	801b224 <sniprintf>
 80038ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
	return framesize;
 80038ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3744      	adds	r7, #68	@ 0x44
 80038f2:	46bd      	mov	sp, r7
 80038f4:	ecbd 8b02 	vpop	{d8}
 80038f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038fc:	f3af 8000 	nop.w
 8003900:	20000012 	.word	0x20000012
 8003904:	20000011 	.word	0x20000011
 8003908:	20000010 	.word	0x20000010
 800390c:	20000b7d 	.word	0x20000b7d
 8003910:	20000b7e 	.word	0x20000b7e
 8003914:	20000b7c 	.word	0x20000b7c
 8003918:	0801f8c8 	.word	0x0801f8c8
 800391c:	cccccccd 	.word	0xcccccccd
 8003920:	400ccccc 	.word	0x400ccccc

08003924 <storeindex>:


void storeindex(void){
 8003924:	b580      	push	{r7, lr}
 8003926:	b09c      	sub	sp, #112	@ 0x70
 8003928:	af02      	add	r7, sp, #8
	int writepage=MAX_WRITE_PAGE+1;
 800392a:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 800392e:	667b      	str	r3, [r7, #100]	@ 0x64
	uint8_t writebuffer[100];
	memset((uint8_t*)writebuffer,'\0',100);
 8003930:	463b      	mov	r3, r7
 8003932:	2264      	movs	r2, #100	@ 0x64
 8003934:	2100      	movs	r1, #0
 8003936:	4618      	mov	r0, r3
 8003938:	f017 fd0b 	bl	801b352 <memset>
	snprintf((char *)writebuffer,100, "%d$%d$",pageoffset,pagenumber);
 800393c:	4b14      	ldr	r3, [pc, #80]	@ (8003990 <storeindex+0x6c>)
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	4b14      	ldr	r3, [pc, #80]	@ (8003994 <storeindex+0x70>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4638      	mov	r0, r7
 8003946:	9300      	str	r3, [sp, #0]
 8003948:	4613      	mov	r3, r2
 800394a:	4a13      	ldr	r2, [pc, #76]	@ (8003998 <storeindex+0x74>)
 800394c:	2164      	movs	r1, #100	@ 0x64
 800394e:	f017 fc69 	bl	801b224 <sniprintf>
	SPIF_EraseSector(&hspif1, (int)floor((writepage)/16));
 8003952:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003954:	2b00      	cmp	r3, #0
 8003956:	da00      	bge.n	800395a <storeindex+0x36>
 8003958:	330f      	adds	r3, #15
 800395a:	111b      	asrs	r3, r3, #4
 800395c:	4618      	mov	r0, r3
 800395e:	f7fc fdb9 	bl	80004d4 <__aeabi_i2d>
 8003962:	4602      	mov	r2, r0
 8003964:	460b      	mov	r3, r1
 8003966:	4610      	mov	r0, r2
 8003968:	4619      	mov	r1, r3
 800396a:	f7fd f8cd 	bl	8000b08 <__aeabi_d2iz>
 800396e:	4603      	mov	r3, r0
 8003970:	4619      	mov	r1, r3
 8003972:	480a      	ldr	r0, [pc, #40]	@ (800399c <storeindex+0x78>)
 8003974:	f013 fe1b 	bl	80175ae <SPIF_EraseSector>
	SPIF_WritePage(&hspif1,writepage, (uint8_t *)writebuffer, 100,0);
 8003978:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800397a:	463a      	mov	r2, r7
 800397c:	2300      	movs	r3, #0
 800397e:	9300      	str	r3, [sp, #0]
 8003980:	2364      	movs	r3, #100	@ 0x64
 8003982:	4806      	ldr	r0, [pc, #24]	@ (800399c <storeindex+0x78>)
 8003984:	f013 fe96 	bl	80176b4 <SPIF_WritePage>

}
 8003988:	bf00      	nop
 800398a:	3768      	adds	r7, #104	@ 0x68
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	20000a9c 	.word	0x20000a9c
 8003994:	20000aa0 	.word	0x20000aa0
 8003998:	0801f91c 	.word	0x0801f91c
 800399c:	20000868 	.word	0x20000868

080039a0 <getindex>:

void getindex(void){
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b086      	sub	sp, #24
 80039a4:	af02      	add	r7, sp, #8
	int readpage=MAX_WRITE_PAGE+1;
 80039a6:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 80039aa:	607b      	str	r3, [r7, #4]
	SPIF_ReadPage(&hspif1, readpage, (uint8_t *)indexbuffer, 50, 0);
 80039ac:	6879      	ldr	r1, [r7, #4]
 80039ae:	2300      	movs	r3, #0
 80039b0:	9300      	str	r3, [sp, #0]
 80039b2:	2332      	movs	r3, #50	@ 0x32
 80039b4:	4a2b      	ldr	r2, [pc, #172]	@ (8003a64 <getindex+0xc4>)
 80039b6:	482c      	ldr	r0, [pc, #176]	@ (8003a68 <getindex+0xc8>)
 80039b8:	f013 fe9a 	bl	80176f0 <SPIF_ReadPage>
	memset(numbuf1,'$',10);
 80039bc:	220a      	movs	r2, #10
 80039be:	2124      	movs	r1, #36	@ 0x24
 80039c0:	482a      	ldr	r0, [pc, #168]	@ (8003a6c <getindex+0xcc>)
 80039c2:	f017 fcc6 	bl	801b352 <memset>
	memset(numbuf2,'$',10);
 80039c6:	220a      	movs	r2, #10
 80039c8:	2124      	movs	r1, #36	@ 0x24
 80039ca:	4829      	ldr	r0, [pc, #164]	@ (8003a70 <getindex+0xd0>)
 80039cc:	f017 fcc1 	bl	801b352 <memset>
	int cnt=0;
 80039d0:	2300      	movs	r3, #0
 80039d2:	60fb      	str	r3, [r7, #12]
	if((indexbuffer[0]&0x0F)<10 ){
 80039d4:	4b23      	ldr	r3, [pc, #140]	@ (8003a64 <getindex+0xc4>)
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	f003 030f 	and.w	r3, r3, #15
 80039dc:	2b09      	cmp	r3, #9
 80039de:	dc3a      	bgt.n	8003a56 <getindex+0xb6>
	while(indexbuffer[cnt]!='$'){
 80039e0:	e00b      	b.n	80039fa <getindex+0x5a>

			  numbuf1[cnt]=indexbuffer[cnt];
 80039e2:	4a20      	ldr	r2, [pc, #128]	@ (8003a64 <getindex+0xc4>)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	4413      	add	r3, r2
 80039e8:	7819      	ldrb	r1, [r3, #0]
 80039ea:	4a20      	ldr	r2, [pc, #128]	@ (8003a6c <getindex+0xcc>)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	4413      	add	r3, r2
 80039f0:	460a      	mov	r2, r1
 80039f2:	701a      	strb	r2, [r3, #0]
			  cnt++;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	3301      	adds	r3, #1
 80039f8:	60fb      	str	r3, [r7, #12]
	while(indexbuffer[cnt]!='$'){
 80039fa:	4a1a      	ldr	r2, [pc, #104]	@ (8003a64 <getindex+0xc4>)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	4413      	add	r3, r2
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	2b24      	cmp	r3, #36	@ 0x24
 8003a04:	d1ed      	bne.n	80039e2 <getindex+0x42>
		  }
		  cnt++;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	3301      	adds	r3, #1
 8003a0a:	60fb      	str	r3, [r7, #12]
		  int cnt1=0;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	60bb      	str	r3, [r7, #8]
		  while(indexbuffer[cnt]!='$'){
 8003a10:	e00e      	b.n	8003a30 <getindex+0x90>

		  		  numbuf2[cnt1]=indexbuffer[cnt];
 8003a12:	4a14      	ldr	r2, [pc, #80]	@ (8003a64 <getindex+0xc4>)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	4413      	add	r3, r2
 8003a18:	7819      	ldrb	r1, [r3, #0]
 8003a1a:	4a15      	ldr	r2, [pc, #84]	@ (8003a70 <getindex+0xd0>)
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	4413      	add	r3, r2
 8003a20:	460a      	mov	r2, r1
 8003a22:	701a      	strb	r2, [r3, #0]
		  		  cnt1++;
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	3301      	adds	r3, #1
 8003a28:	60bb      	str	r3, [r7, #8]
		  		  cnt++;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	60fb      	str	r3, [r7, #12]
		  while(indexbuffer[cnt]!='$'){
 8003a30:	4a0c      	ldr	r2, [pc, #48]	@ (8003a64 <getindex+0xc4>)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	4413      	add	r3, r2
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	2b24      	cmp	r3, #36	@ 0x24
 8003a3a:	d1ea      	bne.n	8003a12 <getindex+0x72>
		  	  }

		 pageoffset=atoi((char *)numbuf1);
 8003a3c:	480b      	ldr	r0, [pc, #44]	@ (8003a6c <getindex+0xcc>)
 8003a3e:	f015 fd0d 	bl	801945c <atoi>
 8003a42:	4603      	mov	r3, r0
 8003a44:	4a0b      	ldr	r2, [pc, #44]	@ (8003a74 <getindex+0xd4>)
 8003a46:	6013      	str	r3, [r2, #0]
		 pagenumber=atoi((char *)numbuf2);
 8003a48:	4809      	ldr	r0, [pc, #36]	@ (8003a70 <getindex+0xd0>)
 8003a4a:	f015 fd07 	bl	801945c <atoi>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	4a09      	ldr	r2, [pc, #36]	@ (8003a78 <getindex+0xd8>)
 8003a52:	6013      	str	r3, [r2, #0]
	}
	else{
		storeindex();
	}

}
 8003a54:	e001      	b.n	8003a5a <getindex+0xba>
		storeindex();
 8003a56:	f7ff ff65 	bl	8003924 <storeindex>
}
 8003a5a:	bf00      	nop
 8003a5c:	3710      	adds	r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	20000d44 	.word	0x20000d44
 8003a68:	20000868 	.word	0x20000868
 8003a6c:	20000aa8 	.word	0x20000aa8
 8003a70:	20000ab4 	.word	0x20000ab4
 8003a74:	20000a9c 	.word	0x20000a9c
 8003a78:	20000aa0 	.word	0x20000aa0

08003a7c <writebuffertoflash>:

void writebuffertoflash(uint8_t * buffer,int bufferlenght){
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af02      	add	r7, sp, #8
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
	if((pagenumber+1)%16==0){
 8003a86:	4b3f      	ldr	r3, [pc, #252]	@ (8003b84 <writebuffertoflash+0x108>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	f003 030f 	and.w	r3, r3, #15
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d11b      	bne.n	8003acc <writebuffertoflash+0x50>
		if(sectoreraseen==0){
 8003a94:	4b3c      	ldr	r3, [pc, #240]	@ (8003b88 <writebuffertoflash+0x10c>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d117      	bne.n	8003acc <writebuffertoflash+0x50>
		SPIF_EraseSector(&hspif1, (int)floor((pagenumber+1)/16));
 8003a9c:	4b39      	ldr	r3, [pc, #228]	@ (8003b84 <writebuffertoflash+0x108>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	da00      	bge.n	8003aa8 <writebuffertoflash+0x2c>
 8003aa6:	330f      	adds	r3, #15
 8003aa8:	111b      	asrs	r3, r3, #4
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7fc fd12 	bl	80004d4 <__aeabi_i2d>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	460b      	mov	r3, r1
 8003ab4:	4610      	mov	r0, r2
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	f7fd f826 	bl	8000b08 <__aeabi_d2iz>
 8003abc:	4603      	mov	r3, r0
 8003abe:	4619      	mov	r1, r3
 8003ac0:	4832      	ldr	r0, [pc, #200]	@ (8003b8c <writebuffertoflash+0x110>)
 8003ac2:	f013 fd74 	bl	80175ae <SPIF_EraseSector>
		sectoreraseen=1;
 8003ac6:	4b30      	ldr	r3, [pc, #192]	@ (8003b88 <writebuffertoflash+0x10c>)
 8003ac8:	2201      	movs	r2, #1
 8003aca:	601a      	str	r2, [r3, #0]
		}

		  }
	if(bufferlenght+pageoffset<256){
 8003acc:	4b30      	ldr	r3, [pc, #192]	@ (8003b90 <writebuffertoflash+0x114>)
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	4413      	add	r3, r2
 8003ad4:	2bff      	cmp	r3, #255	@ 0xff
 8003ad6:	dc11      	bgt.n	8003afc <writebuffertoflash+0x80>
		SPIF_WritePage(&hspif1,pagenumber, (uint8_t *)buffer, bufferlenght,pageoffset);
 8003ad8:	4b2a      	ldr	r3, [pc, #168]	@ (8003b84 <writebuffertoflash+0x108>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4619      	mov	r1, r3
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	4a2b      	ldr	r2, [pc, #172]	@ (8003b90 <writebuffertoflash+0x114>)
 8003ae2:	6812      	ldr	r2, [r2, #0]
 8003ae4:	9200      	str	r2, [sp, #0]
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	4828      	ldr	r0, [pc, #160]	@ (8003b8c <writebuffertoflash+0x110>)
 8003aea:	f013 fde3 	bl	80176b4 <SPIF_WritePage>
		pageoffset=pageoffset+bufferlenght;
 8003aee:	4b28      	ldr	r3, [pc, #160]	@ (8003b90 <writebuffertoflash+0x114>)
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	4413      	add	r3, r2
 8003af6:	4a26      	ldr	r2, [pc, #152]	@ (8003b90 <writebuffertoflash+0x114>)
 8003af8:	6013      	str	r3, [r2, #0]
 8003afa:	e03c      	b.n	8003b76 <writebuffertoflash+0xfa>
	}
	else{
		SPIF_WritePage(&hspif1,pagenumber, (uint8_t *)buffer, 256-pageoffset,pageoffset);
 8003afc:	4b21      	ldr	r3, [pc, #132]	@ (8003b84 <writebuffertoflash+0x108>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4619      	mov	r1, r3
 8003b02:	4b23      	ldr	r3, [pc, #140]	@ (8003b90 <writebuffertoflash+0x114>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	4b20      	ldr	r3, [pc, #128]	@ (8003b90 <writebuffertoflash+0x114>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	9300      	str	r3, [sp, #0]
 8003b12:	4613      	mov	r3, r2
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	481d      	ldr	r0, [pc, #116]	@ (8003b8c <writebuffertoflash+0x110>)
 8003b18:	f013 fdcc 	bl	80176b4 <SPIF_WritePage>
		HAL_Delay(100);
 8003b1c:	2064      	movs	r0, #100	@ 0x64
 8003b1e:	f7fd fe06 	bl	800172e <HAL_Delay>
		SPIF_WritePage(&hspif1,pagenumber+1, (uint8_t *)buffer+(256-pageoffset), bufferlenght-(256-pageoffset),0);
 8003b22:	4b18      	ldr	r3, [pc, #96]	@ (8003b84 <writebuffertoflash+0x108>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	3301      	adds	r3, #1
 8003b28:	4618      	mov	r0, r3
 8003b2a:	4b19      	ldr	r3, [pc, #100]	@ (8003b90 <writebuffertoflash+0x114>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8003b32:	461a      	mov	r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	1899      	adds	r1, r3, r2
 8003b38:	4b15      	ldr	r3, [pc, #84]	@ (8003b90 <writebuffertoflash+0x114>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8003b40:	683a      	ldr	r2, [r7, #0]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	461a      	mov	r2, r3
 8003b46:	2300      	movs	r3, #0
 8003b48:	9300      	str	r3, [sp, #0]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	460a      	mov	r2, r1
 8003b4e:	4601      	mov	r1, r0
 8003b50:	480e      	ldr	r0, [pc, #56]	@ (8003b8c <writebuffertoflash+0x110>)
 8003b52:	f013 fdaf 	bl	80176b4 <SPIF_WritePage>
		pagenumber=pagenumber+1;
 8003b56:	4b0b      	ldr	r3, [pc, #44]	@ (8003b84 <writebuffertoflash+0x108>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	4a09      	ldr	r2, [pc, #36]	@ (8003b84 <writebuffertoflash+0x108>)
 8003b5e:	6013      	str	r3, [r2, #0]
		sectoreraseen=0;
 8003b60:	4b09      	ldr	r3, [pc, #36]	@ (8003b88 <writebuffertoflash+0x10c>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	601a      	str	r2, [r3, #0]
		pageoffset=(bufferlenght-(256-pageoffset));
 8003b66:	4b0a      	ldr	r3, [pc, #40]	@ (8003b90 <writebuffertoflash+0x114>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8003b6e:	683a      	ldr	r2, [r7, #0]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	4a07      	ldr	r2, [pc, #28]	@ (8003b90 <writebuffertoflash+0x114>)
 8003b74:	6013      	str	r3, [r2, #0]
	}
	storeindex();
 8003b76:	f7ff fed5 	bl	8003924 <storeindex>

}
 8003b7a:	bf00      	nop
 8003b7c:	3708      	adds	r7, #8
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	20000aa0 	.word	0x20000aa0
 8003b88:	20000aa4 	.word	0x20000aa4
 8003b8c:	20000868 	.word	0x20000868
 8003b90:	20000a9c 	.word	0x20000a9c

08003b94 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

extern uint8_t bufferscreen[50];

void ssd1306_Reset(void) {
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8003b98:	bf00      	nop
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
	...

08003ba4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af04      	add	r7, sp, #16
 8003baa:	4603      	mov	r3, r0
 8003bac:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003bae:	f04f 33ff 	mov.w	r3, #4294967295
 8003bb2:	9302      	str	r3, [sp, #8]
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	9301      	str	r3, [sp, #4]
 8003bb8:	1dfb      	adds	r3, r7, #7
 8003bba:	9300      	str	r3, [sp, #0]
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	2178      	movs	r1, #120	@ 0x78
 8003bc2:	4803      	ldr	r0, [pc, #12]	@ (8003bd0 <ssd1306_WriteCommand+0x2c>)
 8003bc4:	f005 fcac 	bl	8009520 <HAL_I2C_Mem_Write>
}
 8003bc8:	bf00      	nop
 8003bca:	3708      	adds	r7, #8
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	20000544 	.word	0x20000544

08003bd4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b086      	sub	sp, #24
 8003bd8:	af04      	add	r7, sp, #16
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	f04f 32ff 	mov.w	r2, #4294967295
 8003be6:	9202      	str	r2, [sp, #8]
 8003be8:	9301      	str	r3, [sp, #4]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	9300      	str	r3, [sp, #0]
 8003bee:	2301      	movs	r3, #1
 8003bf0:	2240      	movs	r2, #64	@ 0x40
 8003bf2:	2178      	movs	r1, #120	@ 0x78
 8003bf4:	4803      	ldr	r0, [pc, #12]	@ (8003c04 <ssd1306_WriteData+0x30>)
 8003bf6:	f005 fc93 	bl	8009520 <HAL_I2C_Mem_Write>
}
 8003bfa:	bf00      	nop
 8003bfc:	3708      	adds	r7, #8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	20000544 	.word	0x20000544

08003c08 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8003c0c:	f7ff ffc2 	bl	8003b94 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8003c10:	2064      	movs	r0, #100	@ 0x64
 8003c12:	f7fd fd8c 	bl	800172e <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8003c16:	2000      	movs	r0, #0
 8003c18:	f000 fb1a 	bl	8004250 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8003c1c:	2020      	movs	r0, #32
 8003c1e:	f7ff ffc1 	bl	8003ba4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8003c22:	2000      	movs	r0, #0
 8003c24:	f7ff ffbe 	bl	8003ba4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003c28:	20b0      	movs	r0, #176	@ 0xb0
 8003c2a:	f7ff ffbb 	bl	8003ba4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8003c2e:	20c8      	movs	r0, #200	@ 0xc8
 8003c30:	f7ff ffb8 	bl	8003ba4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8003c34:	2000      	movs	r0, #0
 8003c36:	f7ff ffb5 	bl	8003ba4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8003c3a:	2010      	movs	r0, #16
 8003c3c:	f7ff ffb2 	bl	8003ba4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003c40:	2040      	movs	r0, #64	@ 0x40
 8003c42:	f7ff ffaf 	bl	8003ba4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8003c46:	20ff      	movs	r0, #255	@ 0xff
 8003c48:	f000 faee 	bl	8004228 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003c4c:	20a1      	movs	r0, #161	@ 0xa1
 8003c4e:	f7ff ffa9 	bl	8003ba4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003c52:	20a6      	movs	r0, #166	@ 0xa6
 8003c54:	f7ff ffa6 	bl	8003ba4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003c58:	20a8      	movs	r0, #168	@ 0xa8
 8003c5a:	f7ff ffa3 	bl	8003ba4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8003c5e:	203f      	movs	r0, #63	@ 0x3f
 8003c60:	f7ff ffa0 	bl	8003ba4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003c64:	20a4      	movs	r0, #164	@ 0xa4
 8003c66:	f7ff ff9d 	bl	8003ba4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8003c6a:	20d3      	movs	r0, #211	@ 0xd3
 8003c6c:	f7ff ff9a 	bl	8003ba4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003c70:	2000      	movs	r0, #0
 8003c72:	f7ff ff97 	bl	8003ba4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003c76:	20d5      	movs	r0, #213	@ 0xd5
 8003c78:	f7ff ff94 	bl	8003ba4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8003c7c:	20f0      	movs	r0, #240	@ 0xf0
 8003c7e:	f7ff ff91 	bl	8003ba4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003c82:	20d9      	movs	r0, #217	@ 0xd9
 8003c84:	f7ff ff8e 	bl	8003ba4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003c88:	2022      	movs	r0, #34	@ 0x22
 8003c8a:	f7ff ff8b 	bl	8003ba4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003c8e:	20da      	movs	r0, #218	@ 0xda
 8003c90:	f7ff ff88 	bl	8003ba4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8003c94:	2012      	movs	r0, #18
 8003c96:	f7ff ff85 	bl	8003ba4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8003c9a:	20db      	movs	r0, #219	@ 0xdb
 8003c9c:	f7ff ff82 	bl	8003ba4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003ca0:	2020      	movs	r0, #32
 8003ca2:	f7ff ff7f 	bl	8003ba4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003ca6:	208d      	movs	r0, #141	@ 0x8d
 8003ca8:	f7ff ff7c 	bl	8003ba4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003cac:	2014      	movs	r0, #20
 8003cae:	f7ff ff79 	bl	8003ba4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8003cb2:	2001      	movs	r0, #1
 8003cb4:	f000 facc 	bl	8004250 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003cb8:	2000      	movs	r0, #0
 8003cba:	f000 f80f 	bl	8003cdc <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8003cbe:	f000 f825 	bl	8003d0c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8003cc2:	4b05      	ldr	r3, [pc, #20]	@ (8003cd8 <ssd1306_Init+0xd0>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003cc8:	4b03      	ldr	r3, [pc, #12]	@ (8003cd8 <ssd1306_Init+0xd0>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8003cce:	4b02      	ldr	r3, [pc, #8]	@ (8003cd8 <ssd1306_Init+0xd0>)
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	711a      	strb	r2, [r3, #4]
}
 8003cd4:	bf00      	nop
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	200011dc 	.word	0x200011dc

08003cdc <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003ce6:	79fb      	ldrb	r3, [r7, #7]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d101      	bne.n	8003cf0 <ssd1306_Fill+0x14>
 8003cec:	2300      	movs	r3, #0
 8003cee:	e000      	b.n	8003cf2 <ssd1306_Fill+0x16>
 8003cf0:	23ff      	movs	r3, #255	@ 0xff
 8003cf2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	4803      	ldr	r0, [pc, #12]	@ (8003d08 <ssd1306_Fill+0x2c>)
 8003cfa:	f017 fb2a 	bl	801b352 <memset>
}
 8003cfe:	bf00      	nop
 8003d00:	3708      	adds	r7, #8
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	20000ddc 	.word	0x20000ddc

08003d0c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003d12:	2300      	movs	r3, #0
 8003d14:	71fb      	strb	r3, [r7, #7]
 8003d16:	e016      	b.n	8003d46 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8003d18:	79fb      	ldrb	r3, [r7, #7]
 8003d1a:	3b50      	subs	r3, #80	@ 0x50
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7ff ff40 	bl	8003ba4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8003d24:	2000      	movs	r0, #0
 8003d26:	f7ff ff3d 	bl	8003ba4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8003d2a:	2010      	movs	r0, #16
 8003d2c:	f7ff ff3a 	bl	8003ba4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8003d30:	79fb      	ldrb	r3, [r7, #7]
 8003d32:	01db      	lsls	r3, r3, #7
 8003d34:	4a08      	ldr	r2, [pc, #32]	@ (8003d58 <ssd1306_UpdateScreen+0x4c>)
 8003d36:	4413      	add	r3, r2
 8003d38:	2180      	movs	r1, #128	@ 0x80
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7ff ff4a 	bl	8003bd4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003d40:	79fb      	ldrb	r3, [r7, #7]
 8003d42:	3301      	adds	r3, #1
 8003d44:	71fb      	strb	r3, [r7, #7]
 8003d46:	79fb      	ldrb	r3, [r7, #7]
 8003d48:	2b07      	cmp	r3, #7
 8003d4a:	d9e5      	bls.n	8003d18 <ssd1306_UpdateScreen+0xc>
    }
}
 8003d4c:	bf00      	nop
 8003d4e:	bf00      	nop
 8003d50:	3708      	adds	r7, #8
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	20000ddc 	.word	0x20000ddc

08003d5c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	4603      	mov	r3, r0
 8003d64:	71fb      	strb	r3, [r7, #7]
 8003d66:	460b      	mov	r3, r1
 8003d68:	71bb      	strb	r3, [r7, #6]
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8003d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	db3d      	blt.n	8003df2 <ssd1306_DrawPixel+0x96>
 8003d76:	79bb      	ldrb	r3, [r7, #6]
 8003d78:	2b3f      	cmp	r3, #63	@ 0x3f
 8003d7a:	d83a      	bhi.n	8003df2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8003d7c:	797b      	ldrb	r3, [r7, #5]
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d11a      	bne.n	8003db8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003d82:	79fa      	ldrb	r2, [r7, #7]
 8003d84:	79bb      	ldrb	r3, [r7, #6]
 8003d86:	08db      	lsrs	r3, r3, #3
 8003d88:	b2d8      	uxtb	r0, r3
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	01db      	lsls	r3, r3, #7
 8003d8e:	4413      	add	r3, r2
 8003d90:	4a1b      	ldr	r2, [pc, #108]	@ (8003e00 <ssd1306_DrawPixel+0xa4>)
 8003d92:	5cd3      	ldrb	r3, [r2, r3]
 8003d94:	b25a      	sxtb	r2, r3
 8003d96:	79bb      	ldrb	r3, [r7, #6]
 8003d98:	f003 0307 	and.w	r3, r3, #7
 8003d9c:	2101      	movs	r1, #1
 8003d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8003da2:	b25b      	sxtb	r3, r3
 8003da4:	4313      	orrs	r3, r2
 8003da6:	b259      	sxtb	r1, r3
 8003da8:	79fa      	ldrb	r2, [r7, #7]
 8003daa:	4603      	mov	r3, r0
 8003dac:	01db      	lsls	r3, r3, #7
 8003dae:	4413      	add	r3, r2
 8003db0:	b2c9      	uxtb	r1, r1
 8003db2:	4a13      	ldr	r2, [pc, #76]	@ (8003e00 <ssd1306_DrawPixel+0xa4>)
 8003db4:	54d1      	strb	r1, [r2, r3]
 8003db6:	e01d      	b.n	8003df4 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003db8:	79fa      	ldrb	r2, [r7, #7]
 8003dba:	79bb      	ldrb	r3, [r7, #6]
 8003dbc:	08db      	lsrs	r3, r3, #3
 8003dbe:	b2d8      	uxtb	r0, r3
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	01db      	lsls	r3, r3, #7
 8003dc4:	4413      	add	r3, r2
 8003dc6:	4a0e      	ldr	r2, [pc, #56]	@ (8003e00 <ssd1306_DrawPixel+0xa4>)
 8003dc8:	5cd3      	ldrb	r3, [r2, r3]
 8003dca:	b25a      	sxtb	r2, r3
 8003dcc:	79bb      	ldrb	r3, [r7, #6]
 8003dce:	f003 0307 	and.w	r3, r3, #7
 8003dd2:	2101      	movs	r1, #1
 8003dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd8:	b25b      	sxtb	r3, r3
 8003dda:	43db      	mvns	r3, r3
 8003ddc:	b25b      	sxtb	r3, r3
 8003dde:	4013      	ands	r3, r2
 8003de0:	b259      	sxtb	r1, r3
 8003de2:	79fa      	ldrb	r2, [r7, #7]
 8003de4:	4603      	mov	r3, r0
 8003de6:	01db      	lsls	r3, r3, #7
 8003de8:	4413      	add	r3, r2
 8003dea:	b2c9      	uxtb	r1, r1
 8003dec:	4a04      	ldr	r2, [pc, #16]	@ (8003e00 <ssd1306_DrawPixel+0xa4>)
 8003dee:	54d1      	strb	r1, [r2, r3]
 8003df0:	e000      	b.n	8003df4 <ssd1306_DrawPixel+0x98>
        return;
 8003df2:	bf00      	nop
    }
}
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
 8003dfe:	bf00      	nop
 8003e00:	20000ddc 	.word	0x20000ddc

08003e04 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8003e04:	b590      	push	{r4, r7, lr}
 8003e06:	b089      	sub	sp, #36	@ 0x24
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	4604      	mov	r4, r0
 8003e0c:	1d38      	adds	r0, r7, #4
 8003e0e:	e880 0006 	stmia.w	r0, {r1, r2}
 8003e12:	461a      	mov	r2, r3
 8003e14:	4623      	mov	r3, r4
 8003e16:	73fb      	strb	r3, [r7, #15]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003e1c:	7bfb      	ldrb	r3, [r7, #15]
 8003e1e:	2b1f      	cmp	r3, #31
 8003e20:	d902      	bls.n	8003e28 <ssd1306_WriteChar+0x24>
 8003e22:	7bfb      	ldrb	r3, [r7, #15]
 8003e24:	2b7e      	cmp	r3, #126	@ 0x7e
 8003e26:	d901      	bls.n	8003e2c <ssd1306_WriteChar+0x28>
        return 0;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	e06c      	b.n	8003f06 <ssd1306_WriteChar+0x102>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8003e2c:	4b38      	ldr	r3, [pc, #224]	@ (8003f10 <ssd1306_WriteChar+0x10c>)
 8003e2e:	881b      	ldrh	r3, [r3, #0]
 8003e30:	461a      	mov	r2, r3
 8003e32:	793b      	ldrb	r3, [r7, #4]
 8003e34:	4413      	add	r3, r2
 8003e36:	2b80      	cmp	r3, #128	@ 0x80
 8003e38:	dc06      	bgt.n	8003e48 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8003e3a:	4b35      	ldr	r3, [pc, #212]	@ (8003f10 <ssd1306_WriteChar+0x10c>)
 8003e3c:	885b      	ldrh	r3, [r3, #2]
 8003e3e:	461a      	mov	r2, r3
 8003e40:	797b      	ldrb	r3, [r7, #5]
 8003e42:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8003e44:	2b40      	cmp	r3, #64	@ 0x40
 8003e46:	dd01      	ble.n	8003e4c <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	e05c      	b.n	8003f06 <ssd1306_WriteChar+0x102>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	61fb      	str	r3, [r7, #28]
 8003e50:	e04c      	b.n	8003eec <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8003e52:	68ba      	ldr	r2, [r7, #8]
 8003e54:	7bfb      	ldrb	r3, [r7, #15]
 8003e56:	3b20      	subs	r3, #32
 8003e58:	7979      	ldrb	r1, [r7, #5]
 8003e5a:	fb01 f303 	mul.w	r3, r1, r3
 8003e5e:	4619      	mov	r1, r3
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	440b      	add	r3, r1
 8003e64:	005b      	lsls	r3, r3, #1
 8003e66:	4413      	add	r3, r2
 8003e68:	881b      	ldrh	r3, [r3, #0]
 8003e6a:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	61bb      	str	r3, [r7, #24]
 8003e70:	e034      	b.n	8003edc <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8003e72:	697a      	ldr	r2, [r7, #20]
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d012      	beq.n	8003ea8 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003e82:	4b23      	ldr	r3, [pc, #140]	@ (8003f10 <ssd1306_WriteChar+0x10c>)
 8003e84:	881b      	ldrh	r3, [r3, #0]
 8003e86:	b2da      	uxtb	r2, r3
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	4413      	add	r3, r2
 8003e8e:	b2d8      	uxtb	r0, r3
 8003e90:	4b1f      	ldr	r3, [pc, #124]	@ (8003f10 <ssd1306_WriteChar+0x10c>)
 8003e92:	885b      	ldrh	r3, [r3, #2]
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	4413      	add	r3, r2
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	7bba      	ldrb	r2, [r7, #14]
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	f7ff ff5b 	bl	8003d5c <ssd1306_DrawPixel>
 8003ea6:	e016      	b.n	8003ed6 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003ea8:	4b19      	ldr	r3, [pc, #100]	@ (8003f10 <ssd1306_WriteChar+0x10c>)
 8003eaa:	881b      	ldrh	r3, [r3, #0]
 8003eac:	b2da      	uxtb	r2, r3
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	4413      	add	r3, r2
 8003eb4:	b2d8      	uxtb	r0, r3
 8003eb6:	4b16      	ldr	r3, [pc, #88]	@ (8003f10 <ssd1306_WriteChar+0x10c>)
 8003eb8:	885b      	ldrh	r3, [r3, #2]
 8003eba:	b2da      	uxtb	r2, r3
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	4413      	add	r3, r2
 8003ec2:	b2d9      	uxtb	r1, r3
 8003ec4:	7bbb      	ldrb	r3, [r7, #14]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	bf0c      	ite	eq
 8003eca:	2301      	moveq	r3, #1
 8003ecc:	2300      	movne	r3, #0
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	f7ff ff43 	bl	8003d5c <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	3301      	adds	r3, #1
 8003eda:	61bb      	str	r3, [r7, #24]
 8003edc:	793b      	ldrb	r3, [r7, #4]
 8003ede:	461a      	mov	r2, r3
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d3c5      	bcc.n	8003e72 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8003ee6:	69fb      	ldr	r3, [r7, #28]
 8003ee8:	3301      	adds	r3, #1
 8003eea:	61fb      	str	r3, [r7, #28]
 8003eec:	797b      	ldrb	r3, [r7, #5]
 8003eee:	461a      	mov	r2, r3
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d3ad      	bcc.n	8003e52 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8003ef6:	4b06      	ldr	r3, [pc, #24]	@ (8003f10 <ssd1306_WriteChar+0x10c>)
 8003ef8:	881b      	ldrh	r3, [r3, #0]
 8003efa:	793a      	ldrb	r2, [r7, #4]
 8003efc:	4413      	add	r3, r2
 8003efe:	b29a      	uxth	r2, r3
 8003f00:	4b03      	ldr	r3, [pc, #12]	@ (8003f10 <ssd1306_WriteChar+0x10c>)
 8003f02:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003f04:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3724      	adds	r7, #36	@ 0x24
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd90      	pop	{r4, r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	200011dc 	.word	0x200011dc

08003f14 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	1d38      	adds	r0, r7, #4
 8003f1e:	e880 0006 	stmia.w	r0, {r1, r2}
 8003f22:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8003f24:	e012      	b.n	8003f4c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	7818      	ldrb	r0, [r3, #0]
 8003f2a:	78fb      	ldrb	r3, [r7, #3]
 8003f2c:	1d3a      	adds	r2, r7, #4
 8003f2e:	ca06      	ldmia	r2, {r1, r2}
 8003f30:	f7ff ff68 	bl	8003e04 <ssd1306_WriteChar>
 8003f34:	4603      	mov	r3, r0
 8003f36:	461a      	mov	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	781b      	ldrb	r3, [r3, #0]
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d002      	beq.n	8003f46 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	e008      	b.n	8003f58 <ssd1306_WriteString+0x44>
        }
        str++;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	3301      	adds	r3, #1
 8003f4a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1e8      	bne.n	8003f26 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	781b      	ldrb	r3, [r3, #0]
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3710      	adds	r7, #16
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003f60:	b480      	push	{r7}
 8003f62:	b083      	sub	sp, #12
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	4603      	mov	r3, r0
 8003f68:	460a      	mov	r2, r1
 8003f6a:	71fb      	strb	r3, [r7, #7]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003f70:	79fb      	ldrb	r3, [r7, #7]
 8003f72:	b29a      	uxth	r2, r3
 8003f74:	4b05      	ldr	r3, [pc, #20]	@ (8003f8c <ssd1306_SetCursor+0x2c>)
 8003f76:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003f78:	79bb      	ldrb	r3, [r7, #6]
 8003f7a:	b29a      	uxth	r2, r3
 8003f7c:	4b03      	ldr	r3, [pc, #12]	@ (8003f8c <ssd1306_SetCursor+0x2c>)
 8003f7e:	805a      	strh	r2, [r3, #2]
}
 8003f80:	bf00      	nop
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr
 8003f8c:	200011dc 	.word	0x200011dc

08003f90 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8003f90:	b590      	push	{r4, r7, lr}
 8003f92:	b089      	sub	sp, #36	@ 0x24
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	4604      	mov	r4, r0
 8003f98:	4608      	mov	r0, r1
 8003f9a:	4611      	mov	r1, r2
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	4623      	mov	r3, r4
 8003fa0:	71fb      	strb	r3, [r7, #7]
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	71bb      	strb	r3, [r7, #6]
 8003fa6:	460b      	mov	r3, r1
 8003fa8:	717b      	strb	r3, [r7, #5]
 8003faa:	4613      	mov	r3, r2
 8003fac:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8003fae:	797a      	ldrb	r2, [r7, #5]
 8003fb0:	79fb      	ldrb	r3, [r7, #7]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	bfb8      	it	lt
 8003fb8:	425b      	neglt	r3, r3
 8003fba:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8003fbc:	793a      	ldrb	r2, [r7, #4]
 8003fbe:	79bb      	ldrb	r3, [r7, #6]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	bfb8      	it	lt
 8003fc6:	425b      	neglt	r3, r3
 8003fc8:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8003fca:	79fa      	ldrb	r2, [r7, #7]
 8003fcc:	797b      	ldrb	r3, [r7, #5]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d201      	bcs.n	8003fd6 <ssd1306_Line+0x46>
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e001      	b.n	8003fda <ssd1306_Line+0x4a>
 8003fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8003fda:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8003fdc:	79ba      	ldrb	r2, [r7, #6]
 8003fde:	793b      	ldrb	r3, [r7, #4]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d201      	bcs.n	8003fe8 <ssd1306_Line+0x58>
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e001      	b.n	8003fec <ssd1306_Line+0x5c>
 8003fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8003fec:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8003fee:	69ba      	ldr	r2, [r7, #24]
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8003ff6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003ffa:	7939      	ldrb	r1, [r7, #4]
 8003ffc:	797b      	ldrb	r3, [r7, #5]
 8003ffe:	4618      	mov	r0, r3
 8004000:	f7ff feac 	bl	8003d5c <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8004004:	e024      	b.n	8004050 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8004006:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800400a:	79b9      	ldrb	r1, [r7, #6]
 800400c:	79fb      	ldrb	r3, [r7, #7]
 800400e:	4618      	mov	r0, r3
 8004010:	f7ff fea4 	bl	8003d5c <ssd1306_DrawPixel>
        error2 = error * 2;
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	005b      	lsls	r3, r3, #1
 8004018:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	425b      	negs	r3, r3
 800401e:	68ba      	ldr	r2, [r7, #8]
 8004020:	429a      	cmp	r2, r3
 8004022:	dd08      	ble.n	8004036 <ssd1306_Line+0xa6>
            error -= deltaY;
 8004024:	69fa      	ldr	r2, [r7, #28]
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	b2da      	uxtb	r2, r3
 8004030:	79fb      	ldrb	r3, [r7, #7]
 8004032:	4413      	add	r3, r2
 8004034:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8004036:	68ba      	ldr	r2, [r7, #8]
 8004038:	69bb      	ldr	r3, [r7, #24]
 800403a:	429a      	cmp	r2, r3
 800403c:	da08      	bge.n	8004050 <ssd1306_Line+0xc0>
            error += deltaX;
 800403e:	69fa      	ldr	r2, [r7, #28]
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	4413      	add	r3, r2
 8004044:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	b2da      	uxtb	r2, r3
 800404a:	79bb      	ldrb	r3, [r7, #6]
 800404c:	4413      	add	r3, r2
 800404e:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8004050:	79fa      	ldrb	r2, [r7, #7]
 8004052:	797b      	ldrb	r3, [r7, #5]
 8004054:	429a      	cmp	r2, r3
 8004056:	d1d6      	bne.n	8004006 <ssd1306_Line+0x76>
 8004058:	79ba      	ldrb	r2, [r7, #6]
 800405a:	793b      	ldrb	r3, [r7, #4]
 800405c:	429a      	cmp	r2, r3
 800405e:	d1d2      	bne.n	8004006 <ssd1306_Line+0x76>
        }
    }
    return;
 8004060:	bf00      	nop
}
 8004062:	3724      	adds	r7, #36	@ 0x24
 8004064:	46bd      	mov	sp, r7
 8004066:	bd90      	pop	{r4, r7, pc}

08004068 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8004068:	b590      	push	{r4, r7, lr}
 800406a:	b085      	sub	sp, #20
 800406c:	af02      	add	r7, sp, #8
 800406e:	4604      	mov	r4, r0
 8004070:	4608      	mov	r0, r1
 8004072:	4611      	mov	r1, r2
 8004074:	461a      	mov	r2, r3
 8004076:	4623      	mov	r3, r4
 8004078:	71fb      	strb	r3, [r7, #7]
 800407a:	4603      	mov	r3, r0
 800407c:	71bb      	strb	r3, [r7, #6]
 800407e:	460b      	mov	r3, r1
 8004080:	717b      	strb	r3, [r7, #5]
 8004082:	4613      	mov	r3, r2
 8004084:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8004086:	79bc      	ldrb	r4, [r7, #6]
 8004088:	797a      	ldrb	r2, [r7, #5]
 800408a:	79b9      	ldrb	r1, [r7, #6]
 800408c:	79f8      	ldrb	r0, [r7, #7]
 800408e:	7e3b      	ldrb	r3, [r7, #24]
 8004090:	9300      	str	r3, [sp, #0]
 8004092:	4623      	mov	r3, r4
 8004094:	f7ff ff7c 	bl	8003f90 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8004098:	793c      	ldrb	r4, [r7, #4]
 800409a:	797a      	ldrb	r2, [r7, #5]
 800409c:	79b9      	ldrb	r1, [r7, #6]
 800409e:	7978      	ldrb	r0, [r7, #5]
 80040a0:	7e3b      	ldrb	r3, [r7, #24]
 80040a2:	9300      	str	r3, [sp, #0]
 80040a4:	4623      	mov	r3, r4
 80040a6:	f7ff ff73 	bl	8003f90 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 80040aa:	793c      	ldrb	r4, [r7, #4]
 80040ac:	79fa      	ldrb	r2, [r7, #7]
 80040ae:	7939      	ldrb	r1, [r7, #4]
 80040b0:	7978      	ldrb	r0, [r7, #5]
 80040b2:	7e3b      	ldrb	r3, [r7, #24]
 80040b4:	9300      	str	r3, [sp, #0]
 80040b6:	4623      	mov	r3, r4
 80040b8:	f7ff ff6a 	bl	8003f90 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 80040bc:	79bc      	ldrb	r4, [r7, #6]
 80040be:	79fa      	ldrb	r2, [r7, #7]
 80040c0:	7939      	ldrb	r1, [r7, #4]
 80040c2:	79f8      	ldrb	r0, [r7, #7]
 80040c4:	7e3b      	ldrb	r3, [r7, #24]
 80040c6:	9300      	str	r3, [sp, #0]
 80040c8:	4623      	mov	r3, r4
 80040ca:	f7ff ff61 	bl	8003f90 <ssd1306_Line>

    return;
 80040ce:	bf00      	nop
}
 80040d0:	370c      	adds	r7, #12
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd90      	pop	{r4, r7, pc}

080040d6 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80040d6:	b590      	push	{r4, r7, lr}
 80040d8:	b085      	sub	sp, #20
 80040da:	af00      	add	r7, sp, #0
 80040dc:	4604      	mov	r4, r0
 80040de:	4608      	mov	r0, r1
 80040e0:	4611      	mov	r1, r2
 80040e2:	461a      	mov	r2, r3
 80040e4:	4623      	mov	r3, r4
 80040e6:	71fb      	strb	r3, [r7, #7]
 80040e8:	4603      	mov	r3, r0
 80040ea:	71bb      	strb	r3, [r7, #6]
 80040ec:	460b      	mov	r3, r1
 80040ee:	717b      	strb	r3, [r7, #5]
 80040f0:	4613      	mov	r3, r2
 80040f2:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 80040f4:	79fa      	ldrb	r2, [r7, #7]
 80040f6:	797b      	ldrb	r3, [r7, #5]
 80040f8:	4293      	cmp	r3, r2
 80040fa:	bf28      	it	cs
 80040fc:	4613      	movcs	r3, r2
 80040fe:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8004100:	797a      	ldrb	r2, [r7, #5]
 8004102:	79fb      	ldrb	r3, [r7, #7]
 8004104:	4293      	cmp	r3, r2
 8004106:	bf38      	it	cc
 8004108:	4613      	movcc	r3, r2
 800410a:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 800410c:	79ba      	ldrb	r2, [r7, #6]
 800410e:	793b      	ldrb	r3, [r7, #4]
 8004110:	4293      	cmp	r3, r2
 8004112:	bf28      	it	cs
 8004114:	4613      	movcs	r3, r2
 8004116:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8004118:	793a      	ldrb	r2, [r7, #4]
 800411a:	79bb      	ldrb	r3, [r7, #6]
 800411c:	4293      	cmp	r3, r2
 800411e:	bf38      	it	cc
 8004120:	4613      	movcc	r3, r2
 8004122:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8004124:	7afb      	ldrb	r3, [r7, #11]
 8004126:	73fb      	strb	r3, [r7, #15]
 8004128:	e017      	b.n	800415a <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 800412a:	7b7b      	ldrb	r3, [r7, #13]
 800412c:	73bb      	strb	r3, [r7, #14]
 800412e:	e009      	b.n	8004144 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8004130:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004134:	7bf9      	ldrb	r1, [r7, #15]
 8004136:	7bbb      	ldrb	r3, [r7, #14]
 8004138:	4618      	mov	r0, r3
 800413a:	f7ff fe0f 	bl	8003d5c <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 800413e:	7bbb      	ldrb	r3, [r7, #14]
 8004140:	3301      	adds	r3, #1
 8004142:	73bb      	strb	r3, [r7, #14]
 8004144:	7bba      	ldrb	r2, [r7, #14]
 8004146:	7b3b      	ldrb	r3, [r7, #12]
 8004148:	429a      	cmp	r2, r3
 800414a:	d803      	bhi.n	8004154 <ssd1306_FillRectangle+0x7e>
 800414c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004150:	2b00      	cmp	r3, #0
 8004152:	daed      	bge.n	8004130 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8004154:	7bfb      	ldrb	r3, [r7, #15]
 8004156:	3301      	adds	r3, #1
 8004158:	73fb      	strb	r3, [r7, #15]
 800415a:	7bfa      	ldrb	r2, [r7, #15]
 800415c:	7abb      	ldrb	r3, [r7, #10]
 800415e:	429a      	cmp	r2, r3
 8004160:	d803      	bhi.n	800416a <ssd1306_FillRectangle+0x94>
 8004162:	7bfb      	ldrb	r3, [r7, #15]
 8004164:	2b3f      	cmp	r3, #63	@ 0x3f
 8004166:	d9e0      	bls.n	800412a <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8004168:	bf00      	nop
 800416a:	bf00      	nop
}
 800416c:	3714      	adds	r7, #20
 800416e:	46bd      	mov	sp, r7
 8004170:	bd90      	pop	{r4, r7, pc}

08004172 <ssd1306_DrawBitmap>:

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8004172:	b580      	push	{r7, lr}
 8004174:	b084      	sub	sp, #16
 8004176:	af00      	add	r7, sp, #0
 8004178:	603a      	str	r2, [r7, #0]
 800417a:	461a      	mov	r2, r3
 800417c:	4603      	mov	r3, r0
 800417e:	71fb      	strb	r3, [r7, #7]
 8004180:	460b      	mov	r3, r1
 8004182:	71bb      	strb	r3, [r7, #6]
 8004184:	4613      	mov	r3, r2
 8004186:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8004188:	797b      	ldrb	r3, [r7, #5]
 800418a:	3307      	adds	r3, #7
 800418c:	2b00      	cmp	r3, #0
 800418e:	da00      	bge.n	8004192 <ssd1306_DrawBitmap+0x20>
 8004190:	3307      	adds	r3, #7
 8004192:	10db      	asrs	r3, r3, #3
 8004194:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8004196:	2300      	movs	r3, #0
 8004198:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800419a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	db3e      	blt.n	8004220 <ssd1306_DrawBitmap+0xae>
 80041a2:	79bb      	ldrb	r3, [r7, #6]
 80041a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80041a6:	d83b      	bhi.n	8004220 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 80041a8:	2300      	movs	r3, #0
 80041aa:	73bb      	strb	r3, [r7, #14]
 80041ac:	e033      	b.n	8004216 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 80041ae:	2300      	movs	r3, #0
 80041b0:	737b      	strb	r3, [r7, #13]
 80041b2:	e026      	b.n	8004202 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 80041b4:	7b7b      	ldrb	r3, [r7, #13]
 80041b6:	f003 0307 	and.w	r3, r3, #7
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d003      	beq.n	80041c6 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 80041be:	7bfb      	ldrb	r3, [r7, #15]
 80041c0:	005b      	lsls	r3, r3, #1
 80041c2:	73fb      	strb	r3, [r7, #15]
 80041c4:	e00d      	b.n	80041e2 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80041c6:	7bbb      	ldrb	r3, [r7, #14]
 80041c8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80041cc:	fb02 f303 	mul.w	r3, r2, r3
 80041d0:	7b7a      	ldrb	r2, [r7, #13]
 80041d2:	08d2      	lsrs	r2, r2, #3
 80041d4:	b2d2      	uxtb	r2, r2
 80041d6:	4413      	add	r3, r2
 80041d8:	461a      	mov	r2, r3
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	4413      	add	r3, r2
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 80041e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	da08      	bge.n	80041fc <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 80041ea:	79fa      	ldrb	r2, [r7, #7]
 80041ec:	7b7b      	ldrb	r3, [r7, #13]
 80041ee:	4413      	add	r3, r2
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	7f3a      	ldrb	r2, [r7, #28]
 80041f4:	79b9      	ldrb	r1, [r7, #6]
 80041f6:	4618      	mov	r0, r3
 80041f8:	f7ff fdb0 	bl	8003d5c <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 80041fc:	7b7b      	ldrb	r3, [r7, #13]
 80041fe:	3301      	adds	r3, #1
 8004200:	737b      	strb	r3, [r7, #13]
 8004202:	7b7a      	ldrb	r2, [r7, #13]
 8004204:	797b      	ldrb	r3, [r7, #5]
 8004206:	429a      	cmp	r2, r3
 8004208:	d3d4      	bcc.n	80041b4 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 800420a:	7bbb      	ldrb	r3, [r7, #14]
 800420c:	3301      	adds	r3, #1
 800420e:	73bb      	strb	r3, [r7, #14]
 8004210:	79bb      	ldrb	r3, [r7, #6]
 8004212:	3301      	adds	r3, #1
 8004214:	71bb      	strb	r3, [r7, #6]
 8004216:	7bba      	ldrb	r2, [r7, #14]
 8004218:	7e3b      	ldrb	r3, [r7, #24]
 800421a:	429a      	cmp	r2, r3
 800421c:	d3c7      	bcc.n	80041ae <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 800421e:	e000      	b.n	8004222 <ssd1306_DrawBitmap+0xb0>
        return;
 8004220:	bf00      	nop
}
 8004222:	3710      	adds	r7, #16
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}

08004228 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	4603      	mov	r3, r0
 8004230:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8004232:	2381      	movs	r3, #129	@ 0x81
 8004234:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8004236:	7bfb      	ldrb	r3, [r7, #15]
 8004238:	4618      	mov	r0, r3
 800423a:	f7ff fcb3 	bl	8003ba4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800423e:	79fb      	ldrb	r3, [r7, #7]
 8004240:	4618      	mov	r0, r3
 8004242:	f7ff fcaf 	bl	8003ba4 <ssd1306_WriteCommand>
}
 8004246:	bf00      	nop
 8004248:	3710      	adds	r7, #16
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
	...

08004250 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	4603      	mov	r3, r0
 8004258:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800425a:	79fb      	ldrb	r3, [r7, #7]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d005      	beq.n	800426c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8004260:	23af      	movs	r3, #175	@ 0xaf
 8004262:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8004264:	4b08      	ldr	r3, [pc, #32]	@ (8004288 <ssd1306_SetDisplayOn+0x38>)
 8004266:	2201      	movs	r2, #1
 8004268:	715a      	strb	r2, [r3, #5]
 800426a:	e004      	b.n	8004276 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 800426c:	23ae      	movs	r3, #174	@ 0xae
 800426e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8004270:	4b05      	ldr	r3, [pc, #20]	@ (8004288 <ssd1306_SetDisplayOn+0x38>)
 8004272:	2200      	movs	r2, #0
 8004274:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8004276:	7bfb      	ldrb	r3, [r7, #15]
 8004278:	4618      	mov	r0, r3
 800427a:	f7ff fc93 	bl	8003ba4 <ssd1306_WriteCommand>
}
 800427e:	bf00      	nop
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	200011dc 	.word	0x200011dc
 800428c:	00000000 	.word	0x00000000

08004290 <batterygauge>:



}

void batterygauge(float vbat,int x, int y,int currentsquare){
 8004290:	b590      	push	{r4, r7, lr}
 8004292:	b087      	sub	sp, #28
 8004294:	af02      	add	r7, sp, #8
 8004296:	ed87 0a03 	vstr	s0, [r7, #12]
 800429a:	60b8      	str	r0, [r7, #8]
 800429c:	6079      	str	r1, [r7, #4]
 800429e:	603a      	str	r2, [r7, #0]
	ssd1306_Line(x+15,y+1,x+15,y+5, White);
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	330f      	adds	r3, #15
 80042a6:	b2d8      	uxtb	r0, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	3301      	adds	r3, #1
 80042ae:	b2d9      	uxtb	r1, r3
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	330f      	adds	r3, #15
 80042b6:	b2da      	uxtb	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	3305      	adds	r3, #5
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	2401      	movs	r4, #1
 80042c2:	9400      	str	r4, [sp, #0]
 80042c4:	f7ff fe64 	bl	8003f90 <ssd1306_Line>
	ssd1306_Line(x+16,y+1,x+16,y+5, White);
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	3310      	adds	r3, #16
 80042ce:	b2d8      	uxtb	r0, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	3301      	adds	r3, #1
 80042d6:	b2d9      	uxtb	r1, r3
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	3310      	adds	r3, #16
 80042de:	b2da      	uxtb	r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	3305      	adds	r3, #5
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	2401      	movs	r4, #1
 80042ea:	9400      	str	r4, [sp, #0]
 80042ec:	f7ff fe50 	bl	8003f90 <ssd1306_Line>
	ssd1306_DrawRectangle(x, y, x+14, y+6, White);
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	b2d8      	uxtb	r0, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	b2d9      	uxtb	r1, r3
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	330e      	adds	r3, #14
 80042fe:	b2da      	uxtb	r2, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	b2db      	uxtb	r3, r3
 8004304:	3306      	adds	r3, #6
 8004306:	b2db      	uxtb	r3, r3
 8004308:	2401      	movs	r4, #1
 800430a:	9400      	str	r4, [sp, #0]
 800430c:	f7ff feac 	bl	8004068 <ssd1306_DrawRectangle>
	if(vbat<=3.7){
 8004310:	68f8      	ldr	r0, [r7, #12]
 8004312:	f7fc f8f1 	bl	80004f8 <__aeabi_f2d>
 8004316:	a396      	add	r3, pc, #600	@ (adr r3, 8004570 <batterygauge+0x2e0>)
 8004318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800431c:	f7fc fbc0 	bl	8000aa0 <__aeabi_dcmple>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d02a      	beq.n	800437c <batterygauge+0xec>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	b2db      	uxtb	r3, r3
 800432a:	3302      	adds	r3, #2
 800432c:	b2d8      	uxtb	r0, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	b2db      	uxtb	r3, r3
 8004332:	3302      	adds	r3, #2
 8004334:	b2d9      	uxtb	r1, r3
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	b2db      	uxtb	r3, r3
 800433a:	3303      	adds	r3, #3
 800433c:	b2da      	uxtb	r2, r3
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	b2db      	uxtb	r3, r3
 8004342:	3304      	adds	r3, #4
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2401      	movs	r4, #1
 8004348:	9400      	str	r4, [sp, #0]
 800434a:	f7ff fe8d 	bl	8004068 <ssd1306_DrawRectangle>
		if(currentsquare==1){
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	2b01      	cmp	r3, #1
 8004352:	d113      	bne.n	800437c <batterygauge+0xec>
			ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	b2db      	uxtb	r3, r3
 8004358:	3302      	adds	r3, #2
 800435a:	b2d8      	uxtb	r0, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	b2db      	uxtb	r3, r3
 8004360:	3302      	adds	r3, #2
 8004362:	b2d9      	uxtb	r1, r3
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	b2db      	uxtb	r3, r3
 8004368:	3303      	adds	r3, #3
 800436a:	b2da      	uxtb	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	b2db      	uxtb	r3, r3
 8004370:	3304      	adds	r3, #4
 8004372:	b2db      	uxtb	r3, r3
 8004374:	2401      	movs	r4, #1
 8004376:	9400      	str	r4, [sp, #0]
 8004378:	f7ff fe76 	bl	8004068 <ssd1306_DrawRectangle>
		}
		else{

		}
	}
	if(vbat>3.7 && vbat<= 3.9){
 800437c:	68f8      	ldr	r0, [r7, #12]
 800437e:	f7fc f8bb 	bl	80004f8 <__aeabi_f2d>
 8004382:	a37b      	add	r3, pc, #492	@ (adr r3, 8004570 <batterygauge+0x2e0>)
 8004384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004388:	f7fc fb9e 	bl	8000ac8 <__aeabi_dcmpgt>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d035      	beq.n	80043fe <batterygauge+0x16e>
 8004392:	68f8      	ldr	r0, [r7, #12]
 8004394:	f7fc f8b0 	bl	80004f8 <__aeabi_f2d>
 8004398:	a377      	add	r3, pc, #476	@ (adr r3, 8004578 <batterygauge+0x2e8>)
 800439a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800439e:	f7fc fb7f 	bl	8000aa0 <__aeabi_dcmple>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d02a      	beq.n	80043fe <batterygauge+0x16e>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	3302      	adds	r3, #2
 80043ae:	b2d8      	uxtb	r0, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	3302      	adds	r3, #2
 80043b6:	b2d9      	uxtb	r1, r3
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	3303      	adds	r3, #3
 80043be:	b2da      	uxtb	r2, r3
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	3304      	adds	r3, #4
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	2401      	movs	r4, #1
 80043ca:	9400      	str	r4, [sp, #0]
 80043cc:	f7ff fe4c 	bl	8004068 <ssd1306_DrawRectangle>
		if(currentsquare==1){
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d113      	bne.n	80043fe <batterygauge+0x16e>
			ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	3305      	adds	r3, #5
 80043dc:	b2d8      	uxtb	r0, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	3302      	adds	r3, #2
 80043e4:	b2d9      	uxtb	r1, r3
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	3306      	adds	r3, #6
 80043ec:	b2da      	uxtb	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	3304      	adds	r3, #4
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	2401      	movs	r4, #1
 80043f8:	9400      	str	r4, [sp, #0]
 80043fa:	f7ff fe35 	bl	8004068 <ssd1306_DrawRectangle>
				else{

				}

	}
	if(vbat>3.9 && vbat<=4.1){
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f7fc f87a 	bl	80004f8 <__aeabi_f2d>
 8004404:	a35c      	add	r3, pc, #368	@ (adr r3, 8004578 <batterygauge+0x2e8>)
 8004406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440a:	f7fc fb5d 	bl	8000ac8 <__aeabi_dcmpgt>
 800440e:	4603      	mov	r3, r0
 8004410:	2b00      	cmp	r3, #0
 8004412:	d049      	beq.n	80044a8 <batterygauge+0x218>
 8004414:	68f8      	ldr	r0, [r7, #12]
 8004416:	f7fc f86f 	bl	80004f8 <__aeabi_f2d>
 800441a:	a359      	add	r3, pc, #356	@ (adr r3, 8004580 <batterygauge+0x2f0>)
 800441c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004420:	f7fc fb3e 	bl	8000aa0 <__aeabi_dcmple>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d03e      	beq.n	80044a8 <batterygauge+0x218>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	b2db      	uxtb	r3, r3
 800442e:	3302      	adds	r3, #2
 8004430:	b2d8      	uxtb	r0, r3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	b2db      	uxtb	r3, r3
 8004436:	3302      	adds	r3, #2
 8004438:	b2d9      	uxtb	r1, r3
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	b2db      	uxtb	r3, r3
 800443e:	3303      	adds	r3, #3
 8004440:	b2da      	uxtb	r2, r3
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	b2db      	uxtb	r3, r3
 8004446:	3304      	adds	r3, #4
 8004448:	b2db      	uxtb	r3, r3
 800444a:	2401      	movs	r4, #1
 800444c:	9400      	str	r4, [sp, #0]
 800444e:	f7ff fe0b 	bl	8004068 <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	b2db      	uxtb	r3, r3
 8004456:	3305      	adds	r3, #5
 8004458:	b2d8      	uxtb	r0, r3
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	b2db      	uxtb	r3, r3
 800445e:	3302      	adds	r3, #2
 8004460:	b2d9      	uxtb	r1, r3
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	b2db      	uxtb	r3, r3
 8004466:	3306      	adds	r3, #6
 8004468:	b2da      	uxtb	r2, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	b2db      	uxtb	r3, r3
 800446e:	3304      	adds	r3, #4
 8004470:	b2db      	uxtb	r3, r3
 8004472:	2401      	movs	r4, #1
 8004474:	9400      	str	r4, [sp, #0]
 8004476:	f7ff fdf7 	bl	8004068 <ssd1306_DrawRectangle>

		if(currentsquare==1){
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d113      	bne.n	80044a8 <batterygauge+0x218>
			ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	b2db      	uxtb	r3, r3
 8004484:	3308      	adds	r3, #8
 8004486:	b2d8      	uxtb	r0, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	b2db      	uxtb	r3, r3
 800448c:	3302      	adds	r3, #2
 800448e:	b2d9      	uxtb	r1, r3
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	b2db      	uxtb	r3, r3
 8004494:	3309      	adds	r3, #9
 8004496:	b2da      	uxtb	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	b2db      	uxtb	r3, r3
 800449c:	3304      	adds	r3, #4
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	2401      	movs	r4, #1
 80044a2:	9400      	str	r4, [sp, #0]
 80044a4:	f7ff fde0 	bl	8004068 <ssd1306_DrawRectangle>
				else{

				}
	}

	if(vbat>4.1){
 80044a8:	68f8      	ldr	r0, [r7, #12]
 80044aa:	f7fc f825 	bl	80004f8 <__aeabi_f2d>
 80044ae:	a334      	add	r3, pc, #208	@ (adr r3, 8004580 <batterygauge+0x2f0>)
 80044b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b4:	f7fc fb08 	bl	8000ac8 <__aeabi_dcmpgt>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d100      	bne.n	80044c0 <batterygauge+0x230>
	}




}
 80044be:	e052      	b.n	8004566 <batterygauge+0x2d6>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	3302      	adds	r3, #2
 80044c6:	b2d8      	uxtb	r0, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	3302      	adds	r3, #2
 80044ce:	b2d9      	uxtb	r1, r3
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	3303      	adds	r3, #3
 80044d6:	b2da      	uxtb	r2, r3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	3304      	adds	r3, #4
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	2401      	movs	r4, #1
 80044e2:	9400      	str	r4, [sp, #0]
 80044e4:	f7ff fdc0 	bl	8004068 <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	3305      	adds	r3, #5
 80044ee:	b2d8      	uxtb	r0, r3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	3302      	adds	r3, #2
 80044f6:	b2d9      	uxtb	r1, r3
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	3306      	adds	r3, #6
 80044fe:	b2da      	uxtb	r2, r3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	b2db      	uxtb	r3, r3
 8004504:	3304      	adds	r3, #4
 8004506:	b2db      	uxtb	r3, r3
 8004508:	2401      	movs	r4, #1
 800450a:	9400      	str	r4, [sp, #0]
 800450c:	f7ff fdac 	bl	8004068 <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	b2db      	uxtb	r3, r3
 8004514:	3308      	adds	r3, #8
 8004516:	b2d8      	uxtb	r0, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	b2db      	uxtb	r3, r3
 800451c:	3302      	adds	r3, #2
 800451e:	b2d9      	uxtb	r1, r3
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	b2db      	uxtb	r3, r3
 8004524:	3309      	adds	r3, #9
 8004526:	b2da      	uxtb	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	b2db      	uxtb	r3, r3
 800452c:	3304      	adds	r3, #4
 800452e:	b2db      	uxtb	r3, r3
 8004530:	2401      	movs	r4, #1
 8004532:	9400      	str	r4, [sp, #0]
 8004534:	f7ff fd98 	bl	8004068 <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	2b01      	cmp	r3, #1
 800453c:	d113      	bne.n	8004566 <batterygauge+0x2d6>
			ssd1306_DrawRectangle(x+11, y+2, x+12, y+4, White);
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	b2db      	uxtb	r3, r3
 8004542:	330b      	adds	r3, #11
 8004544:	b2d8      	uxtb	r0, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	b2db      	uxtb	r3, r3
 800454a:	3302      	adds	r3, #2
 800454c:	b2d9      	uxtb	r1, r3
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	b2db      	uxtb	r3, r3
 8004552:	330c      	adds	r3, #12
 8004554:	b2da      	uxtb	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	b2db      	uxtb	r3, r3
 800455a:	3304      	adds	r3, #4
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2401      	movs	r4, #1
 8004560:	9400      	str	r4, [sp, #0]
 8004562:	f7ff fd81 	bl	8004068 <ssd1306_DrawRectangle>
}
 8004566:	bf00      	nop
 8004568:	3714      	adds	r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	bd90      	pop	{r4, r7, pc}
 800456e:	bf00      	nop
 8004570:	9999999a 	.word	0x9999999a
 8004574:	400d9999 	.word	0x400d9999
 8004578:	33333333 	.word	0x33333333
 800457c:	400f3333 	.word	0x400f3333
 8004580:	66666666 	.word	0x66666666
 8004584:	40106666 	.word	0x40106666

08004588 <percentage>:

void percentage(float percent){
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af02      	add	r7, sp, #8
 800458e:	ed87 0a01 	vstr	s0, [r7, #4]
	ssd1306_FillRectangle(32, 40, floor(0.64*percent+32), 56, White);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f7fb ffb0 	bl	80004f8 <__aeabi_f2d>
 8004598:	a329      	add	r3, pc, #164	@ (adr r3, 8004640 <percentage+0xb8>)
 800459a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800459e:	f7fc f803 	bl	80005a8 <__aeabi_dmul>
 80045a2:	4602      	mov	r2, r0
 80045a4:	460b      	mov	r3, r1
 80045a6:	4610      	mov	r0, r2
 80045a8:	4619      	mov	r1, r3
 80045aa:	f04f 0200 	mov.w	r2, #0
 80045ae:	4b20      	ldr	r3, [pc, #128]	@ (8004630 <percentage+0xa8>)
 80045b0:	f7fb fe44 	bl	800023c <__adddf3>
 80045b4:	4602      	mov	r2, r0
 80045b6:	460b      	mov	r3, r1
 80045b8:	ec43 2b17 	vmov	d7, r2, r3
 80045bc:	eeb0 0a47 	vmov.f32	s0, s14
 80045c0:	eef0 0a67 	vmov.f32	s1, s15
 80045c4:	f019 fd20 	bl	801e008 <floor>
 80045c8:	ec53 2b10 	vmov	r2, r3, d0
 80045cc:	4610      	mov	r0, r2
 80045ce:	4619      	mov	r1, r3
 80045d0:	f7fc fac2 	bl	8000b58 <__aeabi_d2uiz>
 80045d4:	4603      	mov	r3, r0
 80045d6:	b2da      	uxtb	r2, r3
 80045d8:	2301      	movs	r3, #1
 80045da:	9300      	str	r3, [sp, #0]
 80045dc:	2338      	movs	r3, #56	@ 0x38
 80045de:	2128      	movs	r1, #40	@ 0x28
 80045e0:	2020      	movs	r0, #32
 80045e2:	f7ff fd78 	bl	80040d6 <ssd1306_FillRectangle>
	ssd1306_DrawRectangle(32, 40, 95, 56, White);
 80045e6:	2301      	movs	r3, #1
 80045e8:	9300      	str	r3, [sp, #0]
 80045ea:	2338      	movs	r3, #56	@ 0x38
 80045ec:	225f      	movs	r2, #95	@ 0x5f
 80045ee:	2128      	movs	r1, #40	@ 0x28
 80045f0:	2020      	movs	r0, #32
 80045f2:	f7ff fd39 	bl	8004068 <ssd1306_DrawRectangle>
	snprintf((char  *)bufferscreen,20,"%0.2f %%",(float) percent);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f7fb ff7e 	bl	80004f8 <__aeabi_f2d>
 80045fc:	4602      	mov	r2, r0
 80045fe:	460b      	mov	r3, r1
 8004600:	e9cd 2300 	strd	r2, r3, [sp]
 8004604:	4a0b      	ldr	r2, [pc, #44]	@ (8004634 <percentage+0xac>)
 8004606:	2114      	movs	r1, #20
 8004608:	480b      	ldr	r0, [pc, #44]	@ (8004638 <percentage+0xb0>)
 800460a:	f016 fe0b 	bl	801b224 <sniprintf>
	ssd1306_SetCursor(45,44);
 800460e:	212c      	movs	r1, #44	@ 0x2c
 8004610:	202d      	movs	r0, #45	@ 0x2d
 8004612:	f7ff fca5 	bl	8003f60 <ssd1306_SetCursor>
	ssd1306_WriteString((char  *)bufferscreen,Font_6x8,White);
 8004616:	4a09      	ldr	r2, [pc, #36]	@ (800463c <percentage+0xb4>)
 8004618:	2301      	movs	r3, #1
 800461a:	ca06      	ldmia	r2, {r1, r2}
 800461c:	4806      	ldr	r0, [pc, #24]	@ (8004638 <percentage+0xb0>)
 800461e:	f7ff fc79 	bl	8003f14 <ssd1306_WriteString>


}
 8004622:	bf00      	nop
 8004624:	3708      	adds	r7, #8
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	f3af 8000 	nop.w
 8004630:	40400000 	.word	0x40400000
 8004634:	0801f924 	.word	0x0801f924
 8004638:	20000ac0 	.word	0x20000ac0
 800463c:	20000014 	.word	0x20000014
 8004640:	47ae147b 	.word	0x47ae147b
 8004644:	3fe47ae1 	.word	0x3fe47ae1

08004648 <statemachine>:
int timer1=0;
int tpstot=0;



void statemachine(void){
 8004648:	b5b0      	push	{r4, r5, r7, lr}
 800464a:	ed2d 8b02 	vpush	{d8}
 800464e:	b08a      	sub	sp, #40	@ 0x28
 8004650:	af04      	add	r7, sp, #16
	switch(state){
 8004652:	4bb9      	ldr	r3, [pc, #740]	@ (8004938 <statemachine+0x2f0>)
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	2b05      	cmp	r3, #5
 8004658:	f201 858e 	bhi.w	8006178 <statemachine+0x1b30>
 800465c:	a201      	add	r2, pc, #4	@ (adr r2, 8004664 <statemachine+0x1c>)
 800465e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004662:	bf00      	nop
 8004664:	0800467d 	.word	0x0800467d
 8004668:	08004a17 	.word	0x08004a17
 800466c:	08005251 	.word	0x08005251
 8004670:	080058f9 	.word	0x080058f9
 8004674:	08005b73 	.word	0x08005b73
 8004678:	0800607f 	.word	0x0800607f
	 case STATE_SPEED:
				 ssd1306_Fill(Black);
 800467c:	2000      	movs	r0, #0
 800467e:	f7ff fb2d 	bl	8003cdc <ssd1306_Fill>

				 if(myData.speed>=vitmax){
 8004682:	4bae      	ldr	r3, [pc, #696]	@ (800493c <statemachine+0x2f4>)
 8004684:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8004688:	4bad      	ldr	r3, [pc, #692]	@ (8004940 <statemachine+0x2f8>)
 800468a:	edd3 7a00 	vldr	s15, [r3]
 800468e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004696:	db03      	blt.n	80046a0 <statemachine+0x58>
									 vitmax=myData.speed;
 8004698:	4ba8      	ldr	r3, [pc, #672]	@ (800493c <statemachine+0x2f4>)
 800469a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800469c:	4aa8      	ldr	r2, [pc, #672]	@ (8004940 <statemachine+0x2f8>)
 800469e:	6013      	str	r3, [r2, #0]
								 }
								 float pace=0;
 80046a0:	f04f 0300 	mov.w	r3, #0
 80046a4:	617b      	str	r3, [r7, #20]
								 float sec=0;
 80046a6:	f04f 0300 	mov.w	r3, #0
 80046aa:	613b      	str	r3, [r7, #16]
								 if (myData.speed!=0){
 80046ac:	4ba3      	ldr	r3, [pc, #652]	@ (800493c <statemachine+0x2f4>)
 80046ae:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80046b2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80046b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046ba:	d032      	beq.n	8004722 <statemachine+0xda>
									 pace=1000/(60*myData.speed);
 80046bc:	4b9f      	ldr	r3, [pc, #636]	@ (800493c <statemachine+0x2f4>)
 80046be:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80046c2:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8004944 <statemachine+0x2fc>
 80046c6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80046ca:	eddf 6a9f 	vldr	s13, [pc, #636]	@ 8004948 <statemachine+0x300>
 80046ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046d2:	edc7 7a05 	vstr	s15, [r7, #20]
									 sec=(pace-floor(pace))*60;
 80046d6:	6978      	ldr	r0, [r7, #20]
 80046d8:	f7fb ff0e 	bl	80004f8 <__aeabi_f2d>
 80046dc:	4604      	mov	r4, r0
 80046de:	460d      	mov	r5, r1
 80046e0:	6978      	ldr	r0, [r7, #20]
 80046e2:	f7fb ff09 	bl	80004f8 <__aeabi_f2d>
 80046e6:	4602      	mov	r2, r0
 80046e8:	460b      	mov	r3, r1
 80046ea:	ec43 2b10 	vmov	d0, r2, r3
 80046ee:	f019 fc8b 	bl	801e008 <floor>
 80046f2:	ec53 2b10 	vmov	r2, r3, d0
 80046f6:	4620      	mov	r0, r4
 80046f8:	4629      	mov	r1, r5
 80046fa:	f7fb fd9d 	bl	8000238 <__aeabi_dsub>
 80046fe:	4602      	mov	r2, r0
 8004700:	460b      	mov	r3, r1
 8004702:	4610      	mov	r0, r2
 8004704:	4619      	mov	r1, r3
 8004706:	f04f 0200 	mov.w	r2, #0
 800470a:	4b90      	ldr	r3, [pc, #576]	@ (800494c <statemachine+0x304>)
 800470c:	f7fb ff4c 	bl	80005a8 <__aeabi_dmul>
 8004710:	4602      	mov	r2, r0
 8004712:	460b      	mov	r3, r1
 8004714:	4610      	mov	r0, r2
 8004716:	4619      	mov	r1, r3
 8004718:	f7fc fa3e 	bl	8000b98 <__aeabi_d2f>
 800471c:	4603      	mov	r3, r0
 800471e:	613b      	str	r3, [r7, #16]
 8004720:	e001      	b.n	8004726 <statemachine+0xde>
								 }
								 else {
									 pace=99;
 8004722:	4b8b      	ldr	r3, [pc, #556]	@ (8004950 <statemachine+0x308>)
 8004724:	617b      	str	r3, [r7, #20]
								 }


				  switch(spdstate){
 8004726:	4b8b      	ldr	r3, [pc, #556]	@ (8004954 <statemachine+0x30c>)
 8004728:	781b      	ldrb	r3, [r3, #0]
 800472a:	2b02      	cmp	r3, #2
 800472c:	f000 8087 	beq.w	800483e <statemachine+0x1f6>
 8004730:	2b02      	cmp	r3, #2
 8004732:	f300 812a 	bgt.w	800498a <statemachine+0x342>
 8004736:	2b00      	cmp	r3, #0
 8004738:	d002      	beq.n	8004740 <statemachine+0xf8>
 800473a:	2b01      	cmp	r3, #1
 800473c:	d040      	beq.n	80047c0 <statemachine+0x178>
 800473e:	e124      	b.n	800498a <statemachine+0x342>


				 case STATE_GROS:


						ssd1306_SetCursor(32, 32);
 8004740:	2120      	movs	r1, #32
 8004742:	2020      	movs	r0, #32
 8004744:	f7ff fc0c 	bl	8003f60 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "%0.1f",(myData.speed)*3.6);
 8004748:	4b7c      	ldr	r3, [pc, #496]	@ (800493c <statemachine+0x2f4>)
 800474a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800474c:	4618      	mov	r0, r3
 800474e:	f7fb fed3 	bl	80004f8 <__aeabi_f2d>
 8004752:	a377      	add	r3, pc, #476	@ (adr r3, 8004930 <statemachine+0x2e8>)
 8004754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004758:	f7fb ff26 	bl	80005a8 <__aeabi_dmul>
 800475c:	4602      	mov	r2, r0
 800475e:	460b      	mov	r3, r1
 8004760:	e9cd 2300 	strd	r2, r3, [sp]
 8004764:	4a7c      	ldr	r2, [pc, #496]	@ (8004958 <statemachine+0x310>)
 8004766:	210f      	movs	r1, #15
 8004768:	487c      	ldr	r0, [pc, #496]	@ (800495c <statemachine+0x314>)
 800476a:	f016 fd5b 	bl	801b224 <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 800476e:	4a7c      	ldr	r2, [pc, #496]	@ (8004960 <statemachine+0x318>)
 8004770:	2301      	movs	r3, #1
 8004772:	ca06      	ldmia	r2, {r1, r2}
 8004774:	4879      	ldr	r0, [pc, #484]	@ (800495c <statemachine+0x314>)
 8004776:	f7ff fbcd 	bl	8003f14 <ssd1306_WriteString>
						ssd1306_SetCursor(32, 56);
 800477a:	2138      	movs	r1, #56	@ 0x38
 800477c:	2020      	movs	r0, #32
 800477e:	f7ff fbef 	bl	8003f60 <ssd1306_SetCursor>
						ssd1306_WriteString("Vit(kmh)", Font_6x8, White);
 8004782:	4a78      	ldr	r2, [pc, #480]	@ (8004964 <statemachine+0x31c>)
 8004784:	2301      	movs	r3, #1
 8004786:	ca06      	ldmia	r2, {r1, r2}
 8004788:	4877      	ldr	r0, [pc, #476]	@ (8004968 <statemachine+0x320>)
 800478a:	f7ff fbc3 	bl	8003f14 <ssd1306_WriteString>
						batterygauge(vbat,79, 57,1);
 800478e:	4b77      	ldr	r3, [pc, #476]	@ (800496c <statemachine+0x324>)
 8004790:	edd3 7a00 	vldr	s15, [r3]
 8004794:	2201      	movs	r2, #1
 8004796:	2139      	movs	r1, #57	@ 0x39
 8004798:	204f      	movs	r0, #79	@ 0x4f
 800479a:	eeb0 0a67 	vmov.f32	s0, s15
 800479e:	f7ff fd77 	bl	8004290 <batterygauge>

					 if(BTN_B>=1){
 80047a2:	4b73      	ldr	r3, [pc, #460]	@ (8004970 <statemachine+0x328>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	f340 80bb 	ble.w	8004922 <statemachine+0x2da>
							spdstate++;
 80047ac:	4b69      	ldr	r3, [pc, #420]	@ (8004954 <statemachine+0x30c>)
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	3301      	adds	r3, #1
 80047b2:	b2da      	uxtb	r2, r3
 80047b4:	4b67      	ldr	r3, [pc, #412]	@ (8004954 <statemachine+0x30c>)
 80047b6:	701a      	strb	r2, [r3, #0]
							BTN_B=0;
 80047b8:	4b6d      	ldr	r3, [pc, #436]	@ (8004970 <statemachine+0x328>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	601a      	str	r2, [r3, #0]
					 					 				  	}




				  break;
 80047be:	e0b0      	b.n	8004922 <statemachine+0x2da>
				 case STATE_GROS1:

					 ssd1306_SetCursor(32, 32);
 80047c0:	2120      	movs	r1, #32
 80047c2:	2020      	movs	r0, #32
 80047c4:	f7ff fbcc 	bl	8003f60 <ssd1306_SetCursor>
					 snprintf((char *)bufferscreen,15, "%0.1f",vitmax*3.6);
 80047c8:	4b5d      	ldr	r3, [pc, #372]	@ (8004940 <statemachine+0x2f8>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4618      	mov	r0, r3
 80047ce:	f7fb fe93 	bl	80004f8 <__aeabi_f2d>
 80047d2:	a357      	add	r3, pc, #348	@ (adr r3, 8004930 <statemachine+0x2e8>)
 80047d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d8:	f7fb fee6 	bl	80005a8 <__aeabi_dmul>
 80047dc:	4602      	mov	r2, r0
 80047de:	460b      	mov	r3, r1
 80047e0:	e9cd 2300 	strd	r2, r3, [sp]
 80047e4:	4a5c      	ldr	r2, [pc, #368]	@ (8004958 <statemachine+0x310>)
 80047e6:	210f      	movs	r1, #15
 80047e8:	485c      	ldr	r0, [pc, #368]	@ (800495c <statemachine+0x314>)
 80047ea:	f016 fd1b 	bl	801b224 <sniprintf>
					 ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 80047ee:	4a5c      	ldr	r2, [pc, #368]	@ (8004960 <statemachine+0x318>)
 80047f0:	2301      	movs	r3, #1
 80047f2:	ca06      	ldmia	r2, {r1, r2}
 80047f4:	4859      	ldr	r0, [pc, #356]	@ (800495c <statemachine+0x314>)
 80047f6:	f7ff fb8d 	bl	8003f14 <ssd1306_WriteString>
					 ssd1306_SetCursor(32, 56);
 80047fa:	2138      	movs	r1, #56	@ 0x38
 80047fc:	2020      	movs	r0, #32
 80047fe:	f7ff fbaf 	bl	8003f60 <ssd1306_SetCursor>
					 ssd1306_WriteString("maxV", Font_6x8, White);
 8004802:	4a58      	ldr	r2, [pc, #352]	@ (8004964 <statemachine+0x31c>)
 8004804:	2301      	movs	r3, #1
 8004806:	ca06      	ldmia	r2, {r1, r2}
 8004808:	485a      	ldr	r0, [pc, #360]	@ (8004974 <statemachine+0x32c>)
 800480a:	f7ff fb83 	bl	8003f14 <ssd1306_WriteString>
					 batterygauge(vbat,79, 57,1);
 800480e:	4b57      	ldr	r3, [pc, #348]	@ (800496c <statemachine+0x324>)
 8004810:	edd3 7a00 	vldr	s15, [r3]
 8004814:	2201      	movs	r2, #1
 8004816:	2139      	movs	r1, #57	@ 0x39
 8004818:	204f      	movs	r0, #79	@ 0x4f
 800481a:	eeb0 0a67 	vmov.f32	s0, s15
 800481e:	f7ff fd37 	bl	8004290 <batterygauge>





					 if(BTN_B>=1){
 8004822:	4b53      	ldr	r3, [pc, #332]	@ (8004970 <statemachine+0x328>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	2b00      	cmp	r3, #0
 8004828:	dd7d      	ble.n	8004926 <statemachine+0x2de>
					 							spdstate++;
 800482a:	4b4a      	ldr	r3, [pc, #296]	@ (8004954 <statemachine+0x30c>)
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	3301      	adds	r3, #1
 8004830:	b2da      	uxtb	r2, r3
 8004832:	4b48      	ldr	r3, [pc, #288]	@ (8004954 <statemachine+0x30c>)
 8004834:	701a      	strb	r2, [r3, #0]
					 							BTN_B=0;
 8004836:	4b4e      	ldr	r3, [pc, #312]	@ (8004970 <statemachine+0x328>)
 8004838:	2200      	movs	r2, #0
 800483a:	601a      	str	r2, [r3, #0]

					 					 					 				  	}



					 break;
 800483c:	e073      	b.n	8004926 <statemachine+0x2de>
				  case STATE_SUMMARY:
				  						ssd1306_SetCursor(32, 32);
 800483e:	2120      	movs	r1, #32
 8004840:	2020      	movs	r0, #32
 8004842:	f7ff fb8d 	bl	8003f60 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "%0.0fmin%0.0fs",floor(pace),floor(sec));
 8004846:	6978      	ldr	r0, [r7, #20]
 8004848:	f7fb fe56 	bl	80004f8 <__aeabi_f2d>
 800484c:	4602      	mov	r2, r0
 800484e:	460b      	mov	r3, r1
 8004850:	ec43 2b10 	vmov	d0, r2, r3
 8004854:	f019 fbd8 	bl	801e008 <floor>
 8004858:	eeb0 8a40 	vmov.f32	s16, s0
 800485c:	eef0 8a60 	vmov.f32	s17, s1
 8004860:	6938      	ldr	r0, [r7, #16]
 8004862:	f7fb fe49 	bl	80004f8 <__aeabi_f2d>
 8004866:	4602      	mov	r2, r0
 8004868:	460b      	mov	r3, r1
 800486a:	ec43 2b10 	vmov	d0, r2, r3
 800486e:	f019 fbcb 	bl	801e008 <floor>
 8004872:	eeb0 7a40 	vmov.f32	s14, s0
 8004876:	eef0 7a60 	vmov.f32	s15, s1
 800487a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800487e:	ed8d 8b00 	vstr	d8, [sp]
 8004882:	4a3d      	ldr	r2, [pc, #244]	@ (8004978 <statemachine+0x330>)
 8004884:	210f      	movs	r1, #15
 8004886:	4835      	ldr	r0, [pc, #212]	@ (800495c <statemachine+0x314>)
 8004888:	f016 fccc 	bl	801b224 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 800488c:	4a3b      	ldr	r2, [pc, #236]	@ (800497c <statemachine+0x334>)
 800488e:	2301      	movs	r3, #1
 8004890:	ca06      	ldmia	r2, {r1, r2}
 8004892:	4832      	ldr	r0, [pc, #200]	@ (800495c <statemachine+0x314>)
 8004894:	f7ff fb3e 	bl	8003f14 <ssd1306_WriteString>
				  						ssd1306_SetCursor(32, 42);
 8004898:	212a      	movs	r1, #42	@ 0x2a
 800489a:	2020      	movs	r0, #32
 800489c:	f7ff fb60 	bl	8003f60 <ssd1306_SetCursor>
				  						ssd1306_WriteString("pace", Font_6x8, White);
 80048a0:	4a30      	ldr	r2, [pc, #192]	@ (8004964 <statemachine+0x31c>)
 80048a2:	2301      	movs	r3, #1
 80048a4:	ca06      	ldmia	r2, {r1, r2}
 80048a6:	4836      	ldr	r0, [pc, #216]	@ (8004980 <statemachine+0x338>)
 80048a8:	f7ff fb34 	bl	8003f14 <ssd1306_WriteString>
				  						ssd1306_SetCursor(32, 56);
 80048ac:	2138      	movs	r1, #56	@ 0x38
 80048ae:	2020      	movs	r0, #32
 80048b0:	f7ff fb56 	bl	8003f60 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "V=%0.1fkmh",vitmax*3.6);
 80048b4:	4b22      	ldr	r3, [pc, #136]	@ (8004940 <statemachine+0x2f8>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4618      	mov	r0, r3
 80048ba:	f7fb fe1d 	bl	80004f8 <__aeabi_f2d>
 80048be:	a31c      	add	r3, pc, #112	@ (adr r3, 8004930 <statemachine+0x2e8>)
 80048c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c4:	f7fb fe70 	bl	80005a8 <__aeabi_dmul>
 80048c8:	4602      	mov	r2, r0
 80048ca:	460b      	mov	r3, r1
 80048cc:	e9cd 2300 	strd	r2, r3, [sp]
 80048d0:	4a2c      	ldr	r2, [pc, #176]	@ (8004984 <statemachine+0x33c>)
 80048d2:	210f      	movs	r1, #15
 80048d4:	4821      	ldr	r0, [pc, #132]	@ (800495c <statemachine+0x314>)
 80048d6:	f016 fca5 	bl	801b224 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80048da:	4a22      	ldr	r2, [pc, #136]	@ (8004964 <statemachine+0x31c>)
 80048dc:	2301      	movs	r3, #1
 80048de:	ca06      	ldmia	r2, {r1, r2}
 80048e0:	481e      	ldr	r0, [pc, #120]	@ (800495c <statemachine+0x314>)
 80048e2:	f7ff fb17 	bl	8003f14 <ssd1306_WriteString>
				  						batterygauge(vbat,79, 43,1);
 80048e6:	4b21      	ldr	r3, [pc, #132]	@ (800496c <statemachine+0x324>)
 80048e8:	edd3 7a00 	vldr	s15, [r3]
 80048ec:	2201      	movs	r2, #1
 80048ee:	212b      	movs	r1, #43	@ 0x2b
 80048f0:	204f      	movs	r0, #79	@ 0x4f
 80048f2:	eeb0 0a67 	vmov.f32	s0, s15
 80048f6:	f7ff fccb 	bl	8004290 <batterygauge>



				  					 if(BTN_B>=1){
 80048fa:	4b1d      	ldr	r3, [pc, #116]	@ (8004970 <statemachine+0x328>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	dd42      	ble.n	8004988 <statemachine+0x340>
				  								spdstate--;
 8004902:	4b14      	ldr	r3, [pc, #80]	@ (8004954 <statemachine+0x30c>)
 8004904:	781b      	ldrb	r3, [r3, #0]
 8004906:	3b01      	subs	r3, #1
 8004908:	b2da      	uxtb	r2, r3
 800490a:	4b12      	ldr	r3, [pc, #72]	@ (8004954 <statemachine+0x30c>)
 800490c:	701a      	strb	r2, [r3, #0]
				  								spdstate--;
 800490e:	4b11      	ldr	r3, [pc, #68]	@ (8004954 <statemachine+0x30c>)
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	3b01      	subs	r3, #1
 8004914:	b2da      	uxtb	r2, r3
 8004916:	4b0f      	ldr	r3, [pc, #60]	@ (8004954 <statemachine+0x30c>)
 8004918:	701a      	strb	r2, [r3, #0]
				  								BTN_B=0;
 800491a:	4b15      	ldr	r3, [pc, #84]	@ (8004970 <statemachine+0x328>)
 800491c:	2200      	movs	r2, #0
 800491e:	601a      	str	r2, [r3, #0]
				  					 					 				  	}




				  					 break;
 8004920:	e032      	b.n	8004988 <statemachine+0x340>
				  break;
 8004922:	bf00      	nop
 8004924:	e031      	b.n	800498a <statemachine+0x342>
					 break;
 8004926:	bf00      	nop
 8004928:	e02f      	b.n	800498a <statemachine+0x342>
 800492a:	bf00      	nop
 800492c:	f3af 8000 	nop.w
 8004930:	cccccccd 	.word	0xcccccccd
 8004934:	400ccccc 	.word	0x400ccccc
 8004938:	200005d4 	.word	0x200005d4
 800493c:	20000820 	.word	0x20000820
 8004940:	20000b34 	.word	0x20000b34
 8004944:	42700000 	.word	0x42700000
 8004948:	447a0000 	.word	0x447a0000
 800494c:	404e0000 	.word	0x404e0000
 8004950:	42c60000 	.word	0x42c60000
 8004954:	200005d5 	.word	0x200005d5
 8004958:	0801f930 	.word	0x0801f930
 800495c:	20000ac0 	.word	0x20000ac0
 8004960:	20000024 	.word	0x20000024
 8004964:	20000014 	.word	0x20000014
 8004968:	0801f938 	.word	0x0801f938
 800496c:	20000898 	.word	0x20000898
 8004970:	20000864 	.word	0x20000864
 8004974:	0801f944 	.word	0x0801f944
 8004978:	0801f94c 	.word	0x0801f94c
 800497c:	2000001c 	.word	0x2000001c
 8004980:	0801f95c 	.word	0x0801f95c
 8004984:	0801f964 	.word	0x0801f964
				  					 break;
 8004988:	bf00      	nop
				  }
				  					if(BTN_A>=1){
 800498a:	4b84      	ldr	r3, [pc, #528]	@ (8004b9c <statemachine+0x554>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	2b00      	cmp	r3, #0
 8004990:	dd0b      	ble.n	80049aa <statemachine+0x362>
				  									 					state++;
 8004992:	4b83      	ldr	r3, [pc, #524]	@ (8004ba0 <statemachine+0x558>)
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	3301      	adds	r3, #1
 8004998:	b2da      	uxtb	r2, r3
 800499a:	4b81      	ldr	r3, [pc, #516]	@ (8004ba0 <statemachine+0x558>)
 800499c:	701a      	strb	r2, [r3, #0]
				  									 					BTN_A=0;
 800499e:	4b7f      	ldr	r3, [pc, #508]	@ (8004b9c <statemachine+0x554>)
 80049a0:	2200      	movs	r2, #0
 80049a2:	601a      	str	r2, [r3, #0]
				  									 					BTN_B=0;
 80049a4:	4b7f      	ldr	r3, [pc, #508]	@ (8004ba4 <statemachine+0x55c>)
 80049a6:	2200      	movs	r2, #0
 80049a8:	601a      	str	r2, [r3, #0]
				  									  	}
				  									 	 if(BTN_A_LONG>=1){
 80049aa:	4b7f      	ldr	r3, [pc, #508]	@ (8004ba8 <statemachine+0x560>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	dd23      	ble.n	80049fa <statemachine+0x3b2>
				  									 						 				 									state++;
 80049b2:	4b7b      	ldr	r3, [pc, #492]	@ (8004ba0 <statemachine+0x558>)
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	3301      	adds	r3, #1
 80049b8:	b2da      	uxtb	r2, r3
 80049ba:	4b79      	ldr	r3, [pc, #484]	@ (8004ba0 <statemachine+0x558>)
 80049bc:	701a      	strb	r2, [r3, #0]
				  									 						 				 									state++;
 80049be:	4b78      	ldr	r3, [pc, #480]	@ (8004ba0 <statemachine+0x558>)
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	3301      	adds	r3, #1
 80049c4:	b2da      	uxtb	r2, r3
 80049c6:	4b76      	ldr	r3, [pc, #472]	@ (8004ba0 <statemachine+0x558>)
 80049c8:	701a      	strb	r2, [r3, #0]
				  									 						 				 									state++;
 80049ca:	4b75      	ldr	r3, [pc, #468]	@ (8004ba0 <statemachine+0x558>)
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	3301      	adds	r3, #1
 80049d0:	b2da      	uxtb	r2, r3
 80049d2:	4b73      	ldr	r3, [pc, #460]	@ (8004ba0 <statemachine+0x558>)
 80049d4:	701a      	strb	r2, [r3, #0]
				  									 						 				 									state++;
 80049d6:	4b72      	ldr	r3, [pc, #456]	@ (8004ba0 <statemachine+0x558>)
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	3301      	adds	r3, #1
 80049dc:	b2da      	uxtb	r2, r3
 80049de:	4b70      	ldr	r3, [pc, #448]	@ (8004ba0 <statemachine+0x558>)
 80049e0:	701a      	strb	r2, [r3, #0]
				  									 						 				 									state++;
 80049e2:	4b6f      	ldr	r3, [pc, #444]	@ (8004ba0 <statemachine+0x558>)
 80049e4:	781b      	ldrb	r3, [r3, #0]
 80049e6:	3301      	adds	r3, #1
 80049e8:	b2da      	uxtb	r2, r3
 80049ea:	4b6d      	ldr	r3, [pc, #436]	@ (8004ba0 <statemachine+0x558>)
 80049ec:	701a      	strb	r2, [r3, #0]

				  									 						 				 									  			 	BTN_A_LONG=0;
 80049ee:	4b6e      	ldr	r3, [pc, #440]	@ (8004ba8 <statemachine+0x560>)
 80049f0:	2200      	movs	r2, #0
 80049f2:	601a      	str	r2, [r3, #0]
				  									 						 				 									  			 	BTN_B=0;
 80049f4:	4b6b      	ldr	r3, [pc, #428]	@ (8004ba4 <statemachine+0x55c>)
 80049f6:	2200      	movs	r2, #0
 80049f8:	601a      	str	r2, [r3, #0]
				  									 						 				 									  	}
				  									 	 if(BTN_B_LONG>=1){
 80049fa:	4b6c      	ldr	r3, [pc, #432]	@ (8004bac <statemachine+0x564>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	f341 83ae 	ble.w	8006160 <statemachine+0x1b18>
				  									 					  							  vitmax=0;
 8004a04:	4b6a      	ldr	r3, [pc, #424]	@ (8004bb0 <statemachine+0x568>)
 8004a06:	f04f 0200 	mov.w	r2, #0
 8004a0a:	601a      	str	r2, [r3, #0]
				  									 					  							BTN_B_LONG=0;
 8004a0c:	4b67      	ldr	r3, [pc, #412]	@ (8004bac <statemachine+0x564>)
 8004a0e:	2200      	movs	r2, #0
 8004a10:	601a      	str	r2, [r3, #0]
				  									 					  						}
				  									 	 break;
 8004a12:	f001 bba5 	b.w	8006160 <statemachine+0x1b18>


				  case STATE_BALISE:
					  ssd1306_Fill(Black);
 8004a16:	2000      	movs	r0, #0
 8004a18:	f7ff f960 	bl	8003cdc <ssd1306_Fill>

					  if(settimeen==0){
 8004a1c:	4b65      	ldr	r3, [pc, #404]	@ (8004bb4 <statemachine+0x56c>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d145      	bne.n	8004ab0 <statemachine+0x468>

						  if(myData.fix==1){
 8004a24:	4b64      	ldr	r3, [pc, #400]	@ (8004bb8 <statemachine+0x570>)
 8004a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d141      	bne.n	8004ab0 <statemachine+0x468>
							settimeen=1;
 8004a2c:	4b61      	ldr	r3, [pc, #388]	@ (8004bb4 <statemachine+0x56c>)
 8004a2e:	2201      	movs	r2, #1
 8004a30:	601a      	str	r2, [r3, #0]
							HR=(myData.lastMeasure[0]&0x0f)*10+(myData.lastMeasure[1]&0x0f);
 8004a32:	4b61      	ldr	r3, [pc, #388]	@ (8004bb8 <statemachine+0x570>)
 8004a34:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004a38:	f003 030f 	and.w	r3, r3, #15
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	461a      	mov	r2, r3
 8004a40:	0092      	lsls	r2, r2, #2
 8004a42:	4413      	add	r3, r2
 8004a44:	005b      	lsls	r3, r3, #1
 8004a46:	b2da      	uxtb	r2, r3
 8004a48:	4b5b      	ldr	r3, [pc, #364]	@ (8004bb8 <statemachine+0x570>)
 8004a4a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004a4e:	f003 030f 	and.w	r3, r3, #15
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	4413      	add	r3, r2
 8004a56:	b2da      	uxtb	r2, r3
 8004a58:	4b58      	ldr	r3, [pc, #352]	@ (8004bbc <statemachine+0x574>)
 8004a5a:	701a      	strb	r2, [r3, #0]
							MINUTE=(myData.lastMeasure[2]&0x0f)*10+(myData.lastMeasure[3]&0x0f);
 8004a5c:	4b56      	ldr	r3, [pc, #344]	@ (8004bb8 <statemachine+0x570>)
 8004a5e:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8004a62:	f003 030f 	and.w	r3, r3, #15
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	461a      	mov	r2, r3
 8004a6a:	0092      	lsls	r2, r2, #2
 8004a6c:	4413      	add	r3, r2
 8004a6e:	005b      	lsls	r3, r3, #1
 8004a70:	b2da      	uxtb	r2, r3
 8004a72:	4b51      	ldr	r3, [pc, #324]	@ (8004bb8 <statemachine+0x570>)
 8004a74:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8004a78:	f003 030f 	and.w	r3, r3, #15
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	4413      	add	r3, r2
 8004a80:	b2da      	uxtb	r2, r3
 8004a82:	4b4f      	ldr	r3, [pc, #316]	@ (8004bc0 <statemachine+0x578>)
 8004a84:	701a      	strb	r2, [r3, #0]
							SEC=(myData.lastMeasure[4]&0x0f)*10+(myData.lastMeasure[5]&0x0f);
 8004a86:	4b4c      	ldr	r3, [pc, #304]	@ (8004bb8 <statemachine+0x570>)
 8004a88:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004a8c:	f003 030f 	and.w	r3, r3, #15
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	461a      	mov	r2, r3
 8004a94:	0092      	lsls	r2, r2, #2
 8004a96:	4413      	add	r3, r2
 8004a98:	005b      	lsls	r3, r3, #1
 8004a9a:	b2da      	uxtb	r2, r3
 8004a9c:	4b46      	ldr	r3, [pc, #280]	@ (8004bb8 <statemachine+0x570>)
 8004a9e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004aa2:	f003 030f 	and.w	r3, r3, #15
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	4413      	add	r3, r2
 8004aaa:	b2da      	uxtb	r2, r3
 8004aac:	4b45      	ldr	r3, [pc, #276]	@ (8004bc4 <statemachine+0x57c>)
 8004aae:	701a      	strb	r2, [r3, #0]





					  switch(balisestate){
 8004ab0:	4b45      	ldr	r3, [pc, #276]	@ (8004bc8 <statemachine+0x580>)
 8004ab2:	781b      	ldrb	r3, [r3, #0]
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	f000 8373 	beq.w	80051a0 <statemachine+0xb58>
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	f301 8352 	bgt.w	8006164 <statemachine+0x1b1c>
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d004      	beq.n	8004ace <statemachine+0x486>
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	f000 8093 	beq.w	8004bf0 <statemachine+0x5a8>
						  				 									 									  	}

					  }


					  break;
 8004aca:	f001 bb4b 	b.w	8006164 <statemachine+0x1b1c>
						  ssd1306_SetCursor(32,32);
 8004ace:	2120      	movs	r1, #32
 8004ad0:	2020      	movs	r0, #32
 8004ad2:	f7ff fa45 	bl	8003f60 <ssd1306_SetCursor>
						  ssd1306_WriteString("Tracker",Font_6x8,White);
 8004ad6:	4a3d      	ldr	r2, [pc, #244]	@ (8004bcc <statemachine+0x584>)
 8004ad8:	2301      	movs	r3, #1
 8004ada:	ca06      	ldmia	r2, {r1, r2}
 8004adc:	483c      	ldr	r0, [pc, #240]	@ (8004bd0 <statemachine+0x588>)
 8004ade:	f7ff fa19 	bl	8003f14 <ssd1306_WriteString>
						  snprintf((char *)bufferscreen,50, "offset=%d",pageoffset);
 8004ae2:	4b3c      	ldr	r3, [pc, #240]	@ (8004bd4 <statemachine+0x58c>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a3c      	ldr	r2, [pc, #240]	@ (8004bd8 <statemachine+0x590>)
 8004ae8:	2132      	movs	r1, #50	@ 0x32
 8004aea:	483c      	ldr	r0, [pc, #240]	@ (8004bdc <statemachine+0x594>)
 8004aec:	f016 fb9a 	bl	801b224 <sniprintf>
						  ssd1306_SetCursor(32,42);
 8004af0:	212a      	movs	r1, #42	@ 0x2a
 8004af2:	2020      	movs	r0, #32
 8004af4:	f7ff fa34 	bl	8003f60 <ssd1306_SetCursor>
						  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8004af8:	4a39      	ldr	r2, [pc, #228]	@ (8004be0 <statemachine+0x598>)
 8004afa:	2301      	movs	r3, #1
 8004afc:	ca06      	ldmia	r2, {r1, r2}
 8004afe:	4837      	ldr	r0, [pc, #220]	@ (8004bdc <statemachine+0x594>)
 8004b00:	f7ff fa08 	bl	8003f14 <ssd1306_WriteString>
						  snprintf((char *)bufferscreen,50, "page=%d",pagenumber);
 8004b04:	4b37      	ldr	r3, [pc, #220]	@ (8004be4 <statemachine+0x59c>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a37      	ldr	r2, [pc, #220]	@ (8004be8 <statemachine+0x5a0>)
 8004b0a:	2132      	movs	r1, #50	@ 0x32
 8004b0c:	4833      	ldr	r0, [pc, #204]	@ (8004bdc <statemachine+0x594>)
 8004b0e:	f016 fb89 	bl	801b224 <sniprintf>
						  ssd1306_SetCursor(32,52);
 8004b12:	2134      	movs	r1, #52	@ 0x34
 8004b14:	2020      	movs	r0, #32
 8004b16:	f7ff fa23 	bl	8003f60 <ssd1306_SetCursor>
						  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8004b1a:	4a31      	ldr	r2, [pc, #196]	@ (8004be0 <statemachine+0x598>)
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	ca06      	ldmia	r2, {r1, r2}
 8004b20:	482e      	ldr	r0, [pc, #184]	@ (8004bdc <statemachine+0x594>)
 8004b22:	f7ff f9f7 	bl	8003f14 <ssd1306_WriteString>
						  if(BTN_B_LONG>=1){
 8004b26:	4b21      	ldr	r3, [pc, #132]	@ (8004bac <statemachine+0x564>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	dd0e      	ble.n	8004b4c <statemachine+0x504>
							balisestate++;
 8004b2e:	4b26      	ldr	r3, [pc, #152]	@ (8004bc8 <statemachine+0x580>)
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	3301      	adds	r3, #1
 8004b34:	b2da      	uxtb	r2, r3
 8004b36:	4b24      	ldr	r3, [pc, #144]	@ (8004bc8 <statemachine+0x580>)
 8004b38:	701a      	strb	r2, [r3, #0]
							BTN_B_LONG=0;
 8004b3a:	4b1c      	ldr	r3, [pc, #112]	@ (8004bac <statemachine+0x564>)
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	601a      	str	r2, [r3, #0]
							BTN_A=0;
 8004b40:	4b16      	ldr	r3, [pc, #88]	@ (8004b9c <statemachine+0x554>)
 8004b42:	2200      	movs	r2, #0
 8004b44:	601a      	str	r2, [r3, #0]
							HAL_TIM_Base_Start_IT(&htim17);
 8004b46:	4829      	ldr	r0, [pc, #164]	@ (8004bec <statemachine+0x5a4>)
 8004b48:	f00a f8a6 	bl	800ec98 <HAL_TIM_Base_Start_IT>
						  if(BTN_A>=1){
 8004b4c:	4b13      	ldr	r3, [pc, #76]	@ (8004b9c <statemachine+0x554>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	dd0e      	ble.n	8004b72 <statemachine+0x52a>
						  				  			 	state++;
 8004b54:	4b12      	ldr	r3, [pc, #72]	@ (8004ba0 <statemachine+0x558>)
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	3301      	adds	r3, #1
 8004b5a:	b2da      	uxtb	r2, r3
 8004b5c:	4b10      	ldr	r3, [pc, #64]	@ (8004ba0 <statemachine+0x558>)
 8004b5e:	701a      	strb	r2, [r3, #0]
						  				  			 	BTN_A=0;
 8004b60:	4b0e      	ldr	r3, [pc, #56]	@ (8004b9c <statemachine+0x554>)
 8004b62:	2200      	movs	r2, #0
 8004b64:	601a      	str	r2, [r3, #0]
						  				  			 	BTN_B=0;
 8004b66:	4b0f      	ldr	r3, [pc, #60]	@ (8004ba4 <statemachine+0x55c>)
 8004b68:	2200      	movs	r2, #0
 8004b6a:	601a      	str	r2, [r3, #0]
						  				  			 	settimeen=0;
 8004b6c:	4b11      	ldr	r3, [pc, #68]	@ (8004bb4 <statemachine+0x56c>)
 8004b6e:	2200      	movs	r2, #0
 8004b70:	601a      	str	r2, [r3, #0]
						  if(BTN_A_LONG>=1){
 8004b72:	4b0d      	ldr	r3, [pc, #52]	@ (8004ba8 <statemachine+0x560>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	f340 8364 	ble.w	8005244 <statemachine+0xbfc>
									  state--;
 8004b7c:	4b08      	ldr	r3, [pc, #32]	@ (8004ba0 <statemachine+0x558>)
 8004b7e:	781b      	ldrb	r3, [r3, #0]
 8004b80:	3b01      	subs	r3, #1
 8004b82:	b2da      	uxtb	r2, r3
 8004b84:	4b06      	ldr	r3, [pc, #24]	@ (8004ba0 <statemachine+0x558>)
 8004b86:	701a      	strb	r2, [r3, #0]
									BTN_A_LONG=0;
 8004b88:	4b07      	ldr	r3, [pc, #28]	@ (8004ba8 <statemachine+0x560>)
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	601a      	str	r2, [r3, #0]
									BTN_B=0;
 8004b8e:	4b05      	ldr	r3, [pc, #20]	@ (8004ba4 <statemachine+0x55c>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	601a      	str	r2, [r3, #0]
									settimeen=0;
 8004b94:	4b07      	ldr	r3, [pc, #28]	@ (8004bb4 <statemachine+0x56c>)
 8004b96:	2200      	movs	r2, #0
 8004b98:	601a      	str	r2, [r3, #0]
						  break;
 8004b9a:	e353      	b.n	8005244 <statemachine+0xbfc>
 8004b9c:	20000860 	.word	0x20000860
 8004ba0:	200005d4 	.word	0x200005d4
 8004ba4:	20000864 	.word	0x20000864
 8004ba8:	20000b98 	.word	0x20000b98
 8004bac:	20000b94 	.word	0x20000b94
 8004bb0:	20000b34 	.word	0x20000b34
 8004bb4:	20000b80 	.word	0x20000b80
 8004bb8:	20000820 	.word	0x20000820
 8004bbc:	20000b7d 	.word	0x20000b7d
 8004bc0:	20000b7e 	.word	0x20000b7e
 8004bc4:	20000b7c 	.word	0x20000b7c
 8004bc8:	200005d9 	.word	0x200005d9
 8004bcc:	20000014 	.word	0x20000014
 8004bd0:	0801f970 	.word	0x0801f970
 8004bd4:	20000a9c 	.word	0x20000a9c
 8004bd8:	0801f978 	.word	0x0801f978
 8004bdc:	20000ac0 	.word	0x20000ac0
 8004be0:	2000001c 	.word	0x2000001c
 8004be4:	20000aa0 	.word	0x20000aa0
 8004be8:	0801f984 	.word	0x0801f984
 8004bec:	20001284 	.word	0x20001284
						  if(myData.speed>=vitmax){
 8004bf0:	4ba1      	ldr	r3, [pc, #644]	@ (8004e78 <statemachine+0x830>)
 8004bf2:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8004bf6:	4ba1      	ldr	r3, [pc, #644]	@ (8004e7c <statemachine+0x834>)
 8004bf8:	edd3 7a00 	vldr	s15, [r3]
 8004bfc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c04:	db03      	blt.n	8004c0e <statemachine+0x5c6>
						  									 vitmax=myData.speed;
 8004c06:	4b9c      	ldr	r3, [pc, #624]	@ (8004e78 <statemachine+0x830>)
 8004c08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c0a:	4a9c      	ldr	r2, [pc, #624]	@ (8004e7c <statemachine+0x834>)
 8004c0c:	6013      	str	r3, [r2, #0]
						  if(pagenumber+1>=MAX_WRITE_PAGE){
 8004c0e:	4b9c      	ldr	r3, [pc, #624]	@ (8004e80 <statemachine+0x838>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f246 32fd 	movw	r2, #25597	@ 0x63fd
 8004c16:	4293      	cmp	r3, r2
 8004c18:	dd05      	ble.n	8004c26 <statemachine+0x5de>
							  HAL_TIM_Base_Stop_IT(&htim17);
 8004c1a:	489a      	ldr	r0, [pc, #616]	@ (8004e84 <statemachine+0x83c>)
 8004c1c:	f00a f88a 	bl	800ed34 <HAL_TIM_Base_Stop_IT>
							  balisestate=2;
 8004c20:	4b99      	ldr	r3, [pc, #612]	@ (8004e88 <statemachine+0x840>)
 8004c22:	2202      	movs	r2, #2
 8004c24:	701a      	strb	r2, [r3, #0]
						  if(enablewrite==1){
 8004c26:	4b99      	ldr	r3, [pc, #612]	@ (8004e8c <statemachine+0x844>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	f040 80ac 	bne.w	8004d88 <statemachine+0x740>
							  oldlat=myData.latitude;
 8004c30:	4b91      	ldr	r3, [pc, #580]	@ (8004e78 <statemachine+0x830>)
 8004c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c36:	4996      	ldr	r1, [pc, #600]	@ (8004e90 <statemachine+0x848>)
 8004c38:	e9c1 2300 	strd	r2, r3, [r1]
							  oldlong=myData.longitude;
 8004c3c:	4b8e      	ldr	r3, [pc, #568]	@ (8004e78 <statemachine+0x830>)
 8004c3e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004c42:	4994      	ldr	r1, [pc, #592]	@ (8004e94 <statemachine+0x84c>)
 8004c44:	e9c1 2300 	strd	r2, r3, [r1]
							  if(distancecalc(oldlat, myData.latitude,oldlong, myData.longitude) > 139.0){//correspond à 500kmh pendant 1sec
 8004c48:	4b91      	ldr	r3, [pc, #580]	@ (8004e90 <statemachine+0x848>)
 8004c4a:	ed93 7b00 	vldr	d7, [r3]
 8004c4e:	4b8a      	ldr	r3, [pc, #552]	@ (8004e78 <statemachine+0x830>)
 8004c50:	ed93 6b00 	vldr	d6, [r3]
 8004c54:	4b8f      	ldr	r3, [pc, #572]	@ (8004e94 <statemachine+0x84c>)
 8004c56:	ed93 5b00 	vldr	d5, [r3]
 8004c5a:	4b87      	ldr	r3, [pc, #540]	@ (8004e78 <statemachine+0x830>)
 8004c5c:	ed93 4b04 	vldr	d4, [r3, #16]
 8004c60:	eeb0 3a44 	vmov.f32	s6, s8
 8004c64:	eef0 3a64 	vmov.f32	s7, s9
 8004c68:	eeb0 2a45 	vmov.f32	s4, s10
 8004c6c:	eef0 2a65 	vmov.f32	s5, s11
 8004c70:	eeb0 1a46 	vmov.f32	s2, s12
 8004c74:	eef0 1a66 	vmov.f32	s3, s13
 8004c78:	eeb0 0a47 	vmov.f32	s0, s14
 8004c7c:	eef0 0a67 	vmov.f32	s1, s15
 8004c80:	f7fe fb6a 	bl	8003358 <distancecalc>
 8004c84:	ec51 0b10 	vmov	r0, r1, d0
 8004c88:	a379      	add	r3, pc, #484	@ (adr r3, 8004e70 <statemachine+0x828>)
 8004c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c8e:	f7fb ff1b 	bl	8000ac8 <__aeabi_dcmpgt>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d02b      	beq.n	8004cf0 <statemachine+0x6a8>
								  myData.latitude=oldlat;
 8004c98:	4b7d      	ldr	r3, [pc, #500]	@ (8004e90 <statemachine+0x848>)
 8004c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c9e:	4976      	ldr	r1, [pc, #472]	@ (8004e78 <statemachine+0x830>)
 8004ca0:	e9c1 2300 	strd	r2, r3, [r1]
								  myData.longitude=oldlong;
 8004ca4:	4b7b      	ldr	r3, [pc, #492]	@ (8004e94 <statemachine+0x84c>)
 8004ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004caa:	4973      	ldr	r1, [pc, #460]	@ (8004e78 <statemachine+0x830>)
 8004cac:	e9c1 2304 	strd	r2, r3, [r1, #16]
								  flashbufferlen=csvframe((uint8_t *)flashwrite,temp,vbat,&myData,myData.satelliteCount,myData.hdop);
 8004cb0:	4b79      	ldr	r3, [pc, #484]	@ (8004e98 <statemachine+0x850>)
 8004cb2:	edd3 7a00 	vldr	s15, [r3]
 8004cb6:	4b79      	ldr	r3, [pc, #484]	@ (8004e9c <statemachine+0x854>)
 8004cb8:	ed93 7a00 	vldr	s14, [r3]
 8004cbc:	4b6e      	ldr	r3, [pc, #440]	@ (8004e78 <statemachine+0x830>)
 8004cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc0:	4a6d      	ldr	r2, [pc, #436]	@ (8004e78 <statemachine+0x830>)
 8004cc2:	edd2 6a08 	vldr	s13, [r2, #32]
 8004cc6:	eeb0 1a66 	vmov.f32	s2, s13
 8004cca:	461a      	mov	r2, r3
 8004ccc:	496a      	ldr	r1, [pc, #424]	@ (8004e78 <statemachine+0x830>)
 8004cce:	eef0 0a47 	vmov.f32	s1, s14
 8004cd2:	eeb0 0a67 	vmov.f32	s0, s15
 8004cd6:	4872      	ldr	r0, [pc, #456]	@ (8004ea0 <statemachine+0x858>)
 8004cd8:	f7fe fd9a 	bl	8003810 <csvframe>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	4a71      	ldr	r2, [pc, #452]	@ (8004ea4 <statemachine+0x85c>)
 8004ce0:	6013      	str	r3, [r2, #0]
								  writebuffertoflash((uint8_t*)flashwrite,flashbufferlen);
 8004ce2:	4b70      	ldr	r3, [pc, #448]	@ (8004ea4 <statemachine+0x85c>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	486d      	ldr	r0, [pc, #436]	@ (8004ea0 <statemachine+0x858>)
 8004cea:	f7fe fec7 	bl	8003a7c <writebuffertoflash>
 8004cee:	e048      	b.n	8004d82 <statemachine+0x73a>
								  distanceparcouru=distanceparcouru + distancecalc(oldlat, myData.latitude,oldlong, myData.longitude);
 8004cf0:	4b67      	ldr	r3, [pc, #412]	@ (8004e90 <statemachine+0x848>)
 8004cf2:	ed93 7b00 	vldr	d7, [r3]
 8004cf6:	4b60      	ldr	r3, [pc, #384]	@ (8004e78 <statemachine+0x830>)
 8004cf8:	ed93 6b00 	vldr	d6, [r3]
 8004cfc:	4b65      	ldr	r3, [pc, #404]	@ (8004e94 <statemachine+0x84c>)
 8004cfe:	ed93 5b00 	vldr	d5, [r3]
 8004d02:	4b5d      	ldr	r3, [pc, #372]	@ (8004e78 <statemachine+0x830>)
 8004d04:	ed93 4b04 	vldr	d4, [r3, #16]
 8004d08:	eeb0 3a44 	vmov.f32	s6, s8
 8004d0c:	eef0 3a64 	vmov.f32	s7, s9
 8004d10:	eeb0 2a45 	vmov.f32	s4, s10
 8004d14:	eef0 2a65 	vmov.f32	s5, s11
 8004d18:	eeb0 1a46 	vmov.f32	s2, s12
 8004d1c:	eef0 1a66 	vmov.f32	s3, s13
 8004d20:	eeb0 0a47 	vmov.f32	s0, s14
 8004d24:	eef0 0a67 	vmov.f32	s1, s15
 8004d28:	f7fe fb16 	bl	8003358 <distancecalc>
 8004d2c:	ec51 0b10 	vmov	r0, r1, d0
 8004d30:	4b5d      	ldr	r3, [pc, #372]	@ (8004ea8 <statemachine+0x860>)
 8004d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d36:	f7fb fa81 	bl	800023c <__adddf3>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	460b      	mov	r3, r1
 8004d3e:	495a      	ldr	r1, [pc, #360]	@ (8004ea8 <statemachine+0x860>)
 8004d40:	e9c1 2300 	strd	r2, r3, [r1]
								  flashbufferlen=csvframe((uint8_t *)flashwrite,temp,vbat,&myData,myData.satelliteCount,myData.hdop);
 8004d44:	4b54      	ldr	r3, [pc, #336]	@ (8004e98 <statemachine+0x850>)
 8004d46:	edd3 7a00 	vldr	s15, [r3]
 8004d4a:	4b54      	ldr	r3, [pc, #336]	@ (8004e9c <statemachine+0x854>)
 8004d4c:	ed93 7a00 	vldr	s14, [r3]
 8004d50:	4b49      	ldr	r3, [pc, #292]	@ (8004e78 <statemachine+0x830>)
 8004d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d54:	4a48      	ldr	r2, [pc, #288]	@ (8004e78 <statemachine+0x830>)
 8004d56:	edd2 6a08 	vldr	s13, [r2, #32]
 8004d5a:	eeb0 1a66 	vmov.f32	s2, s13
 8004d5e:	461a      	mov	r2, r3
 8004d60:	4945      	ldr	r1, [pc, #276]	@ (8004e78 <statemachine+0x830>)
 8004d62:	eef0 0a47 	vmov.f32	s1, s14
 8004d66:	eeb0 0a67 	vmov.f32	s0, s15
 8004d6a:	484d      	ldr	r0, [pc, #308]	@ (8004ea0 <statemachine+0x858>)
 8004d6c:	f7fe fd50 	bl	8003810 <csvframe>
 8004d70:	4603      	mov	r3, r0
 8004d72:	4a4c      	ldr	r2, [pc, #304]	@ (8004ea4 <statemachine+0x85c>)
 8004d74:	6013      	str	r3, [r2, #0]
								  writebuffertoflash((uint8_t*)flashwrite,flashbufferlen);
 8004d76:	4b4b      	ldr	r3, [pc, #300]	@ (8004ea4 <statemachine+0x85c>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4619      	mov	r1, r3
 8004d7c:	4848      	ldr	r0, [pc, #288]	@ (8004ea0 <statemachine+0x858>)
 8004d7e:	f7fe fe7d 	bl	8003a7c <writebuffertoflash>
							  enablewrite=0;
 8004d82:	4b42      	ldr	r3, [pc, #264]	@ (8004e8c <statemachine+0x844>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	601a      	str	r2, [r3, #0]
						  ssd1306_SetCursor(32,32);
 8004d88:	2120      	movs	r1, #32
 8004d8a:	2020      	movs	r0, #32
 8004d8c:	f7ff f8e8 	bl	8003f60 <ssd1306_SetCursor>
						  switch(ecranstate){
 8004d90:	4b46      	ldr	r3, [pc, #280]	@ (8004eac <statemachine+0x864>)
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	2b05      	cmp	r3, #5
 8004d96:	f200 818a 	bhi.w	80050ae <statemachine+0xa66>
 8004d9a:	a201      	add	r2, pc, #4	@ (adr r2, 8004da0 <statemachine+0x758>)
 8004d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da0:	08004db9 	.word	0x08004db9
 8004da4:	08004e0b 	.word	0x08004e0b
 8004da8:	08004ed9 	.word	0x08004ed9
 8004dac:	08004f43 	.word	0x08004f43
 8004db0:	08004fa3 	.word	0x08004fa3
 8004db4:	08005001 	.word	0x08005001
							  snprintf((char *)bufferscreen,50,"%d",pagenumber);
 8004db8:	4b31      	ldr	r3, [pc, #196]	@ (8004e80 <statemachine+0x838>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a3c      	ldr	r2, [pc, #240]	@ (8004eb0 <statemachine+0x868>)
 8004dbe:	2132      	movs	r1, #50	@ 0x32
 8004dc0:	483c      	ldr	r0, [pc, #240]	@ (8004eb4 <statemachine+0x86c>)
 8004dc2:	f016 fa2f 	bl	801b224 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8004dc6:	4a3c      	ldr	r2, [pc, #240]	@ (8004eb8 <statemachine+0x870>)
 8004dc8:	2301      	movs	r3, #1
 8004dca:	ca06      	ldmia	r2, {r1, r2}
 8004dcc:	4839      	ldr	r0, [pc, #228]	@ (8004eb4 <statemachine+0x86c>)
 8004dce:	f7ff f8a1 	bl	8003f14 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 8004dd2:	212a      	movs	r1, #42	@ 0x2a
 8004dd4:	2020      	movs	r0, #32
 8004dd6:	f7ff f8c3 	bl	8003f60 <ssd1306_SetCursor>
							  ssd1306_WriteString("PageNb",Font_6x8,White);
 8004dda:	4a38      	ldr	r2, [pc, #224]	@ (8004ebc <statemachine+0x874>)
 8004ddc:	2301      	movs	r3, #1
 8004dde:	ca06      	ldmia	r2, {r1, r2}
 8004de0:	4837      	ldr	r0, [pc, #220]	@ (8004ec0 <statemachine+0x878>)
 8004de2:	f7ff f897 	bl	8003f14 <ssd1306_WriteString>
							  if(BTN_B>=1){
 8004de6:	4b37      	ldr	r3, [pc, #220]	@ (8004ec4 <statemachine+0x87c>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	f340 8154 	ble.w	8005098 <statemachine+0xa50>
														  ecranstate++;
 8004df0:	4b2e      	ldr	r3, [pc, #184]	@ (8004eac <statemachine+0x864>)
 8004df2:	781b      	ldrb	r3, [r3, #0]
 8004df4:	3301      	adds	r3, #1
 8004df6:	b2da      	uxtb	r2, r3
 8004df8:	4b2c      	ldr	r3, [pc, #176]	@ (8004eac <statemachine+0x864>)
 8004dfa:	701a      	strb	r2, [r3, #0]
													  	BTN_B=0;
 8004dfc:	4b31      	ldr	r3, [pc, #196]	@ (8004ec4 <statemachine+0x87c>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	601a      	str	r2, [r3, #0]
													  	BTN_A=0;
 8004e02:	4b31      	ldr	r3, [pc, #196]	@ (8004ec8 <statemachine+0x880>)
 8004e04:	2200      	movs	r2, #0
 8004e06:	601a      	str	r2, [r3, #0]
							  break;
 8004e08:	e146      	b.n	8005098 <statemachine+0xa50>
							  snprintf((char  *)bufferscreen,50,"%0.3lf",distanceparcouru/1000);
 8004e0a:	4b27      	ldr	r3, [pc, #156]	@ (8004ea8 <statemachine+0x860>)
 8004e0c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004e10:	f04f 0200 	mov.w	r2, #0
 8004e14:	4b2d      	ldr	r3, [pc, #180]	@ (8004ecc <statemachine+0x884>)
 8004e16:	f7fb fcf1 	bl	80007fc <__aeabi_ddiv>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	e9cd 2300 	strd	r2, r3, [sp]
 8004e22:	4a2b      	ldr	r2, [pc, #172]	@ (8004ed0 <statemachine+0x888>)
 8004e24:	2132      	movs	r1, #50	@ 0x32
 8004e26:	4823      	ldr	r0, [pc, #140]	@ (8004eb4 <statemachine+0x86c>)
 8004e28:	f016 f9fc 	bl	801b224 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8004e2c:	4a22      	ldr	r2, [pc, #136]	@ (8004eb8 <statemachine+0x870>)
 8004e2e:	2301      	movs	r3, #1
 8004e30:	ca06      	ldmia	r2, {r1, r2}
 8004e32:	4820      	ldr	r0, [pc, #128]	@ (8004eb4 <statemachine+0x86c>)
 8004e34:	f7ff f86e 	bl	8003f14 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 8004e38:	212a      	movs	r1, #42	@ 0x2a
 8004e3a:	2020      	movs	r0, #32
 8004e3c:	f7ff f890 	bl	8003f60 <ssd1306_SetCursor>
							  ssd1306_WriteString("Dist(km)",Font_6x8,White);
 8004e40:	4a1e      	ldr	r2, [pc, #120]	@ (8004ebc <statemachine+0x874>)
 8004e42:	2301      	movs	r3, #1
 8004e44:	ca06      	ldmia	r2, {r1, r2}
 8004e46:	4823      	ldr	r0, [pc, #140]	@ (8004ed4 <statemachine+0x88c>)
 8004e48:	f7ff f864 	bl	8003f14 <ssd1306_WriteString>
							  if(BTN_B>=1){
 8004e4c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ec4 <statemachine+0x87c>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	f340 8123 	ble.w	800509c <statemachine+0xa54>
							  														  ecranstate++;
 8004e56:	4b15      	ldr	r3, [pc, #84]	@ (8004eac <statemachine+0x864>)
 8004e58:	781b      	ldrb	r3, [r3, #0]
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	b2da      	uxtb	r2, r3
 8004e5e:	4b13      	ldr	r3, [pc, #76]	@ (8004eac <statemachine+0x864>)
 8004e60:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 8004e62:	4b18      	ldr	r3, [pc, #96]	@ (8004ec4 <statemachine+0x87c>)
 8004e64:	2200      	movs	r2, #0
 8004e66:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 8004e68:	4b17      	ldr	r3, [pc, #92]	@ (8004ec8 <statemachine+0x880>)
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	601a      	str	r2, [r3, #0]
							  break;
 8004e6e:	e115      	b.n	800509c <statemachine+0xa54>
 8004e70:	00000000 	.word	0x00000000
 8004e74:	40616000 	.word	0x40616000
 8004e78:	20000820 	.word	0x20000820
 8004e7c:	20000b34 	.word	0x20000b34
 8004e80:	20000aa0 	.word	0x20000aa0
 8004e84:	20001284 	.word	0x20001284
 8004e88:	200005d9 	.word	0x200005d9
 8004e8c:	20000b78 	.word	0x20000b78
 8004e90:	20000b68 	.word	0x20000b68
 8004e94:	20000b70 	.word	0x20000b70
 8004e98:	20000890 	.word	0x20000890
 8004e9c:	20000898 	.word	0x20000898
 8004ea0:	2000089c 	.word	0x2000089c
 8004ea4:	20000b4c 	.word	0x20000b4c
 8004ea8:	20000b60 	.word	0x20000b60
 8004eac:	20000ce0 	.word	0x20000ce0
 8004eb0:	0801f98c 	.word	0x0801f98c
 8004eb4:	20000ac0 	.word	0x20000ac0
 8004eb8:	2000001c 	.word	0x2000001c
 8004ebc:	20000014 	.word	0x20000014
 8004ec0:	0801f990 	.word	0x0801f990
 8004ec4:	20000864 	.word	0x20000864
 8004ec8:	20000860 	.word	0x20000860
 8004ecc:	408f4000 	.word	0x408f4000
 8004ed0:	0801f998 	.word	0x0801f998
 8004ed4:	0801f9a0 	.word	0x0801f9a0
							  snprintf((char  *)bufferscreen,50,"%0.1f",myData.speed*3.6);
 8004ed8:	4b9d      	ldr	r3, [pc, #628]	@ (8005150 <statemachine+0xb08>)
 8004eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004edc:	4618      	mov	r0, r3
 8004ede:	f7fb fb0b 	bl	80004f8 <__aeabi_f2d>
 8004ee2:	a399      	add	r3, pc, #612	@ (adr r3, 8005148 <statemachine+0xb00>)
 8004ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee8:	f7fb fb5e 	bl	80005a8 <__aeabi_dmul>
 8004eec:	4602      	mov	r2, r0
 8004eee:	460b      	mov	r3, r1
 8004ef0:	e9cd 2300 	strd	r2, r3, [sp]
 8004ef4:	4a97      	ldr	r2, [pc, #604]	@ (8005154 <statemachine+0xb0c>)
 8004ef6:	2132      	movs	r1, #50	@ 0x32
 8004ef8:	4897      	ldr	r0, [pc, #604]	@ (8005158 <statemachine+0xb10>)
 8004efa:	f016 f993 	bl	801b224 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8004efe:	4a97      	ldr	r2, [pc, #604]	@ (800515c <statemachine+0xb14>)
 8004f00:	2301      	movs	r3, #1
 8004f02:	ca06      	ldmia	r2, {r1, r2}
 8004f04:	4894      	ldr	r0, [pc, #592]	@ (8005158 <statemachine+0xb10>)
 8004f06:	f7ff f805 	bl	8003f14 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 8004f0a:	212a      	movs	r1, #42	@ 0x2a
 8004f0c:	2020      	movs	r0, #32
 8004f0e:	f7ff f827 	bl	8003f60 <ssd1306_SetCursor>
							  ssd1306_WriteString("Vit(kmh)",Font_6x8,White);
 8004f12:	4a93      	ldr	r2, [pc, #588]	@ (8005160 <statemachine+0xb18>)
 8004f14:	2301      	movs	r3, #1
 8004f16:	ca06      	ldmia	r2, {r1, r2}
 8004f18:	4892      	ldr	r0, [pc, #584]	@ (8005164 <statemachine+0xb1c>)
 8004f1a:	f7fe fffb 	bl	8003f14 <ssd1306_WriteString>
							  if(BTN_B>=1){
 8004f1e:	4b92      	ldr	r3, [pc, #584]	@ (8005168 <statemachine+0xb20>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	f340 80bc 	ble.w	80050a0 <statemachine+0xa58>
							  														  ecranstate++;
 8004f28:	4b90      	ldr	r3, [pc, #576]	@ (800516c <statemachine+0xb24>)
 8004f2a:	781b      	ldrb	r3, [r3, #0]
 8004f2c:	3301      	adds	r3, #1
 8004f2e:	b2da      	uxtb	r2, r3
 8004f30:	4b8e      	ldr	r3, [pc, #568]	@ (800516c <statemachine+0xb24>)
 8004f32:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 8004f34:	4b8c      	ldr	r3, [pc, #560]	@ (8005168 <statemachine+0xb20>)
 8004f36:	2200      	movs	r2, #0
 8004f38:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 8004f3a:	4b8d      	ldr	r3, [pc, #564]	@ (8005170 <statemachine+0xb28>)
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	601a      	str	r2, [r3, #0]
							  break;
 8004f40:	e0ae      	b.n	80050a0 <statemachine+0xa58>
							  snprintf((char  *)bufferscreen,50,"%0.1f",myData.altitude);
 8004f42:	4b83      	ldr	r3, [pc, #524]	@ (8005150 <statemachine+0xb08>)
 8004f44:	69db      	ldr	r3, [r3, #28]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7fb fad6 	bl	80004f8 <__aeabi_f2d>
 8004f4c:	4602      	mov	r2, r0
 8004f4e:	460b      	mov	r3, r1
 8004f50:	e9cd 2300 	strd	r2, r3, [sp]
 8004f54:	4a7f      	ldr	r2, [pc, #508]	@ (8005154 <statemachine+0xb0c>)
 8004f56:	2132      	movs	r1, #50	@ 0x32
 8004f58:	487f      	ldr	r0, [pc, #508]	@ (8005158 <statemachine+0xb10>)
 8004f5a:	f016 f963 	bl	801b224 <sniprintf>
							  							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8004f5e:	4a7f      	ldr	r2, [pc, #508]	@ (800515c <statemachine+0xb14>)
 8004f60:	2301      	movs	r3, #1
 8004f62:	ca06      	ldmia	r2, {r1, r2}
 8004f64:	487c      	ldr	r0, [pc, #496]	@ (8005158 <statemachine+0xb10>)
 8004f66:	f7fe ffd5 	bl	8003f14 <ssd1306_WriteString>
							  							ssd1306_SetCursor(32,42);
 8004f6a:	212a      	movs	r1, #42	@ 0x2a
 8004f6c:	2020      	movs	r0, #32
 8004f6e:	f7fe fff7 	bl	8003f60 <ssd1306_SetCursor>
							  							ssd1306_WriteString("alt(m)",Font_6x8,White);
 8004f72:	4a7b      	ldr	r2, [pc, #492]	@ (8005160 <statemachine+0xb18>)
 8004f74:	2301      	movs	r3, #1
 8004f76:	ca06      	ldmia	r2, {r1, r2}
 8004f78:	487e      	ldr	r0, [pc, #504]	@ (8005174 <statemachine+0xb2c>)
 8004f7a:	f7fe ffcb 	bl	8003f14 <ssd1306_WriteString>
							  if(BTN_B>=1){
 8004f7e:	4b7a      	ldr	r3, [pc, #488]	@ (8005168 <statemachine+0xb20>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	f340 808e 	ble.w	80050a4 <statemachine+0xa5c>
							  														  ecranstate++;
 8004f88:	4b78      	ldr	r3, [pc, #480]	@ (800516c <statemachine+0xb24>)
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	3301      	adds	r3, #1
 8004f8e:	b2da      	uxtb	r2, r3
 8004f90:	4b76      	ldr	r3, [pc, #472]	@ (800516c <statemachine+0xb24>)
 8004f92:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 8004f94:	4b74      	ldr	r3, [pc, #464]	@ (8005168 <statemachine+0xb20>)
 8004f96:	2200      	movs	r2, #0
 8004f98:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 8004f9a:	4b75      	ldr	r3, [pc, #468]	@ (8005170 <statemachine+0xb28>)
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	601a      	str	r2, [r3, #0]
							  break;
 8004fa0:	e080      	b.n	80050a4 <statemachine+0xa5c>
							  snprintf((char  *)bufferscreen,50,"%0.1f",vbat);
 8004fa2:	4b75      	ldr	r3, [pc, #468]	@ (8005178 <statemachine+0xb30>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f7fb faa6 	bl	80004f8 <__aeabi_f2d>
 8004fac:	4602      	mov	r2, r0
 8004fae:	460b      	mov	r3, r1
 8004fb0:	e9cd 2300 	strd	r2, r3, [sp]
 8004fb4:	4a67      	ldr	r2, [pc, #412]	@ (8005154 <statemachine+0xb0c>)
 8004fb6:	2132      	movs	r1, #50	@ 0x32
 8004fb8:	4867      	ldr	r0, [pc, #412]	@ (8005158 <statemachine+0xb10>)
 8004fba:	f016 f933 	bl	801b224 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8004fbe:	4a67      	ldr	r2, [pc, #412]	@ (800515c <statemachine+0xb14>)
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	ca06      	ldmia	r2, {r1, r2}
 8004fc4:	4864      	ldr	r0, [pc, #400]	@ (8005158 <statemachine+0xb10>)
 8004fc6:	f7fe ffa5 	bl	8003f14 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 8004fca:	212a      	movs	r1, #42	@ 0x2a
 8004fcc:	2020      	movs	r0, #32
 8004fce:	f7fe ffc7 	bl	8003f60 <ssd1306_SetCursor>
							  ssd1306_WriteString("Vbat(V)",Font_6x8,White);
 8004fd2:	4a63      	ldr	r2, [pc, #396]	@ (8005160 <statemachine+0xb18>)
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	ca06      	ldmia	r2, {r1, r2}
 8004fd8:	4868      	ldr	r0, [pc, #416]	@ (800517c <statemachine+0xb34>)
 8004fda:	f7fe ff9b 	bl	8003f14 <ssd1306_WriteString>
							  if(BTN_B>=1){
 8004fde:	4b62      	ldr	r3, [pc, #392]	@ (8005168 <statemachine+0xb20>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	dd60      	ble.n	80050a8 <statemachine+0xa60>
							  														  ecranstate++;
 8004fe6:	4b61      	ldr	r3, [pc, #388]	@ (800516c <statemachine+0xb24>)
 8004fe8:	781b      	ldrb	r3, [r3, #0]
 8004fea:	3301      	adds	r3, #1
 8004fec:	b2da      	uxtb	r2, r3
 8004fee:	4b5f      	ldr	r3, [pc, #380]	@ (800516c <statemachine+0xb24>)
 8004ff0:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 8004ff2:	4b5d      	ldr	r3, [pc, #372]	@ (8005168 <statemachine+0xb20>)
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 8004ff8:	4b5d      	ldr	r3, [pc, #372]	@ (8005170 <statemachine+0xb28>)
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	601a      	str	r2, [r3, #0]
							  break;
 8004ffe:	e053      	b.n	80050a8 <statemachine+0xa60>
							  snprintf((char  *)bufferscreen,50,"%0.1f",vitmax*3.6);
 8005000:	4b5f      	ldr	r3, [pc, #380]	@ (8005180 <statemachine+0xb38>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4618      	mov	r0, r3
 8005006:	f7fb fa77 	bl	80004f8 <__aeabi_f2d>
 800500a:	a34f      	add	r3, pc, #316	@ (adr r3, 8005148 <statemachine+0xb00>)
 800500c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005010:	f7fb faca 	bl	80005a8 <__aeabi_dmul>
 8005014:	4602      	mov	r2, r0
 8005016:	460b      	mov	r3, r1
 8005018:	e9cd 2300 	strd	r2, r3, [sp]
 800501c:	4a4d      	ldr	r2, [pc, #308]	@ (8005154 <statemachine+0xb0c>)
 800501e:	2132      	movs	r1, #50	@ 0x32
 8005020:	484d      	ldr	r0, [pc, #308]	@ (8005158 <statemachine+0xb10>)
 8005022:	f016 f8ff 	bl	801b224 <sniprintf>
							  							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8005026:	4a4d      	ldr	r2, [pc, #308]	@ (800515c <statemachine+0xb14>)
 8005028:	2301      	movs	r3, #1
 800502a:	ca06      	ldmia	r2, {r1, r2}
 800502c:	484a      	ldr	r0, [pc, #296]	@ (8005158 <statemachine+0xb10>)
 800502e:	f7fe ff71 	bl	8003f14 <ssd1306_WriteString>
							  							ssd1306_SetCursor(32,42);
 8005032:	212a      	movs	r1, #42	@ 0x2a
 8005034:	2020      	movs	r0, #32
 8005036:	f7fe ff93 	bl	8003f60 <ssd1306_SetCursor>
							  							ssd1306_WriteString("MaxV",Font_6x8,White);
 800503a:	4a49      	ldr	r2, [pc, #292]	@ (8005160 <statemachine+0xb18>)
 800503c:	2301      	movs	r3, #1
 800503e:	ca06      	ldmia	r2, {r1, r2}
 8005040:	4850      	ldr	r0, [pc, #320]	@ (8005184 <statemachine+0xb3c>)
 8005042:	f7fe ff67 	bl	8003f14 <ssd1306_WriteString>
							  if(BTN_B>=1){
 8005046:	4b48      	ldr	r3, [pc, #288]	@ (8005168 <statemachine+0xb20>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	2b00      	cmp	r3, #0
 800504c:	dd2e      	ble.n	80050ac <statemachine+0xa64>
							  														ecranstate--;
 800504e:	4b47      	ldr	r3, [pc, #284]	@ (800516c <statemachine+0xb24>)
 8005050:	781b      	ldrb	r3, [r3, #0]
 8005052:	3b01      	subs	r3, #1
 8005054:	b2da      	uxtb	r2, r3
 8005056:	4b45      	ldr	r3, [pc, #276]	@ (800516c <statemachine+0xb24>)
 8005058:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 800505a:	4b44      	ldr	r3, [pc, #272]	@ (800516c <statemachine+0xb24>)
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	3b01      	subs	r3, #1
 8005060:	b2da      	uxtb	r2, r3
 8005062:	4b42      	ldr	r3, [pc, #264]	@ (800516c <statemachine+0xb24>)
 8005064:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 8005066:	4b41      	ldr	r3, [pc, #260]	@ (800516c <statemachine+0xb24>)
 8005068:	781b      	ldrb	r3, [r3, #0]
 800506a:	3b01      	subs	r3, #1
 800506c:	b2da      	uxtb	r2, r3
 800506e:	4b3f      	ldr	r3, [pc, #252]	@ (800516c <statemachine+0xb24>)
 8005070:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 8005072:	4b3e      	ldr	r3, [pc, #248]	@ (800516c <statemachine+0xb24>)
 8005074:	781b      	ldrb	r3, [r3, #0]
 8005076:	3b01      	subs	r3, #1
 8005078:	b2da      	uxtb	r2, r3
 800507a:	4b3c      	ldr	r3, [pc, #240]	@ (800516c <statemachine+0xb24>)
 800507c:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 800507e:	4b3b      	ldr	r3, [pc, #236]	@ (800516c <statemachine+0xb24>)
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	3b01      	subs	r3, #1
 8005084:	b2da      	uxtb	r2, r3
 8005086:	4b39      	ldr	r3, [pc, #228]	@ (800516c <statemachine+0xb24>)
 8005088:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 800508a:	4b37      	ldr	r3, [pc, #220]	@ (8005168 <statemachine+0xb20>)
 800508c:	2200      	movs	r2, #0
 800508e:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 8005090:	4b37      	ldr	r3, [pc, #220]	@ (8005170 <statemachine+0xb28>)
 8005092:	2200      	movs	r2, #0
 8005094:	601a      	str	r2, [r3, #0]
							  break;
 8005096:	e009      	b.n	80050ac <statemachine+0xa64>
							  break;
 8005098:	bf00      	nop
 800509a:	e008      	b.n	80050ae <statemachine+0xa66>
							  break;
 800509c:	bf00      	nop
 800509e:	e006      	b.n	80050ae <statemachine+0xa66>
							  break;
 80050a0:	bf00      	nop
 80050a2:	e004      	b.n	80050ae <statemachine+0xa66>
							  break;
 80050a4:	bf00      	nop
 80050a6:	e002      	b.n	80050ae <statemachine+0xa66>
							  break;
 80050a8:	bf00      	nop
 80050aa:	e000      	b.n	80050ae <statemachine+0xa66>
							  break;
 80050ac:	bf00      	nop
						 	batterygauge(vbat,79, 42,1);
 80050ae:	4b32      	ldr	r3, [pc, #200]	@ (8005178 <statemachine+0xb30>)
 80050b0:	edd3 7a00 	vldr	s15, [r3]
 80050b4:	2201      	movs	r2, #1
 80050b6:	212a      	movs	r1, #42	@ 0x2a
 80050b8:	204f      	movs	r0, #79	@ 0x4f
 80050ba:	eeb0 0a67 	vmov.f32	s0, s15
 80050be:	f7ff f8e7 	bl	8004290 <batterygauge>
						 	ssd1306_SetCursor(32,52);
 80050c2:	2134      	movs	r1, #52	@ 0x34
 80050c4:	2020      	movs	r0, #32
 80050c6:	f7fe ff4b 	bl	8003f60 <ssd1306_SetCursor>
						 	snprintf((char  *)bufferscreen,50, "%0.2fV",vbat);
 80050ca:	4b2b      	ldr	r3, [pc, #172]	@ (8005178 <statemachine+0xb30>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4618      	mov	r0, r3
 80050d0:	f7fb fa12 	bl	80004f8 <__aeabi_f2d>
 80050d4:	4602      	mov	r2, r0
 80050d6:	460b      	mov	r3, r1
 80050d8:	e9cd 2300 	strd	r2, r3, [sp]
 80050dc:	4a2a      	ldr	r2, [pc, #168]	@ (8005188 <statemachine+0xb40>)
 80050de:	2132      	movs	r1, #50	@ 0x32
 80050e0:	481d      	ldr	r0, [pc, #116]	@ (8005158 <statemachine+0xb10>)
 80050e2:	f016 f89f 	bl	801b224 <sniprintf>
						 	ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 80050e6:	4a1e      	ldr	r2, [pc, #120]	@ (8005160 <statemachine+0xb18>)
 80050e8:	2301      	movs	r3, #1
 80050ea:	ca06      	ldmia	r2, {r1, r2}
 80050ec:	481a      	ldr	r0, [pc, #104]	@ (8005158 <statemachine+0xb10>)
 80050ee:	f7fe ff11 	bl	8003f14 <ssd1306_WriteString>
						 	ssd1306_SetCursor(65,52);
 80050f2:	2134      	movs	r1, #52	@ 0x34
 80050f4:	2041      	movs	r0, #65	@ 0x41
 80050f6:	f7fe ff33 	bl	8003f60 <ssd1306_SetCursor>
						 	snprintf((char  *)bufferscreen,50, "sat=%d",myData.satelliteCount);
 80050fa:	4b15      	ldr	r3, [pc, #84]	@ (8005150 <statemachine+0xb08>)
 80050fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fe:	4a23      	ldr	r2, [pc, #140]	@ (800518c <statemachine+0xb44>)
 8005100:	2132      	movs	r1, #50	@ 0x32
 8005102:	4815      	ldr	r0, [pc, #84]	@ (8005158 <statemachine+0xb10>)
 8005104:	f016 f88e 	bl	801b224 <sniprintf>
						 	ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 8005108:	4a15      	ldr	r2, [pc, #84]	@ (8005160 <statemachine+0xb18>)
 800510a:	2301      	movs	r3, #1
 800510c:	ca06      	ldmia	r2, {r1, r2}
 800510e:	4812      	ldr	r0, [pc, #72]	@ (8005158 <statemachine+0xb10>)
 8005110:	f7fe ff00 	bl	8003f14 <ssd1306_WriteString>
						  if(BTN_B_LONG>=1){
 8005114:	4b1e      	ldr	r3, [pc, #120]	@ (8005190 <statemachine+0xb48>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	2b00      	cmp	r3, #0
 800511a:	f340 8096 	ble.w	800524a <statemachine+0xc02>
						  						  balisestate--;
 800511e:	4b1d      	ldr	r3, [pc, #116]	@ (8005194 <statemachine+0xb4c>)
 8005120:	781b      	ldrb	r3, [r3, #0]
 8005122:	3b01      	subs	r3, #1
 8005124:	b2da      	uxtb	r2, r3
 8005126:	4b1b      	ldr	r3, [pc, #108]	@ (8005194 <statemachine+0xb4c>)
 8005128:	701a      	strb	r2, [r3, #0]
						  						  BTN_B_LONG=0;
 800512a:	4b19      	ldr	r3, [pc, #100]	@ (8005190 <statemachine+0xb48>)
 800512c:	2200      	movs	r2, #0
 800512e:	601a      	str	r2, [r3, #0]
						  						  BTN_A=0;
 8005130:	4b0f      	ldr	r3, [pc, #60]	@ (8005170 <statemachine+0xb28>)
 8005132:	2200      	movs	r2, #0
 8005134:	601a      	str	r2, [r3, #0]
						  						  HAL_TIM_Base_Stop_IT(&htim17);
 8005136:	4818      	ldr	r0, [pc, #96]	@ (8005198 <statemachine+0xb50>)
 8005138:	f009 fdfc 	bl	800ed34 <HAL_TIM_Base_Stop_IT>
						  						HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_RESET);
 800513c:	2200      	movs	r2, #0
 800513e:	2102      	movs	r1, #2
 8005140:	4816      	ldr	r0, [pc, #88]	@ (800519c <statemachine+0xb54>)
 8005142:	f004 f8b5 	bl	80092b0 <HAL_GPIO_WritePin>
						  break;
 8005146:	e080      	b.n	800524a <statemachine+0xc02>
 8005148:	cccccccd 	.word	0xcccccccd
 800514c:	400ccccc 	.word	0x400ccccc
 8005150:	20000820 	.word	0x20000820
 8005154:	0801f930 	.word	0x0801f930
 8005158:	20000ac0 	.word	0x20000ac0
 800515c:	2000001c 	.word	0x2000001c
 8005160:	20000014 	.word	0x20000014
 8005164:	0801f938 	.word	0x0801f938
 8005168:	20000864 	.word	0x20000864
 800516c:	20000ce0 	.word	0x20000ce0
 8005170:	20000860 	.word	0x20000860
 8005174:	0801f9ac 	.word	0x0801f9ac
 8005178:	20000898 	.word	0x20000898
 800517c:	0801f9b4 	.word	0x0801f9b4
 8005180:	20000b34 	.word	0x20000b34
 8005184:	0801f9bc 	.word	0x0801f9bc
 8005188:	0801f9c4 	.word	0x0801f9c4
 800518c:	0801f9cc 	.word	0x0801f9cc
 8005190:	20000b94 	.word	0x20000b94
 8005194:	200005d9 	.word	0x200005d9
 8005198:	20001284 	.word	0x20001284
 800519c:	48000400 	.word	0x48000400
						  ssd1306_SetCursor(32,32);
 80051a0:	2120      	movs	r1, #32
 80051a2:	2020      	movs	r0, #32
 80051a4:	f7fe fedc 	bl	8003f60 <ssd1306_SetCursor>
						  ssd1306_WriteString("fin de",Font_6x8,White);
 80051a8:	4a95      	ldr	r2, [pc, #596]	@ (8005400 <statemachine+0xdb8>)
 80051aa:	2301      	movs	r3, #1
 80051ac:	ca06      	ldmia	r2, {r1, r2}
 80051ae:	4895      	ldr	r0, [pc, #596]	@ (8005404 <statemachine+0xdbc>)
 80051b0:	f7fe feb0 	bl	8003f14 <ssd1306_WriteString>
						  ssd1306_SetCursor(32,42);
 80051b4:	212a      	movs	r1, #42	@ 0x2a
 80051b6:	2020      	movs	r0, #32
 80051b8:	f7fe fed2 	bl	8003f60 <ssd1306_SetCursor>
						  ssd1306_WriteString("memoire",Font_6x8,White);
 80051bc:	4a90      	ldr	r2, [pc, #576]	@ (8005400 <statemachine+0xdb8>)
 80051be:	2301      	movs	r3, #1
 80051c0:	ca06      	ldmia	r2, {r1, r2}
 80051c2:	4891      	ldr	r0, [pc, #580]	@ (8005408 <statemachine+0xdc0>)
 80051c4:	f7fe fea6 	bl	8003f14 <ssd1306_WriteString>
						  ssd1306_SetCursor(32,52);
 80051c8:	2134      	movs	r1, #52	@ 0x34
 80051ca:	2020      	movs	r0, #32
 80051cc:	f7fe fec8 	bl	8003f60 <ssd1306_SetCursor>
						  snprintf((char *)bufferscreen,50,"%d,%d",pageoffset,pagenumber);
 80051d0:	4b8e      	ldr	r3, [pc, #568]	@ (800540c <statemachine+0xdc4>)
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	4b8e      	ldr	r3, [pc, #568]	@ (8005410 <statemachine+0xdc8>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	9300      	str	r3, [sp, #0]
 80051da:	4613      	mov	r3, r2
 80051dc:	4a8d      	ldr	r2, [pc, #564]	@ (8005414 <statemachine+0xdcc>)
 80051de:	2132      	movs	r1, #50	@ 0x32
 80051e0:	488d      	ldr	r0, [pc, #564]	@ (8005418 <statemachine+0xdd0>)
 80051e2:	f016 f81f 	bl	801b224 <sniprintf>
						  ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 80051e6:	4a86      	ldr	r2, [pc, #536]	@ (8005400 <statemachine+0xdb8>)
 80051e8:	2301      	movs	r3, #1
 80051ea:	ca06      	ldmia	r2, {r1, r2}
 80051ec:	488a      	ldr	r0, [pc, #552]	@ (8005418 <statemachine+0xdd0>)
 80051ee:	f7fe fe91 	bl	8003f14 <ssd1306_WriteString>
						  if(BTN_A>=1){
 80051f2:	4b8a      	ldr	r3, [pc, #552]	@ (800541c <statemachine+0xdd4>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	dd0e      	ble.n	8005218 <statemachine+0xbd0>
						  				  			 	state++;
 80051fa:	4b89      	ldr	r3, [pc, #548]	@ (8005420 <statemachine+0xdd8>)
 80051fc:	781b      	ldrb	r3, [r3, #0]
 80051fe:	3301      	adds	r3, #1
 8005200:	b2da      	uxtb	r2, r3
 8005202:	4b87      	ldr	r3, [pc, #540]	@ (8005420 <statemachine+0xdd8>)
 8005204:	701a      	strb	r2, [r3, #0]
						  				  			 	BTN_A=0;
 8005206:	4b85      	ldr	r3, [pc, #532]	@ (800541c <statemachine+0xdd4>)
 8005208:	2200      	movs	r2, #0
 800520a:	601a      	str	r2, [r3, #0]
						  				  			 	BTN_B=0;
 800520c:	4b85      	ldr	r3, [pc, #532]	@ (8005424 <statemachine+0xddc>)
 800520e:	2200      	movs	r2, #0
 8005210:	601a      	str	r2, [r3, #0]
						  				  			settimeen=0;
 8005212:	4b85      	ldr	r3, [pc, #532]	@ (8005428 <statemachine+0xde0>)
 8005214:	2200      	movs	r2, #0
 8005216:	601a      	str	r2, [r3, #0]
						  if(BTN_A_LONG>=1){
 8005218:	4b84      	ldr	r3, [pc, #528]	@ (800542c <statemachine+0xde4>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2b00      	cmp	r3, #0
 800521e:	f340 87a1 	ble.w	8006164 <statemachine+0x1b1c>
						  				 									 									  			 	state--;
 8005222:	4b7f      	ldr	r3, [pc, #508]	@ (8005420 <statemachine+0xdd8>)
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	3b01      	subs	r3, #1
 8005228:	b2da      	uxtb	r2, r3
 800522a:	4b7d      	ldr	r3, [pc, #500]	@ (8005420 <statemachine+0xdd8>)
 800522c:	701a      	strb	r2, [r3, #0]
						  				 									 									  			 	BTN_A=0;
 800522e:	4b7b      	ldr	r3, [pc, #492]	@ (800541c <statemachine+0xdd4>)
 8005230:	2200      	movs	r2, #0
 8005232:	601a      	str	r2, [r3, #0]
						  				 									 									  			 	BTN_B=0;
 8005234:	4b7b      	ldr	r3, [pc, #492]	@ (8005424 <statemachine+0xddc>)
 8005236:	2200      	movs	r2, #0
 8005238:	601a      	str	r2, [r3, #0]
						  				 									 									  			 	BTN_A_LONG=0;
 800523a:	4b7c      	ldr	r3, [pc, #496]	@ (800542c <statemachine+0xde4>)
 800523c:	2200      	movs	r2, #0
 800523e:	601a      	str	r2, [r3, #0]
					  break;
 8005240:	f000 bf90 	b.w	8006164 <statemachine+0x1b1c>
						  break;
 8005244:	bf00      	nop
 8005246:	f000 bf8d 	b.w	8006164 <statemachine+0x1b1c>
						  break;
 800524a:	bf00      	nop
					  break;
 800524c:	f000 bf8a 	b.w	8006164 <statemachine+0x1b1c>

	case STATE_POS:
			  ssd1306_Fill(Black);
 8005250:	2000      	movs	r0, #0
 8005252:	f7fe fd43 	bl	8003cdc <ssd1306_Fill>
			  //nmea_parse(&myData, DataBuffer);
			  switch(posstate){
 8005256:	4b76      	ldr	r3, [pc, #472]	@ (8005430 <statemachine+0xde8>)
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	2b05      	cmp	r3, #5
 800525c:	f200 8326 	bhi.w	80058ac <statemachine+0x1264>
 8005260:	a201      	add	r2, pc, #4	@ (adr r2, 8005268 <statemachine+0xc20>)
 8005262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005266:	bf00      	nop
 8005268:	08005281 	.word	0x08005281
 800526c:	0800532b 	.word	0x0800532b
 8005270:	08005465 	.word	0x08005465
 8005274:	08005523 	.word	0x08005523
 8005278:	080055e1 	.word	0x080055e1
 800527c:	08005735 	.word	0x08005735

			  case STATE_SUMMARY1:

						ssd1306_SetCursor(32, 32);
 8005280:	2120      	movs	r1, #32
 8005282:	2020      	movs	r0, #32
 8005284:	f7fe fe6c 	bl	8003f60 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "Latitude:");
 8005288:	4a6a      	ldr	r2, [pc, #424]	@ (8005434 <statemachine+0xdec>)
 800528a:	210f      	movs	r1, #15
 800528c:	4862      	ldr	r0, [pc, #392]	@ (8005418 <statemachine+0xdd0>)
 800528e:	f015 ffc9 	bl	801b224 <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005292:	4a5b      	ldr	r2, [pc, #364]	@ (8005400 <statemachine+0xdb8>)
 8005294:	2301      	movs	r3, #1
 8005296:	ca06      	ldmia	r2, {r1, r2}
 8005298:	485f      	ldr	r0, [pc, #380]	@ (8005418 <statemachine+0xdd0>)
 800529a:	f7fe fe3b 	bl	8003f14 <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",myData.latitude);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 800529e:	4b66      	ldr	r3, [pc, #408]	@ (8005438 <statemachine+0xdf0>)
 80052a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a4:	e9cd 2300 	strd	r2, r3, [sp]
 80052a8:	4a64      	ldr	r2, [pc, #400]	@ (800543c <statemachine+0xdf4>)
 80052aa:	210f      	movs	r1, #15
 80052ac:	485a      	ldr	r0, [pc, #360]	@ (8005418 <statemachine+0xdd0>)
 80052ae:	f015 ffb9 	bl	801b224 <sniprintf>
						ssd1306_SetCursor(32, 40);
 80052b2:	2128      	movs	r1, #40	@ 0x28
 80052b4:	2020      	movs	r0, #32
 80052b6:	f7fe fe53 	bl	8003f60 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80052ba:	4a51      	ldr	r2, [pc, #324]	@ (8005400 <statemachine+0xdb8>)
 80052bc:	2301      	movs	r3, #1
 80052be:	ca06      	ldmia	r2, {r1, r2}
 80052c0:	4855      	ldr	r0, [pc, #340]	@ (8005418 <statemachine+0xdd0>)
 80052c2:	f7fe fe27 	bl	8003f14 <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "Longitude:");
 80052c6:	4a5e      	ldr	r2, [pc, #376]	@ (8005440 <statemachine+0xdf8>)
 80052c8:	210f      	movs	r1, #15
 80052ca:	4853      	ldr	r0, [pc, #332]	@ (8005418 <statemachine+0xdd0>)
 80052cc:	f015 ffaa 	bl	801b224 <sniprintf>
						ssd1306_SetCursor(32, 48);
 80052d0:	2130      	movs	r1, #48	@ 0x30
 80052d2:	2020      	movs	r0, #32
 80052d4:	f7fe fe44 	bl	8003f60 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80052d8:	4a49      	ldr	r2, [pc, #292]	@ (8005400 <statemachine+0xdb8>)
 80052da:	2301      	movs	r3, #1
 80052dc:	ca06      	ldmia	r2, {r1, r2}
 80052de:	484e      	ldr	r0, [pc, #312]	@ (8005418 <statemachine+0xdd0>)
 80052e0:	f7fe fe18 	bl	8003f14 <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",myData.longitude);
 80052e4:	4b54      	ldr	r3, [pc, #336]	@ (8005438 <statemachine+0xdf0>)
 80052e6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80052ea:	e9cd 2300 	strd	r2, r3, [sp]
 80052ee:	4a53      	ldr	r2, [pc, #332]	@ (800543c <statemachine+0xdf4>)
 80052f0:	210f      	movs	r1, #15
 80052f2:	4849      	ldr	r0, [pc, #292]	@ (8005418 <statemachine+0xdd0>)
 80052f4:	f015 ff96 	bl	801b224 <sniprintf>
						ssd1306_SetCursor(32, 56);
 80052f8:	2138      	movs	r1, #56	@ 0x38
 80052fa:	2020      	movs	r0, #32
 80052fc:	f7fe fe30 	bl	8003f60 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005300:	4a3f      	ldr	r2, [pc, #252]	@ (8005400 <statemachine+0xdb8>)
 8005302:	2301      	movs	r3, #1
 8005304:	ca06      	ldmia	r2, {r1, r2}
 8005306:	4844      	ldr	r0, [pc, #272]	@ (8005418 <statemachine+0xdd0>)
 8005308:	f7fe fe04 	bl	8003f14 <ssd1306_WriteString>
				  if(BTN_B>=1){
 800530c:	4b45      	ldr	r3, [pc, #276]	@ (8005424 <statemachine+0xddc>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	2b00      	cmp	r3, #0
 8005312:	f340 82c0 	ble.w	8005896 <statemachine+0x124e>
					  posstate++;
 8005316:	4b46      	ldr	r3, [pc, #280]	@ (8005430 <statemachine+0xde8>)
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	3301      	adds	r3, #1
 800531c:	b2da      	uxtb	r2, r3
 800531e:	4b44      	ldr	r3, [pc, #272]	@ (8005430 <statemachine+0xde8>)
 8005320:	701a      	strb	r2, [r3, #0]
					  BTN_B=0;
 8005322:	4b40      	ldr	r3, [pc, #256]	@ (8005424 <statemachine+0xddc>)
 8005324:	2200      	movs	r2, #0
 8005326:	601a      	str	r2, [r3, #0]
				  }



				  break;
 8005328:	e2b5      	b.n	8005896 <statemachine+0x124e>
			  case STATE_INFO:
				  ssd1306_Fill(Black);
 800532a:	2000      	movs	r0, #0
 800532c:	f7fe fcd6 	bl	8003cdc <ssd1306_Fill>
				  nmea_parse(&myData, DataBuffer);
 8005330:	4944      	ldr	r1, [pc, #272]	@ (8005444 <statemachine+0xdfc>)
 8005332:	4841      	ldr	r0, [pc, #260]	@ (8005438 <statemachine+0xdf0>)
 8005334:	f7fd ff66 	bl	8003204 <nmea_parse>
				snprintf((char *)bufferscreen,15, "hdop=%.1f",myData.hdop);//sert a	connaitre la qualitée du fix si proche de 1 voir inférieur alors le fix est tres bon
 8005338:	4b3f      	ldr	r3, [pc, #252]	@ (8005438 <statemachine+0xdf0>)
 800533a:	6a1b      	ldr	r3, [r3, #32]
 800533c:	4618      	mov	r0, r3
 800533e:	f7fb f8db 	bl	80004f8 <__aeabi_f2d>
 8005342:	4602      	mov	r2, r0
 8005344:	460b      	mov	r3, r1
 8005346:	e9cd 2300 	strd	r2, r3, [sp]
 800534a:	4a3f      	ldr	r2, [pc, #252]	@ (8005448 <statemachine+0xe00>)
 800534c:	210f      	movs	r1, #15
 800534e:	4832      	ldr	r0, [pc, #200]	@ (8005418 <statemachine+0xdd0>)
 8005350:	f015 ff68 	bl	801b224 <sniprintf>
				ssd1306_SetCursor(32, 32);
 8005354:	2120      	movs	r1, #32
 8005356:	2020      	movs	r0, #32
 8005358:	f7fe fe02 	bl	8003f60 <ssd1306_SetCursor>
				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 800535c:	4a3b      	ldr	r2, [pc, #236]	@ (800544c <statemachine+0xe04>)
 800535e:	2301      	movs	r3, #1
 8005360:	ca06      	ldmia	r2, {r1, r2}
 8005362:	482d      	ldr	r0, [pc, #180]	@ (8005418 <statemachine+0xdd0>)
 8005364:	f7fe fdd6 	bl	8003f14 <ssd1306_WriteString>
				snprintf((char *)bufferscreen,20, "v=%0.2fV",vbat);
 8005368:	4b39      	ldr	r3, [pc, #228]	@ (8005450 <statemachine+0xe08>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4618      	mov	r0, r3
 800536e:	f7fb f8c3 	bl	80004f8 <__aeabi_f2d>
 8005372:	4602      	mov	r2, r0
 8005374:	460b      	mov	r3, r1
 8005376:	e9cd 2300 	strd	r2, r3, [sp]
 800537a:	4a36      	ldr	r2, [pc, #216]	@ (8005454 <statemachine+0xe0c>)
 800537c:	2114      	movs	r1, #20
 800537e:	4826      	ldr	r0, [pc, #152]	@ (8005418 <statemachine+0xdd0>)
 8005380:	f015 ff50 	bl	801b224 <sniprintf>
				ssd1306_SetCursor(32, 42);
 8005384:	212a      	movs	r1, #42	@ 0x2a
 8005386:	2020      	movs	r0, #32
 8005388:	f7fe fdea 	bl	8003f60 <ssd1306_SetCursor>
				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 800538c:	4a2f      	ldr	r2, [pc, #188]	@ (800544c <statemachine+0xe04>)
 800538e:	2301      	movs	r3, #1
 8005390:	ca06      	ldmia	r2, {r1, r2}
 8005392:	4821      	ldr	r0, [pc, #132]	@ (8005418 <statemachine+0xdd0>)
 8005394:	f7fe fdbe 	bl	8003f14 <ssd1306_WriteString>
				ssd1306_SetCursor(32, 52);
 8005398:	2134      	movs	r1, #52	@ 0x34
 800539a:	2020      	movs	r0, #32
 800539c:	f7fe fde0 	bl	8003f60 <ssd1306_SetCursor>
				snprintf((char *)bufferscreen,15,  "T=%0.2fC",temp);
 80053a0:	4b2d      	ldr	r3, [pc, #180]	@ (8005458 <statemachine+0xe10>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4618      	mov	r0, r3
 80053a6:	f7fb f8a7 	bl	80004f8 <__aeabi_f2d>
 80053aa:	4602      	mov	r2, r0
 80053ac:	460b      	mov	r3, r1
 80053ae:	e9cd 2300 	strd	r2, r3, [sp]
 80053b2:	4a2a      	ldr	r2, [pc, #168]	@ (800545c <statemachine+0xe14>)
 80053b4:	210f      	movs	r1, #15
 80053b6:	4818      	ldr	r0, [pc, #96]	@ (8005418 <statemachine+0xdd0>)
 80053b8:	f015 ff34 	bl	801b224 <sniprintf>
				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80053bc:	4a23      	ldr	r2, [pc, #140]	@ (800544c <statemachine+0xe04>)
 80053be:	2301      	movs	r3, #1
 80053c0:	ca06      	ldmia	r2, {r1, r2}
 80053c2:	4815      	ldr	r0, [pc, #84]	@ (8005418 <statemachine+0xdd0>)
 80053c4:	f7fe fda6 	bl	8003f14 <ssd1306_WriteString>
				 if(BTN_B>=1){
 80053c8:	4b16      	ldr	r3, [pc, #88]	@ (8005424 <statemachine+0xddc>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	dd08      	ble.n	80053e2 <statemachine+0xd9a>
								  					  posstate++;
 80053d0:	4b17      	ldr	r3, [pc, #92]	@ (8005430 <statemachine+0xde8>)
 80053d2:	781b      	ldrb	r3, [r3, #0]
 80053d4:	3301      	adds	r3, #1
 80053d6:	b2da      	uxtb	r2, r3
 80053d8:	4b15      	ldr	r3, [pc, #84]	@ (8005430 <statemachine+0xde8>)
 80053da:	701a      	strb	r2, [r3, #0]
								  					  BTN_B=0;
 80053dc:	4b11      	ldr	r3, [pc, #68]	@ (8005424 <statemachine+0xddc>)
 80053de:	2200      	movs	r2, #0
 80053e0:	601a      	str	r2, [r3, #0]
								  				  }
								  if(BTN_B_LONG>=1){
 80053e2:	4b1f      	ldr	r3, [pc, #124]	@ (8005460 <statemachine+0xe18>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	f340 8257 	ble.w	800589a <statemachine+0x1252>
													  posstate--;
 80053ec:	4b10      	ldr	r3, [pc, #64]	@ (8005430 <statemachine+0xde8>)
 80053ee:	781b      	ldrb	r3, [r3, #0]
 80053f0:	3b01      	subs	r3, #1
 80053f2:	b2da      	uxtb	r2, r3
 80053f4:	4b0e      	ldr	r3, [pc, #56]	@ (8005430 <statemachine+0xde8>)
 80053f6:	701a      	strb	r2, [r3, #0]
													BTN_B_LONG=0;
 80053f8:	4b19      	ldr	r3, [pc, #100]	@ (8005460 <statemachine+0xe18>)
 80053fa:	2200      	movs	r2, #0
 80053fc:	601a      	str	r2, [r3, #0]
												}

				  break;
 80053fe:	e24c      	b.n	800589a <statemachine+0x1252>
 8005400:	20000014 	.word	0x20000014
 8005404:	0801f9d4 	.word	0x0801f9d4
 8005408:	0801f9dc 	.word	0x0801f9dc
 800540c:	20000a9c 	.word	0x20000a9c
 8005410:	20000aa0 	.word	0x20000aa0
 8005414:	0801f9e4 	.word	0x0801f9e4
 8005418:	20000ac0 	.word	0x20000ac0
 800541c:	20000860 	.word	0x20000860
 8005420:	200005d4 	.word	0x200005d4
 8005424:	20000864 	.word	0x20000864
 8005428:	20000b80 	.word	0x20000b80
 800542c:	20000b98 	.word	0x20000b98
 8005430:	200005d6 	.word	0x200005d6
 8005434:	0801f9ec 	.word	0x0801f9ec
 8005438:	20000820 	.word	0x20000820
 800543c:	0801f9f8 	.word	0x0801f9f8
 8005440:	0801fa00 	.word	0x0801fa00
 8005444:	20000620 	.word	0x20000620
 8005448:	0801fa0c 	.word	0x0801fa0c
 800544c:	2000001c 	.word	0x2000001c
 8005450:	20000898 	.word	0x20000898
 8005454:	0801fa18 	.word	0x0801fa18
 8005458:	20000890 	.word	0x20000890
 800545c:	0801fa24 	.word	0x0801fa24
 8005460:	20000b94 	.word	0x20000b94
			  case STATE_LAT:
						ssd1306_SetCursor(32, 32);
 8005464:	2120      	movs	r1, #32
 8005466:	2020      	movs	r0, #32
 8005468:	f7fe fd7a 	bl	8003f60 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "LatSide:");
 800546c:	4aa0      	ldr	r2, [pc, #640]	@ (80056f0 <statemachine+0x10a8>)
 800546e:	210f      	movs	r1, #15
 8005470:	48a0      	ldr	r0, [pc, #640]	@ (80056f4 <statemachine+0x10ac>)
 8005472:	f015 fed7 	bl	801b224 <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005476:	4aa0      	ldr	r2, [pc, #640]	@ (80056f8 <statemachine+0x10b0>)
 8005478:	2301      	movs	r3, #1
 800547a:	ca06      	ldmia	r2, {r1, r2}
 800547c:	489d      	ldr	r0, [pc, #628]	@ (80056f4 <statemachine+0x10ac>)
 800547e:	f7fe fd49 	bl	8003f14 <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%c",myData.latSide);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8005482:	4b9e      	ldr	r3, [pc, #632]	@ (80056fc <statemachine+0x10b4>)
 8005484:	7a1b      	ldrb	r3, [r3, #8]
 8005486:	4a9e      	ldr	r2, [pc, #632]	@ (8005700 <statemachine+0x10b8>)
 8005488:	210f      	movs	r1, #15
 800548a:	489a      	ldr	r0, [pc, #616]	@ (80056f4 <statemachine+0x10ac>)
 800548c:	f015 feca 	bl	801b224 <sniprintf>
						ssd1306_SetCursor(32, 40);
 8005490:	2128      	movs	r1, #40	@ 0x28
 8005492:	2020      	movs	r0, #32
 8005494:	f7fe fd64 	bl	8003f60 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005498:	4a97      	ldr	r2, [pc, #604]	@ (80056f8 <statemachine+0x10b0>)
 800549a:	2301      	movs	r3, #1
 800549c:	ca06      	ldmia	r2, {r1, r2}
 800549e:	4895      	ldr	r0, [pc, #596]	@ (80056f4 <statemachine+0x10ac>)
 80054a0:	f7fe fd38 	bl	8003f14 <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "Latitude:");
 80054a4:	4a97      	ldr	r2, [pc, #604]	@ (8005704 <statemachine+0x10bc>)
 80054a6:	210f      	movs	r1, #15
 80054a8:	4892      	ldr	r0, [pc, #584]	@ (80056f4 <statemachine+0x10ac>)
 80054aa:	f015 febb 	bl	801b224 <sniprintf>
						ssd1306_SetCursor(32, 48);
 80054ae:	2130      	movs	r1, #48	@ 0x30
 80054b0:	2020      	movs	r0, #32
 80054b2:	f7fe fd55 	bl	8003f60 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80054b6:	4a90      	ldr	r2, [pc, #576]	@ (80056f8 <statemachine+0x10b0>)
 80054b8:	2301      	movs	r3, #1
 80054ba:	ca06      	ldmia	r2, {r1, r2}
 80054bc:	488d      	ldr	r0, [pc, #564]	@ (80056f4 <statemachine+0x10ac>)
 80054be:	f7fe fd29 	bl	8003f14 <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",myData.latitude);
 80054c2:	4b8e      	ldr	r3, [pc, #568]	@ (80056fc <statemachine+0x10b4>)
 80054c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c8:	e9cd 2300 	strd	r2, r3, [sp]
 80054cc:	4a8e      	ldr	r2, [pc, #568]	@ (8005708 <statemachine+0x10c0>)
 80054ce:	210f      	movs	r1, #15
 80054d0:	4888      	ldr	r0, [pc, #544]	@ (80056f4 <statemachine+0x10ac>)
 80054d2:	f015 fea7 	bl	801b224 <sniprintf>
						ssd1306_SetCursor(32, 56);
 80054d6:	2138      	movs	r1, #56	@ 0x38
 80054d8:	2020      	movs	r0, #32
 80054da:	f7fe fd41 	bl	8003f60 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80054de:	4a86      	ldr	r2, [pc, #536]	@ (80056f8 <statemachine+0x10b0>)
 80054e0:	2301      	movs	r3, #1
 80054e2:	ca06      	ldmia	r2, {r1, r2}
 80054e4:	4883      	ldr	r0, [pc, #524]	@ (80056f4 <statemachine+0x10ac>)
 80054e6:	f7fe fd15 	bl	8003f14 <ssd1306_WriteString>


				  if(BTN_B>=1){
 80054ea:	4b88      	ldr	r3, [pc, #544]	@ (800570c <statemachine+0x10c4>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	dd08      	ble.n	8005504 <statemachine+0xebc>
				  					  posstate++;
 80054f2:	4b87      	ldr	r3, [pc, #540]	@ (8005710 <statemachine+0x10c8>)
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	3301      	adds	r3, #1
 80054f8:	b2da      	uxtb	r2, r3
 80054fa:	4b85      	ldr	r3, [pc, #532]	@ (8005710 <statemachine+0x10c8>)
 80054fc:	701a      	strb	r2, [r3, #0]
				  					  BTN_B=0;
 80054fe:	4b83      	ldr	r3, [pc, #524]	@ (800570c <statemachine+0x10c4>)
 8005500:	2200      	movs	r2, #0
 8005502:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 8005504:	4b83      	ldr	r3, [pc, #524]	@ (8005714 <statemachine+0x10cc>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2b00      	cmp	r3, #0
 800550a:	f340 81c8 	ble.w	800589e <statemachine+0x1256>
									  posstate--;
 800550e:	4b80      	ldr	r3, [pc, #512]	@ (8005710 <statemachine+0x10c8>)
 8005510:	781b      	ldrb	r3, [r3, #0]
 8005512:	3b01      	subs	r3, #1
 8005514:	b2da      	uxtb	r2, r3
 8005516:	4b7e      	ldr	r3, [pc, #504]	@ (8005710 <statemachine+0x10c8>)
 8005518:	701a      	strb	r2, [r3, #0]
									BTN_B_LONG=0;
 800551a:	4b7e      	ldr	r3, [pc, #504]	@ (8005714 <statemachine+0x10cc>)
 800551c:	2200      	movs	r2, #0
 800551e:	601a      	str	r2, [r3, #0]
								}



				  break;
 8005520:	e1bd      	b.n	800589e <statemachine+0x1256>
			  case STATE_LONG:

					ssd1306_SetCursor(32, 32);
 8005522:	2120      	movs	r1, #32
 8005524:	2020      	movs	r0, #32
 8005526:	f7fe fd1b 	bl	8003f60 <ssd1306_SetCursor>
					snprintf((char *)bufferscreen,15, "LonSide:");
 800552a:	4a7b      	ldr	r2, [pc, #492]	@ (8005718 <statemachine+0x10d0>)
 800552c:	210f      	movs	r1, #15
 800552e:	4871      	ldr	r0, [pc, #452]	@ (80056f4 <statemachine+0x10ac>)
 8005530:	f015 fe78 	bl	801b224 <sniprintf>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005534:	4a70      	ldr	r2, [pc, #448]	@ (80056f8 <statemachine+0x10b0>)
 8005536:	2301      	movs	r3, #1
 8005538:	ca06      	ldmia	r2, {r1, r2}
 800553a:	486e      	ldr	r0, [pc, #440]	@ (80056f4 <statemachine+0x10ac>)
 800553c:	f7fe fcea 	bl	8003f14 <ssd1306_WriteString>
					snprintf((char *)bufferscreen,15, "%c",myData.lonSide);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8005540:	4b6e      	ldr	r3, [pc, #440]	@ (80056fc <statemachine+0x10b4>)
 8005542:	7e1b      	ldrb	r3, [r3, #24]
 8005544:	4a6e      	ldr	r2, [pc, #440]	@ (8005700 <statemachine+0x10b8>)
 8005546:	210f      	movs	r1, #15
 8005548:	486a      	ldr	r0, [pc, #424]	@ (80056f4 <statemachine+0x10ac>)
 800554a:	f015 fe6b 	bl	801b224 <sniprintf>
					ssd1306_SetCursor(32, 40);
 800554e:	2128      	movs	r1, #40	@ 0x28
 8005550:	2020      	movs	r0, #32
 8005552:	f7fe fd05 	bl	8003f60 <ssd1306_SetCursor>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005556:	4a68      	ldr	r2, [pc, #416]	@ (80056f8 <statemachine+0x10b0>)
 8005558:	2301      	movs	r3, #1
 800555a:	ca06      	ldmia	r2, {r1, r2}
 800555c:	4865      	ldr	r0, [pc, #404]	@ (80056f4 <statemachine+0x10ac>)
 800555e:	f7fe fcd9 	bl	8003f14 <ssd1306_WriteString>
					snprintf((char *)bufferscreen,15, "Longitude:");
 8005562:	4a6e      	ldr	r2, [pc, #440]	@ (800571c <statemachine+0x10d4>)
 8005564:	210f      	movs	r1, #15
 8005566:	4863      	ldr	r0, [pc, #396]	@ (80056f4 <statemachine+0x10ac>)
 8005568:	f015 fe5c 	bl	801b224 <sniprintf>
					ssd1306_SetCursor(32, 48);
 800556c:	2130      	movs	r1, #48	@ 0x30
 800556e:	2020      	movs	r0, #32
 8005570:	f7fe fcf6 	bl	8003f60 <ssd1306_SetCursor>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005574:	4a60      	ldr	r2, [pc, #384]	@ (80056f8 <statemachine+0x10b0>)
 8005576:	2301      	movs	r3, #1
 8005578:	ca06      	ldmia	r2, {r1, r2}
 800557a:	485e      	ldr	r0, [pc, #376]	@ (80056f4 <statemachine+0x10ac>)
 800557c:	f7fe fcca 	bl	8003f14 <ssd1306_WriteString>
					snprintf((char *)bufferscreen,15, "%0.7f",myData.longitude);
 8005580:	4b5e      	ldr	r3, [pc, #376]	@ (80056fc <statemachine+0x10b4>)
 8005582:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005586:	e9cd 2300 	strd	r2, r3, [sp]
 800558a:	4a5f      	ldr	r2, [pc, #380]	@ (8005708 <statemachine+0x10c0>)
 800558c:	210f      	movs	r1, #15
 800558e:	4859      	ldr	r0, [pc, #356]	@ (80056f4 <statemachine+0x10ac>)
 8005590:	f015 fe48 	bl	801b224 <sniprintf>
					ssd1306_SetCursor(32, 56);
 8005594:	2138      	movs	r1, #56	@ 0x38
 8005596:	2020      	movs	r0, #32
 8005598:	f7fe fce2 	bl	8003f60 <ssd1306_SetCursor>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 800559c:	4a56      	ldr	r2, [pc, #344]	@ (80056f8 <statemachine+0x10b0>)
 800559e:	2301      	movs	r3, #1
 80055a0:	ca06      	ldmia	r2, {r1, r2}
 80055a2:	4854      	ldr	r0, [pc, #336]	@ (80056f4 <statemachine+0x10ac>)
 80055a4:	f7fe fcb6 	bl	8003f14 <ssd1306_WriteString>

				  if(BTN_B>=1){
 80055a8:	4b58      	ldr	r3, [pc, #352]	@ (800570c <statemachine+0x10c4>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	dd08      	ble.n	80055c2 <statemachine+0xf7a>
				  					  posstate++;
 80055b0:	4b57      	ldr	r3, [pc, #348]	@ (8005710 <statemachine+0x10c8>)
 80055b2:	781b      	ldrb	r3, [r3, #0]
 80055b4:	3301      	adds	r3, #1
 80055b6:	b2da      	uxtb	r2, r3
 80055b8:	4b55      	ldr	r3, [pc, #340]	@ (8005710 <statemachine+0x10c8>)
 80055ba:	701a      	strb	r2, [r3, #0]
				  					  BTN_B=0;
 80055bc:	4b53      	ldr	r3, [pc, #332]	@ (800570c <statemachine+0x10c4>)
 80055be:	2200      	movs	r2, #0
 80055c0:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 80055c2:	4b54      	ldr	r3, [pc, #336]	@ (8005714 <statemachine+0x10cc>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	f340 816b 	ble.w	80058a2 <statemachine+0x125a>
									  posstate--;
 80055cc:	4b50      	ldr	r3, [pc, #320]	@ (8005710 <statemachine+0x10c8>)
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	3b01      	subs	r3, #1
 80055d2:	b2da      	uxtb	r2, r3
 80055d4:	4b4e      	ldr	r3, [pc, #312]	@ (8005710 <statemachine+0x10c8>)
 80055d6:	701a      	strb	r2, [r3, #0]
									BTN_B_LONG=0;
 80055d8:	4b4e      	ldr	r3, [pc, #312]	@ (8005714 <statemachine+0x10cc>)
 80055da:	2200      	movs	r2, #0
 80055dc:	601a      	str	r2, [r3, #0]
								}

				  break;
 80055de:	e160      	b.n	80058a2 <statemachine+0x125a>
			  case STATE_ALT:


				  						ssd1306_SetCursor(32, 32);
 80055e0:	2120      	movs	r1, #32
 80055e2:	2020      	movs	r0, #32
 80055e4:	f7fe fcbc 	bl	8003f60 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "altitude:");
 80055e8:	4a4d      	ldr	r2, [pc, #308]	@ (8005720 <statemachine+0x10d8>)
 80055ea:	210f      	movs	r1, #15
 80055ec:	4841      	ldr	r0, [pc, #260]	@ (80056f4 <statemachine+0x10ac>)
 80055ee:	f015 fe19 	bl	801b224 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80055f2:	4a41      	ldr	r2, [pc, #260]	@ (80056f8 <statemachine+0x10b0>)
 80055f4:	2301      	movs	r3, #1
 80055f6:	ca06      	ldmia	r2, {r1, r2}
 80055f8:	483e      	ldr	r0, [pc, #248]	@ (80056f4 <statemachine+0x10ac>)
 80055fa:	f7fe fc8b 	bl	8003f14 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.1f m",myData.altitude);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 80055fe:	4b3f      	ldr	r3, [pc, #252]	@ (80056fc <statemachine+0x10b4>)
 8005600:	69db      	ldr	r3, [r3, #28]
 8005602:	4618      	mov	r0, r3
 8005604:	f7fa ff78 	bl	80004f8 <__aeabi_f2d>
 8005608:	4602      	mov	r2, r0
 800560a:	460b      	mov	r3, r1
 800560c:	e9cd 2300 	strd	r2, r3, [sp]
 8005610:	4a44      	ldr	r2, [pc, #272]	@ (8005724 <statemachine+0x10dc>)
 8005612:	210f      	movs	r1, #15
 8005614:	4837      	ldr	r0, [pc, #220]	@ (80056f4 <statemachine+0x10ac>)
 8005616:	f015 fe05 	bl	801b224 <sniprintf>
				  						ssd1306_SetCursor(32, 40);
 800561a:	2128      	movs	r1, #40	@ 0x28
 800561c:	2020      	movs	r0, #32
 800561e:	f7fe fc9f 	bl	8003f60 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005622:	4a35      	ldr	r2, [pc, #212]	@ (80056f8 <statemachine+0x10b0>)
 8005624:	2301      	movs	r3, #1
 8005626:	ca06      	ldmia	r2, {r1, r2}
 8005628:	4832      	ldr	r0, [pc, #200]	@ (80056f4 <statemachine+0x10ac>)
 800562a:	f7fe fc73 	bl	8003f14 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "Pressure:");
 800562e:	4a3e      	ldr	r2, [pc, #248]	@ (8005728 <statemachine+0x10e0>)
 8005630:	210f      	movs	r1, #15
 8005632:	4830      	ldr	r0, [pc, #192]	@ (80056f4 <statemachine+0x10ac>)
 8005634:	f015 fdf6 	bl	801b224 <sniprintf>
				  						ssd1306_SetCursor(32, 48);
 8005638:	2130      	movs	r1, #48	@ 0x30
 800563a:	2020      	movs	r0, #32
 800563c:	f7fe fc90 	bl	8003f60 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005640:	4a2d      	ldr	r2, [pc, #180]	@ (80056f8 <statemachine+0x10b0>)
 8005642:	2301      	movs	r3, #1
 8005644:	ca06      	ldmia	r2, {r1, r2}
 8005646:	482b      	ldr	r0, [pc, #172]	@ (80056f4 <statemachine+0x10ac>)
 8005648:	f7fe fc64 	bl	8003f14 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.1fhpa",1000*expf((-0.0001148)*(myData.altitude)));
 800564c:	4b2b      	ldr	r3, [pc, #172]	@ (80056fc <statemachine+0x10b4>)
 800564e:	69db      	ldr	r3, [r3, #28]
 8005650:	4618      	mov	r0, r3
 8005652:	f7fa ff51 	bl	80004f8 <__aeabi_f2d>
 8005656:	a324      	add	r3, pc, #144	@ (adr r3, 80056e8 <statemachine+0x10a0>)
 8005658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800565c:	f7fa ffa4 	bl	80005a8 <__aeabi_dmul>
 8005660:	4602      	mov	r2, r0
 8005662:	460b      	mov	r3, r1
 8005664:	4610      	mov	r0, r2
 8005666:	4619      	mov	r1, r3
 8005668:	f7fb fa96 	bl	8000b98 <__aeabi_d2f>
 800566c:	4603      	mov	r3, r0
 800566e:	ee00 3a10 	vmov	s0, r3
 8005672:	f018 fc2d 	bl	801ded0 <expf>
 8005676:	eef0 7a40 	vmov.f32	s15, s0
 800567a:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800572c <statemachine+0x10e4>
 800567e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005682:	ee17 0a90 	vmov	r0, s15
 8005686:	f7fa ff37 	bl	80004f8 <__aeabi_f2d>
 800568a:	4602      	mov	r2, r0
 800568c:	460b      	mov	r3, r1
 800568e:	e9cd 2300 	strd	r2, r3, [sp]
 8005692:	4a27      	ldr	r2, [pc, #156]	@ (8005730 <statemachine+0x10e8>)
 8005694:	210f      	movs	r1, #15
 8005696:	4817      	ldr	r0, [pc, #92]	@ (80056f4 <statemachine+0x10ac>)
 8005698:	f015 fdc4 	bl	801b224 <sniprintf>
				  						ssd1306_SetCursor(32, 56);
 800569c:	2138      	movs	r1, #56	@ 0x38
 800569e:	2020      	movs	r0, #32
 80056a0:	f7fe fc5e 	bl	8003f60 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80056a4:	4a14      	ldr	r2, [pc, #80]	@ (80056f8 <statemachine+0x10b0>)
 80056a6:	2301      	movs	r3, #1
 80056a8:	ca06      	ldmia	r2, {r1, r2}
 80056aa:	4812      	ldr	r0, [pc, #72]	@ (80056f4 <statemachine+0x10ac>)
 80056ac:	f7fe fc32 	bl	8003f14 <ssd1306_WriteString>

				  if(BTN_B>=1){
 80056b0:	4b16      	ldr	r3, [pc, #88]	@ (800570c <statemachine+0x10c4>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	dd08      	ble.n	80056ca <statemachine+0x1082>
				  					posstate++;
 80056b8:	4b15      	ldr	r3, [pc, #84]	@ (8005710 <statemachine+0x10c8>)
 80056ba:	781b      	ldrb	r3, [r3, #0]
 80056bc:	3301      	adds	r3, #1
 80056be:	b2da      	uxtb	r2, r3
 80056c0:	4b13      	ldr	r3, [pc, #76]	@ (8005710 <statemachine+0x10c8>)
 80056c2:	701a      	strb	r2, [r3, #0]
				  					BTN_B=0;
 80056c4:	4b11      	ldr	r3, [pc, #68]	@ (800570c <statemachine+0x10c4>)
 80056c6:	2200      	movs	r2, #0
 80056c8:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 80056ca:	4b12      	ldr	r3, [pc, #72]	@ (8005714 <statemachine+0x10cc>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	f340 80e9 	ble.w	80058a6 <statemachine+0x125e>
					  posstate--;
 80056d4:	4b0e      	ldr	r3, [pc, #56]	@ (8005710 <statemachine+0x10c8>)
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	3b01      	subs	r3, #1
 80056da:	b2da      	uxtb	r2, r3
 80056dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005710 <statemachine+0x10c8>)
 80056de:	701a      	strb	r2, [r3, #0]
					BTN_B_LONG=0;
 80056e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005714 <statemachine+0x10cc>)
 80056e2:	2200      	movs	r2, #0
 80056e4:	601a      	str	r2, [r3, #0]
				}
				  break;
 80056e6:	e0de      	b.n	80058a6 <statemachine+0x125e>
 80056e8:	fb798882 	.word	0xfb798882
 80056ec:	bf1e1818 	.word	0xbf1e1818
 80056f0:	0801fa30 	.word	0x0801fa30
 80056f4:	20000ac0 	.word	0x20000ac0
 80056f8:	20000014 	.word	0x20000014
 80056fc:	20000820 	.word	0x20000820
 8005700:	0801fa3c 	.word	0x0801fa3c
 8005704:	0801f9ec 	.word	0x0801f9ec
 8005708:	0801f9f8 	.word	0x0801f9f8
 800570c:	20000864 	.word	0x20000864
 8005710:	200005d6 	.word	0x200005d6
 8005714:	20000b94 	.word	0x20000b94
 8005718:	0801fa40 	.word	0x0801fa40
 800571c:	0801fa00 	.word	0x0801fa00
 8005720:	0801fa4c 	.word	0x0801fa4c
 8005724:	0801fa58 	.word	0x0801fa58
 8005728:	0801fa60 	.word	0x0801fa60
 800572c:	447a0000 	.word	0x447a0000
 8005730:	0801fa6c 	.word	0x0801fa6c
			  case STATE_HEURE:
			  			  ssd1306_Fill(Black);
 8005734:	2000      	movs	r0, #0
 8005736:	f7fe fad1 	bl	8003cdc <ssd1306_Fill>
			  			  nmea_parse(&myData, DataBuffer);
 800573a:	4999      	ldr	r1, [pc, #612]	@ (80059a0 <statemachine+0x1358>)
 800573c:	4899      	ldr	r0, [pc, #612]	@ (80059a4 <statemachine+0x135c>)
 800573e:	f7fd fd61 	bl	8003204 <nmea_parse>
			  			  if(settimeen==0){
 8005742:	4b99      	ldr	r3, [pc, #612]	@ (80059a8 <statemachine+0x1360>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d141      	bne.n	80057ce <statemachine+0x1186>

			  							settimeen=1;
 800574a:	4b97      	ldr	r3, [pc, #604]	@ (80059a8 <statemachine+0x1360>)
 800574c:	2201      	movs	r2, #1
 800574e:	601a      	str	r2, [r3, #0]
			  							HR=(myData.lastMeasure[0]&0x0f)*10+(myData.lastMeasure[1]&0x0f);
 8005750:	4b94      	ldr	r3, [pc, #592]	@ (80059a4 <statemachine+0x135c>)
 8005752:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005756:	f003 030f 	and.w	r3, r3, #15
 800575a:	b2db      	uxtb	r3, r3
 800575c:	461a      	mov	r2, r3
 800575e:	0092      	lsls	r2, r2, #2
 8005760:	4413      	add	r3, r2
 8005762:	005b      	lsls	r3, r3, #1
 8005764:	b2da      	uxtb	r2, r3
 8005766:	4b8f      	ldr	r3, [pc, #572]	@ (80059a4 <statemachine+0x135c>)
 8005768:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800576c:	f003 030f 	and.w	r3, r3, #15
 8005770:	b2db      	uxtb	r3, r3
 8005772:	4413      	add	r3, r2
 8005774:	b2da      	uxtb	r2, r3
 8005776:	4b8d      	ldr	r3, [pc, #564]	@ (80059ac <statemachine+0x1364>)
 8005778:	701a      	strb	r2, [r3, #0]
			  							MINUTE=(myData.lastMeasure[2]&0x0f)*10+(myData.lastMeasure[3]&0x0f);
 800577a:	4b8a      	ldr	r3, [pc, #552]	@ (80059a4 <statemachine+0x135c>)
 800577c:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8005780:	f003 030f 	and.w	r3, r3, #15
 8005784:	b2db      	uxtb	r3, r3
 8005786:	461a      	mov	r2, r3
 8005788:	0092      	lsls	r2, r2, #2
 800578a:	4413      	add	r3, r2
 800578c:	005b      	lsls	r3, r3, #1
 800578e:	b2da      	uxtb	r2, r3
 8005790:	4b84      	ldr	r3, [pc, #528]	@ (80059a4 <statemachine+0x135c>)
 8005792:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005796:	f003 030f 	and.w	r3, r3, #15
 800579a:	b2db      	uxtb	r3, r3
 800579c:	4413      	add	r3, r2
 800579e:	b2da      	uxtb	r2, r3
 80057a0:	4b83      	ldr	r3, [pc, #524]	@ (80059b0 <statemachine+0x1368>)
 80057a2:	701a      	strb	r2, [r3, #0]
			  							SEC=(myData.lastMeasure[4]&0x0f)*10+(myData.lastMeasure[5]&0x0f);
 80057a4:	4b7f      	ldr	r3, [pc, #508]	@ (80059a4 <statemachine+0x135c>)
 80057a6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80057aa:	f003 030f 	and.w	r3, r3, #15
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	461a      	mov	r2, r3
 80057b2:	0092      	lsls	r2, r2, #2
 80057b4:	4413      	add	r3, r2
 80057b6:	005b      	lsls	r3, r3, #1
 80057b8:	b2da      	uxtb	r2, r3
 80057ba:	4b7a      	ldr	r3, [pc, #488]	@ (80059a4 <statemachine+0x135c>)
 80057bc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80057c0:	f003 030f 	and.w	r3, r3, #15
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	4413      	add	r3, r2
 80057c8:	b2da      	uxtb	r2, r3
 80057ca:	4b7a      	ldr	r3, [pc, #488]	@ (80059b4 <statemachine+0x136c>)
 80057cc:	701a      	strb	r2, [r3, #0]


			  					  }


			  				  ssd1306_SetCursor(32, 32);
 80057ce:	2120      	movs	r1, #32
 80057d0:	2020      	movs	r0, #32
 80057d2:	f7fe fbc5 	bl	8003f60 <ssd1306_SetCursor>
			  				  ssd1306_WriteString("hr GMT:", Font_6x8, White);
 80057d6:	4a78      	ldr	r2, [pc, #480]	@ (80059b8 <statemachine+0x1370>)
 80057d8:	2301      	movs	r3, #1
 80057da:	ca06      	ldmia	r2, {r1, r2}
 80057dc:	4877      	ldr	r0, [pc, #476]	@ (80059bc <statemachine+0x1374>)
 80057de:	f7fe fb99 	bl	8003f14 <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 42);
 80057e2:	212a      	movs	r1, #42	@ 0x2a
 80057e4:	2020      	movs	r0, #32
 80057e6:	f7fe fbbb 	bl	8003f60 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15, "%02d:%02d",HR,MINUTE);
 80057ea:	4b70      	ldr	r3, [pc, #448]	@ (80059ac <statemachine+0x1364>)
 80057ec:	781b      	ldrb	r3, [r3, #0]
 80057ee:	461a      	mov	r2, r3
 80057f0:	4b6f      	ldr	r3, [pc, #444]	@ (80059b0 <statemachine+0x1368>)
 80057f2:	781b      	ldrb	r3, [r3, #0]
 80057f4:	9300      	str	r3, [sp, #0]
 80057f6:	4613      	mov	r3, r2
 80057f8:	4a71      	ldr	r2, [pc, #452]	@ (80059c0 <statemachine+0x1378>)
 80057fa:	210f      	movs	r1, #15
 80057fc:	4871      	ldr	r0, [pc, #452]	@ (80059c4 <statemachine+0x137c>)
 80057fe:	f015 fd11 	bl	801b224 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8005802:	4a71      	ldr	r2, [pc, #452]	@ (80059c8 <statemachine+0x1380>)
 8005804:	2301      	movs	r3, #1
 8005806:	ca06      	ldmia	r2, {r1, r2}
 8005808:	486e      	ldr	r0, [pc, #440]	@ (80059c4 <statemachine+0x137c>)
 800580a:	f7fe fb83 	bl	8003f14 <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 52);
 800580e:	2134      	movs	r1, #52	@ 0x34
 8005810:	2020      	movs	r0, #32
 8005812:	f7fe fba5 	bl	8003f60 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15, "%02d sec",SEC);
 8005816:	4b67      	ldr	r3, [pc, #412]	@ (80059b4 <statemachine+0x136c>)
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	4a6c      	ldr	r2, [pc, #432]	@ (80059cc <statemachine+0x1384>)
 800581c:	210f      	movs	r1, #15
 800581e:	4869      	ldr	r0, [pc, #420]	@ (80059c4 <statemachine+0x137c>)
 8005820:	f015 fd00 	bl	801b224 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8005824:	4a68      	ldr	r2, [pc, #416]	@ (80059c8 <statemachine+0x1380>)
 8005826:	2301      	movs	r3, #1
 8005828:	ca06      	ldmia	r2, {r1, r2}
 800582a:	4866      	ldr	r0, [pc, #408]	@ (80059c4 <statemachine+0x137c>)
 800582c:	f7fe fb72 	bl	8003f14 <ssd1306_WriteString>
			  				if(BTN_B>=1){
 8005830:	4b67      	ldr	r3, [pc, #412]	@ (80059d0 <statemachine+0x1388>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	2b00      	cmp	r3, #0
 8005836:	dd20      	ble.n	800587a <statemachine+0x1232>
			  					posstate--;
 8005838:	4b66      	ldr	r3, [pc, #408]	@ (80059d4 <statemachine+0x138c>)
 800583a:	781b      	ldrb	r3, [r3, #0]
 800583c:	3b01      	subs	r3, #1
 800583e:	b2da      	uxtb	r2, r3
 8005840:	4b64      	ldr	r3, [pc, #400]	@ (80059d4 <statemachine+0x138c>)
 8005842:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 8005844:	4b63      	ldr	r3, [pc, #396]	@ (80059d4 <statemachine+0x138c>)
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	3b01      	subs	r3, #1
 800584a:	b2da      	uxtb	r2, r3
 800584c:	4b61      	ldr	r3, [pc, #388]	@ (80059d4 <statemachine+0x138c>)
 800584e:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 8005850:	4b60      	ldr	r3, [pc, #384]	@ (80059d4 <statemachine+0x138c>)
 8005852:	781b      	ldrb	r3, [r3, #0]
 8005854:	3b01      	subs	r3, #1
 8005856:	b2da      	uxtb	r2, r3
 8005858:	4b5e      	ldr	r3, [pc, #376]	@ (80059d4 <statemachine+0x138c>)
 800585a:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 800585c:	4b5d      	ldr	r3, [pc, #372]	@ (80059d4 <statemachine+0x138c>)
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	3b01      	subs	r3, #1
 8005862:	b2da      	uxtb	r2, r3
 8005864:	4b5b      	ldr	r3, [pc, #364]	@ (80059d4 <statemachine+0x138c>)
 8005866:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 8005868:	4b5a      	ldr	r3, [pc, #360]	@ (80059d4 <statemachine+0x138c>)
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	3b01      	subs	r3, #1
 800586e:	b2da      	uxtb	r2, r3
 8005870:	4b58      	ldr	r3, [pc, #352]	@ (80059d4 <statemachine+0x138c>)
 8005872:	701a      	strb	r2, [r3, #0]
			  					BTN_B=0;
 8005874:	4b56      	ldr	r3, [pc, #344]	@ (80059d0 <statemachine+0x1388>)
 8005876:	2200      	movs	r2, #0
 8005878:	601a      	str	r2, [r3, #0]
			  				}
			  				if(BTN_B_LONG>=1){
 800587a:	4b57      	ldr	r3, [pc, #348]	@ (80059d8 <statemachine+0x1390>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	dd13      	ble.n	80058aa <statemachine+0x1262>
			  							  					posstate--;
 8005882:	4b54      	ldr	r3, [pc, #336]	@ (80059d4 <statemachine+0x138c>)
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	3b01      	subs	r3, #1
 8005888:	b2da      	uxtb	r2, r3
 800588a:	4b52      	ldr	r3, [pc, #328]	@ (80059d4 <statemachine+0x138c>)
 800588c:	701a      	strb	r2, [r3, #0]
			  							  					BTN_B_LONG=0;
 800588e:	4b52      	ldr	r3, [pc, #328]	@ (80059d8 <statemachine+0x1390>)
 8005890:	2200      	movs	r2, #0
 8005892:	601a      	str	r2, [r3, #0]
			  							  				}
			  			break;
 8005894:	e009      	b.n	80058aa <statemachine+0x1262>
				  break;
 8005896:	bf00      	nop
 8005898:	e008      	b.n	80058ac <statemachine+0x1264>
				  break;
 800589a:	bf00      	nop
 800589c:	e006      	b.n	80058ac <statemachine+0x1264>
				  break;
 800589e:	bf00      	nop
 80058a0:	e004      	b.n	80058ac <statemachine+0x1264>
				  break;
 80058a2:	bf00      	nop
 80058a4:	e002      	b.n	80058ac <statemachine+0x1264>
				  break;
 80058a6:	bf00      	nop
 80058a8:	e000      	b.n	80058ac <statemachine+0x1264>
			  			break;
 80058aa:	bf00      	nop
			  }

					if(BTN_A>=1){
 80058ac:	4b4b      	ldr	r3, [pc, #300]	@ (80059dc <statemachine+0x1394>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	dd0b      	ble.n	80058cc <statemachine+0x1284>
							state++;
 80058b4:	4b4a      	ldr	r3, [pc, #296]	@ (80059e0 <statemachine+0x1398>)
 80058b6:	781b      	ldrb	r3, [r3, #0]
 80058b8:	3301      	adds	r3, #1
 80058ba:	b2da      	uxtb	r2, r3
 80058bc:	4b48      	ldr	r3, [pc, #288]	@ (80059e0 <statemachine+0x1398>)
 80058be:	701a      	strb	r2, [r3, #0]
							BTN_A=0;
 80058c0:	4b46      	ldr	r3, [pc, #280]	@ (80059dc <statemachine+0x1394>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	601a      	str	r2, [r3, #0]
							BTN_B=0;
 80058c6:	4b42      	ldr	r3, [pc, #264]	@ (80059d0 <statemachine+0x1388>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	601a      	str	r2, [r3, #0]


						}
					if(BTN_A_LONG>=1){
 80058cc:	4b45      	ldr	r3, [pc, #276]	@ (80059e4 <statemachine+0x139c>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	f340 8449 	ble.w	8006168 <statemachine+0x1b20>
									 									 									  			 	state--;
 80058d6:	4b42      	ldr	r3, [pc, #264]	@ (80059e0 <statemachine+0x1398>)
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	3b01      	subs	r3, #1
 80058dc:	b2da      	uxtb	r2, r3
 80058de:	4b40      	ldr	r3, [pc, #256]	@ (80059e0 <statemachine+0x1398>)
 80058e0:	701a      	strb	r2, [r3, #0]
									 									 									  			 	BTN_A=0;
 80058e2:	4b3e      	ldr	r3, [pc, #248]	@ (80059dc <statemachine+0x1394>)
 80058e4:	2200      	movs	r2, #0
 80058e6:	601a      	str	r2, [r3, #0]
									 									 									  			 	BTN_B=0;
 80058e8:	4b39      	ldr	r3, [pc, #228]	@ (80059d0 <statemachine+0x1388>)
 80058ea:	2200      	movs	r2, #0
 80058ec:	601a      	str	r2, [r3, #0]
									 									 									  			 	BTN_A_LONG=0;
 80058ee:	4b3d      	ldr	r3, [pc, #244]	@ (80059e4 <statemachine+0x139c>)
 80058f0:	2200      	movs	r2, #0
 80058f2:	601a      	str	r2, [r3, #0]
									 									 									  	}
			  break;
 80058f4:	f000 bc38 	b.w	8006168 <statemachine+0x1b20>
		  case STATE_CHRONOMETER:

			  ssd1306_Fill(Black);
 80058f8:	2000      	movs	r0, #0
 80058fa:	f7fe f9ef 	bl	8003cdc <ssd1306_Fill>
			  ssd1306_SetCursor(32, 32);
 80058fe:	2120      	movs	r1, #32
 8005900:	2020      	movs	r0, #32
 8005902:	f7fe fb2d 	bl	8003f60 <ssd1306_SetCursor>
			  ssd1306_WriteString("chrono", Font_6x8, White);
 8005906:	4a2c      	ldr	r2, [pc, #176]	@ (80059b8 <statemachine+0x1370>)
 8005908:	2301      	movs	r3, #1
 800590a:	ca06      	ldmia	r2, {r1, r2}
 800590c:	4836      	ldr	r0, [pc, #216]	@ (80059e8 <statemachine+0x13a0>)
 800590e:	f7fe fb01 	bl	8003f14 <ssd1306_WriteString>
			  ssd1306_SetCursor(32,40);
 8005912:	2128      	movs	r1, #40	@ 0x28
 8005914:	2020      	movs	r0, #32
 8005916:	f7fe fb23 	bl	8003f60 <ssd1306_SetCursor>

			  switch(chronostate){
 800591a:	4b34      	ldr	r3, [pc, #208]	@ (80059ec <statemachine+0x13a4>)
 800591c:	781b      	ldrb	r3, [r3, #0]
 800591e:	2b02      	cmp	r3, #2
 8005920:	d072      	beq.n	8005a08 <statemachine+0x13c0>
 8005922:	2b02      	cmp	r3, #2
 8005924:	f300 80a1 	bgt.w	8005a6a <statemachine+0x1422>
 8005928:	2b00      	cmp	r3, #0
 800592a:	d002      	beq.n	8005932 <statemachine+0x12ea>
 800592c:	2b01      	cmp	r3, #1
 800592e:	d01e      	beq.n	800596e <statemachine+0x1326>
 8005930:	e09b      	b.n	8005a6a <statemachine+0x1422>
			  case STATE_RESET:
				  min=0;
 8005932:	4b2f      	ldr	r3, [pc, #188]	@ (80059f0 <statemachine+0x13a8>)
 8005934:	f04f 0200 	mov.w	r2, #0
 8005938:	601a      	str	r2, [r3, #0]
				  seconde=0;
 800593a:	4b2e      	ldr	r3, [pc, #184]	@ (80059f4 <statemachine+0x13ac>)
 800593c:	f04f 0200 	mov.w	r2, #0
 8005940:	601a      	str	r2, [r3, #0]
				  calctime=0;
 8005942:	4b2d      	ldr	r3, [pc, #180]	@ (80059f8 <statemachine+0x13b0>)
 8005944:	2200      	movs	r2, #0
 8005946:	601a      	str	r2, [r3, #0]

				  	 if(BTN_B>=1){
 8005948:	4b21      	ldr	r3, [pc, #132]	@ (80059d0 <statemachine+0x1388>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	2b00      	cmp	r3, #0
 800594e:	f340 8087 	ble.w	8005a60 <statemachine+0x1418>
				  		chronostate++;
 8005952:	4b26      	ldr	r3, [pc, #152]	@ (80059ec <statemachine+0x13a4>)
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	3301      	adds	r3, #1
 8005958:	b2da      	uxtb	r2, r3
 800595a:	4b24      	ldr	r3, [pc, #144]	@ (80059ec <statemachine+0x13a4>)
 800595c:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 800595e:	4b1c      	ldr	r3, [pc, #112]	@ (80059d0 <statemachine+0x1388>)
 8005960:	2200      	movs	r2, #0
 8005962:	601a      	str	r2, [r3, #0]
				  		starttime=uwTick;
 8005964:	4b25      	ldr	r3, [pc, #148]	@ (80059fc <statemachine+0x13b4>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a25      	ldr	r2, [pc, #148]	@ (8005a00 <statemachine+0x13b8>)
 800596a:	6013      	str	r3, [r2, #0]

				  }


				  break;
 800596c:	e078      	b.n	8005a60 <statemachine+0x1418>
			  case STATE_RUN:
				  calctime=uwTick-starttime+timehandler;
 800596e:	4b23      	ldr	r3, [pc, #140]	@ (80059fc <statemachine+0x13b4>)
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	4b23      	ldr	r3, [pc, #140]	@ (8005a00 <statemachine+0x13b8>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	1ad2      	subs	r2, r2, r3
 8005978:	4b22      	ldr	r3, [pc, #136]	@ (8005a04 <statemachine+0x13bc>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4413      	add	r3, r2
 800597e:	4a1e      	ldr	r2, [pc, #120]	@ (80059f8 <statemachine+0x13b0>)
 8005980:	6013      	str	r3, [r2, #0]

				  if(BTN_B>=1){
 8005982:	4b13      	ldr	r3, [pc, #76]	@ (80059d0 <statemachine+0x1388>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	2b00      	cmp	r3, #0
 8005988:	dd6c      	ble.n	8005a64 <statemachine+0x141c>
				  		chronostate++;
 800598a:	4b18      	ldr	r3, [pc, #96]	@ (80059ec <statemachine+0x13a4>)
 800598c:	781b      	ldrb	r3, [r3, #0]
 800598e:	3301      	adds	r3, #1
 8005990:	b2da      	uxtb	r2, r3
 8005992:	4b16      	ldr	r3, [pc, #88]	@ (80059ec <statemachine+0x13a4>)
 8005994:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 8005996:	4b0e      	ldr	r3, [pc, #56]	@ (80059d0 <statemachine+0x1388>)
 8005998:	2200      	movs	r2, #0
 800599a:	601a      	str	r2, [r3, #0]
			  }


				  break;
 800599c:	e062      	b.n	8005a64 <statemachine+0x141c>
 800599e:	bf00      	nop
 80059a0:	20000620 	.word	0x20000620
 80059a4:	20000820 	.word	0x20000820
 80059a8:	20000b80 	.word	0x20000b80
 80059ac:	20000b7d 	.word	0x20000b7d
 80059b0:	20000b7e 	.word	0x20000b7e
 80059b4:	20000b7c 	.word	0x20000b7c
 80059b8:	20000014 	.word	0x20000014
 80059bc:	0801fa78 	.word	0x0801fa78
 80059c0:	0801fa80 	.word	0x0801fa80
 80059c4:	20000ac0 	.word	0x20000ac0
 80059c8:	2000001c 	.word	0x2000001c
 80059cc:	0801fa8c 	.word	0x0801fa8c
 80059d0:	20000864 	.word	0x20000864
 80059d4:	200005d6 	.word	0x200005d6
 80059d8:	20000b94 	.word	0x20000b94
 80059dc:	20000860 	.word	0x20000860
 80059e0:	200005d4 	.word	0x200005d4
 80059e4:	20000b98 	.word	0x20000b98
 80059e8:	0801fa98 	.word	0x0801fa98
 80059ec:	200005d7 	.word	0x200005d7
 80059f0:	20000b3c 	.word	0x20000b3c
 80059f4:	20000b38 	.word	0x20000b38
 80059f8:	20000b44 	.word	0x20000b44
 80059fc:	2000145c 	.word	0x2000145c
 8005a00:	20000b40 	.word	0x20000b40
 8005a04:	20000b48 	.word	0x20000b48
			  case STATE_PAUSE:
				  timehandler=calctime;
 8005a08:	4b88      	ldr	r3, [pc, #544]	@ (8005c2c <statemachine+0x15e4>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a88      	ldr	r2, [pc, #544]	@ (8005c30 <statemachine+0x15e8>)
 8005a0e:	6013      	str	r3, [r2, #0]

				  if(BTN_B>=1){
 8005a10:	4b88      	ldr	r3, [pc, #544]	@ (8005c34 <statemachine+0x15ec>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	dd0c      	ble.n	8005a32 <statemachine+0x13ea>
				  			chronostate--;
 8005a18:	4b87      	ldr	r3, [pc, #540]	@ (8005c38 <statemachine+0x15f0>)
 8005a1a:	781b      	ldrb	r3, [r3, #0]
 8005a1c:	3b01      	subs	r3, #1
 8005a1e:	b2da      	uxtb	r2, r3
 8005a20:	4b85      	ldr	r3, [pc, #532]	@ (8005c38 <statemachine+0x15f0>)
 8005a22:	701a      	strb	r2, [r3, #0]
				  			BTN_B=0;
 8005a24:	4b83      	ldr	r3, [pc, #524]	@ (8005c34 <statemachine+0x15ec>)
 8005a26:	2200      	movs	r2, #0
 8005a28:	601a      	str	r2, [r3, #0]
				  			starttime=uwTick;
 8005a2a:	4b84      	ldr	r3, [pc, #528]	@ (8005c3c <statemachine+0x15f4>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a84      	ldr	r2, [pc, #528]	@ (8005c40 <statemachine+0x15f8>)
 8005a30:	6013      	str	r3, [r2, #0]

			 }
				  if(BTN_B_LONG>=1){
 8005a32:	4b84      	ldr	r3, [pc, #528]	@ (8005c44 <statemachine+0x15fc>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	dd16      	ble.n	8005a68 <statemachine+0x1420>
				  				  	chronostate--;
 8005a3a:	4b7f      	ldr	r3, [pc, #508]	@ (8005c38 <statemachine+0x15f0>)
 8005a3c:	781b      	ldrb	r3, [r3, #0]
 8005a3e:	3b01      	subs	r3, #1
 8005a40:	b2da      	uxtb	r2, r3
 8005a42:	4b7d      	ldr	r3, [pc, #500]	@ (8005c38 <statemachine+0x15f0>)
 8005a44:	701a      	strb	r2, [r3, #0]
				  				  	chronostate--;
 8005a46:	4b7c      	ldr	r3, [pc, #496]	@ (8005c38 <statemachine+0x15f0>)
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	3b01      	subs	r3, #1
 8005a4c:	b2da      	uxtb	r2, r3
 8005a4e:	4b7a      	ldr	r3, [pc, #488]	@ (8005c38 <statemachine+0x15f0>)
 8005a50:	701a      	strb	r2, [r3, #0]
				  				  	BTN_B_LONG=0;
 8005a52:	4b7c      	ldr	r3, [pc, #496]	@ (8005c44 <statemachine+0x15fc>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	601a      	str	r2, [r3, #0]
				  				  	timehandler=0;
 8005a58:	4b75      	ldr	r3, [pc, #468]	@ (8005c30 <statemachine+0x15e8>)
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	601a      	str	r2, [r3, #0]
				  			 }


				  break;
 8005a5e:	e003      	b.n	8005a68 <statemachine+0x1420>
				  break;
 8005a60:	bf00      	nop
 8005a62:	e002      	b.n	8005a6a <statemachine+0x1422>
				  break;
 8005a64:	bf00      	nop
 8005a66:	e000      	b.n	8005a6a <statemachine+0x1422>
				  break;
 8005a68:	bf00      	nop
			  }

			  min=floor((float) calctime/60000);
 8005a6a:	4b70      	ldr	r3, [pc, #448]	@ (8005c2c <statemachine+0x15e4>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	ee07 3a90 	vmov	s15, r3
 8005a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a76:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8005c48 <statemachine+0x1600>
 8005a7a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005a7e:	ee16 0a90 	vmov	r0, s13
 8005a82:	f7fa fd39 	bl	80004f8 <__aeabi_f2d>
 8005a86:	4602      	mov	r2, r0
 8005a88:	460b      	mov	r3, r1
 8005a8a:	ec43 2b10 	vmov	d0, r2, r3
 8005a8e:	f018 fabb 	bl	801e008 <floor>
 8005a92:	ec53 2b10 	vmov	r2, r3, d0
 8005a96:	4610      	mov	r0, r2
 8005a98:	4619      	mov	r1, r3
 8005a9a:	f7fb f87d 	bl	8000b98 <__aeabi_d2f>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	4a6a      	ldr	r2, [pc, #424]	@ (8005c4c <statemachine+0x1604>)
 8005aa2:	6013      	str	r3, [r2, #0]
			  seconde=(float) ((calctime-(min*60000))/1000);
 8005aa4:	4b61      	ldr	r3, [pc, #388]	@ (8005c2c <statemachine+0x15e4>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	ee07 3a90 	vmov	s15, r3
 8005aac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005ab0:	4b66      	ldr	r3, [pc, #408]	@ (8005c4c <statemachine+0x1604>)
 8005ab2:	edd3 7a00 	vldr	s15, [r3]
 8005ab6:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8005c48 <statemachine+0x1600>
 8005aba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005abe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005ac2:	eddf 6a63 	vldr	s13, [pc, #396]	@ 8005c50 <statemachine+0x1608>
 8005ac6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005aca:	4b62      	ldr	r3, [pc, #392]	@ (8005c54 <statemachine+0x160c>)
 8005acc:	edc3 7a00 	vstr	s15, [r3]
			  snprintf((char *)bufferscreen,15, "%0.0fmin",min);
 8005ad0:	4b5e      	ldr	r3, [pc, #376]	@ (8005c4c <statemachine+0x1604>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f7fa fd0f 	bl	80004f8 <__aeabi_f2d>
 8005ada:	4602      	mov	r2, r0
 8005adc:	460b      	mov	r3, r1
 8005ade:	e9cd 2300 	strd	r2, r3, [sp]
 8005ae2:	4a5d      	ldr	r2, [pc, #372]	@ (8005c58 <statemachine+0x1610>)
 8005ae4:	210f      	movs	r1, #15
 8005ae6:	485d      	ldr	r0, [pc, #372]	@ (8005c5c <statemachine+0x1614>)
 8005ae8:	f015 fb9c 	bl	801b224 <sniprintf>
			  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8005aec:	4a5c      	ldr	r2, [pc, #368]	@ (8005c60 <statemachine+0x1618>)
 8005aee:	2301      	movs	r3, #1
 8005af0:	ca06      	ldmia	r2, {r1, r2}
 8005af2:	485a      	ldr	r0, [pc, #360]	@ (8005c5c <statemachine+0x1614>)
 8005af4:	f7fe fa0e 	bl	8003f14 <ssd1306_WriteString>
			  ssd1306_SetCursor(32, 50);
 8005af8:	2132      	movs	r1, #50	@ 0x32
 8005afa:	2020      	movs	r0, #32
 8005afc:	f7fe fa30 	bl	8003f60 <ssd1306_SetCursor>
			  snprintf((char *)bufferscreen,15, "%0.3fs",seconde);
 8005b00:	4b54      	ldr	r3, [pc, #336]	@ (8005c54 <statemachine+0x160c>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4618      	mov	r0, r3
 8005b06:	f7fa fcf7 	bl	80004f8 <__aeabi_f2d>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	460b      	mov	r3, r1
 8005b0e:	e9cd 2300 	strd	r2, r3, [sp]
 8005b12:	4a54      	ldr	r2, [pc, #336]	@ (8005c64 <statemachine+0x161c>)
 8005b14:	210f      	movs	r1, #15
 8005b16:	4851      	ldr	r0, [pc, #324]	@ (8005c5c <statemachine+0x1614>)
 8005b18:	f015 fb84 	bl	801b224 <sniprintf>
			  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8005b1c:	4a50      	ldr	r2, [pc, #320]	@ (8005c60 <statemachine+0x1618>)
 8005b1e:	2301      	movs	r3, #1
 8005b20:	ca06      	ldmia	r2, {r1, r2}
 8005b22:	484e      	ldr	r0, [pc, #312]	@ (8005c5c <statemachine+0x1614>)
 8005b24:	f7fe f9f6 	bl	8003f14 <ssd1306_WriteString>


			  if(BTN_A>=1){
 8005b28:	4b4f      	ldr	r3, [pc, #316]	@ (8005c68 <statemachine+0x1620>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	dd0b      	ble.n	8005b48 <statemachine+0x1500>
			 	state++;
 8005b30:	4b4e      	ldr	r3, [pc, #312]	@ (8005c6c <statemachine+0x1624>)
 8005b32:	781b      	ldrb	r3, [r3, #0]
 8005b34:	3301      	adds	r3, #1
 8005b36:	b2da      	uxtb	r2, r3
 8005b38:	4b4c      	ldr	r3, [pc, #304]	@ (8005c6c <statemachine+0x1624>)
 8005b3a:	701a      	strb	r2, [r3, #0]
			 	BTN_A=0;
 8005b3c:	4b4a      	ldr	r3, [pc, #296]	@ (8005c68 <statemachine+0x1620>)
 8005b3e:	2200      	movs	r2, #0
 8005b40:	601a      	str	r2, [r3, #0]
			 	BTN_B=0;
 8005b42:	4b3c      	ldr	r3, [pc, #240]	@ (8005c34 <statemachine+0x15ec>)
 8005b44:	2200      	movs	r2, #0
 8005b46:	601a      	str	r2, [r3, #0]


	}
			  if(BTN_A_LONG>=1){
 8005b48:	4b49      	ldr	r3, [pc, #292]	@ (8005c70 <statemachine+0x1628>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	f340 830d 	ble.w	800616c <statemachine+0x1b24>
			  				 									 									  			 	state--;
 8005b52:	4b46      	ldr	r3, [pc, #280]	@ (8005c6c <statemachine+0x1624>)
 8005b54:	781b      	ldrb	r3, [r3, #0]
 8005b56:	3b01      	subs	r3, #1
 8005b58:	b2da      	uxtb	r2, r3
 8005b5a:	4b44      	ldr	r3, [pc, #272]	@ (8005c6c <statemachine+0x1624>)
 8005b5c:	701a      	strb	r2, [r3, #0]
			  				 									 									  			 	BTN_A=0;
 8005b5e:	4b42      	ldr	r3, [pc, #264]	@ (8005c68 <statemachine+0x1620>)
 8005b60:	2200      	movs	r2, #0
 8005b62:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_B=0;
 8005b64:	4b33      	ldr	r3, [pc, #204]	@ (8005c34 <statemachine+0x15ec>)
 8005b66:	2200      	movs	r2, #0
 8005b68:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_A_LONG=0;
 8005b6a:	4b41      	ldr	r3, [pc, #260]	@ (8005c70 <statemachine+0x1628>)
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	601a      	str	r2, [r3, #0]
			  				 									 									  	}
			  break;
 8005b70:	e2fc      	b.n	800616c <statemachine+0x1b24>




			  case STATE_USB:
				  ssd1306_Fill(Black);
 8005b72:	2000      	movs	r0, #0
 8005b74:	f7fe f8b2 	bl	8003cdc <ssd1306_Fill>
				  ssd1306_SetCursor(32,32);
 8005b78:	2120      	movs	r1, #32
 8005b7a:	2020      	movs	r0, #32
 8005b7c:	f7fe f9f0 	bl	8003f60 <ssd1306_SetCursor>
				  ssd1306_WriteString("usb",Font_6x8,White);
 8005b80:	4a3c      	ldr	r2, [pc, #240]	@ (8005c74 <statemachine+0x162c>)
 8005b82:	2301      	movs	r3, #1
 8005b84:	ca06      	ldmia	r2, {r1, r2}
 8005b86:	483c      	ldr	r0, [pc, #240]	@ (8005c78 <statemachine+0x1630>)
 8005b88:	f7fe f9c4 	bl	8003f14 <ssd1306_WriteString>
				  switch(usbstate){
 8005b8c:	4b3b      	ldr	r3, [pc, #236]	@ (8005c7c <statemachine+0x1634>)
 8005b8e:	781b      	ldrb	r3, [r3, #0]
 8005b90:	2b02      	cmp	r3, #2
 8005b92:	f000 815a 	beq.w	8005e4a <statemachine+0x1802>
 8005b96:	2b02      	cmp	r3, #2
 8005b98:	f300 82ea 	bgt.w	8006170 <statemachine+0x1b28>
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d002      	beq.n	8005ba6 <statemachine+0x155e>
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d071      	beq.n	8005c88 <statemachine+0x1640>
				 									 									  			 	BTN_B=0;
				 									 									  			 	BTN_A_LONG=0;
				 									 									  	}
				 					 break;
				 				  }
				  break;
 8005ba4:	e2e4      	b.n	8006170 <statemachine+0x1b28>
				 					  ssd1306_SetCursor(32,40);
 8005ba6:	2128      	movs	r1, #40	@ 0x28
 8005ba8:	2020      	movs	r0, #32
 8005baa:	f7fe f9d9 	bl	8003f60 <ssd1306_SetCursor>
				 					  ssd1306_WriteString("do nothing",Font_6x8,White);
 8005bae:	4a31      	ldr	r2, [pc, #196]	@ (8005c74 <statemachine+0x162c>)
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	ca06      	ldmia	r2, {r1, r2}
 8005bb4:	4832      	ldr	r0, [pc, #200]	@ (8005c80 <statemachine+0x1638>)
 8005bb6:	f7fe f9ad 	bl	8003f14 <ssd1306_WriteString>
				 					  usbtransmiten=0;
 8005bba:	4b32      	ldr	r3, [pc, #200]	@ (8005c84 <statemachine+0x163c>)
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	601a      	str	r2, [r3, #0]
				 					  if(BTN_B>=1){
 8005bc0:	4b1c      	ldr	r3, [pc, #112]	@ (8005c34 <statemachine+0x15ec>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	dd0b      	ble.n	8005be0 <statemachine+0x1598>
				 						  usbstate++;
 8005bc8:	4b2c      	ldr	r3, [pc, #176]	@ (8005c7c <statemachine+0x1634>)
 8005bca:	781b      	ldrb	r3, [r3, #0]
 8005bcc:	3301      	adds	r3, #1
 8005bce:	b2da      	uxtb	r2, r3
 8005bd0:	4b2a      	ldr	r3, [pc, #168]	@ (8005c7c <statemachine+0x1634>)
 8005bd2:	701a      	strb	r2, [r3, #0]
				 						  BTN_B=0;
 8005bd4:	4b17      	ldr	r3, [pc, #92]	@ (8005c34 <statemachine+0x15ec>)
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	601a      	str	r2, [r3, #0]
				 						  BTN_A=0;
 8005bda:	4b23      	ldr	r3, [pc, #140]	@ (8005c68 <statemachine+0x1620>)
 8005bdc:	2200      	movs	r2, #0
 8005bde:	601a      	str	r2, [r3, #0]
				 					 if(BTN_A>=1){
 8005be0:	4b21      	ldr	r3, [pc, #132]	@ (8005c68 <statemachine+0x1620>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	dd0b      	ble.n	8005c00 <statemachine+0x15b8>
				 						 state++;
 8005be8:	4b20      	ldr	r3, [pc, #128]	@ (8005c6c <statemachine+0x1624>)
 8005bea:	781b      	ldrb	r3, [r3, #0]
 8005bec:	3301      	adds	r3, #1
 8005bee:	b2da      	uxtb	r2, r3
 8005bf0:	4b1e      	ldr	r3, [pc, #120]	@ (8005c6c <statemachine+0x1624>)
 8005bf2:	701a      	strb	r2, [r3, #0]
				 									  			 	BTN_A=0;
 8005bf4:	4b1c      	ldr	r3, [pc, #112]	@ (8005c68 <statemachine+0x1620>)
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	601a      	str	r2, [r3, #0]
				 									  			 	BTN_B=0;
 8005bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8005c34 <statemachine+0x15ec>)
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	601a      	str	r2, [r3, #0]
				 					if(BTN_A_LONG>=1){
 8005c00:	4b1b      	ldr	r3, [pc, #108]	@ (8005c70 <statemachine+0x1628>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	f340 8234 	ble.w	8006072 <statemachine+0x1a2a>
				 									 									 									  			 	state--;
 8005c0a:	4b18      	ldr	r3, [pc, #96]	@ (8005c6c <statemachine+0x1624>)
 8005c0c:	781b      	ldrb	r3, [r3, #0]
 8005c0e:	3b01      	subs	r3, #1
 8005c10:	b2da      	uxtb	r2, r3
 8005c12:	4b16      	ldr	r3, [pc, #88]	@ (8005c6c <statemachine+0x1624>)
 8005c14:	701a      	strb	r2, [r3, #0]
				 									 									 									  			 	BTN_A=0;
 8005c16:	4b14      	ldr	r3, [pc, #80]	@ (8005c68 <statemachine+0x1620>)
 8005c18:	2200      	movs	r2, #0
 8005c1a:	601a      	str	r2, [r3, #0]
				 									 									 									  			 	BTN_B=0;
 8005c1c:	4b05      	ldr	r3, [pc, #20]	@ (8005c34 <statemachine+0x15ec>)
 8005c1e:	2200      	movs	r2, #0
 8005c20:	601a      	str	r2, [r3, #0]
				 									 									 									  			 	BTN_A_LONG=0;
 8005c22:	4b13      	ldr	r3, [pc, #76]	@ (8005c70 <statemachine+0x1628>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	601a      	str	r2, [r3, #0]
				 					  break;
 8005c28:	e223      	b.n	8006072 <statemachine+0x1a2a>
 8005c2a:	bf00      	nop
 8005c2c:	20000b44 	.word	0x20000b44
 8005c30:	20000b48 	.word	0x20000b48
 8005c34:	20000864 	.word	0x20000864
 8005c38:	200005d7 	.word	0x200005d7
 8005c3c:	2000145c 	.word	0x2000145c
 8005c40:	20000b40 	.word	0x20000b40
 8005c44:	20000b94 	.word	0x20000b94
 8005c48:	476a6000 	.word	0x476a6000
 8005c4c:	20000b3c 	.word	0x20000b3c
 8005c50:	447a0000 	.word	0x447a0000
 8005c54:	20000b38 	.word	0x20000b38
 8005c58:	0801faa0 	.word	0x0801faa0
 8005c5c:	20000ac0 	.word	0x20000ac0
 8005c60:	2000001c 	.word	0x2000001c
 8005c64:	0801faac 	.word	0x0801faac
 8005c68:	20000860 	.word	0x20000860
 8005c6c:	200005d4 	.word	0x200005d4
 8005c70:	20000b98 	.word	0x20000b98
 8005c74:	20000014 	.word	0x20000014
 8005c78:	0801fab4 	.word	0x0801fab4
 8005c7c:	200005d8 	.word	0x200005d8
 8005c80:	0801fab8 	.word	0x0801fab8
 8005c84:	20000b58 	.word	0x20000b58
				 					 ssd1306_SetCursor(32,40);
 8005c88:	2128      	movs	r1, #40	@ 0x28
 8005c8a:	2020      	movs	r0, #32
 8005c8c:	f7fe f968 	bl	8003f60 <ssd1306_SetCursor>
				 					ssd1306_WriteString("Push A",Font_6x8,White);
 8005c90:	4ab6      	ldr	r2, [pc, #728]	@ (8005f6c <statemachine+0x1924>)
 8005c92:	2301      	movs	r3, #1
 8005c94:	ca06      	ldmia	r2, {r1, r2}
 8005c96:	48b6      	ldr	r0, [pc, #728]	@ (8005f70 <statemachine+0x1928>)
 8005c98:	f7fe f93c 	bl	8003f14 <ssd1306_WriteString>
				 					ssd1306_SetCursor(32,48);
 8005c9c:	2130      	movs	r1, #48	@ 0x30
 8005c9e:	2020      	movs	r0, #32
 8005ca0:	f7fe f95e 	bl	8003f60 <ssd1306_SetCursor>
				 					ssd1306_WriteString("to erase",Font_6x8,White);
 8005ca4:	4ab1      	ldr	r2, [pc, #708]	@ (8005f6c <statemachine+0x1924>)
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	ca06      	ldmia	r2, {r1, r2}
 8005caa:	48b2      	ldr	r0, [pc, #712]	@ (8005f74 <statemachine+0x192c>)
 8005cac:	f7fe f932 	bl	8003f14 <ssd1306_WriteString>
				 					if(erasedisplay==1){
 8005cb0:	4bb1      	ldr	r3, [pc, #708]	@ (8005f78 <statemachine+0x1930>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d137      	bne.n	8005d28 <statemachine+0x16e0>
					 					 ssd1306_Fill(Black);
 8005cb8:	2000      	movs	r0, #0
 8005cba:	f7fe f80f 	bl	8003cdc <ssd1306_Fill>
					 					 ssd1306_SetCursor(32,32);
 8005cbe:	2120      	movs	r1, #32
 8005cc0:	2020      	movs	r0, #32
 8005cc2:	f7fe f94d 	bl	8003f60 <ssd1306_SetCursor>
					 					ssd1306_WriteString("usb",Font_6x8,White);
 8005cc6:	4aa9      	ldr	r2, [pc, #676]	@ (8005f6c <statemachine+0x1924>)
 8005cc8:	2301      	movs	r3, #1
 8005cca:	ca06      	ldmia	r2, {r1, r2}
 8005ccc:	48ab      	ldr	r0, [pc, #684]	@ (8005f7c <statemachine+0x1934>)
 8005cce:	f7fe f921 	bl	8003f14 <ssd1306_WriteString>
					 					ssd1306_SetCursor(32,42);
 8005cd2:	212a      	movs	r1, #42	@ 0x2a
 8005cd4:	2020      	movs	r0, #32
 8005cd6:	f7fe f943 	bl	8003f60 <ssd1306_SetCursor>
					 					ssd1306_WriteString("FIN",Font_7x10,White);
 8005cda:	4aa9      	ldr	r2, [pc, #676]	@ (8005f80 <statemachine+0x1938>)
 8005cdc:	2301      	movs	r3, #1
 8005cde:	ca06      	ldmia	r2, {r1, r2}
 8005ce0:	48a8      	ldr	r0, [pc, #672]	@ (8005f84 <statemachine+0x193c>)
 8005ce2:	f7fe f917 	bl	8003f14 <ssd1306_WriteString>
					 					ssd1306_SetCursor(32,56);
 8005ce6:	2138      	movs	r1, #56	@ 0x38
 8005ce8:	2020      	movs	r0, #32
 8005cea:	f7fe f939 	bl	8003f60 <ssd1306_SetCursor>
				 						snprintf((char  *)bufferscreen,50,"t=%0.2f",(float)erasetime/1000);
 8005cee:	4ba6      	ldr	r3, [pc, #664]	@ (8005f88 <statemachine+0x1940>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	ee07 3a90 	vmov	s15, r3
 8005cf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005cfa:	ed9f 7aa4 	vldr	s14, [pc, #656]	@ 8005f8c <statemachine+0x1944>
 8005cfe:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005d02:	ee16 0a90 	vmov	r0, s13
 8005d06:	f7fa fbf7 	bl	80004f8 <__aeabi_f2d>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	460b      	mov	r3, r1
 8005d0e:	e9cd 2300 	strd	r2, r3, [sp]
 8005d12:	4a9f      	ldr	r2, [pc, #636]	@ (8005f90 <statemachine+0x1948>)
 8005d14:	2132      	movs	r1, #50	@ 0x32
 8005d16:	489f      	ldr	r0, [pc, #636]	@ (8005f94 <statemachine+0x194c>)
 8005d18:	f015 fa84 	bl	801b224 <sniprintf>
				 						ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 8005d1c:	4a93      	ldr	r2, [pc, #588]	@ (8005f6c <statemachine+0x1924>)
 8005d1e:	2301      	movs	r3, #1
 8005d20:	ca06      	ldmia	r2, {r1, r2}
 8005d22:	489c      	ldr	r0, [pc, #624]	@ (8005f94 <statemachine+0x194c>)
 8005d24:	f7fe f8f6 	bl	8003f14 <ssd1306_WriteString>
				 					if(BTN_A>=1){
 8005d28:	4b9b      	ldr	r3, [pc, #620]	@ (8005f98 <statemachine+0x1950>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	dd7a      	ble.n	8005e26 <statemachine+0x17de>
				 						erasetime=HAL_GetTick();
 8005d30:	f001 fa46 	bl	80071c0 <HAL_GetTick>
 8005d34:	4603      	mov	r3, r0
 8005d36:	461a      	mov	r2, r3
 8005d38:	4b93      	ldr	r3, [pc, #588]	@ (8005f88 <statemachine+0x1940>)
 8005d3a:	601a      	str	r2, [r3, #0]
				 						for(int i=0;i<=(int)floor((pagenumber)/16);i++){
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	60fb      	str	r3, [r7, #12]
 8005d40:	e03f      	b.n	8005dc2 <statemachine+0x177a>
				 							ssd1306_Fill(Black);
 8005d42:	2000      	movs	r0, #0
 8005d44:	f7fd ffca 	bl	8003cdc <ssd1306_Fill>
				 							ssd1306_SetCursor(32,32);
 8005d48:	2120      	movs	r1, #32
 8005d4a:	2020      	movs	r0, #32
 8005d4c:	f7fe f908 	bl	8003f60 <ssd1306_SetCursor>
				 							ssd1306_WriteString("usb",Font_6x8,White);
 8005d50:	4a86      	ldr	r2, [pc, #536]	@ (8005f6c <statemachine+0x1924>)
 8005d52:	2301      	movs	r3, #1
 8005d54:	ca06      	ldmia	r2, {r1, r2}
 8005d56:	4889      	ldr	r0, [pc, #548]	@ (8005f7c <statemachine+0x1934>)
 8005d58:	f7fe f8dc 	bl	8003f14 <ssd1306_WriteString>
				 							SPIF_EraseSector(&hspif1,i);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	4619      	mov	r1, r3
 8005d60:	488e      	ldr	r0, [pc, #568]	@ (8005f9c <statemachine+0x1954>)
 8005d62:	f011 fc24 	bl	80175ae <SPIF_EraseSector>
				 							if(i>=1){
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	dd21      	ble.n	8005db0 <statemachine+0x1768>
				 							percentage((float) (i*100)/((int)floor((pagenumber)/16)));
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2264      	movs	r2, #100	@ 0x64
 8005d70:	fb02 f303 	mul.w	r3, r2, r3
 8005d74:	ee07 3a90 	vmov	s15, r3
 8005d78:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8005d7c:	4b88      	ldr	r3, [pc, #544]	@ (8005fa0 <statemachine+0x1958>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	da00      	bge.n	8005d86 <statemachine+0x173e>
 8005d84:	330f      	adds	r3, #15
 8005d86:	111b      	asrs	r3, r3, #4
 8005d88:	4618      	mov	r0, r3
 8005d8a:	f7fa fba3 	bl	80004d4 <__aeabi_i2d>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	460b      	mov	r3, r1
 8005d92:	4610      	mov	r0, r2
 8005d94:	4619      	mov	r1, r3
 8005d96:	f7fa feb7 	bl	8000b08 <__aeabi_d2iz>
 8005d9a:	ee07 0a90 	vmov	s15, r0
 8005d9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005da2:	ee88 7a27 	vdiv.f32	s14, s16, s15
 8005da6:	eeb0 0a47 	vmov.f32	s0, s14
 8005daa:	f7fe fbed 	bl	8004588 <percentage>
 8005dae:	e003      	b.n	8005db8 <statemachine+0x1770>
				 								percentage((float) 0);
 8005db0:	ed9f 0a7c 	vldr	s0, [pc, #496]	@ 8005fa4 <statemachine+0x195c>
 8005db4:	f7fe fbe8 	bl	8004588 <percentage>
				 							ssd1306_UpdateScreen();
 8005db8:	f7fd ffa8 	bl	8003d0c <ssd1306_UpdateScreen>
				 						for(int i=0;i<=(int)floor((pagenumber)/16);i++){
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	60fb      	str	r3, [r7, #12]
 8005dc2:	4b77      	ldr	r3, [pc, #476]	@ (8005fa0 <statemachine+0x1958>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	da00      	bge.n	8005dcc <statemachine+0x1784>
 8005dca:	330f      	adds	r3, #15
 8005dcc:	111b      	asrs	r3, r3, #4
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7fa fb80 	bl	80004d4 <__aeabi_i2d>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	460b      	mov	r3, r1
 8005dd8:	4610      	mov	r0, r2
 8005dda:	4619      	mov	r1, r3
 8005ddc:	f7fa fe94 	bl	8000b08 <__aeabi_d2iz>
 8005de0:	4602      	mov	r2, r0
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	4293      	cmp	r3, r2
 8005de6:	ddac      	ble.n	8005d42 <statemachine+0x16fa>
				 						SPIF_EraseSector(&hspif1, (int)floor((MAX_WRITE_PAGE+1)/16));
 8005de8:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8005dec:	486b      	ldr	r0, [pc, #428]	@ (8005f9c <statemachine+0x1954>)
 8005dee:	f011 fbde 	bl	80175ae <SPIF_EraseSector>
				 						erasetime=HAL_GetTick()-erasetime;
 8005df2:	f001 f9e5 	bl	80071c0 <HAL_GetTick>
 8005df6:	4603      	mov	r3, r0
 8005df8:	4a63      	ldr	r2, [pc, #396]	@ (8005f88 <statemachine+0x1940>)
 8005dfa:	6812      	ldr	r2, [r2, #0]
 8005dfc:	1a9b      	subs	r3, r3, r2
 8005dfe:	461a      	mov	r2, r3
 8005e00:	4b61      	ldr	r3, [pc, #388]	@ (8005f88 <statemachine+0x1940>)
 8005e02:	601a      	str	r2, [r3, #0]
				 						erasedisplay=1;
 8005e04:	4b5c      	ldr	r3, [pc, #368]	@ (8005f78 <statemachine+0x1930>)
 8005e06:	2201      	movs	r2, #1
 8005e08:	601a      	str	r2, [r3, #0]
				 						pageoffset=0;
 8005e0a:	4b67      	ldr	r3, [pc, #412]	@ (8005fa8 <statemachine+0x1960>)
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	601a      	str	r2, [r3, #0]
				 						pagenumber=0;
 8005e10:	4b63      	ldr	r3, [pc, #396]	@ (8005fa0 <statemachine+0x1958>)
 8005e12:	2200      	movs	r2, #0
 8005e14:	601a      	str	r2, [r3, #0]
				 						storeindex();
 8005e16:	f7fd fd85 	bl	8003924 <storeindex>
				 						BTN_A=0;
 8005e1a:	4b5f      	ldr	r3, [pc, #380]	@ (8005f98 <statemachine+0x1950>)
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	601a      	str	r2, [r3, #0]
				 						BTN_B=0;
 8005e20:	4b62      	ldr	r3, [pc, #392]	@ (8005fac <statemachine+0x1964>)
 8005e22:	2200      	movs	r2, #0
 8005e24:	601a      	str	r2, [r3, #0]
				 					if(BTN_B>=1){
 8005e26:	4b61      	ldr	r3, [pc, #388]	@ (8005fac <statemachine+0x1964>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	f340 8123 	ble.w	8006076 <statemachine+0x1a2e>
					 						usbstate++;
 8005e30:	4b5f      	ldr	r3, [pc, #380]	@ (8005fb0 <statemachine+0x1968>)
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	3301      	adds	r3, #1
 8005e36:	b2da      	uxtb	r2, r3
 8005e38:	4b5d      	ldr	r3, [pc, #372]	@ (8005fb0 <statemachine+0x1968>)
 8005e3a:	701a      	strb	r2, [r3, #0]
					 						  BTN_B=0;
 8005e3c:	4b5b      	ldr	r3, [pc, #364]	@ (8005fac <statemachine+0x1964>)
 8005e3e:	2200      	movs	r2, #0
 8005e40:	601a      	str	r2, [r3, #0]
					 						  BTN_A=0;
 8005e42:	4b55      	ldr	r3, [pc, #340]	@ (8005f98 <statemachine+0x1950>)
 8005e44:	2200      	movs	r2, #0
 8005e46:	601a      	str	r2, [r3, #0]
				 			  break;
 8005e48:	e115      	b.n	8006076 <statemachine+0x1a2e>
				 					ssd1306_Fill(Black);
 8005e4a:	2000      	movs	r0, #0
 8005e4c:	f7fd ff46 	bl	8003cdc <ssd1306_Fill>
				 					ssd1306_SetCursor(32,40);
 8005e50:	2128      	movs	r1, #40	@ 0x28
 8005e52:	2020      	movs	r0, #32
 8005e54:	f7fe f884 	bl	8003f60 <ssd1306_SetCursor>
				 					ssd1306_WriteString("write",Font_6x8,White);
 8005e58:	4a44      	ldr	r2, [pc, #272]	@ (8005f6c <statemachine+0x1924>)
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	ca06      	ldmia	r2, {r1, r2}
 8005e5e:	4855      	ldr	r0, [pc, #340]	@ (8005fb4 <statemachine+0x196c>)
 8005e60:	f7fe f858 	bl	8003f14 <ssd1306_WriteString>
				 					if(pagenumber>0){
 8005e64:	4b4e      	ldr	r3, [pc, #312]	@ (8005fa0 <statemachine+0x1958>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f340 80b1 	ble.w	8005fd0 <statemachine+0x1988>
				 					int i=0;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	60bb      	str	r3, [r7, #8]
				 					if(usbtransmiten==0){
 8005e72:	4b51      	ldr	r3, [pc, #324]	@ (8005fb8 <statemachine+0x1970>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d165      	bne.n	8005f46 <statemachine+0x18fe>
				 						while(i<pagenumber){
 8005e7a:	e036      	b.n	8005eea <statemachine+0x18a2>
				 							ssd1306_Fill(Black);
 8005e7c:	2000      	movs	r0, #0
 8005e7e:	f7fd ff2d 	bl	8003cdc <ssd1306_Fill>
				 							ssd1306_SetCursor(32,32);
 8005e82:	2120      	movs	r1, #32
 8005e84:	2020      	movs	r0, #32
 8005e86:	f7fe f86b 	bl	8003f60 <ssd1306_SetCursor>
				 							ssd1306_WriteString("write",Font_6x8,White);
 8005e8a:	4a38      	ldr	r2, [pc, #224]	@ (8005f6c <statemachine+0x1924>)
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	ca06      	ldmia	r2, {r1, r2}
 8005e90:	4848      	ldr	r0, [pc, #288]	@ (8005fb4 <statemachine+0x196c>)
 8005e92:	f7fe f83f 	bl	8003f14 <ssd1306_WriteString>
				 							SPIF_ReadPage(&hspif1,i, (uint8_t  *)flashread, 256, 0);
 8005e96:	68b9      	ldr	r1, [r7, #8]
 8005e98:	2300      	movs	r3, #0
 8005e9a:	9300      	str	r3, [sp, #0]
 8005e9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ea0:	4a46      	ldr	r2, [pc, #280]	@ (8005fbc <statemachine+0x1974>)
 8005ea2:	483e      	ldr	r0, [pc, #248]	@ (8005f9c <statemachine+0x1954>)
 8005ea4:	f011 fc24 	bl	80176f0 <SPIF_ReadPage>
				 							CDC_Transmit_FS((char  * )flashread,256);
 8005ea8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005eac:	4843      	ldr	r0, [pc, #268]	@ (8005fbc <statemachine+0x1974>)
 8005eae:	f012 fbfd 	bl	80186ac <CDC_Transmit_FS>
				 							percentage((float) (i*100)/pagenumber);
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	2264      	movs	r2, #100	@ 0x64
 8005eb6:	fb02 f303 	mul.w	r3, r2, r3
 8005eba:	ee07 3a90 	vmov	s15, r3
 8005ebe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005ec2:	4b37      	ldr	r3, [pc, #220]	@ (8005fa0 <statemachine+0x1958>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	ee07 3a90 	vmov	s15, r3
 8005eca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ece:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005ed2:	eeb0 0a66 	vmov.f32	s0, s13
 8005ed6:	f7fe fb57 	bl	8004588 <percentage>
				 							ssd1306_UpdateScreen();
 8005eda:	f7fd ff17 	bl	8003d0c <ssd1306_UpdateScreen>
				 							HAL_Delay(125);
 8005ede:	207d      	movs	r0, #125	@ 0x7d
 8005ee0:	f7fb fc25 	bl	800172e <HAL_Delay>
				 							i++;
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	60bb      	str	r3, [r7, #8]
				 						while(i<pagenumber){
 8005eea:	4b2d      	ldr	r3, [pc, #180]	@ (8005fa0 <statemachine+0x1958>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	68ba      	ldr	r2, [r7, #8]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	dbc3      	blt.n	8005e7c <statemachine+0x1834>
				 						SPIF_ReadPage(&hspif1,pagenumber, (uint8_t   *)flashread, pageoffset, 0);
 8005ef4:	4b2a      	ldr	r3, [pc, #168]	@ (8005fa0 <statemachine+0x1958>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4619      	mov	r1, r3
 8005efa:	4b2b      	ldr	r3, [pc, #172]	@ (8005fa8 <statemachine+0x1960>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	461a      	mov	r2, r3
 8005f00:	2300      	movs	r3, #0
 8005f02:	9300      	str	r3, [sp, #0]
 8005f04:	4613      	mov	r3, r2
 8005f06:	4a2d      	ldr	r2, [pc, #180]	@ (8005fbc <statemachine+0x1974>)
 8005f08:	4824      	ldr	r0, [pc, #144]	@ (8005f9c <statemachine+0x1954>)
 8005f0a:	f011 fbf1 	bl	80176f0 <SPIF_ReadPage>
				 						CDC_Transmit_FS((uint8_t   * )flashread,pageoffset);
 8005f0e:	4b26      	ldr	r3, [pc, #152]	@ (8005fa8 <statemachine+0x1960>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	4619      	mov	r1, r3
 8005f16:	4829      	ldr	r0, [pc, #164]	@ (8005fbc <statemachine+0x1974>)
 8005f18:	f012 fbc8 	bl	80186ac <CDC_Transmit_FS>
				 						HAL_Delay(125);
 8005f1c:	207d      	movs	r0, #125	@ 0x7d
 8005f1e:	f7fb fc06 	bl	800172e <HAL_Delay>
				 						int taillefin=0;
 8005f22:	2300      	movs	r3, #0
 8005f24:	607b      	str	r3, [r7, #4]
										taillefin = snprintf((char  *)usbbuffer,64,"findetrame\n\r");
 8005f26:	4a26      	ldr	r2, [pc, #152]	@ (8005fc0 <statemachine+0x1978>)
 8005f28:	2140      	movs	r1, #64	@ 0x40
 8005f2a:	4826      	ldr	r0, [pc, #152]	@ (8005fc4 <statemachine+0x197c>)
 8005f2c:	f015 f97a 	bl	801b224 <sniprintf>
 8005f30:	6078      	str	r0, [r7, #4]
				 						CDC_Transmit_FS((char  *)usbbuffer,taillefin);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	4619      	mov	r1, r3
 8005f38:	4822      	ldr	r0, [pc, #136]	@ (8005fc4 <statemachine+0x197c>)
 8005f3a:	f012 fbb7 	bl	80186ac <CDC_Transmit_FS>
				 						usbtransmiten=1;
 8005f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8005fb8 <statemachine+0x1970>)
 8005f40:	2201      	movs	r2, #1
 8005f42:	601a      	str	r2, [r3, #0]
 8005f44:	e003      	b.n	8005f4e <statemachine+0x1906>
				 						usbpercent=1;
 8005f46:	4b20      	ldr	r3, [pc, #128]	@ (8005fc8 <statemachine+0x1980>)
 8005f48:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005f4c:	601a      	str	r2, [r3, #0]
				 					ssd1306_Fill(Black);
 8005f4e:	2000      	movs	r0, #0
 8005f50:	f7fd fec4 	bl	8003cdc <ssd1306_Fill>
				 					ssd1306_SetCursor(32,48);
 8005f54:	2130      	movs	r1, #48	@ 0x30
 8005f56:	2020      	movs	r0, #32
 8005f58:	f7fe f802 	bl	8003f60 <ssd1306_SetCursor>
				 					ssd1306_WriteString("finish",Font_7x10,White);
 8005f5c:	4a08      	ldr	r2, [pc, #32]	@ (8005f80 <statemachine+0x1938>)
 8005f5e:	2301      	movs	r3, #1
 8005f60:	ca06      	ldmia	r2, {r1, r2}
 8005f62:	481a      	ldr	r0, [pc, #104]	@ (8005fcc <statemachine+0x1984>)
 8005f64:	f7fd ffd6 	bl	8003f14 <ssd1306_WriteString>
 8005f68:	e049      	b.n	8005ffe <statemachine+0x19b6>
 8005f6a:	bf00      	nop
 8005f6c:	20000014 	.word	0x20000014
 8005f70:	0801fac4 	.word	0x0801fac4
 8005f74:	0801facc 	.word	0x0801facc
 8005f78:	20000b54 	.word	0x20000b54
 8005f7c:	0801fab4 	.word	0x0801fab4
 8005f80:	2000001c 	.word	0x2000001c
 8005f84:	0801fad8 	.word	0x0801fad8
 8005f88:	20000b50 	.word	0x20000b50
 8005f8c:	447a0000 	.word	0x447a0000
 8005f90:	0801fadc 	.word	0x0801fadc
 8005f94:	20000ac0 	.word	0x20000ac0
 8005f98:	20000860 	.word	0x20000860
 8005f9c:	20000868 	.word	0x20000868
 8005fa0:	20000aa0 	.word	0x20000aa0
 8005fa4:	00000000 	.word	0x00000000
 8005fa8:	20000a9c 	.word	0x20000a9c
 8005fac:	20000864 	.word	0x20000864
 8005fb0:	200005d8 	.word	0x200005d8
 8005fb4:	0801fae4 	.word	0x0801fae4
 8005fb8:	20000b58 	.word	0x20000b58
 8005fbc:	2000099c 	.word	0x2000099c
 8005fc0:	0801faec 	.word	0x0801faec
 8005fc4:	20000af4 	.word	0x20000af4
 8005fc8:	20000b5c 	.word	0x20000b5c
 8005fcc:	0801fafc 	.word	0x0801fafc
				 							ssd1306_Fill(Black);
 8005fd0:	2000      	movs	r0, #0
 8005fd2:	f7fd fe83 	bl	8003cdc <ssd1306_Fill>
				 							ssd1306_SetCursor(32,40);
 8005fd6:	2128      	movs	r1, #40	@ 0x28
 8005fd8:	2020      	movs	r0, #32
 8005fda:	f7fd ffc1 	bl	8003f60 <ssd1306_SetCursor>
				 							ssd1306_WriteString("write",Font_7x10,White);
 8005fde:	4a69      	ldr	r2, [pc, #420]	@ (8006184 <statemachine+0x1b3c>)
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	ca06      	ldmia	r2, {r1, r2}
 8005fe4:	4868      	ldr	r0, [pc, #416]	@ (8006188 <statemachine+0x1b40>)
 8005fe6:	f7fd ff95 	bl	8003f14 <ssd1306_WriteString>
				 							ssd1306_SetCursor(32,50);
 8005fea:	2132      	movs	r1, #50	@ 0x32
 8005fec:	2020      	movs	r0, #32
 8005fee:	f7fd ffb7 	bl	8003f60 <ssd1306_SetCursor>
				 							ssd1306_WriteString("nothing",Font_7x10,White);
 8005ff2:	4a64      	ldr	r2, [pc, #400]	@ (8006184 <statemachine+0x1b3c>)
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	ca06      	ldmia	r2, {r1, r2}
 8005ff8:	4864      	ldr	r0, [pc, #400]	@ (800618c <statemachine+0x1b44>)
 8005ffa:	f7fd ff8b 	bl	8003f14 <ssd1306_WriteString>
				 					if(BTN_B>=1){
 8005ffe:	4b64      	ldr	r3, [pc, #400]	@ (8006190 <statemachine+0x1b48>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	2b00      	cmp	r3, #0
 8006004:	dd11      	ble.n	800602a <statemachine+0x19e2>
				 									 						usbstate--;
 8006006:	4b63      	ldr	r3, [pc, #396]	@ (8006194 <statemachine+0x1b4c>)
 8006008:	781b      	ldrb	r3, [r3, #0]
 800600a:	3b01      	subs	r3, #1
 800600c:	b2da      	uxtb	r2, r3
 800600e:	4b61      	ldr	r3, [pc, #388]	@ (8006194 <statemachine+0x1b4c>)
 8006010:	701a      	strb	r2, [r3, #0]
				 									 						usbstate--;
 8006012:	4b60      	ldr	r3, [pc, #384]	@ (8006194 <statemachine+0x1b4c>)
 8006014:	781b      	ldrb	r3, [r3, #0]
 8006016:	3b01      	subs	r3, #1
 8006018:	b2da      	uxtb	r2, r3
 800601a:	4b5e      	ldr	r3, [pc, #376]	@ (8006194 <statemachine+0x1b4c>)
 800601c:	701a      	strb	r2, [r3, #0]
				 									 						  BTN_B=0;
 800601e:	4b5c      	ldr	r3, [pc, #368]	@ (8006190 <statemachine+0x1b48>)
 8006020:	2200      	movs	r2, #0
 8006022:	601a      	str	r2, [r3, #0]
				 									 						  BTN_A=0;
 8006024:	4b5c      	ldr	r3, [pc, #368]	@ (8006198 <statemachine+0x1b50>)
 8006026:	2200      	movs	r2, #0
 8006028:	601a      	str	r2, [r3, #0]
				 					 if(BTN_A>=1){
 800602a:	4b5b      	ldr	r3, [pc, #364]	@ (8006198 <statemachine+0x1b50>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2b00      	cmp	r3, #0
 8006030:	dd0b      	ble.n	800604a <statemachine+0x1a02>
				 									  			 	state++;
 8006032:	4b5a      	ldr	r3, [pc, #360]	@ (800619c <statemachine+0x1b54>)
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	3301      	adds	r3, #1
 8006038:	b2da      	uxtb	r2, r3
 800603a:	4b58      	ldr	r3, [pc, #352]	@ (800619c <statemachine+0x1b54>)
 800603c:	701a      	strb	r2, [r3, #0]
				 									  			 	BTN_A=0;
 800603e:	4b56      	ldr	r3, [pc, #344]	@ (8006198 <statemachine+0x1b50>)
 8006040:	2200      	movs	r2, #0
 8006042:	601a      	str	r2, [r3, #0]
				 									  			 	BTN_B=0;
 8006044:	4b52      	ldr	r3, [pc, #328]	@ (8006190 <statemachine+0x1b48>)
 8006046:	2200      	movs	r2, #0
 8006048:	601a      	str	r2, [r3, #0]
				 					if(BTN_A_LONG>=1){
 800604a:	4b55      	ldr	r3, [pc, #340]	@ (80061a0 <statemachine+0x1b58>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	2b00      	cmp	r3, #0
 8006050:	dd13      	ble.n	800607a <statemachine+0x1a32>
				 									 									  			 	state--;
 8006052:	4b52      	ldr	r3, [pc, #328]	@ (800619c <statemachine+0x1b54>)
 8006054:	781b      	ldrb	r3, [r3, #0]
 8006056:	3b01      	subs	r3, #1
 8006058:	b2da      	uxtb	r2, r3
 800605a:	4b50      	ldr	r3, [pc, #320]	@ (800619c <statemachine+0x1b54>)
 800605c:	701a      	strb	r2, [r3, #0]
				 									 									  			 	BTN_A=0;
 800605e:	4b4e      	ldr	r3, [pc, #312]	@ (8006198 <statemachine+0x1b50>)
 8006060:	2200      	movs	r2, #0
 8006062:	601a      	str	r2, [r3, #0]
				 									 									  			 	BTN_B=0;
 8006064:	4b4a      	ldr	r3, [pc, #296]	@ (8006190 <statemachine+0x1b48>)
 8006066:	2200      	movs	r2, #0
 8006068:	601a      	str	r2, [r3, #0]
				 									 									  			 	BTN_A_LONG=0;
 800606a:	4b4d      	ldr	r3, [pc, #308]	@ (80061a0 <statemachine+0x1b58>)
 800606c:	2200      	movs	r2, #0
 800606e:	601a      	str	r2, [r3, #0]
				 					 break;
 8006070:	e003      	b.n	800607a <statemachine+0x1a32>
				 					  break;
 8006072:	bf00      	nop
 8006074:	e07c      	b.n	8006170 <statemachine+0x1b28>
				 			  break;
 8006076:	bf00      	nop
 8006078:	e07a      	b.n	8006170 <statemachine+0x1b28>
				 					 break;
 800607a:	bf00      	nop
				  break;
 800607c:	e078      	b.n	8006170 <statemachine+0x1b28>

				  case STATE_BLUETOOTH:
					  ssd1306_Fill(Black);
 800607e:	2000      	movs	r0, #0
 8006080:	f7fd fe2c 	bl	8003cdc <ssd1306_Fill>
					  ssd1306_SetCursor(32,32);
 8006084:	2120      	movs	r1, #32
 8006086:	2020      	movs	r0, #32
 8006088:	f7fd ff6a 	bl	8003f60 <ssd1306_SetCursor>
					  ssd1306_WriteString("bluetooth",Font_6x8,White);
 800608c:	4a45      	ldr	r2, [pc, #276]	@ (80061a4 <statemachine+0x1b5c>)
 800608e:	2301      	movs	r3, #1
 8006090:	ca06      	ldmia	r2, {r1, r2}
 8006092:	4845      	ldr	r0, [pc, #276]	@ (80061a8 <statemachine+0x1b60>)
 8006094:	f7fd ff3e 	bl	8003f14 <ssd1306_WriteString>
					  ssd1306_SetCursor(32,42);
 8006098:	212a      	movs	r1, #42	@ 0x2a
 800609a:	2020      	movs	r0, #32
 800609c:	f7fd ff60 	bl	8003f60 <ssd1306_SetCursor>

					  ssd1306_WriteString((char *) blereceivebuf, Font_7x10, White);
 80060a0:	4a38      	ldr	r2, [pc, #224]	@ (8006184 <statemachine+0x1b3c>)
 80060a2:	2301      	movs	r3, #1
 80060a4:	ca06      	ldmia	r2, {r1, r2}
 80060a6:	4841      	ldr	r0, [pc, #260]	@ (80061ac <statemachine+0x1b64>)
 80060a8:	f7fd ff34 	bl	8003f14 <ssd1306_WriteString>
					  ssd1306_SetCursor(32,52);
 80060ac:	2134      	movs	r1, #52	@ 0x34
 80060ae:	2020      	movs	r0, #32
 80060b0:	f7fd ff56 	bl	8003f60 <ssd1306_SetCursor>
					  snprintf((char  *)bufferscreen,50,"t=%d",tpstot);
 80060b4:	4b3e      	ldr	r3, [pc, #248]	@ (80061b0 <statemachine+0x1b68>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a3e      	ldr	r2, [pc, #248]	@ (80061b4 <statemachine+0x1b6c>)
 80060ba:	2132      	movs	r1, #50	@ 0x32
 80060bc:	483e      	ldr	r0, [pc, #248]	@ (80061b8 <statemachine+0x1b70>)
 80060be:	f015 f8b1 	bl	801b224 <sniprintf>
					  ssd1306_WriteString((char  *)bufferscreen, Font_6x8, White);
 80060c2:	4a38      	ldr	r2, [pc, #224]	@ (80061a4 <statemachine+0x1b5c>)
 80060c4:	2301      	movs	r3, #1
 80060c6:	ca06      	ldmia	r2, {r1, r2}
 80060c8:	483b      	ldr	r0, [pc, #236]	@ (80061b8 <statemachine+0x1b70>)
 80060ca:	f7fd ff23 	bl	8003f14 <ssd1306_WriteString>



					  if(BTN_B>=1){
 80060ce:	4b30      	ldr	r3, [pc, #192]	@ (8006190 <statemachine+0x1b48>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	dd08      	ble.n	80060e8 <statemachine+0x1aa0>


						  bluetoothsend=1;
 80060d6:	4b39      	ldr	r3, [pc, #228]	@ (80061bc <statemachine+0x1b74>)
 80060d8:	2201      	movs	r2, #1
 80060da:	601a      	str	r2, [r3, #0]
						  BTN_B=0;
 80060dc:	4b2c      	ldr	r3, [pc, #176]	@ (8006190 <statemachine+0x1b48>)
 80060de:	2200      	movs	r2, #0
 80060e0:	601a      	str	r2, [r3, #0]
						  BTN_B_LONG=0;
 80060e2:	4b37      	ldr	r3, [pc, #220]	@ (80061c0 <statemachine+0x1b78>)
 80060e4:	2200      	movs	r2, #0
 80060e6:	601a      	str	r2, [r3, #0]
					  }


				  if(BTN_A>=1){
 80060e8:	4b2b      	ldr	r3, [pc, #172]	@ (8006198 <statemachine+0x1b50>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	dd23      	ble.n	8006138 <statemachine+0x1af0>
						state--;
 80060f0:	4b2a      	ldr	r3, [pc, #168]	@ (800619c <statemachine+0x1b54>)
 80060f2:	781b      	ldrb	r3, [r3, #0]
 80060f4:	3b01      	subs	r3, #1
 80060f6:	b2da      	uxtb	r2, r3
 80060f8:	4b28      	ldr	r3, [pc, #160]	@ (800619c <statemachine+0x1b54>)
 80060fa:	701a      	strb	r2, [r3, #0]
						state--;
 80060fc:	4b27      	ldr	r3, [pc, #156]	@ (800619c <statemachine+0x1b54>)
 80060fe:	781b      	ldrb	r3, [r3, #0]
 8006100:	3b01      	subs	r3, #1
 8006102:	b2da      	uxtb	r2, r3
 8006104:	4b25      	ldr	r3, [pc, #148]	@ (800619c <statemachine+0x1b54>)
 8006106:	701a      	strb	r2, [r3, #0]
						state--;
 8006108:	4b24      	ldr	r3, [pc, #144]	@ (800619c <statemachine+0x1b54>)
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	3b01      	subs	r3, #1
 800610e:	b2da      	uxtb	r2, r3
 8006110:	4b22      	ldr	r3, [pc, #136]	@ (800619c <statemachine+0x1b54>)
 8006112:	701a      	strb	r2, [r3, #0]
						state--;
 8006114:	4b21      	ldr	r3, [pc, #132]	@ (800619c <statemachine+0x1b54>)
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	3b01      	subs	r3, #1
 800611a:	b2da      	uxtb	r2, r3
 800611c:	4b1f      	ldr	r3, [pc, #124]	@ (800619c <statemachine+0x1b54>)
 800611e:	701a      	strb	r2, [r3, #0]
						state--;
 8006120:	4b1e      	ldr	r3, [pc, #120]	@ (800619c <statemachine+0x1b54>)
 8006122:	781b      	ldrb	r3, [r3, #0]
 8006124:	3b01      	subs	r3, #1
 8006126:	b2da      	uxtb	r2, r3
 8006128:	4b1c      	ldr	r3, [pc, #112]	@ (800619c <statemachine+0x1b54>)
 800612a:	701a      	strb	r2, [r3, #0]
						BTN_A=0;
 800612c:	4b1a      	ldr	r3, [pc, #104]	@ (8006198 <statemachine+0x1b50>)
 800612e:	2200      	movs	r2, #0
 8006130:	601a      	str	r2, [r3, #0]
						BTN_B=0;
 8006132:	4b17      	ldr	r3, [pc, #92]	@ (8006190 <statemachine+0x1b48>)
 8006134:	2200      	movs	r2, #0
 8006136:	601a      	str	r2, [r3, #0]
							}
					if(BTN_A_LONG>=1){
 8006138:	4b19      	ldr	r3, [pc, #100]	@ (80061a0 <statemachine+0x1b58>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	2b00      	cmp	r3, #0
 800613e:	dd19      	ble.n	8006174 <statemachine+0x1b2c>
							state--;
 8006140:	4b16      	ldr	r3, [pc, #88]	@ (800619c <statemachine+0x1b54>)
 8006142:	781b      	ldrb	r3, [r3, #0]
 8006144:	3b01      	subs	r3, #1
 8006146:	b2da      	uxtb	r2, r3
 8006148:	4b14      	ldr	r3, [pc, #80]	@ (800619c <statemachine+0x1b54>)
 800614a:	701a      	strb	r2, [r3, #0]
							BTN_A=0;
 800614c:	4b12      	ldr	r3, [pc, #72]	@ (8006198 <statemachine+0x1b50>)
 800614e:	2200      	movs	r2, #0
 8006150:	601a      	str	r2, [r3, #0]
							BTN_B=0;
 8006152:	4b0f      	ldr	r3, [pc, #60]	@ (8006190 <statemachine+0x1b48>)
 8006154:	2200      	movs	r2, #0
 8006156:	601a      	str	r2, [r3, #0]
							BTN_A_LONG=0;
 8006158:	4b11      	ldr	r3, [pc, #68]	@ (80061a0 <statemachine+0x1b58>)
 800615a:	2200      	movs	r2, #0
 800615c:	601a      	str	r2, [r3, #0]
							}



					  break;
 800615e:	e009      	b.n	8006174 <statemachine+0x1b2c>
				  									 	 break;
 8006160:	bf00      	nop
 8006162:	e008      	b.n	8006176 <statemachine+0x1b2e>
					  break;
 8006164:	bf00      	nop
 8006166:	e006      	b.n	8006176 <statemachine+0x1b2e>
			  break;
 8006168:	bf00      	nop
 800616a:	e004      	b.n	8006176 <statemachine+0x1b2e>
			  break;
 800616c:	bf00      	nop
 800616e:	e002      	b.n	8006176 <statemachine+0x1b2e>
				  break;
 8006170:	bf00      	nop
 8006172:	e000      	b.n	8006176 <statemachine+0x1b2e>
					  break;
 8006174:	bf00      	nop




	}
return ;
 8006176:	bf00      	nop
 8006178:	bf00      	nop
}
 800617a:	3718      	adds	r7, #24
 800617c:	46bd      	mov	sp, r7
 800617e:	ecbd 8b02 	vpop	{d8}
 8006182:	bdb0      	pop	{r4, r5, r7, pc}
 8006184:	2000001c 	.word	0x2000001c
 8006188:	0801fae4 	.word	0x0801fae4
 800618c:	0801fb04 	.word	0x0801fb04
 8006190:	20000864 	.word	0x20000864
 8006194:	200005d8 	.word	0x200005d8
 8006198:	20000860 	.word	0x20000860
 800619c:	200005d4 	.word	0x200005d4
 80061a0:	20000b98 	.word	0x20000b98
 80061a4:	20000014 	.word	0x20000014
 80061a8:	0801fb0c 	.word	0x0801fb0c
 80061ac:	20000ba0 	.word	0x20000ba0
 80061b0:	200011e4 	.word	0x200011e4
 80061b4:	0801fb18 	.word	0x0801fb18
 80061b8:	20000ac0 	.word	0x20000ac0
 80061bc:	20000b9c 	.word	0x20000b9c
 80061c0:	20000b94 	.word	0x20000b94

080061c4 <LL_AHB3_GRP1_EnableClock>:
{
 80061c4:	b480      	push	{r7}
 80061c6:	b085      	sub	sp, #20
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80061cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80061d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	4313      	orrs	r3, r2
 80061da:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80061dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	4013      	ands	r3, r2
 80061e6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80061e8:	68fb      	ldr	r3, [r7, #12]
}
 80061ea:	bf00      	nop
 80061ec:	3714      	adds	r7, #20
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr

080061f6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80061f6:	b580      	push	{r7, lr}
 80061f8:	af00      	add	r7, sp, #0



  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 80061fa:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80061fe:	f7ff ffe1 	bl	80061c4 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8006202:	2200      	movs	r2, #0
 8006204:	2100      	movs	r1, #0
 8006206:	202e      	movs	r0, #46	@ 0x2e
 8006208:	f002 f9b9 	bl	800857e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 800620c:	202e      	movs	r0, #46	@ 0x2e
 800620e:	f002 f9d0 	bl	80085b2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006212:	bf00      	nop
 8006214:	bd80      	pop	{r7, pc}
	...

08006218 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
  {
	   ssd1306_SetCursor(32, 20);
 800621c:	2114      	movs	r1, #20
 800621e:	2020      	movs	r0, #32
 8006220:	f7fd fe9e 	bl	8003f60 <ssd1306_SetCursor>
	   	  ssd1306_WriteString("NMI", Font_7x10, White);
 8006224:	4a04      	ldr	r2, [pc, #16]	@ (8006238 <NMI_Handler+0x20>)
 8006226:	2301      	movs	r3, #1
 8006228:	ca06      	ldmia	r2, {r1, r2}
 800622a:	4804      	ldr	r0, [pc, #16]	@ (800623c <NMI_Handler+0x24>)
 800622c:	f7fd fe72 	bl	8003f14 <ssd1306_WriteString>
	   	  ssd1306_UpdateScreen();
 8006230:	f7fd fd6c 	bl	8003d0c <ssd1306_UpdateScreen>
	   ssd1306_SetCursor(32, 20);
 8006234:	bf00      	nop
 8006236:	e7f1      	b.n	800621c <NMI_Handler+0x4>
 8006238:	2000001c 	.word	0x2000001c
 800623c:	0801fb20 	.word	0x0801fb20

08006240 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8006244:	2114      	movs	r1, #20
 8006246:	2020      	movs	r0, #32
 8006248:	f7fd fe8a 	bl	8003f60 <ssd1306_SetCursor>
	  ssd1306_WriteString("hardfault", Font_7x10, White);
 800624c:	4a04      	ldr	r2, [pc, #16]	@ (8006260 <HardFault_Handler+0x20>)
 800624e:	2301      	movs	r3, #1
 8006250:	ca06      	ldmia	r2, {r1, r2}
 8006252:	4804      	ldr	r0, [pc, #16]	@ (8006264 <HardFault_Handler+0x24>)
 8006254:	f7fd fe5e 	bl	8003f14 <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 8006258:	f7fd fd58 	bl	8003d0c <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 800625c:	bf00      	nop
 800625e:	e7f1      	b.n	8006244 <HardFault_Handler+0x4>
 8006260:	2000001c 	.word	0x2000001c
 8006264:	0801fb24 	.word	0x0801fb24

08006268 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 800626c:	2114      	movs	r1, #20
 800626e:	2020      	movs	r0, #32
 8006270:	f7fd fe76 	bl	8003f60 <ssd1306_SetCursor>
	  	  ssd1306_WriteString("mem", Font_7x10, White);
 8006274:	4a04      	ldr	r2, [pc, #16]	@ (8006288 <MemManage_Handler+0x20>)
 8006276:	2301      	movs	r3, #1
 8006278:	ca06      	ldmia	r2, {r1, r2}
 800627a:	4804      	ldr	r0, [pc, #16]	@ (800628c <MemManage_Handler+0x24>)
 800627c:	f7fd fe4a 	bl	8003f14 <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 8006280:	f7fd fd44 	bl	8003d0c <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 8006284:	bf00      	nop
 8006286:	e7f1      	b.n	800626c <MemManage_Handler+0x4>
 8006288:	2000001c 	.word	0x2000001c
 800628c:	0801fb30 	.word	0x0801fb30

08006290 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8006294:	2114      	movs	r1, #20
 8006296:	2020      	movs	r0, #32
 8006298:	f7fd fe62 	bl	8003f60 <ssd1306_SetCursor>
	  	  ssd1306_WriteString("bus", Font_7x10, White);
 800629c:	4a04      	ldr	r2, [pc, #16]	@ (80062b0 <BusFault_Handler+0x20>)
 800629e:	2301      	movs	r3, #1
 80062a0:	ca06      	ldmia	r2, {r1, r2}
 80062a2:	4804      	ldr	r0, [pc, #16]	@ (80062b4 <BusFault_Handler+0x24>)
 80062a4:	f7fd fe36 	bl	8003f14 <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 80062a8:	f7fd fd30 	bl	8003d0c <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 80062ac:	bf00      	nop
 80062ae:	e7f1      	b.n	8006294 <BusFault_Handler+0x4>
 80062b0:	2000001c 	.word	0x2000001c
 80062b4:	0801fb34 	.word	0x0801fb34

080062b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 80062bc:	2114      	movs	r1, #20
 80062be:	2020      	movs	r0, #32
 80062c0:	f7fd fe4e 	bl	8003f60 <ssd1306_SetCursor>
	  	  ssd1306_WriteString("usage", Font_7x10, White);
 80062c4:	4a04      	ldr	r2, [pc, #16]	@ (80062d8 <UsageFault_Handler+0x20>)
 80062c6:	2301      	movs	r3, #1
 80062c8:	ca06      	ldmia	r2, {r1, r2}
 80062ca:	4804      	ldr	r0, [pc, #16]	@ (80062dc <UsageFault_Handler+0x24>)
 80062cc:	f7fd fe22 	bl	8003f14 <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 80062d0:	f7fd fd1c 	bl	8003d0c <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 80062d4:	bf00      	nop
 80062d6:	e7f1      	b.n	80062bc <UsageFault_Handler+0x4>
 80062d8:	2000001c 	.word	0x2000001c
 80062dc:	0801fb38 	.word	0x0801fb38

080062e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80062e0:	b480      	push	{r7}
 80062e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80062e4:	bf00      	nop
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr

080062ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80062ee:	b480      	push	{r7}
 80062f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80062f2:	bf00      	nop
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80062fc:	b480      	push	{r7}
 80062fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006300:	bf00      	nop
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr

0800630a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800630a:	b580      	push	{r7, lr}
 800630c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800630e:	f000 ff43 	bl	8007198 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006312:	bf00      	nop
 8006314:	bd80      	pop	{r7, pc}

08006316 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8006316:	b580      	push	{r7, lr}
 8006318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 800631a:	f7fb fe59 	bl	8001fd0 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 800631e:	bf00      	nop
 8006320:	bd80      	pop	{r7, pc}
	...

08006324 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006328:	4802      	ldr	r0, [pc, #8]	@ (8006334 <DMA1_Channel1_IRQHandler+0x10>)
 800632a:	f002 fbfe 	bl	8008b2a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800632e:	bf00      	nop
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	200003f0 	.word	0x200003f0

08006338 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 800633c:	4802      	ldr	r0, [pc, #8]	@ (8006348 <DMA1_Channel2_IRQHandler+0x10>)
 800633e:	f002 fbf4 	bl	8008b2a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8006342:	bf00      	nop
 8006344:	bd80      	pop	{r7, pc}
 8006346:	bf00      	nop
 8006348:	200013fc 	.word	0x200013fc

0800634c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt, USB wake-up interrupt through EXTI line 28.
  */
void USB_LP_IRQHandler(void)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8006350:	4802      	ldr	r0, [pc, #8]	@ (800635c <USB_LP_IRQHandler+0x10>)
 8006352:	f003 fe87 	bl	800a064 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8006356:	bf00      	nop
 8006358:	bd80      	pop	{r7, pc}
 800635a:	bf00      	nop
 800635c:	20002a50 	.word	0x20002a50

08006360 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8006364:	4806      	ldr	r0, [pc, #24]	@ (8006380 <TIM1_UP_TIM16_IRQHandler+0x20>)
 8006366:	f008 fd14 	bl	800ed92 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
  updatedate();
 800636a:	f000 fa75 	bl	8006858 <updatedate>
  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 800636e:	2101      	movs	r1, #1
 8006370:	4804      	ldr	r0, [pc, #16]	@ (8006384 <TIM1_UP_TIM16_IRQHandler+0x24>)
 8006372:	f002 ffb5 	bl	80092e0 <HAL_GPIO_TogglePin>
  bluetoothsend=1;
 8006376:	4b04      	ldr	r3, [pc, #16]	@ (8006388 <TIM1_UP_TIM16_IRQHandler+0x28>)
 8006378:	2201      	movs	r2, #1
 800637a:	601a      	str	r2, [r3, #0]

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800637c:	bf00      	nop
 800637e:	bd80      	pop	{r7, pc}
 8006380:	20001238 	.word	0x20001238
 8006384:	48000400 	.word	0x48000400
 8006388:	20000b9c 	.word	0x20000b9c

0800638c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8006390:	4805      	ldr	r0, [pc, #20]	@ (80063a8 <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 8006392:	f008 fcfe 	bl	800ed92 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_1);
 8006396:	2102      	movs	r1, #2
 8006398:	4804      	ldr	r0, [pc, #16]	@ (80063ac <TIM1_TRG_COM_TIM17_IRQHandler+0x20>)
 800639a:	f002 ffa1 	bl	80092e0 <HAL_GPIO_TogglePin>
  enablewrite=1;
 800639e:	4b04      	ldr	r3, [pc, #16]	@ (80063b0 <TIM1_TRG_COM_TIM17_IRQHandler+0x24>)
 80063a0:	2201      	movs	r2, #1
 80063a2:	601a      	str	r2, [r3, #0]

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80063a4:	bf00      	nop
 80063a6:	bd80      	pop	{r7, pc}
 80063a8:	20001284 	.word	0x20001284
 80063ac:	48000400 	.word	0x48000400
 80063b0:	20000b78 	.word	0x20000b78

080063b4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80063b8:	4802      	ldr	r0, [pc, #8]	@ (80063c4 <SPI1_IRQHandler+0x10>)
 80063ba:	f008 f8ff 	bl	800e5bc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80063be:	bf00      	nop
 80063c0:	bd80      	pop	{r7, pc}
 80063c2:	bf00      	nop
 80063c4:	20000d78 	.word	0x20000d78

080063c8 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80063cc:	4802      	ldr	r0, [pc, #8]	@ (80063d8 <LPUART1_IRQHandler+0x10>)
 80063ce:	f009 fa77 	bl	800f8c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80063d2:	bf00      	nop
 80063d4:	bd80      	pop	{r7, pc}
 80063d6:	bf00      	nop
 80063d8:	200012d4 	.word	0x200012d4

080063dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80063e0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80063e4:	f002 ff96 	bl	8009314 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80063e8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80063ec:	f002 ff92 	bl	8009314 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80063f0:	bf00      	nop
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 80063f8:	f011 ff46 	bl	8018288 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 80063fc:	bf00      	nop
 80063fe:	bd80      	pop	{r7, pc}

08006400 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8006404:	f011 ff76 	bl	80182f4 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8006408:	bf00      	nop
 800640a:	bd80      	pop	{r7, pc}

0800640c <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8006410:	f002 ff98 	bl	8009344 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8006414:	bf00      	nop
 8006416:	bd80      	pop	{r7, pc}

08006418 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006418:	b480      	push	{r7}
 800641a:	af00      	add	r7, sp, #0
  return 1;
 800641c:	2301      	movs	r3, #1
}
 800641e:	4618      	mov	r0, r3
 8006420:	46bd      	mov	sp, r7
 8006422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006426:	4770      	bx	lr

08006428 <_kill>:

int _kill(int pid, int sig)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b082      	sub	sp, #8
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006432:	f015 f875 	bl	801b520 <__errno>
 8006436:	4603      	mov	r3, r0
 8006438:	2216      	movs	r2, #22
 800643a:	601a      	str	r2, [r3, #0]
  return -1;
 800643c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006440:	4618      	mov	r0, r3
 8006442:	3708      	adds	r7, #8
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <_exit>:

void _exit (int status)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b082      	sub	sp, #8
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006450:	f04f 31ff 	mov.w	r1, #4294967295
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f7ff ffe7 	bl	8006428 <_kill>
  while (1) {}    /* Make sure we hang here */
 800645a:	bf00      	nop
 800645c:	e7fd      	b.n	800645a <_exit+0x12>

0800645e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800645e:	b580      	push	{r7, lr}
 8006460:	b086      	sub	sp, #24
 8006462:	af00      	add	r7, sp, #0
 8006464:	60f8      	str	r0, [r7, #12]
 8006466:	60b9      	str	r1, [r7, #8]
 8006468:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800646a:	2300      	movs	r3, #0
 800646c:	617b      	str	r3, [r7, #20]
 800646e:	e00a      	b.n	8006486 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006470:	f3af 8000 	nop.w
 8006474:	4601      	mov	r1, r0
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	1c5a      	adds	r2, r3, #1
 800647a:	60ba      	str	r2, [r7, #8]
 800647c:	b2ca      	uxtb	r2, r1
 800647e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	3301      	adds	r3, #1
 8006484:	617b      	str	r3, [r7, #20]
 8006486:	697a      	ldr	r2, [r7, #20]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	429a      	cmp	r2, r3
 800648c:	dbf0      	blt.n	8006470 <_read+0x12>
  }

  return len;
 800648e:	687b      	ldr	r3, [r7, #4]
}
 8006490:	4618      	mov	r0, r3
 8006492:	3718      	adds	r7, #24
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}

08006498 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b086      	sub	sp, #24
 800649c:	af00      	add	r7, sp, #0
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	60b9      	str	r1, [r7, #8]
 80064a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80064a4:	2300      	movs	r3, #0
 80064a6:	617b      	str	r3, [r7, #20]
 80064a8:	e009      	b.n	80064be <_write+0x26>
  {
    __io_putchar(*ptr++);
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	1c5a      	adds	r2, r3, #1
 80064ae:	60ba      	str	r2, [r7, #8]
 80064b0:	781b      	ldrb	r3, [r3, #0]
 80064b2:	4618      	mov	r0, r3
 80064b4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	3301      	adds	r3, #1
 80064bc:	617b      	str	r3, [r7, #20]
 80064be:	697a      	ldr	r2, [r7, #20]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	dbf1      	blt.n	80064aa <_write+0x12>
  }
  return len;
 80064c6:	687b      	ldr	r3, [r7, #4]
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3718      	adds	r7, #24
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}

080064d0 <_close>:

int _close(int file)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b083      	sub	sp, #12
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80064d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80064dc:	4618      	mov	r0, r3
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
 80064f0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80064f8:	605a      	str	r2, [r3, #4]
  return 0;
 80064fa:	2300      	movs	r3, #0
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	370c      	adds	r7, #12
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr

08006508 <_isatty>:

int _isatty(int file)
{
 8006508:	b480      	push	{r7}
 800650a:	b083      	sub	sp, #12
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006510:	2301      	movs	r3, #1
}
 8006512:	4618      	mov	r0, r3
 8006514:	370c      	adds	r7, #12
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr

0800651e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800651e:	b480      	push	{r7}
 8006520:	b085      	sub	sp, #20
 8006522:	af00      	add	r7, sp, #0
 8006524:	60f8      	str	r0, [r7, #12]
 8006526:	60b9      	str	r1, [r7, #8]
 8006528:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800652a:	2300      	movs	r3, #0
}
 800652c:	4618      	mov	r0, r3
 800652e:	3714      	adds	r7, #20
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr

08006538 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b086      	sub	sp, #24
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006540:	4a14      	ldr	r2, [pc, #80]	@ (8006594 <_sbrk+0x5c>)
 8006542:	4b15      	ldr	r3, [pc, #84]	@ (8006598 <_sbrk+0x60>)
 8006544:	1ad3      	subs	r3, r2, r3
 8006546:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800654c:	4b13      	ldr	r3, [pc, #76]	@ (800659c <_sbrk+0x64>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d102      	bne.n	800655a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006554:	4b11      	ldr	r3, [pc, #68]	@ (800659c <_sbrk+0x64>)
 8006556:	4a12      	ldr	r2, [pc, #72]	@ (80065a0 <_sbrk+0x68>)
 8006558:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800655a:	4b10      	ldr	r3, [pc, #64]	@ (800659c <_sbrk+0x64>)
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	4413      	add	r3, r2
 8006562:	693a      	ldr	r2, [r7, #16]
 8006564:	429a      	cmp	r2, r3
 8006566:	d207      	bcs.n	8006578 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006568:	f014 ffda 	bl	801b520 <__errno>
 800656c:	4603      	mov	r3, r0
 800656e:	220c      	movs	r2, #12
 8006570:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006572:	f04f 33ff 	mov.w	r3, #4294967295
 8006576:	e009      	b.n	800658c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006578:	4b08      	ldr	r3, [pc, #32]	@ (800659c <_sbrk+0x64>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800657e:	4b07      	ldr	r3, [pc, #28]	@ (800659c <_sbrk+0x64>)
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4413      	add	r3, r2
 8006586:	4a05      	ldr	r2, [pc, #20]	@ (800659c <_sbrk+0x64>)
 8006588:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800658a:	68fb      	ldr	r3, [r7, #12]
}
 800658c:	4618      	mov	r0, r3
 800658e:	3718      	adds	r7, #24
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}
 8006594:	20030000 	.word	0x20030000
 8006598:	00000400 	.word	0x00000400
 800659c:	200011e8 	.word	0x200011e8
 80065a0:	20003138 	.word	0x20003138

080065a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80065a4:	b480      	push	{r7}
 80065a6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 80065a8:	4b24      	ldr	r3, [pc, #144]	@ (800663c <SystemInit+0x98>)
 80065aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065ae:	4a23      	ldr	r2, [pc, #140]	@ (800663c <SystemInit+0x98>)
 80065b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80065b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80065b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80065c2:	f043 0301 	orr.w	r3, r3, #1
 80065c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80065c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065cc:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80065d0:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80065d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80065dc:	4b18      	ldr	r3, [pc, #96]	@ (8006640 <SystemInit+0x9c>)
 80065de:	4013      	ands	r3, r2
 80065e0:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80065e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80065ee:	f023 0305 	bic.w	r3, r3, #5
 80065f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80065f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80065fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006602:	f023 0301 	bic.w	r3, r3, #1
 8006606:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 800660a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800660e:	4a0d      	ldr	r2, [pc, #52]	@ (8006644 <SystemInit+0xa0>)
 8006610:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8006612:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006616:	4a0b      	ldr	r2, [pc, #44]	@ (8006644 <SystemInit+0xa0>)
 8006618:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800661a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006624:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006628:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800662a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800662e:	2200      	movs	r2, #0
 8006630:	619a      	str	r2, [r3, #24]
}
 8006632:	bf00      	nop
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr
 800663c:	e000ed00 	.word	0xe000ed00
 8006640:	faf6fefb 	.word	0xfaf6fefb
 8006644:	22041000 	.word	0x22041000

08006648 <LL_APB1_GRP1_EnableClock>:
{
 8006648:	b480      	push	{r7}
 800664a:	b085      	sub	sp, #20
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8006650:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006654:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006656:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4313      	orrs	r3, r2
 800665e:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8006660:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006664:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4013      	ands	r3, r2
 800666a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800666c:	68fb      	ldr	r3, [r7, #12]
}
 800666e:	bf00      	nop
 8006670:	3714      	adds	r7, #20
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr

0800667a <LL_APB2_GRP1_EnableClock>:
{
 800667a:	b480      	push	{r7}
 800667c:	b085      	sub	sp, #20
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8006682:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006686:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006688:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	4313      	orrs	r3, r2
 8006690:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8006692:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006696:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	4013      	ands	r3, r2
 800669c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800669e:	68fb      	ldr	r3, [r7, #12]
}
 80066a0:	bf00      	nop
 80066a2:	3714      	adds	r7, #20
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <MX_TIM2_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b088      	sub	sp, #32
 80066b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80066b2:	f107 0310 	add.w	r3, r7, #16
 80066b6:	2200      	movs	r2, #0
 80066b8:	601a      	str	r2, [r3, #0]
 80066ba:	605a      	str	r2, [r3, #4]
 80066bc:	609a      	str	r2, [r3, #8]
 80066be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80066c0:	1d3b      	adds	r3, r7, #4
 80066c2:	2200      	movs	r2, #0
 80066c4:	601a      	str	r2, [r3, #0]
 80066c6:	605a      	str	r2, [r3, #4]
 80066c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80066ca:	4b1e      	ldr	r3, [pc, #120]	@ (8006744 <MX_TIM2_Init+0x98>)
 80066cc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80066d0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6400-1;
 80066d2:	4b1c      	ldr	r3, [pc, #112]	@ (8006744 <MX_TIM2_Init+0x98>)
 80066d4:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 80066d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80066da:	4b1a      	ldr	r3, [pc, #104]	@ (8006744 <MX_TIM2_Init+0x98>)
 80066dc:	2200      	movs	r2, #0
 80066de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80066e0:	4b18      	ldr	r3, [pc, #96]	@ (8006744 <MX_TIM2_Init+0x98>)
 80066e2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80066e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80066e8:	4b16      	ldr	r3, [pc, #88]	@ (8006744 <MX_TIM2_Init+0x98>)
 80066ea:	2200      	movs	r2, #0
 80066ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80066ee:	4b15      	ldr	r3, [pc, #84]	@ (8006744 <MX_TIM2_Init+0x98>)
 80066f0:	2200      	movs	r2, #0
 80066f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80066f4:	4813      	ldr	r0, [pc, #76]	@ (8006744 <MX_TIM2_Init+0x98>)
 80066f6:	f008 fa31 	bl	800eb5c <HAL_TIM_Base_Init>
 80066fa:	4603      	mov	r3, r0
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d001      	beq.n	8006704 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8006700:	f7fc faec 	bl	8002cdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006704:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006708:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800670a:	f107 0310 	add.w	r3, r7, #16
 800670e:	4619      	mov	r1, r3
 8006710:	480c      	ldr	r0, [pc, #48]	@ (8006744 <MX_TIM2_Init+0x98>)
 8006712:	f008 fc45 	bl	800efa0 <HAL_TIM_ConfigClockSource>
 8006716:	4603      	mov	r3, r0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d001      	beq.n	8006720 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 800671c:	f7fc fade 	bl	8002cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8006720:	2320      	movs	r3, #32
 8006722:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006724:	2300      	movs	r3, #0
 8006726:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006728:	1d3b      	adds	r3, r7, #4
 800672a:	4619      	mov	r1, r3
 800672c:	4805      	ldr	r0, [pc, #20]	@ (8006744 <MX_TIM2_Init+0x98>)
 800672e:	f008 fe3f 	bl	800f3b0 <HAL_TIMEx_MasterConfigSynchronization>
 8006732:	4603      	mov	r3, r0
 8006734:	2b00      	cmp	r3, #0
 8006736:	d001      	beq.n	800673c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8006738:	f7fc fad0 	bl	8002cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800673c:	bf00      	nop
 800673e:	3720      	adds	r7, #32
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}
 8006744:	200011ec 	.word	0x200011ec

08006748 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800674c:	4b10      	ldr	r3, [pc, #64]	@ (8006790 <MX_TIM16_Init+0x48>)
 800674e:	4a11      	ldr	r2, [pc, #68]	@ (8006794 <MX_TIM16_Init+0x4c>)
 8006750:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 64000-1;
 8006752:	4b0f      	ldr	r3, [pc, #60]	@ (8006790 <MX_TIM16_Init+0x48>)
 8006754:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8006758:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800675a:	4b0d      	ldr	r3, [pc, #52]	@ (8006790 <MX_TIM16_Init+0x48>)
 800675c:	2200      	movs	r2, #0
 800675e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000-1;
 8006760:	4b0b      	ldr	r3, [pc, #44]	@ (8006790 <MX_TIM16_Init+0x48>)
 8006762:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8006766:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006768:	4b09      	ldr	r3, [pc, #36]	@ (8006790 <MX_TIM16_Init+0x48>)
 800676a:	2200      	movs	r2, #0
 800676c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800676e:	4b08      	ldr	r3, [pc, #32]	@ (8006790 <MX_TIM16_Init+0x48>)
 8006770:	2200      	movs	r2, #0
 8006772:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006774:	4b06      	ldr	r3, [pc, #24]	@ (8006790 <MX_TIM16_Init+0x48>)
 8006776:	2200      	movs	r2, #0
 8006778:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800677a:	4805      	ldr	r0, [pc, #20]	@ (8006790 <MX_TIM16_Init+0x48>)
 800677c:	f008 f9ee 	bl	800eb5c <HAL_TIM_Base_Init>
 8006780:	4603      	mov	r3, r0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d001      	beq.n	800678a <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8006786:	f7fc faa9 	bl	8002cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800678a:	bf00      	nop
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	20001238 	.word	0x20001238
 8006794:	40014400 	.word	0x40014400

08006798 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800679c:	4b10      	ldr	r3, [pc, #64]	@ (80067e0 <MX_TIM17_Init+0x48>)
 800679e:	4a11      	ldr	r2, [pc, #68]	@ (80067e4 <MX_TIM17_Init+0x4c>)
 80067a0:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 64000-1;
 80067a2:	4b0f      	ldr	r3, [pc, #60]	@ (80067e0 <MX_TIM17_Init+0x48>)
 80067a4:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 80067a8:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80067aa:	4b0d      	ldr	r3, [pc, #52]	@ (80067e0 <MX_TIM17_Init+0x48>)
 80067ac:	2200      	movs	r2, #0
 80067ae:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 1000-1;
 80067b0:	4b0b      	ldr	r3, [pc, #44]	@ (80067e0 <MX_TIM17_Init+0x48>)
 80067b2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80067b6:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80067b8:	4b09      	ldr	r3, [pc, #36]	@ (80067e0 <MX_TIM17_Init+0x48>)
 80067ba:	2200      	movs	r2, #0
 80067bc:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80067be:	4b08      	ldr	r3, [pc, #32]	@ (80067e0 <MX_TIM17_Init+0x48>)
 80067c0:	2200      	movs	r2, #0
 80067c2:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80067c4:	4b06      	ldr	r3, [pc, #24]	@ (80067e0 <MX_TIM17_Init+0x48>)
 80067c6:	2200      	movs	r2, #0
 80067c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80067ca:	4805      	ldr	r0, [pc, #20]	@ (80067e0 <MX_TIM17_Init+0x48>)
 80067cc:	f008 f9c6 	bl	800eb5c <HAL_TIM_Base_Init>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d001      	beq.n	80067da <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 80067d6:	f7fc fa81 	bl	8002cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 80067da:	bf00      	nop
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	20001284 	.word	0x20001284
 80067e4:	40014800 	.word	0x40014800

080067e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b082      	sub	sp, #8
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067f8:	d103      	bne.n	8006802 <HAL_TIM_Base_MspInit+0x1a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80067fa:	2001      	movs	r0, #1
 80067fc:	f7ff ff24 	bl	8006648 <LL_APB1_GRP1_EnableClock>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8006800:	e022      	b.n	8006848 <HAL_TIM_Base_MspInit+0x60>
  else if(tim_baseHandle->Instance==TIM16)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a12      	ldr	r2, [pc, #72]	@ (8006850 <HAL_TIM_Base_MspInit+0x68>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d10c      	bne.n	8006826 <HAL_TIM_Base_MspInit+0x3e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800680c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8006810:	f7ff ff33 	bl	800667a <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 4, 0);
 8006814:	2200      	movs	r2, #0
 8006816:	2104      	movs	r1, #4
 8006818:	2019      	movs	r0, #25
 800681a:	f001 feb0 	bl	800857e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800681e:	2019      	movs	r0, #25
 8006820:	f001 fec7 	bl	80085b2 <HAL_NVIC_EnableIRQ>
}
 8006824:	e010      	b.n	8006848 <HAL_TIM_Base_MspInit+0x60>
  else if(tim_baseHandle->Instance==TIM17)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a0a      	ldr	r2, [pc, #40]	@ (8006854 <HAL_TIM_Base_MspInit+0x6c>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d10b      	bne.n	8006848 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8006830:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8006834:	f7ff ff21 	bl	800667a <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 2, 0);
 8006838:	2200      	movs	r2, #0
 800683a:	2102      	movs	r1, #2
 800683c:	201a      	movs	r0, #26
 800683e:	f001 fe9e 	bl	800857e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8006842:	201a      	movs	r0, #26
 8006844:	f001 feb5 	bl	80085b2 <HAL_NVIC_EnableIRQ>
}
 8006848:	bf00      	nop
 800684a:	3708      	adds	r7, #8
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}
 8006850:	40014400 	.word	0x40014400
 8006854:	40014800 	.word	0x40014800

08006858 <updatedate>:
  /* USER CODE END TIM17_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void updatedate(void){
 8006858:	b480      	push	{r7}
 800685a:	af00      	add	r7, sp, #0

	SEC+=1;
 800685c:	4b98      	ldr	r3, [pc, #608]	@ (8006ac0 <updatedate+0x268>)
 800685e:	781b      	ldrb	r3, [r3, #0]
 8006860:	3301      	adds	r3, #1
 8006862:	b2da      	uxtb	r2, r3
 8006864:	4b96      	ldr	r3, [pc, #600]	@ (8006ac0 <updatedate+0x268>)
 8006866:	701a      	strb	r2, [r3, #0]
	if(SEC>59){
 8006868:	4b95      	ldr	r3, [pc, #596]	@ (8006ac0 <updatedate+0x268>)
 800686a:	781b      	ldrb	r3, [r3, #0]
 800686c:	2b3b      	cmp	r3, #59	@ 0x3b
 800686e:	d908      	bls.n	8006882 <updatedate+0x2a>
		SEC=0;
 8006870:	4b93      	ldr	r3, [pc, #588]	@ (8006ac0 <updatedate+0x268>)
 8006872:	2200      	movs	r2, #0
 8006874:	701a      	strb	r2, [r3, #0]
		MINUTE+=1;
 8006876:	4b93      	ldr	r3, [pc, #588]	@ (8006ac4 <updatedate+0x26c>)
 8006878:	781b      	ldrb	r3, [r3, #0]
 800687a:	3301      	adds	r3, #1
 800687c:	b2da      	uxtb	r2, r3
 800687e:	4b91      	ldr	r3, [pc, #580]	@ (8006ac4 <updatedate+0x26c>)
 8006880:	701a      	strb	r2, [r3, #0]
	}

	if(MINUTE>59){
 8006882:	4b90      	ldr	r3, [pc, #576]	@ (8006ac4 <updatedate+0x26c>)
 8006884:	781b      	ldrb	r3, [r3, #0]
 8006886:	2b3b      	cmp	r3, #59	@ 0x3b
 8006888:	d908      	bls.n	800689c <updatedate+0x44>

		MINUTE=0;
 800688a:	4b8e      	ldr	r3, [pc, #568]	@ (8006ac4 <updatedate+0x26c>)
 800688c:	2200      	movs	r2, #0
 800688e:	701a      	strb	r2, [r3, #0]
		HR+=1;
 8006890:	4b8d      	ldr	r3, [pc, #564]	@ (8006ac8 <updatedate+0x270>)
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	3301      	adds	r3, #1
 8006896:	b2da      	uxtb	r2, r3
 8006898:	4b8b      	ldr	r3, [pc, #556]	@ (8006ac8 <updatedate+0x270>)
 800689a:	701a      	strb	r2, [r3, #0]
	}
	if(HR>=24){
 800689c:	4b8a      	ldr	r3, [pc, #552]	@ (8006ac8 <updatedate+0x270>)
 800689e:	781b      	ldrb	r3, [r3, #0]
 80068a0:	2b17      	cmp	r3, #23
 80068a2:	d908      	bls.n	80068b6 <updatedate+0x5e>
		HR=0;
 80068a4:	4b88      	ldr	r3, [pc, #544]	@ (8006ac8 <updatedate+0x270>)
 80068a6:	2200      	movs	r2, #0
 80068a8:	701a      	strb	r2, [r3, #0]
		JOURS+=1;
 80068aa:	4b88      	ldr	r3, [pc, #544]	@ (8006acc <updatedate+0x274>)
 80068ac:	781b      	ldrb	r3, [r3, #0]
 80068ae:	3301      	adds	r3, #1
 80068b0:	b2da      	uxtb	r2, r3
 80068b2:	4b86      	ldr	r3, [pc, #536]	@ (8006acc <updatedate+0x274>)
 80068b4:	701a      	strb	r2, [r3, #0]
	}
	switch (mois){
 80068b6:	4b86      	ldr	r3, [pc, #536]	@ (8006ad0 <updatedate+0x278>)
 80068b8:	781b      	ldrb	r3, [r3, #0]
 80068ba:	2b0b      	cmp	r3, #11
 80068bc:	f200 8137 	bhi.w	8006b2e <updatedate+0x2d6>
 80068c0:	a201      	add	r2, pc, #4	@ (adr r2, 80068c8 <updatedate+0x70>)
 80068c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068c6:	bf00      	nop
 80068c8:	080068f9 	.word	0x080068f9
 80068cc:	08006923 	.word	0x08006923
 80068d0:	0800694d 	.word	0x0800694d
 80068d4:	08006977 	.word	0x08006977
 80068d8:	080069a1 	.word	0x080069a1
 80068dc:	080069cb 	.word	0x080069cb
 80068e0:	080069f5 	.word	0x080069f5
 80068e4:	08006a1f 	.word	0x08006a1f
 80068e8:	08006a47 	.word	0x08006a47
 80068ec:	08006a6f 	.word	0x08006a6f
 80068f0:	08006a97 	.word	0x08006a97
 80068f4:	08006ad9 	.word	0x08006ad9

	case JANVIER:
		if(JOURS>31){
 80068f8:	4b74      	ldr	r3, [pc, #464]	@ (8006acc <updatedate+0x274>)
 80068fa:	781b      	ldrb	r3, [r3, #0]
 80068fc:	2b1f      	cmp	r3, #31
 80068fe:	f240 80ff 	bls.w	8006b00 <updatedate+0x2a8>
			JOURS=1;
 8006902:	4b72      	ldr	r3, [pc, #456]	@ (8006acc <updatedate+0x274>)
 8006904:	2201      	movs	r2, #1
 8006906:	701a      	strb	r2, [r3, #0]
			mois++;
 8006908:	4b71      	ldr	r3, [pc, #452]	@ (8006ad0 <updatedate+0x278>)
 800690a:	781b      	ldrb	r3, [r3, #0]
 800690c:	3301      	adds	r3, #1
 800690e:	b2da      	uxtb	r2, r3
 8006910:	4b6f      	ldr	r3, [pc, #444]	@ (8006ad0 <updatedate+0x278>)
 8006912:	701a      	strb	r2, [r3, #0]
			MOIS++;
 8006914:	4b6f      	ldr	r3, [pc, #444]	@ (8006ad4 <updatedate+0x27c>)
 8006916:	781b      	ldrb	r3, [r3, #0]
 8006918:	3301      	adds	r3, #1
 800691a:	b2da      	uxtb	r2, r3
 800691c:	4b6d      	ldr	r3, [pc, #436]	@ (8006ad4 <updatedate+0x27c>)
 800691e:	701a      	strb	r2, [r3, #0]
		}

		break;
 8006920:	e0ee      	b.n	8006b00 <updatedate+0x2a8>
	case FEVRIER:
		if(JOURS>29){
 8006922:	4b6a      	ldr	r3, [pc, #424]	@ (8006acc <updatedate+0x274>)
 8006924:	781b      	ldrb	r3, [r3, #0]
 8006926:	2b1d      	cmp	r3, #29
 8006928:	f240 80ec 	bls.w	8006b04 <updatedate+0x2ac>
					JOURS=1;
 800692c:	4b67      	ldr	r3, [pc, #412]	@ (8006acc <updatedate+0x274>)
 800692e:	2201      	movs	r2, #1
 8006930:	701a      	strb	r2, [r3, #0]
					mois++;
 8006932:	4b67      	ldr	r3, [pc, #412]	@ (8006ad0 <updatedate+0x278>)
 8006934:	781b      	ldrb	r3, [r3, #0]
 8006936:	3301      	adds	r3, #1
 8006938:	b2da      	uxtb	r2, r3
 800693a:	4b65      	ldr	r3, [pc, #404]	@ (8006ad0 <updatedate+0x278>)
 800693c:	701a      	strb	r2, [r3, #0]
					MOIS++;
 800693e:	4b65      	ldr	r3, [pc, #404]	@ (8006ad4 <updatedate+0x27c>)
 8006940:	781b      	ldrb	r3, [r3, #0]
 8006942:	3301      	adds	r3, #1
 8006944:	b2da      	uxtb	r2, r3
 8006946:	4b63      	ldr	r3, [pc, #396]	@ (8006ad4 <updatedate+0x27c>)
 8006948:	701a      	strb	r2, [r3, #0]
				}
		break;
 800694a:	e0db      	b.n	8006b04 <updatedate+0x2ac>
	case MARS:
		if(JOURS>31){
 800694c:	4b5f      	ldr	r3, [pc, #380]	@ (8006acc <updatedate+0x274>)
 800694e:	781b      	ldrb	r3, [r3, #0]
 8006950:	2b1f      	cmp	r3, #31
 8006952:	f240 80d9 	bls.w	8006b08 <updatedate+0x2b0>
					JOURS=1;
 8006956:	4b5d      	ldr	r3, [pc, #372]	@ (8006acc <updatedate+0x274>)
 8006958:	2201      	movs	r2, #1
 800695a:	701a      	strb	r2, [r3, #0]
					mois++;
 800695c:	4b5c      	ldr	r3, [pc, #368]	@ (8006ad0 <updatedate+0x278>)
 800695e:	781b      	ldrb	r3, [r3, #0]
 8006960:	3301      	adds	r3, #1
 8006962:	b2da      	uxtb	r2, r3
 8006964:	4b5a      	ldr	r3, [pc, #360]	@ (8006ad0 <updatedate+0x278>)
 8006966:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006968:	4b5a      	ldr	r3, [pc, #360]	@ (8006ad4 <updatedate+0x27c>)
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	3301      	adds	r3, #1
 800696e:	b2da      	uxtb	r2, r3
 8006970:	4b58      	ldr	r3, [pc, #352]	@ (8006ad4 <updatedate+0x27c>)
 8006972:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006974:	e0c8      	b.n	8006b08 <updatedate+0x2b0>
	case AVRIL:
		if(JOURS>30){
 8006976:	4b55      	ldr	r3, [pc, #340]	@ (8006acc <updatedate+0x274>)
 8006978:	781b      	ldrb	r3, [r3, #0]
 800697a:	2b1e      	cmp	r3, #30
 800697c:	f240 80c6 	bls.w	8006b0c <updatedate+0x2b4>
					JOURS=1;
 8006980:	4b52      	ldr	r3, [pc, #328]	@ (8006acc <updatedate+0x274>)
 8006982:	2201      	movs	r2, #1
 8006984:	701a      	strb	r2, [r3, #0]
					mois++;
 8006986:	4b52      	ldr	r3, [pc, #328]	@ (8006ad0 <updatedate+0x278>)
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	3301      	adds	r3, #1
 800698c:	b2da      	uxtb	r2, r3
 800698e:	4b50      	ldr	r3, [pc, #320]	@ (8006ad0 <updatedate+0x278>)
 8006990:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006992:	4b50      	ldr	r3, [pc, #320]	@ (8006ad4 <updatedate+0x27c>)
 8006994:	781b      	ldrb	r3, [r3, #0]
 8006996:	3301      	adds	r3, #1
 8006998:	b2da      	uxtb	r2, r3
 800699a:	4b4e      	ldr	r3, [pc, #312]	@ (8006ad4 <updatedate+0x27c>)
 800699c:	701a      	strb	r2, [r3, #0]
				}
		break;
 800699e:	e0b5      	b.n	8006b0c <updatedate+0x2b4>
	case MAI:
		if(JOURS>31){
 80069a0:	4b4a      	ldr	r3, [pc, #296]	@ (8006acc <updatedate+0x274>)
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	2b1f      	cmp	r3, #31
 80069a6:	f240 80b3 	bls.w	8006b10 <updatedate+0x2b8>
					JOURS=1;
 80069aa:	4b48      	ldr	r3, [pc, #288]	@ (8006acc <updatedate+0x274>)
 80069ac:	2201      	movs	r2, #1
 80069ae:	701a      	strb	r2, [r3, #0]
					mois++;
 80069b0:	4b47      	ldr	r3, [pc, #284]	@ (8006ad0 <updatedate+0x278>)
 80069b2:	781b      	ldrb	r3, [r3, #0]
 80069b4:	3301      	adds	r3, #1
 80069b6:	b2da      	uxtb	r2, r3
 80069b8:	4b45      	ldr	r3, [pc, #276]	@ (8006ad0 <updatedate+0x278>)
 80069ba:	701a      	strb	r2, [r3, #0]
					MOIS++;
 80069bc:	4b45      	ldr	r3, [pc, #276]	@ (8006ad4 <updatedate+0x27c>)
 80069be:	781b      	ldrb	r3, [r3, #0]
 80069c0:	3301      	adds	r3, #1
 80069c2:	b2da      	uxtb	r2, r3
 80069c4:	4b43      	ldr	r3, [pc, #268]	@ (8006ad4 <updatedate+0x27c>)
 80069c6:	701a      	strb	r2, [r3, #0]
				}
		break;
 80069c8:	e0a2      	b.n	8006b10 <updatedate+0x2b8>
	case JUIN:
		if(JOURS>30){
 80069ca:	4b40      	ldr	r3, [pc, #256]	@ (8006acc <updatedate+0x274>)
 80069cc:	781b      	ldrb	r3, [r3, #0]
 80069ce:	2b1e      	cmp	r3, #30
 80069d0:	f240 80a0 	bls.w	8006b14 <updatedate+0x2bc>
					JOURS=1;
 80069d4:	4b3d      	ldr	r3, [pc, #244]	@ (8006acc <updatedate+0x274>)
 80069d6:	2201      	movs	r2, #1
 80069d8:	701a      	strb	r2, [r3, #0]
					mois++;
 80069da:	4b3d      	ldr	r3, [pc, #244]	@ (8006ad0 <updatedate+0x278>)
 80069dc:	781b      	ldrb	r3, [r3, #0]
 80069de:	3301      	adds	r3, #1
 80069e0:	b2da      	uxtb	r2, r3
 80069e2:	4b3b      	ldr	r3, [pc, #236]	@ (8006ad0 <updatedate+0x278>)
 80069e4:	701a      	strb	r2, [r3, #0]
					MOIS++;
 80069e6:	4b3b      	ldr	r3, [pc, #236]	@ (8006ad4 <updatedate+0x27c>)
 80069e8:	781b      	ldrb	r3, [r3, #0]
 80069ea:	3301      	adds	r3, #1
 80069ec:	b2da      	uxtb	r2, r3
 80069ee:	4b39      	ldr	r3, [pc, #228]	@ (8006ad4 <updatedate+0x27c>)
 80069f0:	701a      	strb	r2, [r3, #0]
				}
		break;
 80069f2:	e08f      	b.n	8006b14 <updatedate+0x2bc>
	case JUILLET:
		if(JOURS>31){
 80069f4:	4b35      	ldr	r3, [pc, #212]	@ (8006acc <updatedate+0x274>)
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	2b1f      	cmp	r3, #31
 80069fa:	f240 808d 	bls.w	8006b18 <updatedate+0x2c0>
					JOURS=1;
 80069fe:	4b33      	ldr	r3, [pc, #204]	@ (8006acc <updatedate+0x274>)
 8006a00:	2201      	movs	r2, #1
 8006a02:	701a      	strb	r2, [r3, #0]
					mois++;
 8006a04:	4b32      	ldr	r3, [pc, #200]	@ (8006ad0 <updatedate+0x278>)
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	3301      	adds	r3, #1
 8006a0a:	b2da      	uxtb	r2, r3
 8006a0c:	4b30      	ldr	r3, [pc, #192]	@ (8006ad0 <updatedate+0x278>)
 8006a0e:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006a10:	4b30      	ldr	r3, [pc, #192]	@ (8006ad4 <updatedate+0x27c>)
 8006a12:	781b      	ldrb	r3, [r3, #0]
 8006a14:	3301      	adds	r3, #1
 8006a16:	b2da      	uxtb	r2, r3
 8006a18:	4b2e      	ldr	r3, [pc, #184]	@ (8006ad4 <updatedate+0x27c>)
 8006a1a:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006a1c:	e07c      	b.n	8006b18 <updatedate+0x2c0>
	case AOUT:
		if(JOURS>31){
 8006a1e:	4b2b      	ldr	r3, [pc, #172]	@ (8006acc <updatedate+0x274>)
 8006a20:	781b      	ldrb	r3, [r3, #0]
 8006a22:	2b1f      	cmp	r3, #31
 8006a24:	d97a      	bls.n	8006b1c <updatedate+0x2c4>
					JOURS=1;
 8006a26:	4b29      	ldr	r3, [pc, #164]	@ (8006acc <updatedate+0x274>)
 8006a28:	2201      	movs	r2, #1
 8006a2a:	701a      	strb	r2, [r3, #0]
					mois++;
 8006a2c:	4b28      	ldr	r3, [pc, #160]	@ (8006ad0 <updatedate+0x278>)
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	3301      	adds	r3, #1
 8006a32:	b2da      	uxtb	r2, r3
 8006a34:	4b26      	ldr	r3, [pc, #152]	@ (8006ad0 <updatedate+0x278>)
 8006a36:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006a38:	4b26      	ldr	r3, [pc, #152]	@ (8006ad4 <updatedate+0x27c>)
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	3301      	adds	r3, #1
 8006a3e:	b2da      	uxtb	r2, r3
 8006a40:	4b24      	ldr	r3, [pc, #144]	@ (8006ad4 <updatedate+0x27c>)
 8006a42:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006a44:	e06a      	b.n	8006b1c <updatedate+0x2c4>
	case SEPTEMBRE:
		if(JOURS>30){
 8006a46:	4b21      	ldr	r3, [pc, #132]	@ (8006acc <updatedate+0x274>)
 8006a48:	781b      	ldrb	r3, [r3, #0]
 8006a4a:	2b1e      	cmp	r3, #30
 8006a4c:	d968      	bls.n	8006b20 <updatedate+0x2c8>
					JOURS=1;
 8006a4e:	4b1f      	ldr	r3, [pc, #124]	@ (8006acc <updatedate+0x274>)
 8006a50:	2201      	movs	r2, #1
 8006a52:	701a      	strb	r2, [r3, #0]
					mois++;
 8006a54:	4b1e      	ldr	r3, [pc, #120]	@ (8006ad0 <updatedate+0x278>)
 8006a56:	781b      	ldrb	r3, [r3, #0]
 8006a58:	3301      	adds	r3, #1
 8006a5a:	b2da      	uxtb	r2, r3
 8006a5c:	4b1c      	ldr	r3, [pc, #112]	@ (8006ad0 <updatedate+0x278>)
 8006a5e:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006a60:	4b1c      	ldr	r3, [pc, #112]	@ (8006ad4 <updatedate+0x27c>)
 8006a62:	781b      	ldrb	r3, [r3, #0]
 8006a64:	3301      	adds	r3, #1
 8006a66:	b2da      	uxtb	r2, r3
 8006a68:	4b1a      	ldr	r3, [pc, #104]	@ (8006ad4 <updatedate+0x27c>)
 8006a6a:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006a6c:	e058      	b.n	8006b20 <updatedate+0x2c8>
	case OCTOBRE:
		if(JOURS>31){
 8006a6e:	4b17      	ldr	r3, [pc, #92]	@ (8006acc <updatedate+0x274>)
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	2b1f      	cmp	r3, #31
 8006a74:	d956      	bls.n	8006b24 <updatedate+0x2cc>
					JOURS=1;
 8006a76:	4b15      	ldr	r3, [pc, #84]	@ (8006acc <updatedate+0x274>)
 8006a78:	2201      	movs	r2, #1
 8006a7a:	701a      	strb	r2, [r3, #0]
					mois++;
 8006a7c:	4b14      	ldr	r3, [pc, #80]	@ (8006ad0 <updatedate+0x278>)
 8006a7e:	781b      	ldrb	r3, [r3, #0]
 8006a80:	3301      	adds	r3, #1
 8006a82:	b2da      	uxtb	r2, r3
 8006a84:	4b12      	ldr	r3, [pc, #72]	@ (8006ad0 <updatedate+0x278>)
 8006a86:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006a88:	4b12      	ldr	r3, [pc, #72]	@ (8006ad4 <updatedate+0x27c>)
 8006a8a:	781b      	ldrb	r3, [r3, #0]
 8006a8c:	3301      	adds	r3, #1
 8006a8e:	b2da      	uxtb	r2, r3
 8006a90:	4b10      	ldr	r3, [pc, #64]	@ (8006ad4 <updatedate+0x27c>)
 8006a92:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006a94:	e046      	b.n	8006b24 <updatedate+0x2cc>
	case NOVEMBRE:
		if(JOURS>30){
 8006a96:	4b0d      	ldr	r3, [pc, #52]	@ (8006acc <updatedate+0x274>)
 8006a98:	781b      	ldrb	r3, [r3, #0]
 8006a9a:	2b1e      	cmp	r3, #30
 8006a9c:	d944      	bls.n	8006b28 <updatedate+0x2d0>
					JOURS=1;
 8006a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8006acc <updatedate+0x274>)
 8006aa0:	2201      	movs	r2, #1
 8006aa2:	701a      	strb	r2, [r3, #0]
					mois++;
 8006aa4:	4b0a      	ldr	r3, [pc, #40]	@ (8006ad0 <updatedate+0x278>)
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	3301      	adds	r3, #1
 8006aaa:	b2da      	uxtb	r2, r3
 8006aac:	4b08      	ldr	r3, [pc, #32]	@ (8006ad0 <updatedate+0x278>)
 8006aae:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006ab0:	4b08      	ldr	r3, [pc, #32]	@ (8006ad4 <updatedate+0x27c>)
 8006ab2:	781b      	ldrb	r3, [r3, #0]
 8006ab4:	3301      	adds	r3, #1
 8006ab6:	b2da      	uxtb	r2, r3
 8006ab8:	4b06      	ldr	r3, [pc, #24]	@ (8006ad4 <updatedate+0x27c>)
 8006aba:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006abc:	e034      	b.n	8006b28 <updatedate+0x2d0>
 8006abe:	bf00      	nop
 8006ac0:	20000b7c 	.word	0x20000b7c
 8006ac4:	20000b7e 	.word	0x20000b7e
 8006ac8:	20000b7d 	.word	0x20000b7d
 8006acc:	20000010 	.word	0x20000010
 8006ad0:	20000b7f 	.word	0x20000b7f
 8006ad4:	20000011 	.word	0x20000011
	case DECEMBRE:
		if(JOURS>31){
 8006ad8:	4b1f      	ldr	r3, [pc, #124]	@ (8006b58 <updatedate+0x300>)
 8006ada:	781b      	ldrb	r3, [r3, #0]
 8006adc:	2b1f      	cmp	r3, #31
 8006ade:	d925      	bls.n	8006b2c <updatedate+0x2d4>
					JOURS=1;
 8006ae0:	4b1d      	ldr	r3, [pc, #116]	@ (8006b58 <updatedate+0x300>)
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	701a      	strb	r2, [r3, #0]
					mois++;
 8006ae6:	4b1d      	ldr	r3, [pc, #116]	@ (8006b5c <updatedate+0x304>)
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	3301      	adds	r3, #1
 8006aec:	b2da      	uxtb	r2, r3
 8006aee:	4b1b      	ldr	r3, [pc, #108]	@ (8006b5c <updatedate+0x304>)
 8006af0:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006af2:	4b1b      	ldr	r3, [pc, #108]	@ (8006b60 <updatedate+0x308>)
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	3301      	adds	r3, #1
 8006af8:	b2da      	uxtb	r2, r3
 8006afa:	4b19      	ldr	r3, [pc, #100]	@ (8006b60 <updatedate+0x308>)
 8006afc:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006afe:	e015      	b.n	8006b2c <updatedate+0x2d4>
		break;
 8006b00:	bf00      	nop
 8006b02:	e014      	b.n	8006b2e <updatedate+0x2d6>
		break;
 8006b04:	bf00      	nop
 8006b06:	e012      	b.n	8006b2e <updatedate+0x2d6>
		break;
 8006b08:	bf00      	nop
 8006b0a:	e010      	b.n	8006b2e <updatedate+0x2d6>
		break;
 8006b0c:	bf00      	nop
 8006b0e:	e00e      	b.n	8006b2e <updatedate+0x2d6>
		break;
 8006b10:	bf00      	nop
 8006b12:	e00c      	b.n	8006b2e <updatedate+0x2d6>
		break;
 8006b14:	bf00      	nop
 8006b16:	e00a      	b.n	8006b2e <updatedate+0x2d6>
		break;
 8006b18:	bf00      	nop
 8006b1a:	e008      	b.n	8006b2e <updatedate+0x2d6>
		break;
 8006b1c:	bf00      	nop
 8006b1e:	e006      	b.n	8006b2e <updatedate+0x2d6>
		break;
 8006b20:	bf00      	nop
 8006b22:	e004      	b.n	8006b2e <updatedate+0x2d6>
		break;
 8006b24:	bf00      	nop
 8006b26:	e002      	b.n	8006b2e <updatedate+0x2d6>
		break;
 8006b28:	bf00      	nop
 8006b2a:	e000      	b.n	8006b2e <updatedate+0x2d6>
		break;
 8006b2c:	bf00      	nop

	}

	if(MOIS>12){
 8006b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8006b60 <updatedate+0x308>)
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	2b0c      	cmp	r3, #12
 8006b34:	d90b      	bls.n	8006b4e <updatedate+0x2f6>
		mois=JANVIER;
 8006b36:	4b09      	ldr	r3, [pc, #36]	@ (8006b5c <updatedate+0x304>)
 8006b38:	2200      	movs	r2, #0
 8006b3a:	701a      	strb	r2, [r3, #0]
		MOIS=1;
 8006b3c:	4b08      	ldr	r3, [pc, #32]	@ (8006b60 <updatedate+0x308>)
 8006b3e:	2201      	movs	r2, #1
 8006b40:	701a      	strb	r2, [r3, #0]
		ANNEE++;
 8006b42:	4b08      	ldr	r3, [pc, #32]	@ (8006b64 <updatedate+0x30c>)
 8006b44:	881b      	ldrh	r3, [r3, #0]
 8006b46:	3301      	adds	r3, #1
 8006b48:	b29a      	uxth	r2, r3
 8006b4a:	4b06      	ldr	r3, [pc, #24]	@ (8006b64 <updatedate+0x30c>)
 8006b4c:	801a      	strh	r2, [r3, #0]
	}
}
 8006b4e:	bf00      	nop
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr
 8006b58:	20000010 	.word	0x20000010
 8006b5c:	20000b7f 	.word	0x20000b7f
 8006b60:	20000011 	.word	0x20000011
 8006b64:	20000012 	.word	0x20000012

08006b68 <LL_AHB2_GRP1_EnableClock>:
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006b70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b74:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006b76:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006b80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b84:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	4013      	ands	r3, r2
 8006b8a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
}
 8006b8e:	bf00      	nop
 8006b90:	3714      	adds	r7, #20
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr

08006b9a <LL_APB1_GRP2_EnableClock>:
{
 8006b9a:	b480      	push	{r7}
 8006b9c:	b085      	sub	sp, #20
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8006ba2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ba6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006ba8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8006bb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bb6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4013      	ands	r3, r2
 8006bbc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
}
 8006bc0:	bf00      	nop
 8006bc2:	3714      	adds	r7, #20
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr

08006bcc <LL_APB1_GRP2_DisableClock>:
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b083      	sub	sp, #12
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8006bd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bd8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	43db      	mvns	r3, r3
 8006bde:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006be2:	4013      	ands	r3, r2
 8006be4:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 8006be6:	bf00      	nop
 8006be8:	370c      	adds	r7, #12
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr

08006bf2 <LL_APB2_GRP1_EnableClock>:
{
 8006bf2:	b480      	push	{r7}
 8006bf4:	b085      	sub	sp, #20
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8006bfa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bfe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006c00:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8006c0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c0e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	4013      	ands	r3, r2
 8006c14:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006c16:	68fb      	ldr	r3, [r7, #12]
}
 8006c18:	bf00      	nop
 8006c1a:	3714      	adds	r7, #20
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr

08006c24 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b083      	sub	sp, #12
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8006c2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c30:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	43db      	mvns	r3, r3
 8006c36:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006c3a:	4013      	ands	r3, r2
 8006c3c:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8006c3e:	bf00      	nop
 8006c40:	370c      	adds	r7, #12
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr
	...

08006c4c <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8006c50:	4b22      	ldr	r3, [pc, #136]	@ (8006cdc <MX_LPUART1_UART_Init+0x90>)
 8006c52:	4a23      	ldr	r2, [pc, #140]	@ (8006ce0 <MX_LPUART1_UART_Init+0x94>)
 8006c54:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8006c56:	4b21      	ldr	r3, [pc, #132]	@ (8006cdc <MX_LPUART1_UART_Init+0x90>)
 8006c58:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8006c5c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006c5e:	4b1f      	ldr	r3, [pc, #124]	@ (8006cdc <MX_LPUART1_UART_Init+0x90>)
 8006c60:	2200      	movs	r2, #0
 8006c62:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8006c64:	4b1d      	ldr	r3, [pc, #116]	@ (8006cdc <MX_LPUART1_UART_Init+0x90>)
 8006c66:	2200      	movs	r2, #0
 8006c68:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8006c6a:	4b1c      	ldr	r3, [pc, #112]	@ (8006cdc <MX_LPUART1_UART_Init+0x90>)
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8006c70:	4b1a      	ldr	r3, [pc, #104]	@ (8006cdc <MX_LPUART1_UART_Init+0x90>)
 8006c72:	220c      	movs	r2, #12
 8006c74:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006c76:	4b19      	ldr	r3, [pc, #100]	@ (8006cdc <MX_LPUART1_UART_Init+0x90>)
 8006c78:	2200      	movs	r2, #0
 8006c7a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006c7c:	4b17      	ldr	r3, [pc, #92]	@ (8006cdc <MX_LPUART1_UART_Init+0x90>)
 8006c7e:	2200      	movs	r2, #0
 8006c80:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006c82:	4b16      	ldr	r3, [pc, #88]	@ (8006cdc <MX_LPUART1_UART_Init+0x90>)
 8006c84:	2200      	movs	r2, #0
 8006c86:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006c88:	4b14      	ldr	r3, [pc, #80]	@ (8006cdc <MX_LPUART1_UART_Init+0x90>)
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8006c8e:	4b13      	ldr	r3, [pc, #76]	@ (8006cdc <MX_LPUART1_UART_Init+0x90>)
 8006c90:	2200      	movs	r2, #0
 8006c92:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8006c94:	4811      	ldr	r0, [pc, #68]	@ (8006cdc <MX_LPUART1_UART_Init+0x90>)
 8006c96:	f008 fc29 	bl	800f4ec <HAL_UART_Init>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d001      	beq.n	8006ca4 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8006ca0:	f7fc f81c 	bl	8002cdc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006ca4:	2100      	movs	r1, #0
 8006ca6:	480d      	ldr	r0, [pc, #52]	@ (8006cdc <MX_LPUART1_UART_Init+0x90>)
 8006ca8:	f00a f82e 	bl	8010d08 <HAL_UARTEx_SetTxFifoThreshold>
 8006cac:	4603      	mov	r3, r0
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d001      	beq.n	8006cb6 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8006cb2:	f7fc f813 	bl	8002cdc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006cb6:	2100      	movs	r1, #0
 8006cb8:	4808      	ldr	r0, [pc, #32]	@ (8006cdc <MX_LPUART1_UART_Init+0x90>)
 8006cba:	f00a f863 	bl	8010d84 <HAL_UARTEx_SetRxFifoThreshold>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d001      	beq.n	8006cc8 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8006cc4:	f7fc f80a 	bl	8002cdc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8006cc8:	4804      	ldr	r0, [pc, #16]	@ (8006cdc <MX_LPUART1_UART_Init+0x90>)
 8006cca:	f009 ffe4 	bl	8010c96 <HAL_UARTEx_DisableFifoMode>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d001      	beq.n	8006cd8 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8006cd4:	f7fc f802 	bl	8002cdc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8006cd8:	bf00      	nop
 8006cda:	bd80      	pop	{r7, pc}
 8006cdc:	200012d4 	.word	0x200012d4
 8006ce0:	40008000 	.word	0x40008000

08006ce4 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006ce8:	4b22      	ldr	r3, [pc, #136]	@ (8006d74 <MX_USART1_UART_Init+0x90>)
 8006cea:	4a23      	ldr	r2, [pc, #140]	@ (8006d78 <MX_USART1_UART_Init+0x94>)
 8006cec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006cee:	4b21      	ldr	r3, [pc, #132]	@ (8006d74 <MX_USART1_UART_Init+0x90>)
 8006cf0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006cf4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006cf6:	4b1f      	ldr	r3, [pc, #124]	@ (8006d74 <MX_USART1_UART_Init+0x90>)
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006cfc:	4b1d      	ldr	r3, [pc, #116]	@ (8006d74 <MX_USART1_UART_Init+0x90>)
 8006cfe:	2200      	movs	r2, #0
 8006d00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006d02:	4b1c      	ldr	r3, [pc, #112]	@ (8006d74 <MX_USART1_UART_Init+0x90>)
 8006d04:	2200      	movs	r2, #0
 8006d06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006d08:	4b1a      	ldr	r3, [pc, #104]	@ (8006d74 <MX_USART1_UART_Init+0x90>)
 8006d0a:	220c      	movs	r2, #12
 8006d0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006d0e:	4b19      	ldr	r3, [pc, #100]	@ (8006d74 <MX_USART1_UART_Init+0x90>)
 8006d10:	2200      	movs	r2, #0
 8006d12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006d14:	4b17      	ldr	r3, [pc, #92]	@ (8006d74 <MX_USART1_UART_Init+0x90>)
 8006d16:	2200      	movs	r2, #0
 8006d18:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006d1a:	4b16      	ldr	r3, [pc, #88]	@ (8006d74 <MX_USART1_UART_Init+0x90>)
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006d20:	4b14      	ldr	r3, [pc, #80]	@ (8006d74 <MX_USART1_UART_Init+0x90>)
 8006d22:	2200      	movs	r2, #0
 8006d24:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006d26:	4b13      	ldr	r3, [pc, #76]	@ (8006d74 <MX_USART1_UART_Init+0x90>)
 8006d28:	2200      	movs	r2, #0
 8006d2a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006d2c:	4811      	ldr	r0, [pc, #68]	@ (8006d74 <MX_USART1_UART_Init+0x90>)
 8006d2e:	f008 fbdd 	bl	800f4ec <HAL_UART_Init>
 8006d32:	4603      	mov	r3, r0
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d001      	beq.n	8006d3c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8006d38:	f7fb ffd0 	bl	8002cdc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006d3c:	2100      	movs	r1, #0
 8006d3e:	480d      	ldr	r0, [pc, #52]	@ (8006d74 <MX_USART1_UART_Init+0x90>)
 8006d40:	f009 ffe2 	bl	8010d08 <HAL_UARTEx_SetTxFifoThreshold>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d001      	beq.n	8006d4e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8006d4a:	f7fb ffc7 	bl	8002cdc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006d4e:	2100      	movs	r1, #0
 8006d50:	4808      	ldr	r0, [pc, #32]	@ (8006d74 <MX_USART1_UART_Init+0x90>)
 8006d52:	f00a f817 	bl	8010d84 <HAL_UARTEx_SetRxFifoThreshold>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d001      	beq.n	8006d60 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8006d5c:	f7fb ffbe 	bl	8002cdc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8006d60:	4804      	ldr	r0, [pc, #16]	@ (8006d74 <MX_USART1_UART_Init+0x90>)
 8006d62:	f009 ff98 	bl	8010c96 <HAL_UARTEx_DisableFifoMode>
 8006d66:	4603      	mov	r3, r0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d001      	beq.n	8006d70 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8006d6c:	f7fb ffb6 	bl	8002cdc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006d70:	bf00      	nop
 8006d72:	bd80      	pop	{r7, pc}
 8006d74:	20001368 	.word	0x20001368
 8006d78:	40013800 	.word	0x40013800

08006d7c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b09c      	sub	sp, #112	@ 0x70
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d84:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006d88:	2200      	movs	r2, #0
 8006d8a:	601a      	str	r2, [r3, #0]
 8006d8c:	605a      	str	r2, [r3, #4]
 8006d8e:	609a      	str	r2, [r3, #8]
 8006d90:	60da      	str	r2, [r3, #12]
 8006d92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006d94:	f107 030c 	add.w	r3, r7, #12
 8006d98:	2250      	movs	r2, #80	@ 0x50
 8006d9a:	2100      	movs	r1, #0
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	f014 fad8 	bl	801b352 <memset>
  if(uartHandle->Instance==LPUART1)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a46      	ldr	r2, [pc, #280]	@ (8006ec0 <HAL_UART_MspInit+0x144>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d158      	bne.n	8006e5e <HAL_UART_MspInit+0xe2>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8006dac:	2302      	movs	r3, #2
 8006dae:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_HSI;
 8006db0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006db4:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006db6:	f107 030c 	add.w	r3, r7, #12
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f006 f8b9 	bl	800cf32 <HAL_RCCEx_PeriphCLKConfig>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d001      	beq.n	8006dca <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8006dc6:	f7fb ff89 	bl	8002cdc <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8006dca:	2001      	movs	r0, #1
 8006dcc:	f7ff fee5 	bl	8006b9a <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006dd0:	2001      	movs	r0, #1
 8006dd2:	f7ff fec9 	bl	8006b68 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006dd6:	230c      	movs	r3, #12
 8006dd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006dda:	2302      	movs	r3, #2
 8006ddc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006dde:	2300      	movs	r3, #0
 8006de0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006de2:	2300      	movs	r3, #0
 8006de4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8006de6:	2308      	movs	r3, #8
 8006de8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006dea:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006dee:	4619      	mov	r1, r3
 8006df0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006df4:	f001 fff6 	bl	8008de4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel2;
 8006df8:	4b32      	ldr	r3, [pc, #200]	@ (8006ec4 <HAL_UART_MspInit+0x148>)
 8006dfa:	4a33      	ldr	r2, [pc, #204]	@ (8006ec8 <HAL_UART_MspInit+0x14c>)
 8006dfc:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8006dfe:	4b31      	ldr	r3, [pc, #196]	@ (8006ec4 <HAL_UART_MspInit+0x148>)
 8006e00:	2210      	movs	r2, #16
 8006e02:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006e04:	4b2f      	ldr	r3, [pc, #188]	@ (8006ec4 <HAL_UART_MspInit+0x148>)
 8006e06:	2200      	movs	r2, #0
 8006e08:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006e0a:	4b2e      	ldr	r3, [pc, #184]	@ (8006ec4 <HAL_UART_MspInit+0x148>)
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006e10:	4b2c      	ldr	r3, [pc, #176]	@ (8006ec4 <HAL_UART_MspInit+0x148>)
 8006e12:	2280      	movs	r2, #128	@ 0x80
 8006e14:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006e16:	4b2b      	ldr	r3, [pc, #172]	@ (8006ec4 <HAL_UART_MspInit+0x148>)
 8006e18:	2200      	movs	r2, #0
 8006e1a:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006e1c:	4b29      	ldr	r3, [pc, #164]	@ (8006ec4 <HAL_UART_MspInit+0x148>)
 8006e1e:	2200      	movs	r2, #0
 8006e20:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8006e22:	4b28      	ldr	r3, [pc, #160]	@ (8006ec4 <HAL_UART_MspInit+0x148>)
 8006e24:	2220      	movs	r2, #32
 8006e26:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006e28:	4b26      	ldr	r3, [pc, #152]	@ (8006ec4 <HAL_UART_MspInit+0x148>)
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8006e2e:	4825      	ldr	r0, [pc, #148]	@ (8006ec4 <HAL_UART_MspInit+0x148>)
 8006e30:	f001 fc04 	bl	800863c <HAL_DMA_Init>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d001      	beq.n	8006e3e <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8006e3a:	f7fb ff4f 	bl	8002cdc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	4a20      	ldr	r2, [pc, #128]	@ (8006ec4 <HAL_UART_MspInit+0x148>)
 8006e42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8006e46:	4a1f      	ldr	r2, [pc, #124]	@ (8006ec4 <HAL_UART_MspInit+0x148>)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 2, 0);
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	2102      	movs	r1, #2
 8006e50:	2025      	movs	r0, #37	@ 0x25
 8006e52:	f001 fb94 	bl	800857e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8006e56:	2025      	movs	r0, #37	@ 0x25
 8006e58:	f001 fbab 	bl	80085b2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8006e5c:	e02b      	b.n	8006eb6 <HAL_UART_MspInit+0x13a>
  else if(uartHandle->Instance==USART1)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4a1a      	ldr	r2, [pc, #104]	@ (8006ecc <HAL_UART_MspInit+0x150>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d126      	bne.n	8006eb6 <HAL_UART_MspInit+0x13a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006e70:	f107 030c 	add.w	r3, r7, #12
 8006e74:	4618      	mov	r0, r3
 8006e76:	f006 f85c 	bl	800cf32 <HAL_RCCEx_PeriphCLKConfig>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d001      	beq.n	8006e84 <HAL_UART_MspInit+0x108>
      Error_Handler();
 8006e80:	f7fb ff2c 	bl	8002cdc <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8006e84:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8006e88:	f7ff feb3 	bl	8006bf2 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e8c:	2001      	movs	r0, #1
 8006e8e:	f7ff fe6b 	bl	8006b68 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8006e92:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8006e96:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e98:	2302      	movs	r3, #2
 8006e9a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006ea4:	2307      	movs	r3, #7
 8006ea6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006ea8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006eac:	4619      	mov	r1, r3
 8006eae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006eb2:	f001 ff97 	bl	8008de4 <HAL_GPIO_Init>
}
 8006eb6:	bf00      	nop
 8006eb8:	3770      	adds	r7, #112	@ 0x70
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}
 8006ebe:	bf00      	nop
 8006ec0:	40008000 	.word	0x40008000
 8006ec4:	200013fc 	.word	0x200013fc
 8006ec8:	4002001c 	.word	0x4002001c
 8006ecc:	40013800 	.word	0x40013800

08006ed0 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b082      	sub	sp, #8
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==LPUART1)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a13      	ldr	r2, [pc, #76]	@ (8006f2c <HAL_UART_MspDeInit+0x5c>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d111      	bne.n	8006f06 <HAL_UART_MspDeInit+0x36>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8006ee2:	2001      	movs	r0, #1
 8006ee4:	f7ff fe72 	bl	8006bcc <LL_APB1_GRP2_DisableClock>

    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8006ee8:	210c      	movs	r1, #12
 8006eea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006eee:	f002 f8e9 	bl	80090c4 <HAL_GPIO_DeInit>

    /* LPUART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ef8:	4618      	mov	r0, r3
 8006efa:	f001 fc47 	bl	800878c <HAL_DMA_DeInit>

    /* LPUART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 8006efe:	2025      	movs	r0, #37	@ 0x25
 8006f00:	f001 fb65 	bl	80085ce <HAL_NVIC_DisableIRQ>

  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8006f04:	e00e      	b.n	8006f24 <HAL_UART_MspDeInit+0x54>
  else if(uartHandle->Instance==USART1)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4a09      	ldr	r2, [pc, #36]	@ (8006f30 <HAL_UART_MspDeInit+0x60>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d109      	bne.n	8006f24 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART1_CLK_DISABLE();
 8006f10:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8006f14:	f7ff fe86 	bl	8006c24 <LL_APB2_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8006f18:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006f1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006f20:	f002 f8d0 	bl	80090c4 <HAL_GPIO_DeInit>
}
 8006f24:	bf00      	nop
 8006f26:	3708      	adds	r7, #8
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	40008000 	.word	0x40008000
 8006f30:	40013800 	.word	0x40013800

08006f34 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8006f34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f36:	b085      	sub	sp, #20
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]

	oldPos = newPos; //keep track of the last position in the buffer
 8006f3c:	4b43      	ldr	r3, [pc, #268]	@ (800704c <HAL_UART_RxCpltCallback+0x118>)
 8006f3e:	881a      	ldrh	r2, [r3, #0]
 8006f40:	4b43      	ldr	r3, [pc, #268]	@ (8007050 <HAL_UART_RxCpltCallback+0x11c>)
 8006f42:	801a      	strh	r2, [r3, #0]
			if(oldPos + 64 > DataBuffer_SIZE){ //if the buffer is full, parse it, then reset the buffer
 8006f44:	4b42      	ldr	r3, [pc, #264]	@ (8007050 <HAL_UART_RxCpltCallback+0x11c>)
 8006f46:	881b      	ldrh	r3, [r3, #0]
 8006f48:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8006f4c:	d925      	bls.n	8006f9a <HAL_UART_RxCpltCallback+0x66>

				uint16_t datatocopy = DataBuffer_SIZE-oldPos;  // find out how much space is left in the main buffer
 8006f4e:	4b40      	ldr	r3, [pc, #256]	@ (8007050 <HAL_UART_RxCpltCallback+0x11c>)
 8006f50:	881b      	ldrh	r3, [r3, #0]
 8006f52:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8006f56:	81fb      	strh	r3, [r7, #14]
				memcpy ((uint8_t *)DataBuffer+oldPos, RxBuffer, datatocopy);  // copy data in that remaining space
 8006f58:	4b3d      	ldr	r3, [pc, #244]	@ (8007050 <HAL_UART_RxCpltCallback+0x11c>)
 8006f5a:	881b      	ldrh	r3, [r3, #0]
 8006f5c:	461a      	mov	r2, r3
 8006f5e:	4b3d      	ldr	r3, [pc, #244]	@ (8007054 <HAL_UART_RxCpltCallback+0x120>)
 8006f60:	4413      	add	r3, r2
 8006f62:	89fa      	ldrh	r2, [r7, #14]
 8006f64:	493c      	ldr	r1, [pc, #240]	@ (8007058 <HAL_UART_RxCpltCallback+0x124>)
 8006f66:	4618      	mov	r0, r3
 8006f68:	f014 fb0f 	bl	801b58a <memcpy>

				oldPos = 0;  // point to the start of the buffer
 8006f6c:	4b38      	ldr	r3, [pc, #224]	@ (8007050 <HAL_UART_RxCpltCallback+0x11c>)
 8006f6e:	2200      	movs	r2, #0
 8006f70:	801a      	strh	r2, [r3, #0]
				memcpy ((uint8_t *)DataBuffer, (uint8_t *)RxBuffer+datatocopy, (64-datatocopy));  // copy the remaining data
 8006f72:	89fb      	ldrh	r3, [r7, #14]
 8006f74:	4a38      	ldr	r2, [pc, #224]	@ (8007058 <HAL_UART_RxCpltCallback+0x124>)
 8006f76:	1899      	adds	r1, r3, r2
 8006f78:	89fb      	ldrh	r3, [r7, #14]
 8006f7a:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8006f7e:	461a      	mov	r2, r3
 8006f80:	4834      	ldr	r0, [pc, #208]	@ (8007054 <HAL_UART_RxCpltCallback+0x120>)
 8006f82:	f014 fb02 	bl	801b58a <memcpy>
				newPos = (64-datatocopy);  // update the position
 8006f86:	89fb      	ldrh	r3, [r7, #14]
 8006f88:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8006f8c:	b29a      	uxth	r2, r3
 8006f8e:	4b2f      	ldr	r3, [pc, #188]	@ (800704c <HAL_UART_RxCpltCallback+0x118>)
 8006f90:	801a      	strh	r2, [r3, #0]
				parsecpt=0;
 8006f92:	4b32      	ldr	r3, [pc, #200]	@ (800705c <HAL_UART_RxCpltCallback+0x128>)
 8006f94:	2200      	movs	r2, #0
 8006f96:	601a      	str	r2, [r3, #0]
 8006f98:	e01e      	b.n	8006fd8 <HAL_UART_RxCpltCallback+0xa4>
			}
			else{
				memcpy((uint8_t *)DataBuffer+oldPos, RxBuffer, 64); //copy received data to the buffer
 8006f9a:	4b2d      	ldr	r3, [pc, #180]	@ (8007050 <HAL_UART_RxCpltCallback+0x11c>)
 8006f9c:	881b      	ldrh	r3, [r3, #0]
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	4b2c      	ldr	r3, [pc, #176]	@ (8007054 <HAL_UART_RxCpltCallback+0x120>)
 8006fa2:	441a      	add	r2, r3
 8006fa4:	4b2c      	ldr	r3, [pc, #176]	@ (8007058 <HAL_UART_RxCpltCallback+0x124>)
 8006fa6:	4610      	mov	r0, r2
 8006fa8:	f103 0440 	add.w	r4, r3, #64	@ 0x40
 8006fac:	4602      	mov	r2, r0
 8006fae:	4619      	mov	r1, r3
 8006fb0:	f8d1 c000 	ldr.w	ip, [r1]
 8006fb4:	684e      	ldr	r6, [r1, #4]
 8006fb6:	688d      	ldr	r5, [r1, #8]
 8006fb8:	68c9      	ldr	r1, [r1, #12]
 8006fba:	f8c2 c000 	str.w	ip, [r2]
 8006fbe:	6056      	str	r6, [r2, #4]
 8006fc0:	6095      	str	r5, [r2, #8]
 8006fc2:	60d1      	str	r1, [r2, #12]
 8006fc4:	3310      	adds	r3, #16
 8006fc6:	3010      	adds	r0, #16
 8006fc8:	42a3      	cmp	r3, r4
 8006fca:	d1ef      	bne.n	8006fac <HAL_UART_RxCpltCallback+0x78>
				newPos = 64+oldPos; //update buffer position
 8006fcc:	4b20      	ldr	r3, [pc, #128]	@ (8007050 <HAL_UART_RxCpltCallback+0x11c>)
 8006fce:	881b      	ldrh	r3, [r3, #0]
 8006fd0:	3340      	adds	r3, #64	@ 0x40
 8006fd2:	b29a      	uxth	r2, r3
 8006fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800704c <HAL_UART_RxCpltCallback+0x118>)
 8006fd6:	801a      	strh	r2, [r3, #0]

			}
			if(newPos>=150 && parsecpt==0){
 8006fd8:	4b1c      	ldr	r3, [pc, #112]	@ (800704c <HAL_UART_RxCpltCallback+0x118>)
 8006fda:	881b      	ldrh	r3, [r3, #0]
 8006fdc:	2b95      	cmp	r3, #149	@ 0x95
 8006fde:	d90a      	bls.n	8006ff6 <HAL_UART_RxCpltCallback+0xc2>
 8006fe0:	4b1e      	ldr	r3, [pc, #120]	@ (800705c <HAL_UART_RxCpltCallback+0x128>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d106      	bne.n	8006ff6 <HAL_UART_RxCpltCallback+0xc2>
				nmea_parse(&myData, DataBuffer);
 8006fe8:	491a      	ldr	r1, [pc, #104]	@ (8007054 <HAL_UART_RxCpltCallback+0x120>)
 8006fea:	481d      	ldr	r0, [pc, #116]	@ (8007060 <HAL_UART_RxCpltCallback+0x12c>)
 8006fec:	f7fc f90a 	bl	8003204 <nmea_parse>
				parsecpt=1;
 8006ff0:	4b1a      	ldr	r3, [pc, #104]	@ (800705c <HAL_UART_RxCpltCallback+0x128>)
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	601a      	str	r2, [r3, #0]
			}


			HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)RxBuffer, RxBuffer_SIZE);//on recoit par dma à nouveau 64 caractères
 8006ff6:	2240      	movs	r2, #64	@ 0x40
 8006ff8:	4917      	ldr	r1, [pc, #92]	@ (8007058 <HAL_UART_RxCpltCallback+0x124>)
 8006ffa:	481a      	ldr	r0, [pc, #104]	@ (8007064 <HAL_UART_RxCpltCallback+0x130>)
 8006ffc:	f008 fb06 	bl	800f60c <HAL_UART_Receive_DMA>
			__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);//on desactive l'interruption afin de ne pas être interrompu tout le temps
 8007000:	4b19      	ldr	r3, [pc, #100]	@ (8007068 <HAL_UART_RxCpltCallback+0x134>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	4b18      	ldr	r3, [pc, #96]	@ (8007068 <HAL_UART_RxCpltCallback+0x134>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f022 0204 	bic.w	r2, r2, #4
 800700e:	601a      	str	r2, [r3, #0]
			memcpy((uint8_t *) receivedtrame,(uint8_t *)RxBuffer,64);
 8007010:	4a16      	ldr	r2, [pc, #88]	@ (800706c <HAL_UART_RxCpltCallback+0x138>)
 8007012:	4b11      	ldr	r3, [pc, #68]	@ (8007058 <HAL_UART_RxCpltCallback+0x124>)
 8007014:	4610      	mov	r0, r2
 8007016:	f103 0440 	add.w	r4, r3, #64	@ 0x40
 800701a:	4602      	mov	r2, r0
 800701c:	4619      	mov	r1, r3
 800701e:	f8d1 c000 	ldr.w	ip, [r1]
 8007022:	684e      	ldr	r6, [r1, #4]
 8007024:	688d      	ldr	r5, [r1, #8]
 8007026:	68c9      	ldr	r1, [r1, #12]
 8007028:	f8c2 c000 	str.w	ip, [r2]
 800702c:	6056      	str	r6, [r2, #4]
 800702e:	6095      	str	r5, [r2, #8]
 8007030:	60d1      	str	r1, [r2, #12]
 8007032:	3310      	adds	r3, #16
 8007034:	3010      	adds	r0, #16
 8007036:	42a3      	cmp	r3, r4
 8007038:	d1ef      	bne.n	800701a <HAL_UART_RxCpltCallback+0xe6>


	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)RxBuffer, RxBuffer_SIZE);//l'appel de cette fonction réactive l'intérruption.
 800703a:	2240      	movs	r2, #64	@ 0x40
 800703c:	4906      	ldr	r1, [pc, #24]	@ (8007058 <HAL_UART_RxCpltCallback+0x124>)
 800703e:	4809      	ldr	r0, [pc, #36]	@ (8007064 <HAL_UART_RxCpltCallback+0x130>)
 8007040:	f008 fae4 	bl	800f60c <HAL_UART_Receive_DMA>
}
 8007044:	bf00      	nop
 8007046:	3714      	adds	r7, #20
 8007048:	46bd      	mov	sp, r7
 800704a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800704c:	200005dc 	.word	0x200005dc
 8007050:	200005da 	.word	0x200005da
 8007054:	20000620 	.word	0x20000620
 8007058:	200005e0 	.word	0x200005e0
 800705c:	200012d0 	.word	0x200012d0
 8007060:	20000820 	.word	0x20000820
 8007064:	200012d4 	.word	0x200012d4
 8007068:	200013fc 	.word	0x200013fc
 800706c:	20000ca0 	.word	0x20000ca0

08007070 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8007070:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007072:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007074:	3304      	adds	r3, #4

08007076 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007076:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007078:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800707a:	d3f9      	bcc.n	8007070 <CopyDataInit>
  bx lr
 800707c:	4770      	bx	lr

0800707e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800707e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8007080:	3004      	adds	r0, #4

08007082 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8007082:	4288      	cmp	r0, r1
  bcc FillZerobss
 8007084:	d3fb      	bcc.n	800707e <FillZerobss>
  bx lr
 8007086:	4770      	bx	lr

08007088 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007088:	480c      	ldr	r0, [pc, #48]	@ (80070bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800708a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800708c:	f7ff fa8a 	bl	80065a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8007090:	480b      	ldr	r0, [pc, #44]	@ (80070c0 <LoopForever+0x6>)
 8007092:	490c      	ldr	r1, [pc, #48]	@ (80070c4 <LoopForever+0xa>)
 8007094:	4a0c      	ldr	r2, [pc, #48]	@ (80070c8 <LoopForever+0xe>)
 8007096:	2300      	movs	r3, #0
 8007098:	f7ff ffed 	bl	8007076 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800709c:	480b      	ldr	r0, [pc, #44]	@ (80070cc <LoopForever+0x12>)
 800709e:	490c      	ldr	r1, [pc, #48]	@ (80070d0 <LoopForever+0x16>)
 80070a0:	4a0c      	ldr	r2, [pc, #48]	@ (80070d4 <LoopForever+0x1a>)
 80070a2:	2300      	movs	r3, #0
 80070a4:	f7ff ffe7 	bl	8007076 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80070a8:	480b      	ldr	r0, [pc, #44]	@ (80070d8 <LoopForever+0x1e>)
 80070aa:	490c      	ldr	r1, [pc, #48]	@ (80070dc <LoopForever+0x22>)
 80070ac:	2300      	movs	r3, #0
 80070ae:	f7ff ffe8 	bl	8007082 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80070b2:	f014 fa3b 	bl	801b52c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80070b6:	f7fb fcb9 	bl	8002a2c <main>

080070ba <LoopForever>:

LoopForever:
  b LoopForever
 80070ba:	e7fe      	b.n	80070ba <LoopForever>
  ldr   r0, =_estack
 80070bc:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80070c0:	20000008 	.word	0x20000008
 80070c4:	20000320 	.word	0x20000320
 80070c8:	080224d0 	.word	0x080224d0
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80070cc:	200301e4 	.word	0x200301e4
 80070d0:	20030a67 	.word	0x20030a67
 80070d4:	0802282e 	.word	0x0802282e
  INIT_BSS _sbss, _ebss
 80070d8:	20000370 	.word	0x20000370
 80070dc:	20003138 	.word	0x20003138

080070e0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80070e0:	e7fe      	b.n	80070e0 <ADC1_IRQHandler>
	...

080070e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b082      	sub	sp, #8
 80070e8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80070ea:	2300      	movs	r3, #0
 80070ec:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80070ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007120 <HAL_Init+0x3c>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a0b      	ldr	r2, [pc, #44]	@ (8007120 <HAL_Init+0x3c>)
 80070f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070f8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80070fa:	2003      	movs	r0, #3
 80070fc:	f001 fa34 	bl	8008568 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007100:	200f      	movs	r0, #15
 8007102:	f000 f80f 	bl	8007124 <HAL_InitTick>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d002      	beq.n	8007112 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800710c:	2301      	movs	r3, #1
 800710e:	71fb      	strb	r3, [r7, #7]
 8007110:	e001      	b.n	8007116 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007112:	f7ff f870 	bl	80061f6 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007116:	79fb      	ldrb	r3, [r7, #7]
}
 8007118:	4618      	mov	r0, r3
 800711a:	3708      	adds	r7, #8
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}
 8007120:	58004000 	.word	0x58004000

08007124 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b084      	sub	sp, #16
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800712c:	2300      	movs	r3, #0
 800712e:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8007130:	4b17      	ldr	r3, [pc, #92]	@ (8007190 <HAL_InitTick+0x6c>)
 8007132:	781b      	ldrb	r3, [r3, #0]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d024      	beq.n	8007182 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8007138:	f005 fc6a 	bl	800ca10 <HAL_RCC_GetHCLKFreq>
 800713c:	4602      	mov	r2, r0
 800713e:	4b14      	ldr	r3, [pc, #80]	@ (8007190 <HAL_InitTick+0x6c>)
 8007140:	781b      	ldrb	r3, [r3, #0]
 8007142:	4619      	mov	r1, r3
 8007144:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007148:	fbb3 f3f1 	udiv	r3, r3, r1
 800714c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007150:	4618      	mov	r0, r3
 8007152:	f001 fa4a 	bl	80085ea <HAL_SYSTICK_Config>
 8007156:	4603      	mov	r3, r0
 8007158:	2b00      	cmp	r3, #0
 800715a:	d10f      	bne.n	800717c <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2b0f      	cmp	r3, #15
 8007160:	d809      	bhi.n	8007176 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007162:	2200      	movs	r2, #0
 8007164:	6879      	ldr	r1, [r7, #4]
 8007166:	f04f 30ff 	mov.w	r0, #4294967295
 800716a:	f001 fa08 	bl	800857e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800716e:	4a09      	ldr	r2, [pc, #36]	@ (8007194 <HAL_InitTick+0x70>)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6013      	str	r3, [r2, #0]
 8007174:	e007      	b.n	8007186 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	73fb      	strb	r3, [r7, #15]
 800717a:	e004      	b.n	8007186 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 800717c:	2301      	movs	r3, #1
 800717e:	73fb      	strb	r3, [r7, #15]
 8007180:	e001      	b.n	8007186 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007186:	7bfb      	ldrb	r3, [r7, #15]
}
 8007188:	4618      	mov	r0, r3
 800718a:	3710      	adds	r7, #16
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}
 8007190:	20000034 	.word	0x20000034
 8007194:	20000030 	.word	0x20000030

08007198 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007198:	b480      	push	{r7}
 800719a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800719c:	4b06      	ldr	r3, [pc, #24]	@ (80071b8 <HAL_IncTick+0x20>)
 800719e:	781b      	ldrb	r3, [r3, #0]
 80071a0:	461a      	mov	r2, r3
 80071a2:	4b06      	ldr	r3, [pc, #24]	@ (80071bc <HAL_IncTick+0x24>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4413      	add	r3, r2
 80071a8:	4a04      	ldr	r2, [pc, #16]	@ (80071bc <HAL_IncTick+0x24>)
 80071aa:	6013      	str	r3, [r2, #0]
}
 80071ac:	bf00      	nop
 80071ae:	46bd      	mov	sp, r7
 80071b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b4:	4770      	bx	lr
 80071b6:	bf00      	nop
 80071b8:	20000034 	.word	0x20000034
 80071bc:	2000145c 	.word	0x2000145c

080071c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80071c0:	b480      	push	{r7}
 80071c2:	af00      	add	r7, sp, #0
  return uwTick;
 80071c4:	4b03      	ldr	r3, [pc, #12]	@ (80071d4 <HAL_GetTick+0x14>)
 80071c6:	681b      	ldr	r3, [r3, #0]
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr
 80071d2:	bf00      	nop
 80071d4:	2000145c 	.word	0x2000145c

080071d8 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80071d8:	b480      	push	{r7}
 80071da:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80071dc:	4b03      	ldr	r3, [pc, #12]	@ (80071ec <HAL_GetTickPrio+0x14>)
 80071de:	681b      	ldr	r3, [r3, #0]
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr
 80071ea:	bf00      	nop
 80071ec:	20000030 	.word	0x20000030

080071f0 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 80071f0:	b480      	push	{r7}
 80071f2:	af00      	add	r7, sp, #0
  return uwTickFreq;
 80071f4:	4b03      	ldr	r3, [pc, #12]	@ (8007204 <HAL_GetTickFreq+0x14>)
 80071f6:	781b      	ldrb	r3, [r3, #0]
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop
 8007204:	20000034 	.word	0x20000034

08007208 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8007208:	b480      	push	{r7}
 800720a:	b083      	sub	sp, #12
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	431a      	orrs	r2, r3
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8007222:	bf00      	nop
 8007224:	370c      	adds	r7, #12
 8007226:	46bd      	mov	sp, r7
 8007228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722c:	4770      	bx	lr

0800722e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800722e:	b480      	push	{r7}
 8007230:	b083      	sub	sp, #12
 8007232:	af00      	add	r7, sp, #0
 8007234:	6078      	str	r0, [r7, #4]
 8007236:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	431a      	orrs	r2, r3
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	609a      	str	r2, [r3, #8]
}
 8007248:	bf00      	nop
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr

08007254 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007254:	b480      	push	{r7}
 8007256:	b083      	sub	sp, #12
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8007264:	4618      	mov	r0, r3
 8007266:	370c      	adds	r7, #12
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr

08007270 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8007270:	b480      	push	{r7}
 8007272:	b087      	sub	sp, #28
 8007274:	af00      	add	r7, sp, #0
 8007276:	60f8      	str	r0, [r7, #12]
 8007278:	60b9      	str	r1, [r7, #8]
 800727a:	607a      	str	r2, [r7, #4]
 800727c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	3360      	adds	r3, #96	@ 0x60
 8007282:	461a      	mov	r2, r3
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	009b      	lsls	r3, r3, #2
 8007288:	4413      	add	r3, r2
 800728a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	4b08      	ldr	r3, [pc, #32]	@ (80072b4 <LL_ADC_SetOffset+0x44>)
 8007292:	4013      	ands	r3, r2
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800729a:	683a      	ldr	r2, [r7, #0]
 800729c:	430a      	orrs	r2, r1
 800729e:	4313      	orrs	r3, r2
 80072a0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80072a8:	bf00      	nop
 80072aa:	371c      	adds	r7, #28
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr
 80072b4:	03fff000 	.word	0x03fff000

080072b8 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b085      	sub	sp, #20
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
 80072c0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	3360      	adds	r3, #96	@ 0x60
 80072c6:	461a      	mov	r2, r3
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	009b      	lsls	r3, r3, #2
 80072cc:	4413      	add	r3, r2
 80072ce:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3714      	adds	r7, #20
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr

080072e4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b087      	sub	sp, #28
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	60b9      	str	r1, [r7, #8]
 80072ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	3360      	adds	r3, #96	@ 0x60
 80072f4:	461a      	mov	r2, r3
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	009b      	lsls	r3, r3, #2
 80072fa:	4413      	add	r3, r2
 80072fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	431a      	orrs	r2, r3
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800730e:	bf00      	nop
 8007310:	371c      	adds	r7, #28
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr

0800731a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800731a:	b480      	push	{r7}
 800731c:	b083      	sub	sp, #12
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	68db      	ldr	r3, [r3, #12]
 8007326:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800732a:	2b00      	cmp	r3, #0
 800732c:	d101      	bne.n	8007332 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800732e:	2301      	movs	r3, #1
 8007330:	e000      	b.n	8007334 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8007332:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8007334:	4618      	mov	r0, r3
 8007336:	370c      	adds	r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007340:	b480      	push	{r7}
 8007342:	b087      	sub	sp, #28
 8007344:	af00      	add	r7, sp, #0
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	3330      	adds	r3, #48	@ 0x30
 8007350:	461a      	mov	r2, r3
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	0a1b      	lsrs	r3, r3, #8
 8007356:	009b      	lsls	r3, r3, #2
 8007358:	f003 030c 	and.w	r3, r3, #12
 800735c:	4413      	add	r3, r2
 800735e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	f003 031f 	and.w	r3, r3, #31
 800736a:	211f      	movs	r1, #31
 800736c:	fa01 f303 	lsl.w	r3, r1, r3
 8007370:	43db      	mvns	r3, r3
 8007372:	401a      	ands	r2, r3
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	0e9b      	lsrs	r3, r3, #26
 8007378:	f003 011f 	and.w	r1, r3, #31
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	f003 031f 	and.w	r3, r3, #31
 8007382:	fa01 f303 	lsl.w	r3, r1, r3
 8007386:	431a      	orrs	r2, r3
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800738c:	bf00      	nop
 800738e:	371c      	adds	r7, #28
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr

08007398 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8007398:	b480      	push	{r7}
 800739a:	b087      	sub	sp, #28
 800739c:	af00      	add	r7, sp, #0
 800739e:	60f8      	str	r0, [r7, #12]
 80073a0:	60b9      	str	r1, [r7, #8]
 80073a2:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	3314      	adds	r3, #20
 80073a8:	461a      	mov	r2, r3
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	0e5b      	lsrs	r3, r3, #25
 80073ae:	009b      	lsls	r3, r3, #2
 80073b0:	f003 0304 	and.w	r3, r3, #4
 80073b4:	4413      	add	r3, r2
 80073b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	681a      	ldr	r2, [r3, #0]
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	0d1b      	lsrs	r3, r3, #20
 80073c0:	f003 031f 	and.w	r3, r3, #31
 80073c4:	2107      	movs	r1, #7
 80073c6:	fa01 f303 	lsl.w	r3, r1, r3
 80073ca:	43db      	mvns	r3, r3
 80073cc:	401a      	ands	r2, r3
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	0d1b      	lsrs	r3, r3, #20
 80073d2:	f003 031f 	and.w	r3, r3, #31
 80073d6:	6879      	ldr	r1, [r7, #4]
 80073d8:	fa01 f303 	lsl.w	r3, r1, r3
 80073dc:	431a      	orrs	r2, r3
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80073e2:	bf00      	nop
 80073e4:	371c      	adds	r7, #28
 80073e6:	46bd      	mov	sp, r7
 80073e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ec:	4770      	bx	lr
	...

080073f0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80073f0:	b480      	push	{r7}
 80073f2:	b085      	sub	sp, #20
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007408:	43db      	mvns	r3, r3
 800740a:	401a      	ands	r2, r3
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	f003 0318 	and.w	r3, r3, #24
 8007412:	4908      	ldr	r1, [pc, #32]	@ (8007434 <LL_ADC_SetChannelSingleDiff+0x44>)
 8007414:	40d9      	lsrs	r1, r3
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	400b      	ands	r3, r1
 800741a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800741e:	431a      	orrs	r2, r3
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8007426:	bf00      	nop
 8007428:	3714      	adds	r7, #20
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr
 8007432:	bf00      	nop
 8007434:	0007ffff 	.word	0x0007ffff

08007438 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007438:	b480      	push	{r7}
 800743a:	b083      	sub	sp, #12
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	689b      	ldr	r3, [r3, #8]
 8007444:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8007448:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800744c:	687a      	ldr	r2, [r7, #4]
 800744e:	6093      	str	r3, [r2, #8]
}
 8007450:	bf00      	nop
 8007452:	370c      	adds	r7, #12
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr

0800745c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800745c:	b480      	push	{r7}
 800745e:	b083      	sub	sp, #12
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800746c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007470:	d101      	bne.n	8007476 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8007472:	2301      	movs	r3, #1
 8007474:	e000      	b.n	8007478 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8007476:	2300      	movs	r3, #0
}
 8007478:	4618      	mov	r0, r3
 800747a:	370c      	adds	r7, #12
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr

08007484 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8007484:	b480      	push	{r7}
 8007486:	b083      	sub	sp, #12
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8007494:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007498:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80074a0:	bf00      	nop
 80074a2:	370c      	adds	r7, #12
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b083      	sub	sp, #12
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	689b      	ldr	r3, [r3, #8]
 80074b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80074c0:	d101      	bne.n	80074c6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80074c2:	2301      	movs	r3, #1
 80074c4:	e000      	b.n	80074c8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80074c6:	2300      	movs	r3, #0
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	370c      	adds	r7, #12
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr

080074d4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b083      	sub	sp, #12
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80074e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80074e8:	f043 0201 	orr.w	r2, r3, #1
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80074f0:	bf00      	nop
 80074f2:	370c      	adds	r7, #12
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr

080074fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80074fc:	b480      	push	{r7}
 80074fe:	b083      	sub	sp, #12
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	f003 0301 	and.w	r3, r3, #1
 800750c:	2b01      	cmp	r3, #1
 800750e:	d101      	bne.n	8007514 <LL_ADC_IsEnabled+0x18>
 8007510:	2301      	movs	r3, #1
 8007512:	e000      	b.n	8007516 <LL_ADC_IsEnabled+0x1a>
 8007514:	2300      	movs	r3, #0
}
 8007516:	4618      	mov	r0, r3
 8007518:	370c      	adds	r7, #12
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr

08007522 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8007522:	b480      	push	{r7}
 8007524:	b083      	sub	sp, #12
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	689b      	ldr	r3, [r3, #8]
 800752e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007532:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007536:	f043 0204 	orr.w	r2, r3, #4
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800753e:	bf00      	nop
 8007540:	370c      	adds	r7, #12
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr

0800754a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800754a:	b480      	push	{r7}
 800754c:	b083      	sub	sp, #12
 800754e:	af00      	add	r7, sp, #0
 8007550:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	f003 0304 	and.w	r3, r3, #4
 800755a:	2b04      	cmp	r3, #4
 800755c:	d101      	bne.n	8007562 <LL_ADC_REG_IsConversionOngoing+0x18>
 800755e:	2301      	movs	r3, #1
 8007560:	e000      	b.n	8007564 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007562:	2300      	movs	r3, #0
}
 8007564:	4618      	mov	r0, r3
 8007566:	370c      	adds	r7, #12
 8007568:	46bd      	mov	sp, r7
 800756a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756e:	4770      	bx	lr

08007570 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007570:	b480      	push	{r7}
 8007572:	b083      	sub	sp, #12
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	f003 0308 	and.w	r3, r3, #8
 8007580:	2b08      	cmp	r3, #8
 8007582:	d101      	bne.n	8007588 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8007584:	2301      	movs	r3, #1
 8007586:	e000      	b.n	800758a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	370c      	adds	r7, #12
 800758e:	46bd      	mov	sp, r7
 8007590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007594:	4770      	bx	lr
	...

08007598 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b088      	sub	sp, #32
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80075a0:	2300      	movs	r3, #0
 80075a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 80075a4:	2300      	movs	r3, #0
 80075a6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80075a8:	2300      	movs	r3, #0
 80075aa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d101      	bne.n	80075b6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80075b2:	2301      	movs	r3, #1
 80075b4:	e12e      	b.n	8007814 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	691b      	ldr	r3, [r3, #16]
 80075ba:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d109      	bne.n	80075d8 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	f7f9 fd85 	bl	80010d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2200      	movs	r2, #0
 80075ce:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2200      	movs	r2, #0
 80075d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4618      	mov	r0, r3
 80075de:	f7ff ff3d 	bl	800745c <LL_ADC_IsDeepPowerDownEnabled>
 80075e2:	4603      	mov	r3, r0
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d004      	beq.n	80075f2 <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4618      	mov	r0, r3
 80075ee:	f7ff ff23 	bl	8007438 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4618      	mov	r0, r3
 80075f8:	f7ff ff58 	bl	80074ac <LL_ADC_IsInternalRegulatorEnabled>
 80075fc:	4603      	mov	r3, r0
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d115      	bne.n	800762e <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4618      	mov	r0, r3
 8007608:	f7ff ff3c 	bl	8007484 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800760c:	4b83      	ldr	r3, [pc, #524]	@ (800781c <HAL_ADC_Init+0x284>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	099b      	lsrs	r3, r3, #6
 8007612:	4a83      	ldr	r2, [pc, #524]	@ (8007820 <HAL_ADC_Init+0x288>)
 8007614:	fba2 2303 	umull	r2, r3, r2, r3
 8007618:	099b      	lsrs	r3, r3, #6
 800761a:	3301      	adds	r3, #1
 800761c:	005b      	lsls	r3, r3, #1
 800761e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007620:	e002      	b.n	8007628 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	3b01      	subs	r3, #1
 8007626:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d1f9      	bne.n	8007622 <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4618      	mov	r0, r3
 8007634:	f7ff ff3a 	bl	80074ac <LL_ADC_IsInternalRegulatorEnabled>
 8007638:	4603      	mov	r3, r0
 800763a:	2b00      	cmp	r3, #0
 800763c:	d10d      	bne.n	800765a <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007642:	f043 0210 	orr.w	r2, r3, #16
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800764e:	f043 0201 	orr.w	r2, r3, #1
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4618      	mov	r0, r3
 8007660:	f7ff ff73 	bl	800754a <LL_ADC_REG_IsConversionOngoing>
 8007664:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800766a:	f003 0310 	and.w	r3, r3, #16
 800766e:	2b00      	cmp	r3, #0
 8007670:	f040 80c7 	bne.w	8007802 <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	2b00      	cmp	r3, #0
 8007678:	f040 80c3 	bne.w	8007802 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007680:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8007684:	f043 0202 	orr.w	r2, r3, #2
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4618      	mov	r0, r3
 8007692:	f7ff ff33 	bl	80074fc <LL_ADC_IsEnabled>
 8007696:	4603      	mov	r3, r0
 8007698:	2b00      	cmp	r3, #0
 800769a:	d10b      	bne.n	80076b4 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800769c:	4861      	ldr	r0, [pc, #388]	@ (8007824 <HAL_ADC_Init+0x28c>)
 800769e:	f7ff ff2d 	bl	80074fc <LL_ADC_IsEnabled>
 80076a2:	4603      	mov	r3, r0
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d105      	bne.n	80076b4 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	4619      	mov	r1, r3
 80076ae:	485e      	ldr	r0, [pc, #376]	@ (8007828 <HAL_ADC_Init+0x290>)
 80076b0:	f7ff fdaa 	bl	8007208 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	7e5b      	ldrb	r3, [r3, #25]
 80076b8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80076be:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80076c4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80076ca:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80076d2:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 80076d4:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80076d6:	69ba      	ldr	r2, [r7, #24]
 80076d8:	4313      	orrs	r3, r2
 80076da:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	d106      	bne.n	80076f4 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076ea:	3b01      	subs	r3, #1
 80076ec:	045b      	lsls	r3, r3, #17
 80076ee:	69ba      	ldr	r2, [r7, #24]
 80076f0:	4313      	orrs	r3, r2
 80076f2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d009      	beq.n	8007710 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007700:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007708:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800770a:	69ba      	ldr	r2, [r7, #24]
 800770c:	4313      	orrs	r3, r2
 800770e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	68da      	ldr	r2, [r3, #12]
 8007716:	4b45      	ldr	r3, [pc, #276]	@ (800782c <HAL_ADC_Init+0x294>)
 8007718:	4013      	ands	r3, r2
 800771a:	687a      	ldr	r2, [r7, #4]
 800771c:	6812      	ldr	r2, [r2, #0]
 800771e:	69b9      	ldr	r1, [r7, #24]
 8007720:	430b      	orrs	r3, r1
 8007722:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4618      	mov	r0, r3
 800772a:	f7ff ff0e 	bl	800754a <LL_ADC_REG_IsConversionOngoing>
 800772e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4618      	mov	r0, r3
 8007736:	f7ff ff1b 	bl	8007570 <LL_ADC_INJ_IsConversionOngoing>
 800773a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d13d      	bne.n	80077be <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d13a      	bne.n	80077be <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800774c:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007754:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8007756:	4313      	orrs	r3, r2
 8007758:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	68db      	ldr	r3, [r3, #12]
 8007760:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007764:	f023 0302 	bic.w	r3, r3, #2
 8007768:	687a      	ldr	r2, [r7, #4]
 800776a:	6812      	ldr	r2, [r2, #0]
 800776c:	69b9      	ldr	r1, [r7, #24]
 800776e:	430b      	orrs	r3, r1
 8007770:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007778:	2b01      	cmp	r3, #1
 800777a:	d118      	bne.n	80077ae <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	691b      	ldr	r3, [r3, #16]
 8007782:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007786:	f023 0304 	bic.w	r3, r3, #4
 800778a:	687a      	ldr	r2, [r7, #4]
 800778c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007792:	4311      	orrs	r1, r2
 8007794:	687a      	ldr	r2, [r7, #4]
 8007796:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007798:	4311      	orrs	r1, r2
 800779a:	687a      	ldr	r2, [r7, #4]
 800779c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800779e:	430a      	orrs	r2, r1
 80077a0:	431a      	orrs	r2, r3
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f042 0201 	orr.w	r2, r2, #1
 80077aa:	611a      	str	r2, [r3, #16]
 80077ac:	e007      	b.n	80077be <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	691a      	ldr	r2, [r3, #16]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f022 0201 	bic.w	r2, r2, #1
 80077bc:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	691b      	ldr	r3, [r3, #16]
 80077c2:	2b01      	cmp	r3, #1
 80077c4:	d10c      	bne.n	80077e0 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077cc:	f023 010f 	bic.w	r1, r3, #15
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	69db      	ldr	r3, [r3, #28]
 80077d4:	1e5a      	subs	r2, r3, #1
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	430a      	orrs	r2, r1
 80077dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80077de:	e007      	b.n	80077f0 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f022 020f 	bic.w	r2, r2, #15
 80077ee:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077f4:	f023 0303 	bic.w	r3, r3, #3
 80077f8:	f043 0201 	orr.w	r2, r3, #1
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	655a      	str	r2, [r3, #84]	@ 0x54
 8007800:	e007      	b.n	8007812 <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007806:	f043 0210 	orr.w	r2, r3, #16
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8007812:	7ffb      	ldrb	r3, [r7, #31]
}
 8007814:	4618      	mov	r0, r3
 8007816:	3720      	adds	r7, #32
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}
 800781c:	2000002c 	.word	0x2000002c
 8007820:	053e2d63 	.word	0x053e2d63
 8007824:	50040000 	.word	0x50040000
 8007828:	50040300 	.word	0x50040300
 800782c:	fff0c007 	.word	0xfff0c007

08007830 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b086      	sub	sp, #24
 8007834:	af00      	add	r7, sp, #0
 8007836:	60f8      	str	r0, [r7, #12]
 8007838:	60b9      	str	r1, [r7, #8]
 800783a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4618      	mov	r0, r3
 8007842:	f7ff fe82 	bl	800754a <LL_ADC_REG_IsConversionOngoing>
 8007846:	4603      	mov	r3, r0
 8007848:	2b00      	cmp	r3, #0
 800784a:	d167      	bne.n	800791c <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007852:	2b01      	cmp	r3, #1
 8007854:	d101      	bne.n	800785a <HAL_ADC_Start_DMA+0x2a>
 8007856:	2302      	movs	r3, #2
 8007858:	e063      	b.n	8007922 <HAL_ADC_Start_DMA+0xf2>
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2201      	movs	r2, #1
 800785e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8007862:	68f8      	ldr	r0, [r7, #12]
 8007864:	f000 fc42 	bl	80080ec <ADC_Enable>
 8007868:	4603      	mov	r3, r0
 800786a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800786c:	7dfb      	ldrb	r3, [r7, #23]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d14f      	bne.n	8007912 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007876:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800787a:	f023 0301 	bic.w	r3, r3, #1
 800787e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
#else
        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800788a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800788e:	2b00      	cmp	r3, #0
 8007890:	d006      	beq.n	80078a0 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007896:	f023 0206 	bic.w	r2, r3, #6
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	659a      	str	r2, [r3, #88]	@ 0x58
 800789e:	e002      	b.n	80078a6 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	2200      	movs	r2, #0
 80078a4:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078aa:	4a20      	ldr	r2, [pc, #128]	@ (800792c <HAL_ADC_Start_DMA+0xfc>)
 80078ac:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078b2:	4a1f      	ldr	r2, [pc, #124]	@ (8007930 <HAL_ADC_Start_DMA+0x100>)
 80078b4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078ba:	4a1e      	ldr	r2, [pc, #120]	@ (8007934 <HAL_ADC_Start_DMA+0x104>)
 80078bc:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	221c      	movs	r2, #28
 80078c4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2200      	movs	r2, #0
 80078ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	685a      	ldr	r2, [r3, #4]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f042 0210 	orr.w	r2, r2, #16
 80078dc:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
#if  defined(ADC_SUPPORT_2_5_MSPS)
        SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
#else
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	68da      	ldr	r2, [r3, #12]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f042 0201 	orr.w	r2, r2, #1
 80078ec:	60da      	str	r2, [r3, #12]
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	3340      	adds	r3, #64	@ 0x40
 80078f8:	4619      	mov	r1, r3
 80078fa:	68ba      	ldr	r2, [r7, #8]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f000 ffdb 	bl	80088b8 <HAL_DMA_Start_IT>
 8007902:	4603      	mov	r3, r0
 8007904:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4618      	mov	r0, r3
 800790c:	f7ff fe09 	bl	8007522 <LL_ADC_REG_StartConversion>
 8007910:	e006      	b.n	8007920 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	2200      	movs	r2, #0
 8007916:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800791a:	e001      	b.n	8007920 <HAL_ADC_Start_DMA+0xf0>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800791c:	2302      	movs	r3, #2
 800791e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8007920:	7dfb      	ldrb	r3, [r7, #23]
}
 8007922:	4618      	mov	r0, r3
 8007924:	3718      	adds	r7, #24
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}
 800792a:	bf00      	nop
 800792c:	080081e1 	.word	0x080081e1
 8007930:	080082b9 	.word	0x080082b9
 8007934:	080082d5 	.word	0x080082d5

08007938 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007938:	b480      	push	{r7}
 800793a:	b083      	sub	sp, #12
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8007940:	bf00      	nop
 8007942:	370c      	adds	r7, #12
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr

0800794c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800794c:	b480      	push	{r7}
 800794e:	b083      	sub	sp, #12
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8007954:	bf00      	nop
 8007956:	370c      	adds	r7, #12
 8007958:	46bd      	mov	sp, r7
 800795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795e:	4770      	bx	lr

08007960 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b0b6      	sub	sp, #216	@ 0xd8
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800796a:	2300      	movs	r3, #0
 800796c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8007970:	2300      	movs	r3, #0
 8007972:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800797a:	2b01      	cmp	r3, #1
 800797c:	d101      	bne.n	8007982 <HAL_ADC_ConfigChannel+0x22>
 800797e:	2302      	movs	r3, #2
 8007980:	e39f      	b.n	80080c2 <HAL_ADC_ConfigChannel+0x762>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2201      	movs	r2, #1
 8007986:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4618      	mov	r0, r3
 8007990:	f7ff fddb 	bl	800754a <LL_ADC_REG_IsConversionOngoing>
 8007994:	4603      	mov	r3, r0
 8007996:	2b00      	cmp	r3, #0
 8007998:	f040 8384 	bne.w	80080a4 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6818      	ldr	r0, [r3, #0]
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	6859      	ldr	r1, [r3, #4]
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	461a      	mov	r2, r3
 80079aa:	f7ff fcc9 	bl	8007340 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4618      	mov	r0, r3
 80079b4:	f7ff fdc9 	bl	800754a <LL_ADC_REG_IsConversionOngoing>
 80079b8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4618      	mov	r0, r3
 80079c2:	f7ff fdd5 	bl	8007570 <LL_ADC_INJ_IsConversionOngoing>
 80079c6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80079ca:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	f040 81a6 	bne.w	8007d20 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80079d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80079d8:	2b00      	cmp	r3, #0
 80079da:	f040 81a1 	bne.w	8007d20 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6818      	ldr	r0, [r3, #0]
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	6819      	ldr	r1, [r3, #0]
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	689b      	ldr	r3, [r3, #8]
 80079ea:	461a      	mov	r2, r3
 80079ec:	f7ff fcd4 	bl	8007398 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	695a      	ldr	r2, [r3, #20]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	68db      	ldr	r3, [r3, #12]
 80079fa:	08db      	lsrs	r3, r3, #3
 80079fc:	f003 0303 	and.w	r3, r3, #3
 8007a00:	005b      	lsls	r3, r3, #1
 8007a02:	fa02 f303 	lsl.w	r3, r2, r3
 8007a06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	691b      	ldr	r3, [r3, #16]
 8007a0e:	2b04      	cmp	r3, #4
 8007a10:	d00a      	beq.n	8007a28 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6818      	ldr	r0, [r3, #0]
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	6919      	ldr	r1, [r3, #16]
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007a22:	f7ff fc25 	bl	8007270 <LL_ADC_SetOffset>
 8007a26:	e17b      	b.n	8007d20 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	2100      	movs	r1, #0
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f7ff fc42 	bl	80072b8 <LL_ADC_GetOffsetChannel>
 8007a34:	4603      	mov	r3, r0
 8007a36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d10a      	bne.n	8007a54 <HAL_ADC_ConfigChannel+0xf4>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	2100      	movs	r1, #0
 8007a44:	4618      	mov	r0, r3
 8007a46:	f7ff fc37 	bl	80072b8 <LL_ADC_GetOffsetChannel>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	0e9b      	lsrs	r3, r3, #26
 8007a4e:	f003 021f 	and.w	r2, r3, #31
 8007a52:	e01e      	b.n	8007a92 <HAL_ADC_ConfigChannel+0x132>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2100      	movs	r1, #0
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f7ff fc2c 	bl	80072b8 <LL_ADC_GetOffsetChannel>
 8007a60:	4603      	mov	r3, r0
 8007a62:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a66:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007a6a:	fa93 f3a3 	rbit	r3, r3
 8007a6e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 8007a72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007a76:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  if (value == 0U)
 8007a7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d101      	bne.n	8007a86 <HAL_ADC_ConfigChannel+0x126>
    return 32U;
 8007a82:	2320      	movs	r3, #32
 8007a84:	e004      	b.n	8007a90 <HAL_ADC_ConfigChannel+0x130>
  return __builtin_clz(value);
 8007a86:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a8a:	fab3 f383 	clz	r3, r3
 8007a8e:	b2db      	uxtb	r3, r3
 8007a90:	461a      	mov	r2, r3
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d105      	bne.n	8007aaa <HAL_ADC_ConfigChannel+0x14a>
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	0e9b      	lsrs	r3, r3, #26
 8007aa4:	f003 031f 	and.w	r3, r3, #31
 8007aa8:	e018      	b.n	8007adc <HAL_ADC_ConfigChannel+0x17c>
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ab2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007ab6:	fa93 f3a3 	rbit	r3, r3
 8007aba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8007abe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ac2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8007ac6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d101      	bne.n	8007ad2 <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8007ace:	2320      	movs	r3, #32
 8007ad0:	e004      	b.n	8007adc <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8007ad2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007ad6:	fab3 f383 	clz	r3, r3
 8007ada:	b2db      	uxtb	r3, r3
 8007adc:	429a      	cmp	r2, r3
 8007ade:	d106      	bne.n	8007aee <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	2100      	movs	r1, #0
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f7ff fbfb 	bl	80072e4 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	2101      	movs	r1, #1
 8007af4:	4618      	mov	r0, r3
 8007af6:	f7ff fbdf 	bl	80072b8 <LL_ADC_GetOffsetChannel>
 8007afa:	4603      	mov	r3, r0
 8007afc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d10a      	bne.n	8007b1a <HAL_ADC_ConfigChannel+0x1ba>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	2101      	movs	r1, #1
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f7ff fbd4 	bl	80072b8 <LL_ADC_GetOffsetChannel>
 8007b10:	4603      	mov	r3, r0
 8007b12:	0e9b      	lsrs	r3, r3, #26
 8007b14:	f003 021f 	and.w	r2, r3, #31
 8007b18:	e01e      	b.n	8007b58 <HAL_ADC_ConfigChannel+0x1f8>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	2101      	movs	r1, #1
 8007b20:	4618      	mov	r0, r3
 8007b22:	f7ff fbc9 	bl	80072b8 <LL_ADC_GetOffsetChannel>
 8007b26:	4603      	mov	r3, r0
 8007b28:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b2c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007b30:	fa93 f3a3 	rbit	r3, r3
 8007b34:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8007b38:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007b3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8007b40:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d101      	bne.n	8007b4c <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8007b48:	2320      	movs	r3, #32
 8007b4a:	e004      	b.n	8007b56 <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8007b4c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007b50:	fab3 f383 	clz	r3, r3
 8007b54:	b2db      	uxtb	r3, r3
 8007b56:	461a      	mov	r2, r3
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d105      	bne.n	8007b70 <HAL_ADC_ConfigChannel+0x210>
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	0e9b      	lsrs	r3, r3, #26
 8007b6a:	f003 031f 	and.w	r3, r3, #31
 8007b6e:	e018      	b.n	8007ba2 <HAL_ADC_ConfigChannel+0x242>
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007b7c:	fa93 f3a3 	rbit	r3, r3
 8007b80:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8007b84:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007b88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8007b8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d101      	bne.n	8007b98 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8007b94:	2320      	movs	r3, #32
 8007b96:	e004      	b.n	8007ba2 <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8007b98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007b9c:	fab3 f383 	clz	r3, r3
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	d106      	bne.n	8007bb4 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	2200      	movs	r2, #0
 8007bac:	2101      	movs	r1, #1
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7ff fb98 	bl	80072e4 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	2102      	movs	r1, #2
 8007bba:	4618      	mov	r0, r3
 8007bbc:	f7ff fb7c 	bl	80072b8 <LL_ADC_GetOffsetChannel>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d10a      	bne.n	8007be0 <HAL_ADC_ConfigChannel+0x280>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	2102      	movs	r1, #2
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f7ff fb71 	bl	80072b8 <LL_ADC_GetOffsetChannel>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	0e9b      	lsrs	r3, r3, #26
 8007bda:	f003 021f 	and.w	r2, r3, #31
 8007bde:	e01e      	b.n	8007c1e <HAL_ADC_ConfigChannel+0x2be>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	2102      	movs	r1, #2
 8007be6:	4618      	mov	r0, r3
 8007be8:	f7ff fb66 	bl	80072b8 <LL_ADC_GetOffsetChannel>
 8007bec:	4603      	mov	r3, r0
 8007bee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007bf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007bf6:	fa93 f3a3 	rbit	r3, r3
 8007bfa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8007bfe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007c02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8007c06:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d101      	bne.n	8007c12 <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8007c0e:	2320      	movs	r3, #32
 8007c10:	e004      	b.n	8007c1c <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8007c12:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007c16:	fab3 f383 	clz	r3, r3
 8007c1a:	b2db      	uxtb	r3, r3
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d105      	bne.n	8007c36 <HAL_ADC_ConfigChannel+0x2d6>
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	0e9b      	lsrs	r3, r3, #26
 8007c30:	f003 031f 	and.w	r3, r3, #31
 8007c34:	e016      	b.n	8007c64 <HAL_ADC_ConfigChannel+0x304>
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c3e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007c42:	fa93 f3a3 	rbit	r3, r3
 8007c46:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8007c48:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007c4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8007c4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d101      	bne.n	8007c5a <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8007c56:	2320      	movs	r3, #32
 8007c58:	e004      	b.n	8007c64 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8007c5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007c5e:	fab3 f383 	clz	r3, r3
 8007c62:	b2db      	uxtb	r3, r3
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d106      	bne.n	8007c76 <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	2102      	movs	r1, #2
 8007c70:	4618      	mov	r0, r3
 8007c72:	f7ff fb37 	bl	80072e4 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	2103      	movs	r1, #3
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	f7ff fb1b 	bl	80072b8 <LL_ADC_GetOffsetChannel>
 8007c82:	4603      	mov	r3, r0
 8007c84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d10a      	bne.n	8007ca2 <HAL_ADC_ConfigChannel+0x342>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	2103      	movs	r1, #3
 8007c92:	4618      	mov	r0, r3
 8007c94:	f7ff fb10 	bl	80072b8 <LL_ADC_GetOffsetChannel>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	0e9b      	lsrs	r3, r3, #26
 8007c9c:	f003 021f 	and.w	r2, r3, #31
 8007ca0:	e017      	b.n	8007cd2 <HAL_ADC_ConfigChannel+0x372>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	2103      	movs	r1, #3
 8007ca8:	4618      	mov	r0, r3
 8007caa:	f7ff fb05 	bl	80072b8 <LL_ADC_GetOffsetChannel>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cb2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007cb4:	fa93 f3a3 	rbit	r3, r3
 8007cb8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8007cba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007cbc:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8007cbe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d101      	bne.n	8007cc8 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8007cc4:	2320      	movs	r3, #32
 8007cc6:	e003      	b.n	8007cd0 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8007cc8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007cca:	fab3 f383 	clz	r3, r3
 8007cce:	b2db      	uxtb	r3, r3
 8007cd0:	461a      	mov	r2, r3
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d105      	bne.n	8007cea <HAL_ADC_ConfigChannel+0x38a>
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	0e9b      	lsrs	r3, r3, #26
 8007ce4:	f003 031f 	and.w	r3, r3, #31
 8007ce8:	e011      	b.n	8007d0e <HAL_ADC_ConfigChannel+0x3ae>
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cf0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007cf2:	fa93 f3a3 	rbit	r3, r3
 8007cf6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8007cf8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007cfa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8007cfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d101      	bne.n	8007d06 <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 8007d02:	2320      	movs	r3, #32
 8007d04:	e003      	b.n	8007d0e <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 8007d06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d08:	fab3 f383 	clz	r3, r3
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d106      	bne.n	8007d20 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	2200      	movs	r2, #0
 8007d18:	2103      	movs	r1, #3
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f7ff fae2 	bl	80072e4 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4618      	mov	r0, r3
 8007d26:	f7ff fbe9 	bl	80074fc <LL_ADC_IsEnabled>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	f040 81c2 	bne.w	80080b6 <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6818      	ldr	r0, [r3, #0]
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	6819      	ldr	r1, [r3, #0]
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	68db      	ldr	r3, [r3, #12]
 8007d3e:	461a      	mov	r2, r3
 8007d40:	f7ff fb56 	bl	80073f0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	68db      	ldr	r3, [r3, #12]
 8007d48:	4a8e      	ldr	r2, [pc, #568]	@ (8007f84 <HAL_ADC_ConfigChannel+0x624>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	f040 8130 	bne.w	8007fb0 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d10b      	bne.n	8007d78 <HAL_ADC_ConfigChannel+0x418>
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	0e9b      	lsrs	r3, r3, #26
 8007d66:	3301      	adds	r3, #1
 8007d68:	f003 031f 	and.w	r3, r3, #31
 8007d6c:	2b09      	cmp	r3, #9
 8007d6e:	bf94      	ite	ls
 8007d70:	2301      	movls	r3, #1
 8007d72:	2300      	movhi	r3, #0
 8007d74:	b2db      	uxtb	r3, r3
 8007d76:	e019      	b.n	8007dac <HAL_ADC_ConfigChannel+0x44c>
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d80:	fa93 f3a3 	rbit	r3, r3
 8007d84:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8007d86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d88:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8007d8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d101      	bne.n	8007d94 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8007d90:	2320      	movs	r3, #32
 8007d92:	e003      	b.n	8007d9c <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8007d94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d96:	fab3 f383 	clz	r3, r3
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	3301      	adds	r3, #1
 8007d9e:	f003 031f 	and.w	r3, r3, #31
 8007da2:	2b09      	cmp	r3, #9
 8007da4:	bf94      	ite	ls
 8007da6:	2301      	movls	r3, #1
 8007da8:	2300      	movhi	r3, #0
 8007daa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d079      	beq.n	8007ea4 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d107      	bne.n	8007dcc <HAL_ADC_ConfigChannel+0x46c>
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	0e9b      	lsrs	r3, r3, #26
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	069b      	lsls	r3, r3, #26
 8007dc6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007dca:	e015      	b.n	8007df8 <HAL_ADC_ConfigChannel+0x498>
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007dd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dd4:	fa93 f3a3 	rbit	r3, r3
 8007dd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8007dda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ddc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8007dde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d101      	bne.n	8007de8 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8007de4:	2320      	movs	r3, #32
 8007de6:	e003      	b.n	8007df0 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8007de8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dea:	fab3 f383 	clz	r3, r3
 8007dee:	b2db      	uxtb	r3, r3
 8007df0:	3301      	adds	r3, #1
 8007df2:	069b      	lsls	r3, r3, #26
 8007df4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d109      	bne.n	8007e18 <HAL_ADC_ConfigChannel+0x4b8>
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	0e9b      	lsrs	r3, r3, #26
 8007e0a:	3301      	adds	r3, #1
 8007e0c:	f003 031f 	and.w	r3, r3, #31
 8007e10:	2101      	movs	r1, #1
 8007e12:	fa01 f303 	lsl.w	r3, r1, r3
 8007e16:	e017      	b.n	8007e48 <HAL_ADC_ConfigChannel+0x4e8>
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e20:	fa93 f3a3 	rbit	r3, r3
 8007e24:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8007e26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e28:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8007e2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d101      	bne.n	8007e34 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8007e30:	2320      	movs	r3, #32
 8007e32:	e003      	b.n	8007e3c <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8007e34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e36:	fab3 f383 	clz	r3, r3
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	3301      	adds	r3, #1
 8007e3e:	f003 031f 	and.w	r3, r3, #31
 8007e42:	2101      	movs	r1, #1
 8007e44:	fa01 f303 	lsl.w	r3, r1, r3
 8007e48:	ea42 0103 	orr.w	r1, r2, r3
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d10a      	bne.n	8007e6e <HAL_ADC_ConfigChannel+0x50e>
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	0e9b      	lsrs	r3, r3, #26
 8007e5e:	3301      	adds	r3, #1
 8007e60:	f003 021f 	and.w	r2, r3, #31
 8007e64:	4613      	mov	r3, r2
 8007e66:	005b      	lsls	r3, r3, #1
 8007e68:	4413      	add	r3, r2
 8007e6a:	051b      	lsls	r3, r3, #20
 8007e6c:	e018      	b.n	8007ea0 <HAL_ADC_ConfigChannel+0x540>
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e76:	fa93 f3a3 	rbit	r3, r3
 8007e7a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8007e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8007e80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d101      	bne.n	8007e8a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8007e86:	2320      	movs	r3, #32
 8007e88:	e003      	b.n	8007e92 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8007e8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e8c:	fab3 f383 	clz	r3, r3
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	3301      	adds	r3, #1
 8007e94:	f003 021f 	and.w	r2, r3, #31
 8007e98:	4613      	mov	r3, r2
 8007e9a:	005b      	lsls	r3, r3, #1
 8007e9c:	4413      	add	r3, r2
 8007e9e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007ea0:	430b      	orrs	r3, r1
 8007ea2:	e080      	b.n	8007fa6 <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d107      	bne.n	8007ec0 <HAL_ADC_ConfigChannel+0x560>
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	0e9b      	lsrs	r3, r3, #26
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	069b      	lsls	r3, r3, #26
 8007eba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007ebe:	e015      	b.n	8007eec <HAL_ADC_ConfigChannel+0x58c>
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ec8:	fa93 f3a3 	rbit	r3, r3
 8007ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8007ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ed0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8007ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d101      	bne.n	8007edc <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8007ed8:	2320      	movs	r3, #32
 8007eda:	e003      	b.n	8007ee4 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8007edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ede:	fab3 f383 	clz	r3, r3
 8007ee2:	b2db      	uxtb	r3, r3
 8007ee4:	3301      	adds	r3, #1
 8007ee6:	069b      	lsls	r3, r3, #26
 8007ee8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d109      	bne.n	8007f0c <HAL_ADC_ConfigChannel+0x5ac>
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	0e9b      	lsrs	r3, r3, #26
 8007efe:	3301      	adds	r3, #1
 8007f00:	f003 031f 	and.w	r3, r3, #31
 8007f04:	2101      	movs	r1, #1
 8007f06:	fa01 f303 	lsl.w	r3, r1, r3
 8007f0a:	e017      	b.n	8007f3c <HAL_ADC_ConfigChannel+0x5dc>
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f12:	6a3b      	ldr	r3, [r7, #32]
 8007f14:	fa93 f3a3 	rbit	r3, r3
 8007f18:	61fb      	str	r3, [r7, #28]
  return result;
 8007f1a:	69fb      	ldr	r3, [r7, #28]
 8007f1c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d101      	bne.n	8007f28 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 8007f24:	2320      	movs	r3, #32
 8007f26:	e003      	b.n	8007f30 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8007f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f2a:	fab3 f383 	clz	r3, r3
 8007f2e:	b2db      	uxtb	r3, r3
 8007f30:	3301      	adds	r3, #1
 8007f32:	f003 031f 	and.w	r3, r3, #31
 8007f36:	2101      	movs	r1, #1
 8007f38:	fa01 f303 	lsl.w	r3, r1, r3
 8007f3c:	ea42 0103 	orr.w	r1, r2, r3
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d10d      	bne.n	8007f68 <HAL_ADC_ConfigChannel+0x608>
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	0e9b      	lsrs	r3, r3, #26
 8007f52:	3301      	adds	r3, #1
 8007f54:	f003 021f 	and.w	r2, r3, #31
 8007f58:	4613      	mov	r3, r2
 8007f5a:	005b      	lsls	r3, r3, #1
 8007f5c:	4413      	add	r3, r2
 8007f5e:	3b1e      	subs	r3, #30
 8007f60:	051b      	lsls	r3, r3, #20
 8007f62:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007f66:	e01d      	b.n	8007fa4 <HAL_ADC_ConfigChannel+0x644>
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f6e:	697b      	ldr	r3, [r7, #20]
 8007f70:	fa93 f3a3 	rbit	r3, r3
 8007f74:	613b      	str	r3, [r7, #16]
  return result;
 8007f76:	693b      	ldr	r3, [r7, #16]
 8007f78:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007f7a:	69bb      	ldr	r3, [r7, #24]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d103      	bne.n	8007f88 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8007f80:	2320      	movs	r3, #32
 8007f82:	e005      	b.n	8007f90 <HAL_ADC_ConfigChannel+0x630>
 8007f84:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8007f88:	69bb      	ldr	r3, [r7, #24]
 8007f8a:	fab3 f383 	clz	r3, r3
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	3301      	adds	r3, #1
 8007f92:	f003 021f 	and.w	r2, r3, #31
 8007f96:	4613      	mov	r3, r2
 8007f98:	005b      	lsls	r3, r3, #1
 8007f9a:	4413      	add	r3, r2
 8007f9c:	3b1e      	subs	r3, #30
 8007f9e:	051b      	lsls	r3, r3, #20
 8007fa0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007fa4:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 8007fa6:	683a      	ldr	r2, [r7, #0]
 8007fa8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007faa:	4619      	mov	r1, r3
 8007fac:	f7ff f9f4 	bl	8007398 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	681a      	ldr	r2, [r3, #0]
 8007fb4:	4b45      	ldr	r3, [pc, #276]	@ (80080cc <HAL_ADC_ConfigChannel+0x76c>)
 8007fb6:	4013      	ands	r3, r2
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d07c      	beq.n	80080b6 <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007fbc:	4844      	ldr	r0, [pc, #272]	@ (80080d0 <HAL_ADC_ConfigChannel+0x770>)
 8007fbe:	f7ff f949 	bl	8007254 <LL_ADC_GetCommonPathInternalCh>
 8007fc2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007fc6:	4843      	ldr	r0, [pc, #268]	@ (80080d4 <HAL_ADC_ConfigChannel+0x774>)
 8007fc8:	f7ff fa98 	bl	80074fc <LL_ADC_IsEnabled>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d15e      	bne.n	8008090 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a40      	ldr	r2, [pc, #256]	@ (80080d8 <HAL_ADC_ConfigChannel+0x778>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d127      	bne.n	800802c <HAL_ADC_ConfigChannel+0x6cc>
 8007fdc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007fe0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d121      	bne.n	800802c <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4a39      	ldr	r2, [pc, #228]	@ (80080d4 <HAL_ADC_ConfigChannel+0x774>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d161      	bne.n	80080b6 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8007ff2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007ff6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007ffa:	4619      	mov	r1, r3
 8007ffc:	4834      	ldr	r0, [pc, #208]	@ (80080d0 <HAL_ADC_ConfigChannel+0x770>)
 8007ffe:	f7ff f916 	bl	800722e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008002:	4b36      	ldr	r3, [pc, #216]	@ (80080dc <HAL_ADC_ConfigChannel+0x77c>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	099b      	lsrs	r3, r3, #6
 8008008:	4a35      	ldr	r2, [pc, #212]	@ (80080e0 <HAL_ADC_ConfigChannel+0x780>)
 800800a:	fba2 2303 	umull	r2, r3, r2, r3
 800800e:	099b      	lsrs	r3, r3, #6
 8008010:	1c5a      	adds	r2, r3, #1
 8008012:	4613      	mov	r3, r2
 8008014:	005b      	lsls	r3, r3, #1
 8008016:	4413      	add	r3, r2
 8008018:	009b      	lsls	r3, r3, #2
 800801a:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 800801c:	e002      	b.n	8008024 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	3b01      	subs	r3, #1
 8008022:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d1f9      	bne.n	800801e <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800802a:	e044      	b.n	80080b6 <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a2c      	ldr	r2, [pc, #176]	@ (80080e4 <HAL_ADC_ConfigChannel+0x784>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d113      	bne.n	800805e <HAL_ADC_ConfigChannel+0x6fe>
 8008036:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800803a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800803e:	2b00      	cmp	r3, #0
 8008040:	d10d      	bne.n	800805e <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a23      	ldr	r2, [pc, #140]	@ (80080d4 <HAL_ADC_ConfigChannel+0x774>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d134      	bne.n	80080b6 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800804c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008050:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008054:	4619      	mov	r1, r3
 8008056:	481e      	ldr	r0, [pc, #120]	@ (80080d0 <HAL_ADC_ConfigChannel+0x770>)
 8008058:	f7ff f8e9 	bl	800722e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800805c:	e02b      	b.n	80080b6 <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a21      	ldr	r2, [pc, #132]	@ (80080e8 <HAL_ADC_ConfigChannel+0x788>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d126      	bne.n	80080b6 <HAL_ADC_ConfigChannel+0x756>
 8008068:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800806c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008070:	2b00      	cmp	r3, #0
 8008072:	d120      	bne.n	80080b6 <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a16      	ldr	r2, [pc, #88]	@ (80080d4 <HAL_ADC_ConfigChannel+0x774>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d11b      	bne.n	80080b6 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800807e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008082:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008086:	4619      	mov	r1, r3
 8008088:	4811      	ldr	r0, [pc, #68]	@ (80080d0 <HAL_ADC_ConfigChannel+0x770>)
 800808a:	f7ff f8d0 	bl	800722e <LL_ADC_SetCommonPathInternalCh>
 800808e:	e012      	b.n	80080b6 <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008094:	f043 0220 	orr.w	r2, r3, #32
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 800809c:	2301      	movs	r3, #1
 800809e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80080a2:	e008      	b.n	80080b6 <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080a8:	f043 0220 	orr.w	r2, r3, #32
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2200      	movs	r2, #0
 80080ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 80080be:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	37d8      	adds	r7, #216	@ 0xd8
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}
 80080ca:	bf00      	nop
 80080cc:	80080000 	.word	0x80080000
 80080d0:	50040300 	.word	0x50040300
 80080d4:	50040000 	.word	0x50040000
 80080d8:	c7520000 	.word	0xc7520000
 80080dc:	2000002c 	.word	0x2000002c
 80080e0:	053e2d63 	.word	0x053e2d63
 80080e4:	cb840000 	.word	0xcb840000
 80080e8:	80000001 	.word	0x80000001

080080ec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b084      	sub	sp, #16
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80080f4:	2300      	movs	r3, #0
 80080f6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4618      	mov	r0, r3
 80080fe:	f7ff f9fd 	bl	80074fc <LL_ADC_IsEnabled>
 8008102:	4603      	mov	r3, r0
 8008104:	2b00      	cmp	r3, #0
 8008106:	d15e      	bne.n	80081c6 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	689a      	ldr	r2, [r3, #8]
 800810e:	4b30      	ldr	r3, [pc, #192]	@ (80081d0 <ADC_Enable+0xe4>)
 8008110:	4013      	ands	r3, r2
 8008112:	2b00      	cmp	r3, #0
 8008114:	d00d      	beq.n	8008132 <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800811a:	f043 0210 	orr.w	r2, r3, #16
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008126:	f043 0201 	orr.w	r2, r3, #1
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800812e:	2301      	movs	r3, #1
 8008130:	e04a      	b.n	80081c8 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4618      	mov	r0, r3
 8008138:	f7ff f9cc 	bl	80074d4 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800813c:	4825      	ldr	r0, [pc, #148]	@ (80081d4 <ADC_Enable+0xe8>)
 800813e:	f7ff f889 	bl	8007254 <LL_ADC_GetCommonPathInternalCh>
 8008142:	4603      	mov	r3, r0
 8008144:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008148:	2b00      	cmp	r3, #0
 800814a:	d00f      	beq.n	800816c <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800814c:	4b22      	ldr	r3, [pc, #136]	@ (80081d8 <ADC_Enable+0xec>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	099b      	lsrs	r3, r3, #6
 8008152:	4a22      	ldr	r2, [pc, #136]	@ (80081dc <ADC_Enable+0xf0>)
 8008154:	fba2 2303 	umull	r2, r3, r2, r3
 8008158:	099b      	lsrs	r3, r3, #6
 800815a:	3301      	adds	r3, #1
 800815c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800815e:	e002      	b.n	8008166 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	3b01      	subs	r3, #1
 8008164:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d1f9      	bne.n	8008160 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800816c:	f7ff f828 	bl	80071c0 <HAL_GetTick>
 8008170:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008172:	e021      	b.n	80081b8 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4618      	mov	r0, r3
 800817a:	f7ff f9bf 	bl	80074fc <LL_ADC_IsEnabled>
 800817e:	4603      	mov	r3, r0
 8008180:	2b00      	cmp	r3, #0
 8008182:	d104      	bne.n	800818e <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4618      	mov	r0, r3
 800818a:	f7ff f9a3 	bl	80074d4 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800818e:	f7ff f817 	bl	80071c0 <HAL_GetTick>
 8008192:	4602      	mov	r2, r0
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	1ad3      	subs	r3, r2, r3
 8008198:	2b02      	cmp	r3, #2
 800819a:	d90d      	bls.n	80081b8 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081a0:	f043 0210 	orr.w	r2, r3, #16
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081ac:	f043 0201 	orr.w	r2, r3, #1
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	e007      	b.n	80081c8 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f003 0301 	and.w	r3, r3, #1
 80081c2:	2b01      	cmp	r3, #1
 80081c4:	d1d6      	bne.n	8008174 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80081c6:	2300      	movs	r3, #0
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	3710      	adds	r7, #16
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}
 80081d0:	8000003f 	.word	0x8000003f
 80081d4:	50040300 	.word	0x50040300
 80081d8:	2000002c 	.word	0x2000002c
 80081dc:	053e2d63 	.word	0x053e2d63

080081e0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b084      	sub	sp, #16
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ec:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081f2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d14b      	bne.n	8008292 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081fe:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
    
#else
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f003 0308 	and.w	r3, r3, #8
 8008210:	2b00      	cmp	r3, #0
 8008212:	d021      	beq.n	8008258 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4618      	mov	r0, r3
 800821a:	f7ff f87e 	bl	800731a <LL_ADC_REG_IsTriggerSourceSWStart>
 800821e:	4603      	mov	r3, r0
 8008220:	2b00      	cmp	r3, #0
 8008222:	d032      	beq.n	800828a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	68db      	ldr	r3, [r3, #12]
 800822a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800822e:	2b00      	cmp	r3, #0
 8008230:	d12b      	bne.n	800828a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008236:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008242:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008246:	2b00      	cmp	r3, #0
 8008248:	d11f      	bne.n	800828a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800824e:	f043 0201 	orr.w	r2, r3, #1
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	655a      	str	r2, [r3, #84]	@ 0x54
 8008256:	e018      	b.n	800828a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	68db      	ldr	r3, [r3, #12]
 800825e:	f003 0302 	and.w	r3, r3, #2
 8008262:	2b00      	cmp	r3, #0
 8008264:	d111      	bne.n	800828a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800826a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008276:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800827a:	2b00      	cmp	r3, #0
 800827c:	d105      	bne.n	800828a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008282:	f043 0201 	orr.w	r2, r3, #1
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800828a:	68f8      	ldr	r0, [r7, #12]
 800828c:	f7f8 ff7c 	bl	8001188 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008290:	e00e      	b.n	80082b0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008296:	f003 0310 	and.w	r3, r3, #16
 800829a:	2b00      	cmp	r3, #0
 800829c:	d003      	beq.n	80082a6 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800829e:	68f8      	ldr	r0, [r7, #12]
 80082a0:	f7ff fb54 	bl	800794c <HAL_ADC_ErrorCallback>
}
 80082a4:	e004      	b.n	80082b0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	4798      	blx	r3
}
 80082b0:	bf00      	nop
 80082b2:	3710      	adds	r7, #16
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b084      	sub	sp, #16
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082c4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80082c6:	68f8      	ldr	r0, [r7, #12]
 80082c8:	f7ff fb36 	bl	8007938 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80082cc:	bf00      	nop
 80082ce:	3710      	adds	r7, #16
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}

080082d4 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b084      	sub	sp, #16
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082e0:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082e6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082f2:	f043 0204 	orr.w	r2, r3, #4
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80082fa:	68f8      	ldr	r0, [r7, #12]
 80082fc:	f7ff fb26 	bl	800794c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008300:	bf00      	nop
 8008302:	3710      	adds	r7, #16
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}

08008308 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008308:	b480      	push	{r7}
 800830a:	b085      	sub	sp, #20
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f003 0307 	and.w	r3, r3, #7
 8008316:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008318:	4b0c      	ldr	r3, [pc, #48]	@ (800834c <__NVIC_SetPriorityGrouping+0x44>)
 800831a:	68db      	ldr	r3, [r3, #12]
 800831c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800831e:	68ba      	ldr	r2, [r7, #8]
 8008320:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008324:	4013      	ands	r3, r2
 8008326:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008330:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008334:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008338:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800833a:	4a04      	ldr	r2, [pc, #16]	@ (800834c <__NVIC_SetPriorityGrouping+0x44>)
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	60d3      	str	r3, [r2, #12]
}
 8008340:	bf00      	nop
 8008342:	3714      	adds	r7, #20
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr
 800834c:	e000ed00 	.word	0xe000ed00

08008350 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008350:	b480      	push	{r7}
 8008352:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008354:	4b04      	ldr	r3, [pc, #16]	@ (8008368 <__NVIC_GetPriorityGrouping+0x18>)
 8008356:	68db      	ldr	r3, [r3, #12]
 8008358:	0a1b      	lsrs	r3, r3, #8
 800835a:	f003 0307 	and.w	r3, r3, #7
}
 800835e:	4618      	mov	r0, r3
 8008360:	46bd      	mov	sp, r7
 8008362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008366:	4770      	bx	lr
 8008368:	e000ed00 	.word	0xe000ed00

0800836c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800836c:	b480      	push	{r7}
 800836e:	b083      	sub	sp, #12
 8008370:	af00      	add	r7, sp, #0
 8008372:	4603      	mov	r3, r0
 8008374:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800837a:	2b00      	cmp	r3, #0
 800837c:	db0b      	blt.n	8008396 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800837e:	79fb      	ldrb	r3, [r7, #7]
 8008380:	f003 021f 	and.w	r2, r3, #31
 8008384:	4907      	ldr	r1, [pc, #28]	@ (80083a4 <__NVIC_EnableIRQ+0x38>)
 8008386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800838a:	095b      	lsrs	r3, r3, #5
 800838c:	2001      	movs	r0, #1
 800838e:	fa00 f202 	lsl.w	r2, r0, r2
 8008392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008396:	bf00      	nop
 8008398:	370c      	adds	r7, #12
 800839a:	46bd      	mov	sp, r7
 800839c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a0:	4770      	bx	lr
 80083a2:	bf00      	nop
 80083a4:	e000e100 	.word	0xe000e100

080083a8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80083a8:	b480      	push	{r7}
 80083aa:	b083      	sub	sp, #12
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	4603      	mov	r3, r0
 80083b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80083b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	db12      	blt.n	80083e0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80083ba:	79fb      	ldrb	r3, [r7, #7]
 80083bc:	f003 021f 	and.w	r2, r3, #31
 80083c0:	490a      	ldr	r1, [pc, #40]	@ (80083ec <__NVIC_DisableIRQ+0x44>)
 80083c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083c6:	095b      	lsrs	r3, r3, #5
 80083c8:	2001      	movs	r0, #1
 80083ca:	fa00 f202 	lsl.w	r2, r0, r2
 80083ce:	3320      	adds	r3, #32
 80083d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80083d4:	f3bf 8f4f 	dsb	sy
}
 80083d8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80083da:	f3bf 8f6f 	isb	sy
}
 80083de:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80083e0:	bf00      	nop
 80083e2:	370c      	adds	r7, #12
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr
 80083ec:	e000e100 	.word	0xe000e100

080083f0 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80083f0:	b480      	push	{r7}
 80083f2:	b083      	sub	sp, #12
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	4603      	mov	r3, r0
 80083f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80083fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	db0c      	blt.n	800841c <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008402:	79fb      	ldrb	r3, [r7, #7]
 8008404:	f003 021f 	and.w	r2, r3, #31
 8008408:	4907      	ldr	r1, [pc, #28]	@ (8008428 <__NVIC_SetPendingIRQ+0x38>)
 800840a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800840e:	095b      	lsrs	r3, r3, #5
 8008410:	2001      	movs	r0, #1
 8008412:	fa00 f202 	lsl.w	r2, r0, r2
 8008416:	3340      	adds	r3, #64	@ 0x40
 8008418:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800841c:	bf00      	nop
 800841e:	370c      	adds	r7, #12
 8008420:	46bd      	mov	sp, r7
 8008422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008426:	4770      	bx	lr
 8008428:	e000e100 	.word	0xe000e100

0800842c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800842c:	b480      	push	{r7}
 800842e:	b083      	sub	sp, #12
 8008430:	af00      	add	r7, sp, #0
 8008432:	4603      	mov	r3, r0
 8008434:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800843a:	2b00      	cmp	r3, #0
 800843c:	db0c      	blt.n	8008458 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800843e:	79fb      	ldrb	r3, [r7, #7]
 8008440:	f003 021f 	and.w	r2, r3, #31
 8008444:	4907      	ldr	r1, [pc, #28]	@ (8008464 <__NVIC_ClearPendingIRQ+0x38>)
 8008446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800844a:	095b      	lsrs	r3, r3, #5
 800844c:	2001      	movs	r0, #1
 800844e:	fa00 f202 	lsl.w	r2, r0, r2
 8008452:	3360      	adds	r3, #96	@ 0x60
 8008454:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8008458:	bf00      	nop
 800845a:	370c      	adds	r7, #12
 800845c:	46bd      	mov	sp, r7
 800845e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008462:	4770      	bx	lr
 8008464:	e000e100 	.word	0xe000e100

08008468 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008468:	b480      	push	{r7}
 800846a:	b083      	sub	sp, #12
 800846c:	af00      	add	r7, sp, #0
 800846e:	4603      	mov	r3, r0
 8008470:	6039      	str	r1, [r7, #0]
 8008472:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008478:	2b00      	cmp	r3, #0
 800847a:	db0a      	blt.n	8008492 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	b2da      	uxtb	r2, r3
 8008480:	490c      	ldr	r1, [pc, #48]	@ (80084b4 <__NVIC_SetPriority+0x4c>)
 8008482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008486:	0112      	lsls	r2, r2, #4
 8008488:	b2d2      	uxtb	r2, r2
 800848a:	440b      	add	r3, r1
 800848c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008490:	e00a      	b.n	80084a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	b2da      	uxtb	r2, r3
 8008496:	4908      	ldr	r1, [pc, #32]	@ (80084b8 <__NVIC_SetPriority+0x50>)
 8008498:	79fb      	ldrb	r3, [r7, #7]
 800849a:	f003 030f 	and.w	r3, r3, #15
 800849e:	3b04      	subs	r3, #4
 80084a0:	0112      	lsls	r2, r2, #4
 80084a2:	b2d2      	uxtb	r2, r2
 80084a4:	440b      	add	r3, r1
 80084a6:	761a      	strb	r2, [r3, #24]
}
 80084a8:	bf00      	nop
 80084aa:	370c      	adds	r7, #12
 80084ac:	46bd      	mov	sp, r7
 80084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b2:	4770      	bx	lr
 80084b4:	e000e100 	.word	0xe000e100
 80084b8:	e000ed00 	.word	0xe000ed00

080084bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80084bc:	b480      	push	{r7}
 80084be:	b089      	sub	sp, #36	@ 0x24
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	60f8      	str	r0, [r7, #12]
 80084c4:	60b9      	str	r1, [r7, #8]
 80084c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f003 0307 	and.w	r3, r3, #7
 80084ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80084d0:	69fb      	ldr	r3, [r7, #28]
 80084d2:	f1c3 0307 	rsb	r3, r3, #7
 80084d6:	2b04      	cmp	r3, #4
 80084d8:	bf28      	it	cs
 80084da:	2304      	movcs	r3, #4
 80084dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80084de:	69fb      	ldr	r3, [r7, #28]
 80084e0:	3304      	adds	r3, #4
 80084e2:	2b06      	cmp	r3, #6
 80084e4:	d902      	bls.n	80084ec <NVIC_EncodePriority+0x30>
 80084e6:	69fb      	ldr	r3, [r7, #28]
 80084e8:	3b03      	subs	r3, #3
 80084ea:	e000      	b.n	80084ee <NVIC_EncodePriority+0x32>
 80084ec:	2300      	movs	r3, #0
 80084ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80084f0:	f04f 32ff 	mov.w	r2, #4294967295
 80084f4:	69bb      	ldr	r3, [r7, #24]
 80084f6:	fa02 f303 	lsl.w	r3, r2, r3
 80084fa:	43da      	mvns	r2, r3
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	401a      	ands	r2, r3
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008504:	f04f 31ff 	mov.w	r1, #4294967295
 8008508:	697b      	ldr	r3, [r7, #20]
 800850a:	fa01 f303 	lsl.w	r3, r1, r3
 800850e:	43d9      	mvns	r1, r3
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008514:	4313      	orrs	r3, r2
         );
}
 8008516:	4618      	mov	r0, r3
 8008518:	3724      	adds	r7, #36	@ 0x24
 800851a:	46bd      	mov	sp, r7
 800851c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008520:	4770      	bx	lr
	...

08008524 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b082      	sub	sp, #8
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	3b01      	subs	r3, #1
 8008530:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008534:	d301      	bcc.n	800853a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008536:	2301      	movs	r3, #1
 8008538:	e00f      	b.n	800855a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800853a:	4a0a      	ldr	r2, [pc, #40]	@ (8008564 <SysTick_Config+0x40>)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	3b01      	subs	r3, #1
 8008540:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008542:	210f      	movs	r1, #15
 8008544:	f04f 30ff 	mov.w	r0, #4294967295
 8008548:	f7ff ff8e 	bl	8008468 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800854c:	4b05      	ldr	r3, [pc, #20]	@ (8008564 <SysTick_Config+0x40>)
 800854e:	2200      	movs	r2, #0
 8008550:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008552:	4b04      	ldr	r3, [pc, #16]	@ (8008564 <SysTick_Config+0x40>)
 8008554:	2207      	movs	r2, #7
 8008556:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008558:	2300      	movs	r3, #0
}
 800855a:	4618      	mov	r0, r3
 800855c:	3708      	adds	r7, #8
 800855e:	46bd      	mov	sp, r7
 8008560:	bd80      	pop	{r7, pc}
 8008562:	bf00      	nop
 8008564:	e000e010 	.word	0xe000e010

08008568 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b082      	sub	sp, #8
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f7ff fec9 	bl	8008308 <__NVIC_SetPriorityGrouping>
}
 8008576:	bf00      	nop
 8008578:	3708      	adds	r7, #8
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}

0800857e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800857e:	b580      	push	{r7, lr}
 8008580:	b086      	sub	sp, #24
 8008582:	af00      	add	r7, sp, #0
 8008584:	4603      	mov	r3, r0
 8008586:	60b9      	str	r1, [r7, #8]
 8008588:	607a      	str	r2, [r7, #4]
 800858a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800858c:	f7ff fee0 	bl	8008350 <__NVIC_GetPriorityGrouping>
 8008590:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008592:	687a      	ldr	r2, [r7, #4]
 8008594:	68b9      	ldr	r1, [r7, #8]
 8008596:	6978      	ldr	r0, [r7, #20]
 8008598:	f7ff ff90 	bl	80084bc <NVIC_EncodePriority>
 800859c:	4602      	mov	r2, r0
 800859e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085a2:	4611      	mov	r1, r2
 80085a4:	4618      	mov	r0, r3
 80085a6:	f7ff ff5f 	bl	8008468 <__NVIC_SetPriority>
}
 80085aa:	bf00      	nop
 80085ac:	3718      	adds	r7, #24
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}

080085b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80085b2:	b580      	push	{r7, lr}
 80085b4:	b082      	sub	sp, #8
 80085b6:	af00      	add	r7, sp, #0
 80085b8:	4603      	mov	r3, r0
 80085ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80085bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085c0:	4618      	mov	r0, r3
 80085c2:	f7ff fed3 	bl	800836c <__NVIC_EnableIRQ>
}
 80085c6:	bf00      	nop
 80085c8:	3708      	adds	r7, #8
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}

080085ce <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80085ce:	b580      	push	{r7, lr}
 80085d0:	b082      	sub	sp, #8
 80085d2:	af00      	add	r7, sp, #0
 80085d4:	4603      	mov	r3, r0
 80085d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80085d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085dc:	4618      	mov	r0, r3
 80085de:	f7ff fee3 	bl	80083a8 <__NVIC_DisableIRQ>
}
 80085e2:	bf00      	nop
 80085e4:	3708      	adds	r7, #8
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}

080085ea <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80085ea:	b580      	push	{r7, lr}
 80085ec:	b082      	sub	sp, #8
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f7ff ff96 	bl	8008524 <SysTick_Config>
 80085f8:	4603      	mov	r3, r0
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	3708      	adds	r7, #8
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}

08008602 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8008602:	b580      	push	{r7, lr}
 8008604:	b082      	sub	sp, #8
 8008606:	af00      	add	r7, sp, #0
 8008608:	4603      	mov	r3, r0
 800860a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 800860c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008610:	4618      	mov	r0, r3
 8008612:	f7ff feed 	bl	80083f0 <__NVIC_SetPendingIRQ>
}
 8008616:	bf00      	nop
 8008618:	3708      	adds	r7, #8
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}

0800861e <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800861e:	b580      	push	{r7, lr}
 8008620:	b082      	sub	sp, #8
 8008622:	af00      	add	r7, sp, #0
 8008624:	4603      	mov	r3, r0
 8008626:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8008628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800862c:	4618      	mov	r0, r3
 800862e:	f7ff fefd 	bl	800842c <__NVIC_ClearPendingIRQ>
}
 8008632:	bf00      	nop
 8008634:	3708      	adds	r7, #8
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
	...

0800863c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b084      	sub	sp, #16
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d101      	bne.n	800864e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800864a:	2301      	movs	r3, #1
 800864c:	e08e      	b.n	800876c <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	461a      	mov	r2, r3
 8008654:	4b47      	ldr	r3, [pc, #284]	@ (8008774 <HAL_DMA_Init+0x138>)
 8008656:	429a      	cmp	r2, r3
 8008658:	d80f      	bhi.n	800867a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	461a      	mov	r2, r3
 8008660:	4b45      	ldr	r3, [pc, #276]	@ (8008778 <HAL_DMA_Init+0x13c>)
 8008662:	4413      	add	r3, r2
 8008664:	4a45      	ldr	r2, [pc, #276]	@ (800877c <HAL_DMA_Init+0x140>)
 8008666:	fba2 2303 	umull	r2, r3, r2, r3
 800866a:	091b      	lsrs	r3, r3, #4
 800866c:	009a      	lsls	r2, r3, #2
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	4a42      	ldr	r2, [pc, #264]	@ (8008780 <HAL_DMA_Init+0x144>)
 8008676:	641a      	str	r2, [r3, #64]	@ 0x40
 8008678:	e00e      	b.n	8008698 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	461a      	mov	r2, r3
 8008680:	4b40      	ldr	r3, [pc, #256]	@ (8008784 <HAL_DMA_Init+0x148>)
 8008682:	4413      	add	r3, r2
 8008684:	4a3d      	ldr	r2, [pc, #244]	@ (800877c <HAL_DMA_Init+0x140>)
 8008686:	fba2 2303 	umull	r2, r3, r2, r3
 800868a:	091b      	lsrs	r3, r3, #4
 800868c:	009a      	lsls	r2, r3, #2
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	4a3c      	ldr	r2, [pc, #240]	@ (8008788 <HAL_DMA_Init+0x14c>)
 8008696:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2202      	movs	r2, #2
 800869c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80086ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086b2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80086bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	691b      	ldr	r3, [r3, #16]
 80086c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80086c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	699b      	ldr	r3, [r3, #24]
 80086ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80086d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6a1b      	ldr	r3, [r3, #32]
 80086da:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80086dc:	68fa      	ldr	r2, [r7, #12]
 80086de:	4313      	orrs	r3, r2
 80086e0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	68fa      	ldr	r2, [r7, #12]
 80086e8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80086ea:	6878      	ldr	r0, [r7, #4]
 80086ec:	f000 fb16 	bl	8008d1c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80086f8:	d102      	bne.n	8008700 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	685a      	ldr	r2, [r3, #4]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008708:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800870c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008712:	687a      	ldr	r2, [r7, #4]
 8008714:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008716:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d010      	beq.n	8008742 <HAL_DMA_Init+0x106>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	2b04      	cmp	r3, #4
 8008726:	d80c      	bhi.n	8008742 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f000 fb35 	bl	8008d98 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008732:	2200      	movs	r2, #0
 8008734:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800873a:	687a      	ldr	r2, [r7, #4]
 800873c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800873e:	605a      	str	r2, [r3, #4]
 8008740:	e008      	b.n	8008754 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2200      	movs	r2, #0
 800874c:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2200      	movs	r2, #0
 8008758:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2201      	movs	r2, #1
 800875e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2200      	movs	r2, #0
 8008766:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800876a:	2300      	movs	r3, #0
}
 800876c:	4618      	mov	r0, r3
 800876e:	3710      	adds	r7, #16
 8008770:	46bd      	mov	sp, r7
 8008772:	bd80      	pop	{r7, pc}
 8008774:	40020407 	.word	0x40020407
 8008778:	bffdfff8 	.word	0xbffdfff8
 800877c:	cccccccd 	.word	0xcccccccd
 8008780:	40020000 	.word	0x40020000
 8008784:	bffdfbf8 	.word	0xbffdfbf8
 8008788:	40020400 	.word	0x40020400

0800878c <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b082      	sub	sp, #8
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d101      	bne.n	800879e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800879a:	2301      	movs	r3, #1
 800879c:	e07b      	b.n	8008896 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	681a      	ldr	r2, [r3, #0]
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f022 0201 	bic.w	r2, r2, #1
 80087ac:	601a      	str	r2, [r3, #0]

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	461a      	mov	r2, r3
 80087b4:	4b3a      	ldr	r3, [pc, #232]	@ (80088a0 <HAL_DMA_DeInit+0x114>)
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d80f      	bhi.n	80087da <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	461a      	mov	r2, r3
 80087c0:	4b38      	ldr	r3, [pc, #224]	@ (80088a4 <HAL_DMA_DeInit+0x118>)
 80087c2:	4413      	add	r3, r2
 80087c4:	4a38      	ldr	r2, [pc, #224]	@ (80088a8 <HAL_DMA_DeInit+0x11c>)
 80087c6:	fba2 2303 	umull	r2, r3, r2, r3
 80087ca:	091b      	lsrs	r3, r3, #4
 80087cc:	009a      	lsls	r2, r3, #2
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	4a35      	ldr	r2, [pc, #212]	@ (80088ac <HAL_DMA_DeInit+0x120>)
 80087d6:	641a      	str	r2, [r3, #64]	@ 0x40
 80087d8:	e00e      	b.n	80087f8 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	461a      	mov	r2, r3
 80087e0:	4b33      	ldr	r3, [pc, #204]	@ (80088b0 <HAL_DMA_DeInit+0x124>)
 80087e2:	4413      	add	r3, r2
 80087e4:	4a30      	ldr	r2, [pc, #192]	@ (80088a8 <HAL_DMA_DeInit+0x11c>)
 80087e6:	fba2 2303 	umull	r2, r3, r2, r3
 80087ea:	091b      	lsrs	r3, r3, #4
 80087ec:	009a      	lsls	r2, r3, #2
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	4a2f      	ldr	r2, [pc, #188]	@ (80088b4 <HAL_DMA_DeInit+0x128>)
 80087f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	2200      	movs	r2, #0
 80087fe:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008804:	f003 021c 	and.w	r2, r3, #28
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800880c:	2101      	movs	r1, #1
 800880e:	fa01 f202 	lsl.w	r2, r1, r2
 8008812:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f000 fa81 	bl	8008d1c <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800881e:	2200      	movs	r2, #0
 8008820:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008826:	687a      	ldr	r2, [r7, #4]
 8008828:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800882a:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	685b      	ldr	r3, [r3, #4]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d00f      	beq.n	8008854 <HAL_DMA_DeInit+0xc8>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	685b      	ldr	r3, [r3, #4]
 8008838:	2b04      	cmp	r3, #4
 800883a:	d80b      	bhi.n	8008854 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f000 faab 	bl	8008d98 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008846:	2200      	movs	r2, #0
 8008848:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008852:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2200      	movs	r2, #0
 800885e:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2200      	movs	r2, #0
 800886a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2200      	movs	r2, #0
 8008870:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2200      	movs	r2, #0
 800887c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2200      	movs	r2, #0
 8008882:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2200      	movs	r2, #0
 8008890:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008894:	2300      	movs	r3, #0
}
 8008896:	4618      	mov	r0, r3
 8008898:	3708      	adds	r7, #8
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
 800889e:	bf00      	nop
 80088a0:	40020407 	.word	0x40020407
 80088a4:	bffdfff8 	.word	0xbffdfff8
 80088a8:	cccccccd 	.word	0xcccccccd
 80088ac:	40020000 	.word	0x40020000
 80088b0:	bffdfbf8 	.word	0xbffdfbf8
 80088b4:	40020400 	.word	0x40020400

080088b8 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b086      	sub	sp, #24
 80088bc:	af00      	add	r7, sp, #0
 80088be:	60f8      	str	r0, [r7, #12]
 80088c0:	60b9      	str	r1, [r7, #8]
 80088c2:	607a      	str	r2, [r7, #4]
 80088c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80088c6:	2300      	movs	r3, #0
 80088c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80088d0:	2b01      	cmp	r3, #1
 80088d2:	d101      	bne.n	80088d8 <HAL_DMA_Start_IT+0x20>
 80088d4:	2302      	movs	r3, #2
 80088d6:	e066      	b.n	80089a6 <HAL_DMA_Start_IT+0xee>
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	2201      	movs	r2, #1
 80088dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	2b01      	cmp	r3, #1
 80088ea:	d155      	bne.n	8008998 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	2202      	movs	r2, #2
 80088f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2200      	movs	r2, #0
 80088f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	681a      	ldr	r2, [r3, #0]
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f022 0201 	bic.w	r2, r2, #1
 8008908:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	687a      	ldr	r2, [r7, #4]
 800890e:	68b9      	ldr	r1, [r7, #8]
 8008910:	68f8      	ldr	r0, [r7, #12]
 8008912:	f000 f9c5 	bl	8008ca0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800891a:	2b00      	cmp	r3, #0
 800891c:	d008      	beq.n	8008930 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	681a      	ldr	r2, [r3, #0]
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f042 020e 	orr.w	r2, r2, #14
 800892c:	601a      	str	r2, [r3, #0]
 800892e:	e00f      	b.n	8008950 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f022 0204 	bic.w	r2, r2, #4
 800893e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	681a      	ldr	r2, [r3, #0]
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f042 020a 	orr.w	r2, r2, #10
 800894e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800895a:	2b00      	cmp	r3, #0
 800895c:	d007      	beq.n	800896e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008962:	681a      	ldr	r2, [r3, #0]
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008968:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800896c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008972:	2b00      	cmp	r3, #0
 8008974:	d007      	beq.n	8008986 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800897a:	681a      	ldr	r2, [r3, #0]
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008980:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008984:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	681a      	ldr	r2, [r3, #0]
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f042 0201 	orr.w	r2, r2, #1
 8008994:	601a      	str	r2, [r3, #0]
 8008996:	e005      	b.n	80089a4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	2200      	movs	r2, #0
 800899c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80089a0:	2302      	movs	r3, #2
 80089a2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80089a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3718      	adds	r7, #24
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}

080089ae <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80089ae:	b480      	push	{r7}
 80089b0:	b083      	sub	sp, #12
 80089b2:	af00      	add	r7, sp, #0
 80089b4:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d101      	bne.n	80089c0 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80089bc:	2301      	movs	r3, #1
 80089be:	e04f      	b.n	8008a60 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80089c6:	b2db      	uxtb	r3, r3
 80089c8:	2b02      	cmp	r3, #2
 80089ca:	d008      	beq.n	80089de <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2204      	movs	r2, #4
 80089d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2200      	movs	r2, #0
 80089d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80089da:	2301      	movs	r3, #1
 80089dc:	e040      	b.n	8008a60 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f022 020e 	bic.w	r2, r2, #14
 80089ec:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089f2:	681a      	ldr	r2, [r3, #0]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80089fc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	681a      	ldr	r2, [r3, #0]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f022 0201 	bic.w	r2, r2, #1
 8008a0c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a12:	f003 021c 	and.w	r2, r3, #28
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a1a:	2101      	movs	r1, #1
 8008a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8008a20:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008a2a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d00c      	beq.n	8008a4e <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a38:	681a      	ldr	r2, [r3, #0]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a3e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008a42:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008a4c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2201      	movs	r2, #1
 8008a52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2200      	movs	r2, #0
 8008a5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8008a5e:	2300      	movs	r3, #0
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	370c      	adds	r7, #12
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr

08008a6c <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b084      	sub	sp, #16
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a74:	2300      	movs	r3, #0
 8008a76:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	2b02      	cmp	r3, #2
 8008a82:	d005      	beq.n	8008a90 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2204      	movs	r2, #4
 8008a88:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	73fb      	strb	r3, [r7, #15]
 8008a8e:	e047      	b.n	8008b20 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f022 020e 	bic.w	r2, r2, #14
 8008a9e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f022 0201 	bic.w	r2, r2, #1
 8008aae:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ab4:	681a      	ldr	r2, [r3, #0]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008aba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008abe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ac4:	f003 021c 	and.w	r2, r3, #28
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008acc:	2101      	movs	r1, #1
 8008ace:	fa01 f202 	lsl.w	r2, r1, r2
 8008ad2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ad8:	687a      	ldr	r2, [r7, #4]
 8008ada:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008adc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d00c      	beq.n	8008b00 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008aea:	681a      	ldr	r2, [r3, #0]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008af0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008af4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008afa:	687a      	ldr	r2, [r7, #4]
 8008afc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008afe:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2201      	movs	r2, #1
 8008b04:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d003      	beq.n	8008b20 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	4798      	blx	r3
    }
  }
  return status;
 8008b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b22:	4618      	mov	r0, r3
 8008b24:	3710      	adds	r7, #16
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bd80      	pop	{r7, pc}

08008b2a <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008b2a:	b580      	push	{r7, lr}
 8008b2c:	b084      	sub	sp, #16
 8008b2e:	af00      	add	r7, sp, #0
 8008b30:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b46:	f003 031c 	and.w	r3, r3, #28
 8008b4a:	2204      	movs	r2, #4
 8008b4c:	409a      	lsls	r2, r3
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	4013      	ands	r3, r2
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d026      	beq.n	8008ba4 <HAL_DMA_IRQHandler+0x7a>
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	f003 0304 	and.w	r3, r3, #4
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d021      	beq.n	8008ba4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f003 0320 	and.w	r3, r3, #32
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d107      	bne.n	8008b7e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	681a      	ldr	r2, [r3, #0]
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f022 0204 	bic.w	r2, r2, #4
 8008b7c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b82:	f003 021c 	and.w	r2, r3, #28
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b8a:	2104      	movs	r1, #4
 8008b8c:	fa01 f202 	lsl.w	r2, r1, r2
 8008b90:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d071      	beq.n	8008c7e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008ba2:	e06c      	b.n	8008c7e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ba8:	f003 031c 	and.w	r3, r3, #28
 8008bac:	2202      	movs	r2, #2
 8008bae:	409a      	lsls	r2, r3
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	4013      	ands	r3, r2
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d02e      	beq.n	8008c16 <HAL_DMA_IRQHandler+0xec>
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	f003 0302 	and.w	r3, r3, #2
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d029      	beq.n	8008c16 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f003 0320 	and.w	r3, r3, #32
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d10b      	bne.n	8008be8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f022 020a 	bic.w	r2, r2, #10
 8008bde:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2201      	movs	r2, #1
 8008be4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bec:	f003 021c 	and.w	r2, r3, #28
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bf4:	2102      	movs	r1, #2
 8008bf6:	fa01 f202 	lsl.w	r2, r1, r2
 8008bfa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d038      	beq.n	8008c7e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008c14:	e033      	b.n	8008c7e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c1a:	f003 031c 	and.w	r3, r3, #28
 8008c1e:	2208      	movs	r2, #8
 8008c20:	409a      	lsls	r2, r3
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	4013      	ands	r3, r2
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d02a      	beq.n	8008c80 <HAL_DMA_IRQHandler+0x156>
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	f003 0308 	and.w	r3, r3, #8
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d025      	beq.n	8008c80 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	681a      	ldr	r2, [r3, #0]
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f022 020e 	bic.w	r2, r2, #14
 8008c42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c48:	f003 021c 	and.w	r2, r3, #28
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c50:	2101      	movs	r1, #1
 8008c52:	fa01 f202 	lsl.w	r2, r1, r2
 8008c56:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2201      	movs	r2, #1
 8008c62:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d004      	beq.n	8008c80 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008c7e:	bf00      	nop
 8008c80:	bf00      	nop
}
 8008c82:	3710      	adds	r7, #16
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bd80      	pop	{r7, pc}

08008c88 <HAL_DMA_GetError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b083      	sub	sp, #12
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	370c      	adds	r7, #12
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9e:	4770      	bx	lr

08008ca0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b085      	sub	sp, #20
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	60f8      	str	r0, [r7, #12]
 8008ca8:	60b9      	str	r1, [r7, #8]
 8008caa:	607a      	str	r2, [r7, #4]
 8008cac:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cb2:	68fa      	ldr	r2, [r7, #12]
 8008cb4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008cb6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d004      	beq.n	8008cca <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cc4:	68fa      	ldr	r2, [r7, #12]
 8008cc6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008cc8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cce:	f003 021c 	and.w	r2, r3, #28
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cd6:	2101      	movs	r1, #1
 8008cd8:	fa01 f202 	lsl.w	r2, r1, r2
 8008cdc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	683a      	ldr	r2, [r7, #0]
 8008ce4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	689b      	ldr	r3, [r3, #8]
 8008cea:	2b10      	cmp	r3, #16
 8008cec:	d108      	bne.n	8008d00 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	687a      	ldr	r2, [r7, #4]
 8008cf4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	68ba      	ldr	r2, [r7, #8]
 8008cfc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008cfe:	e007      	b.n	8008d10 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	68ba      	ldr	r2, [r7, #8]
 8008d06:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	687a      	ldr	r2, [r7, #4]
 8008d0e:	60da      	str	r2, [r3, #12]
}
 8008d10:	bf00      	nop
 8008d12:	3714      	adds	r7, #20
 8008d14:	46bd      	mov	sp, r7
 8008d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1a:	4770      	bx	lr

08008d1c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b085      	sub	sp, #20
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	461a      	mov	r2, r3
 8008d2a:	4b17      	ldr	r3, [pc, #92]	@ (8008d88 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008d2c:	429a      	cmp	r2, r3
 8008d2e:	d80a      	bhi.n	8008d46 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d34:	089b      	lsrs	r3, r3, #2
 8008d36:	009b      	lsls	r3, r3, #2
 8008d38:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008d3c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8008d40:	687a      	ldr	r2, [r7, #4]
 8008d42:	6493      	str	r3, [r2, #72]	@ 0x48
 8008d44:	e007      	b.n	8008d56 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d4a:	089b      	lsrs	r3, r3, #2
 8008d4c:	009a      	lsls	r2, r3, #2
 8008d4e:	4b0f      	ldr	r3, [pc, #60]	@ (8008d8c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8008d50:	4413      	add	r3, r2
 8008d52:	687a      	ldr	r2, [r7, #4]
 8008d54:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	b2db      	uxtb	r3, r3
 8008d5c:	3b08      	subs	r3, #8
 8008d5e:	4a0c      	ldr	r2, [pc, #48]	@ (8008d90 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008d60:	fba2 2303 	umull	r2, r3, r2, r3
 8008d64:	091b      	lsrs	r3, r3, #4
 8008d66:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8008d94 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8008d6c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	f003 031f 	and.w	r3, r3, #31
 8008d74:	2201      	movs	r2, #1
 8008d76:	409a      	lsls	r2, r3
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008d7c:	bf00      	nop
 8008d7e:	3714      	adds	r7, #20
 8008d80:	46bd      	mov	sp, r7
 8008d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d86:	4770      	bx	lr
 8008d88:	40020407 	.word	0x40020407
 8008d8c:	4002081c 	.word	0x4002081c
 8008d90:	cccccccd 	.word	0xcccccccd
 8008d94:	40020880 	.word	0x40020880

08008d98 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b085      	sub	sp, #20
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008da8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008daa:	68fa      	ldr	r2, [r7, #12]
 8008dac:	4b0b      	ldr	r3, [pc, #44]	@ (8008ddc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008dae:	4413      	add	r3, r2
 8008db0:	009b      	lsls	r3, r3, #2
 8008db2:	461a      	mov	r2, r3
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	4a09      	ldr	r2, [pc, #36]	@ (8008de0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8008dbc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	3b01      	subs	r3, #1
 8008dc2:	f003 0303 	and.w	r3, r3, #3
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	409a      	lsls	r2, r3
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008dce:	bf00      	nop
 8008dd0:	3714      	adds	r7, #20
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd8:	4770      	bx	lr
 8008dda:	bf00      	nop
 8008ddc:	1000823f 	.word	0x1000823f
 8008de0:	40020940 	.word	0x40020940

08008de4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b087      	sub	sp, #28
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
 8008dec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008dee:	2300      	movs	r3, #0
 8008df0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008df2:	e14c      	b.n	800908e <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	681a      	ldr	r2, [r3, #0]
 8008df8:	2101      	movs	r1, #1
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	fa01 f303 	lsl.w	r3, r1, r3
 8008e00:	4013      	ands	r3, r2
 8008e02:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	f000 813e 	beq.w	8009088 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	f003 0303 	and.w	r3, r3, #3
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d005      	beq.n	8008e24 <HAL_GPIO_Init+0x40>
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	f003 0303 	and.w	r3, r3, #3
 8008e20:	2b02      	cmp	r3, #2
 8008e22:	d130      	bne.n	8008e86 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	689b      	ldr	r3, [r3, #8]
 8008e28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	005b      	lsls	r3, r3, #1
 8008e2e:	2203      	movs	r2, #3
 8008e30:	fa02 f303 	lsl.w	r3, r2, r3
 8008e34:	43db      	mvns	r3, r3
 8008e36:	693a      	ldr	r2, [r7, #16]
 8008e38:	4013      	ands	r3, r2
 8008e3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	68da      	ldr	r2, [r3, #12]
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	005b      	lsls	r3, r3, #1
 8008e44:	fa02 f303 	lsl.w	r3, r2, r3
 8008e48:	693a      	ldr	r2, [r7, #16]
 8008e4a:	4313      	orrs	r3, r2
 8008e4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	693a      	ldr	r2, [r7, #16]
 8008e52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	697b      	ldr	r3, [r7, #20]
 8008e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e62:	43db      	mvns	r3, r3
 8008e64:	693a      	ldr	r2, [r7, #16]
 8008e66:	4013      	ands	r3, r2
 8008e68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	091b      	lsrs	r3, r3, #4
 8008e70:	f003 0201 	and.w	r2, r3, #1
 8008e74:	697b      	ldr	r3, [r7, #20]
 8008e76:	fa02 f303 	lsl.w	r3, r2, r3
 8008e7a:	693a      	ldr	r2, [r7, #16]
 8008e7c:	4313      	orrs	r3, r2
 8008e7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	693a      	ldr	r2, [r7, #16]
 8008e84:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	f003 0303 	and.w	r3, r3, #3
 8008e8e:	2b03      	cmp	r3, #3
 8008e90:	d017      	beq.n	8008ec2 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	68db      	ldr	r3, [r3, #12]
 8008e96:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	005b      	lsls	r3, r3, #1
 8008e9c:	2203      	movs	r2, #3
 8008e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008ea2:	43db      	mvns	r3, r3
 8008ea4:	693a      	ldr	r2, [r7, #16]
 8008ea6:	4013      	ands	r3, r2
 8008ea8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	689a      	ldr	r2, [r3, #8]
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	005b      	lsls	r3, r3, #1
 8008eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8008eb6:	693a      	ldr	r2, [r7, #16]
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	693a      	ldr	r2, [r7, #16]
 8008ec0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	f003 0303 	and.w	r3, r3, #3
 8008eca:	2b02      	cmp	r3, #2
 8008ecc:	d123      	bne.n	8008f16 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	08da      	lsrs	r2, r3, #3
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	3208      	adds	r2, #8
 8008ed6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008eda:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008edc:	697b      	ldr	r3, [r7, #20]
 8008ede:	f003 0307 	and.w	r3, r3, #7
 8008ee2:	009b      	lsls	r3, r3, #2
 8008ee4:	220f      	movs	r2, #15
 8008ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8008eea:	43db      	mvns	r3, r3
 8008eec:	693a      	ldr	r2, [r7, #16]
 8008eee:	4013      	ands	r3, r2
 8008ef0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	691a      	ldr	r2, [r3, #16]
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	f003 0307 	and.w	r3, r3, #7
 8008efc:	009b      	lsls	r3, r3, #2
 8008efe:	fa02 f303 	lsl.w	r3, r2, r3
 8008f02:	693a      	ldr	r2, [r7, #16]
 8008f04:	4313      	orrs	r3, r2
 8008f06:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	08da      	lsrs	r2, r3, #3
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	3208      	adds	r2, #8
 8008f10:	6939      	ldr	r1, [r7, #16]
 8008f12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008f1c:	697b      	ldr	r3, [r7, #20]
 8008f1e:	005b      	lsls	r3, r3, #1
 8008f20:	2203      	movs	r2, #3
 8008f22:	fa02 f303 	lsl.w	r3, r2, r3
 8008f26:	43db      	mvns	r3, r3
 8008f28:	693a      	ldr	r2, [r7, #16]
 8008f2a:	4013      	ands	r3, r2
 8008f2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	f003 0203 	and.w	r2, r3, #3
 8008f36:	697b      	ldr	r3, [r7, #20]
 8008f38:	005b      	lsls	r3, r3, #1
 8008f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8008f3e:	693a      	ldr	r2, [r7, #16]
 8008f40:	4313      	orrs	r3, r2
 8008f42:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	693a      	ldr	r2, [r7, #16]
 8008f48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	f000 8098 	beq.w	8009088 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8008f58:	4a54      	ldr	r2, [pc, #336]	@ (80090ac <HAL_GPIO_Init+0x2c8>)
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	089b      	lsrs	r3, r3, #2
 8008f5e:	3302      	adds	r3, #2
 8008f60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f64:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	f003 0303 	and.w	r3, r3, #3
 8008f6c:	009b      	lsls	r3, r3, #2
 8008f6e:	220f      	movs	r2, #15
 8008f70:	fa02 f303 	lsl.w	r3, r2, r3
 8008f74:	43db      	mvns	r3, r3
 8008f76:	693a      	ldr	r2, [r7, #16]
 8008f78:	4013      	ands	r3, r2
 8008f7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008f82:	d019      	beq.n	8008fb8 <HAL_GPIO_Init+0x1d4>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	4a4a      	ldr	r2, [pc, #296]	@ (80090b0 <HAL_GPIO_Init+0x2cc>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d013      	beq.n	8008fb4 <HAL_GPIO_Init+0x1d0>
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	4a49      	ldr	r2, [pc, #292]	@ (80090b4 <HAL_GPIO_Init+0x2d0>)
 8008f90:	4293      	cmp	r3, r2
 8008f92:	d00d      	beq.n	8008fb0 <HAL_GPIO_Init+0x1cc>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	4a48      	ldr	r2, [pc, #288]	@ (80090b8 <HAL_GPIO_Init+0x2d4>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d007      	beq.n	8008fac <HAL_GPIO_Init+0x1c8>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	4a47      	ldr	r2, [pc, #284]	@ (80090bc <HAL_GPIO_Init+0x2d8>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d101      	bne.n	8008fa8 <HAL_GPIO_Init+0x1c4>
 8008fa4:	2304      	movs	r3, #4
 8008fa6:	e008      	b.n	8008fba <HAL_GPIO_Init+0x1d6>
 8008fa8:	2307      	movs	r3, #7
 8008faa:	e006      	b.n	8008fba <HAL_GPIO_Init+0x1d6>
 8008fac:	2303      	movs	r3, #3
 8008fae:	e004      	b.n	8008fba <HAL_GPIO_Init+0x1d6>
 8008fb0:	2302      	movs	r3, #2
 8008fb2:	e002      	b.n	8008fba <HAL_GPIO_Init+0x1d6>
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	e000      	b.n	8008fba <HAL_GPIO_Init+0x1d6>
 8008fb8:	2300      	movs	r3, #0
 8008fba:	697a      	ldr	r2, [r7, #20]
 8008fbc:	f002 0203 	and.w	r2, r2, #3
 8008fc0:	0092      	lsls	r2, r2, #2
 8008fc2:	4093      	lsls	r3, r2
 8008fc4:	693a      	ldr	r2, [r7, #16]
 8008fc6:	4313      	orrs	r3, r2
 8008fc8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008fca:	4938      	ldr	r1, [pc, #224]	@ (80090ac <HAL_GPIO_Init+0x2c8>)
 8008fcc:	697b      	ldr	r3, [r7, #20]
 8008fce:	089b      	lsrs	r3, r3, #2
 8008fd0:	3302      	adds	r3, #2
 8008fd2:	693a      	ldr	r2, [r7, #16]
 8008fd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008fd8:	4b39      	ldr	r3, [pc, #228]	@ (80090c0 <HAL_GPIO_Init+0x2dc>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	43db      	mvns	r3, r3
 8008fe2:	693a      	ldr	r2, [r7, #16]
 8008fe4:	4013      	ands	r3, r2
 8008fe6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d003      	beq.n	8008ffc <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8008ff4:	693a      	ldr	r2, [r7, #16]
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008ffc:	4a30      	ldr	r2, [pc, #192]	@ (80090c0 <HAL_GPIO_Init+0x2dc>)
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8009002:	4b2f      	ldr	r3, [pc, #188]	@ (80090c0 <HAL_GPIO_Init+0x2dc>)
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	43db      	mvns	r3, r3
 800900c:	693a      	ldr	r2, [r7, #16]
 800900e:	4013      	ands	r3, r2
 8009010:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800901a:	2b00      	cmp	r3, #0
 800901c:	d003      	beq.n	8009026 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800901e:	693a      	ldr	r2, [r7, #16]
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	4313      	orrs	r3, r2
 8009024:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009026:	4a26      	ldr	r2, [pc, #152]	@ (80090c0 <HAL_GPIO_Init+0x2dc>)
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800902c:	4b24      	ldr	r3, [pc, #144]	@ (80090c0 <HAL_GPIO_Init+0x2dc>)
 800902e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	43db      	mvns	r3, r3
 8009038:	693a      	ldr	r2, [r7, #16]
 800903a:	4013      	ands	r3, r2
 800903c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	685b      	ldr	r3, [r3, #4]
 8009042:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009046:	2b00      	cmp	r3, #0
 8009048:	d003      	beq.n	8009052 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800904a:	693a      	ldr	r2, [r7, #16]
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	4313      	orrs	r3, r2
 8009050:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009052:	4a1b      	ldr	r2, [pc, #108]	@ (80090c0 <HAL_GPIO_Init+0x2dc>)
 8009054:	693b      	ldr	r3, [r7, #16]
 8009056:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800905a:	4b19      	ldr	r3, [pc, #100]	@ (80090c0 <HAL_GPIO_Init+0x2dc>)
 800905c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009060:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	43db      	mvns	r3, r3
 8009066:	693a      	ldr	r2, [r7, #16]
 8009068:	4013      	ands	r3, r2
 800906a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009074:	2b00      	cmp	r3, #0
 8009076:	d003      	beq.n	8009080 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8009078:	693a      	ldr	r2, [r7, #16]
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	4313      	orrs	r3, r2
 800907e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009080:	4a0f      	ldr	r2, [pc, #60]	@ (80090c0 <HAL_GPIO_Init+0x2dc>)
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	3301      	adds	r3, #1
 800908c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	681a      	ldr	r2, [r3, #0]
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	fa22 f303 	lsr.w	r3, r2, r3
 8009098:	2b00      	cmp	r3, #0
 800909a:	f47f aeab 	bne.w	8008df4 <HAL_GPIO_Init+0x10>
  }
}
 800909e:	bf00      	nop
 80090a0:	bf00      	nop
 80090a2:	371c      	adds	r7, #28
 80090a4:	46bd      	mov	sp, r7
 80090a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090aa:	4770      	bx	lr
 80090ac:	40010000 	.word	0x40010000
 80090b0:	48000400 	.word	0x48000400
 80090b4:	48000800 	.word	0x48000800
 80090b8:	48000c00 	.word	0x48000c00
 80090bc:	48001000 	.word	0x48001000
 80090c0:	58000800 	.word	0x58000800

080090c4 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80090c4:	b480      	push	{r7}
 80090c6:	b087      	sub	sp, #28
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
 80090cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80090ce:	2300      	movs	r3, #0
 80090d0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80090d2:	e0bb      	b.n	800924c <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80090d4:	2201      	movs	r2, #1
 80090d6:	697b      	ldr	r3, [r7, #20]
 80090d8:	fa02 f303 	lsl.w	r3, r2, r3
 80090dc:	683a      	ldr	r2, [r7, #0]
 80090de:	4013      	ands	r3, r2
 80090e0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	f000 80ae 	beq.w	8009246 <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80090ea:	4a5f      	ldr	r2, [pc, #380]	@ (8009268 <HAL_GPIO_DeInit+0x1a4>)
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	089b      	lsrs	r3, r3, #2
 80090f0:	3302      	adds	r3, #2
 80090f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80090f6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 80090f8:	697b      	ldr	r3, [r7, #20]
 80090fa:	f003 0303 	and.w	r3, r3, #3
 80090fe:	009b      	lsls	r3, r3, #2
 8009100:	220f      	movs	r2, #15
 8009102:	fa02 f303 	lsl.w	r3, r2, r3
 8009106:	68fa      	ldr	r2, [r7, #12]
 8009108:	4013      	ands	r3, r2
 800910a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8009112:	d019      	beq.n	8009148 <HAL_GPIO_DeInit+0x84>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	4a55      	ldr	r2, [pc, #340]	@ (800926c <HAL_GPIO_DeInit+0x1a8>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d013      	beq.n	8009144 <HAL_GPIO_DeInit+0x80>
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	4a54      	ldr	r2, [pc, #336]	@ (8009270 <HAL_GPIO_DeInit+0x1ac>)
 8009120:	4293      	cmp	r3, r2
 8009122:	d00d      	beq.n	8009140 <HAL_GPIO_DeInit+0x7c>
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	4a53      	ldr	r2, [pc, #332]	@ (8009274 <HAL_GPIO_DeInit+0x1b0>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d007      	beq.n	800913c <HAL_GPIO_DeInit+0x78>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	4a52      	ldr	r2, [pc, #328]	@ (8009278 <HAL_GPIO_DeInit+0x1b4>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d101      	bne.n	8009138 <HAL_GPIO_DeInit+0x74>
 8009134:	2304      	movs	r3, #4
 8009136:	e008      	b.n	800914a <HAL_GPIO_DeInit+0x86>
 8009138:	2307      	movs	r3, #7
 800913a:	e006      	b.n	800914a <HAL_GPIO_DeInit+0x86>
 800913c:	2303      	movs	r3, #3
 800913e:	e004      	b.n	800914a <HAL_GPIO_DeInit+0x86>
 8009140:	2302      	movs	r3, #2
 8009142:	e002      	b.n	800914a <HAL_GPIO_DeInit+0x86>
 8009144:	2301      	movs	r3, #1
 8009146:	e000      	b.n	800914a <HAL_GPIO_DeInit+0x86>
 8009148:	2300      	movs	r3, #0
 800914a:	697a      	ldr	r2, [r7, #20]
 800914c:	f002 0203 	and.w	r2, r2, #3
 8009150:	0092      	lsls	r2, r2, #2
 8009152:	4093      	lsls	r3, r2
 8009154:	68fa      	ldr	r2, [r7, #12]
 8009156:	429a      	cmp	r2, r3
 8009158:	d136      	bne.n	80091c8 <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800915a:	4b48      	ldr	r3, [pc, #288]	@ (800927c <HAL_GPIO_DeInit+0x1b8>)
 800915c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8009160:	693b      	ldr	r3, [r7, #16]
 8009162:	43db      	mvns	r3, r3
 8009164:	4945      	ldr	r1, [pc, #276]	@ (800927c <HAL_GPIO_DeInit+0x1b8>)
 8009166:	4013      	ands	r3, r2
 8009168:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 800916c:	4b43      	ldr	r3, [pc, #268]	@ (800927c <HAL_GPIO_DeInit+0x1b8>)
 800916e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8009172:	693b      	ldr	r3, [r7, #16]
 8009174:	43db      	mvns	r3, r3
 8009176:	4941      	ldr	r1, [pc, #260]	@ (800927c <HAL_GPIO_DeInit+0x1b8>)
 8009178:	4013      	ands	r3, r2
 800917a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800917e:	4b3f      	ldr	r3, [pc, #252]	@ (800927c <HAL_GPIO_DeInit+0x1b8>)
 8009180:	681a      	ldr	r2, [r3, #0]
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	43db      	mvns	r3, r3
 8009186:	493d      	ldr	r1, [pc, #244]	@ (800927c <HAL_GPIO_DeInit+0x1b8>)
 8009188:	4013      	ands	r3, r2
 800918a:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800918c:	4b3b      	ldr	r3, [pc, #236]	@ (800927c <HAL_GPIO_DeInit+0x1b8>)
 800918e:	685a      	ldr	r2, [r3, #4]
 8009190:	693b      	ldr	r3, [r7, #16]
 8009192:	43db      	mvns	r3, r3
 8009194:	4939      	ldr	r1, [pc, #228]	@ (800927c <HAL_GPIO_DeInit+0x1b8>)
 8009196:	4013      	ands	r3, r2
 8009198:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	f003 0303 	and.w	r3, r3, #3
 80091a0:	009b      	lsls	r3, r3, #2
 80091a2:	220f      	movs	r2, #15
 80091a4:	fa02 f303 	lsl.w	r3, r2, r3
 80091a8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80091aa:	4a2f      	ldr	r2, [pc, #188]	@ (8009268 <HAL_GPIO_DeInit+0x1a4>)
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	089b      	lsrs	r3, r3, #2
 80091b0:	3302      	adds	r3, #2
 80091b2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	43da      	mvns	r2, r3
 80091ba:	482b      	ldr	r0, [pc, #172]	@ (8009268 <HAL_GPIO_DeInit+0x1a4>)
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	089b      	lsrs	r3, r3, #2
 80091c0:	400a      	ands	r2, r1
 80091c2:	3302      	adds	r3, #2
 80091c4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681a      	ldr	r2, [r3, #0]
 80091cc:	697b      	ldr	r3, [r7, #20]
 80091ce:	005b      	lsls	r3, r3, #1
 80091d0:	2103      	movs	r1, #3
 80091d2:	fa01 f303 	lsl.w	r3, r1, r3
 80091d6:	431a      	orrs	r2, r3
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80091dc:	697b      	ldr	r3, [r7, #20]
 80091de:	08da      	lsrs	r2, r3, #3
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	3208      	adds	r2, #8
 80091e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80091e8:	697b      	ldr	r3, [r7, #20]
 80091ea:	f003 0307 	and.w	r3, r3, #7
 80091ee:	009b      	lsls	r3, r3, #2
 80091f0:	220f      	movs	r2, #15
 80091f2:	fa02 f303 	lsl.w	r3, r2, r3
 80091f6:	43db      	mvns	r3, r3
 80091f8:	697a      	ldr	r2, [r7, #20]
 80091fa:	08d2      	lsrs	r2, r2, #3
 80091fc:	4019      	ands	r1, r3
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	3208      	adds	r2, #8
 8009202:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	68da      	ldr	r2, [r3, #12]
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	005b      	lsls	r3, r3, #1
 800920e:	2103      	movs	r1, #3
 8009210:	fa01 f303 	lsl.w	r3, r1, r3
 8009214:	43db      	mvns	r3, r3
 8009216:	401a      	ands	r2, r3
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	685a      	ldr	r2, [r3, #4]
 8009220:	2101      	movs	r1, #1
 8009222:	697b      	ldr	r3, [r7, #20]
 8009224:	fa01 f303 	lsl.w	r3, r1, r3
 8009228:	43db      	mvns	r3, r3
 800922a:	401a      	ands	r2, r3
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	689a      	ldr	r2, [r3, #8]
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	005b      	lsls	r3, r3, #1
 8009238:	2103      	movs	r1, #3
 800923a:	fa01 f303 	lsl.w	r3, r1, r3
 800923e:	43db      	mvns	r3, r3
 8009240:	401a      	ands	r2, r3
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	609a      	str	r2, [r3, #8]
    }

    position++;
 8009246:	697b      	ldr	r3, [r7, #20]
 8009248:	3301      	adds	r3, #1
 800924a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800924c:	683a      	ldr	r2, [r7, #0]
 800924e:	697b      	ldr	r3, [r7, #20]
 8009250:	fa22 f303 	lsr.w	r3, r2, r3
 8009254:	2b00      	cmp	r3, #0
 8009256:	f47f af3d 	bne.w	80090d4 <HAL_GPIO_DeInit+0x10>
  }
}
 800925a:	bf00      	nop
 800925c:	bf00      	nop
 800925e:	371c      	adds	r7, #28
 8009260:	46bd      	mov	sp, r7
 8009262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009266:	4770      	bx	lr
 8009268:	40010000 	.word	0x40010000
 800926c:	48000400 	.word	0x48000400
 8009270:	48000800 	.word	0x48000800
 8009274:	48000c00 	.word	0x48000c00
 8009278:	48001000 	.word	0x48001000
 800927c:	58000800 	.word	0x58000800

08009280 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009280:	b480      	push	{r7}
 8009282:	b085      	sub	sp, #20
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
 8009288:	460b      	mov	r3, r1
 800928a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	691a      	ldr	r2, [r3, #16]
 8009290:	887b      	ldrh	r3, [r7, #2]
 8009292:	4013      	ands	r3, r2
 8009294:	2b00      	cmp	r3, #0
 8009296:	d002      	beq.n	800929e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009298:	2301      	movs	r3, #1
 800929a:	73fb      	strb	r3, [r7, #15]
 800929c:	e001      	b.n	80092a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800929e:	2300      	movs	r3, #0
 80092a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80092a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3714      	adds	r7, #20
 80092a8:	46bd      	mov	sp, r7
 80092aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ae:	4770      	bx	lr

080092b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b083      	sub	sp, #12
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
 80092b8:	460b      	mov	r3, r1
 80092ba:	807b      	strh	r3, [r7, #2]
 80092bc:	4613      	mov	r3, r2
 80092be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80092c0:	787b      	ldrb	r3, [r7, #1]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d003      	beq.n	80092ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80092c6:	887a      	ldrh	r2, [r7, #2]
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80092cc:	e002      	b.n	80092d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80092ce:	887a      	ldrh	r2, [r7, #2]
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80092d4:	bf00      	nop
 80092d6:	370c      	adds	r7, #12
 80092d8:	46bd      	mov	sp, r7
 80092da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092de:	4770      	bx	lr

080092e0 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b085      	sub	sp, #20
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
 80092e8:	460b      	mov	r3, r1
 80092ea:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	695b      	ldr	r3, [r3, #20]
 80092f0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80092f2:	887a      	ldrh	r2, [r7, #2]
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	4013      	ands	r3, r2
 80092f8:	041a      	lsls	r2, r3, #16
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	43d9      	mvns	r1, r3
 80092fe:	887b      	ldrh	r3, [r7, #2]
 8009300:	400b      	ands	r3, r1
 8009302:	431a      	orrs	r2, r3
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	619a      	str	r2, [r3, #24]
}
 8009308:	bf00      	nop
 800930a:	3714      	adds	r7, #20
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr

08009314 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b082      	sub	sp, #8
 8009318:	af00      	add	r7, sp, #0
 800931a:	4603      	mov	r3, r0
 800931c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800931e:	4b08      	ldr	r3, [pc, #32]	@ (8009340 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009320:	68da      	ldr	r2, [r3, #12]
 8009322:	88fb      	ldrh	r3, [r7, #6]
 8009324:	4013      	ands	r3, r2
 8009326:	2b00      	cmp	r3, #0
 8009328:	d006      	beq.n	8009338 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800932a:	4a05      	ldr	r2, [pc, #20]	@ (8009340 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800932c:	88fb      	ldrh	r3, [r7, #6]
 800932e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009330:	88fb      	ldrh	r3, [r7, #6]
 8009332:	4618      	mov	r0, r3
 8009334:	f7f9 faf6 	bl	8002924 <HAL_GPIO_EXTI_Callback>
  }
}
 8009338:	bf00      	nop
 800933a:	3708      	adds	r7, #8
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}
 8009340:	58000800 	.word	0x58000800

08009344 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b082      	sub	sp, #8
 8009348:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800934a:	4b0a      	ldr	r3, [pc, #40]	@ (8009374 <HAL_HSEM_IRQHandler+0x30>)
 800934c:	68db      	ldr	r3, [r3, #12]
 800934e:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8009350:	4b08      	ldr	r3, [pc, #32]	@ (8009374 <HAL_HSEM_IRQHandler+0x30>)
 8009352:	681a      	ldr	r2, [r3, #0]
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	43db      	mvns	r3, r3
 8009358:	4906      	ldr	r1, [pc, #24]	@ (8009374 <HAL_HSEM_IRQHandler+0x30>)
 800935a:	4013      	ands	r3, r2
 800935c:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 800935e:	4a05      	ldr	r2, [pc, #20]	@ (8009374 <HAL_HSEM_IRQHandler+0x30>)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8009364:	6878      	ldr	r0, [r7, #4]
 8009366:	f000 f807 	bl	8009378 <HAL_HSEM_FreeCallback>
}
 800936a:	bf00      	nop
 800936c:	3708      	adds	r7, #8
 800936e:	46bd      	mov	sp, r7
 8009370:	bd80      	pop	{r7, pc}
 8009372:	bf00      	nop
 8009374:	58001500 	.word	0x58001500

08009378 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8009378:	b480      	push	{r7}
 800937a:	b083      	sub	sp, #12
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8009380:	bf00      	nop
 8009382:	370c      	adds	r7, #12
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr

0800938c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b082      	sub	sp, #8
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d101      	bne.n	800939e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800939a:	2301      	movs	r3, #1
 800939c:	e08d      	b.n	80094ba <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093a4:	b2db      	uxtb	r3, r3
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d106      	bne.n	80093b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2200      	movs	r2, #0
 80093ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f7f9 f98e 	bl	80026d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2224      	movs	r2, #36	@ 0x24
 80093bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f022 0201 	bic.w	r2, r2, #1
 80093ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	685a      	ldr	r2, [r3, #4]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80093dc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	689a      	ldr	r2, [r3, #8]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80093ec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	68db      	ldr	r3, [r3, #12]
 80093f2:	2b01      	cmp	r3, #1
 80093f4:	d107      	bne.n	8009406 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	689a      	ldr	r2, [r3, #8]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009402:	609a      	str	r2, [r3, #8]
 8009404:	e006      	b.n	8009414 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	689a      	ldr	r2, [r3, #8]
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009412:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	68db      	ldr	r3, [r3, #12]
 8009418:	2b02      	cmp	r3, #2
 800941a:	d108      	bne.n	800942e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	685a      	ldr	r2, [r3, #4]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800942a:	605a      	str	r2, [r3, #4]
 800942c:	e007      	b.n	800943e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	685a      	ldr	r2, [r3, #4]
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800943c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	685b      	ldr	r3, [r3, #4]
 8009444:	687a      	ldr	r2, [r7, #4]
 8009446:	6812      	ldr	r2, [r2, #0]
 8009448:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800944c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009450:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	68da      	ldr	r2, [r3, #12]
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009460:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	691a      	ldr	r2, [r3, #16]
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	695b      	ldr	r3, [r3, #20]
 800946a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	699b      	ldr	r3, [r3, #24]
 8009472:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	430a      	orrs	r2, r1
 800947a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	69d9      	ldr	r1, [r3, #28]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6a1a      	ldr	r2, [r3, #32]
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	430a      	orrs	r2, r1
 800948a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	681a      	ldr	r2, [r3, #0]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f042 0201 	orr.w	r2, r2, #1
 800949a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2200      	movs	r2, #0
 80094a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2220      	movs	r2, #32
 80094a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2200      	movs	r2, #0
 80094ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	2200      	movs	r2, #0
 80094b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80094b8:	2300      	movs	r3, #0
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3708      	adds	r7, #8
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd80      	pop	{r7, pc}

080094c2 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80094c2:	b580      	push	{r7, lr}
 80094c4:	b082      	sub	sp, #8
 80094c6:	af00      	add	r7, sp, #0
 80094c8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d101      	bne.n	80094d4 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80094d0:	2301      	movs	r3, #1
 80094d2:	e021      	b.n	8009518 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2224      	movs	r2, #36	@ 0x24
 80094d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	681a      	ldr	r2, [r3, #0]
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f022 0201 	bic.w	r2, r2, #1
 80094ea:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80094ec:	6878      	ldr	r0, [r7, #4]
 80094ee:	f7f9 f97b 	bl	80027e8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2200      	movs	r2, #0
 80094f6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2200      	movs	r2, #0
 80094fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2200      	movs	r2, #0
 8009504:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2200      	movs	r2, #0
 800950a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2200      	movs	r2, #0
 8009512:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009516:	2300      	movs	r3, #0
}
 8009518:	4618      	mov	r0, r3
 800951a:	3708      	adds	r7, #8
 800951c:	46bd      	mov	sp, r7
 800951e:	bd80      	pop	{r7, pc}

08009520 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b088      	sub	sp, #32
 8009524:	af02      	add	r7, sp, #8
 8009526:	60f8      	str	r0, [r7, #12]
 8009528:	4608      	mov	r0, r1
 800952a:	4611      	mov	r1, r2
 800952c:	461a      	mov	r2, r3
 800952e:	4603      	mov	r3, r0
 8009530:	817b      	strh	r3, [r7, #10]
 8009532:	460b      	mov	r3, r1
 8009534:	813b      	strh	r3, [r7, #8]
 8009536:	4613      	mov	r3, r2
 8009538:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009540:	b2db      	uxtb	r3, r3
 8009542:	2b20      	cmp	r3, #32
 8009544:	f040 80f9 	bne.w	800973a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009548:	6a3b      	ldr	r3, [r7, #32]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d002      	beq.n	8009554 <HAL_I2C_Mem_Write+0x34>
 800954e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009550:	2b00      	cmp	r3, #0
 8009552:	d105      	bne.n	8009560 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800955a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800955c:	2301      	movs	r3, #1
 800955e:	e0ed      	b.n	800973c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009566:	2b01      	cmp	r3, #1
 8009568:	d101      	bne.n	800956e <HAL_I2C_Mem_Write+0x4e>
 800956a:	2302      	movs	r3, #2
 800956c:	e0e6      	b.n	800973c <HAL_I2C_Mem_Write+0x21c>
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2201      	movs	r2, #1
 8009572:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009576:	f7fd fe23 	bl	80071c0 <HAL_GetTick>
 800957a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800957c:	697b      	ldr	r3, [r7, #20]
 800957e:	9300      	str	r3, [sp, #0]
 8009580:	2319      	movs	r3, #25
 8009582:	2201      	movs	r2, #1
 8009584:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009588:	68f8      	ldr	r0, [r7, #12]
 800958a:	f000 f955 	bl	8009838 <I2C_WaitOnFlagUntilTimeout>
 800958e:	4603      	mov	r3, r0
 8009590:	2b00      	cmp	r3, #0
 8009592:	d001      	beq.n	8009598 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8009594:	2301      	movs	r3, #1
 8009596:	e0d1      	b.n	800973c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	2221      	movs	r2, #33	@ 0x21
 800959c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2240      	movs	r2, #64	@ 0x40
 80095a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	2200      	movs	r2, #0
 80095ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	6a3a      	ldr	r2, [r7, #32]
 80095b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80095b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	2200      	movs	r2, #0
 80095be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80095c0:	88f8      	ldrh	r0, [r7, #6]
 80095c2:	893a      	ldrh	r2, [r7, #8]
 80095c4:	8979      	ldrh	r1, [r7, #10]
 80095c6:	697b      	ldr	r3, [r7, #20]
 80095c8:	9301      	str	r3, [sp, #4]
 80095ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095cc:	9300      	str	r3, [sp, #0]
 80095ce:	4603      	mov	r3, r0
 80095d0:	68f8      	ldr	r0, [r7, #12]
 80095d2:	f000 f8b9 	bl	8009748 <I2C_RequestMemoryWrite>
 80095d6:	4603      	mov	r3, r0
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d005      	beq.n	80095e8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	2200      	movs	r2, #0
 80095e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80095e4:	2301      	movs	r3, #1
 80095e6:	e0a9      	b.n	800973c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095ec:	b29b      	uxth	r3, r3
 80095ee:	2bff      	cmp	r3, #255	@ 0xff
 80095f0:	d90e      	bls.n	8009610 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	22ff      	movs	r2, #255	@ 0xff
 80095f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095fc:	b2da      	uxtb	r2, r3
 80095fe:	8979      	ldrh	r1, [r7, #10]
 8009600:	2300      	movs	r3, #0
 8009602:	9300      	str	r3, [sp, #0]
 8009604:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009608:	68f8      	ldr	r0, [r7, #12]
 800960a:	f000 fad9 	bl	8009bc0 <I2C_TransferConfig>
 800960e:	e00f      	b.n	8009630 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009614:	b29a      	uxth	r2, r3
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800961e:	b2da      	uxtb	r2, r3
 8009620:	8979      	ldrh	r1, [r7, #10]
 8009622:	2300      	movs	r3, #0
 8009624:	9300      	str	r3, [sp, #0]
 8009626:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800962a:	68f8      	ldr	r0, [r7, #12]
 800962c:	f000 fac8 	bl	8009bc0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009630:	697a      	ldr	r2, [r7, #20]
 8009632:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009634:	68f8      	ldr	r0, [r7, #12]
 8009636:	f000 f958 	bl	80098ea <I2C_WaitOnTXISFlagUntilTimeout>
 800963a:	4603      	mov	r3, r0
 800963c:	2b00      	cmp	r3, #0
 800963e:	d001      	beq.n	8009644 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8009640:	2301      	movs	r3, #1
 8009642:	e07b      	b.n	800973c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009648:	781a      	ldrb	r2, [r3, #0]
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009654:	1c5a      	adds	r2, r3, #1
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800965e:	b29b      	uxth	r3, r3
 8009660:	3b01      	subs	r3, #1
 8009662:	b29a      	uxth	r2, r3
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800966c:	3b01      	subs	r3, #1
 800966e:	b29a      	uxth	r2, r3
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009678:	b29b      	uxth	r3, r3
 800967a:	2b00      	cmp	r3, #0
 800967c:	d034      	beq.n	80096e8 <HAL_I2C_Mem_Write+0x1c8>
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009682:	2b00      	cmp	r3, #0
 8009684:	d130      	bne.n	80096e8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	9300      	str	r3, [sp, #0]
 800968a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800968c:	2200      	movs	r2, #0
 800968e:	2180      	movs	r1, #128	@ 0x80
 8009690:	68f8      	ldr	r0, [r7, #12]
 8009692:	f000 f8d1 	bl	8009838 <I2C_WaitOnFlagUntilTimeout>
 8009696:	4603      	mov	r3, r0
 8009698:	2b00      	cmp	r3, #0
 800969a:	d001      	beq.n	80096a0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800969c:	2301      	movs	r3, #1
 800969e:	e04d      	b.n	800973c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096a4:	b29b      	uxth	r3, r3
 80096a6:	2bff      	cmp	r3, #255	@ 0xff
 80096a8:	d90e      	bls.n	80096c8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	22ff      	movs	r2, #255	@ 0xff
 80096ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096b4:	b2da      	uxtb	r2, r3
 80096b6:	8979      	ldrh	r1, [r7, #10]
 80096b8:	2300      	movs	r3, #0
 80096ba:	9300      	str	r3, [sp, #0]
 80096bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80096c0:	68f8      	ldr	r0, [r7, #12]
 80096c2:	f000 fa7d 	bl	8009bc0 <I2C_TransferConfig>
 80096c6:	e00f      	b.n	80096e8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096cc:	b29a      	uxth	r2, r3
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096d6:	b2da      	uxtb	r2, r3
 80096d8:	8979      	ldrh	r1, [r7, #10]
 80096da:	2300      	movs	r3, #0
 80096dc:	9300      	str	r3, [sp, #0]
 80096de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80096e2:	68f8      	ldr	r0, [r7, #12]
 80096e4:	f000 fa6c 	bl	8009bc0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096ec:	b29b      	uxth	r3, r3
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d19e      	bne.n	8009630 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80096f2:	697a      	ldr	r2, [r7, #20]
 80096f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80096f6:	68f8      	ldr	r0, [r7, #12]
 80096f8:	f000 f93e 	bl	8009978 <I2C_WaitOnSTOPFlagUntilTimeout>
 80096fc:	4603      	mov	r3, r0
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d001      	beq.n	8009706 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009702:	2301      	movs	r3, #1
 8009704:	e01a      	b.n	800973c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	2220      	movs	r2, #32
 800970c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	6859      	ldr	r1, [r3, #4]
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681a      	ldr	r2, [r3, #0]
 8009718:	4b0a      	ldr	r3, [pc, #40]	@ (8009744 <HAL_I2C_Mem_Write+0x224>)
 800971a:	400b      	ands	r3, r1
 800971c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2220      	movs	r2, #32
 8009722:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2200      	movs	r2, #0
 800972a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	2200      	movs	r2, #0
 8009732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009736:	2300      	movs	r3, #0
 8009738:	e000      	b.n	800973c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800973a:	2302      	movs	r3, #2
  }
}
 800973c:	4618      	mov	r0, r3
 800973e:	3718      	adds	r7, #24
 8009740:	46bd      	mov	sp, r7
 8009742:	bd80      	pop	{r7, pc}
 8009744:	fe00e800 	.word	0xfe00e800

08009748 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b086      	sub	sp, #24
 800974c:	af02      	add	r7, sp, #8
 800974e:	60f8      	str	r0, [r7, #12]
 8009750:	4608      	mov	r0, r1
 8009752:	4611      	mov	r1, r2
 8009754:	461a      	mov	r2, r3
 8009756:	4603      	mov	r3, r0
 8009758:	817b      	strh	r3, [r7, #10]
 800975a:	460b      	mov	r3, r1
 800975c:	813b      	strh	r3, [r7, #8]
 800975e:	4613      	mov	r3, r2
 8009760:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009762:	88fb      	ldrh	r3, [r7, #6]
 8009764:	b2da      	uxtb	r2, r3
 8009766:	8979      	ldrh	r1, [r7, #10]
 8009768:	4b20      	ldr	r3, [pc, #128]	@ (80097ec <I2C_RequestMemoryWrite+0xa4>)
 800976a:	9300      	str	r3, [sp, #0]
 800976c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009770:	68f8      	ldr	r0, [r7, #12]
 8009772:	f000 fa25 	bl	8009bc0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009776:	69fa      	ldr	r2, [r7, #28]
 8009778:	69b9      	ldr	r1, [r7, #24]
 800977a:	68f8      	ldr	r0, [r7, #12]
 800977c:	f000 f8b5 	bl	80098ea <I2C_WaitOnTXISFlagUntilTimeout>
 8009780:	4603      	mov	r3, r0
 8009782:	2b00      	cmp	r3, #0
 8009784:	d001      	beq.n	800978a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009786:	2301      	movs	r3, #1
 8009788:	e02c      	b.n	80097e4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800978a:	88fb      	ldrh	r3, [r7, #6]
 800978c:	2b01      	cmp	r3, #1
 800978e:	d105      	bne.n	800979c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009790:	893b      	ldrh	r3, [r7, #8]
 8009792:	b2da      	uxtb	r2, r3
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	629a      	str	r2, [r3, #40]	@ 0x28
 800979a:	e015      	b.n	80097c8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800979c:	893b      	ldrh	r3, [r7, #8]
 800979e:	0a1b      	lsrs	r3, r3, #8
 80097a0:	b29b      	uxth	r3, r3
 80097a2:	b2da      	uxtb	r2, r3
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80097aa:	69fa      	ldr	r2, [r7, #28]
 80097ac:	69b9      	ldr	r1, [r7, #24]
 80097ae:	68f8      	ldr	r0, [r7, #12]
 80097b0:	f000 f89b 	bl	80098ea <I2C_WaitOnTXISFlagUntilTimeout>
 80097b4:	4603      	mov	r3, r0
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d001      	beq.n	80097be <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80097ba:	2301      	movs	r3, #1
 80097bc:	e012      	b.n	80097e4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80097be:	893b      	ldrh	r3, [r7, #8]
 80097c0:	b2da      	uxtb	r2, r3
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80097c8:	69fb      	ldr	r3, [r7, #28]
 80097ca:	9300      	str	r3, [sp, #0]
 80097cc:	69bb      	ldr	r3, [r7, #24]
 80097ce:	2200      	movs	r2, #0
 80097d0:	2180      	movs	r1, #128	@ 0x80
 80097d2:	68f8      	ldr	r0, [r7, #12]
 80097d4:	f000 f830 	bl	8009838 <I2C_WaitOnFlagUntilTimeout>
 80097d8:	4603      	mov	r3, r0
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d001      	beq.n	80097e2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80097de:	2301      	movs	r3, #1
 80097e0:	e000      	b.n	80097e4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80097e2:	2300      	movs	r3, #0
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3710      	adds	r7, #16
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}
 80097ec:	80002000 	.word	0x80002000

080097f0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80097f0:	b480      	push	{r7}
 80097f2:	b083      	sub	sp, #12
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	699b      	ldr	r3, [r3, #24]
 80097fe:	f003 0302 	and.w	r3, r3, #2
 8009802:	2b02      	cmp	r3, #2
 8009804:	d103      	bne.n	800980e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	2200      	movs	r2, #0
 800980c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	699b      	ldr	r3, [r3, #24]
 8009814:	f003 0301 	and.w	r3, r3, #1
 8009818:	2b01      	cmp	r3, #1
 800981a:	d007      	beq.n	800982c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	699a      	ldr	r2, [r3, #24]
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f042 0201 	orr.w	r2, r2, #1
 800982a:	619a      	str	r2, [r3, #24]
  }
}
 800982c:	bf00      	nop
 800982e:	370c      	adds	r7, #12
 8009830:	46bd      	mov	sp, r7
 8009832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009836:	4770      	bx	lr

08009838 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b084      	sub	sp, #16
 800983c:	af00      	add	r7, sp, #0
 800983e:	60f8      	str	r0, [r7, #12]
 8009840:	60b9      	str	r1, [r7, #8]
 8009842:	603b      	str	r3, [r7, #0]
 8009844:	4613      	mov	r3, r2
 8009846:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009848:	e03b      	b.n	80098c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800984a:	69ba      	ldr	r2, [r7, #24]
 800984c:	6839      	ldr	r1, [r7, #0]
 800984e:	68f8      	ldr	r0, [r7, #12]
 8009850:	f000 f8d6 	bl	8009a00 <I2C_IsErrorOccurred>
 8009854:	4603      	mov	r3, r0
 8009856:	2b00      	cmp	r3, #0
 8009858:	d001      	beq.n	800985e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800985a:	2301      	movs	r3, #1
 800985c:	e041      	b.n	80098e2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009864:	d02d      	beq.n	80098c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009866:	f7fd fcab 	bl	80071c0 <HAL_GetTick>
 800986a:	4602      	mov	r2, r0
 800986c:	69bb      	ldr	r3, [r7, #24]
 800986e:	1ad3      	subs	r3, r2, r3
 8009870:	683a      	ldr	r2, [r7, #0]
 8009872:	429a      	cmp	r2, r3
 8009874:	d302      	bcc.n	800987c <I2C_WaitOnFlagUntilTimeout+0x44>
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d122      	bne.n	80098c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	699a      	ldr	r2, [r3, #24]
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	4013      	ands	r3, r2
 8009886:	68ba      	ldr	r2, [r7, #8]
 8009888:	429a      	cmp	r2, r3
 800988a:	bf0c      	ite	eq
 800988c:	2301      	moveq	r3, #1
 800988e:	2300      	movne	r3, #0
 8009890:	b2db      	uxtb	r3, r3
 8009892:	461a      	mov	r2, r3
 8009894:	79fb      	ldrb	r3, [r7, #7]
 8009896:	429a      	cmp	r2, r3
 8009898:	d113      	bne.n	80098c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800989e:	f043 0220 	orr.w	r2, r3, #32
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	2220      	movs	r2, #32
 80098aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	2200      	movs	r2, #0
 80098b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	2200      	movs	r2, #0
 80098ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80098be:	2301      	movs	r3, #1
 80098c0:	e00f      	b.n	80098e2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	699a      	ldr	r2, [r3, #24]
 80098c8:	68bb      	ldr	r3, [r7, #8]
 80098ca:	4013      	ands	r3, r2
 80098cc:	68ba      	ldr	r2, [r7, #8]
 80098ce:	429a      	cmp	r2, r3
 80098d0:	bf0c      	ite	eq
 80098d2:	2301      	moveq	r3, #1
 80098d4:	2300      	movne	r3, #0
 80098d6:	b2db      	uxtb	r3, r3
 80098d8:	461a      	mov	r2, r3
 80098da:	79fb      	ldrb	r3, [r7, #7]
 80098dc:	429a      	cmp	r2, r3
 80098de:	d0b4      	beq.n	800984a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80098e0:	2300      	movs	r3, #0
}
 80098e2:	4618      	mov	r0, r3
 80098e4:	3710      	adds	r7, #16
 80098e6:	46bd      	mov	sp, r7
 80098e8:	bd80      	pop	{r7, pc}

080098ea <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80098ea:	b580      	push	{r7, lr}
 80098ec:	b084      	sub	sp, #16
 80098ee:	af00      	add	r7, sp, #0
 80098f0:	60f8      	str	r0, [r7, #12]
 80098f2:	60b9      	str	r1, [r7, #8]
 80098f4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80098f6:	e033      	b.n	8009960 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80098f8:	687a      	ldr	r2, [r7, #4]
 80098fa:	68b9      	ldr	r1, [r7, #8]
 80098fc:	68f8      	ldr	r0, [r7, #12]
 80098fe:	f000 f87f 	bl	8009a00 <I2C_IsErrorOccurred>
 8009902:	4603      	mov	r3, r0
 8009904:	2b00      	cmp	r3, #0
 8009906:	d001      	beq.n	800990c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009908:	2301      	movs	r3, #1
 800990a:	e031      	b.n	8009970 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009912:	d025      	beq.n	8009960 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009914:	f7fd fc54 	bl	80071c0 <HAL_GetTick>
 8009918:	4602      	mov	r2, r0
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	1ad3      	subs	r3, r2, r3
 800991e:	68ba      	ldr	r2, [r7, #8]
 8009920:	429a      	cmp	r2, r3
 8009922:	d302      	bcc.n	800992a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d11a      	bne.n	8009960 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	699b      	ldr	r3, [r3, #24]
 8009930:	f003 0302 	and.w	r3, r3, #2
 8009934:	2b02      	cmp	r3, #2
 8009936:	d013      	beq.n	8009960 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800993c:	f043 0220 	orr.w	r2, r3, #32
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	2220      	movs	r2, #32
 8009948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	2200      	movs	r2, #0
 8009950:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	2200      	movs	r2, #0
 8009958:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800995c:	2301      	movs	r3, #1
 800995e:	e007      	b.n	8009970 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	699b      	ldr	r3, [r3, #24]
 8009966:	f003 0302 	and.w	r3, r3, #2
 800996a:	2b02      	cmp	r3, #2
 800996c:	d1c4      	bne.n	80098f8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800996e:	2300      	movs	r3, #0
}
 8009970:	4618      	mov	r0, r3
 8009972:	3710      	adds	r7, #16
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}

08009978 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b084      	sub	sp, #16
 800997c:	af00      	add	r7, sp, #0
 800997e:	60f8      	str	r0, [r7, #12]
 8009980:	60b9      	str	r1, [r7, #8]
 8009982:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009984:	e02f      	b.n	80099e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009986:	687a      	ldr	r2, [r7, #4]
 8009988:	68b9      	ldr	r1, [r7, #8]
 800998a:	68f8      	ldr	r0, [r7, #12]
 800998c:	f000 f838 	bl	8009a00 <I2C_IsErrorOccurred>
 8009990:	4603      	mov	r3, r0
 8009992:	2b00      	cmp	r3, #0
 8009994:	d001      	beq.n	800999a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009996:	2301      	movs	r3, #1
 8009998:	e02d      	b.n	80099f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800999a:	f7fd fc11 	bl	80071c0 <HAL_GetTick>
 800999e:	4602      	mov	r2, r0
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	1ad3      	subs	r3, r2, r3
 80099a4:	68ba      	ldr	r2, [r7, #8]
 80099a6:	429a      	cmp	r2, r3
 80099a8:	d302      	bcc.n	80099b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d11a      	bne.n	80099e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	699b      	ldr	r3, [r3, #24]
 80099b6:	f003 0320 	and.w	r3, r3, #32
 80099ba:	2b20      	cmp	r3, #32
 80099bc:	d013      	beq.n	80099e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099c2:	f043 0220 	orr.w	r2, r3, #32
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	2220      	movs	r2, #32
 80099ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	2200      	movs	r2, #0
 80099d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	2200      	movs	r2, #0
 80099de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80099e2:	2301      	movs	r3, #1
 80099e4:	e007      	b.n	80099f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	699b      	ldr	r3, [r3, #24]
 80099ec:	f003 0320 	and.w	r3, r3, #32
 80099f0:	2b20      	cmp	r3, #32
 80099f2:	d1c8      	bne.n	8009986 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80099f4:	2300      	movs	r3, #0
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	3710      	adds	r7, #16
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}
	...

08009a00 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b08a      	sub	sp, #40	@ 0x28
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	60f8      	str	r0, [r7, #12]
 8009a08:	60b9      	str	r1, [r7, #8]
 8009a0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	699b      	ldr	r3, [r3, #24]
 8009a18:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009a22:	69bb      	ldr	r3, [r7, #24]
 8009a24:	f003 0310 	and.w	r3, r3, #16
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d068      	beq.n	8009afe <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	2210      	movs	r2, #16
 8009a32:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009a34:	e049      	b.n	8009aca <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009a36:	68bb      	ldr	r3, [r7, #8]
 8009a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a3c:	d045      	beq.n	8009aca <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009a3e:	f7fd fbbf 	bl	80071c0 <HAL_GetTick>
 8009a42:	4602      	mov	r2, r0
 8009a44:	69fb      	ldr	r3, [r7, #28]
 8009a46:	1ad3      	subs	r3, r2, r3
 8009a48:	68ba      	ldr	r2, [r7, #8]
 8009a4a:	429a      	cmp	r2, r3
 8009a4c:	d302      	bcc.n	8009a54 <I2C_IsErrorOccurred+0x54>
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d13a      	bne.n	8009aca <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	685b      	ldr	r3, [r3, #4]
 8009a5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009a5e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009a66:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	699b      	ldr	r3, [r3, #24]
 8009a6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009a72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a76:	d121      	bne.n	8009abc <I2C_IsErrorOccurred+0xbc>
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a7e:	d01d      	beq.n	8009abc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009a80:	7cfb      	ldrb	r3, [r7, #19]
 8009a82:	2b20      	cmp	r3, #32
 8009a84:	d01a      	beq.n	8009abc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	685a      	ldr	r2, [r3, #4]
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009a94:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009a96:	f7fd fb93 	bl	80071c0 <HAL_GetTick>
 8009a9a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009a9c:	e00e      	b.n	8009abc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009a9e:	f7fd fb8f 	bl	80071c0 <HAL_GetTick>
 8009aa2:	4602      	mov	r2, r0
 8009aa4:	69fb      	ldr	r3, [r7, #28]
 8009aa6:	1ad3      	subs	r3, r2, r3
 8009aa8:	2b19      	cmp	r3, #25
 8009aaa:	d907      	bls.n	8009abc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009aac:	6a3b      	ldr	r3, [r7, #32]
 8009aae:	f043 0320 	orr.w	r3, r3, #32
 8009ab2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009ab4:	2301      	movs	r3, #1
 8009ab6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009aba:	e006      	b.n	8009aca <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	699b      	ldr	r3, [r3, #24]
 8009ac2:	f003 0320 	and.w	r3, r3, #32
 8009ac6:	2b20      	cmp	r3, #32
 8009ac8:	d1e9      	bne.n	8009a9e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	699b      	ldr	r3, [r3, #24]
 8009ad0:	f003 0320 	and.w	r3, r3, #32
 8009ad4:	2b20      	cmp	r3, #32
 8009ad6:	d003      	beq.n	8009ae0 <I2C_IsErrorOccurred+0xe0>
 8009ad8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d0aa      	beq.n	8009a36 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009ae0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d103      	bne.n	8009af0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	2220      	movs	r2, #32
 8009aee:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009af0:	6a3b      	ldr	r3, [r7, #32]
 8009af2:	f043 0304 	orr.w	r3, r3, #4
 8009af6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009af8:	2301      	movs	r3, #1
 8009afa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	699b      	ldr	r3, [r3, #24]
 8009b04:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009b06:	69bb      	ldr	r3, [r7, #24]
 8009b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d00b      	beq.n	8009b28 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009b10:	6a3b      	ldr	r3, [r7, #32]
 8009b12:	f043 0301 	orr.w	r3, r3, #1
 8009b16:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009b20:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009b22:	2301      	movs	r3, #1
 8009b24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009b28:	69bb      	ldr	r3, [r7, #24]
 8009b2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d00b      	beq.n	8009b4a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009b32:	6a3b      	ldr	r3, [r7, #32]
 8009b34:	f043 0308 	orr.w	r3, r3, #8
 8009b38:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009b42:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009b44:	2301      	movs	r3, #1
 8009b46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009b4a:	69bb      	ldr	r3, [r7, #24]
 8009b4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d00b      	beq.n	8009b6c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009b54:	6a3b      	ldr	r3, [r7, #32]
 8009b56:	f043 0302 	orr.w	r3, r3, #2
 8009b5a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009b64:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009b66:	2301      	movs	r3, #1
 8009b68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8009b6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d01c      	beq.n	8009bae <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009b74:	68f8      	ldr	r0, [r7, #12]
 8009b76:	f7ff fe3b 	bl	80097f0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	6859      	ldr	r1, [r3, #4]
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	681a      	ldr	r2, [r3, #0]
 8009b84:	4b0d      	ldr	r3, [pc, #52]	@ (8009bbc <I2C_IsErrorOccurred+0x1bc>)
 8009b86:	400b      	ands	r3, r1
 8009b88:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009b8e:	6a3b      	ldr	r3, [r7, #32]
 8009b90:	431a      	orrs	r2, r3
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	2220      	movs	r2, #32
 8009b9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8009bae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3728      	adds	r7, #40	@ 0x28
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}
 8009bba:	bf00      	nop
 8009bbc:	fe00e800 	.word	0xfe00e800

08009bc0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	b087      	sub	sp, #28
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	60f8      	str	r0, [r7, #12]
 8009bc8:	607b      	str	r3, [r7, #4]
 8009bca:	460b      	mov	r3, r1
 8009bcc:	817b      	strh	r3, [r7, #10]
 8009bce:	4613      	mov	r3, r2
 8009bd0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009bd2:	897b      	ldrh	r3, [r7, #10]
 8009bd4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009bd8:	7a7b      	ldrb	r3, [r7, #9]
 8009bda:	041b      	lsls	r3, r3, #16
 8009bdc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009be0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009be6:	6a3b      	ldr	r3, [r7, #32]
 8009be8:	4313      	orrs	r3, r2
 8009bea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009bee:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	685a      	ldr	r2, [r3, #4]
 8009bf6:	6a3b      	ldr	r3, [r7, #32]
 8009bf8:	0d5b      	lsrs	r3, r3, #21
 8009bfa:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009bfe:	4b08      	ldr	r3, [pc, #32]	@ (8009c20 <I2C_TransferConfig+0x60>)
 8009c00:	430b      	orrs	r3, r1
 8009c02:	43db      	mvns	r3, r3
 8009c04:	ea02 0103 	and.w	r1, r2, r3
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	697a      	ldr	r2, [r7, #20]
 8009c0e:	430a      	orrs	r2, r1
 8009c10:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009c12:	bf00      	nop
 8009c14:	371c      	adds	r7, #28
 8009c16:	46bd      	mov	sp, r7
 8009c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1c:	4770      	bx	lr
 8009c1e:	bf00      	nop
 8009c20:	03ff63ff 	.word	0x03ff63ff

08009c24 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009c24:	b480      	push	{r7}
 8009c26:	b083      	sub	sp, #12
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
 8009c2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c34:	b2db      	uxtb	r3, r3
 8009c36:	2b20      	cmp	r3, #32
 8009c38:	d138      	bne.n	8009cac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009c40:	2b01      	cmp	r3, #1
 8009c42:	d101      	bne.n	8009c48 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009c44:	2302      	movs	r3, #2
 8009c46:	e032      	b.n	8009cae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2201      	movs	r2, #1
 8009c4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2224      	movs	r2, #36	@ 0x24
 8009c54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	681a      	ldr	r2, [r3, #0]
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f022 0201 	bic.w	r2, r2, #1
 8009c66:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	681a      	ldr	r2, [r3, #0]
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009c76:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	6819      	ldr	r1, [r3, #0]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	683a      	ldr	r2, [r7, #0]
 8009c84:	430a      	orrs	r2, r1
 8009c86:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	681a      	ldr	r2, [r3, #0]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f042 0201 	orr.w	r2, r2, #1
 8009c96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2220      	movs	r2, #32
 8009c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009ca8:	2300      	movs	r3, #0
 8009caa:	e000      	b.n	8009cae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009cac:	2302      	movs	r3, #2
  }
}
 8009cae:	4618      	mov	r0, r3
 8009cb0:	370c      	adds	r7, #12
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb8:	4770      	bx	lr

08009cba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009cba:	b480      	push	{r7}
 8009cbc:	b085      	sub	sp, #20
 8009cbe:	af00      	add	r7, sp, #0
 8009cc0:	6078      	str	r0, [r7, #4]
 8009cc2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009cca:	b2db      	uxtb	r3, r3
 8009ccc:	2b20      	cmp	r3, #32
 8009cce:	d139      	bne.n	8009d44 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009cd6:	2b01      	cmp	r3, #1
 8009cd8:	d101      	bne.n	8009cde <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009cda:	2302      	movs	r3, #2
 8009cdc:	e033      	b.n	8009d46 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2201      	movs	r2, #1
 8009ce2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2224      	movs	r2, #36	@ 0x24
 8009cea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	681a      	ldr	r2, [r3, #0]
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f022 0201 	bic.w	r2, r2, #1
 8009cfc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009d0c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	021b      	lsls	r3, r3, #8
 8009d12:	68fa      	ldr	r2, [r7, #12]
 8009d14:	4313      	orrs	r3, r2
 8009d16:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	68fa      	ldr	r2, [r7, #12]
 8009d1e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	681a      	ldr	r2, [r3, #0]
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	f042 0201 	orr.w	r2, r2, #1
 8009d2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2220      	movs	r2, #32
 8009d34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009d40:	2300      	movs	r3, #0
 8009d42:	e000      	b.n	8009d46 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009d44:	2302      	movs	r3, #2
  }
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	3714      	adds	r7, #20
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d50:	4770      	bx	lr
	...

08009d54 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8009d54:	b480      	push	{r7}
 8009d56:	b083      	sub	sp, #12
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8009d5c:	4b05      	ldr	r3, [pc, #20]	@ (8009d74 <HAL_I2CEx_EnableFastModePlus+0x20>)
 8009d5e:	685a      	ldr	r2, [r3, #4]
 8009d60:	4904      	ldr	r1, [pc, #16]	@ (8009d74 <HAL_I2CEx_EnableFastModePlus+0x20>)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	4313      	orrs	r3, r2
 8009d66:	604b      	str	r3, [r1, #4]
}
 8009d68:	bf00      	nop
 8009d6a:	370c      	adds	r7, #12
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr
 8009d74:	40010000 	.word	0x40010000

08009d78 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b084      	sub	sp, #16
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8009d80:	2300      	movs	r3, #0
 8009d82:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d01e      	beq.n	8009dc8 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8009d8a:	4b13      	ldr	r3, [pc, #76]	@ (8009dd8 <HAL_IPCC_Init+0x60>)
 8009d8c:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009d94:	b2db      	uxtb	r3, r3
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d102      	bne.n	8009da0 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f7f8 fd86 	bl	80028ac <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8009da0:	68b8      	ldr	r0, [r7, #8]
 8009da2:	f000 f85b 	bl	8009e5c <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8009da6:	68bb      	ldr	r3, [r7, #8]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8009db2:	6878      	ldr	r0, [r7, #4]
 8009db4:	f000 f82c 	bl	8009e10 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2201      	movs	r2, #1
 8009dc2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8009dc6:	e001      	b.n	8009dcc <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8009dc8:	2301      	movs	r3, #1
 8009dca:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8009dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3710      	adds	r7, #16
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}
 8009dd6:	bf00      	nop
 8009dd8:	58000c00 	.word	0x58000c00

08009ddc <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8009ddc:	b480      	push	{r7}
 8009dde:	b085      	sub	sp, #20
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	60f8      	str	r0, [r7, #12]
 8009de4:	60b9      	str	r1, [r7, #8]
 8009de6:	4613      	mov	r3, r2
 8009de8:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8009dea:	bf00      	nop
 8009dec:	3714      	adds	r7, #20
 8009dee:	46bd      	mov	sp, r7
 8009df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df4:	4770      	bx	lr

08009df6 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8009df6:	b480      	push	{r7}
 8009df8:	b085      	sub	sp, #20
 8009dfa:	af00      	add	r7, sp, #0
 8009dfc:	60f8      	str	r0, [r7, #12]
 8009dfe:	60b9      	str	r1, [r7, #8]
 8009e00:	4613      	mov	r3, r2
 8009e02:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8009e04:	bf00      	nop
 8009e06:	3714      	adds	r7, #20
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0e:	4770      	bx	lr

08009e10 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8009e10:	b480      	push	{r7}
 8009e12:	b085      	sub	sp, #20
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8009e18:	2300      	movs	r3, #0
 8009e1a:	60fb      	str	r3, [r7, #12]
 8009e1c:	e00f      	b.n	8009e3e <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8009e1e:	687a      	ldr	r2, [r7, #4]
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	009b      	lsls	r3, r3, #2
 8009e24:	4413      	add	r3, r2
 8009e26:	4a0b      	ldr	r2, [pc, #44]	@ (8009e54 <IPCC_SetDefaultCallbacks+0x44>)
 8009e28:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8009e2a:	687a      	ldr	r2, [r7, #4]
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	3306      	adds	r3, #6
 8009e30:	009b      	lsls	r3, r3, #2
 8009e32:	4413      	add	r3, r2
 8009e34:	4a08      	ldr	r2, [pc, #32]	@ (8009e58 <IPCC_SetDefaultCallbacks+0x48>)
 8009e36:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	3301      	adds	r3, #1
 8009e3c:	60fb      	str	r3, [r7, #12]
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	2b05      	cmp	r3, #5
 8009e42:	d9ec      	bls.n	8009e1e <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8009e44:	bf00      	nop
 8009e46:	bf00      	nop
 8009e48:	3714      	adds	r7, #20
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e50:	4770      	bx	lr
 8009e52:	bf00      	nop
 8009e54:	08009ddd 	.word	0x08009ddd
 8009e58:	08009df7 	.word	0x08009df7

08009e5c <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	b083      	sub	sp, #12
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2200      	movs	r2, #0
 8009e68:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8009e70:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	223f      	movs	r2, #63	@ 0x3f
 8009e76:	609a      	str	r2, [r3, #8]
}
 8009e78:	bf00      	nop
 8009e7a:	370c      	adds	r7, #12
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr

08009e84 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b084      	sub	sp, #16
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d101      	bne.n	8009e96 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009e92:	2301      	movs	r3, #1
 8009e94:	e0c0      	b.n	800a018 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8009e9c:	b2db      	uxtb	r3, r3
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d106      	bne.n	8009eb0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f00e fd78 	bl	80189a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2203      	movs	r2, #3
 8009eb4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	f007 f804 	bl	8010eca <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	73fb      	strb	r3, [r7, #15]
 8009ec6:	e03e      	b.n	8009f46 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009ec8:	7bfa      	ldrb	r2, [r7, #15]
 8009eca:	6879      	ldr	r1, [r7, #4]
 8009ecc:	4613      	mov	r3, r2
 8009ece:	009b      	lsls	r3, r3, #2
 8009ed0:	4413      	add	r3, r2
 8009ed2:	00db      	lsls	r3, r3, #3
 8009ed4:	440b      	add	r3, r1
 8009ed6:	3311      	adds	r3, #17
 8009ed8:	2201      	movs	r2, #1
 8009eda:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009edc:	7bfa      	ldrb	r2, [r7, #15]
 8009ede:	6879      	ldr	r1, [r7, #4]
 8009ee0:	4613      	mov	r3, r2
 8009ee2:	009b      	lsls	r3, r3, #2
 8009ee4:	4413      	add	r3, r2
 8009ee6:	00db      	lsls	r3, r3, #3
 8009ee8:	440b      	add	r3, r1
 8009eea:	3310      	adds	r3, #16
 8009eec:	7bfa      	ldrb	r2, [r7, #15]
 8009eee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009ef0:	7bfa      	ldrb	r2, [r7, #15]
 8009ef2:	6879      	ldr	r1, [r7, #4]
 8009ef4:	4613      	mov	r3, r2
 8009ef6:	009b      	lsls	r3, r3, #2
 8009ef8:	4413      	add	r3, r2
 8009efa:	00db      	lsls	r3, r3, #3
 8009efc:	440b      	add	r3, r1
 8009efe:	3313      	adds	r3, #19
 8009f00:	2200      	movs	r2, #0
 8009f02:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009f04:	7bfa      	ldrb	r2, [r7, #15]
 8009f06:	6879      	ldr	r1, [r7, #4]
 8009f08:	4613      	mov	r3, r2
 8009f0a:	009b      	lsls	r3, r3, #2
 8009f0c:	4413      	add	r3, r2
 8009f0e:	00db      	lsls	r3, r3, #3
 8009f10:	440b      	add	r3, r1
 8009f12:	3320      	adds	r3, #32
 8009f14:	2200      	movs	r2, #0
 8009f16:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009f18:	7bfa      	ldrb	r2, [r7, #15]
 8009f1a:	6879      	ldr	r1, [r7, #4]
 8009f1c:	4613      	mov	r3, r2
 8009f1e:	009b      	lsls	r3, r3, #2
 8009f20:	4413      	add	r3, r2
 8009f22:	00db      	lsls	r3, r3, #3
 8009f24:	440b      	add	r3, r1
 8009f26:	3324      	adds	r3, #36	@ 0x24
 8009f28:	2200      	movs	r2, #0
 8009f2a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009f2c:	7bfb      	ldrb	r3, [r7, #15]
 8009f2e:	6879      	ldr	r1, [r7, #4]
 8009f30:	1c5a      	adds	r2, r3, #1
 8009f32:	4613      	mov	r3, r2
 8009f34:	009b      	lsls	r3, r3, #2
 8009f36:	4413      	add	r3, r2
 8009f38:	00db      	lsls	r3, r3, #3
 8009f3a:	440b      	add	r3, r1
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009f40:	7bfb      	ldrb	r3, [r7, #15]
 8009f42:	3301      	adds	r3, #1
 8009f44:	73fb      	strb	r3, [r7, #15]
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	791b      	ldrb	r3, [r3, #4]
 8009f4a:	7bfa      	ldrb	r2, [r7, #15]
 8009f4c:	429a      	cmp	r2, r3
 8009f4e:	d3bb      	bcc.n	8009ec8 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009f50:	2300      	movs	r3, #0
 8009f52:	73fb      	strb	r3, [r7, #15]
 8009f54:	e044      	b.n	8009fe0 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009f56:	7bfa      	ldrb	r2, [r7, #15]
 8009f58:	6879      	ldr	r1, [r7, #4]
 8009f5a:	4613      	mov	r3, r2
 8009f5c:	009b      	lsls	r3, r3, #2
 8009f5e:	4413      	add	r3, r2
 8009f60:	00db      	lsls	r3, r3, #3
 8009f62:	440b      	add	r3, r1
 8009f64:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8009f68:	2200      	movs	r2, #0
 8009f6a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009f6c:	7bfa      	ldrb	r2, [r7, #15]
 8009f6e:	6879      	ldr	r1, [r7, #4]
 8009f70:	4613      	mov	r3, r2
 8009f72:	009b      	lsls	r3, r3, #2
 8009f74:	4413      	add	r3, r2
 8009f76:	00db      	lsls	r3, r3, #3
 8009f78:	440b      	add	r3, r1
 8009f7a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009f7e:	7bfa      	ldrb	r2, [r7, #15]
 8009f80:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009f82:	7bfa      	ldrb	r2, [r7, #15]
 8009f84:	6879      	ldr	r1, [r7, #4]
 8009f86:	4613      	mov	r3, r2
 8009f88:	009b      	lsls	r3, r3, #2
 8009f8a:	4413      	add	r3, r2
 8009f8c:	00db      	lsls	r3, r3, #3
 8009f8e:	440b      	add	r3, r1
 8009f90:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8009f94:	2200      	movs	r2, #0
 8009f96:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009f98:	7bfa      	ldrb	r2, [r7, #15]
 8009f9a:	6879      	ldr	r1, [r7, #4]
 8009f9c:	4613      	mov	r3, r2
 8009f9e:	009b      	lsls	r3, r3, #2
 8009fa0:	4413      	add	r3, r2
 8009fa2:	00db      	lsls	r3, r3, #3
 8009fa4:	440b      	add	r3, r1
 8009fa6:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8009faa:	2200      	movs	r2, #0
 8009fac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009fae:	7bfa      	ldrb	r2, [r7, #15]
 8009fb0:	6879      	ldr	r1, [r7, #4]
 8009fb2:	4613      	mov	r3, r2
 8009fb4:	009b      	lsls	r3, r3, #2
 8009fb6:	4413      	add	r3, r2
 8009fb8:	00db      	lsls	r3, r3, #3
 8009fba:	440b      	add	r3, r1
 8009fbc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009fc4:	7bfa      	ldrb	r2, [r7, #15]
 8009fc6:	6879      	ldr	r1, [r7, #4]
 8009fc8:	4613      	mov	r3, r2
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	4413      	add	r3, r2
 8009fce:	00db      	lsls	r3, r3, #3
 8009fd0:	440b      	add	r3, r1
 8009fd2:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009fda:	7bfb      	ldrb	r3, [r7, #15]
 8009fdc:	3301      	adds	r3, #1
 8009fde:	73fb      	strb	r3, [r7, #15]
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	791b      	ldrb	r3, [r3, #4]
 8009fe4:	7bfa      	ldrb	r2, [r7, #15]
 8009fe6:	429a      	cmp	r2, r3
 8009fe8:	d3b5      	bcc.n	8009f56 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6818      	ldr	r0, [r3, #0]
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	3304      	adds	r3, #4
 8009ff2:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009ff6:	f006 ff83 	bl	8010f00 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2201      	movs	r2, #1
 800a004:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	7a9b      	ldrb	r3, [r3, #10]
 800a00c:	2b01      	cmp	r3, #1
 800a00e:	d102      	bne.n	800a016 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a010:	6878      	ldr	r0, [r7, #4]
 800a012:	f001 fc0e 	bl	800b832 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800a016:	2300      	movs	r3, #0
}
 800a018:	4618      	mov	r0, r3
 800a01a:	3710      	adds	r7, #16
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b082      	sub	sp, #8
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a02e:	2b01      	cmp	r3, #1
 800a030:	d101      	bne.n	800a036 <HAL_PCD_Start+0x16>
 800a032:	2302      	movs	r3, #2
 800a034:	e012      	b.n	800a05c <HAL_PCD_Start+0x3c>
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2201      	movs	r2, #1
 800a03a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	4618      	mov	r0, r3
 800a044:	f006 ff2a 	bl	8010e9c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	4618      	mov	r0, r3
 800a04e:	f008 fd07 	bl	8012a60 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2200      	movs	r2, #0
 800a056:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a05a:	2300      	movs	r3, #0
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	3708      	adds	r7, #8
 800a060:	46bd      	mov	sp, r7
 800a062:	bd80      	pop	{r7, pc}

0800a064 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b084      	sub	sp, #16
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	4618      	mov	r0, r3
 800a072:	f008 fd0c 	bl	8012a8e <USB_ReadInterrupts>
 800a076:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d003      	beq.n	800a08a <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f000 fb06 	bl	800a694 <PCD_EP_ISR_Handler>

    return;
 800a088:	e110      	b.n	800a2ac <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a090:	2b00      	cmp	r3, #0
 800a092:	d013      	beq.n	800a0bc <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a09c:	b29a      	uxth	r2, r3
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a0a6:	b292      	uxth	r2, r2
 800a0a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f00e fd04 	bl	8018aba <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800a0b2:	2100      	movs	r1, #0
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	f000 f8fc 	bl	800a2b2 <HAL_PCD_SetAddress>

    return;
 800a0ba:	e0f7      	b.n	800a2ac <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d00c      	beq.n	800a0e0 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a0ce:	b29a      	uxth	r2, r3
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a0d8:	b292      	uxth	r2, r2
 800a0da:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800a0de:	e0e5      	b.n	800a2ac <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d00c      	beq.n	800a104 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a0f2:	b29a      	uxth	r2, r3
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a0fc:	b292      	uxth	r2, r2
 800a0fe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800a102:	e0d3      	b.n	800a2ac <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d034      	beq.n	800a178 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a116:	b29a      	uxth	r2, r3
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f022 0204 	bic.w	r2, r2, #4
 800a120:	b292      	uxth	r2, r2
 800a122:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a12e:	b29a      	uxth	r2, r3
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f022 0208 	bic.w	r2, r2, #8
 800a138:	b292      	uxth	r2, r2
 800a13a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800a144:	2b01      	cmp	r3, #1
 800a146:	d107      	bne.n	800a158 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2200      	movs	r2, #0
 800a14c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800a150:	2100      	movs	r1, #0
 800a152:	6878      	ldr	r0, [r7, #4]
 800a154:	f00e fea6 	bl	8018ea4 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800a158:	6878      	ldr	r0, [r7, #4]
 800a15a:	f00e fce7 	bl	8018b2c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a166:	b29a      	uxth	r2, r3
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a170:	b292      	uxth	r2, r2
 800a172:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800a176:	e099      	b.n	800a2ac <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d027      	beq.n	800a1d2 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a18a:	b29a      	uxth	r2, r3
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f042 0208 	orr.w	r2, r2, #8
 800a194:	b292      	uxth	r2, r2
 800a196:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a1a2:	b29a      	uxth	r2, r3
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a1ac:	b292      	uxth	r2, r2
 800a1ae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a1ba:	b29a      	uxth	r2, r3
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f042 0204 	orr.w	r2, r2, #4
 800a1c4:	b292      	uxth	r2, r2
 800a1c6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800a1ca:	6878      	ldr	r0, [r7, #4]
 800a1cc:	f00e fc94 	bl	8018af8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800a1d0:	e06c      	b.n	800a2ac <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d040      	beq.n	800a25e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a1e4:	b29a      	uxth	r2, r3
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a1ee:	b292      	uxth	r2, r2
 800a1f0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d12b      	bne.n	800a256 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a206:	b29a      	uxth	r2, r3
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f042 0204 	orr.w	r2, r2, #4
 800a210:	b292      	uxth	r2, r2
 800a212:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a21e:	b29a      	uxth	r2, r3
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f042 0208 	orr.w	r2, r2, #8
 800a228:	b292      	uxth	r2, r2
 800a22a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	2201      	movs	r2, #1
 800a232:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800a23e:	b29b      	uxth	r3, r3
 800a240:	089b      	lsrs	r3, r3, #2
 800a242:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a24c:	2101      	movs	r1, #1
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f00e fe28 	bl	8018ea4 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800a254:	e02a      	b.n	800a2ac <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800a256:	6878      	ldr	r0, [r7, #4]
 800a258:	f00e fc4e 	bl	8018af8 <HAL_PCD_SuspendCallback>
    return;
 800a25c:	e026      	b.n	800a2ac <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a264:	2b00      	cmp	r3, #0
 800a266:	d00f      	beq.n	800a288 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a270:	b29a      	uxth	r2, r3
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800a27a:	b292      	uxth	r2, r2
 800a27c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f00e fc0c 	bl	8018a9e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800a286:	e011      	b.n	800a2ac <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d00c      	beq.n	800a2ac <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a29a:	b29a      	uxth	r2, r3
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a2a4:	b292      	uxth	r2, r2
 800a2a6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800a2aa:	bf00      	nop
  }
}
 800a2ac:	3710      	adds	r7, #16
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	bd80      	pop	{r7, pc}

0800a2b2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800a2b2:	b580      	push	{r7, lr}
 800a2b4:	b082      	sub	sp, #8
 800a2b6:	af00      	add	r7, sp, #0
 800a2b8:	6078      	str	r0, [r7, #4]
 800a2ba:	460b      	mov	r3, r1
 800a2bc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a2c4:	2b01      	cmp	r3, #1
 800a2c6:	d101      	bne.n	800a2cc <HAL_PCD_SetAddress+0x1a>
 800a2c8:	2302      	movs	r3, #2
 800a2ca:	e012      	b.n	800a2f2 <HAL_PCD_SetAddress+0x40>
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2201      	movs	r2, #1
 800a2d0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	78fa      	ldrb	r2, [r7, #3]
 800a2d8:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	78fa      	ldrb	r2, [r7, #3]
 800a2e0:	4611      	mov	r1, r2
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	f008 fba8 	bl	8012a38 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a2f0:	2300      	movs	r3, #0
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3708      	adds	r7, #8
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bd80      	pop	{r7, pc}

0800a2fa <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800a2fa:	b580      	push	{r7, lr}
 800a2fc:	b084      	sub	sp, #16
 800a2fe:	af00      	add	r7, sp, #0
 800a300:	6078      	str	r0, [r7, #4]
 800a302:	4608      	mov	r0, r1
 800a304:	4611      	mov	r1, r2
 800a306:	461a      	mov	r2, r3
 800a308:	4603      	mov	r3, r0
 800a30a:	70fb      	strb	r3, [r7, #3]
 800a30c:	460b      	mov	r3, r1
 800a30e:	803b      	strh	r3, [r7, #0]
 800a310:	4613      	mov	r3, r2
 800a312:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800a314:	2300      	movs	r3, #0
 800a316:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a318:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	da0e      	bge.n	800a33e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a320:	78fb      	ldrb	r3, [r7, #3]
 800a322:	f003 0207 	and.w	r2, r3, #7
 800a326:	4613      	mov	r3, r2
 800a328:	009b      	lsls	r3, r3, #2
 800a32a:	4413      	add	r3, r2
 800a32c:	00db      	lsls	r3, r3, #3
 800a32e:	3310      	adds	r3, #16
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	4413      	add	r3, r2
 800a334:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	2201      	movs	r2, #1
 800a33a:	705a      	strb	r2, [r3, #1]
 800a33c:	e00e      	b.n	800a35c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a33e:	78fb      	ldrb	r3, [r7, #3]
 800a340:	f003 0207 	and.w	r2, r3, #7
 800a344:	4613      	mov	r3, r2
 800a346:	009b      	lsls	r3, r3, #2
 800a348:	4413      	add	r3, r2
 800a34a:	00db      	lsls	r3, r3, #3
 800a34c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a350:	687a      	ldr	r2, [r7, #4]
 800a352:	4413      	add	r3, r2
 800a354:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	2200      	movs	r2, #0
 800a35a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800a35c:	78fb      	ldrb	r3, [r7, #3]
 800a35e:	f003 0307 	and.w	r3, r3, #7
 800a362:	b2da      	uxtb	r2, r3
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800a368:	883b      	ldrh	r3, [r7, #0]
 800a36a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	78ba      	ldrb	r2, [r7, #2]
 800a376:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800a378:	78bb      	ldrb	r3, [r7, #2]
 800a37a:	2b02      	cmp	r3, #2
 800a37c:	d102      	bne.n	800a384 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	2200      	movs	r2, #0
 800a382:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a38a:	2b01      	cmp	r3, #1
 800a38c:	d101      	bne.n	800a392 <HAL_PCD_EP_Open+0x98>
 800a38e:	2302      	movs	r3, #2
 800a390:	e00e      	b.n	800a3b0 <HAL_PCD_EP_Open+0xb6>
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	2201      	movs	r2, #1
 800a396:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	68f9      	ldr	r1, [r7, #12]
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	f006 fdcb 	bl	8010f3c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800a3ae:	7afb      	ldrb	r3, [r7, #11]
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	3710      	adds	r7, #16
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}

0800a3b8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b084      	sub	sp, #16
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
 800a3c0:	460b      	mov	r3, r1
 800a3c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a3c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	da0e      	bge.n	800a3ea <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a3cc:	78fb      	ldrb	r3, [r7, #3]
 800a3ce:	f003 0207 	and.w	r2, r3, #7
 800a3d2:	4613      	mov	r3, r2
 800a3d4:	009b      	lsls	r3, r3, #2
 800a3d6:	4413      	add	r3, r2
 800a3d8:	00db      	lsls	r3, r3, #3
 800a3da:	3310      	adds	r3, #16
 800a3dc:	687a      	ldr	r2, [r7, #4]
 800a3de:	4413      	add	r3, r2
 800a3e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	2201      	movs	r2, #1
 800a3e6:	705a      	strb	r2, [r3, #1]
 800a3e8:	e00e      	b.n	800a408 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a3ea:	78fb      	ldrb	r3, [r7, #3]
 800a3ec:	f003 0207 	and.w	r2, r3, #7
 800a3f0:	4613      	mov	r3, r2
 800a3f2:	009b      	lsls	r3, r3, #2
 800a3f4:	4413      	add	r3, r2
 800a3f6:	00db      	lsls	r3, r3, #3
 800a3f8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a3fc:	687a      	ldr	r2, [r7, #4]
 800a3fe:	4413      	add	r3, r2
 800a400:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	2200      	movs	r2, #0
 800a406:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800a408:	78fb      	ldrb	r3, [r7, #3]
 800a40a:	f003 0307 	and.w	r3, r3, #7
 800a40e:	b2da      	uxtb	r2, r3
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a41a:	2b01      	cmp	r3, #1
 800a41c:	d101      	bne.n	800a422 <HAL_PCD_EP_Close+0x6a>
 800a41e:	2302      	movs	r3, #2
 800a420:	e00e      	b.n	800a440 <HAL_PCD_EP_Close+0x88>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	2201      	movs	r2, #1
 800a426:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	68f9      	ldr	r1, [r7, #12]
 800a430:	4618      	mov	r0, r3
 800a432:	f007 fa6b 	bl	801190c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2200      	movs	r2, #0
 800a43a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800a43e:	2300      	movs	r3, #0
}
 800a440:	4618      	mov	r0, r3
 800a442:	3710      	adds	r7, #16
 800a444:	46bd      	mov	sp, r7
 800a446:	bd80      	pop	{r7, pc}

0800a448 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b086      	sub	sp, #24
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	60f8      	str	r0, [r7, #12]
 800a450:	607a      	str	r2, [r7, #4]
 800a452:	603b      	str	r3, [r7, #0]
 800a454:	460b      	mov	r3, r1
 800a456:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a458:	7afb      	ldrb	r3, [r7, #11]
 800a45a:	f003 0207 	and.w	r2, r3, #7
 800a45e:	4613      	mov	r3, r2
 800a460:	009b      	lsls	r3, r3, #2
 800a462:	4413      	add	r3, r2
 800a464:	00db      	lsls	r3, r3, #3
 800a466:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a46a:	68fa      	ldr	r2, [r7, #12]
 800a46c:	4413      	add	r3, r2
 800a46e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	687a      	ldr	r2, [r7, #4]
 800a474:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a476:	697b      	ldr	r3, [r7, #20]
 800a478:	683a      	ldr	r2, [r7, #0]
 800a47a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800a47c:	697b      	ldr	r3, [r7, #20]
 800a47e:	2200      	movs	r2, #0
 800a480:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800a482:	697b      	ldr	r3, [r7, #20]
 800a484:	2200      	movs	r2, #0
 800a486:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a488:	7afb      	ldrb	r3, [r7, #11]
 800a48a:	f003 0307 	and.w	r3, r3, #7
 800a48e:	b2da      	uxtb	r2, r3
 800a490:	697b      	ldr	r3, [r7, #20]
 800a492:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	6979      	ldr	r1, [r7, #20]
 800a49a:	4618      	mov	r0, r3
 800a49c:	f007 fc23 	bl	8011ce6 <USB_EPStartXfer>

  return HAL_OK;
 800a4a0:	2300      	movs	r3, #0
}
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	3718      	adds	r7, #24
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}

0800a4aa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800a4aa:	b480      	push	{r7}
 800a4ac:	b083      	sub	sp, #12
 800a4ae:	af00      	add	r7, sp, #0
 800a4b0:	6078      	str	r0, [r7, #4]
 800a4b2:	460b      	mov	r3, r1
 800a4b4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a4b6:	78fb      	ldrb	r3, [r7, #3]
 800a4b8:	f003 0207 	and.w	r2, r3, #7
 800a4bc:	6879      	ldr	r1, [r7, #4]
 800a4be:	4613      	mov	r3, r2
 800a4c0:	009b      	lsls	r3, r3, #2
 800a4c2:	4413      	add	r3, r2
 800a4c4:	00db      	lsls	r3, r3, #3
 800a4c6:	440b      	add	r3, r1
 800a4c8:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800a4cc:	681b      	ldr	r3, [r3, #0]
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	370c      	adds	r7, #12
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d8:	4770      	bx	lr

0800a4da <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a4da:	b580      	push	{r7, lr}
 800a4dc:	b086      	sub	sp, #24
 800a4de:	af00      	add	r7, sp, #0
 800a4e0:	60f8      	str	r0, [r7, #12]
 800a4e2:	607a      	str	r2, [r7, #4]
 800a4e4:	603b      	str	r3, [r7, #0]
 800a4e6:	460b      	mov	r3, r1
 800a4e8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a4ea:	7afb      	ldrb	r3, [r7, #11]
 800a4ec:	f003 0207 	and.w	r2, r3, #7
 800a4f0:	4613      	mov	r3, r2
 800a4f2:	009b      	lsls	r3, r3, #2
 800a4f4:	4413      	add	r3, r2
 800a4f6:	00db      	lsls	r3, r3, #3
 800a4f8:	3310      	adds	r3, #16
 800a4fa:	68fa      	ldr	r2, [r7, #12]
 800a4fc:	4413      	add	r3, r2
 800a4fe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a500:	697b      	ldr	r3, [r7, #20]
 800a502:	687a      	ldr	r2, [r7, #4]
 800a504:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	683a      	ldr	r2, [r7, #0]
 800a50a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800a50c:	697b      	ldr	r3, [r7, #20]
 800a50e:	2201      	movs	r2, #1
 800a510:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800a514:	697b      	ldr	r3, [r7, #20]
 800a516:	683a      	ldr	r2, [r7, #0]
 800a518:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	2200      	movs	r2, #0
 800a51e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	2201      	movs	r2, #1
 800a524:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a526:	7afb      	ldrb	r3, [r7, #11]
 800a528:	f003 0307 	and.w	r3, r3, #7
 800a52c:	b2da      	uxtb	r2, r3
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	6979      	ldr	r1, [r7, #20]
 800a538:	4618      	mov	r0, r3
 800a53a:	f007 fbd4 	bl	8011ce6 <USB_EPStartXfer>

  return HAL_OK;
 800a53e:	2300      	movs	r3, #0
}
 800a540:	4618      	mov	r0, r3
 800a542:	3718      	adds	r7, #24
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}

0800a548 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b084      	sub	sp, #16
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
 800a550:	460b      	mov	r3, r1
 800a552:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a554:	78fb      	ldrb	r3, [r7, #3]
 800a556:	f003 0307 	and.w	r3, r3, #7
 800a55a:	687a      	ldr	r2, [r7, #4]
 800a55c:	7912      	ldrb	r2, [r2, #4]
 800a55e:	4293      	cmp	r3, r2
 800a560:	d901      	bls.n	800a566 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a562:	2301      	movs	r3, #1
 800a564:	e03e      	b.n	800a5e4 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a566:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	da0e      	bge.n	800a58c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a56e:	78fb      	ldrb	r3, [r7, #3]
 800a570:	f003 0207 	and.w	r2, r3, #7
 800a574:	4613      	mov	r3, r2
 800a576:	009b      	lsls	r3, r3, #2
 800a578:	4413      	add	r3, r2
 800a57a:	00db      	lsls	r3, r3, #3
 800a57c:	3310      	adds	r3, #16
 800a57e:	687a      	ldr	r2, [r7, #4]
 800a580:	4413      	add	r3, r2
 800a582:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	2201      	movs	r2, #1
 800a588:	705a      	strb	r2, [r3, #1]
 800a58a:	e00c      	b.n	800a5a6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a58c:	78fa      	ldrb	r2, [r7, #3]
 800a58e:	4613      	mov	r3, r2
 800a590:	009b      	lsls	r3, r3, #2
 800a592:	4413      	add	r3, r2
 800a594:	00db      	lsls	r3, r3, #3
 800a596:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a59a:	687a      	ldr	r2, [r7, #4]
 800a59c:	4413      	add	r3, r2
 800a59e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	2201      	movs	r2, #1
 800a5aa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a5ac:	78fb      	ldrb	r3, [r7, #3]
 800a5ae:	f003 0307 	and.w	r3, r3, #7
 800a5b2:	b2da      	uxtb	r2, r3
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a5be:	2b01      	cmp	r3, #1
 800a5c0:	d101      	bne.n	800a5c6 <HAL_PCD_EP_SetStall+0x7e>
 800a5c2:	2302      	movs	r3, #2
 800a5c4:	e00e      	b.n	800a5e4 <HAL_PCD_EP_SetStall+0x9c>
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	2201      	movs	r2, #1
 800a5ca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	68f9      	ldr	r1, [r7, #12]
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	f008 f935 	bl	8012844 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a5e2:	2300      	movs	r3, #0
}
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	3710      	adds	r7, #16
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	bd80      	pop	{r7, pc}

0800a5ec <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	b084      	sub	sp, #16
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
 800a5f4:	460b      	mov	r3, r1
 800a5f6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a5f8:	78fb      	ldrb	r3, [r7, #3]
 800a5fa:	f003 030f 	and.w	r3, r3, #15
 800a5fe:	687a      	ldr	r2, [r7, #4]
 800a600:	7912      	ldrb	r2, [r2, #4]
 800a602:	4293      	cmp	r3, r2
 800a604:	d901      	bls.n	800a60a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a606:	2301      	movs	r3, #1
 800a608:	e040      	b.n	800a68c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a60a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	da0e      	bge.n	800a630 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a612:	78fb      	ldrb	r3, [r7, #3]
 800a614:	f003 0207 	and.w	r2, r3, #7
 800a618:	4613      	mov	r3, r2
 800a61a:	009b      	lsls	r3, r3, #2
 800a61c:	4413      	add	r3, r2
 800a61e:	00db      	lsls	r3, r3, #3
 800a620:	3310      	adds	r3, #16
 800a622:	687a      	ldr	r2, [r7, #4]
 800a624:	4413      	add	r3, r2
 800a626:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	2201      	movs	r2, #1
 800a62c:	705a      	strb	r2, [r3, #1]
 800a62e:	e00e      	b.n	800a64e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a630:	78fb      	ldrb	r3, [r7, #3]
 800a632:	f003 0207 	and.w	r2, r3, #7
 800a636:	4613      	mov	r3, r2
 800a638:	009b      	lsls	r3, r3, #2
 800a63a:	4413      	add	r3, r2
 800a63c:	00db      	lsls	r3, r3, #3
 800a63e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a642:	687a      	ldr	r2, [r7, #4]
 800a644:	4413      	add	r3, r2
 800a646:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	2200      	movs	r2, #0
 800a64c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	2200      	movs	r2, #0
 800a652:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a654:	78fb      	ldrb	r3, [r7, #3]
 800a656:	f003 0307 	and.w	r3, r3, #7
 800a65a:	b2da      	uxtb	r2, r3
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a666:	2b01      	cmp	r3, #1
 800a668:	d101      	bne.n	800a66e <HAL_PCD_EP_ClrStall+0x82>
 800a66a:	2302      	movs	r3, #2
 800a66c:	e00e      	b.n	800a68c <HAL_PCD_EP_ClrStall+0xa0>
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2201      	movs	r2, #1
 800a672:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	68f9      	ldr	r1, [r7, #12]
 800a67c:	4618      	mov	r0, r3
 800a67e:	f008 f932 	bl	80128e6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2200      	movs	r2, #0
 800a686:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a68a:	2300      	movs	r3, #0
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3710      	adds	r7, #16
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}

0800a694 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b092      	sub	sp, #72	@ 0x48
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a69c:	e333      	b.n	800ad06 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a6a6:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800a6a8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a6aa:	b2db      	uxtb	r3, r3
 800a6ac:	f003 030f 	and.w	r3, r3, #15
 800a6b0:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800a6b4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	f040 8108 	bne.w	800a8ce <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800a6be:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a6c0:	f003 0310 	and.w	r3, r3, #16
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d14c      	bne.n	800a762 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	881b      	ldrh	r3, [r3, #0]
 800a6ce:	b29b      	uxth	r3, r3
 800a6d0:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800a6d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6d8:	813b      	strh	r3, [r7, #8]
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681a      	ldr	r2, [r3, #0]
 800a6de:	893b      	ldrh	r3, [r7, #8]
 800a6e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a6e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a6e8:	b29b      	uxth	r3, r3
 800a6ea:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	3310      	adds	r3, #16
 800a6f0:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a6fa:	b29b      	uxth	r3, r3
 800a6fc:	461a      	mov	r2, r3
 800a6fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a700:	781b      	ldrb	r3, [r3, #0]
 800a702:	00db      	lsls	r3, r3, #3
 800a704:	4413      	add	r3, r2
 800a706:	687a      	ldr	r2, [r7, #4]
 800a708:	6812      	ldr	r2, [r2, #0]
 800a70a:	4413      	add	r3, r2
 800a70c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a710:	881b      	ldrh	r3, [r3, #0]
 800a712:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a716:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a718:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800a71a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a71c:	695a      	ldr	r2, [r3, #20]
 800a71e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a720:	69db      	ldr	r3, [r3, #28]
 800a722:	441a      	add	r2, r3
 800a724:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a726:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800a728:	2100      	movs	r1, #0
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f00e f99d 	bl	8018a6a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	7b1b      	ldrb	r3, [r3, #12]
 800a734:	b2db      	uxtb	r3, r3
 800a736:	2b00      	cmp	r3, #0
 800a738:	f000 82e5 	beq.w	800ad06 <PCD_EP_ISR_Handler+0x672>
 800a73c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a73e:	699b      	ldr	r3, [r3, #24]
 800a740:	2b00      	cmp	r3, #0
 800a742:	f040 82e0 	bne.w	800ad06 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	7b1b      	ldrb	r3, [r3, #12]
 800a74a:	b2db      	uxtb	r3, r3
 800a74c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a750:	b2da      	uxtb	r2, r3
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	2200      	movs	r2, #0
 800a75e:	731a      	strb	r2, [r3, #12]
 800a760:	e2d1      	b.n	800ad06 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a768:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	881b      	ldrh	r3, [r3, #0]
 800a770:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800a772:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a774:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d032      	beq.n	800a7e2 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a784:	b29b      	uxth	r3, r3
 800a786:	461a      	mov	r2, r3
 800a788:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a78a:	781b      	ldrb	r3, [r3, #0]
 800a78c:	00db      	lsls	r3, r3, #3
 800a78e:	4413      	add	r3, r2
 800a790:	687a      	ldr	r2, [r7, #4]
 800a792:	6812      	ldr	r2, [r2, #0]
 800a794:	4413      	add	r3, r2
 800a796:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a79a:	881b      	ldrh	r3, [r3, #0]
 800a79c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a7a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7a2:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	6818      	ldr	r0, [r3, #0]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800a7ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7b0:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800a7b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7b4:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a7b6:	b29b      	uxth	r3, r3
 800a7b8:	f008 f9bb 	bl	8012b32 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	881b      	ldrh	r3, [r3, #0]
 800a7c2:	b29a      	uxth	r2, r3
 800a7c4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a7c8:	4013      	ands	r3, r2
 800a7ca:	817b      	strh	r3, [r7, #10]
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	897a      	ldrh	r2, [r7, #10]
 800a7d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a7d6:	b292      	uxth	r2, r2
 800a7d8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800a7da:	6878      	ldr	r0, [r7, #4]
 800a7dc:	f00e f918 	bl	8018a10 <HAL_PCD_SetupStageCallback>
 800a7e0:	e291      	b.n	800ad06 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a7e2:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	f280 828d 	bge.w	800ad06 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	881b      	ldrh	r3, [r3, #0]
 800a7f2:	b29a      	uxth	r2, r3
 800a7f4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a7f8:	4013      	ands	r3, r2
 800a7fa:	81fb      	strh	r3, [r7, #14]
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	89fa      	ldrh	r2, [r7, #14]
 800a802:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a806:	b292      	uxth	r2, r2
 800a808:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a812:	b29b      	uxth	r3, r3
 800a814:	461a      	mov	r2, r3
 800a816:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a818:	781b      	ldrb	r3, [r3, #0]
 800a81a:	00db      	lsls	r3, r3, #3
 800a81c:	4413      	add	r3, r2
 800a81e:	687a      	ldr	r2, [r7, #4]
 800a820:	6812      	ldr	r2, [r2, #0]
 800a822:	4413      	add	r3, r2
 800a824:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a828:	881b      	ldrh	r3, [r3, #0]
 800a82a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a82e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a830:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800a832:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a834:	69db      	ldr	r3, [r3, #28]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d019      	beq.n	800a86e <PCD_EP_ISR_Handler+0x1da>
 800a83a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a83c:	695b      	ldr	r3, [r3, #20]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d015      	beq.n	800a86e <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	6818      	ldr	r0, [r3, #0]
 800a846:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a848:	6959      	ldr	r1, [r3, #20]
 800a84a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a84c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800a84e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a850:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a852:	b29b      	uxth	r3, r3
 800a854:	f008 f96d 	bl	8012b32 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800a858:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a85a:	695a      	ldr	r2, [r3, #20]
 800a85c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a85e:	69db      	ldr	r3, [r3, #28]
 800a860:	441a      	add	r2, r3
 800a862:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a864:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800a866:	2100      	movs	r1, #0
 800a868:	6878      	ldr	r0, [r7, #4]
 800a86a:	f00e f8e3 	bl	8018a34 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	881b      	ldrh	r3, [r3, #0]
 800a874:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800a876:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a878:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	f040 8242 	bne.w	800ad06 <PCD_EP_ISR_Handler+0x672>
 800a882:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a884:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a888:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a88c:	f000 823b 	beq.w	800ad06 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	881b      	ldrh	r3, [r3, #0]
 800a896:	b29b      	uxth	r3, r3
 800a898:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a89c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8a0:	81bb      	strh	r3, [r7, #12]
 800a8a2:	89bb      	ldrh	r3, [r7, #12]
 800a8a4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a8a8:	81bb      	strh	r3, [r7, #12]
 800a8aa:	89bb      	ldrh	r3, [r7, #12]
 800a8ac:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a8b0:	81bb      	strh	r3, [r7, #12]
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681a      	ldr	r2, [r3, #0]
 800a8b6:	89bb      	ldrh	r3, [r7, #12]
 800a8b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a8bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8c8:	b29b      	uxth	r3, r3
 800a8ca:	8013      	strh	r3, [r2, #0]
 800a8cc:	e21b      	b.n	800ad06 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	461a      	mov	r2, r3
 800a8d4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a8d8:	009b      	lsls	r3, r3, #2
 800a8da:	4413      	add	r3, r2
 800a8dc:	881b      	ldrh	r3, [r3, #0]
 800a8de:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a8e0:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	f280 80f1 	bge.w	800aacc <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	461a      	mov	r2, r3
 800a8f0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a8f4:	009b      	lsls	r3, r3, #2
 800a8f6:	4413      	add	r3, r2
 800a8f8:	881b      	ldrh	r3, [r3, #0]
 800a8fa:	b29a      	uxth	r2, r3
 800a8fc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a900:	4013      	ands	r3, r2
 800a902:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	461a      	mov	r2, r3
 800a90a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a90e:	009b      	lsls	r3, r3, #2
 800a910:	4413      	add	r3, r2
 800a912:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800a914:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a918:	b292      	uxth	r2, r2
 800a91a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800a91c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a920:	4613      	mov	r3, r2
 800a922:	009b      	lsls	r3, r3, #2
 800a924:	4413      	add	r3, r2
 800a926:	00db      	lsls	r3, r3, #3
 800a928:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a92c:	687a      	ldr	r2, [r7, #4]
 800a92e:	4413      	add	r3, r2
 800a930:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800a932:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a934:	7b1b      	ldrb	r3, [r3, #12]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d123      	bne.n	800a982 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a942:	b29b      	uxth	r3, r3
 800a944:	461a      	mov	r2, r3
 800a946:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a948:	781b      	ldrb	r3, [r3, #0]
 800a94a:	00db      	lsls	r3, r3, #3
 800a94c:	4413      	add	r3, r2
 800a94e:	687a      	ldr	r2, [r7, #4]
 800a950:	6812      	ldr	r2, [r2, #0]
 800a952:	4413      	add	r3, r2
 800a954:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a958:	881b      	ldrh	r3, [r3, #0]
 800a95a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a95e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800a962:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a966:	2b00      	cmp	r3, #0
 800a968:	f000 808b 	beq.w	800aa82 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	6818      	ldr	r0, [r3, #0]
 800a970:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a972:	6959      	ldr	r1, [r3, #20]
 800a974:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a976:	88da      	ldrh	r2, [r3, #6]
 800a978:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a97c:	f008 f8d9 	bl	8012b32 <USB_ReadPMA>
 800a980:	e07f      	b.n	800aa82 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800a982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a984:	78db      	ldrb	r3, [r3, #3]
 800a986:	2b02      	cmp	r3, #2
 800a988:	d109      	bne.n	800a99e <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800a98a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a98c:	461a      	mov	r2, r3
 800a98e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a990:	6878      	ldr	r0, [r7, #4]
 800a992:	f000 f9c6 	bl	800ad22 <HAL_PCD_EP_DB_Receive>
 800a996:	4603      	mov	r3, r0
 800a998:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800a99c:	e071      	b.n	800aa82 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	461a      	mov	r2, r3
 800a9a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9a6:	781b      	ldrb	r3, [r3, #0]
 800a9a8:	009b      	lsls	r3, r3, #2
 800a9aa:	4413      	add	r3, r2
 800a9ac:	881b      	ldrh	r3, [r3, #0]
 800a9ae:	b29b      	uxth	r3, r3
 800a9b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a9b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9b8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	461a      	mov	r2, r3
 800a9c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9c2:	781b      	ldrb	r3, [r3, #0]
 800a9c4:	009b      	lsls	r3, r3, #2
 800a9c6:	441a      	add	r2, r3
 800a9c8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a9ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a9ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a9d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a9d6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a9da:	b29b      	uxth	r3, r3
 800a9dc:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	461a      	mov	r2, r3
 800a9e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9e6:	781b      	ldrb	r3, [r3, #0]
 800a9e8:	009b      	lsls	r3, r3, #2
 800a9ea:	4413      	add	r3, r2
 800a9ec:	881b      	ldrh	r3, [r3, #0]
 800a9ee:	b29b      	uxth	r3, r3
 800a9f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d022      	beq.n	800aa3e <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa00:	b29b      	uxth	r3, r3
 800aa02:	461a      	mov	r2, r3
 800aa04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa06:	781b      	ldrb	r3, [r3, #0]
 800aa08:	00db      	lsls	r3, r3, #3
 800aa0a:	4413      	add	r3, r2
 800aa0c:	687a      	ldr	r2, [r7, #4]
 800aa0e:	6812      	ldr	r2, [r2, #0]
 800aa10:	4413      	add	r3, r2
 800aa12:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aa16:	881b      	ldrh	r3, [r3, #0]
 800aa18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa1c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800aa20:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d02c      	beq.n	800aa82 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6818      	ldr	r0, [r3, #0]
 800aa2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa2e:	6959      	ldr	r1, [r3, #20]
 800aa30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa32:	891a      	ldrh	r2, [r3, #8]
 800aa34:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800aa38:	f008 f87b 	bl	8012b32 <USB_ReadPMA>
 800aa3c:	e021      	b.n	800aa82 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa46:	b29b      	uxth	r3, r3
 800aa48:	461a      	mov	r2, r3
 800aa4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa4c:	781b      	ldrb	r3, [r3, #0]
 800aa4e:	00db      	lsls	r3, r3, #3
 800aa50:	4413      	add	r3, r2
 800aa52:	687a      	ldr	r2, [r7, #4]
 800aa54:	6812      	ldr	r2, [r2, #0]
 800aa56:	4413      	add	r3, r2
 800aa58:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aa5c:	881b      	ldrh	r3, [r3, #0]
 800aa5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa62:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800aa66:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d009      	beq.n	800aa82 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6818      	ldr	r0, [r3, #0]
 800aa72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa74:	6959      	ldr	r1, [r3, #20]
 800aa76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa78:	895a      	ldrh	r2, [r3, #10]
 800aa7a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800aa7e:	f008 f858 	bl	8012b32 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800aa82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa84:	69da      	ldr	r2, [r3, #28]
 800aa86:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800aa8a:	441a      	add	r2, r3
 800aa8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa8e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800aa90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa92:	695a      	ldr	r2, [r3, #20]
 800aa94:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800aa98:	441a      	add	r2, r3
 800aa9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa9c:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800aa9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aaa0:	699b      	ldr	r3, [r3, #24]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d005      	beq.n	800aab2 <PCD_EP_ISR_Handler+0x41e>
 800aaa6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800aaaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aaac:	691b      	ldr	r3, [r3, #16]
 800aaae:	429a      	cmp	r2, r3
 800aab0:	d206      	bcs.n	800aac0 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800aab2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aab4:	781b      	ldrb	r3, [r3, #0]
 800aab6:	4619      	mov	r1, r3
 800aab8:	6878      	ldr	r0, [r7, #4]
 800aaba:	f00d ffbb 	bl	8018a34 <HAL_PCD_DataOutStageCallback>
 800aabe:	e005      	b.n	800aacc <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aac6:	4618      	mov	r0, r3
 800aac8:	f007 f90d 	bl	8011ce6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800aacc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aace:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	f000 8117 	beq.w	800ad06 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800aad8:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800aadc:	4613      	mov	r3, r2
 800aade:	009b      	lsls	r3, r3, #2
 800aae0:	4413      	add	r3, r2
 800aae2:	00db      	lsls	r3, r3, #3
 800aae4:	3310      	adds	r3, #16
 800aae6:	687a      	ldr	r2, [r7, #4]
 800aae8:	4413      	add	r3, r2
 800aaea:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	461a      	mov	r2, r3
 800aaf2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800aaf6:	009b      	lsls	r3, r3, #2
 800aaf8:	4413      	add	r3, r2
 800aafa:	881b      	ldrh	r3, [r3, #0]
 800aafc:	b29b      	uxth	r3, r3
 800aafe:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800ab02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab06:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	461a      	mov	r2, r3
 800ab0e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800ab12:	009b      	lsls	r3, r3, #2
 800ab14:	441a      	add	r2, r3
 800ab16:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ab18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab20:	b29b      	uxth	r3, r3
 800ab22:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800ab24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab26:	78db      	ldrb	r3, [r3, #3]
 800ab28:	2b01      	cmp	r3, #1
 800ab2a:	f040 80a1 	bne.w	800ac70 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800ab2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab30:	2200      	movs	r2, #0
 800ab32:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800ab34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab36:	7b1b      	ldrb	r3, [r3, #12]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	f000 8092 	beq.w	800ac62 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ab3e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ab40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d046      	beq.n	800abd6 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ab48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab4a:	785b      	ldrb	r3, [r3, #1]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d126      	bne.n	800ab9e <PCD_EP_ISR_Handler+0x50a>
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	617b      	str	r3, [r7, #20]
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab5e:	b29b      	uxth	r3, r3
 800ab60:	461a      	mov	r2, r3
 800ab62:	697b      	ldr	r3, [r7, #20]
 800ab64:	4413      	add	r3, r2
 800ab66:	617b      	str	r3, [r7, #20]
 800ab68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab6a:	781b      	ldrb	r3, [r3, #0]
 800ab6c:	00da      	lsls	r2, r3, #3
 800ab6e:	697b      	ldr	r3, [r7, #20]
 800ab70:	4413      	add	r3, r2
 800ab72:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ab76:	613b      	str	r3, [r7, #16]
 800ab78:	693b      	ldr	r3, [r7, #16]
 800ab7a:	881b      	ldrh	r3, [r3, #0]
 800ab7c:	b29b      	uxth	r3, r3
 800ab7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab82:	b29a      	uxth	r2, r3
 800ab84:	693b      	ldr	r3, [r7, #16]
 800ab86:	801a      	strh	r2, [r3, #0]
 800ab88:	693b      	ldr	r3, [r7, #16]
 800ab8a:	881b      	ldrh	r3, [r3, #0]
 800ab8c:	b29b      	uxth	r3, r3
 800ab8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab96:	b29a      	uxth	r2, r3
 800ab98:	693b      	ldr	r3, [r7, #16]
 800ab9a:	801a      	strh	r2, [r3, #0]
 800ab9c:	e061      	b.n	800ac62 <PCD_EP_ISR_Handler+0x5ce>
 800ab9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aba0:	785b      	ldrb	r3, [r3, #1]
 800aba2:	2b01      	cmp	r3, #1
 800aba4:	d15d      	bne.n	800ac62 <PCD_EP_ISR_Handler+0x5ce>
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	61fb      	str	r3, [r7, #28]
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800abb4:	b29b      	uxth	r3, r3
 800abb6:	461a      	mov	r2, r3
 800abb8:	69fb      	ldr	r3, [r7, #28]
 800abba:	4413      	add	r3, r2
 800abbc:	61fb      	str	r3, [r7, #28]
 800abbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abc0:	781b      	ldrb	r3, [r3, #0]
 800abc2:	00da      	lsls	r2, r3, #3
 800abc4:	69fb      	ldr	r3, [r7, #28]
 800abc6:	4413      	add	r3, r2
 800abc8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800abcc:	61bb      	str	r3, [r7, #24]
 800abce:	69bb      	ldr	r3, [r7, #24]
 800abd0:	2200      	movs	r2, #0
 800abd2:	801a      	strh	r2, [r3, #0]
 800abd4:	e045      	b.n	800ac62 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800abdc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abde:	785b      	ldrb	r3, [r3, #1]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d126      	bne.n	800ac32 <PCD_EP_ISR_Handler+0x59e>
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	627b      	str	r3, [r7, #36]	@ 0x24
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800abf2:	b29b      	uxth	r3, r3
 800abf4:	461a      	mov	r2, r3
 800abf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abf8:	4413      	add	r3, r2
 800abfa:	627b      	str	r3, [r7, #36]	@ 0x24
 800abfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abfe:	781b      	ldrb	r3, [r3, #0]
 800ac00:	00da      	lsls	r2, r3, #3
 800ac02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac04:	4413      	add	r3, r2
 800ac06:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ac0a:	623b      	str	r3, [r7, #32]
 800ac0c:	6a3b      	ldr	r3, [r7, #32]
 800ac0e:	881b      	ldrh	r3, [r3, #0]
 800ac10:	b29b      	uxth	r3, r3
 800ac12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ac16:	b29a      	uxth	r2, r3
 800ac18:	6a3b      	ldr	r3, [r7, #32]
 800ac1a:	801a      	strh	r2, [r3, #0]
 800ac1c:	6a3b      	ldr	r3, [r7, #32]
 800ac1e:	881b      	ldrh	r3, [r3, #0]
 800ac20:	b29b      	uxth	r3, r3
 800ac22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac2a:	b29a      	uxth	r2, r3
 800ac2c:	6a3b      	ldr	r3, [r7, #32]
 800ac2e:	801a      	strh	r2, [r3, #0]
 800ac30:	e017      	b.n	800ac62 <PCD_EP_ISR_Handler+0x5ce>
 800ac32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac34:	785b      	ldrb	r3, [r3, #1]
 800ac36:	2b01      	cmp	r3, #1
 800ac38:	d113      	bne.n	800ac62 <PCD_EP_ISR_Handler+0x5ce>
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac42:	b29b      	uxth	r3, r3
 800ac44:	461a      	mov	r2, r3
 800ac46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac48:	4413      	add	r3, r2
 800ac4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ac4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac4e:	781b      	ldrb	r3, [r3, #0]
 800ac50:	00da      	lsls	r2, r3, #3
 800ac52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac54:	4413      	add	r3, r2
 800ac56:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ac5a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ac5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac5e:	2200      	movs	r2, #0
 800ac60:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ac62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac64:	781b      	ldrb	r3, [r3, #0]
 800ac66:	4619      	mov	r1, r3
 800ac68:	6878      	ldr	r0, [r7, #4]
 800ac6a:	f00d fefe 	bl	8018a6a <HAL_PCD_DataInStageCallback>
 800ac6e:	e04a      	b.n	800ad06 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800ac70:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ac72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d13f      	bne.n	800acfa <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac82:	b29b      	uxth	r3, r3
 800ac84:	461a      	mov	r2, r3
 800ac86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac88:	781b      	ldrb	r3, [r3, #0]
 800ac8a:	00db      	lsls	r3, r3, #3
 800ac8c:	4413      	add	r3, r2
 800ac8e:	687a      	ldr	r2, [r7, #4]
 800ac90:	6812      	ldr	r2, [r2, #0]
 800ac92:	4413      	add	r3, r2
 800ac94:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ac98:	881b      	ldrh	r3, [r3, #0]
 800ac9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ac9e:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800aca0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aca2:	699a      	ldr	r2, [r3, #24]
 800aca4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800aca6:	429a      	cmp	r2, r3
 800aca8:	d906      	bls.n	800acb8 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800acaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acac:	699a      	ldr	r2, [r3, #24]
 800acae:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800acb0:	1ad2      	subs	r2, r2, r3
 800acb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acb4:	619a      	str	r2, [r3, #24]
 800acb6:	e002      	b.n	800acbe <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800acb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acba:	2200      	movs	r2, #0
 800acbc:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800acbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acc0:	699b      	ldr	r3, [r3, #24]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d106      	bne.n	800acd4 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800acc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acc8:	781b      	ldrb	r3, [r3, #0]
 800acca:	4619      	mov	r1, r3
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	f00d fecc 	bl	8018a6a <HAL_PCD_DataInStageCallback>
 800acd2:	e018      	b.n	800ad06 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800acd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acd6:	695a      	ldr	r2, [r3, #20]
 800acd8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800acda:	441a      	add	r2, r3
 800acdc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acde:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800ace0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ace2:	69da      	ldr	r2, [r3, #28]
 800ace4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ace6:	441a      	add	r2, r3
 800ace8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acea:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800acf2:	4618      	mov	r0, r3
 800acf4:	f006 fff7 	bl	8011ce6 <USB_EPStartXfer>
 800acf8:	e005      	b.n	800ad06 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800acfa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800acfc:	461a      	mov	r2, r3
 800acfe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ad00:	6878      	ldr	r0, [r7, #4]
 800ad02:	f000 f917 	bl	800af34 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ad0e:	b29b      	uxth	r3, r3
 800ad10:	b21b      	sxth	r3, r3
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	f6ff acc3 	blt.w	800a69e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800ad18:	2300      	movs	r3, #0
}
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	3748      	adds	r7, #72	@ 0x48
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	bd80      	pop	{r7, pc}

0800ad22 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800ad22:	b580      	push	{r7, lr}
 800ad24:	b088      	sub	sp, #32
 800ad26:	af00      	add	r7, sp, #0
 800ad28:	60f8      	str	r0, [r7, #12]
 800ad2a:	60b9      	str	r1, [r7, #8]
 800ad2c:	4613      	mov	r3, r2
 800ad2e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ad30:	88fb      	ldrh	r3, [r7, #6]
 800ad32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d07c      	beq.n	800ae34 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad42:	b29b      	uxth	r3, r3
 800ad44:	461a      	mov	r2, r3
 800ad46:	68bb      	ldr	r3, [r7, #8]
 800ad48:	781b      	ldrb	r3, [r3, #0]
 800ad4a:	00db      	lsls	r3, r3, #3
 800ad4c:	4413      	add	r3, r2
 800ad4e:	68fa      	ldr	r2, [r7, #12]
 800ad50:	6812      	ldr	r2, [r2, #0]
 800ad52:	4413      	add	r3, r2
 800ad54:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ad58:	881b      	ldrh	r3, [r3, #0]
 800ad5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ad5e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800ad60:	68bb      	ldr	r3, [r7, #8]
 800ad62:	699a      	ldr	r2, [r3, #24]
 800ad64:	8b7b      	ldrh	r3, [r7, #26]
 800ad66:	429a      	cmp	r2, r3
 800ad68:	d306      	bcc.n	800ad78 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800ad6a:	68bb      	ldr	r3, [r7, #8]
 800ad6c:	699a      	ldr	r2, [r3, #24]
 800ad6e:	8b7b      	ldrh	r3, [r7, #26]
 800ad70:	1ad2      	subs	r2, r2, r3
 800ad72:	68bb      	ldr	r3, [r7, #8]
 800ad74:	619a      	str	r2, [r3, #24]
 800ad76:	e002      	b.n	800ad7e <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800ad78:	68bb      	ldr	r3, [r7, #8]
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	699b      	ldr	r3, [r3, #24]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d123      	bne.n	800adce <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	461a      	mov	r2, r3
 800ad8c:	68bb      	ldr	r3, [r7, #8]
 800ad8e:	781b      	ldrb	r3, [r3, #0]
 800ad90:	009b      	lsls	r3, r3, #2
 800ad92:	4413      	add	r3, r2
 800ad94:	881b      	ldrh	r3, [r3, #0]
 800ad96:	b29b      	uxth	r3, r3
 800ad98:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ad9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ada0:	833b      	strh	r3, [r7, #24]
 800ada2:	8b3b      	ldrh	r3, [r7, #24]
 800ada4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ada8:	833b      	strh	r3, [r7, #24]
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	461a      	mov	r2, r3
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	781b      	ldrb	r3, [r3, #0]
 800adb4:	009b      	lsls	r3, r3, #2
 800adb6:	441a      	add	r2, r3
 800adb8:	8b3b      	ldrh	r3, [r7, #24]
 800adba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800adbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800adc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800adc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800adca:	b29b      	uxth	r3, r3
 800adcc:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800adce:	88fb      	ldrh	r3, [r7, #6]
 800add0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800add4:	2b00      	cmp	r3, #0
 800add6:	d01f      	beq.n	800ae18 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	461a      	mov	r2, r3
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	781b      	ldrb	r3, [r3, #0]
 800ade2:	009b      	lsls	r3, r3, #2
 800ade4:	4413      	add	r3, r2
 800ade6:	881b      	ldrh	r3, [r3, #0]
 800ade8:	b29b      	uxth	r3, r3
 800adea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800adee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800adf2:	82fb      	strh	r3, [r7, #22]
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	461a      	mov	r2, r3
 800adfa:	68bb      	ldr	r3, [r7, #8]
 800adfc:	781b      	ldrb	r3, [r3, #0]
 800adfe:	009b      	lsls	r3, r3, #2
 800ae00:	441a      	add	r2, r3
 800ae02:	8afb      	ldrh	r3, [r7, #22]
 800ae04:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ae08:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ae0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae10:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ae14:	b29b      	uxth	r3, r3
 800ae16:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800ae18:	8b7b      	ldrh	r3, [r7, #26]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	f000 8085 	beq.w	800af2a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	6818      	ldr	r0, [r3, #0]
 800ae24:	68bb      	ldr	r3, [r7, #8]
 800ae26:	6959      	ldr	r1, [r3, #20]
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	891a      	ldrh	r2, [r3, #8]
 800ae2c:	8b7b      	ldrh	r3, [r7, #26]
 800ae2e:	f007 fe80 	bl	8012b32 <USB_ReadPMA>
 800ae32:	e07a      	b.n	800af2a <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae3c:	b29b      	uxth	r3, r3
 800ae3e:	461a      	mov	r2, r3
 800ae40:	68bb      	ldr	r3, [r7, #8]
 800ae42:	781b      	ldrb	r3, [r3, #0]
 800ae44:	00db      	lsls	r3, r3, #3
 800ae46:	4413      	add	r3, r2
 800ae48:	68fa      	ldr	r2, [r7, #12]
 800ae4a:	6812      	ldr	r2, [r2, #0]
 800ae4c:	4413      	add	r3, r2
 800ae4e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ae52:	881b      	ldrh	r3, [r3, #0]
 800ae54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ae58:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	699a      	ldr	r2, [r3, #24]
 800ae5e:	8b7b      	ldrh	r3, [r7, #26]
 800ae60:	429a      	cmp	r2, r3
 800ae62:	d306      	bcc.n	800ae72 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800ae64:	68bb      	ldr	r3, [r7, #8]
 800ae66:	699a      	ldr	r2, [r3, #24]
 800ae68:	8b7b      	ldrh	r3, [r7, #26]
 800ae6a:	1ad2      	subs	r2, r2, r3
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	619a      	str	r2, [r3, #24]
 800ae70:	e002      	b.n	800ae78 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800ae72:	68bb      	ldr	r3, [r7, #8]
 800ae74:	2200      	movs	r2, #0
 800ae76:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800ae78:	68bb      	ldr	r3, [r7, #8]
 800ae7a:	699b      	ldr	r3, [r3, #24]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d123      	bne.n	800aec8 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	461a      	mov	r2, r3
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	781b      	ldrb	r3, [r3, #0]
 800ae8a:	009b      	lsls	r3, r3, #2
 800ae8c:	4413      	add	r3, r2
 800ae8e:	881b      	ldrh	r3, [r3, #0]
 800ae90:	b29b      	uxth	r3, r3
 800ae92:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ae96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae9a:	83fb      	strh	r3, [r7, #30]
 800ae9c:	8bfb      	ldrh	r3, [r7, #30]
 800ae9e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800aea2:	83fb      	strh	r3, [r7, #30]
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	461a      	mov	r2, r3
 800aeaa:	68bb      	ldr	r3, [r7, #8]
 800aeac:	781b      	ldrb	r3, [r3, #0]
 800aeae:	009b      	lsls	r3, r3, #2
 800aeb0:	441a      	add	r2, r3
 800aeb2:	8bfb      	ldrh	r3, [r7, #30]
 800aeb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aeb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aebc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aec0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aec4:	b29b      	uxth	r3, r3
 800aec6:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800aec8:	88fb      	ldrh	r3, [r7, #6]
 800aeca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d11f      	bne.n	800af12 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	461a      	mov	r2, r3
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	781b      	ldrb	r3, [r3, #0]
 800aedc:	009b      	lsls	r3, r3, #2
 800aede:	4413      	add	r3, r2
 800aee0:	881b      	ldrh	r3, [r3, #0]
 800aee2:	b29b      	uxth	r3, r3
 800aee4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aee8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aeec:	83bb      	strh	r3, [r7, #28]
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	461a      	mov	r2, r3
 800aef4:	68bb      	ldr	r3, [r7, #8]
 800aef6:	781b      	ldrb	r3, [r3, #0]
 800aef8:	009b      	lsls	r3, r3, #2
 800aefa:	441a      	add	r2, r3
 800aefc:	8bbb      	ldrh	r3, [r7, #28]
 800aefe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af0a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800af0e:	b29b      	uxth	r3, r3
 800af10:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800af12:	8b7b      	ldrh	r3, [r7, #26]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d008      	beq.n	800af2a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	6818      	ldr	r0, [r3, #0]
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	6959      	ldr	r1, [r3, #20]
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	895a      	ldrh	r2, [r3, #10]
 800af24:	8b7b      	ldrh	r3, [r7, #26]
 800af26:	f007 fe04 	bl	8012b32 <USB_ReadPMA>
    }
  }

  return count;
 800af2a:	8b7b      	ldrh	r3, [r7, #26]
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3720      	adds	r7, #32
 800af30:	46bd      	mov	sp, r7
 800af32:	bd80      	pop	{r7, pc}

0800af34 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800af34:	b580      	push	{r7, lr}
 800af36:	b0a6      	sub	sp, #152	@ 0x98
 800af38:	af00      	add	r7, sp, #0
 800af3a:	60f8      	str	r0, [r7, #12]
 800af3c:	60b9      	str	r1, [r7, #8]
 800af3e:	4613      	mov	r3, r2
 800af40:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800af42:	88fb      	ldrh	r3, [r7, #6]
 800af44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af48:	2b00      	cmp	r3, #0
 800af4a:	f000 81f7 	beq.w	800b33c <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af56:	b29b      	uxth	r3, r3
 800af58:	461a      	mov	r2, r3
 800af5a:	68bb      	ldr	r3, [r7, #8]
 800af5c:	781b      	ldrb	r3, [r3, #0]
 800af5e:	00db      	lsls	r3, r3, #3
 800af60:	4413      	add	r3, r2
 800af62:	68fa      	ldr	r2, [r7, #12]
 800af64:	6812      	ldr	r2, [r2, #0]
 800af66:	4413      	add	r3, r2
 800af68:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800af6c:	881b      	ldrh	r3, [r3, #0]
 800af6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800af72:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800af76:	68bb      	ldr	r3, [r7, #8]
 800af78:	699a      	ldr	r2, [r3, #24]
 800af7a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800af7e:	429a      	cmp	r2, r3
 800af80:	d907      	bls.n	800af92 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	699a      	ldr	r2, [r3, #24]
 800af86:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800af8a:	1ad2      	subs	r2, r2, r3
 800af8c:	68bb      	ldr	r3, [r7, #8]
 800af8e:	619a      	str	r2, [r3, #24]
 800af90:	e002      	b.n	800af98 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	2200      	movs	r2, #0
 800af96:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800af98:	68bb      	ldr	r3, [r7, #8]
 800af9a:	699b      	ldr	r3, [r3, #24]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	f040 80e1 	bne.w	800b164 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800afa2:	68bb      	ldr	r3, [r7, #8]
 800afa4:	785b      	ldrb	r3, [r3, #1]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d126      	bne.n	800aff8 <HAL_PCD_EP_DB_Transmit+0xc4>
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	633b      	str	r3, [r7, #48]	@ 0x30
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800afb8:	b29b      	uxth	r3, r3
 800afba:	461a      	mov	r2, r3
 800afbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afbe:	4413      	add	r3, r2
 800afc0:	633b      	str	r3, [r7, #48]	@ 0x30
 800afc2:	68bb      	ldr	r3, [r7, #8]
 800afc4:	781b      	ldrb	r3, [r3, #0]
 800afc6:	00da      	lsls	r2, r3, #3
 800afc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afca:	4413      	add	r3, r2
 800afcc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800afd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800afd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afd4:	881b      	ldrh	r3, [r3, #0]
 800afd6:	b29b      	uxth	r3, r3
 800afd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800afdc:	b29a      	uxth	r2, r3
 800afde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afe0:	801a      	strh	r2, [r3, #0]
 800afe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afe4:	881b      	ldrh	r3, [r3, #0]
 800afe6:	b29b      	uxth	r3, r3
 800afe8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800afec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aff0:	b29a      	uxth	r2, r3
 800aff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aff4:	801a      	strh	r2, [r3, #0]
 800aff6:	e01a      	b.n	800b02e <HAL_PCD_EP_DB_Transmit+0xfa>
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	785b      	ldrb	r3, [r3, #1]
 800affc:	2b01      	cmp	r3, #1
 800affe:	d116      	bne.n	800b02e <HAL_PCD_EP_DB_Transmit+0xfa>
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b00e:	b29b      	uxth	r3, r3
 800b010:	461a      	mov	r2, r3
 800b012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b014:	4413      	add	r3, r2
 800b016:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	781b      	ldrb	r3, [r3, #0]
 800b01c:	00da      	lsls	r2, r3, #3
 800b01e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b020:	4413      	add	r3, r2
 800b022:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b026:	637b      	str	r3, [r7, #52]	@ 0x34
 800b028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b02a:	2200      	movs	r2, #0
 800b02c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	785b      	ldrb	r3, [r3, #1]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d126      	bne.n	800b08a <HAL_PCD_EP_DB_Transmit+0x156>
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	623b      	str	r3, [r7, #32]
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b04a:	b29b      	uxth	r3, r3
 800b04c:	461a      	mov	r2, r3
 800b04e:	6a3b      	ldr	r3, [r7, #32]
 800b050:	4413      	add	r3, r2
 800b052:	623b      	str	r3, [r7, #32]
 800b054:	68bb      	ldr	r3, [r7, #8]
 800b056:	781b      	ldrb	r3, [r3, #0]
 800b058:	00da      	lsls	r2, r3, #3
 800b05a:	6a3b      	ldr	r3, [r7, #32]
 800b05c:	4413      	add	r3, r2
 800b05e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b062:	61fb      	str	r3, [r7, #28]
 800b064:	69fb      	ldr	r3, [r7, #28]
 800b066:	881b      	ldrh	r3, [r3, #0]
 800b068:	b29b      	uxth	r3, r3
 800b06a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b06e:	b29a      	uxth	r2, r3
 800b070:	69fb      	ldr	r3, [r7, #28]
 800b072:	801a      	strh	r2, [r3, #0]
 800b074:	69fb      	ldr	r3, [r7, #28]
 800b076:	881b      	ldrh	r3, [r3, #0]
 800b078:	b29b      	uxth	r3, r3
 800b07a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b07e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b082:	b29a      	uxth	r2, r3
 800b084:	69fb      	ldr	r3, [r7, #28]
 800b086:	801a      	strh	r2, [r3, #0]
 800b088:	e017      	b.n	800b0ba <HAL_PCD_EP_DB_Transmit+0x186>
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	785b      	ldrb	r3, [r3, #1]
 800b08e:	2b01      	cmp	r3, #1
 800b090:	d113      	bne.n	800b0ba <HAL_PCD_EP_DB_Transmit+0x186>
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b09a:	b29b      	uxth	r3, r3
 800b09c:	461a      	mov	r2, r3
 800b09e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0a0:	4413      	add	r3, r2
 800b0a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b0a4:	68bb      	ldr	r3, [r7, #8]
 800b0a6:	781b      	ldrb	r3, [r3, #0]
 800b0a8:	00da      	lsls	r2, r3, #3
 800b0aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0ac:	4413      	add	r3, r2
 800b0ae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b0b2:	627b      	str	r3, [r7, #36]	@ 0x24
 800b0b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800b0ba:	68bb      	ldr	r3, [r7, #8]
 800b0bc:	78db      	ldrb	r3, [r3, #3]
 800b0be:	2b02      	cmp	r3, #2
 800b0c0:	d123      	bne.n	800b10a <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	461a      	mov	r2, r3
 800b0c8:	68bb      	ldr	r3, [r7, #8]
 800b0ca:	781b      	ldrb	r3, [r3, #0]
 800b0cc:	009b      	lsls	r3, r3, #2
 800b0ce:	4413      	add	r3, r2
 800b0d0:	881b      	ldrh	r3, [r3, #0]
 800b0d2:	b29b      	uxth	r3, r3
 800b0d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b0d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b0dc:	837b      	strh	r3, [r7, #26]
 800b0de:	8b7b      	ldrh	r3, [r7, #26]
 800b0e0:	f083 0320 	eor.w	r3, r3, #32
 800b0e4:	837b      	strh	r3, [r7, #26]
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	461a      	mov	r2, r3
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	781b      	ldrb	r3, [r3, #0]
 800b0f0:	009b      	lsls	r3, r3, #2
 800b0f2:	441a      	add	r2, r3
 800b0f4:	8b7b      	ldrh	r3, [r7, #26]
 800b0f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b0fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b102:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b106:	b29b      	uxth	r3, r3
 800b108:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	781b      	ldrb	r3, [r3, #0]
 800b10e:	4619      	mov	r1, r3
 800b110:	68f8      	ldr	r0, [r7, #12]
 800b112:	f00d fcaa 	bl	8018a6a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800b116:	88fb      	ldrh	r3, [r7, #6]
 800b118:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d01f      	beq.n	800b160 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	461a      	mov	r2, r3
 800b126:	68bb      	ldr	r3, [r7, #8]
 800b128:	781b      	ldrb	r3, [r3, #0]
 800b12a:	009b      	lsls	r3, r3, #2
 800b12c:	4413      	add	r3, r2
 800b12e:	881b      	ldrh	r3, [r3, #0]
 800b130:	b29b      	uxth	r3, r3
 800b132:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b13a:	833b      	strh	r3, [r7, #24]
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	461a      	mov	r2, r3
 800b142:	68bb      	ldr	r3, [r7, #8]
 800b144:	781b      	ldrb	r3, [r3, #0]
 800b146:	009b      	lsls	r3, r3, #2
 800b148:	441a      	add	r2, r3
 800b14a:	8b3b      	ldrh	r3, [r7, #24]
 800b14c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b150:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b154:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b158:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b15c:	b29b      	uxth	r3, r3
 800b15e:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800b160:	2300      	movs	r3, #0
 800b162:	e31f      	b.n	800b7a4 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800b164:	88fb      	ldrh	r3, [r7, #6]
 800b166:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d021      	beq.n	800b1b2 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	461a      	mov	r2, r3
 800b174:	68bb      	ldr	r3, [r7, #8]
 800b176:	781b      	ldrb	r3, [r3, #0]
 800b178:	009b      	lsls	r3, r3, #2
 800b17a:	4413      	add	r3, r2
 800b17c:	881b      	ldrh	r3, [r3, #0]
 800b17e:	b29b      	uxth	r3, r3
 800b180:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b184:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b188:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	461a      	mov	r2, r3
 800b192:	68bb      	ldr	r3, [r7, #8]
 800b194:	781b      	ldrb	r3, [r3, #0]
 800b196:	009b      	lsls	r3, r3, #2
 800b198:	441a      	add	r2, r3
 800b19a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800b19e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b1a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b1a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b1aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1ae:	b29b      	uxth	r3, r3
 800b1b0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b1b8:	2b01      	cmp	r3, #1
 800b1ba:	f040 82ca 	bne.w	800b752 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800b1be:	68bb      	ldr	r3, [r7, #8]
 800b1c0:	695a      	ldr	r2, [r3, #20]
 800b1c2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b1c6:	441a      	add	r2, r3
 800b1c8:	68bb      	ldr	r3, [r7, #8]
 800b1ca:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	69da      	ldr	r2, [r3, #28]
 800b1d0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b1d4:	441a      	add	r2, r3
 800b1d6:	68bb      	ldr	r3, [r7, #8]
 800b1d8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	6a1a      	ldr	r2, [r3, #32]
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	691b      	ldr	r3, [r3, #16]
 800b1e2:	429a      	cmp	r2, r3
 800b1e4:	d309      	bcc.n	800b1fa <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800b1e6:	68bb      	ldr	r3, [r7, #8]
 800b1e8:	691b      	ldr	r3, [r3, #16]
 800b1ea:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800b1ec:	68bb      	ldr	r3, [r7, #8]
 800b1ee:	6a1a      	ldr	r2, [r3, #32]
 800b1f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b1f2:	1ad2      	subs	r2, r2, r3
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	621a      	str	r2, [r3, #32]
 800b1f8:	e015      	b.n	800b226 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	6a1b      	ldr	r3, [r3, #32]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d107      	bne.n	800b212 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800b202:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b206:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	2200      	movs	r2, #0
 800b20c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800b210:	e009      	b.n	800b226 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800b212:	68bb      	ldr	r3, [r7, #8]
 800b214:	2200      	movs	r2, #0
 800b216:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800b21a:	68bb      	ldr	r3, [r7, #8]
 800b21c:	6a1b      	ldr	r3, [r3, #32]
 800b21e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	2200      	movs	r2, #0
 800b224:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	785b      	ldrb	r3, [r3, #1]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d15f      	bne.n	800b2ee <HAL_PCD_EP_DB_Transmit+0x3ba>
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	643b      	str	r3, [r7, #64]	@ 0x40
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b23c:	b29b      	uxth	r3, r3
 800b23e:	461a      	mov	r2, r3
 800b240:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b242:	4413      	add	r3, r2
 800b244:	643b      	str	r3, [r7, #64]	@ 0x40
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	781b      	ldrb	r3, [r3, #0]
 800b24a:	00da      	lsls	r2, r3, #3
 800b24c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b24e:	4413      	add	r3, r2
 800b250:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b254:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b258:	881b      	ldrh	r3, [r3, #0]
 800b25a:	b29b      	uxth	r3, r3
 800b25c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b260:	b29a      	uxth	r2, r3
 800b262:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b264:	801a      	strh	r2, [r3, #0]
 800b266:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d10a      	bne.n	800b282 <HAL_PCD_EP_DB_Transmit+0x34e>
 800b26c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b26e:	881b      	ldrh	r3, [r3, #0]
 800b270:	b29b      	uxth	r3, r3
 800b272:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b276:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b27a:	b29a      	uxth	r2, r3
 800b27c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b27e:	801a      	strh	r2, [r3, #0]
 800b280:	e051      	b.n	800b326 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800b282:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b284:	2b3e      	cmp	r3, #62	@ 0x3e
 800b286:	d816      	bhi.n	800b2b6 <HAL_PCD_EP_DB_Transmit+0x382>
 800b288:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b28a:	085b      	lsrs	r3, r3, #1
 800b28c:	653b      	str	r3, [r7, #80]	@ 0x50
 800b28e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b290:	f003 0301 	and.w	r3, r3, #1
 800b294:	2b00      	cmp	r3, #0
 800b296:	d002      	beq.n	800b29e <HAL_PCD_EP_DB_Transmit+0x36a>
 800b298:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b29a:	3301      	adds	r3, #1
 800b29c:	653b      	str	r3, [r7, #80]	@ 0x50
 800b29e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2a0:	881b      	ldrh	r3, [r3, #0]
 800b2a2:	b29a      	uxth	r2, r3
 800b2a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2a6:	b29b      	uxth	r3, r3
 800b2a8:	029b      	lsls	r3, r3, #10
 800b2aa:	b29b      	uxth	r3, r3
 800b2ac:	4313      	orrs	r3, r2
 800b2ae:	b29a      	uxth	r2, r3
 800b2b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2b2:	801a      	strh	r2, [r3, #0]
 800b2b4:	e037      	b.n	800b326 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800b2b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2b8:	095b      	lsrs	r3, r3, #5
 800b2ba:	653b      	str	r3, [r7, #80]	@ 0x50
 800b2bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2be:	f003 031f 	and.w	r3, r3, #31
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d102      	bne.n	800b2cc <HAL_PCD_EP_DB_Transmit+0x398>
 800b2c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2c8:	3b01      	subs	r3, #1
 800b2ca:	653b      	str	r3, [r7, #80]	@ 0x50
 800b2cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2ce:	881b      	ldrh	r3, [r3, #0]
 800b2d0:	b29a      	uxth	r2, r3
 800b2d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2d4:	b29b      	uxth	r3, r3
 800b2d6:	029b      	lsls	r3, r3, #10
 800b2d8:	b29b      	uxth	r3, r3
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	b29b      	uxth	r3, r3
 800b2de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b2e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b2e6:	b29a      	uxth	r2, r3
 800b2e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2ea:	801a      	strh	r2, [r3, #0]
 800b2ec:	e01b      	b.n	800b326 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	785b      	ldrb	r3, [r3, #1]
 800b2f2:	2b01      	cmp	r3, #1
 800b2f4:	d117      	bne.n	800b326 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b304:	b29b      	uxth	r3, r3
 800b306:	461a      	mov	r2, r3
 800b308:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b30a:	4413      	add	r3, r2
 800b30c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b30e:	68bb      	ldr	r3, [r7, #8]
 800b310:	781b      	ldrb	r3, [r3, #0]
 800b312:	00da      	lsls	r2, r3, #3
 800b314:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b316:	4413      	add	r3, r2
 800b318:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b31c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b31e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b320:	b29a      	uxth	r2, r3
 800b322:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b324:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	6818      	ldr	r0, [r3, #0]
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	6959      	ldr	r1, [r3, #20]
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	891a      	ldrh	r2, [r3, #8]
 800b332:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b334:	b29b      	uxth	r3, r3
 800b336:	f007 fbba 	bl	8012aae <USB_WritePMA>
 800b33a:	e20a      	b.n	800b752 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b344:	b29b      	uxth	r3, r3
 800b346:	461a      	mov	r2, r3
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	781b      	ldrb	r3, [r3, #0]
 800b34c:	00db      	lsls	r3, r3, #3
 800b34e:	4413      	add	r3, r2
 800b350:	68fa      	ldr	r2, [r7, #12]
 800b352:	6812      	ldr	r2, [r2, #0]
 800b354:	4413      	add	r3, r2
 800b356:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b35a:	881b      	ldrh	r3, [r3, #0]
 800b35c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b360:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	699a      	ldr	r2, [r3, #24]
 800b368:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b36c:	429a      	cmp	r2, r3
 800b36e:	d307      	bcc.n	800b380 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800b370:	68bb      	ldr	r3, [r7, #8]
 800b372:	699a      	ldr	r2, [r3, #24]
 800b374:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b378:	1ad2      	subs	r2, r2, r3
 800b37a:	68bb      	ldr	r3, [r7, #8]
 800b37c:	619a      	str	r2, [r3, #24]
 800b37e:	e002      	b.n	800b386 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800b380:	68bb      	ldr	r3, [r7, #8]
 800b382:	2200      	movs	r2, #0
 800b384:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800b386:	68bb      	ldr	r3, [r7, #8]
 800b388:	699b      	ldr	r3, [r3, #24]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	f040 80f6 	bne.w	800b57c <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b390:	68bb      	ldr	r3, [r7, #8]
 800b392:	785b      	ldrb	r3, [r3, #1]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d126      	bne.n	800b3e6 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	677b      	str	r3, [r7, #116]	@ 0x74
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b3a6:	b29b      	uxth	r3, r3
 800b3a8:	461a      	mov	r2, r3
 800b3aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b3ac:	4413      	add	r3, r2
 800b3ae:	677b      	str	r3, [r7, #116]	@ 0x74
 800b3b0:	68bb      	ldr	r3, [r7, #8]
 800b3b2:	781b      	ldrb	r3, [r3, #0]
 800b3b4:	00da      	lsls	r2, r3, #3
 800b3b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b3b8:	4413      	add	r3, r2
 800b3ba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b3be:	673b      	str	r3, [r7, #112]	@ 0x70
 800b3c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b3c2:	881b      	ldrh	r3, [r3, #0]
 800b3c4:	b29b      	uxth	r3, r3
 800b3c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b3ca:	b29a      	uxth	r2, r3
 800b3cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b3ce:	801a      	strh	r2, [r3, #0]
 800b3d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b3d2:	881b      	ldrh	r3, [r3, #0]
 800b3d4:	b29b      	uxth	r3, r3
 800b3d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b3da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b3de:	b29a      	uxth	r2, r3
 800b3e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b3e2:	801a      	strh	r2, [r3, #0]
 800b3e4:	e01a      	b.n	800b41c <HAL_PCD_EP_DB_Transmit+0x4e8>
 800b3e6:	68bb      	ldr	r3, [r7, #8]
 800b3e8:	785b      	ldrb	r3, [r3, #1]
 800b3ea:	2b01      	cmp	r3, #1
 800b3ec:	d116      	bne.n	800b41c <HAL_PCD_EP_DB_Transmit+0x4e8>
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b3fc:	b29b      	uxth	r3, r3
 800b3fe:	461a      	mov	r2, r3
 800b400:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b402:	4413      	add	r3, r2
 800b404:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	781b      	ldrb	r3, [r3, #0]
 800b40a:	00da      	lsls	r2, r3, #3
 800b40c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b40e:	4413      	add	r3, r2
 800b410:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b414:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b416:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b418:	2200      	movs	r2, #0
 800b41a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	785b      	ldrb	r3, [r3, #1]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d12f      	bne.n	800b48c <HAL_PCD_EP_DB_Transmit+0x558>
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b43c:	b29b      	uxth	r3, r3
 800b43e:	461a      	mov	r2, r3
 800b440:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b444:	4413      	add	r3, r2
 800b446:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	781b      	ldrb	r3, [r3, #0]
 800b44e:	00da      	lsls	r2, r3, #3
 800b450:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b454:	4413      	add	r3, r2
 800b456:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b45a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b45e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b462:	881b      	ldrh	r3, [r3, #0]
 800b464:	b29b      	uxth	r3, r3
 800b466:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b46a:	b29a      	uxth	r2, r3
 800b46c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b470:	801a      	strh	r2, [r3, #0]
 800b472:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b476:	881b      	ldrh	r3, [r3, #0]
 800b478:	b29b      	uxth	r3, r3
 800b47a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b47e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b482:	b29a      	uxth	r2, r3
 800b484:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b488:	801a      	strh	r2, [r3, #0]
 800b48a:	e01c      	b.n	800b4c6 <HAL_PCD_EP_DB_Transmit+0x592>
 800b48c:	68bb      	ldr	r3, [r7, #8]
 800b48e:	785b      	ldrb	r3, [r3, #1]
 800b490:	2b01      	cmp	r3, #1
 800b492:	d118      	bne.n	800b4c6 <HAL_PCD_EP_DB_Transmit+0x592>
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b49c:	b29b      	uxth	r3, r3
 800b49e:	461a      	mov	r2, r3
 800b4a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b4a4:	4413      	add	r3, r2
 800b4a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	781b      	ldrb	r3, [r3, #0]
 800b4ae:	00da      	lsls	r2, r3, #3
 800b4b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b4b4:	4413      	add	r3, r2
 800b4b6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b4ba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b4be:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800b4c6:	68bb      	ldr	r3, [r7, #8]
 800b4c8:	78db      	ldrb	r3, [r3, #3]
 800b4ca:	2b02      	cmp	r3, #2
 800b4cc:	d127      	bne.n	800b51e <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	461a      	mov	r2, r3
 800b4d4:	68bb      	ldr	r3, [r7, #8]
 800b4d6:	781b      	ldrb	r3, [r3, #0]
 800b4d8:	009b      	lsls	r3, r3, #2
 800b4da:	4413      	add	r3, r2
 800b4dc:	881b      	ldrh	r3, [r3, #0]
 800b4de:	b29b      	uxth	r3, r3
 800b4e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b4e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b4e8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800b4ec:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b4f0:	f083 0320 	eor.w	r3, r3, #32
 800b4f4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	461a      	mov	r2, r3
 800b4fe:	68bb      	ldr	r3, [r7, #8]
 800b500:	781b      	ldrb	r3, [r3, #0]
 800b502:	009b      	lsls	r3, r3, #2
 800b504:	441a      	add	r2, r3
 800b506:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b50a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b50e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b512:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b516:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b51a:	b29b      	uxth	r3, r3
 800b51c:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b51e:	68bb      	ldr	r3, [r7, #8]
 800b520:	781b      	ldrb	r3, [r3, #0]
 800b522:	4619      	mov	r1, r3
 800b524:	68f8      	ldr	r0, [r7, #12]
 800b526:	f00d faa0 	bl	8018a6a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b52a:	88fb      	ldrh	r3, [r7, #6]
 800b52c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b530:	2b00      	cmp	r3, #0
 800b532:	d121      	bne.n	800b578 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	461a      	mov	r2, r3
 800b53a:	68bb      	ldr	r3, [r7, #8]
 800b53c:	781b      	ldrb	r3, [r3, #0]
 800b53e:	009b      	lsls	r3, r3, #2
 800b540:	4413      	add	r3, r2
 800b542:	881b      	ldrh	r3, [r3, #0]
 800b544:	b29b      	uxth	r3, r3
 800b546:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b54a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b54e:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	461a      	mov	r2, r3
 800b558:	68bb      	ldr	r3, [r7, #8]
 800b55a:	781b      	ldrb	r3, [r3, #0]
 800b55c:	009b      	lsls	r3, r3, #2
 800b55e:	441a      	add	r2, r3
 800b560:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b564:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b568:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b56c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b570:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b574:	b29b      	uxth	r3, r3
 800b576:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800b578:	2300      	movs	r3, #0
 800b57a:	e113      	b.n	800b7a4 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b57c:	88fb      	ldrh	r3, [r7, #6]
 800b57e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b582:	2b00      	cmp	r3, #0
 800b584:	d121      	bne.n	800b5ca <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	461a      	mov	r2, r3
 800b58c:	68bb      	ldr	r3, [r7, #8]
 800b58e:	781b      	ldrb	r3, [r3, #0]
 800b590:	009b      	lsls	r3, r3, #2
 800b592:	4413      	add	r3, r2
 800b594:	881b      	ldrh	r3, [r3, #0]
 800b596:	b29b      	uxth	r3, r3
 800b598:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b59c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b5a0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	461a      	mov	r2, r3
 800b5aa:	68bb      	ldr	r3, [r7, #8]
 800b5ac:	781b      	ldrb	r3, [r3, #0]
 800b5ae:	009b      	lsls	r3, r3, #2
 800b5b0:	441a      	add	r2, r3
 800b5b2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b5b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b5ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b5be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b5c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5c6:	b29b      	uxth	r3, r3
 800b5c8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b5d0:	2b01      	cmp	r3, #1
 800b5d2:	f040 80be 	bne.w	800b752 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800b5d6:	68bb      	ldr	r3, [r7, #8]
 800b5d8:	695a      	ldr	r2, [r3, #20]
 800b5da:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b5de:	441a      	add	r2, r3
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b5e4:	68bb      	ldr	r3, [r7, #8]
 800b5e6:	69da      	ldr	r2, [r3, #28]
 800b5e8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b5ec:	441a      	add	r2, r3
 800b5ee:	68bb      	ldr	r3, [r7, #8]
 800b5f0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	6a1a      	ldr	r2, [r3, #32]
 800b5f6:	68bb      	ldr	r3, [r7, #8]
 800b5f8:	691b      	ldr	r3, [r3, #16]
 800b5fa:	429a      	cmp	r2, r3
 800b5fc:	d309      	bcc.n	800b612 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	691b      	ldr	r3, [r3, #16]
 800b602:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800b604:	68bb      	ldr	r3, [r7, #8]
 800b606:	6a1a      	ldr	r2, [r3, #32]
 800b608:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b60a:	1ad2      	subs	r2, r2, r3
 800b60c:	68bb      	ldr	r3, [r7, #8]
 800b60e:	621a      	str	r2, [r3, #32]
 800b610:	e015      	b.n	800b63e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800b612:	68bb      	ldr	r3, [r7, #8]
 800b614:	6a1b      	ldr	r3, [r3, #32]
 800b616:	2b00      	cmp	r3, #0
 800b618:	d107      	bne.n	800b62a <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800b61a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b61e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800b620:	68bb      	ldr	r3, [r7, #8]
 800b622:	2200      	movs	r2, #0
 800b624:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800b628:	e009      	b.n	800b63e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800b62a:	68bb      	ldr	r3, [r7, #8]
 800b62c:	6a1b      	ldr	r3, [r3, #32]
 800b62e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800b630:	68bb      	ldr	r3, [r7, #8]
 800b632:	2200      	movs	r2, #0
 800b634:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800b636:	68bb      	ldr	r3, [r7, #8]
 800b638:	2200      	movs	r2, #0
 800b63a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	785b      	ldrb	r3, [r3, #1]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d15f      	bne.n	800b70c <HAL_PCD_EP_DB_Transmit+0x7d8>
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b65a:	b29b      	uxth	r3, r3
 800b65c:	461a      	mov	r2, r3
 800b65e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b660:	4413      	add	r3, r2
 800b662:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	781b      	ldrb	r3, [r3, #0]
 800b668:	00da      	lsls	r2, r3, #3
 800b66a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b66c:	4413      	add	r3, r2
 800b66e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b672:	667b      	str	r3, [r7, #100]	@ 0x64
 800b674:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b676:	881b      	ldrh	r3, [r3, #0]
 800b678:	b29b      	uxth	r3, r3
 800b67a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b67e:	b29a      	uxth	r2, r3
 800b680:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b682:	801a      	strh	r2, [r3, #0]
 800b684:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b686:	2b00      	cmp	r3, #0
 800b688:	d10a      	bne.n	800b6a0 <HAL_PCD_EP_DB_Transmit+0x76c>
 800b68a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b68c:	881b      	ldrh	r3, [r3, #0]
 800b68e:	b29b      	uxth	r3, r3
 800b690:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b694:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b698:	b29a      	uxth	r2, r3
 800b69a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b69c:	801a      	strh	r2, [r3, #0]
 800b69e:	e04e      	b.n	800b73e <HAL_PCD_EP_DB_Transmit+0x80a>
 800b6a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b6a2:	2b3e      	cmp	r3, #62	@ 0x3e
 800b6a4:	d816      	bhi.n	800b6d4 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800b6a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b6a8:	085b      	lsrs	r3, r3, #1
 800b6aa:	663b      	str	r3, [r7, #96]	@ 0x60
 800b6ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b6ae:	f003 0301 	and.w	r3, r3, #1
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d002      	beq.n	800b6bc <HAL_PCD_EP_DB_Transmit+0x788>
 800b6b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6b8:	3301      	adds	r3, #1
 800b6ba:	663b      	str	r3, [r7, #96]	@ 0x60
 800b6bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b6be:	881b      	ldrh	r3, [r3, #0]
 800b6c0:	b29a      	uxth	r2, r3
 800b6c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6c4:	b29b      	uxth	r3, r3
 800b6c6:	029b      	lsls	r3, r3, #10
 800b6c8:	b29b      	uxth	r3, r3
 800b6ca:	4313      	orrs	r3, r2
 800b6cc:	b29a      	uxth	r2, r3
 800b6ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b6d0:	801a      	strh	r2, [r3, #0]
 800b6d2:	e034      	b.n	800b73e <HAL_PCD_EP_DB_Transmit+0x80a>
 800b6d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b6d6:	095b      	lsrs	r3, r3, #5
 800b6d8:	663b      	str	r3, [r7, #96]	@ 0x60
 800b6da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b6dc:	f003 031f 	and.w	r3, r3, #31
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d102      	bne.n	800b6ea <HAL_PCD_EP_DB_Transmit+0x7b6>
 800b6e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6e6:	3b01      	subs	r3, #1
 800b6e8:	663b      	str	r3, [r7, #96]	@ 0x60
 800b6ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b6ec:	881b      	ldrh	r3, [r3, #0]
 800b6ee:	b29a      	uxth	r2, r3
 800b6f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6f2:	b29b      	uxth	r3, r3
 800b6f4:	029b      	lsls	r3, r3, #10
 800b6f6:	b29b      	uxth	r3, r3
 800b6f8:	4313      	orrs	r3, r2
 800b6fa:	b29b      	uxth	r3, r3
 800b6fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b700:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b704:	b29a      	uxth	r2, r3
 800b706:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b708:	801a      	strh	r2, [r3, #0]
 800b70a:	e018      	b.n	800b73e <HAL_PCD_EP_DB_Transmit+0x80a>
 800b70c:	68bb      	ldr	r3, [r7, #8]
 800b70e:	785b      	ldrb	r3, [r3, #1]
 800b710:	2b01      	cmp	r3, #1
 800b712:	d114      	bne.n	800b73e <HAL_PCD_EP_DB_Transmit+0x80a>
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b71c:	b29b      	uxth	r3, r3
 800b71e:	461a      	mov	r2, r3
 800b720:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b722:	4413      	add	r3, r2
 800b724:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b726:	68bb      	ldr	r3, [r7, #8]
 800b728:	781b      	ldrb	r3, [r3, #0]
 800b72a:	00da      	lsls	r2, r3, #3
 800b72c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b72e:	4413      	add	r3, r2
 800b730:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b734:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b736:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b738:	b29a      	uxth	r2, r3
 800b73a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b73c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	6818      	ldr	r0, [r3, #0]
 800b742:	68bb      	ldr	r3, [r7, #8]
 800b744:	6959      	ldr	r1, [r3, #20]
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	895a      	ldrh	r2, [r3, #10]
 800b74a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b74c:	b29b      	uxth	r3, r3
 800b74e:	f007 f9ae 	bl	8012aae <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	461a      	mov	r2, r3
 800b758:	68bb      	ldr	r3, [r7, #8]
 800b75a:	781b      	ldrb	r3, [r3, #0]
 800b75c:	009b      	lsls	r3, r3, #2
 800b75e:	4413      	add	r3, r2
 800b760:	881b      	ldrh	r3, [r3, #0]
 800b762:	b29b      	uxth	r3, r3
 800b764:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b768:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b76c:	82fb      	strh	r3, [r7, #22]
 800b76e:	8afb      	ldrh	r3, [r7, #22]
 800b770:	f083 0310 	eor.w	r3, r3, #16
 800b774:	82fb      	strh	r3, [r7, #22]
 800b776:	8afb      	ldrh	r3, [r7, #22]
 800b778:	f083 0320 	eor.w	r3, r3, #32
 800b77c:	82fb      	strh	r3, [r7, #22]
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	461a      	mov	r2, r3
 800b784:	68bb      	ldr	r3, [r7, #8]
 800b786:	781b      	ldrb	r3, [r3, #0]
 800b788:	009b      	lsls	r3, r3, #2
 800b78a:	441a      	add	r2, r3
 800b78c:	8afb      	ldrh	r3, [r7, #22]
 800b78e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b792:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b796:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b79a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b79e:	b29b      	uxth	r3, r3
 800b7a0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800b7a2:	2300      	movs	r3, #0
}
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	3798      	adds	r7, #152	@ 0x98
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	bd80      	pop	{r7, pc}

0800b7ac <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800b7ac:	b480      	push	{r7}
 800b7ae:	b087      	sub	sp, #28
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	60f8      	str	r0, [r7, #12]
 800b7b4:	607b      	str	r3, [r7, #4]
 800b7b6:	460b      	mov	r3, r1
 800b7b8:	817b      	strh	r3, [r7, #10]
 800b7ba:	4613      	mov	r3, r2
 800b7bc:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800b7be:	897b      	ldrh	r3, [r7, #10]
 800b7c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7c4:	b29b      	uxth	r3, r3
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d00b      	beq.n	800b7e2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b7ca:	897b      	ldrh	r3, [r7, #10]
 800b7cc:	f003 0207 	and.w	r2, r3, #7
 800b7d0:	4613      	mov	r3, r2
 800b7d2:	009b      	lsls	r3, r3, #2
 800b7d4:	4413      	add	r3, r2
 800b7d6:	00db      	lsls	r3, r3, #3
 800b7d8:	3310      	adds	r3, #16
 800b7da:	68fa      	ldr	r2, [r7, #12]
 800b7dc:	4413      	add	r3, r2
 800b7de:	617b      	str	r3, [r7, #20]
 800b7e0:	e009      	b.n	800b7f6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b7e2:	897a      	ldrh	r2, [r7, #10]
 800b7e4:	4613      	mov	r3, r2
 800b7e6:	009b      	lsls	r3, r3, #2
 800b7e8:	4413      	add	r3, r2
 800b7ea:	00db      	lsls	r3, r3, #3
 800b7ec:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b7f0:	68fa      	ldr	r2, [r7, #12]
 800b7f2:	4413      	add	r3, r2
 800b7f4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800b7f6:	893b      	ldrh	r3, [r7, #8]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d107      	bne.n	800b80c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800b7fc:	697b      	ldr	r3, [r7, #20]
 800b7fe:	2200      	movs	r2, #0
 800b800:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	b29a      	uxth	r2, r3
 800b806:	697b      	ldr	r3, [r7, #20]
 800b808:	80da      	strh	r2, [r3, #6]
 800b80a:	e00b      	b.n	800b824 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800b80c:	697b      	ldr	r3, [r7, #20]
 800b80e:	2201      	movs	r2, #1
 800b810:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	b29a      	uxth	r2, r3
 800b816:	697b      	ldr	r3, [r7, #20]
 800b818:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	0c1b      	lsrs	r3, r3, #16
 800b81e:	b29a      	uxth	r2, r3
 800b820:	697b      	ldr	r3, [r7, #20]
 800b822:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b824:	2300      	movs	r3, #0
}
 800b826:	4618      	mov	r0, r3
 800b828:	371c      	adds	r7, #28
 800b82a:	46bd      	mov	sp, r7
 800b82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b830:	4770      	bx	lr

0800b832 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b832:	b480      	push	{r7}
 800b834:	b085      	sub	sp, #20
 800b836:	af00      	add	r7, sp, #0
 800b838:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2201      	movs	r2, #1
 800b844:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2200      	movs	r2, #0
 800b84c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b856:	b29b      	uxth	r3, r3
 800b858:	f043 0301 	orr.w	r3, r3, #1
 800b85c:	b29a      	uxth	r2, r3
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b86a:	b29b      	uxth	r3, r3
 800b86c:	f043 0302 	orr.w	r3, r3, #2
 800b870:	b29a      	uxth	r2, r3
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800b878:	2300      	movs	r3, #0
}
 800b87a:	4618      	mov	r0, r3
 800b87c:	3714      	adds	r7, #20
 800b87e:	46bd      	mov	sp, r7
 800b880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b884:	4770      	bx	lr
	...

0800b888 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800b888:	b480      	push	{r7}
 800b88a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b88c:	4b05      	ldr	r3, [pc, #20]	@ (800b8a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	4a04      	ldr	r2, [pc, #16]	@ (800b8a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b892:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b896:	6013      	str	r3, [r2, #0]
}
 800b898:	bf00      	nop
 800b89a:	46bd      	mov	sp, r7
 800b89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a0:	4770      	bx	lr
 800b8a2:	bf00      	nop
 800b8a4:	58000400 	.word	0x58000400

0800b8a8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800b8a8:	b480      	push	{r7}
 800b8aa:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800b8ac:	4b04      	ldr	r3, [pc, #16]	@ (800b8c0 <HAL_PWREx_GetVoltageRange+0x18>)
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	46bd      	mov	sp, r7
 800b8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8bc:	4770      	bx	lr
 800b8be:	bf00      	nop
 800b8c0:	58000400 	.word	0x58000400

0800b8c4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800b8c4:	b480      	push	{r7}
 800b8c6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800b8c8:	4b05      	ldr	r3, [pc, #20]	@ (800b8e0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800b8ca:	685b      	ldr	r3, [r3, #4]
 800b8cc:	4a04      	ldr	r2, [pc, #16]	@ (800b8e0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800b8ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b8d2:	6053      	str	r3, [r2, #4]
}
 800b8d4:	bf00      	nop
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8dc:	4770      	bx	lr
 800b8de:	bf00      	nop
 800b8e0:	58000400 	.word	0x58000400

0800b8e4 <LL_RCC_HSE_IsEnabledDiv2>:
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800b8e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b8f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b8f6:	d101      	bne.n	800b8fc <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	e000      	b.n	800b8fe <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800b8fc:	2300      	movs	r3, #0
}
 800b8fe:	4618      	mov	r0, r3
 800b900:	46bd      	mov	sp, r7
 800b902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b906:	4770      	bx	lr

0800b908 <LL_RCC_HSE_Enable>:
{
 800b908:	b480      	push	{r7}
 800b90a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800b90c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b916:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b91a:	6013      	str	r3, [r2, #0]
}
 800b91c:	bf00      	nop
 800b91e:	46bd      	mov	sp, r7
 800b920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b924:	4770      	bx	lr

0800b926 <LL_RCC_HSE_Disable>:
{
 800b926:	b480      	push	{r7}
 800b928:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800b92a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b934:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b938:	6013      	str	r3, [r2, #0]
}
 800b93a:	bf00      	nop
 800b93c:	46bd      	mov	sp, r7
 800b93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b942:	4770      	bx	lr

0800b944 <LL_RCC_HSE_IsReady>:
{
 800b944:	b480      	push	{r7}
 800b946:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800b948:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b952:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b956:	d101      	bne.n	800b95c <LL_RCC_HSE_IsReady+0x18>
 800b958:	2301      	movs	r3, #1
 800b95a:	e000      	b.n	800b95e <LL_RCC_HSE_IsReady+0x1a>
 800b95c:	2300      	movs	r3, #0
}
 800b95e:	4618      	mov	r0, r3
 800b960:	46bd      	mov	sp, r7
 800b962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b966:	4770      	bx	lr

0800b968 <LL_RCC_HSI_Enable>:
{
 800b968:	b480      	push	{r7}
 800b96a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800b96c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b976:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b97a:	6013      	str	r3, [r2, #0]
}
 800b97c:	bf00      	nop
 800b97e:	46bd      	mov	sp, r7
 800b980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b984:	4770      	bx	lr

0800b986 <LL_RCC_HSI_Disable>:
{
 800b986:	b480      	push	{r7}
 800b988:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800b98a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b994:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b998:	6013      	str	r3, [r2, #0]
}
 800b99a:	bf00      	nop
 800b99c:	46bd      	mov	sp, r7
 800b99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a2:	4770      	bx	lr

0800b9a4 <LL_RCC_HSI_IsReady>:
{
 800b9a4:	b480      	push	{r7}
 800b9a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800b9a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b9b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b9b6:	d101      	bne.n	800b9bc <LL_RCC_HSI_IsReady+0x18>
 800b9b8:	2301      	movs	r3, #1
 800b9ba:	e000      	b.n	800b9be <LL_RCC_HSI_IsReady+0x1a>
 800b9bc:	2300      	movs	r3, #0
}
 800b9be:	4618      	mov	r0, r3
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c6:	4770      	bx	lr

0800b9c8 <LL_RCC_HSI_SetCalibTrimming>:
{
 800b9c8:	b480      	push	{r7}
 800b9ca:	b083      	sub	sp, #12
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800b9d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b9d4:	685b      	ldr	r3, [r3, #4]
 800b9d6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	061b      	lsls	r3, r3, #24
 800b9de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b9e2:	4313      	orrs	r3, r2
 800b9e4:	604b      	str	r3, [r1, #4]
}
 800b9e6:	bf00      	nop
 800b9e8:	370c      	adds	r7, #12
 800b9ea:	46bd      	mov	sp, r7
 800b9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f0:	4770      	bx	lr

0800b9f2 <LL_RCC_HSI48_Enable>:
{
 800b9f2:	b480      	push	{r7}
 800b9f4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800b9f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b9fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b9fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ba02:	f043 0301 	orr.w	r3, r3, #1
 800ba06:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800ba0a:	bf00      	nop
 800ba0c:	46bd      	mov	sp, r7
 800ba0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba12:	4770      	bx	lr

0800ba14 <LL_RCC_HSI48_Disable>:
{
 800ba14:	b480      	push	{r7}
 800ba16:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800ba18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ba1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ba20:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ba24:	f023 0301 	bic.w	r3, r3, #1
 800ba28:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800ba2c:	bf00      	nop
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba34:	4770      	bx	lr

0800ba36 <LL_RCC_HSI48_IsReady>:
{
 800ba36:	b480      	push	{r7}
 800ba38:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800ba3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ba3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ba42:	f003 0302 	and.w	r3, r3, #2
 800ba46:	2b02      	cmp	r3, #2
 800ba48:	d101      	bne.n	800ba4e <LL_RCC_HSI48_IsReady+0x18>
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	e000      	b.n	800ba50 <LL_RCC_HSI48_IsReady+0x1a>
 800ba4e:	2300      	movs	r3, #0
}
 800ba50:	4618      	mov	r0, r3
 800ba52:	46bd      	mov	sp, r7
 800ba54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba58:	4770      	bx	lr

0800ba5a <LL_RCC_LSE_Enable>:
{
 800ba5a:	b480      	push	{r7}
 800ba5c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800ba5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ba62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba66:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ba6a:	f043 0301 	orr.w	r3, r3, #1
 800ba6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800ba72:	bf00      	nop
 800ba74:	46bd      	mov	sp, r7
 800ba76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7a:	4770      	bx	lr

0800ba7c <LL_RCC_LSE_Disable>:
{
 800ba7c:	b480      	push	{r7}
 800ba7e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800ba80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ba84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba88:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ba8c:	f023 0301 	bic.w	r3, r3, #1
 800ba90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800ba94:	bf00      	nop
 800ba96:	46bd      	mov	sp, r7
 800ba98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9c:	4770      	bx	lr

0800ba9e <LL_RCC_LSE_EnableBypass>:
{
 800ba9e:	b480      	push	{r7}
 800baa0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800baa2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800baa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800baaa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800baae:	f043 0304 	orr.w	r3, r3, #4
 800bab2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800bab6:	bf00      	nop
 800bab8:	46bd      	mov	sp, r7
 800baba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800babe:	4770      	bx	lr

0800bac0 <LL_RCC_LSE_DisableBypass>:
{
 800bac0:	b480      	push	{r7}
 800bac2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800bac4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bacc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bad0:	f023 0304 	bic.w	r3, r3, #4
 800bad4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800bad8:	bf00      	nop
 800bada:	46bd      	mov	sp, r7
 800badc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae0:	4770      	bx	lr

0800bae2 <LL_RCC_LSE_IsReady>:
{
 800bae2:	b480      	push	{r7}
 800bae4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800bae6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800baea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800baee:	f003 0302 	and.w	r3, r3, #2
 800baf2:	2b02      	cmp	r3, #2
 800baf4:	d101      	bne.n	800bafa <LL_RCC_LSE_IsReady+0x18>
 800baf6:	2301      	movs	r3, #1
 800baf8:	e000      	b.n	800bafc <LL_RCC_LSE_IsReady+0x1a>
 800bafa:	2300      	movs	r3, #0
}
 800bafc:	4618      	mov	r0, r3
 800bafe:	46bd      	mov	sp, r7
 800bb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb04:	4770      	bx	lr

0800bb06 <LL_RCC_LSI1_Enable>:
{
 800bb06:	b480      	push	{r7}
 800bb08:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800bb0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bb12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bb16:	f043 0301 	orr.w	r3, r3, #1
 800bb1a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800bb1e:	bf00      	nop
 800bb20:	46bd      	mov	sp, r7
 800bb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb26:	4770      	bx	lr

0800bb28 <LL_RCC_LSI1_Disable>:
{
 800bb28:	b480      	push	{r7}
 800bb2a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800bb2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bb34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bb38:	f023 0301 	bic.w	r3, r3, #1
 800bb3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800bb40:	bf00      	nop
 800bb42:	46bd      	mov	sp, r7
 800bb44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb48:	4770      	bx	lr

0800bb4a <LL_RCC_LSI1_IsReady>:
{
 800bb4a:	b480      	push	{r7}
 800bb4c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800bb4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bb56:	f003 0302 	and.w	r3, r3, #2
 800bb5a:	2b02      	cmp	r3, #2
 800bb5c:	d101      	bne.n	800bb62 <LL_RCC_LSI1_IsReady+0x18>
 800bb5e:	2301      	movs	r3, #1
 800bb60:	e000      	b.n	800bb64 <LL_RCC_LSI1_IsReady+0x1a>
 800bb62:	2300      	movs	r3, #0
}
 800bb64:	4618      	mov	r0, r3
 800bb66:	46bd      	mov	sp, r7
 800bb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6c:	4770      	bx	lr

0800bb6e <LL_RCC_LSI2_Enable>:
{
 800bb6e:	b480      	push	{r7}
 800bb70:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800bb72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bb7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bb7e:	f043 0304 	orr.w	r3, r3, #4
 800bb82:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800bb86:	bf00      	nop
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8e:	4770      	bx	lr

0800bb90 <LL_RCC_LSI2_Disable>:
{
 800bb90:	b480      	push	{r7}
 800bb92:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800bb94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bb9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bba0:	f023 0304 	bic.w	r3, r3, #4
 800bba4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800bba8:	bf00      	nop
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb0:	4770      	bx	lr

0800bbb2 <LL_RCC_LSI2_IsReady>:
{
 800bbb2:	b480      	push	{r7}
 800bbb4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800bbb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bbba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bbbe:	f003 0308 	and.w	r3, r3, #8
 800bbc2:	2b08      	cmp	r3, #8
 800bbc4:	d101      	bne.n	800bbca <LL_RCC_LSI2_IsReady+0x18>
 800bbc6:	2301      	movs	r3, #1
 800bbc8:	e000      	b.n	800bbcc <LL_RCC_LSI2_IsReady+0x1a>
 800bbca:	2300      	movs	r3, #0
}
 800bbcc:	4618      	mov	r0, r3
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd4:	4770      	bx	lr

0800bbd6 <LL_RCC_LSI2_SetTrimming>:
{
 800bbd6:	b480      	push	{r7}
 800bbd8:	b083      	sub	sp, #12
 800bbda:	af00      	add	r7, sp, #0
 800bbdc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800bbde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bbe2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bbe6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	021b      	lsls	r3, r3, #8
 800bbee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bbf2:	4313      	orrs	r3, r2
 800bbf4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800bbf8:	bf00      	nop
 800bbfa:	370c      	adds	r7, #12
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc02:	4770      	bx	lr

0800bc04 <LL_RCC_MSI_Enable>:
{
 800bc04:	b480      	push	{r7}
 800bc06:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800bc08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bc12:	f043 0301 	orr.w	r3, r3, #1
 800bc16:	6013      	str	r3, [r2, #0]
}
 800bc18:	bf00      	nop
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc20:	4770      	bx	lr

0800bc22 <LL_RCC_MSI_Disable>:
{
 800bc22:	b480      	push	{r7}
 800bc24:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800bc26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bc30:	f023 0301 	bic.w	r3, r3, #1
 800bc34:	6013      	str	r3, [r2, #0]
}
 800bc36:	bf00      	nop
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3e:	4770      	bx	lr

0800bc40 <LL_RCC_MSI_IsReady>:
{
 800bc40:	b480      	push	{r7}
 800bc42:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800bc44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	f003 0302 	and.w	r3, r3, #2
 800bc4e:	2b02      	cmp	r3, #2
 800bc50:	d101      	bne.n	800bc56 <LL_RCC_MSI_IsReady+0x16>
 800bc52:	2301      	movs	r3, #1
 800bc54:	e000      	b.n	800bc58 <LL_RCC_MSI_IsReady+0x18>
 800bc56:	2300      	movs	r3, #0
}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc60:	4770      	bx	lr

0800bc62 <LL_RCC_MSI_SetRange>:
{
 800bc62:	b480      	push	{r7}
 800bc64:	b083      	sub	sp, #12
 800bc66:	af00      	add	r7, sp, #0
 800bc68:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800bc6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bc74:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	4313      	orrs	r3, r2
 800bc7c:	600b      	str	r3, [r1, #0]
}
 800bc7e:	bf00      	nop
 800bc80:	370c      	adds	r7, #12
 800bc82:	46bd      	mov	sp, r7
 800bc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc88:	4770      	bx	lr

0800bc8a <LL_RCC_MSI_GetRange>:
{
 800bc8a:	b480      	push	{r7}
 800bc8c:	b083      	sub	sp, #12
 800bc8e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800bc90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bc9a:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2bb0      	cmp	r3, #176	@ 0xb0
 800bca0:	d901      	bls.n	800bca6 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800bca2:	23b0      	movs	r3, #176	@ 0xb0
 800bca4:	607b      	str	r3, [r7, #4]
  return msiRange;
 800bca6:	687b      	ldr	r3, [r7, #4]
}
 800bca8:	4618      	mov	r0, r3
 800bcaa:	370c      	adds	r7, #12
 800bcac:	46bd      	mov	sp, r7
 800bcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb2:	4770      	bx	lr

0800bcb4 <LL_RCC_MSI_SetCalibTrimming>:
{
 800bcb4:	b480      	push	{r7}
 800bcb6:	b083      	sub	sp, #12
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800bcbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bcc0:	685b      	ldr	r3, [r3, #4]
 800bcc2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	021b      	lsls	r3, r3, #8
 800bcca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bcce:	4313      	orrs	r3, r2
 800bcd0:	604b      	str	r3, [r1, #4]
}
 800bcd2:	bf00      	nop
 800bcd4:	370c      	adds	r7, #12
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcdc:	4770      	bx	lr

0800bcde <LL_RCC_SetSysClkSource>:
{
 800bcde:	b480      	push	{r7}
 800bce0:	b083      	sub	sp, #12
 800bce2:	af00      	add	r7, sp, #0
 800bce4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800bce6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bcea:	689b      	ldr	r3, [r3, #8]
 800bcec:	f023 0203 	bic.w	r2, r3, #3
 800bcf0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	4313      	orrs	r3, r2
 800bcf8:	608b      	str	r3, [r1, #8]
}
 800bcfa:	bf00      	nop
 800bcfc:	370c      	adds	r7, #12
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd04:	4770      	bx	lr

0800bd06 <LL_RCC_GetSysClkSource>:
{
 800bd06:	b480      	push	{r7}
 800bd08:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800bd0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd0e:	689b      	ldr	r3, [r3, #8]
 800bd10:	f003 030c 	and.w	r3, r3, #12
}
 800bd14:	4618      	mov	r0, r3
 800bd16:	46bd      	mov	sp, r7
 800bd18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd1c:	4770      	bx	lr

0800bd1e <LL_RCC_SetAHBPrescaler>:
{
 800bd1e:	b480      	push	{r7}
 800bd20:	b083      	sub	sp, #12
 800bd22:	af00      	add	r7, sp, #0
 800bd24:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800bd26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd2a:	689b      	ldr	r3, [r3, #8]
 800bd2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bd30:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	4313      	orrs	r3, r2
 800bd38:	608b      	str	r3, [r1, #8]
}
 800bd3a:	bf00      	nop
 800bd3c:	370c      	adds	r7, #12
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd44:	4770      	bx	lr

0800bd46 <LL_C2_RCC_SetAHBPrescaler>:
{
 800bd46:	b480      	push	{r7}
 800bd48:	b083      	sub	sp, #12
 800bd4a:	af00      	add	r7, sp, #0
 800bd4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800bd4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd52:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800bd56:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bd5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	4313      	orrs	r3, r2
 800bd62:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800bd66:	bf00      	nop
 800bd68:	370c      	adds	r7, #12
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd70:	4770      	bx	lr

0800bd72 <LL_RCC_SetAHB4Prescaler>:
{
 800bd72:	b480      	push	{r7}
 800bd74:	b083      	sub	sp, #12
 800bd76:	af00      	add	r7, sp, #0
 800bd78:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800bd7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd7e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800bd82:	f023 020f 	bic.w	r2, r3, #15
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	091b      	lsrs	r3, r3, #4
 800bd8a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bd8e:	4313      	orrs	r3, r2
 800bd90:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800bd94:	bf00      	nop
 800bd96:	370c      	adds	r7, #12
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd9e:	4770      	bx	lr

0800bda0 <LL_RCC_SetAPB1Prescaler>:
{
 800bda0:	b480      	push	{r7}
 800bda2:	b083      	sub	sp, #12
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800bda8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bdac:	689b      	ldr	r3, [r3, #8]
 800bdae:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800bdb2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	4313      	orrs	r3, r2
 800bdba:	608b      	str	r3, [r1, #8]
}
 800bdbc:	bf00      	nop
 800bdbe:	370c      	adds	r7, #12
 800bdc0:	46bd      	mov	sp, r7
 800bdc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc6:	4770      	bx	lr

0800bdc8 <LL_RCC_SetAPB2Prescaler>:
{
 800bdc8:	b480      	push	{r7}
 800bdca:	b083      	sub	sp, #12
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800bdd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bdd4:	689b      	ldr	r3, [r3, #8]
 800bdd6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800bdda:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	4313      	orrs	r3, r2
 800bde2:	608b      	str	r3, [r1, #8]
}
 800bde4:	bf00      	nop
 800bde6:	370c      	adds	r7, #12
 800bde8:	46bd      	mov	sp, r7
 800bdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdee:	4770      	bx	lr

0800bdf0 <LL_RCC_GetAHBPrescaler>:
{
 800bdf0:	b480      	push	{r7}
 800bdf2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800bdf4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bdf8:	689b      	ldr	r3, [r3, #8]
 800bdfa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	46bd      	mov	sp, r7
 800be02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be06:	4770      	bx	lr

0800be08 <LL_RCC_GetAHB4Prescaler>:
{
 800be08:	b480      	push	{r7}
 800be0a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800be0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be10:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800be14:	011b      	lsls	r3, r3, #4
 800be16:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800be1a:	4618      	mov	r0, r3
 800be1c:	46bd      	mov	sp, r7
 800be1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be22:	4770      	bx	lr

0800be24 <LL_RCC_GetAPB1Prescaler>:
{
 800be24:	b480      	push	{r7}
 800be26:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800be28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be2c:	689b      	ldr	r3, [r3, #8]
 800be2e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800be32:	4618      	mov	r0, r3
 800be34:	46bd      	mov	sp, r7
 800be36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be3a:	4770      	bx	lr

0800be3c <LL_RCC_GetAPB2Prescaler>:
{
 800be3c:	b480      	push	{r7}
 800be3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800be40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be44:	689b      	ldr	r3, [r3, #8]
 800be46:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800be4a:	4618      	mov	r0, r3
 800be4c:	46bd      	mov	sp, r7
 800be4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be52:	4770      	bx	lr

0800be54 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800be54:	b480      	push	{r7}
 800be56:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800be58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800be62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800be66:	6013      	str	r3, [r2, #0]
}
 800be68:	bf00      	nop
 800be6a:	46bd      	mov	sp, r7
 800be6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be70:	4770      	bx	lr

0800be72 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800be72:	b480      	push	{r7}
 800be74:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800be76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800be80:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800be84:	6013      	str	r3, [r2, #0]
}
 800be86:	bf00      	nop
 800be88:	46bd      	mov	sp, r7
 800be8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8e:	4770      	bx	lr

0800be90 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800be90:	b480      	push	{r7}
 800be92:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800be94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800be9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bea2:	d101      	bne.n	800bea8 <LL_RCC_PLL_IsReady+0x18>
 800bea4:	2301      	movs	r3, #1
 800bea6:	e000      	b.n	800beaa <LL_RCC_PLL_IsReady+0x1a>
 800bea8:	2300      	movs	r3, #0
}
 800beaa:	4618      	mov	r0, r3
 800beac:	46bd      	mov	sp, r7
 800beae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb2:	4770      	bx	lr

0800beb4 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800beb4:	b480      	push	{r7}
 800beb6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800beb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bebc:	68db      	ldr	r3, [r3, #12]
 800bebe:	0a1b      	lsrs	r3, r3, #8
 800bec0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800bec4:	4618      	mov	r0, r3
 800bec6:	46bd      	mov	sp, r7
 800bec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800becc:	4770      	bx	lr

0800bece <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800bece:	b480      	push	{r7}
 800bed0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800bed2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bed6:	68db      	ldr	r3, [r3, #12]
 800bed8:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800bedc:	4618      	mov	r0, r3
 800bede:	46bd      	mov	sp, r7
 800bee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee4:	4770      	bx	lr

0800bee6 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800bee6:	b480      	push	{r7}
 800bee8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800beea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800beee:	68db      	ldr	r3, [r3, #12]
 800bef0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800bef4:	4618      	mov	r0, r3
 800bef6:	46bd      	mov	sp, r7
 800bef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befc:	4770      	bx	lr

0800befe <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800befe:	b480      	push	{r7}
 800bf00:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800bf02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bf06:	68db      	ldr	r3, [r3, #12]
 800bf08:	f003 0303 	and.w	r3, r3, #3
}
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf14:	4770      	bx	lr

0800bf16 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800bf16:	b480      	push	{r7}
 800bf18:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800bf1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bf1e:	689b      	ldr	r3, [r3, #8]
 800bf20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bf24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf28:	d101      	bne.n	800bf2e <LL_RCC_IsActiveFlag_HPRE+0x18>
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	e000      	b.n	800bf30 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800bf2e:	2300      	movs	r3, #0
}
 800bf30:	4618      	mov	r0, r3
 800bf32:	46bd      	mov	sp, r7
 800bf34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf38:	4770      	bx	lr

0800bf3a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800bf3a:	b480      	push	{r7}
 800bf3c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800bf3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bf42:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800bf46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bf4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bf4e:	d101      	bne.n	800bf54 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800bf50:	2301      	movs	r3, #1
 800bf52:	e000      	b.n	800bf56 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800bf54:	2300      	movs	r3, #0
}
 800bf56:	4618      	mov	r0, r3
 800bf58:	46bd      	mov	sp, r7
 800bf5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5e:	4770      	bx	lr

0800bf60 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800bf60:	b480      	push	{r7}
 800bf62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800bf64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bf68:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800bf6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bf70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf74:	d101      	bne.n	800bf7a <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800bf76:	2301      	movs	r3, #1
 800bf78:	e000      	b.n	800bf7c <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800bf7a:	2300      	movs	r3, #0
}
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf84:	4770      	bx	lr

0800bf86 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800bf86:	b480      	push	{r7}
 800bf88:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800bf8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bf8e:	689b      	ldr	r3, [r3, #8]
 800bf90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bf94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bf98:	d101      	bne.n	800bf9e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	e000      	b.n	800bfa0 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800bf9e:	2300      	movs	r3, #0
}
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa8:	4770      	bx	lr

0800bfaa <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800bfaa:	b480      	push	{r7}
 800bfac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800bfae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bfb2:	689b      	ldr	r3, [r3, #8]
 800bfb4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bfb8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bfbc:	d101      	bne.n	800bfc2 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	e000      	b.n	800bfc4 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800bfc2:	2300      	movs	r3, #0
}
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfcc:	4770      	bx	lr
	...

0800bfd0 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bfd0:	b590      	push	{r4, r7, lr}
 800bfd2:	b08d      	sub	sp, #52	@ 0x34
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d101      	bne.n	800bfe2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800bfde:	2301      	movs	r3, #1
 800bfe0:	e363      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	f003 0320 	and.w	r3, r3, #32
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	f000 808d 	beq.w	800c10a <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bff0:	f7ff fe89 	bl	800bd06 <LL_RCC_GetSysClkSource>
 800bff4:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bff6:	f7ff ff82 	bl	800befe <LL_RCC_PLL_GetMainSource>
 800bffa:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800bffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d005      	beq.n	800c00e <HAL_RCC_OscConfig+0x3e>
 800c002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c004:	2b0c      	cmp	r3, #12
 800c006:	d147      	bne.n	800c098 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800c008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c00a:	2b01      	cmp	r3, #1
 800c00c:	d144      	bne.n	800c098 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	69db      	ldr	r3, [r3, #28]
 800c012:	2b00      	cmp	r3, #0
 800c014:	d101      	bne.n	800c01a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800c016:	2301      	movs	r3, #1
 800c018:	e347      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800c01e:	f7ff fe34 	bl	800bc8a <LL_RCC_MSI_GetRange>
 800c022:	4603      	mov	r3, r0
 800c024:	429c      	cmp	r4, r3
 800c026:	d914      	bls.n	800c052 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c02c:	4618      	mov	r0, r3
 800c02e:	f000 fd2f 	bl	800ca90 <RCC_SetFlashLatencyFromMSIRange>
 800c032:	4603      	mov	r3, r0
 800c034:	2b00      	cmp	r3, #0
 800c036:	d001      	beq.n	800c03c <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800c038:	2301      	movs	r3, #1
 800c03a:	e336      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c040:	4618      	mov	r0, r3
 800c042:	f7ff fe0e 	bl	800bc62 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	6a1b      	ldr	r3, [r3, #32]
 800c04a:	4618      	mov	r0, r3
 800c04c:	f7ff fe32 	bl	800bcb4 <LL_RCC_MSI_SetCalibTrimming>
 800c050:	e013      	b.n	800c07a <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c056:	4618      	mov	r0, r3
 800c058:	f7ff fe03 	bl	800bc62 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	6a1b      	ldr	r3, [r3, #32]
 800c060:	4618      	mov	r0, r3
 800c062:	f7ff fe27 	bl	800bcb4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c06a:	4618      	mov	r0, r3
 800c06c:	f000 fd10 	bl	800ca90 <RCC_SetFlashLatencyFromMSIRange>
 800c070:	4603      	mov	r3, r0
 800c072:	2b00      	cmp	r3, #0
 800c074:	d001      	beq.n	800c07a <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800c076:	2301      	movs	r3, #1
 800c078:	e317      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800c07a:	f000 fcc9 	bl	800ca10 <HAL_RCC_GetHCLKFreq>
 800c07e:	4603      	mov	r3, r0
 800c080:	4aa4      	ldr	r2, [pc, #656]	@ (800c314 <HAL_RCC_OscConfig+0x344>)
 800c082:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800c084:	4ba4      	ldr	r3, [pc, #656]	@ (800c318 <HAL_RCC_OscConfig+0x348>)
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	4618      	mov	r0, r3
 800c08a:	f7fb f84b 	bl	8007124 <HAL_InitTick>
 800c08e:	4603      	mov	r3, r0
 800c090:	2b00      	cmp	r3, #0
 800c092:	d039      	beq.n	800c108 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800c094:	2301      	movs	r3, #1
 800c096:	e308      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	69db      	ldr	r3, [r3, #28]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d01e      	beq.n	800c0de <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800c0a0:	f7ff fdb0 	bl	800bc04 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c0a4:	f7fb f88c 	bl	80071c0 <HAL_GetTick>
 800c0a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800c0aa:	e008      	b.n	800c0be <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c0ac:	f7fb f888 	bl	80071c0 <HAL_GetTick>
 800c0b0:	4602      	mov	r2, r0
 800c0b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0b4:	1ad3      	subs	r3, r2, r3
 800c0b6:	2b02      	cmp	r3, #2
 800c0b8:	d901      	bls.n	800c0be <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800c0ba:	2303      	movs	r3, #3
 800c0bc:	e2f5      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800c0be:	f7ff fdbf 	bl	800bc40 <LL_RCC_MSI_IsReady>
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d0f1      	beq.n	800c0ac <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	f7ff fdc8 	bl	800bc62 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	6a1b      	ldr	r3, [r3, #32]
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	f7ff fdec 	bl	800bcb4 <LL_RCC_MSI_SetCalibTrimming>
 800c0dc:	e015      	b.n	800c10a <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800c0de:	f7ff fda0 	bl	800bc22 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c0e2:	f7fb f86d 	bl	80071c0 <HAL_GetTick>
 800c0e6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800c0e8:	e008      	b.n	800c0fc <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c0ea:	f7fb f869 	bl	80071c0 <HAL_GetTick>
 800c0ee:	4602      	mov	r2, r0
 800c0f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0f2:	1ad3      	subs	r3, r2, r3
 800c0f4:	2b02      	cmp	r3, #2
 800c0f6:	d901      	bls.n	800c0fc <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800c0f8:	2303      	movs	r3, #3
 800c0fa:	e2d6      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800c0fc:	f7ff fda0 	bl	800bc40 <LL_RCC_MSI_IsReady>
 800c100:	4603      	mov	r3, r0
 800c102:	2b00      	cmp	r3, #0
 800c104:	d1f1      	bne.n	800c0ea <HAL_RCC_OscConfig+0x11a>
 800c106:	e000      	b.n	800c10a <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800c108:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	f003 0301 	and.w	r3, r3, #1
 800c112:	2b00      	cmp	r3, #0
 800c114:	d047      	beq.n	800c1a6 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c116:	f7ff fdf6 	bl	800bd06 <LL_RCC_GetSysClkSource>
 800c11a:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c11c:	f7ff feef 	bl	800befe <LL_RCC_PLL_GetMainSource>
 800c120:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800c122:	6a3b      	ldr	r3, [r7, #32]
 800c124:	2b08      	cmp	r3, #8
 800c126:	d005      	beq.n	800c134 <HAL_RCC_OscConfig+0x164>
 800c128:	6a3b      	ldr	r3, [r7, #32]
 800c12a:	2b0c      	cmp	r3, #12
 800c12c:	d108      	bne.n	800c140 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800c12e:	69fb      	ldr	r3, [r7, #28]
 800c130:	2b03      	cmp	r3, #3
 800c132:	d105      	bne.n	800c140 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	685b      	ldr	r3, [r3, #4]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d134      	bne.n	800c1a6 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800c13c:	2301      	movs	r3, #1
 800c13e:	e2b4      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	685b      	ldr	r3, [r3, #4]
 800c144:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c148:	d102      	bne.n	800c150 <HAL_RCC_OscConfig+0x180>
 800c14a:	f7ff fbdd 	bl	800b908 <LL_RCC_HSE_Enable>
 800c14e:	e001      	b.n	800c154 <HAL_RCC_OscConfig+0x184>
 800c150:	f7ff fbe9 	bl	800b926 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	685b      	ldr	r3, [r3, #4]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d012      	beq.n	800c182 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c15c:	f7fb f830 	bl	80071c0 <HAL_GetTick>
 800c160:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800c162:	e008      	b.n	800c176 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c164:	f7fb f82c 	bl	80071c0 <HAL_GetTick>
 800c168:	4602      	mov	r2, r0
 800c16a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c16c:	1ad3      	subs	r3, r2, r3
 800c16e:	2b64      	cmp	r3, #100	@ 0x64
 800c170:	d901      	bls.n	800c176 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800c172:	2303      	movs	r3, #3
 800c174:	e299      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800c176:	f7ff fbe5 	bl	800b944 <LL_RCC_HSE_IsReady>
 800c17a:	4603      	mov	r3, r0
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d0f1      	beq.n	800c164 <HAL_RCC_OscConfig+0x194>
 800c180:	e011      	b.n	800c1a6 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c182:	f7fb f81d 	bl	80071c0 <HAL_GetTick>
 800c186:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800c188:	e008      	b.n	800c19c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c18a:	f7fb f819 	bl	80071c0 <HAL_GetTick>
 800c18e:	4602      	mov	r2, r0
 800c190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c192:	1ad3      	subs	r3, r2, r3
 800c194:	2b64      	cmp	r3, #100	@ 0x64
 800c196:	d901      	bls.n	800c19c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800c198:	2303      	movs	r3, #3
 800c19a:	e286      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800c19c:	f7ff fbd2 	bl	800b944 <LL_RCC_HSE_IsReady>
 800c1a0:	4603      	mov	r3, r0
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d1f1      	bne.n	800c18a <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	f003 0302 	and.w	r3, r3, #2
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d04c      	beq.n	800c24c <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c1b2:	f7ff fda8 	bl	800bd06 <LL_RCC_GetSysClkSource>
 800c1b6:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c1b8:	f7ff fea1 	bl	800befe <LL_RCC_PLL_GetMainSource>
 800c1bc:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800c1be:	69bb      	ldr	r3, [r7, #24]
 800c1c0:	2b04      	cmp	r3, #4
 800c1c2:	d005      	beq.n	800c1d0 <HAL_RCC_OscConfig+0x200>
 800c1c4:	69bb      	ldr	r3, [r7, #24]
 800c1c6:	2b0c      	cmp	r3, #12
 800c1c8:	d10e      	bne.n	800c1e8 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800c1ca:	697b      	ldr	r3, [r7, #20]
 800c1cc:	2b02      	cmp	r3, #2
 800c1ce:	d10b      	bne.n	800c1e8 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	68db      	ldr	r3, [r3, #12]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d101      	bne.n	800c1dc <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800c1d8:	2301      	movs	r3, #1
 800c1da:	e266      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	691b      	ldr	r3, [r3, #16]
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	f7ff fbf1 	bl	800b9c8 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800c1e6:	e031      	b.n	800c24c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	68db      	ldr	r3, [r3, #12]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d019      	beq.n	800c224 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c1f0:	f7ff fbba 	bl	800b968 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c1f4:	f7fa ffe4 	bl	80071c0 <HAL_GetTick>
 800c1f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800c1fa:	e008      	b.n	800c20e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c1fc:	f7fa ffe0 	bl	80071c0 <HAL_GetTick>
 800c200:	4602      	mov	r2, r0
 800c202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c204:	1ad3      	subs	r3, r2, r3
 800c206:	2b02      	cmp	r3, #2
 800c208:	d901      	bls.n	800c20e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800c20a:	2303      	movs	r3, #3
 800c20c:	e24d      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800c20e:	f7ff fbc9 	bl	800b9a4 <LL_RCC_HSI_IsReady>
 800c212:	4603      	mov	r3, r0
 800c214:	2b00      	cmp	r3, #0
 800c216:	d0f1      	beq.n	800c1fc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	691b      	ldr	r3, [r3, #16]
 800c21c:	4618      	mov	r0, r3
 800c21e:	f7ff fbd3 	bl	800b9c8 <LL_RCC_HSI_SetCalibTrimming>
 800c222:	e013      	b.n	800c24c <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c224:	f7ff fbaf 	bl	800b986 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c228:	f7fa ffca 	bl	80071c0 <HAL_GetTick>
 800c22c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800c22e:	e008      	b.n	800c242 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c230:	f7fa ffc6 	bl	80071c0 <HAL_GetTick>
 800c234:	4602      	mov	r2, r0
 800c236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c238:	1ad3      	subs	r3, r2, r3
 800c23a:	2b02      	cmp	r3, #2
 800c23c:	d901      	bls.n	800c242 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800c23e:	2303      	movs	r3, #3
 800c240:	e233      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800c242:	f7ff fbaf 	bl	800b9a4 <LL_RCC_HSI_IsReady>
 800c246:	4603      	mov	r3, r0
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d1f1      	bne.n	800c230 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f003 0308 	and.w	r3, r3, #8
 800c254:	2b00      	cmp	r3, #0
 800c256:	d106      	bne.n	800c266 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800c260:	2b00      	cmp	r3, #0
 800c262:	f000 80a3 	beq.w	800c3ac <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	695b      	ldr	r3, [r3, #20]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d076      	beq.n	800c35c <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	f003 0310 	and.w	r3, r3, #16
 800c276:	2b00      	cmp	r3, #0
 800c278:	d046      	beq.n	800c308 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800c27a:	f7ff fc66 	bl	800bb4a <LL_RCC_LSI1_IsReady>
 800c27e:	4603      	mov	r3, r0
 800c280:	2b00      	cmp	r3, #0
 800c282:	d113      	bne.n	800c2ac <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800c284:	f7ff fc3f 	bl	800bb06 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c288:	f7fa ff9a 	bl	80071c0 <HAL_GetTick>
 800c28c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800c28e:	e008      	b.n	800c2a2 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800c290:	f7fa ff96 	bl	80071c0 <HAL_GetTick>
 800c294:	4602      	mov	r2, r0
 800c296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c298:	1ad3      	subs	r3, r2, r3
 800c29a:	2b02      	cmp	r3, #2
 800c29c:	d901      	bls.n	800c2a2 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800c29e:	2303      	movs	r3, #3
 800c2a0:	e203      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800c2a2:	f7ff fc52 	bl	800bb4a <LL_RCC_LSI1_IsReady>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d0f1      	beq.n	800c290 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800c2ac:	f7ff fc5f 	bl	800bb6e <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c2b0:	f7fa ff86 	bl	80071c0 <HAL_GetTick>
 800c2b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800c2b6:	e008      	b.n	800c2ca <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800c2b8:	f7fa ff82 	bl	80071c0 <HAL_GetTick>
 800c2bc:	4602      	mov	r2, r0
 800c2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2c0:	1ad3      	subs	r3, r2, r3
 800c2c2:	2b03      	cmp	r3, #3
 800c2c4:	d901      	bls.n	800c2ca <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800c2c6:	2303      	movs	r3, #3
 800c2c8:	e1ef      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800c2ca:	f7ff fc72 	bl	800bbb2 <LL_RCC_LSI2_IsReady>
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d0f1      	beq.n	800c2b8 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	699b      	ldr	r3, [r3, #24]
 800c2d8:	4618      	mov	r0, r3
 800c2da:	f7ff fc7c 	bl	800bbd6 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800c2de:	f7ff fc23 	bl	800bb28 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c2e2:	f7fa ff6d 	bl	80071c0 <HAL_GetTick>
 800c2e6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800c2e8:	e008      	b.n	800c2fc <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800c2ea:	f7fa ff69 	bl	80071c0 <HAL_GetTick>
 800c2ee:	4602      	mov	r2, r0
 800c2f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2f2:	1ad3      	subs	r3, r2, r3
 800c2f4:	2b02      	cmp	r3, #2
 800c2f6:	d901      	bls.n	800c2fc <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800c2f8:	2303      	movs	r3, #3
 800c2fa:	e1d6      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800c2fc:	f7ff fc25 	bl	800bb4a <LL_RCC_LSI1_IsReady>
 800c300:	4603      	mov	r3, r0
 800c302:	2b00      	cmp	r3, #0
 800c304:	d1f1      	bne.n	800c2ea <HAL_RCC_OscConfig+0x31a>
 800c306:	e051      	b.n	800c3ac <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800c308:	f7ff fbfd 	bl	800bb06 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c30c:	f7fa ff58 	bl	80071c0 <HAL_GetTick>
 800c310:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800c312:	e00c      	b.n	800c32e <HAL_RCC_OscConfig+0x35e>
 800c314:	2000002c 	.word	0x2000002c
 800c318:	20000030 	.word	0x20000030
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800c31c:	f7fa ff50 	bl	80071c0 <HAL_GetTick>
 800c320:	4602      	mov	r2, r0
 800c322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c324:	1ad3      	subs	r3, r2, r3
 800c326:	2b02      	cmp	r3, #2
 800c328:	d901      	bls.n	800c32e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800c32a:	2303      	movs	r3, #3
 800c32c:	e1bd      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800c32e:	f7ff fc0c 	bl	800bb4a <LL_RCC_LSI1_IsReady>
 800c332:	4603      	mov	r3, r0
 800c334:	2b00      	cmp	r3, #0
 800c336:	d0f1      	beq.n	800c31c <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800c338:	f7ff fc2a 	bl	800bb90 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800c33c:	e008      	b.n	800c350 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800c33e:	f7fa ff3f 	bl	80071c0 <HAL_GetTick>
 800c342:	4602      	mov	r2, r0
 800c344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c346:	1ad3      	subs	r3, r2, r3
 800c348:	2b03      	cmp	r3, #3
 800c34a:	d901      	bls.n	800c350 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800c34c:	2303      	movs	r3, #3
 800c34e:	e1ac      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800c350:	f7ff fc2f 	bl	800bbb2 <LL_RCC_LSI2_IsReady>
 800c354:	4603      	mov	r3, r0
 800c356:	2b00      	cmp	r3, #0
 800c358:	d1f1      	bne.n	800c33e <HAL_RCC_OscConfig+0x36e>
 800c35a:	e027      	b.n	800c3ac <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800c35c:	f7ff fc18 	bl	800bb90 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c360:	f7fa ff2e 	bl	80071c0 <HAL_GetTick>
 800c364:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800c366:	e008      	b.n	800c37a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800c368:	f7fa ff2a 	bl	80071c0 <HAL_GetTick>
 800c36c:	4602      	mov	r2, r0
 800c36e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c370:	1ad3      	subs	r3, r2, r3
 800c372:	2b03      	cmp	r3, #3
 800c374:	d901      	bls.n	800c37a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800c376:	2303      	movs	r3, #3
 800c378:	e197      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800c37a:	f7ff fc1a 	bl	800bbb2 <LL_RCC_LSI2_IsReady>
 800c37e:	4603      	mov	r3, r0
 800c380:	2b00      	cmp	r3, #0
 800c382:	d1f1      	bne.n	800c368 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800c384:	f7ff fbd0 	bl	800bb28 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c388:	f7fa ff1a 	bl	80071c0 <HAL_GetTick>
 800c38c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800c38e:	e008      	b.n	800c3a2 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800c390:	f7fa ff16 	bl	80071c0 <HAL_GetTick>
 800c394:	4602      	mov	r2, r0
 800c396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c398:	1ad3      	subs	r3, r2, r3
 800c39a:	2b02      	cmp	r3, #2
 800c39c:	d901      	bls.n	800c3a2 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800c39e:	2303      	movs	r3, #3
 800c3a0:	e183      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800c3a2:	f7ff fbd2 	bl	800bb4a <LL_RCC_LSI1_IsReady>
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d1f1      	bne.n	800c390 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	f003 0304 	and.w	r3, r3, #4
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d05b      	beq.n	800c470 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c3b8:	4ba7      	ldr	r3, [pc, #668]	@ (800c658 <HAL_RCC_OscConfig+0x688>)
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d114      	bne.n	800c3ee <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800c3c4:	f7ff fa60 	bl	800b888 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c3c8:	f7fa fefa 	bl	80071c0 <HAL_GetTick>
 800c3cc:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c3ce:	e008      	b.n	800c3e2 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c3d0:	f7fa fef6 	bl	80071c0 <HAL_GetTick>
 800c3d4:	4602      	mov	r2, r0
 800c3d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3d8:	1ad3      	subs	r3, r2, r3
 800c3da:	2b02      	cmp	r3, #2
 800c3dc:	d901      	bls.n	800c3e2 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800c3de:	2303      	movs	r3, #3
 800c3e0:	e163      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c3e2:	4b9d      	ldr	r3, [pc, #628]	@ (800c658 <HAL_RCC_OscConfig+0x688>)
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d0f0      	beq.n	800c3d0 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	689b      	ldr	r3, [r3, #8]
 800c3f2:	2b01      	cmp	r3, #1
 800c3f4:	d102      	bne.n	800c3fc <HAL_RCC_OscConfig+0x42c>
 800c3f6:	f7ff fb30 	bl	800ba5a <LL_RCC_LSE_Enable>
 800c3fa:	e00c      	b.n	800c416 <HAL_RCC_OscConfig+0x446>
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	689b      	ldr	r3, [r3, #8]
 800c400:	2b05      	cmp	r3, #5
 800c402:	d104      	bne.n	800c40e <HAL_RCC_OscConfig+0x43e>
 800c404:	f7ff fb4b 	bl	800ba9e <LL_RCC_LSE_EnableBypass>
 800c408:	f7ff fb27 	bl	800ba5a <LL_RCC_LSE_Enable>
 800c40c:	e003      	b.n	800c416 <HAL_RCC_OscConfig+0x446>
 800c40e:	f7ff fb35 	bl	800ba7c <LL_RCC_LSE_Disable>
 800c412:	f7ff fb55 	bl	800bac0 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	689b      	ldr	r3, [r3, #8]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d014      	beq.n	800c448 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c41e:	f7fa fecf 	bl	80071c0 <HAL_GetTick>
 800c422:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800c424:	e00a      	b.n	800c43c <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c426:	f7fa fecb 	bl	80071c0 <HAL_GetTick>
 800c42a:	4602      	mov	r2, r0
 800c42c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c42e:	1ad3      	subs	r3, r2, r3
 800c430:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c434:	4293      	cmp	r3, r2
 800c436:	d901      	bls.n	800c43c <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800c438:	2303      	movs	r3, #3
 800c43a:	e136      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800c43c:	f7ff fb51 	bl	800bae2 <LL_RCC_LSE_IsReady>
 800c440:	4603      	mov	r3, r0
 800c442:	2b00      	cmp	r3, #0
 800c444:	d0ef      	beq.n	800c426 <HAL_RCC_OscConfig+0x456>
 800c446:	e013      	b.n	800c470 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c448:	f7fa feba 	bl	80071c0 <HAL_GetTick>
 800c44c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800c44e:	e00a      	b.n	800c466 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c450:	f7fa feb6 	bl	80071c0 <HAL_GetTick>
 800c454:	4602      	mov	r2, r0
 800c456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c458:	1ad3      	subs	r3, r2, r3
 800c45a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c45e:	4293      	cmp	r3, r2
 800c460:	d901      	bls.n	800c466 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800c462:	2303      	movs	r3, #3
 800c464:	e121      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800c466:	f7ff fb3c 	bl	800bae2 <LL_RCC_LSE_IsReady>
 800c46a:	4603      	mov	r3, r0
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d1ef      	bne.n	800c450 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d02c      	beq.n	800c4d6 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c480:	2b00      	cmp	r3, #0
 800c482:	d014      	beq.n	800c4ae <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c484:	f7ff fab5 	bl	800b9f2 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c488:	f7fa fe9a 	bl	80071c0 <HAL_GetTick>
 800c48c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800c48e:	e008      	b.n	800c4a2 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c490:	f7fa fe96 	bl	80071c0 <HAL_GetTick>
 800c494:	4602      	mov	r2, r0
 800c496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c498:	1ad3      	subs	r3, r2, r3
 800c49a:	2b02      	cmp	r3, #2
 800c49c:	d901      	bls.n	800c4a2 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800c49e:	2303      	movs	r3, #3
 800c4a0:	e103      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800c4a2:	f7ff fac8 	bl	800ba36 <LL_RCC_HSI48_IsReady>
 800c4a6:	4603      	mov	r3, r0
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d0f1      	beq.n	800c490 <HAL_RCC_OscConfig+0x4c0>
 800c4ac:	e013      	b.n	800c4d6 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c4ae:	f7ff fab1 	bl	800ba14 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c4b2:	f7fa fe85 	bl	80071c0 <HAL_GetTick>
 800c4b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800c4b8:	e008      	b.n	800c4cc <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c4ba:	f7fa fe81 	bl	80071c0 <HAL_GetTick>
 800c4be:	4602      	mov	r2, r0
 800c4c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4c2:	1ad3      	subs	r3, r2, r3
 800c4c4:	2b02      	cmp	r3, #2
 800c4c6:	d901      	bls.n	800c4cc <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800c4c8:	2303      	movs	r3, #3
 800c4ca:	e0ee      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800c4cc:	f7ff fab3 	bl	800ba36 <LL_RCC_HSI48_IsReady>
 800c4d0:	4603      	mov	r3, r0
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d1f1      	bne.n	800c4ba <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	f000 80e4 	beq.w	800c6a8 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c4e0:	f7ff fc11 	bl	800bd06 <LL_RCC_GetSysClkSource>
 800c4e4:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800c4e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c4ea:	68db      	ldr	r3, [r3, #12]
 800c4ec:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4f2:	2b02      	cmp	r3, #2
 800c4f4:	f040 80b4 	bne.w	800c660 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	f003 0203 	and.w	r2, r3, #3
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c502:	429a      	cmp	r2, r3
 800c504:	d123      	bne.n	800c54e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c510:	429a      	cmp	r2, r3
 800c512:	d11c      	bne.n	800c54e <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	0a1b      	lsrs	r3, r3, #8
 800c518:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c520:	429a      	cmp	r2, r3
 800c522:	d114      	bne.n	800c54e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800c52e:	429a      	cmp	r2, r3
 800c530:	d10d      	bne.n	800c54e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c53c:	429a      	cmp	r2, r3
 800c53e:	d106      	bne.n	800c54e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c54a:	429a      	cmp	r2, r3
 800c54c:	d05d      	beq.n	800c60a <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c54e:	693b      	ldr	r3, [r7, #16]
 800c550:	2b0c      	cmp	r3, #12
 800c552:	d058      	beq.n	800c606 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800c554:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d001      	beq.n	800c566 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800c562:	2301      	movs	r3, #1
 800c564:	e0a1      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800c566:	f7ff fc84 	bl	800be72 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c56a:	f7fa fe29 	bl	80071c0 <HAL_GetTick>
 800c56e:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c570:	e008      	b.n	800c584 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c572:	f7fa fe25 	bl	80071c0 <HAL_GetTick>
 800c576:	4602      	mov	r2, r0
 800c578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c57a:	1ad3      	subs	r3, r2, r3
 800c57c:	2b02      	cmp	r3, #2
 800c57e:	d901      	bls.n	800c584 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800c580:	2303      	movs	r3, #3
 800c582:	e092      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c584:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d1ef      	bne.n	800c572 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c592:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c596:	68da      	ldr	r2, [r3, #12]
 800c598:	4b30      	ldr	r3, [pc, #192]	@ (800c65c <HAL_RCC_OscConfig+0x68c>)
 800c59a:	4013      	ands	r3, r2
 800c59c:	687a      	ldr	r2, [r7, #4]
 800c59e:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800c5a0:	687a      	ldr	r2, [r7, #4]
 800c5a2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c5a4:	4311      	orrs	r1, r2
 800c5a6:	687a      	ldr	r2, [r7, #4]
 800c5a8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800c5aa:	0212      	lsls	r2, r2, #8
 800c5ac:	4311      	orrs	r1, r2
 800c5ae:	687a      	ldr	r2, [r7, #4]
 800c5b0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800c5b2:	4311      	orrs	r1, r2
 800c5b4:	687a      	ldr	r2, [r7, #4]
 800c5b6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800c5b8:	4311      	orrs	r1, r2
 800c5ba:	687a      	ldr	r2, [r7, #4]
 800c5bc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800c5be:	430a      	orrs	r2, r1
 800c5c0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c5c4:	4313      	orrs	r3, r2
 800c5c6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800c5c8:	f7ff fc44 	bl	800be54 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c5cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c5d0:	68db      	ldr	r3, [r3, #12]
 800c5d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c5d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c5da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c5dc:	f7fa fdf0 	bl	80071c0 <HAL_GetTick>
 800c5e0:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c5e2:	e008      	b.n	800c5f6 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c5e4:	f7fa fdec 	bl	80071c0 <HAL_GetTick>
 800c5e8:	4602      	mov	r2, r0
 800c5ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5ec:	1ad3      	subs	r3, r2, r3
 800c5ee:	2b02      	cmp	r3, #2
 800c5f0:	d901      	bls.n	800c5f6 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800c5f2:	2303      	movs	r3, #3
 800c5f4:	e059      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c5f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c600:	2b00      	cmp	r3, #0
 800c602:	d0ef      	beq.n	800c5e4 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c604:	e050      	b.n	800c6a8 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800c606:	2301      	movs	r3, #1
 800c608:	e04f      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c60a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c614:	2b00      	cmp	r3, #0
 800c616:	d147      	bne.n	800c6a8 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800c618:	f7ff fc1c 	bl	800be54 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c61c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c620:	68db      	ldr	r3, [r3, #12]
 800c622:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c626:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c62a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c62c:	f7fa fdc8 	bl	80071c0 <HAL_GetTick>
 800c630:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c632:	e008      	b.n	800c646 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c634:	f7fa fdc4 	bl	80071c0 <HAL_GetTick>
 800c638:	4602      	mov	r2, r0
 800c63a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c63c:	1ad3      	subs	r3, r2, r3
 800c63e:	2b02      	cmp	r3, #2
 800c640:	d901      	bls.n	800c646 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800c642:	2303      	movs	r3, #3
 800c644:	e031      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c646:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c650:	2b00      	cmp	r3, #0
 800c652:	d0ef      	beq.n	800c634 <HAL_RCC_OscConfig+0x664>
 800c654:	e028      	b.n	800c6a8 <HAL_RCC_OscConfig+0x6d8>
 800c656:	bf00      	nop
 800c658:	58000400 	.word	0x58000400
 800c65c:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c660:	693b      	ldr	r3, [r7, #16]
 800c662:	2b0c      	cmp	r3, #12
 800c664:	d01e      	beq.n	800c6a4 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c666:	f7ff fc04 	bl	800be72 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c66a:	f7fa fda9 	bl	80071c0 <HAL_GetTick>
 800c66e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c670:	e008      	b.n	800c684 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c672:	f7fa fda5 	bl	80071c0 <HAL_GetTick>
 800c676:	4602      	mov	r2, r0
 800c678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c67a:	1ad3      	subs	r3, r2, r3
 800c67c:	2b02      	cmp	r3, #2
 800c67e:	d901      	bls.n	800c684 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800c680:	2303      	movs	r3, #3
 800c682:	e012      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c684:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d1ef      	bne.n	800c672 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800c692:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c696:	68da      	ldr	r2, [r3, #12]
 800c698:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c69c:	4b05      	ldr	r3, [pc, #20]	@ (800c6b4 <HAL_RCC_OscConfig+0x6e4>)
 800c69e:	4013      	ands	r3, r2
 800c6a0:	60cb      	str	r3, [r1, #12]
 800c6a2:	e001      	b.n	800c6a8 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800c6a4:	2301      	movs	r3, #1
 800c6a6:	e000      	b.n	800c6aa <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800c6a8:	2300      	movs	r3, #0
}
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	3734      	adds	r7, #52	@ 0x34
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	bd90      	pop	{r4, r7, pc}
 800c6b2:	bf00      	nop
 800c6b4:	eefefffc 	.word	0xeefefffc

0800c6b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b084      	sub	sp, #16
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
 800c6c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d101      	bne.n	800c6cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c6c8:	2301      	movs	r3, #1
 800c6ca:	e12d      	b.n	800c928 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c6cc:	4b98      	ldr	r3, [pc, #608]	@ (800c930 <HAL_RCC_ClockConfig+0x278>)
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	f003 0307 	and.w	r3, r3, #7
 800c6d4:	683a      	ldr	r2, [r7, #0]
 800c6d6:	429a      	cmp	r2, r3
 800c6d8:	d91b      	bls.n	800c712 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c6da:	4b95      	ldr	r3, [pc, #596]	@ (800c930 <HAL_RCC_ClockConfig+0x278>)
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	f023 0207 	bic.w	r2, r3, #7
 800c6e2:	4993      	ldr	r1, [pc, #588]	@ (800c930 <HAL_RCC_ClockConfig+0x278>)
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	4313      	orrs	r3, r2
 800c6e8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c6ea:	f7fa fd69 	bl	80071c0 <HAL_GetTick>
 800c6ee:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c6f0:	e008      	b.n	800c704 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800c6f2:	f7fa fd65 	bl	80071c0 <HAL_GetTick>
 800c6f6:	4602      	mov	r2, r0
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	1ad3      	subs	r3, r2, r3
 800c6fc:	2b02      	cmp	r3, #2
 800c6fe:	d901      	bls.n	800c704 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800c700:	2303      	movs	r3, #3
 800c702:	e111      	b.n	800c928 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c704:	4b8a      	ldr	r3, [pc, #552]	@ (800c930 <HAL_RCC_ClockConfig+0x278>)
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	f003 0307 	and.w	r3, r3, #7
 800c70c:	683a      	ldr	r2, [r7, #0]
 800c70e:	429a      	cmp	r2, r3
 800c710:	d1ef      	bne.n	800c6f2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	f003 0302 	and.w	r3, r3, #2
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d016      	beq.n	800c74c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	689b      	ldr	r3, [r3, #8]
 800c722:	4618      	mov	r0, r3
 800c724:	f7ff fafb 	bl	800bd1e <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c728:	f7fa fd4a 	bl	80071c0 <HAL_GetTick>
 800c72c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800c72e:	e008      	b.n	800c742 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c730:	f7fa fd46 	bl	80071c0 <HAL_GetTick>
 800c734:	4602      	mov	r2, r0
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	1ad3      	subs	r3, r2, r3
 800c73a:	2b02      	cmp	r3, #2
 800c73c:	d901      	bls.n	800c742 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800c73e:	2303      	movs	r3, #3
 800c740:	e0f2      	b.n	800c928 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800c742:	f7ff fbe8 	bl	800bf16 <LL_RCC_IsActiveFlag_HPRE>
 800c746:	4603      	mov	r3, r0
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d0f1      	beq.n	800c730 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	f003 0320 	and.w	r3, r3, #32
 800c754:	2b00      	cmp	r3, #0
 800c756:	d016      	beq.n	800c786 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	695b      	ldr	r3, [r3, #20]
 800c75c:	4618      	mov	r0, r3
 800c75e:	f7ff faf2 	bl	800bd46 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c762:	f7fa fd2d 	bl	80071c0 <HAL_GetTick>
 800c766:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800c768:	e008      	b.n	800c77c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c76a:	f7fa fd29 	bl	80071c0 <HAL_GetTick>
 800c76e:	4602      	mov	r2, r0
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	1ad3      	subs	r3, r2, r3
 800c774:	2b02      	cmp	r3, #2
 800c776:	d901      	bls.n	800c77c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800c778:	2303      	movs	r3, #3
 800c77a:	e0d5      	b.n	800c928 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800c77c:	f7ff fbdd 	bl	800bf3a <LL_RCC_IsActiveFlag_C2HPRE>
 800c780:	4603      	mov	r3, r0
 800c782:	2b00      	cmp	r3, #0
 800c784:	d0f1      	beq.n	800c76a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d016      	beq.n	800c7c0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	699b      	ldr	r3, [r3, #24]
 800c796:	4618      	mov	r0, r3
 800c798:	f7ff faeb 	bl	800bd72 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c79c:	f7fa fd10 	bl	80071c0 <HAL_GetTick>
 800c7a0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800c7a2:	e008      	b.n	800c7b6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c7a4:	f7fa fd0c 	bl	80071c0 <HAL_GetTick>
 800c7a8:	4602      	mov	r2, r0
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	1ad3      	subs	r3, r2, r3
 800c7ae:	2b02      	cmp	r3, #2
 800c7b0:	d901      	bls.n	800c7b6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800c7b2:	2303      	movs	r3, #3
 800c7b4:	e0b8      	b.n	800c928 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800c7b6:	f7ff fbd3 	bl	800bf60 <LL_RCC_IsActiveFlag_SHDHPRE>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d0f1      	beq.n	800c7a4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	f003 0304 	and.w	r3, r3, #4
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d016      	beq.n	800c7fa <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	68db      	ldr	r3, [r3, #12]
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	f7ff fae5 	bl	800bda0 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c7d6:	f7fa fcf3 	bl	80071c0 <HAL_GetTick>
 800c7da:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800c7dc:	e008      	b.n	800c7f0 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c7de:	f7fa fcef 	bl	80071c0 <HAL_GetTick>
 800c7e2:	4602      	mov	r2, r0
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	1ad3      	subs	r3, r2, r3
 800c7e8:	2b02      	cmp	r3, #2
 800c7ea:	d901      	bls.n	800c7f0 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800c7ec:	2303      	movs	r3, #3
 800c7ee:	e09b      	b.n	800c928 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800c7f0:	f7ff fbc9 	bl	800bf86 <LL_RCC_IsActiveFlag_PPRE1>
 800c7f4:	4603      	mov	r3, r0
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d0f1      	beq.n	800c7de <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	f003 0308 	and.w	r3, r3, #8
 800c802:	2b00      	cmp	r3, #0
 800c804:	d017      	beq.n	800c836 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	691b      	ldr	r3, [r3, #16]
 800c80a:	00db      	lsls	r3, r3, #3
 800c80c:	4618      	mov	r0, r3
 800c80e:	f7ff fadb 	bl	800bdc8 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c812:	f7fa fcd5 	bl	80071c0 <HAL_GetTick>
 800c816:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800c818:	e008      	b.n	800c82c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c81a:	f7fa fcd1 	bl	80071c0 <HAL_GetTick>
 800c81e:	4602      	mov	r2, r0
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	1ad3      	subs	r3, r2, r3
 800c824:	2b02      	cmp	r3, #2
 800c826:	d901      	bls.n	800c82c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800c828:	2303      	movs	r3, #3
 800c82a:	e07d      	b.n	800c928 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800c82c:	f7ff fbbd 	bl	800bfaa <LL_RCC_IsActiveFlag_PPRE2>
 800c830:	4603      	mov	r3, r0
 800c832:	2b00      	cmp	r3, #0
 800c834:	d0f1      	beq.n	800c81a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	f003 0301 	and.w	r3, r3, #1
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d043      	beq.n	800c8ca <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	685b      	ldr	r3, [r3, #4]
 800c846:	2b02      	cmp	r3, #2
 800c848:	d106      	bne.n	800c858 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800c84a:	f7ff f87b 	bl	800b944 <LL_RCC_HSE_IsReady>
 800c84e:	4603      	mov	r3, r0
 800c850:	2b00      	cmp	r3, #0
 800c852:	d11e      	bne.n	800c892 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c854:	2301      	movs	r3, #1
 800c856:	e067      	b.n	800c928 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	685b      	ldr	r3, [r3, #4]
 800c85c:	2b03      	cmp	r3, #3
 800c85e:	d106      	bne.n	800c86e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800c860:	f7ff fb16 	bl	800be90 <LL_RCC_PLL_IsReady>
 800c864:	4603      	mov	r3, r0
 800c866:	2b00      	cmp	r3, #0
 800c868:	d113      	bne.n	800c892 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c86a:	2301      	movs	r3, #1
 800c86c:	e05c      	b.n	800c928 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	685b      	ldr	r3, [r3, #4]
 800c872:	2b00      	cmp	r3, #0
 800c874:	d106      	bne.n	800c884 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800c876:	f7ff f9e3 	bl	800bc40 <LL_RCC_MSI_IsReady>
 800c87a:	4603      	mov	r3, r0
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d108      	bne.n	800c892 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c880:	2301      	movs	r3, #1
 800c882:	e051      	b.n	800c928 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800c884:	f7ff f88e 	bl	800b9a4 <LL_RCC_HSI_IsReady>
 800c888:	4603      	mov	r3, r0
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d101      	bne.n	800c892 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c88e:	2301      	movs	r3, #1
 800c890:	e04a      	b.n	800c928 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	685b      	ldr	r3, [r3, #4]
 800c896:	4618      	mov	r0, r3
 800c898:	f7ff fa21 	bl	800bcde <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c89c:	f7fa fc90 	bl	80071c0 <HAL_GetTick>
 800c8a0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c8a2:	e00a      	b.n	800c8ba <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c8a4:	f7fa fc8c 	bl	80071c0 <HAL_GetTick>
 800c8a8:	4602      	mov	r2, r0
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	1ad3      	subs	r3, r2, r3
 800c8ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c8b2:	4293      	cmp	r3, r2
 800c8b4:	d901      	bls.n	800c8ba <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800c8b6:	2303      	movs	r3, #3
 800c8b8:	e036      	b.n	800c928 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c8ba:	f7ff fa24 	bl	800bd06 <LL_RCC_GetSysClkSource>
 800c8be:	4602      	mov	r2, r0
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	685b      	ldr	r3, [r3, #4]
 800c8c4:	009b      	lsls	r3, r3, #2
 800c8c6:	429a      	cmp	r2, r3
 800c8c8:	d1ec      	bne.n	800c8a4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c8ca:	4b19      	ldr	r3, [pc, #100]	@ (800c930 <HAL_RCC_ClockConfig+0x278>)
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	f003 0307 	and.w	r3, r3, #7
 800c8d2:	683a      	ldr	r2, [r7, #0]
 800c8d4:	429a      	cmp	r2, r3
 800c8d6:	d21b      	bcs.n	800c910 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c8d8:	4b15      	ldr	r3, [pc, #84]	@ (800c930 <HAL_RCC_ClockConfig+0x278>)
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	f023 0207 	bic.w	r2, r3, #7
 800c8e0:	4913      	ldr	r1, [pc, #76]	@ (800c930 <HAL_RCC_ClockConfig+0x278>)
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	4313      	orrs	r3, r2
 800c8e6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c8e8:	f7fa fc6a 	bl	80071c0 <HAL_GetTick>
 800c8ec:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c8ee:	e008      	b.n	800c902 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800c8f0:	f7fa fc66 	bl	80071c0 <HAL_GetTick>
 800c8f4:	4602      	mov	r2, r0
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	1ad3      	subs	r3, r2, r3
 800c8fa:	2b02      	cmp	r3, #2
 800c8fc:	d901      	bls.n	800c902 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800c8fe:	2303      	movs	r3, #3
 800c900:	e012      	b.n	800c928 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c902:	4b0b      	ldr	r3, [pc, #44]	@ (800c930 <HAL_RCC_ClockConfig+0x278>)
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	f003 0307 	and.w	r3, r3, #7
 800c90a:	683a      	ldr	r2, [r7, #0]
 800c90c:	429a      	cmp	r2, r3
 800c90e:	d1ef      	bne.n	800c8f0 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800c910:	f000 f87e 	bl	800ca10 <HAL_RCC_GetHCLKFreq>
 800c914:	4603      	mov	r3, r0
 800c916:	4a07      	ldr	r2, [pc, #28]	@ (800c934 <HAL_RCC_ClockConfig+0x27c>)
 800c918:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800c91a:	f7fa fc5d 	bl	80071d8 <HAL_GetTickPrio>
 800c91e:	4603      	mov	r3, r0
 800c920:	4618      	mov	r0, r3
 800c922:	f7fa fbff 	bl	8007124 <HAL_InitTick>
 800c926:	4603      	mov	r3, r0
}
 800c928:	4618      	mov	r0, r3
 800c92a:	3710      	adds	r7, #16
 800c92c:	46bd      	mov	sp, r7
 800c92e:	bd80      	pop	{r7, pc}
 800c930:	58004000 	.word	0x58004000
 800c934:	2000002c 	.word	0x2000002c

0800c938 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c938:	b590      	push	{r4, r7, lr}
 800c93a:	b085      	sub	sp, #20
 800c93c:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c93e:	f7ff f9e2 	bl	800bd06 <LL_RCC_GetSysClkSource>
 800c942:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d10a      	bne.n	800c960 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800c94a:	f7ff f99e 	bl	800bc8a <LL_RCC_MSI_GetRange>
 800c94e:	4603      	mov	r3, r0
 800c950:	091b      	lsrs	r3, r3, #4
 800c952:	f003 030f 	and.w	r3, r3, #15
 800c956:	4a2b      	ldr	r2, [pc, #172]	@ (800ca04 <HAL_RCC_GetSysClockFreq+0xcc>)
 800c958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c95c:	60fb      	str	r3, [r7, #12]
 800c95e:	e04b      	b.n	800c9f8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	2b04      	cmp	r3, #4
 800c964:	d102      	bne.n	800c96c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c966:	4b28      	ldr	r3, [pc, #160]	@ (800ca08 <HAL_RCC_GetSysClockFreq+0xd0>)
 800c968:	60fb      	str	r3, [r7, #12]
 800c96a:	e045      	b.n	800c9f8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2b08      	cmp	r3, #8
 800c970:	d10a      	bne.n	800c988 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800c972:	f7fe ffb7 	bl	800b8e4 <LL_RCC_HSE_IsEnabledDiv2>
 800c976:	4603      	mov	r3, r0
 800c978:	2b01      	cmp	r3, #1
 800c97a:	d102      	bne.n	800c982 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800c97c:	4b22      	ldr	r3, [pc, #136]	@ (800ca08 <HAL_RCC_GetSysClockFreq+0xd0>)
 800c97e:	60fb      	str	r3, [r7, #12]
 800c980:	e03a      	b.n	800c9f8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800c982:	4b22      	ldr	r3, [pc, #136]	@ (800ca0c <HAL_RCC_GetSysClockFreq+0xd4>)
 800c984:	60fb      	str	r3, [r7, #12]
 800c986:	e037      	b.n	800c9f8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800c988:	f7ff fab9 	bl	800befe <LL_RCC_PLL_GetMainSource>
 800c98c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800c98e:	683b      	ldr	r3, [r7, #0]
 800c990:	2b02      	cmp	r3, #2
 800c992:	d003      	beq.n	800c99c <HAL_RCC_GetSysClockFreq+0x64>
 800c994:	683b      	ldr	r3, [r7, #0]
 800c996:	2b03      	cmp	r3, #3
 800c998:	d003      	beq.n	800c9a2 <HAL_RCC_GetSysClockFreq+0x6a>
 800c99a:	e00d      	b.n	800c9b8 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800c99c:	4b1a      	ldr	r3, [pc, #104]	@ (800ca08 <HAL_RCC_GetSysClockFreq+0xd0>)
 800c99e:	60bb      	str	r3, [r7, #8]
        break;
 800c9a0:	e015      	b.n	800c9ce <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800c9a2:	f7fe ff9f 	bl	800b8e4 <LL_RCC_HSE_IsEnabledDiv2>
 800c9a6:	4603      	mov	r3, r0
 800c9a8:	2b01      	cmp	r3, #1
 800c9aa:	d102      	bne.n	800c9b2 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800c9ac:	4b16      	ldr	r3, [pc, #88]	@ (800ca08 <HAL_RCC_GetSysClockFreq+0xd0>)
 800c9ae:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800c9b0:	e00d      	b.n	800c9ce <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800c9b2:	4b16      	ldr	r3, [pc, #88]	@ (800ca0c <HAL_RCC_GetSysClockFreq+0xd4>)
 800c9b4:	60bb      	str	r3, [r7, #8]
        break;
 800c9b6:	e00a      	b.n	800c9ce <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800c9b8:	f7ff f967 	bl	800bc8a <LL_RCC_MSI_GetRange>
 800c9bc:	4603      	mov	r3, r0
 800c9be:	091b      	lsrs	r3, r3, #4
 800c9c0:	f003 030f 	and.w	r3, r3, #15
 800c9c4:	4a0f      	ldr	r2, [pc, #60]	@ (800ca04 <HAL_RCC_GetSysClockFreq+0xcc>)
 800c9c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c9ca:	60bb      	str	r3, [r7, #8]
        break;
 800c9cc:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800c9ce:	f7ff fa71 	bl	800beb4 <LL_RCC_PLL_GetN>
 800c9d2:	4602      	mov	r2, r0
 800c9d4:	68bb      	ldr	r3, [r7, #8]
 800c9d6:	fb03 f402 	mul.w	r4, r3, r2
 800c9da:	f7ff fa84 	bl	800bee6 <LL_RCC_PLL_GetDivider>
 800c9de:	4603      	mov	r3, r0
 800c9e0:	091b      	lsrs	r3, r3, #4
 800c9e2:	3301      	adds	r3, #1
 800c9e4:	fbb4 f4f3 	udiv	r4, r4, r3
 800c9e8:	f7ff fa71 	bl	800bece <LL_RCC_PLL_GetR>
 800c9ec:	4603      	mov	r3, r0
 800c9ee:	0f5b      	lsrs	r3, r3, #29
 800c9f0:	3301      	adds	r3, #1
 800c9f2:	fbb4 f3f3 	udiv	r3, r4, r3
 800c9f6:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800c9f8:	68fb      	ldr	r3, [r7, #12]
}
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	3714      	adds	r7, #20
 800c9fe:	46bd      	mov	sp, r7
 800ca00:	bd90      	pop	{r4, r7, pc}
 800ca02:	bf00      	nop
 800ca04:	08021db4 	.word	0x08021db4
 800ca08:	00f42400 	.word	0x00f42400
 800ca0c:	01e84800 	.word	0x01e84800

0800ca10 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ca10:	b598      	push	{r3, r4, r7, lr}
 800ca12:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800ca14:	f7ff ff90 	bl	800c938 <HAL_RCC_GetSysClockFreq>
 800ca18:	4604      	mov	r4, r0
 800ca1a:	f7ff f9e9 	bl	800bdf0 <LL_RCC_GetAHBPrescaler>
 800ca1e:	4603      	mov	r3, r0
 800ca20:	091b      	lsrs	r3, r3, #4
 800ca22:	f003 030f 	and.w	r3, r3, #15
 800ca26:	4a03      	ldr	r2, [pc, #12]	@ (800ca34 <HAL_RCC_GetHCLKFreq+0x24>)
 800ca28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ca2c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800ca30:	4618      	mov	r0, r3
 800ca32:	bd98      	pop	{r3, r4, r7, pc}
 800ca34:	08021d54 	.word	0x08021d54

0800ca38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ca38:	b598      	push	{r3, r4, r7, lr}
 800ca3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800ca3c:	f7ff ffe8 	bl	800ca10 <HAL_RCC_GetHCLKFreq>
 800ca40:	4604      	mov	r4, r0
 800ca42:	f7ff f9ef 	bl	800be24 <LL_RCC_GetAPB1Prescaler>
 800ca46:	4603      	mov	r3, r0
 800ca48:	0a1b      	lsrs	r3, r3, #8
 800ca4a:	f003 0307 	and.w	r3, r3, #7
 800ca4e:	4a04      	ldr	r2, [pc, #16]	@ (800ca60 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ca50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ca54:	f003 031f 	and.w	r3, r3, #31
 800ca58:	fa24 f303 	lsr.w	r3, r4, r3
}
 800ca5c:	4618      	mov	r0, r3
 800ca5e:	bd98      	pop	{r3, r4, r7, pc}
 800ca60:	08021d94 	.word	0x08021d94

0800ca64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ca64:	b598      	push	{r3, r4, r7, lr}
 800ca66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800ca68:	f7ff ffd2 	bl	800ca10 <HAL_RCC_GetHCLKFreq>
 800ca6c:	4604      	mov	r4, r0
 800ca6e:	f7ff f9e5 	bl	800be3c <LL_RCC_GetAPB2Prescaler>
 800ca72:	4603      	mov	r3, r0
 800ca74:	0adb      	lsrs	r3, r3, #11
 800ca76:	f003 0307 	and.w	r3, r3, #7
 800ca7a:	4a04      	ldr	r2, [pc, #16]	@ (800ca8c <HAL_RCC_GetPCLK2Freq+0x28>)
 800ca7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ca80:	f003 031f 	and.w	r3, r3, #31
 800ca84:	fa24 f303 	lsr.w	r3, r4, r3
}
 800ca88:	4618      	mov	r0, r3
 800ca8a:	bd98      	pop	{r3, r4, r7, pc}
 800ca8c:	08021d94 	.word	0x08021d94

0800ca90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800ca90:	b590      	push	{r4, r7, lr}
 800ca92:	b085      	sub	sp, #20
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	2bb0      	cmp	r3, #176	@ 0xb0
 800ca9c:	d903      	bls.n	800caa6 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800ca9e:	4b15      	ldr	r3, [pc, #84]	@ (800caf4 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800caa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800caa2:	60fb      	str	r3, [r7, #12]
 800caa4:	e007      	b.n	800cab6 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	091b      	lsrs	r3, r3, #4
 800caaa:	f003 030f 	and.w	r3, r3, #15
 800caae:	4a11      	ldr	r2, [pc, #68]	@ (800caf4 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800cab0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cab4:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800cab6:	f7ff f9a7 	bl	800be08 <LL_RCC_GetAHB4Prescaler>
 800caba:	4603      	mov	r3, r0
 800cabc:	091b      	lsrs	r3, r3, #4
 800cabe:	f003 030f 	and.w	r3, r3, #15
 800cac2:	4a0d      	ldr	r2, [pc, #52]	@ (800caf8 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800cac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cac8:	68fa      	ldr	r2, [r7, #12]
 800caca:	fbb2 f3f3 	udiv	r3, r2, r3
 800cace:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800cad0:	68bb      	ldr	r3, [r7, #8]
 800cad2:	4a0a      	ldr	r2, [pc, #40]	@ (800cafc <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800cad4:	fba2 2303 	umull	r2, r3, r2, r3
 800cad8:	0c9c      	lsrs	r4, r3, #18
 800cada:	f7fe fee5 	bl	800b8a8 <HAL_PWREx_GetVoltageRange>
 800cade:	4603      	mov	r3, r0
 800cae0:	4619      	mov	r1, r3
 800cae2:	4620      	mov	r0, r4
 800cae4:	f000 f80c 	bl	800cb00 <RCC_SetFlashLatency>
 800cae8:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800caea:	4618      	mov	r0, r3
 800caec:	3714      	adds	r7, #20
 800caee:	46bd      	mov	sp, r7
 800caf0:	bd90      	pop	{r4, r7, pc}
 800caf2:	bf00      	nop
 800caf4:	08021db4 	.word	0x08021db4
 800caf8:	08021d54 	.word	0x08021d54
 800cafc:	431bde83 	.word	0x431bde83

0800cb00 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800cb00:	b590      	push	{r4, r7, lr}
 800cb02:	b093      	sub	sp, #76	@ 0x4c
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	6078      	str	r0, [r7, #4]
 800cb08:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800cb0a:	4b37      	ldr	r3, [pc, #220]	@ (800cbe8 <RCC_SetFlashLatency+0xe8>)
 800cb0c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800cb10:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cb12:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800cb16:	4a35      	ldr	r2, [pc, #212]	@ (800cbec <RCC_SetFlashLatency+0xec>)
 800cb18:	f107 031c 	add.w	r3, r7, #28
 800cb1c:	ca07      	ldmia	r2, {r0, r1, r2}
 800cb1e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800cb22:	4b33      	ldr	r3, [pc, #204]	@ (800cbf0 <RCC_SetFlashLatency+0xf0>)
 800cb24:	f107 040c 	add.w	r4, r7, #12
 800cb28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cb2a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800cb2e:	2300      	movs	r3, #0
 800cb30:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800cb32:	683b      	ldr	r3, [r7, #0]
 800cb34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cb38:	d11a      	bne.n	800cb70 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	643b      	str	r3, [r7, #64]	@ 0x40
 800cb3e:	e013      	b.n	800cb68 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800cb40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb42:	009b      	lsls	r3, r3, #2
 800cb44:	3348      	adds	r3, #72	@ 0x48
 800cb46:	443b      	add	r3, r7
 800cb48:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800cb4c:	687a      	ldr	r2, [r7, #4]
 800cb4e:	429a      	cmp	r2, r3
 800cb50:	d807      	bhi.n	800cb62 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800cb52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb54:	009b      	lsls	r3, r3, #2
 800cb56:	3348      	adds	r3, #72	@ 0x48
 800cb58:	443b      	add	r3, r7
 800cb5a:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800cb5e:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800cb60:	e020      	b.n	800cba4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800cb62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb64:	3301      	adds	r3, #1
 800cb66:	643b      	str	r3, [r7, #64]	@ 0x40
 800cb68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb6a:	2b03      	cmp	r3, #3
 800cb6c:	d9e8      	bls.n	800cb40 <RCC_SetFlashLatency+0x40>
 800cb6e:	e019      	b.n	800cba4 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800cb70:	2300      	movs	r3, #0
 800cb72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb74:	e013      	b.n	800cb9e <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800cb76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb78:	009b      	lsls	r3, r3, #2
 800cb7a:	3348      	adds	r3, #72	@ 0x48
 800cb7c:	443b      	add	r3, r7
 800cb7e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800cb82:	687a      	ldr	r2, [r7, #4]
 800cb84:	429a      	cmp	r2, r3
 800cb86:	d807      	bhi.n	800cb98 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800cb88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb8a:	009b      	lsls	r3, r3, #2
 800cb8c:	3348      	adds	r3, #72	@ 0x48
 800cb8e:	443b      	add	r3, r7
 800cb90:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800cb94:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800cb96:	e005      	b.n	800cba4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800cb98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb9a:	3301      	adds	r3, #1
 800cb9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cba0:	2b02      	cmp	r3, #2
 800cba2:	d9e8      	bls.n	800cb76 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800cba4:	4b13      	ldr	r3, [pc, #76]	@ (800cbf4 <RCC_SetFlashLatency+0xf4>)
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	f023 0207 	bic.w	r2, r3, #7
 800cbac:	4911      	ldr	r1, [pc, #68]	@ (800cbf4 <RCC_SetFlashLatency+0xf4>)
 800cbae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cbb0:	4313      	orrs	r3, r2
 800cbb2:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800cbb4:	f7fa fb04 	bl	80071c0 <HAL_GetTick>
 800cbb8:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800cbba:	e008      	b.n	800cbce <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800cbbc:	f7fa fb00 	bl	80071c0 <HAL_GetTick>
 800cbc0:	4602      	mov	r2, r0
 800cbc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbc4:	1ad3      	subs	r3, r2, r3
 800cbc6:	2b02      	cmp	r3, #2
 800cbc8:	d901      	bls.n	800cbce <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800cbca:	2303      	movs	r3, #3
 800cbcc:	e007      	b.n	800cbde <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800cbce:	4b09      	ldr	r3, [pc, #36]	@ (800cbf4 <RCC_SetFlashLatency+0xf4>)
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	f003 0307 	and.w	r3, r3, #7
 800cbd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cbd8:	429a      	cmp	r2, r3
 800cbda:	d1ef      	bne.n	800cbbc <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800cbdc:	2300      	movs	r3, #0
}
 800cbde:	4618      	mov	r0, r3
 800cbe0:	374c      	adds	r7, #76	@ 0x4c
 800cbe2:	46bd      	mov	sp, r7
 800cbe4:	bd90      	pop	{r4, r7, pc}
 800cbe6:	bf00      	nop
 800cbe8:	0801fb40 	.word	0x0801fb40
 800cbec:	0801fb50 	.word	0x0801fb50
 800cbf0:	0801fb5c 	.word	0x0801fb5c
 800cbf4:	58004000 	.word	0x58004000

0800cbf8 <LL_RCC_LSE_IsEnabled>:
{
 800cbf8:	b480      	push	{r7}
 800cbfa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800cbfc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cc00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc04:	f003 0301 	and.w	r3, r3, #1
 800cc08:	2b01      	cmp	r3, #1
 800cc0a:	d101      	bne.n	800cc10 <LL_RCC_LSE_IsEnabled+0x18>
 800cc0c:	2301      	movs	r3, #1
 800cc0e:	e000      	b.n	800cc12 <LL_RCC_LSE_IsEnabled+0x1a>
 800cc10:	2300      	movs	r3, #0
}
 800cc12:	4618      	mov	r0, r3
 800cc14:	46bd      	mov	sp, r7
 800cc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1a:	4770      	bx	lr

0800cc1c <LL_RCC_LSE_IsReady>:
{
 800cc1c:	b480      	push	{r7}
 800cc1e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800cc20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cc24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc28:	f003 0302 	and.w	r3, r3, #2
 800cc2c:	2b02      	cmp	r3, #2
 800cc2e:	d101      	bne.n	800cc34 <LL_RCC_LSE_IsReady+0x18>
 800cc30:	2301      	movs	r3, #1
 800cc32:	e000      	b.n	800cc36 <LL_RCC_LSE_IsReady+0x1a>
 800cc34:	2300      	movs	r3, #0
}
 800cc36:	4618      	mov	r0, r3
 800cc38:	46bd      	mov	sp, r7
 800cc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3e:	4770      	bx	lr

0800cc40 <LL_RCC_SetRFWKPClockSource>:
{
 800cc40:	b480      	push	{r7}
 800cc42:	b083      	sub	sp, #12
 800cc44:	af00      	add	r7, sp, #0
 800cc46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800cc48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cc4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cc50:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800cc54:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	4313      	orrs	r3, r2
 800cc5c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800cc60:	bf00      	nop
 800cc62:	370c      	adds	r7, #12
 800cc64:	46bd      	mov	sp, r7
 800cc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6a:	4770      	bx	lr

0800cc6c <LL_RCC_SetSMPSClockSource>:
{
 800cc6c:	b480      	push	{r7}
 800cc6e:	b083      	sub	sp, #12
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800cc74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cc78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc7a:	f023 0203 	bic.w	r2, r3, #3
 800cc7e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	4313      	orrs	r3, r2
 800cc86:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800cc88:	bf00      	nop
 800cc8a:	370c      	adds	r7, #12
 800cc8c:	46bd      	mov	sp, r7
 800cc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc92:	4770      	bx	lr

0800cc94 <LL_RCC_SetSMPSPrescaler>:
{
 800cc94:	b480      	push	{r7}
 800cc96:	b083      	sub	sp, #12
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800cc9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cca2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800cca6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	4313      	orrs	r3, r2
 800ccae:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800ccb0:	bf00      	nop
 800ccb2:	370c      	adds	r7, #12
 800ccb4:	46bd      	mov	sp, r7
 800ccb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccba:	4770      	bx	lr

0800ccbc <LL_RCC_SetUSARTClockSource>:
{
 800ccbc:	b480      	push	{r7}
 800ccbe:	b083      	sub	sp, #12
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800ccc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ccc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cccc:	f023 0203 	bic.w	r2, r3, #3
 800ccd0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	4313      	orrs	r3, r2
 800ccd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ccdc:	bf00      	nop
 800ccde:	370c      	adds	r7, #12
 800cce0:	46bd      	mov	sp, r7
 800cce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce6:	4770      	bx	lr

0800cce8 <LL_RCC_SetLPUARTClockSource>:
{
 800cce8:	b480      	push	{r7}
 800ccea:	b083      	sub	sp, #12
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800ccf0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ccf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ccf8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ccfc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	4313      	orrs	r3, r2
 800cd04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800cd08:	bf00      	nop
 800cd0a:	370c      	adds	r7, #12
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd12:	4770      	bx	lr

0800cd14 <LL_RCC_SetI2CClockSource>:
{
 800cd14:	b480      	push	{r7}
 800cd16:	b083      	sub	sp, #12
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800cd1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cd20:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	091b      	lsrs	r3, r3, #4
 800cd28:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800cd2c:	43db      	mvns	r3, r3
 800cd2e:	401a      	ands	r2, r3
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	011b      	lsls	r3, r3, #4
 800cd34:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800cd38:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cd3c:	4313      	orrs	r3, r2
 800cd3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800cd42:	bf00      	nop
 800cd44:	370c      	adds	r7, #12
 800cd46:	46bd      	mov	sp, r7
 800cd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4c:	4770      	bx	lr

0800cd4e <LL_RCC_SetLPTIMClockSource>:
{
 800cd4e:	b480      	push	{r7}
 800cd50:	b083      	sub	sp, #12
 800cd52:	af00      	add	r7, sp, #0
 800cd54:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800cd56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cd5a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	0c1b      	lsrs	r3, r3, #16
 800cd62:	041b      	lsls	r3, r3, #16
 800cd64:	43db      	mvns	r3, r3
 800cd66:	401a      	ands	r2, r3
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	041b      	lsls	r3, r3, #16
 800cd6c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cd70:	4313      	orrs	r3, r2
 800cd72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800cd76:	bf00      	nop
 800cd78:	370c      	adds	r7, #12
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd80:	4770      	bx	lr

0800cd82 <LL_RCC_SetSAIClockSource>:
{
 800cd82:	b480      	push	{r7}
 800cd84:	b083      	sub	sp, #12
 800cd86:	af00      	add	r7, sp, #0
 800cd88:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800cd8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cd8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cd92:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800cd96:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	4313      	orrs	r3, r2
 800cd9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800cda2:	bf00      	nop
 800cda4:	370c      	adds	r7, #12
 800cda6:	46bd      	mov	sp, r7
 800cda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdac:	4770      	bx	lr

0800cdae <LL_RCC_SetRNGClockSource>:
{
 800cdae:	b480      	push	{r7}
 800cdb0:	b083      	sub	sp, #12
 800cdb2:	af00      	add	r7, sp, #0
 800cdb4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800cdb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cdba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cdbe:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800cdc2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	4313      	orrs	r3, r2
 800cdca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800cdce:	bf00      	nop
 800cdd0:	370c      	adds	r7, #12
 800cdd2:	46bd      	mov	sp, r7
 800cdd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd8:	4770      	bx	lr

0800cdda <LL_RCC_SetCLK48ClockSource>:
{
 800cdda:	b480      	push	{r7}
 800cddc:	b083      	sub	sp, #12
 800cdde:	af00      	add	r7, sp, #0
 800cde0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800cde2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cde6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cdea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800cdee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	4313      	orrs	r3, r2
 800cdf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800cdfa:	bf00      	nop
 800cdfc:	370c      	adds	r7, #12
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce04:	4770      	bx	lr

0800ce06 <LL_RCC_SetUSBClockSource>:
{
 800ce06:	b580      	push	{r7, lr}
 800ce08:	b082      	sub	sp, #8
 800ce0a:	af00      	add	r7, sp, #0
 800ce0c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800ce0e:	6878      	ldr	r0, [r7, #4]
 800ce10:	f7ff ffe3 	bl	800cdda <LL_RCC_SetCLK48ClockSource>
}
 800ce14:	bf00      	nop
 800ce16:	3708      	adds	r7, #8
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	bd80      	pop	{r7, pc}

0800ce1c <LL_RCC_SetADCClockSource>:
{
 800ce1c:	b480      	push	{r7}
 800ce1e:	b083      	sub	sp, #12
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800ce24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ce28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ce2c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800ce30:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	4313      	orrs	r3, r2
 800ce38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ce3c:	bf00      	nop
 800ce3e:	370c      	adds	r7, #12
 800ce40:	46bd      	mov	sp, r7
 800ce42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce46:	4770      	bx	lr

0800ce48 <LL_RCC_SetRTCClockSource>:
{
 800ce48:	b480      	push	{r7}
 800ce4a:	b083      	sub	sp, #12
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800ce50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ce54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ce5c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	4313      	orrs	r3, r2
 800ce64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800ce68:	bf00      	nop
 800ce6a:	370c      	adds	r7, #12
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce72:	4770      	bx	lr

0800ce74 <LL_RCC_GetRTCClockSource>:
{
 800ce74:	b480      	push	{r7}
 800ce76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800ce78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ce7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800ce84:	4618      	mov	r0, r3
 800ce86:	46bd      	mov	sp, r7
 800ce88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce8c:	4770      	bx	lr

0800ce8e <LL_RCC_ForceBackupDomainReset>:
{
 800ce8e:	b480      	push	{r7}
 800ce90:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800ce92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ce96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce9a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ce9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cea2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800cea6:	bf00      	nop
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceae:	4770      	bx	lr

0800ceb0 <LL_RCC_ReleaseBackupDomainReset>:
{
 800ceb0:	b480      	push	{r7}
 800ceb2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800ceb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ceb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cebc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cec0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cec4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800cec8:	bf00      	nop
 800ceca:	46bd      	mov	sp, r7
 800cecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced0:	4770      	bx	lr

0800ced2 <LL_RCC_PLLSAI1_Enable>:
{
 800ced2:	b480      	push	{r7}
 800ced4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800ced6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cee0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800cee4:	6013      	str	r3, [r2, #0]
}
 800cee6:	bf00      	nop
 800cee8:	46bd      	mov	sp, r7
 800ceea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceee:	4770      	bx	lr

0800cef0 <LL_RCC_PLLSAI1_Disable>:
{
 800cef0:	b480      	push	{r7}
 800cef2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800cef4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cefe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cf02:	6013      	str	r3, [r2, #0]
}
 800cf04:	bf00      	nop
 800cf06:	46bd      	mov	sp, r7
 800cf08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf0c:	4770      	bx	lr

0800cf0e <LL_RCC_PLLSAI1_IsReady>:
{
 800cf0e:	b480      	push	{r7}
 800cf10:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800cf12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cf1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cf20:	d101      	bne.n	800cf26 <LL_RCC_PLLSAI1_IsReady+0x18>
 800cf22:	2301      	movs	r3, #1
 800cf24:	e000      	b.n	800cf28 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800cf26:	2300      	movs	r3, #0
}
 800cf28:	4618      	mov	r0, r3
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf30:	4770      	bx	lr

0800cf32 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800cf32:	b580      	push	{r7, lr}
 800cf34:	b088      	sub	sp, #32
 800cf36:	af00      	add	r7, sp, #0
 800cf38:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800cf3e:	2300      	movs	r3, #0
 800cf40:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d034      	beq.n	800cfb8 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf52:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800cf56:	d021      	beq.n	800cf9c <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800cf58:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800cf5c:	d81b      	bhi.n	800cf96 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800cf5e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cf62:	d01d      	beq.n	800cfa0 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800cf64:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cf68:	d815      	bhi.n	800cf96 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d00b      	beq.n	800cf86 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800cf6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cf72:	d110      	bne.n	800cf96 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800cf74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cf78:	68db      	ldr	r3, [r3, #12]
 800cf7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cf7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cf82:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800cf84:	e00d      	b.n	800cfa2 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	3304      	adds	r3, #4
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	f000 f947 	bl	800d21e <RCCEx_PLLSAI1_ConfigNP>
 800cf90:	4603      	mov	r3, r0
 800cf92:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800cf94:	e005      	b.n	800cfa2 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800cf96:	2301      	movs	r3, #1
 800cf98:	77fb      	strb	r3, [r7, #31]
        break;
 800cf9a:	e002      	b.n	800cfa2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800cf9c:	bf00      	nop
 800cf9e:	e000      	b.n	800cfa2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800cfa0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cfa2:	7ffb      	ldrb	r3, [r7, #31]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d105      	bne.n	800cfb4 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfac:	4618      	mov	r0, r3
 800cfae:	f7ff fee8 	bl	800cd82 <LL_RCC_SetSAIClockSource>
 800cfb2:	e001      	b.n	800cfb8 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cfb4:	7ffb      	ldrb	r3, [r7, #31]
 800cfb6:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d046      	beq.n	800d052 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800cfc4:	f7ff ff56 	bl	800ce74 <LL_RCC_GetRTCClockSource>
 800cfc8:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfce:	69ba      	ldr	r2, [r7, #24]
 800cfd0:	429a      	cmp	r2, r3
 800cfd2:	d03c      	beq.n	800d04e <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800cfd4:	f7fe fc58 	bl	800b888 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800cfd8:	69bb      	ldr	r3, [r7, #24]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d105      	bne.n	800cfea <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	f7ff ff30 	bl	800ce48 <LL_RCC_SetRTCClockSource>
 800cfe8:	e02e      	b.n	800d048 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800cfea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cfee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cff2:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800cff4:	f7ff ff4b 	bl	800ce8e <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800cff8:	f7ff ff5a 	bl	800ceb0 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800cffc:	697b      	ldr	r3, [r7, #20]
 800cffe:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d006:	4313      	orrs	r3, r2
 800d008:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800d00a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d00e:	697b      	ldr	r3, [r7, #20]
 800d010:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800d014:	f7ff fdf0 	bl	800cbf8 <LL_RCC_LSE_IsEnabled>
 800d018:	4603      	mov	r3, r0
 800d01a:	2b01      	cmp	r3, #1
 800d01c:	d114      	bne.n	800d048 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d01e:	f7fa f8cf 	bl	80071c0 <HAL_GetTick>
 800d022:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800d024:	e00b      	b.n	800d03e <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d026:	f7fa f8cb 	bl	80071c0 <HAL_GetTick>
 800d02a:	4602      	mov	r2, r0
 800d02c:	693b      	ldr	r3, [r7, #16]
 800d02e:	1ad3      	subs	r3, r2, r3
 800d030:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d034:	4293      	cmp	r3, r2
 800d036:	d902      	bls.n	800d03e <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800d038:	2303      	movs	r3, #3
 800d03a:	77fb      	strb	r3, [r7, #31]
              break;
 800d03c:	e004      	b.n	800d048 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800d03e:	f7ff fded 	bl	800cc1c <LL_RCC_LSE_IsReady>
 800d042:	4603      	mov	r3, r0
 800d044:	2b01      	cmp	r3, #1
 800d046:	d1ee      	bne.n	800d026 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800d048:	7ffb      	ldrb	r3, [r7, #31]
 800d04a:	77bb      	strb	r3, [r7, #30]
 800d04c:	e001      	b.n	800d052 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d04e:	7ffb      	ldrb	r3, [r7, #31]
 800d050:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	f003 0301 	and.w	r3, r3, #1
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d004      	beq.n	800d068 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	699b      	ldr	r3, [r3, #24]
 800d062:	4618      	mov	r0, r3
 800d064:	f7ff fe2a 	bl	800ccbc <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	f003 0302 	and.w	r3, r3, #2
 800d070:	2b00      	cmp	r3, #0
 800d072:	d004      	beq.n	800d07e <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	69db      	ldr	r3, [r3, #28]
 800d078:	4618      	mov	r0, r3
 800d07a:	f7ff fe35 	bl	800cce8 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	f003 0310 	and.w	r3, r3, #16
 800d086:	2b00      	cmp	r3, #0
 800d088:	d004      	beq.n	800d094 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d08e:	4618      	mov	r0, r3
 800d090:	f7ff fe5d 	bl	800cd4e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	f003 0320 	and.w	r3, r3, #32
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d004      	beq.n	800d0aa <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0a4:	4618      	mov	r0, r3
 800d0a6:	f7ff fe52 	bl	800cd4e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	f003 0304 	and.w	r3, r3, #4
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d004      	beq.n	800d0c0 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	6a1b      	ldr	r3, [r3, #32]
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	f7ff fe2a 	bl	800cd14 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	f003 0308 	and.w	r3, r3, #8
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d004      	beq.n	800d0d6 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	f7ff fe1f 	bl	800cd14 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d022      	beq.n	800d128 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0e6:	4618      	mov	r0, r3
 800d0e8:	f7ff fe8d 	bl	800ce06 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d0f4:	d107      	bne.n	800d106 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800d0f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d0fa:	68db      	ldr	r3, [r3, #12]
 800d0fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d100:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d104:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d10a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d10e:	d10b      	bne.n	800d128 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	3304      	adds	r3, #4
 800d114:	4618      	mov	r0, r3
 800d116:	f000 f8dd 	bl	800d2d4 <RCCEx_PLLSAI1_ConfigNQ>
 800d11a:	4603      	mov	r3, r0
 800d11c:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800d11e:	7ffb      	ldrb	r3, [r7, #31]
 800d120:	2b00      	cmp	r3, #0
 800d122:	d001      	beq.n	800d128 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800d124:	7ffb      	ldrb	r3, [r7, #31]
 800d126:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d130:	2b00      	cmp	r3, #0
 800d132:	d02b      	beq.n	800d18c <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d138:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d13c:	d008      	beq.n	800d150 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d142:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d146:	d003      	beq.n	800d150 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d105      	bne.n	800d15c <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d154:	4618      	mov	r0, r3
 800d156:	f7ff fe2a 	bl	800cdae <LL_RCC_SetRNGClockSource>
 800d15a:	e00a      	b.n	800d172 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d160:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d164:	60fb      	str	r3, [r7, #12]
 800d166:	2000      	movs	r0, #0
 800d168:	f7ff fe21 	bl	800cdae <LL_RCC_SetRNGClockSource>
 800d16c:	68f8      	ldr	r0, [r7, #12]
 800d16e:	f7ff fe34 	bl	800cdda <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d176:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800d17a:	d107      	bne.n	800d18c <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800d17c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d180:	68db      	ldr	r3, [r3, #12]
 800d182:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d186:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d18a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d194:	2b00      	cmp	r3, #0
 800d196:	d022      	beq.n	800d1de <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d19c:	4618      	mov	r0, r3
 800d19e:	f7ff fe3d 	bl	800ce1c <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d1aa:	d107      	bne.n	800d1bc <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d1ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d1b0:	68db      	ldr	r3, [r3, #12]
 800d1b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d1b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d1ba:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d1c4:	d10b      	bne.n	800d1de <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	3304      	adds	r3, #4
 800d1ca:	4618      	mov	r0, r3
 800d1cc:	f000 f8dd 	bl	800d38a <RCCEx_PLLSAI1_ConfigNR>
 800d1d0:	4603      	mov	r3, r0
 800d1d2:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800d1d4:	7ffb      	ldrb	r3, [r7, #31]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d001      	beq.n	800d1de <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800d1da:	7ffb      	ldrb	r3, [r7, #31]
 800d1dc:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d004      	beq.n	800d1f4 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	f7ff fd26 	bl	800cc40 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d009      	beq.n	800d214 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d204:	4618      	mov	r0, r3
 800d206:	f7ff fd45 	bl	800cc94 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d20e:	4618      	mov	r0, r3
 800d210:	f7ff fd2c 	bl	800cc6c <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800d214:	7fbb      	ldrb	r3, [r7, #30]
}
 800d216:	4618      	mov	r0, r3
 800d218:	3720      	adds	r7, #32
 800d21a:	46bd      	mov	sp, r7
 800d21c:	bd80      	pop	{r7, pc}

0800d21e <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800d21e:	b580      	push	{r7, lr}
 800d220:	b084      	sub	sp, #16
 800d222:	af00      	add	r7, sp, #0
 800d224:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d226:	2300      	movs	r3, #0
 800d228:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800d22a:	f7ff fe61 	bl	800cef0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d22e:	f7f9 ffc7 	bl	80071c0 <HAL_GetTick>
 800d232:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d234:	e009      	b.n	800d24a <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d236:	f7f9 ffc3 	bl	80071c0 <HAL_GetTick>
 800d23a:	4602      	mov	r2, r0
 800d23c:	68bb      	ldr	r3, [r7, #8]
 800d23e:	1ad3      	subs	r3, r2, r3
 800d240:	2b02      	cmp	r3, #2
 800d242:	d902      	bls.n	800d24a <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800d244:	2303      	movs	r3, #3
 800d246:	73fb      	strb	r3, [r7, #15]
      break;
 800d248:	e004      	b.n	800d254 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d24a:	f7ff fe60 	bl	800cf0e <LL_RCC_PLLSAI1_IsReady>
 800d24e:	4603      	mov	r3, r0
 800d250:	2b00      	cmp	r3, #0
 800d252:	d1f0      	bne.n	800d236 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800d254:	7bfb      	ldrb	r3, [r7, #15]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d137      	bne.n	800d2ca <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800d25a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d25e:	691b      	ldr	r3, [r3, #16]
 800d260:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	021b      	lsls	r3, r3, #8
 800d26a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d26e:	4313      	orrs	r3, r2
 800d270:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800d272:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d276:	691b      	ldr	r3, [r3, #16]
 800d278:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	685b      	ldr	r3, [r3, #4]
 800d280:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d284:	4313      	orrs	r3, r2
 800d286:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800d288:	f7ff fe23 	bl	800ced2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d28c:	f7f9 ff98 	bl	80071c0 <HAL_GetTick>
 800d290:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d292:	e009      	b.n	800d2a8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d294:	f7f9 ff94 	bl	80071c0 <HAL_GetTick>
 800d298:	4602      	mov	r2, r0
 800d29a:	68bb      	ldr	r3, [r7, #8]
 800d29c:	1ad3      	subs	r3, r2, r3
 800d29e:	2b02      	cmp	r3, #2
 800d2a0:	d902      	bls.n	800d2a8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800d2a2:	2303      	movs	r3, #3
 800d2a4:	73fb      	strb	r3, [r7, #15]
        break;
 800d2a6:	e004      	b.n	800d2b2 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d2a8:	f7ff fe31 	bl	800cf0e <LL_RCC_PLLSAI1_IsReady>
 800d2ac:	4603      	mov	r3, r0
 800d2ae:	2b01      	cmp	r3, #1
 800d2b0:	d1f0      	bne.n	800d294 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800d2b2:	7bfb      	ldrb	r3, [r7, #15]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d108      	bne.n	800d2ca <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800d2b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d2bc:	691a      	ldr	r2, [r3, #16]
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	691b      	ldr	r3, [r3, #16]
 800d2c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d2c6:	4313      	orrs	r3, r2
 800d2c8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800d2ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	3710      	adds	r7, #16
 800d2d0:	46bd      	mov	sp, r7
 800d2d2:	bd80      	pop	{r7, pc}

0800d2d4 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b084      	sub	sp, #16
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d2dc:	2300      	movs	r3, #0
 800d2de:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800d2e0:	f7ff fe06 	bl	800cef0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d2e4:	f7f9 ff6c 	bl	80071c0 <HAL_GetTick>
 800d2e8:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d2ea:	e009      	b.n	800d300 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d2ec:	f7f9 ff68 	bl	80071c0 <HAL_GetTick>
 800d2f0:	4602      	mov	r2, r0
 800d2f2:	68bb      	ldr	r3, [r7, #8]
 800d2f4:	1ad3      	subs	r3, r2, r3
 800d2f6:	2b02      	cmp	r3, #2
 800d2f8:	d902      	bls.n	800d300 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800d2fa:	2303      	movs	r3, #3
 800d2fc:	73fb      	strb	r3, [r7, #15]
      break;
 800d2fe:	e004      	b.n	800d30a <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d300:	f7ff fe05 	bl	800cf0e <LL_RCC_PLLSAI1_IsReady>
 800d304:	4603      	mov	r3, r0
 800d306:	2b00      	cmp	r3, #0
 800d308:	d1f0      	bne.n	800d2ec <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800d30a:	7bfb      	ldrb	r3, [r7, #15]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d137      	bne.n	800d380 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800d310:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d314:	691b      	ldr	r3, [r3, #16]
 800d316:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	021b      	lsls	r3, r3, #8
 800d320:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d324:	4313      	orrs	r3, r2
 800d326:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800d328:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d32c:	691b      	ldr	r3, [r3, #16]
 800d32e:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	689b      	ldr	r3, [r3, #8]
 800d336:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d33a:	4313      	orrs	r3, r2
 800d33c:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800d33e:	f7ff fdc8 	bl	800ced2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d342:	f7f9 ff3d 	bl	80071c0 <HAL_GetTick>
 800d346:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d348:	e009      	b.n	800d35e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d34a:	f7f9 ff39 	bl	80071c0 <HAL_GetTick>
 800d34e:	4602      	mov	r2, r0
 800d350:	68bb      	ldr	r3, [r7, #8]
 800d352:	1ad3      	subs	r3, r2, r3
 800d354:	2b02      	cmp	r3, #2
 800d356:	d902      	bls.n	800d35e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800d358:	2303      	movs	r3, #3
 800d35a:	73fb      	strb	r3, [r7, #15]
        break;
 800d35c:	e004      	b.n	800d368 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d35e:	f7ff fdd6 	bl	800cf0e <LL_RCC_PLLSAI1_IsReady>
 800d362:	4603      	mov	r3, r0
 800d364:	2b01      	cmp	r3, #1
 800d366:	d1f0      	bne.n	800d34a <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800d368:	7bfb      	ldrb	r3, [r7, #15]
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d108      	bne.n	800d380 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800d36e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d372:	691a      	ldr	r2, [r3, #16]
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	691b      	ldr	r3, [r3, #16]
 800d378:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d37c:	4313      	orrs	r3, r2
 800d37e:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800d380:	7bfb      	ldrb	r3, [r7, #15]
}
 800d382:	4618      	mov	r0, r3
 800d384:	3710      	adds	r7, #16
 800d386:	46bd      	mov	sp, r7
 800d388:	bd80      	pop	{r7, pc}

0800d38a <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800d38a:	b580      	push	{r7, lr}
 800d38c:	b084      	sub	sp, #16
 800d38e:	af00      	add	r7, sp, #0
 800d390:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d392:	2300      	movs	r3, #0
 800d394:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800d396:	f7ff fdab 	bl	800cef0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d39a:	f7f9 ff11 	bl	80071c0 <HAL_GetTick>
 800d39e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d3a0:	e009      	b.n	800d3b6 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d3a2:	f7f9 ff0d 	bl	80071c0 <HAL_GetTick>
 800d3a6:	4602      	mov	r2, r0
 800d3a8:	68bb      	ldr	r3, [r7, #8]
 800d3aa:	1ad3      	subs	r3, r2, r3
 800d3ac:	2b02      	cmp	r3, #2
 800d3ae:	d902      	bls.n	800d3b6 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800d3b0:	2303      	movs	r3, #3
 800d3b2:	73fb      	strb	r3, [r7, #15]
      break;
 800d3b4:	e004      	b.n	800d3c0 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d3b6:	f7ff fdaa 	bl	800cf0e <LL_RCC_PLLSAI1_IsReady>
 800d3ba:	4603      	mov	r3, r0
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d1f0      	bne.n	800d3a2 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800d3c0:	7bfb      	ldrb	r3, [r7, #15]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d137      	bne.n	800d436 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800d3c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d3ca:	691b      	ldr	r3, [r3, #16]
 800d3cc:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	021b      	lsls	r3, r3, #8
 800d3d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d3da:	4313      	orrs	r3, r2
 800d3dc:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800d3de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d3e2:	691b      	ldr	r3, [r3, #16]
 800d3e4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	68db      	ldr	r3, [r3, #12]
 800d3ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d3f0:	4313      	orrs	r3, r2
 800d3f2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800d3f4:	f7ff fd6d 	bl	800ced2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d3f8:	f7f9 fee2 	bl	80071c0 <HAL_GetTick>
 800d3fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d3fe:	e009      	b.n	800d414 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d400:	f7f9 fede 	bl	80071c0 <HAL_GetTick>
 800d404:	4602      	mov	r2, r0
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	1ad3      	subs	r3, r2, r3
 800d40a:	2b02      	cmp	r3, #2
 800d40c:	d902      	bls.n	800d414 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800d40e:	2303      	movs	r3, #3
 800d410:	73fb      	strb	r3, [r7, #15]
        break;
 800d412:	e004      	b.n	800d41e <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d414:	f7ff fd7b 	bl	800cf0e <LL_RCC_PLLSAI1_IsReady>
 800d418:	4603      	mov	r3, r0
 800d41a:	2b01      	cmp	r3, #1
 800d41c:	d1f0      	bne.n	800d400 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800d41e:	7bfb      	ldrb	r3, [r7, #15]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d108      	bne.n	800d436 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800d424:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d428:	691a      	ldr	r2, [r3, #16]
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	691b      	ldr	r3, [r3, #16]
 800d42e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d432:	4313      	orrs	r3, r2
 800d434:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800d436:	7bfb      	ldrb	r3, [r7, #15]
}
 800d438:	4618      	mov	r0, r3
 800d43a:	3710      	adds	r7, #16
 800d43c:	46bd      	mov	sp, r7
 800d43e:	bd80      	pop	{r7, pc}

0800d440 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800d440:	b580      	push	{r7, lr}
 800d442:	b084      	sub	sp, #16
 800d444:	af00      	add	r7, sp, #0
 800d446:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d101      	bne.n	800d452 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800d44e:	2301      	movs	r3, #1
 800d450:	e09f      	b.n	800d592 <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800d458:	b2db      	uxtb	r3, r3
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d106      	bne.n	800d46c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	2200      	movs	r2, #0
 800d462:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800d466:	6878      	ldr	r0, [r7, #4]
 800d468:	f7f6 f8de 	bl	8003628 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	2202      	movs	r2, #2
 800d470:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800d474:	4b49      	ldr	r3, [pc, #292]	@ (800d59c <HAL_RTC_Init+0x15c>)
 800d476:	68db      	ldr	r3, [r3, #12]
 800d478:	f003 0310 	and.w	r3, r3, #16
 800d47c:	2b10      	cmp	r3, #16
 800d47e:	d07e      	beq.n	800d57e <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	22ca      	movs	r2, #202	@ 0xca
 800d486:	625a      	str	r2, [r3, #36]	@ 0x24
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	2253      	movs	r2, #83	@ 0x53
 800d48e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800d490:	6878      	ldr	r0, [r7, #4]
 800d492:	f000 fa1d 	bl	800d8d0 <RTC_EnterInitMode>
 800d496:	4603      	mov	r3, r0
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d00a      	beq.n	800d4b2 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	22ff      	movs	r2, #255	@ 0xff
 800d4a2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	2204      	movs	r2, #4
 800d4a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      status = HAL_ERROR;
 800d4ac:	2301      	movs	r3, #1
 800d4ae:	73fb      	strb	r3, [r7, #15]
 800d4b0:	e067      	b.n	800d582 <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	689b      	ldr	r3, [r3, #8]
 800d4b8:	687a      	ldr	r2, [r7, #4]
 800d4ba:	6812      	ldr	r2, [r2, #0]
 800d4bc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800d4c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d4c4:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	6899      	ldr	r1, [r3, #8]
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	685a      	ldr	r2, [r3, #4]
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	691b      	ldr	r3, [r3, #16]
 800d4d4:	431a      	orrs	r2, r3
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	699b      	ldr	r3, [r3, #24]
 800d4da:	431a      	orrs	r2, r3
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	430a      	orrs	r2, r1
 800d4e2:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	687a      	ldr	r2, [r7, #4]
 800d4ea:	68d2      	ldr	r2, [r2, #12]
 800d4ec:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	6919      	ldr	r1, [r3, #16]
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	689b      	ldr	r3, [r3, #8]
 800d4f8:	041a      	lsls	r2, r3, #16
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	430a      	orrs	r2, r1
 800d500:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	68da      	ldr	r2, [r3, #12]
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d510:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	f022 0203 	bic.w	r2, r2, #3
 800d520:	64da      	str	r2, [r3, #76]	@ 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	69da      	ldr	r2, [r3, #28]
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	695b      	ldr	r3, [r3, #20]
 800d530:	431a      	orrs	r2, r3
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	430a      	orrs	r2, r1
 800d538:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	689b      	ldr	r3, [r3, #8]
 800d540:	f003 0320 	and.w	r3, r3, #32
 800d544:	2b00      	cmp	r3, #0
 800d546:	d113      	bne.n	800d570 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d548:	6878      	ldr	r0, [r7, #4]
 800d54a:	f000 f99b 	bl	800d884 <HAL_RTC_WaitForSynchro>
 800d54e:	4603      	mov	r3, r0
 800d550:	2b00      	cmp	r3, #0
 800d552:	d00d      	beq.n	800d570 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	22ff      	movs	r2, #255	@ 0xff
 800d55a:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	2204      	movs	r2, #4
 800d560:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	2200      	movs	r2, #0
 800d568:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 800d56c:	2301      	movs	r3, #1
 800d56e:	e010      	b.n	800d592 <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	22ff      	movs	r2, #255	@ 0xff
 800d576:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      status = HAL_OK;
 800d578:	2300      	movs	r3, #0
 800d57a:	73fb      	strb	r3, [r7, #15]
 800d57c:	e001      	b.n	800d582 <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 800d57e:	2300      	movs	r3, #0
 800d580:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800d582:	7bfb      	ldrb	r3, [r7, #15]
 800d584:	2b00      	cmp	r3, #0
 800d586:	d103      	bne.n	800d590 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	2201      	movs	r2, #1
 800d58c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800d590:	7bfb      	ldrb	r3, [r7, #15]
}
 800d592:	4618      	mov	r0, r3
 800d594:	3710      	adds	r7, #16
 800d596:	46bd      	mov	sp, r7
 800d598:	bd80      	pop	{r7, pc}
 800d59a:	bf00      	nop
 800d59c:	40002800 	.word	0x40002800

0800d5a0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800d5a0:	b590      	push	{r4, r7, lr}
 800d5a2:	b087      	sub	sp, #28
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	60f8      	str	r0, [r7, #12]
 800d5a8:	60b9      	str	r1, [r7, #8]
 800d5aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d5b2:	2b01      	cmp	r3, #1
 800d5b4:	d101      	bne.n	800d5ba <HAL_RTC_SetTime+0x1a>
 800d5b6:	2302      	movs	r3, #2
 800d5b8:	e0b2      	b.n	800d720 <HAL_RTC_SetTime+0x180>
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	2201      	movs	r2, #1
 800d5be:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	2202      	movs	r2, #2
 800d5c6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d126      	bne.n	800d61e <HAL_RTC_SetTime+0x7e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	689b      	ldr	r3, [r3, #8]
 800d5d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d102      	bne.n	800d5e4 <HAL_RTC_SetTime+0x44>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800d5de:	68bb      	ldr	r3, [r7, #8]
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800d5e4:	68bb      	ldr	r3, [r7, #8]
 800d5e6:	781b      	ldrb	r3, [r3, #0]
 800d5e8:	4618      	mov	r0, r3
 800d5ea:	f000 f99b 	bl	800d924 <RTC_ByteToBcd2>
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800d5f2:	68bb      	ldr	r3, [r7, #8]
 800d5f4:	785b      	ldrb	r3, [r3, #1]
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	f000 f994 	bl	800d924 <RTC_ByteToBcd2>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800d600:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800d602:	68bb      	ldr	r3, [r7, #8]
 800d604:	789b      	ldrb	r3, [r3, #2]
 800d606:	4618      	mov	r0, r3
 800d608:	f000 f98c 	bl	800d924 <RTC_ByteToBcd2>
 800d60c:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800d60e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800d612:	68bb      	ldr	r3, [r7, #8]
 800d614:	78db      	ldrb	r3, [r3, #3]
 800d616:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800d618:	4313      	orrs	r3, r2
 800d61a:	617b      	str	r3, [r7, #20]
 800d61c:	e018      	b.n	800d650 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	689b      	ldr	r3, [r3, #8]
 800d624:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d102      	bne.n	800d632 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	2200      	movs	r2, #0
 800d630:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800d632:	68bb      	ldr	r3, [r7, #8]
 800d634:	781b      	ldrb	r3, [r3, #0]
 800d636:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800d638:	68bb      	ldr	r3, [r7, #8]
 800d63a:	785b      	ldrb	r3, [r3, #1]
 800d63c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800d63e:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800d640:	68ba      	ldr	r2, [r7, #8]
 800d642:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800d644:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800d646:	68bb      	ldr	r3, [r7, #8]
 800d648:	78db      	ldrb	r3, [r3, #3]
 800d64a:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800d64c:	4313      	orrs	r3, r2
 800d64e:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	22ca      	movs	r2, #202	@ 0xca
 800d656:	625a      	str	r2, [r3, #36]	@ 0x24
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	2253      	movs	r2, #83	@ 0x53
 800d65e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800d660:	68f8      	ldr	r0, [r7, #12]
 800d662:	f000 f935 	bl	800d8d0 <RTC_EnterInitMode>
 800d666:	4603      	mov	r3, r0
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d00d      	beq.n	800d688 <HAL_RTC_SetTime+0xe8>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	22ff      	movs	r2, #255	@ 0xff
 800d672:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	2204      	movs	r2, #4
 800d678:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	2200      	movs	r2, #0
 800d680:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 800d684:	2301      	movs	r3, #1
 800d686:	e04b      	b.n	800d720 <HAL_RTC_SetTime+0x180>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	681a      	ldr	r2, [r3, #0]
 800d68c:	697b      	ldr	r3, [r7, #20]
 800d68e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800d692:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800d696:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	689a      	ldr	r2, [r3, #8]
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800d6a6:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	6899      	ldr	r1, [r3, #8]
 800d6ae:	68bb      	ldr	r3, [r7, #8]
 800d6b0:	68da      	ldr	r2, [r3, #12]
 800d6b2:	68bb      	ldr	r3, [r7, #8]
 800d6b4:	691b      	ldr	r3, [r3, #16]
 800d6b6:	431a      	orrs	r2, r3
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	430a      	orrs	r2, r1
 800d6be:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	68da      	ldr	r2, [r3, #12]
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d6ce:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	689b      	ldr	r3, [r3, #8]
 800d6d6:	f003 0320 	and.w	r3, r3, #32
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d113      	bne.n	800d706 <HAL_RTC_SetTime+0x166>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d6de:	68f8      	ldr	r0, [r7, #12]
 800d6e0:	f000 f8d0 	bl	800d884 <HAL_RTC_WaitForSynchro>
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d00d      	beq.n	800d706 <HAL_RTC_SetTime+0x166>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	22ff      	movs	r2, #255	@ 0xff
 800d6f0:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	2204      	movs	r2, #4
 800d6f6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800d702:	2301      	movs	r3, #1
 800d704:	e00c      	b.n	800d720 <HAL_RTC_SetTime+0x180>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	22ff      	movs	r2, #255	@ 0xff
 800d70c:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	2201      	movs	r2, #1
 800d712:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    __HAL_UNLOCK(hrtc);
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	2200      	movs	r2, #0
 800d71a:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 800d71e:	2300      	movs	r3, #0
  }
}
 800d720:	4618      	mov	r0, r3
 800d722:	371c      	adds	r7, #28
 800d724:	46bd      	mov	sp, r7
 800d726:	bd90      	pop	{r4, r7, pc}

0800d728 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800d728:	b590      	push	{r4, r7, lr}
 800d72a:	b087      	sub	sp, #28
 800d72c:	af00      	add	r7, sp, #0
 800d72e:	60f8      	str	r0, [r7, #12]
 800d730:	60b9      	str	r1, [r7, #8]
 800d732:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d73a:	2b01      	cmp	r3, #1
 800d73c:	d101      	bne.n	800d742 <HAL_RTC_SetDate+0x1a>
 800d73e:	2302      	movs	r3, #2
 800d740:	e09c      	b.n	800d87c <HAL_RTC_SetDate+0x154>
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	2201      	movs	r2, #1
 800d746:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	2202      	movs	r2, #2
 800d74e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d10e      	bne.n	800d776 <HAL_RTC_SetDate+0x4e>
 800d758:	68bb      	ldr	r3, [r7, #8]
 800d75a:	785b      	ldrb	r3, [r3, #1]
 800d75c:	f003 0310 	and.w	r3, r3, #16
 800d760:	2b00      	cmp	r3, #0
 800d762:	d008      	beq.n	800d776 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800d764:	68bb      	ldr	r3, [r7, #8]
 800d766:	785b      	ldrb	r3, [r3, #1]
 800d768:	f023 0310 	bic.w	r3, r3, #16
 800d76c:	b2db      	uxtb	r3, r3
 800d76e:	330a      	adds	r3, #10
 800d770:	b2da      	uxtb	r2, r3
 800d772:	68bb      	ldr	r3, [r7, #8]
 800d774:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d11c      	bne.n	800d7b6 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800d77c:	68bb      	ldr	r3, [r7, #8]
 800d77e:	78db      	ldrb	r3, [r3, #3]
 800d780:	4618      	mov	r0, r3
 800d782:	f000 f8cf 	bl	800d924 <RTC_ByteToBcd2>
 800d786:	4603      	mov	r3, r0
 800d788:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800d78a:	68bb      	ldr	r3, [r7, #8]
 800d78c:	785b      	ldrb	r3, [r3, #1]
 800d78e:	4618      	mov	r0, r3
 800d790:	f000 f8c8 	bl	800d924 <RTC_ByteToBcd2>
 800d794:	4603      	mov	r3, r0
 800d796:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800d798:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800d79a:	68bb      	ldr	r3, [r7, #8]
 800d79c:	789b      	ldrb	r3, [r3, #2]
 800d79e:	4618      	mov	r0, r3
 800d7a0:	f000 f8c0 	bl	800d924 <RTC_ByteToBcd2>
 800d7a4:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800d7a6:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 800d7aa:	68bb      	ldr	r3, [r7, #8]
 800d7ac:	781b      	ldrb	r3, [r3, #0]
 800d7ae:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800d7b0:	4313      	orrs	r3, r2
 800d7b2:	617b      	str	r3, [r7, #20]
 800d7b4:	e00e      	b.n	800d7d4 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800d7b6:	68bb      	ldr	r3, [r7, #8]
 800d7b8:	78db      	ldrb	r3, [r3, #3]
 800d7ba:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800d7bc:	68bb      	ldr	r3, [r7, #8]
 800d7be:	785b      	ldrb	r3, [r3, #1]
 800d7c0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800d7c2:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800d7c4:	68ba      	ldr	r2, [r7, #8]
 800d7c6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800d7c8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800d7ca:	68bb      	ldr	r3, [r7, #8]
 800d7cc:	781b      	ldrb	r3, [r3, #0]
 800d7ce:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800d7d0:	4313      	orrs	r3, r2
 800d7d2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	22ca      	movs	r2, #202	@ 0xca
 800d7da:	625a      	str	r2, [r3, #36]	@ 0x24
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	2253      	movs	r2, #83	@ 0x53
 800d7e2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800d7e4:	68f8      	ldr	r0, [r7, #12]
 800d7e6:	f000 f873 	bl	800d8d0 <RTC_EnterInitMode>
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d00d      	beq.n	800d80c <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	22ff      	movs	r2, #255	@ 0xff
 800d7f6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	2204      	movs	r2, #4
 800d7fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	2200      	movs	r2, #0
 800d804:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 800d808:	2301      	movs	r3, #1
 800d80a:	e037      	b.n	800d87c <HAL_RTC_SetDate+0x154>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	681a      	ldr	r2, [r3, #0]
 800d810:	697b      	ldr	r3, [r7, #20]
 800d812:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800d816:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d81a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	68da      	ldr	r2, [r3, #12]
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d82a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	689b      	ldr	r3, [r3, #8]
 800d832:	f003 0320 	and.w	r3, r3, #32
 800d836:	2b00      	cmp	r3, #0
 800d838:	d113      	bne.n	800d862 <HAL_RTC_SetDate+0x13a>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d83a:	68f8      	ldr	r0, [r7, #12]
 800d83c:	f000 f822 	bl	800d884 <HAL_RTC_WaitForSynchro>
 800d840:	4603      	mov	r3, r0
 800d842:	2b00      	cmp	r3, #0
 800d844:	d00d      	beq.n	800d862 <HAL_RTC_SetDate+0x13a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	22ff      	movs	r2, #255	@ 0xff
 800d84c:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	2204      	movs	r2, #4
 800d852:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	2200      	movs	r2, #0
 800d85a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800d85e:	2301      	movs	r3, #1
 800d860:	e00c      	b.n	800d87c <HAL_RTC_SetDate+0x154>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	22ff      	movs	r2, #255	@ 0xff
 800d868:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	2201      	movs	r2, #1
 800d86e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	2200      	movs	r2, #0
 800d876:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 800d87a:	2300      	movs	r3, #0
  }
}
 800d87c:	4618      	mov	r0, r3
 800d87e:	371c      	adds	r7, #28
 800d880:	46bd      	mov	sp, r7
 800d882:	bd90      	pop	{r4, r7, pc}

0800d884 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800d884:	b580      	push	{r7, lr}
 800d886:	b084      	sub	sp, #16
 800d888:	af00      	add	r7, sp, #0
 800d88a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	68da      	ldr	r2, [r3, #12]
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800d89a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800d89c:	f7f9 fc90 	bl	80071c0 <HAL_GetTick>
 800d8a0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d8a2:	e009      	b.n	800d8b8 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d8a4:	f7f9 fc8c 	bl	80071c0 <HAL_GetTick>
 800d8a8:	4602      	mov	r2, r0
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	1ad3      	subs	r3, r2, r3
 800d8ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d8b2:	d901      	bls.n	800d8b8 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800d8b4:	2303      	movs	r3, #3
 800d8b6:	e007      	b.n	800d8c8 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	68db      	ldr	r3, [r3, #12]
 800d8be:	f003 0320 	and.w	r3, r3, #32
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d0ee      	beq.n	800d8a4 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800d8c6:	2300      	movs	r3, #0
}
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	3710      	adds	r7, #16
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	bd80      	pop	{r7, pc}

0800d8d0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b084      	sub	sp, #16
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	68db      	ldr	r3, [r3, #12]
 800d8de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d119      	bne.n	800d91a <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	f04f 32ff 	mov.w	r2, #4294967295
 800d8ee:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800d8f0:	f7f9 fc66 	bl	80071c0 <HAL_GetTick>
 800d8f4:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800d8f6:	e009      	b.n	800d90c <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800d8f8:	f7f9 fc62 	bl	80071c0 <HAL_GetTick>
 800d8fc:	4602      	mov	r2, r0
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	1ad3      	subs	r3, r2, r3
 800d902:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d906:	d901      	bls.n	800d90c <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800d908:	2303      	movs	r3, #3
 800d90a:	e007      	b.n	800d91c <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	68db      	ldr	r3, [r3, #12]
 800d912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d916:	2b00      	cmp	r3, #0
 800d918:	d0ee      	beq.n	800d8f8 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800d91a:	2300      	movs	r3, #0
}
 800d91c:	4618      	mov	r0, r3
 800d91e:	3710      	adds	r7, #16
 800d920:	46bd      	mov	sp, r7
 800d922:	bd80      	pop	{r7, pc}

0800d924 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800d924:	b480      	push	{r7}
 800d926:	b085      	sub	sp, #20
 800d928:	af00      	add	r7, sp, #0
 800d92a:	4603      	mov	r3, r0
 800d92c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800d92e:	2300      	movs	r3, #0
 800d930:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800d932:	79fb      	ldrb	r3, [r7, #7]
 800d934:	72fb      	strb	r3, [r7, #11]

  while (Param >= 10U)
 800d936:	e005      	b.n	800d944 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	3301      	adds	r3, #1
 800d93c:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800d93e:	7afb      	ldrb	r3, [r7, #11]
 800d940:	3b0a      	subs	r3, #10
 800d942:	72fb      	strb	r3, [r7, #11]
  while (Param >= 10U)
 800d944:	7afb      	ldrb	r3, [r7, #11]
 800d946:	2b09      	cmp	r3, #9
 800d948:	d8f6      	bhi.n	800d938 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	b2db      	uxtb	r3, r3
 800d94e:	011b      	lsls	r3, r3, #4
 800d950:	b2da      	uxtb	r2, r3
 800d952:	7afb      	ldrb	r3, [r7, #11]
 800d954:	4313      	orrs	r3, r2
 800d956:	b2db      	uxtb	r3, r3
}
 800d958:	4618      	mov	r0, r3
 800d95a:	3714      	adds	r7, #20
 800d95c:	46bd      	mov	sp, r7
 800d95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d962:	4770      	bx	lr

0800d964 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800d964:	b580      	push	{r7, lr}
 800d966:	b086      	sub	sp, #24
 800d968:	af00      	add	r7, sp, #0
 800d96a:	60f8      	str	r0, [r7, #12]
 800d96c:	60b9      	str	r1, [r7, #8]
 800d96e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d976:	2b01      	cmp	r3, #1
 800d978:	d101      	bne.n	800d97e <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800d97a:	2302      	movs	r3, #2
 800d97c:	e0a8      	b.n	800dad0 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	2201      	movs	r2, #1
 800d982:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	2202      	movs	r2, #2
 800d98a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	22ca      	movs	r2, #202	@ 0xca
 800d994:	625a      	str	r2, [r3, #36]	@ 0x24
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	2253      	movs	r2, #83	@ 0x53
 800d99c:	625a      	str	r2, [r3, #36]	@ 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	689b      	ldr	r3, [r3, #8]
 800d9a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d020      	beq.n	800d9ee <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    tickstart = HAL_GetTick();
 800d9ac:	f7f9 fc08 	bl	80071c0 <HAL_GetTick>
 800d9b0:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800d9b2:	e015      	b.n	800d9e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d9b4:	f7f9 fc04 	bl	80071c0 <HAL_GetTick>
 800d9b8:	4602      	mov	r2, r0
 800d9ba:	697b      	ldr	r3, [r7, #20]
 800d9bc:	1ad3      	subs	r3, r2, r3
 800d9be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d9c2:	d90d      	bls.n	800d9e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	22ff      	movs	r2, #255	@ 0xff
 800d9ca:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	2203      	movs	r2, #3
 800d9d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800d9dc:	2303      	movs	r3, #3
 800d9de:	e077      	b.n	800dad0 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	68db      	ldr	r3, [r3, #12]
 800d9e6:	f003 0304 	and.w	r3, r3, #4
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d1e2      	bne.n	800d9b4 <HAL_RTCEx_SetWakeUpTimer_IT+0x50>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	689a      	ldr	r2, [r3, #8]
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d9fc:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	68db      	ldr	r3, [r3, #12]
 800da04:	b2da      	uxtb	r2, r3
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800da0e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800da10:	f7f9 fbd6 	bl	80071c0 <HAL_GetTick>
 800da14:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800da16:	e015      	b.n	800da44 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800da18:	f7f9 fbd2 	bl	80071c0 <HAL_GetTick>
 800da1c:	4602      	mov	r2, r0
 800da1e:	697b      	ldr	r3, [r7, #20]
 800da20:	1ad3      	subs	r3, r2, r3
 800da22:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800da26:	d90d      	bls.n	800da44 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	22ff      	movs	r2, #255	@ 0xff
 800da2e:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	2203      	movs	r2, #3
 800da34:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	2200      	movs	r2, #0
 800da3c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 800da40:	2303      	movs	r3, #3
 800da42:	e045      	b.n	800dad0 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	68db      	ldr	r3, [r3, #12]
 800da4a:	f003 0304 	and.w	r3, r3, #4
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d0e2      	beq.n	800da18 <HAL_RTCEx_SetWakeUpTimer_IT+0xb4>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	68ba      	ldr	r2, [r7, #8]
 800da58:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	689a      	ldr	r2, [r3, #8]
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	f022 0207 	bic.w	r2, r2, #7
 800da68:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	6899      	ldr	r1, [r3, #8]
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	687a      	ldr	r2, [r7, #4]
 800da76:	430a      	orrs	r2, r1
 800da78:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800da7a:	4b17      	ldr	r3, [pc, #92]	@ (800dad8 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800da7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da80:	4a15      	ldr	r2, [pc, #84]	@ (800dad8 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800da82:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800da86:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800da8a:	4b13      	ldr	r3, [pc, #76]	@ (800dad8 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	4a12      	ldr	r2, [pc, #72]	@ (800dad8 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800da90:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800da94:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	689a      	ldr	r2, [r3, #8]
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800daa4:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	689a      	ldr	r2, [r3, #8]
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800dab4:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	22ff      	movs	r2, #255	@ 0xff
 800dabc:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	2201      	movs	r2, #1
 800dac2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	2200      	movs	r2, #0
 800daca:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800dace:	2300      	movs	r3, #0
}
 800dad0:	4618      	mov	r0, r3
 800dad2:	3718      	adds	r7, #24
 800dad4:	46bd      	mov	sp, r7
 800dad6:	bd80      	pop	{r7, pc}
 800dad8:	58000800 	.word	0x58000800

0800dadc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800dadc:	b580      	push	{r7, lr}
 800dade:	b084      	sub	sp, #16
 800dae0:	af00      	add	r7, sp, #0
 800dae2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d101      	bne.n	800daee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800daea:	2301      	movs	r3, #1
 800daec:	e095      	b.n	800dc1a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d108      	bne.n	800db08 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	685b      	ldr	r3, [r3, #4]
 800dafa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dafe:	d009      	beq.n	800db14 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	2200      	movs	r2, #0
 800db04:	61da      	str	r2, [r3, #28]
 800db06:	e005      	b.n	800db14 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	2200      	movs	r2, #0
 800db0c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	2200      	movs	r2, #0
 800db12:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	2200      	movs	r2, #0
 800db18:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800db20:	b2db      	uxtb	r3, r3
 800db22:	2b00      	cmp	r3, #0
 800db24:	d106      	bne.n	800db34 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	2200      	movs	r2, #0
 800db2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800db2e:	6878      	ldr	r0, [r7, #4]
 800db30:	f7f5 fe22 	bl	8003778 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	2202      	movs	r2, #2
 800db38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	681a      	ldr	r2, [r3, #0]
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800db4a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	68db      	ldr	r3, [r3, #12]
 800db50:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800db54:	d902      	bls.n	800db5c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800db56:	2300      	movs	r3, #0
 800db58:	60fb      	str	r3, [r7, #12]
 800db5a:	e002      	b.n	800db62 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800db5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800db60:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	68db      	ldr	r3, [r3, #12]
 800db66:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800db6a:	d007      	beq.n	800db7c <HAL_SPI_Init+0xa0>
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	68db      	ldr	r3, [r3, #12]
 800db70:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800db74:	d002      	beq.n	800db7c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	2200      	movs	r2, #0
 800db7a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	685b      	ldr	r3, [r3, #4]
 800db80:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	689b      	ldr	r3, [r3, #8]
 800db88:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800db8c:	431a      	orrs	r2, r3
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	691b      	ldr	r3, [r3, #16]
 800db92:	f003 0302 	and.w	r3, r3, #2
 800db96:	431a      	orrs	r2, r3
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	695b      	ldr	r3, [r3, #20]
 800db9c:	f003 0301 	and.w	r3, r3, #1
 800dba0:	431a      	orrs	r2, r3
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	699b      	ldr	r3, [r3, #24]
 800dba6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dbaa:	431a      	orrs	r2, r3
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	69db      	ldr	r3, [r3, #28]
 800dbb0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800dbb4:	431a      	orrs	r2, r3
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	6a1b      	ldr	r3, [r3, #32]
 800dbba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dbbe:	ea42 0103 	orr.w	r1, r2, r3
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbc6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	430a      	orrs	r2, r1
 800dbd0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	699b      	ldr	r3, [r3, #24]
 800dbd6:	0c1b      	lsrs	r3, r3, #16
 800dbd8:	f003 0204 	and.w	r2, r3, #4
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dbe0:	f003 0310 	and.w	r3, r3, #16
 800dbe4:	431a      	orrs	r2, r3
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dbea:	f003 0308 	and.w	r3, r3, #8
 800dbee:	431a      	orrs	r2, r3
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	68db      	ldr	r3, [r3, #12]
 800dbf4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800dbf8:	ea42 0103 	orr.w	r1, r2, r3
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	430a      	orrs	r2, r1
 800dc08:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	2200      	movs	r2, #0
 800dc0e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	2201      	movs	r2, #1
 800dc14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800dc18:	2300      	movs	r3, #0
}
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	3710      	adds	r7, #16
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	bd80      	pop	{r7, pc}

0800dc22 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dc22:	b580      	push	{r7, lr}
 800dc24:	b088      	sub	sp, #32
 800dc26:	af00      	add	r7, sp, #0
 800dc28:	60f8      	str	r0, [r7, #12]
 800dc2a:	60b9      	str	r1, [r7, #8]
 800dc2c:	603b      	str	r3, [r7, #0]
 800dc2e:	4613      	mov	r3, r2
 800dc30:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dc32:	f7f9 fac5 	bl	80071c0 <HAL_GetTick>
 800dc36:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800dc38:	88fb      	ldrh	r3, [r7, #6]
 800dc3a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800dc42:	b2db      	uxtb	r3, r3
 800dc44:	2b01      	cmp	r3, #1
 800dc46:	d001      	beq.n	800dc4c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800dc48:	2302      	movs	r3, #2
 800dc4a:	e15c      	b.n	800df06 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800dc4c:	68bb      	ldr	r3, [r7, #8]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d002      	beq.n	800dc58 <HAL_SPI_Transmit+0x36>
 800dc52:	88fb      	ldrh	r3, [r7, #6]
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d101      	bne.n	800dc5c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800dc58:	2301      	movs	r3, #1
 800dc5a:	e154      	b.n	800df06 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800dc62:	2b01      	cmp	r3, #1
 800dc64:	d101      	bne.n	800dc6a <HAL_SPI_Transmit+0x48>
 800dc66:	2302      	movs	r3, #2
 800dc68:	e14d      	b.n	800df06 <HAL_SPI_Transmit+0x2e4>
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	2201      	movs	r2, #1
 800dc6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	2203      	movs	r2, #3
 800dc76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	2200      	movs	r2, #0
 800dc7e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	68ba      	ldr	r2, [r7, #8]
 800dc84:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	88fa      	ldrh	r2, [r7, #6]
 800dc8a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	88fa      	ldrh	r2, [r7, #6]
 800dc90:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	2200      	movs	r2, #0
 800dc96:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	2200      	movs	r2, #0
 800dc9c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	2200      	movs	r2, #0
 800dca4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	2200      	movs	r2, #0
 800dcac:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	689b      	ldr	r3, [r3, #8]
 800dcb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dcbc:	d10f      	bne.n	800dcde <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	681a      	ldr	r2, [r3, #0]
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dccc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	681a      	ldr	r2, [r3, #0]
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800dcdc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dce8:	2b40      	cmp	r3, #64	@ 0x40
 800dcea:	d007      	beq.n	800dcfc <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	681a      	ldr	r2, [r3, #0]
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800dcfa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	68db      	ldr	r3, [r3, #12]
 800dd00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800dd04:	d952      	bls.n	800ddac <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	685b      	ldr	r3, [r3, #4]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d002      	beq.n	800dd14 <HAL_SPI_Transmit+0xf2>
 800dd0e:	8b7b      	ldrh	r3, [r7, #26]
 800dd10:	2b01      	cmp	r3, #1
 800dd12:	d145      	bne.n	800dda0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd18:	881a      	ldrh	r2, [r3, #0]
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd24:	1c9a      	adds	r2, r3, #2
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dd2e:	b29b      	uxth	r3, r3
 800dd30:	3b01      	subs	r3, #1
 800dd32:	b29a      	uxth	r2, r3
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800dd38:	e032      	b.n	800dda0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	689b      	ldr	r3, [r3, #8]
 800dd40:	f003 0302 	and.w	r3, r3, #2
 800dd44:	2b02      	cmp	r3, #2
 800dd46:	d112      	bne.n	800dd6e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd4c:	881a      	ldrh	r2, [r3, #0]
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd58:	1c9a      	adds	r2, r3, #2
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dd62:	b29b      	uxth	r3, r3
 800dd64:	3b01      	subs	r3, #1
 800dd66:	b29a      	uxth	r2, r3
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800dd6c:	e018      	b.n	800dda0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dd6e:	f7f9 fa27 	bl	80071c0 <HAL_GetTick>
 800dd72:	4602      	mov	r2, r0
 800dd74:	69fb      	ldr	r3, [r7, #28]
 800dd76:	1ad3      	subs	r3, r2, r3
 800dd78:	683a      	ldr	r2, [r7, #0]
 800dd7a:	429a      	cmp	r2, r3
 800dd7c:	d803      	bhi.n	800dd86 <HAL_SPI_Transmit+0x164>
 800dd7e:	683b      	ldr	r3, [r7, #0]
 800dd80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd84:	d102      	bne.n	800dd8c <HAL_SPI_Transmit+0x16a>
 800dd86:	683b      	ldr	r3, [r7, #0]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d109      	bne.n	800dda0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	2201      	movs	r2, #1
 800dd90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	2200      	movs	r2, #0
 800dd98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800dd9c:	2303      	movs	r3, #3
 800dd9e:	e0b2      	b.n	800df06 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dda4:	b29b      	uxth	r3, r3
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d1c7      	bne.n	800dd3a <HAL_SPI_Transmit+0x118>
 800ddaa:	e083      	b.n	800deb4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	685b      	ldr	r3, [r3, #4]
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d002      	beq.n	800ddba <HAL_SPI_Transmit+0x198>
 800ddb4:	8b7b      	ldrh	r3, [r7, #26]
 800ddb6:	2b01      	cmp	r3, #1
 800ddb8:	d177      	bne.n	800deaa <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ddbe:	b29b      	uxth	r3, r3
 800ddc0:	2b01      	cmp	r3, #1
 800ddc2:	d912      	bls.n	800ddea <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddc8:	881a      	ldrh	r2, [r3, #0]
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddd4:	1c9a      	adds	r2, r3, #2
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ddde:	b29b      	uxth	r3, r3
 800dde0:	3b02      	subs	r3, #2
 800dde2:	b29a      	uxth	r2, r3
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800dde8:	e05f      	b.n	800deaa <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	330c      	adds	r3, #12
 800ddf4:	7812      	ldrb	r2, [r2, #0]
 800ddf6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddfc:	1c5a      	adds	r2, r3, #1
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800de06:	b29b      	uxth	r3, r3
 800de08:	3b01      	subs	r3, #1
 800de0a:	b29a      	uxth	r2, r3
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800de10:	e04b      	b.n	800deaa <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	689b      	ldr	r3, [r3, #8]
 800de18:	f003 0302 	and.w	r3, r3, #2
 800de1c:	2b02      	cmp	r3, #2
 800de1e:	d12b      	bne.n	800de78 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800de24:	b29b      	uxth	r3, r3
 800de26:	2b01      	cmp	r3, #1
 800de28:	d912      	bls.n	800de50 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de2e:	881a      	ldrh	r2, [r3, #0]
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de3a:	1c9a      	adds	r2, r3, #2
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800de44:	b29b      	uxth	r3, r3
 800de46:	3b02      	subs	r3, #2
 800de48:	b29a      	uxth	r2, r3
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800de4e:	e02c      	b.n	800deaa <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	330c      	adds	r3, #12
 800de5a:	7812      	ldrb	r2, [r2, #0]
 800de5c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de62:	1c5a      	adds	r2, r3, #1
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800de6c:	b29b      	uxth	r3, r3
 800de6e:	3b01      	subs	r3, #1
 800de70:	b29a      	uxth	r2, r3
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800de76:	e018      	b.n	800deaa <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800de78:	f7f9 f9a2 	bl	80071c0 <HAL_GetTick>
 800de7c:	4602      	mov	r2, r0
 800de7e:	69fb      	ldr	r3, [r7, #28]
 800de80:	1ad3      	subs	r3, r2, r3
 800de82:	683a      	ldr	r2, [r7, #0]
 800de84:	429a      	cmp	r2, r3
 800de86:	d803      	bhi.n	800de90 <HAL_SPI_Transmit+0x26e>
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de8e:	d102      	bne.n	800de96 <HAL_SPI_Transmit+0x274>
 800de90:	683b      	ldr	r3, [r7, #0]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d109      	bne.n	800deaa <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	2201      	movs	r2, #1
 800de9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	2200      	movs	r2, #0
 800dea2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800dea6:	2303      	movs	r3, #3
 800dea8:	e02d      	b.n	800df06 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800deae:	b29b      	uxth	r3, r3
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d1ae      	bne.n	800de12 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800deb4:	69fa      	ldr	r2, [r7, #28]
 800deb6:	6839      	ldr	r1, [r7, #0]
 800deb8:	68f8      	ldr	r0, [r7, #12]
 800deba:	f000 fe09 	bl	800ead0 <SPI_EndRxTxTransaction>
 800debe:	4603      	mov	r3, r0
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d002      	beq.n	800deca <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	2220      	movs	r2, #32
 800dec8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	689b      	ldr	r3, [r3, #8]
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d10a      	bne.n	800dee8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ded2:	2300      	movs	r3, #0
 800ded4:	617b      	str	r3, [r7, #20]
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	68db      	ldr	r3, [r3, #12]
 800dedc:	617b      	str	r3, [r7, #20]
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	689b      	ldr	r3, [r3, #8]
 800dee4:	617b      	str	r3, [r7, #20]
 800dee6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	2201      	movs	r2, #1
 800deec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	2200      	movs	r2, #0
 800def4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800defc:	2b00      	cmp	r3, #0
 800defe:	d001      	beq.n	800df04 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800df00:	2301      	movs	r3, #1
 800df02:	e000      	b.n	800df06 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800df04:	2300      	movs	r3, #0
  }
}
 800df06:	4618      	mov	r0, r3
 800df08:	3720      	adds	r7, #32
 800df0a:	46bd      	mov	sp, r7
 800df0c:	bd80      	pop	{r7, pc}

0800df0e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800df0e:	b580      	push	{r7, lr}
 800df10:	b088      	sub	sp, #32
 800df12:	af02      	add	r7, sp, #8
 800df14:	60f8      	str	r0, [r7, #12]
 800df16:	60b9      	str	r1, [r7, #8]
 800df18:	603b      	str	r3, [r7, #0]
 800df1a:	4613      	mov	r3, r2
 800df1c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800df24:	b2db      	uxtb	r3, r3
 800df26:	2b01      	cmp	r3, #1
 800df28:	d001      	beq.n	800df2e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800df2a:	2302      	movs	r3, #2
 800df2c:	e123      	b.n	800e176 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800df2e:	68bb      	ldr	r3, [r7, #8]
 800df30:	2b00      	cmp	r3, #0
 800df32:	d002      	beq.n	800df3a <HAL_SPI_Receive+0x2c>
 800df34:	88fb      	ldrh	r3, [r7, #6]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d101      	bne.n	800df3e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800df3a:	2301      	movs	r3, #1
 800df3c:	e11b      	b.n	800e176 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	685b      	ldr	r3, [r3, #4]
 800df42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800df46:	d112      	bne.n	800df6e <HAL_SPI_Receive+0x60>
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	689b      	ldr	r3, [r3, #8]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d10e      	bne.n	800df6e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	2204      	movs	r2, #4
 800df54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800df58:	88fa      	ldrh	r2, [r7, #6]
 800df5a:	683b      	ldr	r3, [r7, #0]
 800df5c:	9300      	str	r3, [sp, #0]
 800df5e:	4613      	mov	r3, r2
 800df60:	68ba      	ldr	r2, [r7, #8]
 800df62:	68b9      	ldr	r1, [r7, #8]
 800df64:	68f8      	ldr	r0, [r7, #12]
 800df66:	f000 f90a 	bl	800e17e <HAL_SPI_TransmitReceive>
 800df6a:	4603      	mov	r3, r0
 800df6c:	e103      	b.n	800e176 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800df6e:	f7f9 f927 	bl	80071c0 <HAL_GetTick>
 800df72:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800df7a:	2b01      	cmp	r3, #1
 800df7c:	d101      	bne.n	800df82 <HAL_SPI_Receive+0x74>
 800df7e:	2302      	movs	r3, #2
 800df80:	e0f9      	b.n	800e176 <HAL_SPI_Receive+0x268>
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	2201      	movs	r2, #1
 800df86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	2204      	movs	r2, #4
 800df8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	2200      	movs	r2, #0
 800df96:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	68ba      	ldr	r2, [r7, #8]
 800df9c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	88fa      	ldrh	r2, [r7, #6]
 800dfa2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	88fa      	ldrh	r2, [r7, #6]
 800dfaa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	2200      	movs	r2, #0
 800dfb2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	2200      	movs	r2, #0
 800dfb8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	2200      	movs	r2, #0
 800dfbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	2200      	movs	r2, #0
 800dfca:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	68db      	ldr	r3, [r3, #12]
 800dfd0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800dfd4:	d908      	bls.n	800dfe8 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	685a      	ldr	r2, [r3, #4]
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800dfe4:	605a      	str	r2, [r3, #4]
 800dfe6:	e007      	b.n	800dff8 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	685a      	ldr	r2, [r3, #4]
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800dff6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	689b      	ldr	r3, [r3, #8]
 800dffc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e000:	d10f      	bne.n	800e022 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	681a      	ldr	r2, [r3, #0]
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e010:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	681a      	ldr	r2, [r3, #0]
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800e020:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e02c:	2b40      	cmp	r3, #64	@ 0x40
 800e02e:	d007      	beq.n	800e040 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	681a      	ldr	r2, [r3, #0]
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e03e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	68db      	ldr	r3, [r3, #12]
 800e044:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e048:	d875      	bhi.n	800e136 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800e04a:	e037      	b.n	800e0bc <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	689b      	ldr	r3, [r3, #8]
 800e052:	f003 0301 	and.w	r3, r3, #1
 800e056:	2b01      	cmp	r3, #1
 800e058:	d117      	bne.n	800e08a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	f103 020c 	add.w	r2, r3, #12
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e066:	7812      	ldrb	r2, [r2, #0]
 800e068:	b2d2      	uxtb	r2, r2
 800e06a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e070:	1c5a      	adds	r2, r3, #1
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e07c:	b29b      	uxth	r3, r3
 800e07e:	3b01      	subs	r3, #1
 800e080:	b29a      	uxth	r2, r3
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800e088:	e018      	b.n	800e0bc <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e08a:	f7f9 f899 	bl	80071c0 <HAL_GetTick>
 800e08e:	4602      	mov	r2, r0
 800e090:	697b      	ldr	r3, [r7, #20]
 800e092:	1ad3      	subs	r3, r2, r3
 800e094:	683a      	ldr	r2, [r7, #0]
 800e096:	429a      	cmp	r2, r3
 800e098:	d803      	bhi.n	800e0a2 <HAL_SPI_Receive+0x194>
 800e09a:	683b      	ldr	r3, [r7, #0]
 800e09c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0a0:	d102      	bne.n	800e0a8 <HAL_SPI_Receive+0x19a>
 800e0a2:	683b      	ldr	r3, [r7, #0]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d109      	bne.n	800e0bc <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	2201      	movs	r2, #1
 800e0ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	2200      	movs	r2, #0
 800e0b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e0b8:	2303      	movs	r3, #3
 800e0ba:	e05c      	b.n	800e176 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e0c2:	b29b      	uxth	r3, r3
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d1c1      	bne.n	800e04c <HAL_SPI_Receive+0x13e>
 800e0c8:	e03b      	b.n	800e142 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	689b      	ldr	r3, [r3, #8]
 800e0d0:	f003 0301 	and.w	r3, r3, #1
 800e0d4:	2b01      	cmp	r3, #1
 800e0d6:	d115      	bne.n	800e104 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	68da      	ldr	r2, [r3, #12]
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e0e2:	b292      	uxth	r2, r2
 800e0e4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e0ea:	1c9a      	adds	r2, r3, #2
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e0f6:	b29b      	uxth	r3, r3
 800e0f8:	3b01      	subs	r3, #1
 800e0fa:	b29a      	uxth	r2, r3
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800e102:	e018      	b.n	800e136 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e104:	f7f9 f85c 	bl	80071c0 <HAL_GetTick>
 800e108:	4602      	mov	r2, r0
 800e10a:	697b      	ldr	r3, [r7, #20]
 800e10c:	1ad3      	subs	r3, r2, r3
 800e10e:	683a      	ldr	r2, [r7, #0]
 800e110:	429a      	cmp	r2, r3
 800e112:	d803      	bhi.n	800e11c <HAL_SPI_Receive+0x20e>
 800e114:	683b      	ldr	r3, [r7, #0]
 800e116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e11a:	d102      	bne.n	800e122 <HAL_SPI_Receive+0x214>
 800e11c:	683b      	ldr	r3, [r7, #0]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d109      	bne.n	800e136 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	2201      	movs	r2, #1
 800e126:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	2200      	movs	r2, #0
 800e12e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e132:	2303      	movs	r3, #3
 800e134:	e01f      	b.n	800e176 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e13c:	b29b      	uxth	r3, r3
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d1c3      	bne.n	800e0ca <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e142:	697a      	ldr	r2, [r7, #20]
 800e144:	6839      	ldr	r1, [r7, #0]
 800e146:	68f8      	ldr	r0, [r7, #12]
 800e148:	f000 fc6a 	bl	800ea20 <SPI_EndRxTransaction>
 800e14c:	4603      	mov	r3, r0
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d002      	beq.n	800e158 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	2220      	movs	r2, #32
 800e156:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	2201      	movs	r2, #1
 800e15c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	2200      	movs	r2, #0
 800e164:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d001      	beq.n	800e174 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800e170:	2301      	movs	r3, #1
 800e172:	e000      	b.n	800e176 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800e174:	2300      	movs	r3, #0
  }
}
 800e176:	4618      	mov	r0, r3
 800e178:	3718      	adds	r7, #24
 800e17a:	46bd      	mov	sp, r7
 800e17c:	bd80      	pop	{r7, pc}

0800e17e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e17e:	b580      	push	{r7, lr}
 800e180:	b08a      	sub	sp, #40	@ 0x28
 800e182:	af00      	add	r7, sp, #0
 800e184:	60f8      	str	r0, [r7, #12]
 800e186:	60b9      	str	r1, [r7, #8]
 800e188:	607a      	str	r2, [r7, #4]
 800e18a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e18c:	2301      	movs	r3, #1
 800e18e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e190:	f7f9 f816 	bl	80071c0 <HAL_GetTick>
 800e194:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e19c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	685b      	ldr	r3, [r3, #4]
 800e1a2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800e1a4:	887b      	ldrh	r3, [r7, #2]
 800e1a6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800e1a8:	887b      	ldrh	r3, [r7, #2]
 800e1aa:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e1ac:	7ffb      	ldrb	r3, [r7, #31]
 800e1ae:	2b01      	cmp	r3, #1
 800e1b0:	d00c      	beq.n	800e1cc <HAL_SPI_TransmitReceive+0x4e>
 800e1b2:	69bb      	ldr	r3, [r7, #24]
 800e1b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e1b8:	d106      	bne.n	800e1c8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	689b      	ldr	r3, [r3, #8]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d102      	bne.n	800e1c8 <HAL_SPI_TransmitReceive+0x4a>
 800e1c2:	7ffb      	ldrb	r3, [r7, #31]
 800e1c4:	2b04      	cmp	r3, #4
 800e1c6:	d001      	beq.n	800e1cc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800e1c8:	2302      	movs	r3, #2
 800e1ca:	e1f3      	b.n	800e5b4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e1cc:	68bb      	ldr	r3, [r7, #8]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d005      	beq.n	800e1de <HAL_SPI_TransmitReceive+0x60>
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d002      	beq.n	800e1de <HAL_SPI_TransmitReceive+0x60>
 800e1d8:	887b      	ldrh	r3, [r7, #2]
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d101      	bne.n	800e1e2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800e1de:	2301      	movs	r3, #1
 800e1e0:	e1e8      	b.n	800e5b4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e1e8:	2b01      	cmp	r3, #1
 800e1ea:	d101      	bne.n	800e1f0 <HAL_SPI_TransmitReceive+0x72>
 800e1ec:	2302      	movs	r3, #2
 800e1ee:	e1e1      	b.n	800e5b4 <HAL_SPI_TransmitReceive+0x436>
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	2201      	movs	r2, #1
 800e1f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e1fe:	b2db      	uxtb	r3, r3
 800e200:	2b04      	cmp	r3, #4
 800e202:	d003      	beq.n	800e20c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	2205      	movs	r2, #5
 800e208:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	2200      	movs	r2, #0
 800e210:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	687a      	ldr	r2, [r7, #4]
 800e216:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	887a      	ldrh	r2, [r7, #2]
 800e21c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	887a      	ldrh	r2, [r7, #2]
 800e224:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	68ba      	ldr	r2, [r7, #8]
 800e22c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	887a      	ldrh	r2, [r7, #2]
 800e232:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	887a      	ldrh	r2, [r7, #2]
 800e238:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	2200      	movs	r2, #0
 800e23e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	2200      	movs	r2, #0
 800e244:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	68db      	ldr	r3, [r3, #12]
 800e24a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e24e:	d802      	bhi.n	800e256 <HAL_SPI_TransmitReceive+0xd8>
 800e250:	8abb      	ldrh	r3, [r7, #20]
 800e252:	2b01      	cmp	r3, #1
 800e254:	d908      	bls.n	800e268 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	685a      	ldr	r2, [r3, #4]
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e264:	605a      	str	r2, [r3, #4]
 800e266:	e007      	b.n	800e278 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	685a      	ldr	r2, [r3, #4]
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e276:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e282:	2b40      	cmp	r3, #64	@ 0x40
 800e284:	d007      	beq.n	800e296 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	681a      	ldr	r2, [r3, #0]
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e294:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	68db      	ldr	r3, [r3, #12]
 800e29a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e29e:	f240 8083 	bls.w	800e3a8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	685b      	ldr	r3, [r3, #4]
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d002      	beq.n	800e2b0 <HAL_SPI_TransmitReceive+0x132>
 800e2aa:	8afb      	ldrh	r3, [r7, #22]
 800e2ac:	2b01      	cmp	r3, #1
 800e2ae:	d16f      	bne.n	800e390 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2b4:	881a      	ldrh	r2, [r3, #0]
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2c0:	1c9a      	adds	r2, r3, #2
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e2ca:	b29b      	uxth	r3, r3
 800e2cc:	3b01      	subs	r3, #1
 800e2ce:	b29a      	uxth	r2, r3
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e2d4:	e05c      	b.n	800e390 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	689b      	ldr	r3, [r3, #8]
 800e2dc:	f003 0302 	and.w	r3, r3, #2
 800e2e0:	2b02      	cmp	r3, #2
 800e2e2:	d11b      	bne.n	800e31c <HAL_SPI_TransmitReceive+0x19e>
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e2e8:	b29b      	uxth	r3, r3
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d016      	beq.n	800e31c <HAL_SPI_TransmitReceive+0x19e>
 800e2ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2f0:	2b01      	cmp	r3, #1
 800e2f2:	d113      	bne.n	800e31c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2f8:	881a      	ldrh	r2, [r3, #0]
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e304:	1c9a      	adds	r2, r3, #2
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e30e:	b29b      	uxth	r3, r3
 800e310:	3b01      	subs	r3, #1
 800e312:	b29a      	uxth	r2, r3
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e318:	2300      	movs	r3, #0
 800e31a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	689b      	ldr	r3, [r3, #8]
 800e322:	f003 0301 	and.w	r3, r3, #1
 800e326:	2b01      	cmp	r3, #1
 800e328:	d11c      	bne.n	800e364 <HAL_SPI_TransmitReceive+0x1e6>
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e330:	b29b      	uxth	r3, r3
 800e332:	2b00      	cmp	r3, #0
 800e334:	d016      	beq.n	800e364 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	68da      	ldr	r2, [r3, #12]
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e340:	b292      	uxth	r2, r2
 800e342:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e348:	1c9a      	adds	r2, r3, #2
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e354:	b29b      	uxth	r3, r3
 800e356:	3b01      	subs	r3, #1
 800e358:	b29a      	uxth	r2, r3
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e360:	2301      	movs	r3, #1
 800e362:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e364:	f7f8 ff2c 	bl	80071c0 <HAL_GetTick>
 800e368:	4602      	mov	r2, r0
 800e36a:	6a3b      	ldr	r3, [r7, #32]
 800e36c:	1ad3      	subs	r3, r2, r3
 800e36e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e370:	429a      	cmp	r2, r3
 800e372:	d80d      	bhi.n	800e390 <HAL_SPI_TransmitReceive+0x212>
 800e374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e37a:	d009      	beq.n	800e390 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	2201      	movs	r2, #1
 800e380:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	2200      	movs	r2, #0
 800e388:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e38c:	2303      	movs	r3, #3
 800e38e:	e111      	b.n	800e5b4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e394:	b29b      	uxth	r3, r3
 800e396:	2b00      	cmp	r3, #0
 800e398:	d19d      	bne.n	800e2d6 <HAL_SPI_TransmitReceive+0x158>
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e3a0:	b29b      	uxth	r3, r3
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d197      	bne.n	800e2d6 <HAL_SPI_TransmitReceive+0x158>
 800e3a6:	e0e5      	b.n	800e574 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	685b      	ldr	r3, [r3, #4]
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d003      	beq.n	800e3b8 <HAL_SPI_TransmitReceive+0x23a>
 800e3b0:	8afb      	ldrh	r3, [r7, #22]
 800e3b2:	2b01      	cmp	r3, #1
 800e3b4:	f040 80d1 	bne.w	800e55a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e3bc:	b29b      	uxth	r3, r3
 800e3be:	2b01      	cmp	r3, #1
 800e3c0:	d912      	bls.n	800e3e8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3c6:	881a      	ldrh	r2, [r3, #0]
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3d2:	1c9a      	adds	r2, r3, #2
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e3dc:	b29b      	uxth	r3, r3
 800e3de:	3b02      	subs	r3, #2
 800e3e0:	b29a      	uxth	r2, r3
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e3e6:	e0b8      	b.n	800e55a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	330c      	adds	r3, #12
 800e3f2:	7812      	ldrb	r2, [r2, #0]
 800e3f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3fa:	1c5a      	adds	r2, r3, #1
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e404:	b29b      	uxth	r3, r3
 800e406:	3b01      	subs	r3, #1
 800e408:	b29a      	uxth	r2, r3
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e40e:	e0a4      	b.n	800e55a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	689b      	ldr	r3, [r3, #8]
 800e416:	f003 0302 	and.w	r3, r3, #2
 800e41a:	2b02      	cmp	r3, #2
 800e41c:	d134      	bne.n	800e488 <HAL_SPI_TransmitReceive+0x30a>
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e422:	b29b      	uxth	r3, r3
 800e424:	2b00      	cmp	r3, #0
 800e426:	d02f      	beq.n	800e488 <HAL_SPI_TransmitReceive+0x30a>
 800e428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e42a:	2b01      	cmp	r3, #1
 800e42c:	d12c      	bne.n	800e488 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e432:	b29b      	uxth	r3, r3
 800e434:	2b01      	cmp	r3, #1
 800e436:	d912      	bls.n	800e45e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e43c:	881a      	ldrh	r2, [r3, #0]
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	681b      	ldr	r3, [r3, #0]
 800e442:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e448:	1c9a      	adds	r2, r3, #2
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e452:	b29b      	uxth	r3, r3
 800e454:	3b02      	subs	r3, #2
 800e456:	b29a      	uxth	r2, r3
 800e458:	68fb      	ldr	r3, [r7, #12]
 800e45a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e45c:	e012      	b.n	800e484 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	330c      	adds	r3, #12
 800e468:	7812      	ldrb	r2, [r2, #0]
 800e46a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e470:	1c5a      	adds	r2, r3, #1
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e47a:	b29b      	uxth	r3, r3
 800e47c:	3b01      	subs	r3, #1
 800e47e:	b29a      	uxth	r2, r3
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e484:	2300      	movs	r3, #0
 800e486:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	689b      	ldr	r3, [r3, #8]
 800e48e:	f003 0301 	and.w	r3, r3, #1
 800e492:	2b01      	cmp	r3, #1
 800e494:	d148      	bne.n	800e528 <HAL_SPI_TransmitReceive+0x3aa>
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e49c:	b29b      	uxth	r3, r3
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d042      	beq.n	800e528 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e4a8:	b29b      	uxth	r3, r3
 800e4aa:	2b01      	cmp	r3, #1
 800e4ac:	d923      	bls.n	800e4f6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	68da      	ldr	r2, [r3, #12]
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e4b8:	b292      	uxth	r2, r2
 800e4ba:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e4c0:	1c9a      	adds	r2, r3, #2
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e4cc:	b29b      	uxth	r3, r3
 800e4ce:	3b02      	subs	r3, #2
 800e4d0:	b29a      	uxth	r2, r3
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e4de:	b29b      	uxth	r3, r3
 800e4e0:	2b01      	cmp	r3, #1
 800e4e2:	d81f      	bhi.n	800e524 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	685a      	ldr	r2, [r3, #4]
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e4f2:	605a      	str	r2, [r3, #4]
 800e4f4:	e016      	b.n	800e524 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	f103 020c 	add.w	r2, r3, #12
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e502:	7812      	ldrb	r2, [r2, #0]
 800e504:	b2d2      	uxtb	r2, r2
 800e506:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e50c:	1c5a      	adds	r2, r3, #1
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e518:	b29b      	uxth	r3, r3
 800e51a:	3b01      	subs	r3, #1
 800e51c:	b29a      	uxth	r2, r3
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e524:	2301      	movs	r3, #1
 800e526:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e528:	f7f8 fe4a 	bl	80071c0 <HAL_GetTick>
 800e52c:	4602      	mov	r2, r0
 800e52e:	6a3b      	ldr	r3, [r7, #32]
 800e530:	1ad3      	subs	r3, r2, r3
 800e532:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e534:	429a      	cmp	r2, r3
 800e536:	d803      	bhi.n	800e540 <HAL_SPI_TransmitReceive+0x3c2>
 800e538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e53a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e53e:	d102      	bne.n	800e546 <HAL_SPI_TransmitReceive+0x3c8>
 800e540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e542:	2b00      	cmp	r3, #0
 800e544:	d109      	bne.n	800e55a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	2201      	movs	r2, #1
 800e54a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	2200      	movs	r2, #0
 800e552:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e556:	2303      	movs	r3, #3
 800e558:	e02c      	b.n	800e5b4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e55e:	b29b      	uxth	r3, r3
 800e560:	2b00      	cmp	r3, #0
 800e562:	f47f af55 	bne.w	800e410 <HAL_SPI_TransmitReceive+0x292>
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e56c:	b29b      	uxth	r3, r3
 800e56e:	2b00      	cmp	r3, #0
 800e570:	f47f af4e 	bne.w	800e410 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e574:	6a3a      	ldr	r2, [r7, #32]
 800e576:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e578:	68f8      	ldr	r0, [r7, #12]
 800e57a:	f000 faa9 	bl	800ead0 <SPI_EndRxTxTransaction>
 800e57e:	4603      	mov	r3, r0
 800e580:	2b00      	cmp	r3, #0
 800e582:	d008      	beq.n	800e596 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	2220      	movs	r2, #32
 800e588:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	2200      	movs	r2, #0
 800e58e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800e592:	2301      	movs	r3, #1
 800e594:	e00e      	b.n	800e5b4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	2201      	movs	r2, #1
 800e59a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	2200      	movs	r2, #0
 800e5a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d001      	beq.n	800e5b2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800e5ae:	2301      	movs	r3, #1
 800e5b0:	e000      	b.n	800e5b4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800e5b2:	2300      	movs	r3, #0
  }
}
 800e5b4:	4618      	mov	r0, r3
 800e5b6:	3728      	adds	r7, #40	@ 0x28
 800e5b8:	46bd      	mov	sp, r7
 800e5ba:	bd80      	pop	{r7, pc}

0800e5bc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800e5bc:	b580      	push	{r7, lr}
 800e5be:	b088      	sub	sp, #32
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	685b      	ldr	r3, [r3, #4]
 800e5ca:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	689b      	ldr	r3, [r3, #8]
 800e5d2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800e5d4:	69bb      	ldr	r3, [r7, #24]
 800e5d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d10e      	bne.n	800e5fc <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800e5de:	69bb      	ldr	r3, [r7, #24]
 800e5e0:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d009      	beq.n	800e5fc <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800e5e8:	69fb      	ldr	r3, [r7, #28]
 800e5ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d004      	beq.n	800e5fc <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e5f6:	6878      	ldr	r0, [r7, #4]
 800e5f8:	4798      	blx	r3
    return;
 800e5fa:	e0ce      	b.n	800e79a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800e5fc:	69bb      	ldr	r3, [r7, #24]
 800e5fe:	f003 0302 	and.w	r3, r3, #2
 800e602:	2b00      	cmp	r3, #0
 800e604:	d009      	beq.n	800e61a <HAL_SPI_IRQHandler+0x5e>
 800e606:	69fb      	ldr	r3, [r7, #28]
 800e608:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d004      	beq.n	800e61a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e614:	6878      	ldr	r0, [r7, #4]
 800e616:	4798      	blx	r3
    return;
 800e618:	e0bf      	b.n	800e79a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800e61a:	69bb      	ldr	r3, [r7, #24]
 800e61c:	f003 0320 	and.w	r3, r3, #32
 800e620:	2b00      	cmp	r3, #0
 800e622:	d10a      	bne.n	800e63a <HAL_SPI_IRQHandler+0x7e>
 800e624:	69bb      	ldr	r3, [r7, #24]
 800e626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d105      	bne.n	800e63a <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800e62e:	69bb      	ldr	r3, [r7, #24]
 800e630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e634:	2b00      	cmp	r3, #0
 800e636:	f000 80b0 	beq.w	800e79a <HAL_SPI_IRQHandler+0x1de>
 800e63a:	69fb      	ldr	r3, [r7, #28]
 800e63c:	f003 0320 	and.w	r3, r3, #32
 800e640:	2b00      	cmp	r3, #0
 800e642:	f000 80aa 	beq.w	800e79a <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800e646:	69bb      	ldr	r3, [r7, #24]
 800e648:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d023      	beq.n	800e698 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e656:	b2db      	uxtb	r3, r3
 800e658:	2b03      	cmp	r3, #3
 800e65a:	d011      	beq.n	800e680 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e660:	f043 0204 	orr.w	r2, r3, #4
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e668:	2300      	movs	r3, #0
 800e66a:	617b      	str	r3, [r7, #20]
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	68db      	ldr	r3, [r3, #12]
 800e672:	617b      	str	r3, [r7, #20]
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	689b      	ldr	r3, [r3, #8]
 800e67a:	617b      	str	r3, [r7, #20]
 800e67c:	697b      	ldr	r3, [r7, #20]
 800e67e:	e00b      	b.n	800e698 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e680:	2300      	movs	r3, #0
 800e682:	613b      	str	r3, [r7, #16]
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	68db      	ldr	r3, [r3, #12]
 800e68a:	613b      	str	r3, [r7, #16]
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	689b      	ldr	r3, [r3, #8]
 800e692:	613b      	str	r3, [r7, #16]
 800e694:	693b      	ldr	r3, [r7, #16]
        return;
 800e696:	e080      	b.n	800e79a <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800e698:	69bb      	ldr	r3, [r7, #24]
 800e69a:	f003 0320 	and.w	r3, r3, #32
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d014      	beq.n	800e6cc <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e6a6:	f043 0201 	orr.w	r2, r3, #1
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	60fb      	str	r3, [r7, #12]
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	689b      	ldr	r3, [r3, #8]
 800e6b8:	60fb      	str	r3, [r7, #12]
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	681a      	ldr	r2, [r3, #0]
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e6c8:	601a      	str	r2, [r3, #0]
 800e6ca:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800e6cc:	69bb      	ldr	r3, [r7, #24]
 800e6ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d00c      	beq.n	800e6f0 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e6da:	f043 0208 	orr.w	r2, r3, #8
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	60bb      	str	r3, [r7, #8]
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	689b      	ldr	r3, [r3, #8]
 800e6ec:	60bb      	str	r3, [r7, #8]
 800e6ee:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d04f      	beq.n	800e798 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	685a      	ldr	r2, [r3, #4]
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e706:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	2201      	movs	r2, #1
 800e70c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800e710:	69fb      	ldr	r3, [r7, #28]
 800e712:	f003 0302 	and.w	r3, r3, #2
 800e716:	2b00      	cmp	r3, #0
 800e718:	d104      	bne.n	800e724 <HAL_SPI_IRQHandler+0x168>
 800e71a:	69fb      	ldr	r3, [r7, #28]
 800e71c:	f003 0301 	and.w	r3, r3, #1
 800e720:	2b00      	cmp	r3, #0
 800e722:	d034      	beq.n	800e78e <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	685a      	ldr	r2, [r3, #4]
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	f022 0203 	bic.w	r2, r2, #3
 800e732:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d011      	beq.n	800e760 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e740:	4a17      	ldr	r2, [pc, #92]	@ (800e7a0 <HAL_SPI_IRQHandler+0x1e4>)
 800e742:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e748:	4618      	mov	r0, r3
 800e74a:	f7fa f98f 	bl	8008a6c <HAL_DMA_Abort_IT>
 800e74e:	4603      	mov	r3, r0
 800e750:	2b00      	cmp	r3, #0
 800e752:	d005      	beq.n	800e760 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e758:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e764:	2b00      	cmp	r3, #0
 800e766:	d016      	beq.n	800e796 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e76c:	4a0c      	ldr	r2, [pc, #48]	@ (800e7a0 <HAL_SPI_IRQHandler+0x1e4>)
 800e76e:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e774:	4618      	mov	r0, r3
 800e776:	f7fa f979 	bl	8008a6c <HAL_DMA_Abort_IT>
 800e77a:	4603      	mov	r3, r0
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d00a      	beq.n	800e796 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e784:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800e78c:	e003      	b.n	800e796 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800e78e:	6878      	ldr	r0, [r7, #4]
 800e790:	f000 f808 	bl	800e7a4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800e794:	e000      	b.n	800e798 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800e796:	bf00      	nop
    return;
 800e798:	bf00      	nop
  }
}
 800e79a:	3720      	adds	r7, #32
 800e79c:	46bd      	mov	sp, r7
 800e79e:	bd80      	pop	{r7, pc}
 800e7a0:	0800e7b9 	.word	0x0800e7b9

0800e7a4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800e7a4:	b480      	push	{r7}
 800e7a6:	b083      	sub	sp, #12
 800e7a8:	af00      	add	r7, sp, #0
 800e7aa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800e7ac:	bf00      	nop
 800e7ae:	370c      	adds	r7, #12
 800e7b0:	46bd      	mov	sp, r7
 800e7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b6:	4770      	bx	lr

0800e7b8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e7b8:	b580      	push	{r7, lr}
 800e7ba:	b084      	sub	sp, #16
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7c4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	2200      	movs	r2, #0
 800e7ca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800e7d4:	68f8      	ldr	r0, [r7, #12]
 800e7d6:	f7ff ffe5 	bl	800e7a4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800e7da:	bf00      	nop
 800e7dc:	3710      	adds	r7, #16
 800e7de:	46bd      	mov	sp, r7
 800e7e0:	bd80      	pop	{r7, pc}
	...

0800e7e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e7e4:	b580      	push	{r7, lr}
 800e7e6:	b088      	sub	sp, #32
 800e7e8:	af00      	add	r7, sp, #0
 800e7ea:	60f8      	str	r0, [r7, #12]
 800e7ec:	60b9      	str	r1, [r7, #8]
 800e7ee:	603b      	str	r3, [r7, #0]
 800e7f0:	4613      	mov	r3, r2
 800e7f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800e7f4:	f7f8 fce4 	bl	80071c0 <HAL_GetTick>
 800e7f8:	4602      	mov	r2, r0
 800e7fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7fc:	1a9b      	subs	r3, r3, r2
 800e7fe:	683a      	ldr	r2, [r7, #0]
 800e800:	4413      	add	r3, r2
 800e802:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800e804:	f7f8 fcdc 	bl	80071c0 <HAL_GetTick>
 800e808:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800e80a:	4b39      	ldr	r3, [pc, #228]	@ (800e8f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	015b      	lsls	r3, r3, #5
 800e810:	0d1b      	lsrs	r3, r3, #20
 800e812:	69fa      	ldr	r2, [r7, #28]
 800e814:	fb02 f303 	mul.w	r3, r2, r3
 800e818:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e81a:	e054      	b.n	800e8c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800e81c:	683b      	ldr	r3, [r7, #0]
 800e81e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e822:	d050      	beq.n	800e8c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e824:	f7f8 fccc 	bl	80071c0 <HAL_GetTick>
 800e828:	4602      	mov	r2, r0
 800e82a:	69bb      	ldr	r3, [r7, #24]
 800e82c:	1ad3      	subs	r3, r2, r3
 800e82e:	69fa      	ldr	r2, [r7, #28]
 800e830:	429a      	cmp	r2, r3
 800e832:	d902      	bls.n	800e83a <SPI_WaitFlagStateUntilTimeout+0x56>
 800e834:	69fb      	ldr	r3, [r7, #28]
 800e836:	2b00      	cmp	r3, #0
 800e838:	d13d      	bne.n	800e8b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	685a      	ldr	r2, [r3, #4]
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e848:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	685b      	ldr	r3, [r3, #4]
 800e84e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e852:	d111      	bne.n	800e878 <SPI_WaitFlagStateUntilTimeout+0x94>
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	689b      	ldr	r3, [r3, #8]
 800e858:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e85c:	d004      	beq.n	800e868 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	689b      	ldr	r3, [r3, #8]
 800e862:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e866:	d107      	bne.n	800e878 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	681a      	ldr	r2, [r3, #0]
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e876:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e87c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e880:	d10f      	bne.n	800e8a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	681a      	ldr	r2, [r3, #0]
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e890:	601a      	str	r2, [r3, #0]
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	681a      	ldr	r2, [r3, #0]
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e8a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	2201      	movs	r2, #1
 800e8a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	2200      	movs	r2, #0
 800e8ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800e8b2:	2303      	movs	r3, #3
 800e8b4:	e017      	b.n	800e8e6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e8b6:	697b      	ldr	r3, [r7, #20]
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d101      	bne.n	800e8c0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800e8bc:	2300      	movs	r3, #0
 800e8be:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800e8c0:	697b      	ldr	r3, [r7, #20]
 800e8c2:	3b01      	subs	r3, #1
 800e8c4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	689a      	ldr	r2, [r3, #8]
 800e8cc:	68bb      	ldr	r3, [r7, #8]
 800e8ce:	4013      	ands	r3, r2
 800e8d0:	68ba      	ldr	r2, [r7, #8]
 800e8d2:	429a      	cmp	r2, r3
 800e8d4:	bf0c      	ite	eq
 800e8d6:	2301      	moveq	r3, #1
 800e8d8:	2300      	movne	r3, #0
 800e8da:	b2db      	uxtb	r3, r3
 800e8dc:	461a      	mov	r2, r3
 800e8de:	79fb      	ldrb	r3, [r7, #7]
 800e8e0:	429a      	cmp	r2, r3
 800e8e2:	d19b      	bne.n	800e81c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800e8e4:	2300      	movs	r3, #0
}
 800e8e6:	4618      	mov	r0, r3
 800e8e8:	3720      	adds	r7, #32
 800e8ea:	46bd      	mov	sp, r7
 800e8ec:	bd80      	pop	{r7, pc}
 800e8ee:	bf00      	nop
 800e8f0:	2000002c 	.word	0x2000002c

0800e8f4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e8f4:	b580      	push	{r7, lr}
 800e8f6:	b08a      	sub	sp, #40	@ 0x28
 800e8f8:	af00      	add	r7, sp, #0
 800e8fa:	60f8      	str	r0, [r7, #12]
 800e8fc:	60b9      	str	r1, [r7, #8]
 800e8fe:	607a      	str	r2, [r7, #4]
 800e900:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800e902:	2300      	movs	r3, #0
 800e904:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800e906:	f7f8 fc5b 	bl	80071c0 <HAL_GetTick>
 800e90a:	4602      	mov	r2, r0
 800e90c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e90e:	1a9b      	subs	r3, r3, r2
 800e910:	683a      	ldr	r2, [r7, #0]
 800e912:	4413      	add	r3, r2
 800e914:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800e916:	f7f8 fc53 	bl	80071c0 <HAL_GetTick>
 800e91a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	330c      	adds	r3, #12
 800e922:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800e924:	4b3d      	ldr	r3, [pc, #244]	@ (800ea1c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800e926:	681a      	ldr	r2, [r3, #0]
 800e928:	4613      	mov	r3, r2
 800e92a:	009b      	lsls	r3, r3, #2
 800e92c:	4413      	add	r3, r2
 800e92e:	00da      	lsls	r2, r3, #3
 800e930:	1ad3      	subs	r3, r2, r3
 800e932:	0d1b      	lsrs	r3, r3, #20
 800e934:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e936:	fb02 f303 	mul.w	r3, r2, r3
 800e93a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800e93c:	e060      	b.n	800ea00 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800e93e:	68bb      	ldr	r3, [r7, #8]
 800e940:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800e944:	d107      	bne.n	800e956 <SPI_WaitFifoStateUntilTimeout+0x62>
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d104      	bne.n	800e956 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800e94c:	69fb      	ldr	r3, [r7, #28]
 800e94e:	781b      	ldrb	r3, [r3, #0]
 800e950:	b2db      	uxtb	r3, r3
 800e952:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800e954:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e95c:	d050      	beq.n	800ea00 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e95e:	f7f8 fc2f 	bl	80071c0 <HAL_GetTick>
 800e962:	4602      	mov	r2, r0
 800e964:	6a3b      	ldr	r3, [r7, #32]
 800e966:	1ad3      	subs	r3, r2, r3
 800e968:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e96a:	429a      	cmp	r2, r3
 800e96c:	d902      	bls.n	800e974 <SPI_WaitFifoStateUntilTimeout+0x80>
 800e96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e970:	2b00      	cmp	r3, #0
 800e972:	d13d      	bne.n	800e9f0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	685a      	ldr	r2, [r3, #4]
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e982:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	685b      	ldr	r3, [r3, #4]
 800e988:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e98c:	d111      	bne.n	800e9b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	689b      	ldr	r3, [r3, #8]
 800e992:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e996:	d004      	beq.n	800e9a2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	689b      	ldr	r3, [r3, #8]
 800e99c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e9a0:	d107      	bne.n	800e9b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	681a      	ldr	r2, [r3, #0]
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e9b0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e9b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e9ba:	d10f      	bne.n	800e9dc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	681a      	ldr	r2, [r3, #0]
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e9ca:	601a      	str	r2, [r3, #0]
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	681a      	ldr	r2, [r3, #0]
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e9da:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	2201      	movs	r2, #1
 800e9e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	2200      	movs	r2, #0
 800e9e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800e9ec:	2303      	movs	r3, #3
 800e9ee:	e010      	b.n	800ea12 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e9f0:	69bb      	ldr	r3, [r7, #24]
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d101      	bne.n	800e9fa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800e9f6:	2300      	movs	r3, #0
 800e9f8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800e9fa:	69bb      	ldr	r3, [r7, #24]
 800e9fc:	3b01      	subs	r3, #1
 800e9fe:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	689a      	ldr	r2, [r3, #8]
 800ea06:	68bb      	ldr	r3, [r7, #8]
 800ea08:	4013      	ands	r3, r2
 800ea0a:	687a      	ldr	r2, [r7, #4]
 800ea0c:	429a      	cmp	r2, r3
 800ea0e:	d196      	bne.n	800e93e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800ea10:	2300      	movs	r3, #0
}
 800ea12:	4618      	mov	r0, r3
 800ea14:	3728      	adds	r7, #40	@ 0x28
 800ea16:	46bd      	mov	sp, r7
 800ea18:	bd80      	pop	{r7, pc}
 800ea1a:	bf00      	nop
 800ea1c:	2000002c 	.word	0x2000002c

0800ea20 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ea20:	b580      	push	{r7, lr}
 800ea22:	b086      	sub	sp, #24
 800ea24:	af02      	add	r7, sp, #8
 800ea26:	60f8      	str	r0, [r7, #12]
 800ea28:	60b9      	str	r1, [r7, #8]
 800ea2a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	685b      	ldr	r3, [r3, #4]
 800ea30:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ea34:	d111      	bne.n	800ea5a <SPI_EndRxTransaction+0x3a>
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	689b      	ldr	r3, [r3, #8]
 800ea3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ea3e:	d004      	beq.n	800ea4a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	689b      	ldr	r3, [r3, #8]
 800ea44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ea48:	d107      	bne.n	800ea5a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	681a      	ldr	r2, [r3, #0]
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ea58:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	9300      	str	r3, [sp, #0]
 800ea5e:	68bb      	ldr	r3, [r7, #8]
 800ea60:	2200      	movs	r2, #0
 800ea62:	2180      	movs	r1, #128	@ 0x80
 800ea64:	68f8      	ldr	r0, [r7, #12]
 800ea66:	f7ff febd 	bl	800e7e4 <SPI_WaitFlagStateUntilTimeout>
 800ea6a:	4603      	mov	r3, r0
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d007      	beq.n	800ea80 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ea74:	f043 0220 	orr.w	r2, r3, #32
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ea7c:	2303      	movs	r3, #3
 800ea7e:	e023      	b.n	800eac8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	685b      	ldr	r3, [r3, #4]
 800ea84:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ea88:	d11d      	bne.n	800eac6 <SPI_EndRxTransaction+0xa6>
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	689b      	ldr	r3, [r3, #8]
 800ea8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ea92:	d004      	beq.n	800ea9e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	689b      	ldr	r3, [r3, #8]
 800ea98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ea9c:	d113      	bne.n	800eac6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	9300      	str	r3, [sp, #0]
 800eaa2:	68bb      	ldr	r3, [r7, #8]
 800eaa4:	2200      	movs	r2, #0
 800eaa6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800eaaa:	68f8      	ldr	r0, [r7, #12]
 800eaac:	f7ff ff22 	bl	800e8f4 <SPI_WaitFifoStateUntilTimeout>
 800eab0:	4603      	mov	r3, r0
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d007      	beq.n	800eac6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eaba:	f043 0220 	orr.w	r2, r3, #32
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800eac2:	2303      	movs	r3, #3
 800eac4:	e000      	b.n	800eac8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800eac6:	2300      	movs	r3, #0
}
 800eac8:	4618      	mov	r0, r3
 800eaca:	3710      	adds	r7, #16
 800eacc:	46bd      	mov	sp, r7
 800eace:	bd80      	pop	{r7, pc}

0800ead0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ead0:	b580      	push	{r7, lr}
 800ead2:	b086      	sub	sp, #24
 800ead4:	af02      	add	r7, sp, #8
 800ead6:	60f8      	str	r0, [r7, #12]
 800ead8:	60b9      	str	r1, [r7, #8]
 800eada:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	9300      	str	r3, [sp, #0]
 800eae0:	68bb      	ldr	r3, [r7, #8]
 800eae2:	2200      	movs	r2, #0
 800eae4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800eae8:	68f8      	ldr	r0, [r7, #12]
 800eaea:	f7ff ff03 	bl	800e8f4 <SPI_WaitFifoStateUntilTimeout>
 800eaee:	4603      	mov	r3, r0
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d007      	beq.n	800eb04 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eaf8:	f043 0220 	orr.w	r2, r3, #32
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800eb00:	2303      	movs	r3, #3
 800eb02:	e027      	b.n	800eb54 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	9300      	str	r3, [sp, #0]
 800eb08:	68bb      	ldr	r3, [r7, #8]
 800eb0a:	2200      	movs	r2, #0
 800eb0c:	2180      	movs	r1, #128	@ 0x80
 800eb0e:	68f8      	ldr	r0, [r7, #12]
 800eb10:	f7ff fe68 	bl	800e7e4 <SPI_WaitFlagStateUntilTimeout>
 800eb14:	4603      	mov	r3, r0
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d007      	beq.n	800eb2a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eb1e:	f043 0220 	orr.w	r2, r3, #32
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800eb26:	2303      	movs	r3, #3
 800eb28:	e014      	b.n	800eb54 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	9300      	str	r3, [sp, #0]
 800eb2e:	68bb      	ldr	r3, [r7, #8]
 800eb30:	2200      	movs	r2, #0
 800eb32:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800eb36:	68f8      	ldr	r0, [r7, #12]
 800eb38:	f7ff fedc 	bl	800e8f4 <SPI_WaitFifoStateUntilTimeout>
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d007      	beq.n	800eb52 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eb46:	f043 0220 	orr.w	r2, r3, #32
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800eb4e:	2303      	movs	r3, #3
 800eb50:	e000      	b.n	800eb54 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800eb52:	2300      	movs	r3, #0
}
 800eb54:	4618      	mov	r0, r3
 800eb56:	3710      	adds	r7, #16
 800eb58:	46bd      	mov	sp, r7
 800eb5a:	bd80      	pop	{r7, pc}

0800eb5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800eb5c:	b580      	push	{r7, lr}
 800eb5e:	b082      	sub	sp, #8
 800eb60:	af00      	add	r7, sp, #0
 800eb62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d101      	bne.n	800eb6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800eb6a:	2301      	movs	r3, #1
 800eb6c:	e049      	b.n	800ec02 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eb74:	b2db      	uxtb	r3, r3
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d106      	bne.n	800eb88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	2200      	movs	r2, #0
 800eb7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800eb82:	6878      	ldr	r0, [r7, #4]
 800eb84:	f7f7 fe30 	bl	80067e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	2202      	movs	r2, #2
 800eb8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	681a      	ldr	r2, [r3, #0]
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	3304      	adds	r3, #4
 800eb98:	4619      	mov	r1, r3
 800eb9a:	4610      	mov	r0, r2
 800eb9c:	f000 fafc 	bl	800f198 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	2201      	movs	r2, #1
 800eba4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	2201      	movs	r2, #1
 800ebac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	2201      	movs	r2, #1
 800ebb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	2201      	movs	r2, #1
 800ebbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	2201      	movs	r2, #1
 800ebc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	2201      	movs	r2, #1
 800ebcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	2201      	movs	r2, #1
 800ebd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	2201      	movs	r2, #1
 800ebdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	2201      	movs	r2, #1
 800ebe4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	2201      	movs	r2, #1
 800ebec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	2201      	movs	r2, #1
 800ebf4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	2201      	movs	r2, #1
 800ebfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ec00:	2300      	movs	r3, #0
}
 800ec02:	4618      	mov	r0, r3
 800ec04:	3708      	adds	r7, #8
 800ec06:	46bd      	mov	sp, r7
 800ec08:	bd80      	pop	{r7, pc}
	...

0800ec0c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ec0c:	b480      	push	{r7}
 800ec0e:	b085      	sub	sp, #20
 800ec10:	af00      	add	r7, sp, #0
 800ec12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ec1a:	b2db      	uxtb	r3, r3
 800ec1c:	2b01      	cmp	r3, #1
 800ec1e:	d001      	beq.n	800ec24 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ec20:	2301      	movs	r3, #1
 800ec22:	e02e      	b.n	800ec82 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	2202      	movs	r2, #2
 800ec28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	681b      	ldr	r3, [r3, #0]
 800ec30:	4a17      	ldr	r2, [pc, #92]	@ (800ec90 <HAL_TIM_Base_Start+0x84>)
 800ec32:	4293      	cmp	r3, r2
 800ec34:	d004      	beq.n	800ec40 <HAL_TIM_Base_Start+0x34>
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec3e:	d115      	bne.n	800ec6c <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	689a      	ldr	r2, [r3, #8]
 800ec46:	4b13      	ldr	r3, [pc, #76]	@ (800ec94 <HAL_TIM_Base_Start+0x88>)
 800ec48:	4013      	ands	r3, r2
 800ec4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	2b06      	cmp	r3, #6
 800ec50:	d015      	beq.n	800ec7e <HAL_TIM_Base_Start+0x72>
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ec58:	d011      	beq.n	800ec7e <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	681a      	ldr	r2, [r3, #0]
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	f042 0201 	orr.w	r2, r2, #1
 800ec68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ec6a:	e008      	b.n	800ec7e <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	681a      	ldr	r2, [r3, #0]
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	f042 0201 	orr.w	r2, r2, #1
 800ec7a:	601a      	str	r2, [r3, #0]
 800ec7c:	e000      	b.n	800ec80 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ec7e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ec80:	2300      	movs	r3, #0
}
 800ec82:	4618      	mov	r0, r3
 800ec84:	3714      	adds	r7, #20
 800ec86:	46bd      	mov	sp, r7
 800ec88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8c:	4770      	bx	lr
 800ec8e:	bf00      	nop
 800ec90:	40012c00 	.word	0x40012c00
 800ec94:	00010007 	.word	0x00010007

0800ec98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ec98:	b480      	push	{r7}
 800ec9a:	b085      	sub	sp, #20
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eca6:	b2db      	uxtb	r3, r3
 800eca8:	2b01      	cmp	r3, #1
 800ecaa:	d001      	beq.n	800ecb0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ecac:	2301      	movs	r3, #1
 800ecae:	e036      	b.n	800ed1e <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	2202      	movs	r2, #2
 800ecb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	68da      	ldr	r2, [r3, #12]
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	f042 0201 	orr.w	r2, r2, #1
 800ecc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	4a17      	ldr	r2, [pc, #92]	@ (800ed2c <HAL_TIM_Base_Start_IT+0x94>)
 800ecce:	4293      	cmp	r3, r2
 800ecd0:	d004      	beq.n	800ecdc <HAL_TIM_Base_Start_IT+0x44>
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ecda:	d115      	bne.n	800ed08 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	689a      	ldr	r2, [r3, #8]
 800ece2:	4b13      	ldr	r3, [pc, #76]	@ (800ed30 <HAL_TIM_Base_Start_IT+0x98>)
 800ece4:	4013      	ands	r3, r2
 800ece6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	2b06      	cmp	r3, #6
 800ecec:	d015      	beq.n	800ed1a <HAL_TIM_Base_Start_IT+0x82>
 800ecee:	68fb      	ldr	r3, [r7, #12]
 800ecf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ecf4:	d011      	beq.n	800ed1a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	681a      	ldr	r2, [r3, #0]
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	f042 0201 	orr.w	r2, r2, #1
 800ed04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed06:	e008      	b.n	800ed1a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	681a      	ldr	r2, [r3, #0]
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	f042 0201 	orr.w	r2, r2, #1
 800ed16:	601a      	str	r2, [r3, #0]
 800ed18:	e000      	b.n	800ed1c <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed1a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ed1c:	2300      	movs	r3, #0
}
 800ed1e:	4618      	mov	r0, r3
 800ed20:	3714      	adds	r7, #20
 800ed22:	46bd      	mov	sp, r7
 800ed24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed28:	4770      	bx	lr
 800ed2a:	bf00      	nop
 800ed2c:	40012c00 	.word	0x40012c00
 800ed30:	00010007 	.word	0x00010007

0800ed34 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800ed34:	b480      	push	{r7}
 800ed36:	b083      	sub	sp, #12
 800ed38:	af00      	add	r7, sp, #0
 800ed3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	68da      	ldr	r2, [r3, #12]
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	f022 0201 	bic.w	r2, r2, #1
 800ed4a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	6a1a      	ldr	r2, [r3, #32]
 800ed52:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ed56:	4013      	ands	r3, r2
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d10f      	bne.n	800ed7c <HAL_TIM_Base_Stop_IT+0x48>
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	6a1a      	ldr	r2, [r3, #32]
 800ed62:	f240 4344 	movw	r3, #1092	@ 0x444
 800ed66:	4013      	ands	r3, r2
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d107      	bne.n	800ed7c <HAL_TIM_Base_Stop_IT+0x48>
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	681a      	ldr	r2, [r3, #0]
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	f022 0201 	bic.w	r2, r2, #1
 800ed7a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	2201      	movs	r2, #1
 800ed80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800ed84:	2300      	movs	r3, #0
}
 800ed86:	4618      	mov	r0, r3
 800ed88:	370c      	adds	r7, #12
 800ed8a:	46bd      	mov	sp, r7
 800ed8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed90:	4770      	bx	lr

0800ed92 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ed92:	b580      	push	{r7, lr}
 800ed94:	b084      	sub	sp, #16
 800ed96:	af00      	add	r7, sp, #0
 800ed98:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	68db      	ldr	r3, [r3, #12]
 800eda0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	691b      	ldr	r3, [r3, #16]
 800eda8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800edaa:	68bb      	ldr	r3, [r7, #8]
 800edac:	f003 0302 	and.w	r3, r3, #2
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d020      	beq.n	800edf6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	f003 0302 	and.w	r3, r3, #2
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d01b      	beq.n	800edf6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	f06f 0202 	mvn.w	r2, #2
 800edc6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	2201      	movs	r2, #1
 800edcc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	699b      	ldr	r3, [r3, #24]
 800edd4:	f003 0303 	and.w	r3, r3, #3
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d003      	beq.n	800ede4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800eddc:	6878      	ldr	r0, [r7, #4]
 800edde:	f000 f9bc 	bl	800f15a <HAL_TIM_IC_CaptureCallback>
 800ede2:	e005      	b.n	800edf0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ede4:	6878      	ldr	r0, [r7, #4]
 800ede6:	f000 f9ae 	bl	800f146 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800edea:	6878      	ldr	r0, [r7, #4]
 800edec:	f000 f9bf 	bl	800f16e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	2200      	movs	r2, #0
 800edf4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800edf6:	68bb      	ldr	r3, [r7, #8]
 800edf8:	f003 0304 	and.w	r3, r3, #4
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d020      	beq.n	800ee42 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ee00:	68fb      	ldr	r3, [r7, #12]
 800ee02:	f003 0304 	and.w	r3, r3, #4
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d01b      	beq.n	800ee42 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	f06f 0204 	mvn.w	r2, #4
 800ee12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	2202      	movs	r2, #2
 800ee18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	699b      	ldr	r3, [r3, #24]
 800ee20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d003      	beq.n	800ee30 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ee28:	6878      	ldr	r0, [r7, #4]
 800ee2a:	f000 f996 	bl	800f15a <HAL_TIM_IC_CaptureCallback>
 800ee2e:	e005      	b.n	800ee3c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ee30:	6878      	ldr	r0, [r7, #4]
 800ee32:	f000 f988 	bl	800f146 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ee36:	6878      	ldr	r0, [r7, #4]
 800ee38:	f000 f999 	bl	800f16e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	2200      	movs	r2, #0
 800ee40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ee42:	68bb      	ldr	r3, [r7, #8]
 800ee44:	f003 0308 	and.w	r3, r3, #8
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d020      	beq.n	800ee8e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	f003 0308 	and.w	r3, r3, #8
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d01b      	beq.n	800ee8e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	f06f 0208 	mvn.w	r2, #8
 800ee5e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	2204      	movs	r2, #4
 800ee64:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	69db      	ldr	r3, [r3, #28]
 800ee6c:	f003 0303 	and.w	r3, r3, #3
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d003      	beq.n	800ee7c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ee74:	6878      	ldr	r0, [r7, #4]
 800ee76:	f000 f970 	bl	800f15a <HAL_TIM_IC_CaptureCallback>
 800ee7a:	e005      	b.n	800ee88 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ee7c:	6878      	ldr	r0, [r7, #4]
 800ee7e:	f000 f962 	bl	800f146 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ee82:	6878      	ldr	r0, [r7, #4]
 800ee84:	f000 f973 	bl	800f16e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	2200      	movs	r2, #0
 800ee8c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ee8e:	68bb      	ldr	r3, [r7, #8]
 800ee90:	f003 0310 	and.w	r3, r3, #16
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d020      	beq.n	800eeda <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	f003 0310 	and.w	r3, r3, #16
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d01b      	beq.n	800eeda <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	f06f 0210 	mvn.w	r2, #16
 800eeaa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	2208      	movs	r2, #8
 800eeb0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	69db      	ldr	r3, [r3, #28]
 800eeb8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d003      	beq.n	800eec8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800eec0:	6878      	ldr	r0, [r7, #4]
 800eec2:	f000 f94a 	bl	800f15a <HAL_TIM_IC_CaptureCallback>
 800eec6:	e005      	b.n	800eed4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800eec8:	6878      	ldr	r0, [r7, #4]
 800eeca:	f000 f93c 	bl	800f146 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eece:	6878      	ldr	r0, [r7, #4]
 800eed0:	f000 f94d 	bl	800f16e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	2200      	movs	r2, #0
 800eed8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800eeda:	68bb      	ldr	r3, [r7, #8]
 800eedc:	f003 0301 	and.w	r3, r3, #1
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d00c      	beq.n	800eefe <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	f003 0301 	and.w	r3, r3, #1
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d007      	beq.n	800eefe <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	f06f 0201 	mvn.w	r2, #1
 800eef6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800eef8:	6878      	ldr	r0, [r7, #4]
 800eefa:	f000 f91a 	bl	800f132 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800eefe:	68bb      	ldr	r3, [r7, #8]
 800ef00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d104      	bne.n	800ef12 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ef08:	68bb      	ldr	r3, [r7, #8]
 800ef0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d00c      	beq.n	800ef2c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d007      	beq.n	800ef2c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ef24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ef26:	6878      	ldr	r0, [r7, #4]
 800ef28:	f000 faac 	bl	800f484 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ef2c:	68bb      	ldr	r3, [r7, #8]
 800ef2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d00c      	beq.n	800ef50 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d007      	beq.n	800ef50 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ef48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ef4a:	6878      	ldr	r0, [r7, #4]
 800ef4c:	f000 faa4 	bl	800f498 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ef50:	68bb      	ldr	r3, [r7, #8]
 800ef52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d00c      	beq.n	800ef74 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ef5a:	68fb      	ldr	r3, [r7, #12]
 800ef5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d007      	beq.n	800ef74 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ef6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ef6e:	6878      	ldr	r0, [r7, #4]
 800ef70:	f000 f907 	bl	800f182 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ef74:	68bb      	ldr	r3, [r7, #8]
 800ef76:	f003 0320 	and.w	r3, r3, #32
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d00c      	beq.n	800ef98 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	f003 0320 	and.w	r3, r3, #32
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d007      	beq.n	800ef98 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	f06f 0220 	mvn.w	r2, #32
 800ef90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ef92:	6878      	ldr	r0, [r7, #4]
 800ef94:	f000 fa6c 	bl	800f470 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ef98:	bf00      	nop
 800ef9a:	3710      	adds	r7, #16
 800ef9c:	46bd      	mov	sp, r7
 800ef9e:	bd80      	pop	{r7, pc}

0800efa0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800efa0:	b580      	push	{r7, lr}
 800efa2:	b084      	sub	sp, #16
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	6078      	str	r0, [r7, #4]
 800efa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800efaa:	2300      	movs	r3, #0
 800efac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800efb4:	2b01      	cmp	r3, #1
 800efb6:	d101      	bne.n	800efbc <HAL_TIM_ConfigClockSource+0x1c>
 800efb8:	2302      	movs	r3, #2
 800efba:	e0b6      	b.n	800f12a <HAL_TIM_ConfigClockSource+0x18a>
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	2201      	movs	r2, #1
 800efc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	2202      	movs	r2, #2
 800efc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	689b      	ldr	r3, [r3, #8]
 800efd2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800efd4:	68bb      	ldr	r3, [r7, #8]
 800efd6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800efda:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800efde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800efe0:	68bb      	ldr	r3, [r7, #8]
 800efe2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800efe6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	68ba      	ldr	r2, [r7, #8]
 800efee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800eff0:	683b      	ldr	r3, [r7, #0]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eff8:	d03e      	beq.n	800f078 <HAL_TIM_ConfigClockSource+0xd8>
 800effa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800effe:	f200 8087 	bhi.w	800f110 <HAL_TIM_ConfigClockSource+0x170>
 800f002:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f006:	f000 8086 	beq.w	800f116 <HAL_TIM_ConfigClockSource+0x176>
 800f00a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f00e:	d87f      	bhi.n	800f110 <HAL_TIM_ConfigClockSource+0x170>
 800f010:	2b70      	cmp	r3, #112	@ 0x70
 800f012:	d01a      	beq.n	800f04a <HAL_TIM_ConfigClockSource+0xaa>
 800f014:	2b70      	cmp	r3, #112	@ 0x70
 800f016:	d87b      	bhi.n	800f110 <HAL_TIM_ConfigClockSource+0x170>
 800f018:	2b60      	cmp	r3, #96	@ 0x60
 800f01a:	d050      	beq.n	800f0be <HAL_TIM_ConfigClockSource+0x11e>
 800f01c:	2b60      	cmp	r3, #96	@ 0x60
 800f01e:	d877      	bhi.n	800f110 <HAL_TIM_ConfigClockSource+0x170>
 800f020:	2b50      	cmp	r3, #80	@ 0x50
 800f022:	d03c      	beq.n	800f09e <HAL_TIM_ConfigClockSource+0xfe>
 800f024:	2b50      	cmp	r3, #80	@ 0x50
 800f026:	d873      	bhi.n	800f110 <HAL_TIM_ConfigClockSource+0x170>
 800f028:	2b40      	cmp	r3, #64	@ 0x40
 800f02a:	d058      	beq.n	800f0de <HAL_TIM_ConfigClockSource+0x13e>
 800f02c:	2b40      	cmp	r3, #64	@ 0x40
 800f02e:	d86f      	bhi.n	800f110 <HAL_TIM_ConfigClockSource+0x170>
 800f030:	2b30      	cmp	r3, #48	@ 0x30
 800f032:	d064      	beq.n	800f0fe <HAL_TIM_ConfigClockSource+0x15e>
 800f034:	2b30      	cmp	r3, #48	@ 0x30
 800f036:	d86b      	bhi.n	800f110 <HAL_TIM_ConfigClockSource+0x170>
 800f038:	2b20      	cmp	r3, #32
 800f03a:	d060      	beq.n	800f0fe <HAL_TIM_ConfigClockSource+0x15e>
 800f03c:	2b20      	cmp	r3, #32
 800f03e:	d867      	bhi.n	800f110 <HAL_TIM_ConfigClockSource+0x170>
 800f040:	2b00      	cmp	r3, #0
 800f042:	d05c      	beq.n	800f0fe <HAL_TIM_ConfigClockSource+0x15e>
 800f044:	2b10      	cmp	r3, #16
 800f046:	d05a      	beq.n	800f0fe <HAL_TIM_ConfigClockSource+0x15e>
 800f048:	e062      	b.n	800f110 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f04e:	683b      	ldr	r3, [r7, #0]
 800f050:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f052:	683b      	ldr	r3, [r7, #0]
 800f054:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f056:	683b      	ldr	r3, [r7, #0]
 800f058:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f05a:	f000 f989 	bl	800f370 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	689b      	ldr	r3, [r3, #8]
 800f064:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f066:	68bb      	ldr	r3, [r7, #8]
 800f068:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f06c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	681b      	ldr	r3, [r3, #0]
 800f072:	68ba      	ldr	r2, [r7, #8]
 800f074:	609a      	str	r2, [r3, #8]
      break;
 800f076:	e04f      	b.n	800f118 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f07c:	683b      	ldr	r3, [r7, #0]
 800f07e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f080:	683b      	ldr	r3, [r7, #0]
 800f082:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f084:	683b      	ldr	r3, [r7, #0]
 800f086:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f088:	f000 f972 	bl	800f370 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	689a      	ldr	r2, [r3, #8]
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f09a:	609a      	str	r2, [r3, #8]
      break;
 800f09c:	e03c      	b.n	800f118 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f0a2:	683b      	ldr	r3, [r7, #0]
 800f0a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f0a6:	683b      	ldr	r3, [r7, #0]
 800f0a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f0aa:	461a      	mov	r2, r3
 800f0ac:	f000 f8e4 	bl	800f278 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	2150      	movs	r1, #80	@ 0x50
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	f000 f93d 	bl	800f336 <TIM_ITRx_SetConfig>
      break;
 800f0bc:	e02c      	b.n	800f118 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f0c2:	683b      	ldr	r3, [r7, #0]
 800f0c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f0c6:	683b      	ldr	r3, [r7, #0]
 800f0c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f0ca:	461a      	mov	r2, r3
 800f0cc:	f000 f903 	bl	800f2d6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	2160      	movs	r1, #96	@ 0x60
 800f0d6:	4618      	mov	r0, r3
 800f0d8:	f000 f92d 	bl	800f336 <TIM_ITRx_SetConfig>
      break;
 800f0dc:	e01c      	b.n	800f118 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f0e2:	683b      	ldr	r3, [r7, #0]
 800f0e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f0e6:	683b      	ldr	r3, [r7, #0]
 800f0e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f0ea:	461a      	mov	r2, r3
 800f0ec:	f000 f8c4 	bl	800f278 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	2140      	movs	r1, #64	@ 0x40
 800f0f6:	4618      	mov	r0, r3
 800f0f8:	f000 f91d 	bl	800f336 <TIM_ITRx_SetConfig>
      break;
 800f0fc:	e00c      	b.n	800f118 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	681a      	ldr	r2, [r3, #0]
 800f102:	683b      	ldr	r3, [r7, #0]
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	4619      	mov	r1, r3
 800f108:	4610      	mov	r0, r2
 800f10a:	f000 f914 	bl	800f336 <TIM_ITRx_SetConfig>
      break;
 800f10e:	e003      	b.n	800f118 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800f110:	2301      	movs	r3, #1
 800f112:	73fb      	strb	r3, [r7, #15]
      break;
 800f114:	e000      	b.n	800f118 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800f116:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	2201      	movs	r2, #1
 800f11c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	2200      	movs	r2, #0
 800f124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f128:	7bfb      	ldrb	r3, [r7, #15]
}
 800f12a:	4618      	mov	r0, r3
 800f12c:	3710      	adds	r7, #16
 800f12e:	46bd      	mov	sp, r7
 800f130:	bd80      	pop	{r7, pc}

0800f132 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f132:	b480      	push	{r7}
 800f134:	b083      	sub	sp, #12
 800f136:	af00      	add	r7, sp, #0
 800f138:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800f13a:	bf00      	nop
 800f13c:	370c      	adds	r7, #12
 800f13e:	46bd      	mov	sp, r7
 800f140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f144:	4770      	bx	lr

0800f146 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f146:	b480      	push	{r7}
 800f148:	b083      	sub	sp, #12
 800f14a:	af00      	add	r7, sp, #0
 800f14c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f14e:	bf00      	nop
 800f150:	370c      	adds	r7, #12
 800f152:	46bd      	mov	sp, r7
 800f154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f158:	4770      	bx	lr

0800f15a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f15a:	b480      	push	{r7}
 800f15c:	b083      	sub	sp, #12
 800f15e:	af00      	add	r7, sp, #0
 800f160:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f162:	bf00      	nop
 800f164:	370c      	adds	r7, #12
 800f166:	46bd      	mov	sp, r7
 800f168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f16c:	4770      	bx	lr

0800f16e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f16e:	b480      	push	{r7}
 800f170:	b083      	sub	sp, #12
 800f172:	af00      	add	r7, sp, #0
 800f174:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f176:	bf00      	nop
 800f178:	370c      	adds	r7, #12
 800f17a:	46bd      	mov	sp, r7
 800f17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f180:	4770      	bx	lr

0800f182 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f182:	b480      	push	{r7}
 800f184:	b083      	sub	sp, #12
 800f186:	af00      	add	r7, sp, #0
 800f188:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f18a:	bf00      	nop
 800f18c:	370c      	adds	r7, #12
 800f18e:	46bd      	mov	sp, r7
 800f190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f194:	4770      	bx	lr
	...

0800f198 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f198:	b480      	push	{r7}
 800f19a:	b085      	sub	sp, #20
 800f19c:	af00      	add	r7, sp, #0
 800f19e:	6078      	str	r0, [r7, #4]
 800f1a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	4a30      	ldr	r2, [pc, #192]	@ (800f26c <TIM_Base_SetConfig+0xd4>)
 800f1ac:	4293      	cmp	r3, r2
 800f1ae:	d003      	beq.n	800f1b8 <TIM_Base_SetConfig+0x20>
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f1b6:	d108      	bne.n	800f1ca <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f1be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f1c0:	683b      	ldr	r3, [r7, #0]
 800f1c2:	685b      	ldr	r3, [r3, #4]
 800f1c4:	68fa      	ldr	r2, [r7, #12]
 800f1c6:	4313      	orrs	r3, r2
 800f1c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	4a27      	ldr	r2, [pc, #156]	@ (800f26c <TIM_Base_SetConfig+0xd4>)
 800f1ce:	4293      	cmp	r3, r2
 800f1d0:	d00b      	beq.n	800f1ea <TIM_Base_SetConfig+0x52>
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f1d8:	d007      	beq.n	800f1ea <TIM_Base_SetConfig+0x52>
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	4a24      	ldr	r2, [pc, #144]	@ (800f270 <TIM_Base_SetConfig+0xd8>)
 800f1de:	4293      	cmp	r3, r2
 800f1e0:	d003      	beq.n	800f1ea <TIM_Base_SetConfig+0x52>
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	4a23      	ldr	r2, [pc, #140]	@ (800f274 <TIM_Base_SetConfig+0xdc>)
 800f1e6:	4293      	cmp	r3, r2
 800f1e8:	d108      	bne.n	800f1fc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f1f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f1f2:	683b      	ldr	r3, [r7, #0]
 800f1f4:	68db      	ldr	r3, [r3, #12]
 800f1f6:	68fa      	ldr	r2, [r7, #12]
 800f1f8:	4313      	orrs	r3, r2
 800f1fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f202:	683b      	ldr	r3, [r7, #0]
 800f204:	695b      	ldr	r3, [r3, #20]
 800f206:	4313      	orrs	r3, r2
 800f208:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	68fa      	ldr	r2, [r7, #12]
 800f20e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f210:	683b      	ldr	r3, [r7, #0]
 800f212:	689a      	ldr	r2, [r3, #8]
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f218:	683b      	ldr	r3, [r7, #0]
 800f21a:	681a      	ldr	r2, [r3, #0]
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	4a12      	ldr	r2, [pc, #72]	@ (800f26c <TIM_Base_SetConfig+0xd4>)
 800f224:	4293      	cmp	r3, r2
 800f226:	d007      	beq.n	800f238 <TIM_Base_SetConfig+0xa0>
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	4a11      	ldr	r2, [pc, #68]	@ (800f270 <TIM_Base_SetConfig+0xd8>)
 800f22c:	4293      	cmp	r3, r2
 800f22e:	d003      	beq.n	800f238 <TIM_Base_SetConfig+0xa0>
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	4a10      	ldr	r2, [pc, #64]	@ (800f274 <TIM_Base_SetConfig+0xdc>)
 800f234:	4293      	cmp	r3, r2
 800f236:	d103      	bne.n	800f240 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f238:	683b      	ldr	r3, [r7, #0]
 800f23a:	691a      	ldr	r2, [r3, #16]
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	2201      	movs	r2, #1
 800f244:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	691b      	ldr	r3, [r3, #16]
 800f24a:	f003 0301 	and.w	r3, r3, #1
 800f24e:	2b01      	cmp	r3, #1
 800f250:	d105      	bne.n	800f25e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	691b      	ldr	r3, [r3, #16]
 800f256:	f023 0201 	bic.w	r2, r3, #1
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	611a      	str	r2, [r3, #16]
  }
}
 800f25e:	bf00      	nop
 800f260:	3714      	adds	r7, #20
 800f262:	46bd      	mov	sp, r7
 800f264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f268:	4770      	bx	lr
 800f26a:	bf00      	nop
 800f26c:	40012c00 	.word	0x40012c00
 800f270:	40014400 	.word	0x40014400
 800f274:	40014800 	.word	0x40014800

0800f278 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f278:	b480      	push	{r7}
 800f27a:	b087      	sub	sp, #28
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	60f8      	str	r0, [r7, #12]
 800f280:	60b9      	str	r1, [r7, #8]
 800f282:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	6a1b      	ldr	r3, [r3, #32]
 800f288:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	6a1b      	ldr	r3, [r3, #32]
 800f28e:	f023 0201 	bic.w	r2, r3, #1
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	699b      	ldr	r3, [r3, #24]
 800f29a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f29c:	693b      	ldr	r3, [r7, #16]
 800f29e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f2a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	011b      	lsls	r3, r3, #4
 800f2a8:	693a      	ldr	r2, [r7, #16]
 800f2aa:	4313      	orrs	r3, r2
 800f2ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f2ae:	697b      	ldr	r3, [r7, #20]
 800f2b0:	f023 030a 	bic.w	r3, r3, #10
 800f2b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f2b6:	697a      	ldr	r2, [r7, #20]
 800f2b8:	68bb      	ldr	r3, [r7, #8]
 800f2ba:	4313      	orrs	r3, r2
 800f2bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	693a      	ldr	r2, [r7, #16]
 800f2c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f2c4:	68fb      	ldr	r3, [r7, #12]
 800f2c6:	697a      	ldr	r2, [r7, #20]
 800f2c8:	621a      	str	r2, [r3, #32]
}
 800f2ca:	bf00      	nop
 800f2cc:	371c      	adds	r7, #28
 800f2ce:	46bd      	mov	sp, r7
 800f2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2d4:	4770      	bx	lr

0800f2d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f2d6:	b480      	push	{r7}
 800f2d8:	b087      	sub	sp, #28
 800f2da:	af00      	add	r7, sp, #0
 800f2dc:	60f8      	str	r0, [r7, #12]
 800f2de:	60b9      	str	r1, [r7, #8]
 800f2e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	6a1b      	ldr	r3, [r3, #32]
 800f2e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	6a1b      	ldr	r3, [r3, #32]
 800f2ec:	f023 0210 	bic.w	r2, r3, #16
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	699b      	ldr	r3, [r3, #24]
 800f2f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f2fa:	693b      	ldr	r3, [r7, #16]
 800f2fc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f300:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	031b      	lsls	r3, r3, #12
 800f306:	693a      	ldr	r2, [r7, #16]
 800f308:	4313      	orrs	r3, r2
 800f30a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f30c:	697b      	ldr	r3, [r7, #20]
 800f30e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f312:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f314:	68bb      	ldr	r3, [r7, #8]
 800f316:	011b      	lsls	r3, r3, #4
 800f318:	697a      	ldr	r2, [r7, #20]
 800f31a:	4313      	orrs	r3, r2
 800f31c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	693a      	ldr	r2, [r7, #16]
 800f322:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	697a      	ldr	r2, [r7, #20]
 800f328:	621a      	str	r2, [r3, #32]
}
 800f32a:	bf00      	nop
 800f32c:	371c      	adds	r7, #28
 800f32e:	46bd      	mov	sp, r7
 800f330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f334:	4770      	bx	lr

0800f336 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f336:	b480      	push	{r7}
 800f338:	b085      	sub	sp, #20
 800f33a:	af00      	add	r7, sp, #0
 800f33c:	6078      	str	r0, [r7, #4]
 800f33e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	689b      	ldr	r3, [r3, #8]
 800f344:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800f34c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f350:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f352:	683a      	ldr	r2, [r7, #0]
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	4313      	orrs	r3, r2
 800f358:	f043 0307 	orr.w	r3, r3, #7
 800f35c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	68fa      	ldr	r2, [r7, #12]
 800f362:	609a      	str	r2, [r3, #8]
}
 800f364:	bf00      	nop
 800f366:	3714      	adds	r7, #20
 800f368:	46bd      	mov	sp, r7
 800f36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f36e:	4770      	bx	lr

0800f370 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f370:	b480      	push	{r7}
 800f372:	b087      	sub	sp, #28
 800f374:	af00      	add	r7, sp, #0
 800f376:	60f8      	str	r0, [r7, #12]
 800f378:	60b9      	str	r1, [r7, #8]
 800f37a:	607a      	str	r2, [r7, #4]
 800f37c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	689b      	ldr	r3, [r3, #8]
 800f382:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f384:	697b      	ldr	r3, [r7, #20]
 800f386:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f38a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f38c:	683b      	ldr	r3, [r7, #0]
 800f38e:	021a      	lsls	r2, r3, #8
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	431a      	orrs	r2, r3
 800f394:	68bb      	ldr	r3, [r7, #8]
 800f396:	4313      	orrs	r3, r2
 800f398:	697a      	ldr	r2, [r7, #20]
 800f39a:	4313      	orrs	r3, r2
 800f39c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	697a      	ldr	r2, [r7, #20]
 800f3a2:	609a      	str	r2, [r3, #8]
}
 800f3a4:	bf00      	nop
 800f3a6:	371c      	adds	r7, #28
 800f3a8:	46bd      	mov	sp, r7
 800f3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ae:	4770      	bx	lr

0800f3b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f3b0:	b480      	push	{r7}
 800f3b2:	b085      	sub	sp, #20
 800f3b4:	af00      	add	r7, sp, #0
 800f3b6:	6078      	str	r0, [r7, #4]
 800f3b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f3c0:	2b01      	cmp	r3, #1
 800f3c2:	d101      	bne.n	800f3c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f3c4:	2302      	movs	r3, #2
 800f3c6:	e04a      	b.n	800f45e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	2201      	movs	r2, #1
 800f3cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	2202      	movs	r2, #2
 800f3d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	685b      	ldr	r3, [r3, #4]
 800f3de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	689b      	ldr	r3, [r3, #8]
 800f3e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	4a1f      	ldr	r2, [pc, #124]	@ (800f46c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800f3ee:	4293      	cmp	r3, r2
 800f3f0:	d108      	bne.n	800f404 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f3f8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f3fa:	683b      	ldr	r3, [r7, #0]
 800f3fc:	685b      	ldr	r3, [r3, #4]
 800f3fe:	68fa      	ldr	r2, [r7, #12]
 800f400:	4313      	orrs	r3, r2
 800f402:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f40a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f40c:	683b      	ldr	r3, [r7, #0]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	68fa      	ldr	r2, [r7, #12]
 800f412:	4313      	orrs	r3, r2
 800f414:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	68fa      	ldr	r2, [r7, #12]
 800f41c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	4a12      	ldr	r2, [pc, #72]	@ (800f46c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800f424:	4293      	cmp	r3, r2
 800f426:	d004      	beq.n	800f432 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f430:	d10c      	bne.n	800f44c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f432:	68bb      	ldr	r3, [r7, #8]
 800f434:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f438:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f43a:	683b      	ldr	r3, [r7, #0]
 800f43c:	689b      	ldr	r3, [r3, #8]
 800f43e:	68ba      	ldr	r2, [r7, #8]
 800f440:	4313      	orrs	r3, r2
 800f442:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	68ba      	ldr	r2, [r7, #8]
 800f44a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	2201      	movs	r2, #1
 800f450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	2200      	movs	r2, #0
 800f458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f45c:	2300      	movs	r3, #0
}
 800f45e:	4618      	mov	r0, r3
 800f460:	3714      	adds	r7, #20
 800f462:	46bd      	mov	sp, r7
 800f464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f468:	4770      	bx	lr
 800f46a:	bf00      	nop
 800f46c:	40012c00 	.word	0x40012c00

0800f470 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f470:	b480      	push	{r7}
 800f472:	b083      	sub	sp, #12
 800f474:	af00      	add	r7, sp, #0
 800f476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f478:	bf00      	nop
 800f47a:	370c      	adds	r7, #12
 800f47c:	46bd      	mov	sp, r7
 800f47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f482:	4770      	bx	lr

0800f484 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f484:	b480      	push	{r7}
 800f486:	b083      	sub	sp, #12
 800f488:	af00      	add	r7, sp, #0
 800f48a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f48c:	bf00      	nop
 800f48e:	370c      	adds	r7, #12
 800f490:	46bd      	mov	sp, r7
 800f492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f496:	4770      	bx	lr

0800f498 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f498:	b480      	push	{r7}
 800f49a:	b083      	sub	sp, #12
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f4a0:	bf00      	nop
 800f4a2:	370c      	adds	r7, #12
 800f4a4:	46bd      	mov	sp, r7
 800f4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4aa:	4770      	bx	lr

0800f4ac <LL_RCC_GetUSARTClockSource>:
{
 800f4ac:	b480      	push	{r7}
 800f4ae:	b083      	sub	sp, #12
 800f4b0:	af00      	add	r7, sp, #0
 800f4b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800f4b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f4b8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	4013      	ands	r3, r2
}
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	370c      	adds	r7, #12
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ca:	4770      	bx	lr

0800f4cc <LL_RCC_GetLPUARTClockSource>:
{
 800f4cc:	b480      	push	{r7}
 800f4ce:	b083      	sub	sp, #12
 800f4d0:	af00      	add	r7, sp, #0
 800f4d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800f4d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f4d8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	4013      	ands	r3, r2
}
 800f4e0:	4618      	mov	r0, r3
 800f4e2:	370c      	adds	r7, #12
 800f4e4:	46bd      	mov	sp, r7
 800f4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ea:	4770      	bx	lr

0800f4ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f4ec:	b580      	push	{r7, lr}
 800f4ee:	b082      	sub	sp, #8
 800f4f0:	af00      	add	r7, sp, #0
 800f4f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d101      	bne.n	800f4fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f4fa:	2301      	movs	r3, #1
 800f4fc:	e042      	b.n	800f584 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f504:	2b00      	cmp	r3, #0
 800f506:	d106      	bne.n	800f516 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	2200      	movs	r2, #0
 800f50c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f510:	6878      	ldr	r0, [r7, #4]
 800f512:	f7f7 fc33 	bl	8006d7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	2224      	movs	r2, #36	@ 0x24
 800f51a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	681a      	ldr	r2, [r3, #0]
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	f022 0201 	bic.w	r2, r2, #1
 800f52c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f532:	2b00      	cmp	r3, #0
 800f534:	d002      	beq.n	800f53c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f536:	6878      	ldr	r0, [r7, #4]
 800f538:	f000 ff56 	bl	80103e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f53c:	6878      	ldr	r0, [r7, #4]
 800f53e:	f000 fd2b 	bl	800ff98 <UART_SetConfig>
 800f542:	4603      	mov	r3, r0
 800f544:	2b01      	cmp	r3, #1
 800f546:	d101      	bne.n	800f54c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f548:	2301      	movs	r3, #1
 800f54a:	e01b      	b.n	800f584 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	681b      	ldr	r3, [r3, #0]
 800f550:	685a      	ldr	r2, [r3, #4]
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f55a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	689a      	ldr	r2, [r3, #8]
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f56a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	681a      	ldr	r2, [r3, #0]
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	f042 0201 	orr.w	r2, r2, #1
 800f57a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f57c:	6878      	ldr	r0, [r7, #4]
 800f57e:	f000 ffd5 	bl	801052c <UART_CheckIdleState>
 800f582:	4603      	mov	r3, r0
}
 800f584:	4618      	mov	r0, r3
 800f586:	3708      	adds	r7, #8
 800f588:	46bd      	mov	sp, r7
 800f58a:	bd80      	pop	{r7, pc}

0800f58c <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800f58c:	b580      	push	{r7, lr}
 800f58e:	b082      	sub	sp, #8
 800f590:	af00      	add	r7, sp, #0
 800f592:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	2b00      	cmp	r3, #0
 800f598:	d101      	bne.n	800f59e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800f59a:	2301      	movs	r3, #1
 800f59c:	e031      	b.n	800f602 <HAL_UART_DeInit+0x76>
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
#else
  assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */

  huart->gState = HAL_UART_STATE_BUSY;
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	2224      	movs	r2, #36	@ 0x24
 800f5a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	681b      	ldr	r3, [r3, #0]
 800f5aa:	681a      	ldr	r2, [r3, #0]
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	f022 0201 	bic.w	r2, r2, #1
 800f5b4:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	2200      	movs	r2, #0
 800f5bc:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	2200      	movs	r2, #0
 800f5c4:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	2200      	movs	r2, #0
 800f5cc:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800f5ce:	6878      	ldr	r0, [r7, #4]
 800f5d0:	f7f7 fc7e 	bl	8006ed0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	2200      	movs	r2, #0
 800f5d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->gState = HAL_UART_STATE_RESET;
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	2200      	movs	r2, #0
 800f5e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	2200      	movs	r2, #0
 800f5e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	2200      	movs	r2, #0
 800f5f0:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	2200      	movs	r2, #0
 800f5f6:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	2200      	movs	r2, #0
 800f5fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f600:	2300      	movs	r3, #0
}
 800f602:	4618      	mov	r0, r3
 800f604:	3708      	adds	r7, #8
 800f606:	46bd      	mov	sp, r7
 800f608:	bd80      	pop	{r7, pc}
	...

0800f60c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f60c:	b580      	push	{r7, lr}
 800f60e:	b08a      	sub	sp, #40	@ 0x28
 800f610:	af00      	add	r7, sp, #0
 800f612:	60f8      	str	r0, [r7, #12]
 800f614:	60b9      	str	r1, [r7, #8]
 800f616:	4613      	mov	r3, r2
 800f618:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f620:	2b20      	cmp	r3, #32
 800f622:	d137      	bne.n	800f694 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800f624:	68bb      	ldr	r3, [r7, #8]
 800f626:	2b00      	cmp	r3, #0
 800f628:	d002      	beq.n	800f630 <HAL_UART_Receive_DMA+0x24>
 800f62a:	88fb      	ldrh	r3, [r7, #6]
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d101      	bne.n	800f634 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800f630:	2301      	movs	r3, #1
 800f632:	e030      	b.n	800f696 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	2200      	movs	r2, #0
 800f638:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	681b      	ldr	r3, [r3, #0]
 800f63e:	4a18      	ldr	r2, [pc, #96]	@ (800f6a0 <HAL_UART_Receive_DMA+0x94>)
 800f640:	4293      	cmp	r3, r2
 800f642:	d01f      	beq.n	800f684 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	681b      	ldr	r3, [r3, #0]
 800f648:	685b      	ldr	r3, [r3, #4]
 800f64a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d018      	beq.n	800f684 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f652:	68fb      	ldr	r3, [r7, #12]
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f658:	697b      	ldr	r3, [r7, #20]
 800f65a:	e853 3f00 	ldrex	r3, [r3]
 800f65e:	613b      	str	r3, [r7, #16]
   return(result);
 800f660:	693b      	ldr	r3, [r7, #16]
 800f662:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f666:	627b      	str	r3, [r7, #36]	@ 0x24
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	461a      	mov	r2, r3
 800f66e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f670:	623b      	str	r3, [r7, #32]
 800f672:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f674:	69f9      	ldr	r1, [r7, #28]
 800f676:	6a3a      	ldr	r2, [r7, #32]
 800f678:	e841 2300 	strex	r3, r2, [r1]
 800f67c:	61bb      	str	r3, [r7, #24]
   return(result);
 800f67e:	69bb      	ldr	r3, [r7, #24]
 800f680:	2b00      	cmp	r3, #0
 800f682:	d1e6      	bne.n	800f652 <HAL_UART_Receive_DMA+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800f684:	88fb      	ldrh	r3, [r7, #6]
 800f686:	461a      	mov	r2, r3
 800f688:	68b9      	ldr	r1, [r7, #8]
 800f68a:	68f8      	ldr	r0, [r7, #12]
 800f68c:	f001 f866 	bl	801075c <UART_Start_Receive_DMA>
 800f690:	4603      	mov	r3, r0
 800f692:	e000      	b.n	800f696 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800f694:	2302      	movs	r3, #2
  }
}
 800f696:	4618      	mov	r0, r3
 800f698:	3728      	adds	r7, #40	@ 0x28
 800f69a:	46bd      	mov	sp, r7
 800f69c:	bd80      	pop	{r7, pc}
 800f69e:	bf00      	nop
 800f6a0:	40008000 	.word	0x40008000

0800f6a4 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	b0a0      	sub	sp, #128	@ 0x80
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f6b4:	e853 3f00 	ldrex	r3, [r3]
 800f6b8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800f6ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f6bc:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800f6c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	461a      	mov	r2, r3
 800f6c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f6ca:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f6cc:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6ce:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800f6d0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800f6d2:	e841 2300 	strex	r3, r2, [r1]
 800f6d6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800f6d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d1e6      	bne.n	800f6ac <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	3308      	adds	r3, #8
 800f6e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f6e8:	e853 3f00 	ldrex	r3, [r3]
 800f6ec:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800f6ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f6f0:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 800f6f4:	f023 0301 	bic.w	r3, r3, #1
 800f6f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	3308      	adds	r3, #8
 800f700:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800f702:	657a      	str	r2, [r7, #84]	@ 0x54
 800f704:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f706:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f708:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f70a:	e841 2300 	strex	r3, r2, [r1]
 800f70e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f710:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f712:	2b00      	cmp	r3, #0
 800f714:	d1e3      	bne.n	800f6de <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f71a:	2b01      	cmp	r3, #1
 800f71c:	d118      	bne.n	800f750 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	681b      	ldr	r3, [r3, #0]
 800f722:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f726:	e853 3f00 	ldrex	r3, [r3]
 800f72a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f72c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f72e:	f023 0310 	bic.w	r3, r3, #16
 800f732:	677b      	str	r3, [r7, #116]	@ 0x74
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	461a      	mov	r2, r3
 800f73a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f73c:	643b      	str	r3, [r7, #64]	@ 0x40
 800f73e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f740:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f742:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f744:	e841 2300 	strex	r3, r2, [r1]
 800f748:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f74a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d1e6      	bne.n	800f71e <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	681b      	ldr	r3, [r3, #0]
 800f754:	689b      	ldr	r3, [r3, #8]
 800f756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f75a:	2b80      	cmp	r3, #128	@ 0x80
 800f75c:	d137      	bne.n	800f7ce <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	3308      	adds	r3, #8
 800f764:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f766:	6a3b      	ldr	r3, [r7, #32]
 800f768:	e853 3f00 	ldrex	r3, [r3]
 800f76c:	61fb      	str	r3, [r7, #28]
   return(result);
 800f76e:	69fb      	ldr	r3, [r7, #28]
 800f770:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f774:	673b      	str	r3, [r7, #112]	@ 0x70
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	3308      	adds	r3, #8
 800f77c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f77e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f780:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f782:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f784:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f786:	e841 2300 	strex	r3, r2, [r1]
 800f78a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f78c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d1e5      	bne.n	800f75e <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f796:	2b00      	cmp	r3, #0
 800f798:	d019      	beq.n	800f7ce <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f79e:	2200      	movs	r2, #0
 800f7a0:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f7a6:	4618      	mov	r0, r3
 800f7a8:	f7f9 f901 	bl	80089ae <HAL_DMA_Abort>
 800f7ac:	4603      	mov	r3, r0
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d00d      	beq.n	800f7ce <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f7b6:	4618      	mov	r0, r3
 800f7b8:	f7f9 fa66 	bl	8008c88 <HAL_DMA_GetError>
 800f7bc:	4603      	mov	r3, r0
 800f7be:	2b20      	cmp	r3, #32
 800f7c0:	d105      	bne.n	800f7ce <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	2210      	movs	r2, #16
 800f7c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800f7ca:	2303      	movs	r3, #3
 800f7cc:	e073      	b.n	800f8b6 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	681b      	ldr	r3, [r3, #0]
 800f7d2:	689b      	ldr	r3, [r3, #8]
 800f7d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f7d8:	2b40      	cmp	r3, #64	@ 0x40
 800f7da:	d13b      	bne.n	800f854 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	3308      	adds	r3, #8
 800f7e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7e4:	68fb      	ldr	r3, [r7, #12]
 800f7e6:	e853 3f00 	ldrex	r3, [r3]
 800f7ea:	60bb      	str	r3, [r7, #8]
   return(result);
 800f7ec:	68bb      	ldr	r3, [r7, #8]
 800f7ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f7f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	3308      	adds	r3, #8
 800f7fa:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f7fc:	61ba      	str	r2, [r7, #24]
 800f7fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f800:	6979      	ldr	r1, [r7, #20]
 800f802:	69ba      	ldr	r2, [r7, #24]
 800f804:	e841 2300 	strex	r3, r2, [r1]
 800f808:	613b      	str	r3, [r7, #16]
   return(result);
 800f80a:	693b      	ldr	r3, [r7, #16]
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d1e5      	bne.n	800f7dc <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f816:	2b00      	cmp	r3, #0
 800f818:	d01c      	beq.n	800f854 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f820:	2200      	movs	r2, #0
 800f822:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f82a:	4618      	mov	r0, r3
 800f82c:	f7f9 f8bf 	bl	80089ae <HAL_DMA_Abort>
 800f830:	4603      	mov	r3, r0
 800f832:	2b00      	cmp	r3, #0
 800f834:	d00e      	beq.n	800f854 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f83c:	4618      	mov	r0, r3
 800f83e:	f7f9 fa23 	bl	8008c88 <HAL_DMA_GetError>
 800f842:	4603      	mov	r3, r0
 800f844:	2b20      	cmp	r3, #32
 800f846:	d105      	bne.n	800f854 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	2210      	movs	r2, #16
 800f84c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800f850:	2303      	movs	r3, #3
 800f852:	e030      	b.n	800f8b6 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	2200      	movs	r2, #0
 800f858:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	2200      	movs	r2, #0
 800f860:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	220f      	movs	r2, #15
 800f86a:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f870:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f874:	d107      	bne.n	800f886 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	699a      	ldr	r2, [r3, #24]
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	f042 0210 	orr.w	r2, r2, #16
 800f884:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	681b      	ldr	r3, [r3, #0]
 800f88a:	699a      	ldr	r2, [r3, #24]
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	f042 0208 	orr.w	r2, r2, #8
 800f894:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	2220      	movs	r2, #32
 800f89a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	2220      	movs	r2, #32
 800f8a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	2200      	movs	r2, #0
 800f8aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	2200      	movs	r2, #0
 800f8b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800f8b4:	2300      	movs	r3, #0
}
 800f8b6:	4618      	mov	r0, r3
 800f8b8:	3780      	adds	r7, #128	@ 0x80
 800f8ba:	46bd      	mov	sp, r7
 800f8bc:	bd80      	pop	{r7, pc}
	...

0800f8c0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f8c0:	b580      	push	{r7, lr}
 800f8c2:	b0ba      	sub	sp, #232	@ 0xe8
 800f8c4:	af00      	add	r7, sp, #0
 800f8c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	69db      	ldr	r3, [r3, #28]
 800f8ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	689b      	ldr	r3, [r3, #8]
 800f8e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f8e6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f8ea:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f8ee:	4013      	ands	r3, r2
 800f8f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f8f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d11b      	bne.n	800f934 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f8fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f900:	f003 0320 	and.w	r3, r3, #32
 800f904:	2b00      	cmp	r3, #0
 800f906:	d015      	beq.n	800f934 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f908:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f90c:	f003 0320 	and.w	r3, r3, #32
 800f910:	2b00      	cmp	r3, #0
 800f912:	d105      	bne.n	800f920 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f914:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f918:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	d009      	beq.n	800f934 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f924:	2b00      	cmp	r3, #0
 800f926:	f000 8300 	beq.w	800ff2a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f92e:	6878      	ldr	r0, [r7, #4]
 800f930:	4798      	blx	r3
      }
      return;
 800f932:	e2fa      	b.n	800ff2a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f934:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f938:	2b00      	cmp	r3, #0
 800f93a:	f000 8123 	beq.w	800fb84 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f93e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f942:	4b8d      	ldr	r3, [pc, #564]	@ (800fb78 <HAL_UART_IRQHandler+0x2b8>)
 800f944:	4013      	ands	r3, r2
 800f946:	2b00      	cmp	r3, #0
 800f948:	d106      	bne.n	800f958 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f94a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f94e:	4b8b      	ldr	r3, [pc, #556]	@ (800fb7c <HAL_UART_IRQHandler+0x2bc>)
 800f950:	4013      	ands	r3, r2
 800f952:	2b00      	cmp	r3, #0
 800f954:	f000 8116 	beq.w	800fb84 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f95c:	f003 0301 	and.w	r3, r3, #1
 800f960:	2b00      	cmp	r3, #0
 800f962:	d011      	beq.n	800f988 <HAL_UART_IRQHandler+0xc8>
 800f964:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f968:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d00b      	beq.n	800f988 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	2201      	movs	r2, #1
 800f976:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f97e:	f043 0201 	orr.w	r2, r3, #1
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f98c:	f003 0302 	and.w	r3, r3, #2
 800f990:	2b00      	cmp	r3, #0
 800f992:	d011      	beq.n	800f9b8 <HAL_UART_IRQHandler+0xf8>
 800f994:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f998:	f003 0301 	and.w	r3, r3, #1
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d00b      	beq.n	800f9b8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	2202      	movs	r2, #2
 800f9a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f9ae:	f043 0204 	orr.w	r2, r3, #4
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f9b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f9bc:	f003 0304 	and.w	r3, r3, #4
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d011      	beq.n	800f9e8 <HAL_UART_IRQHandler+0x128>
 800f9c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f9c8:	f003 0301 	and.w	r3, r3, #1
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d00b      	beq.n	800f9e8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	2204      	movs	r2, #4
 800f9d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f9de:	f043 0202 	orr.w	r2, r3, #2
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f9e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f9ec:	f003 0308 	and.w	r3, r3, #8
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	d017      	beq.n	800fa24 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f9f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f9f8:	f003 0320 	and.w	r3, r3, #32
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d105      	bne.n	800fa0c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800fa00:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fa04:	4b5c      	ldr	r3, [pc, #368]	@ (800fb78 <HAL_UART_IRQHandler+0x2b8>)
 800fa06:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	d00b      	beq.n	800fa24 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	2208      	movs	r2, #8
 800fa12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa1a:	f043 0208 	orr.w	r2, r3, #8
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800fa24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fa28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d012      	beq.n	800fa56 <HAL_UART_IRQHandler+0x196>
 800fa30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fa34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d00c      	beq.n	800fa56 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fa44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa4c:	f043 0220 	orr.w	r2, r3, #32
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	f000 8266 	beq.w	800ff2e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fa62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fa66:	f003 0320 	and.w	r3, r3, #32
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d013      	beq.n	800fa96 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fa6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fa72:	f003 0320 	and.w	r3, r3, #32
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d105      	bne.n	800fa86 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fa7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fa7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d007      	beq.n	800fa96 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d003      	beq.n	800fa96 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fa92:	6878      	ldr	r0, [r7, #4]
 800fa94:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa9c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	689b      	ldr	r3, [r3, #8]
 800faa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800faaa:	2b40      	cmp	r3, #64	@ 0x40
 800faac:	d005      	beq.n	800faba <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800faae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fab2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d054      	beq.n	800fb64 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800faba:	6878      	ldr	r0, [r7, #4]
 800fabc:	f000 ff35 	bl	801092a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	689b      	ldr	r3, [r3, #8]
 800fac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800faca:	2b40      	cmp	r3, #64	@ 0x40
 800facc:	d146      	bne.n	800fb5c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	3308      	adds	r3, #8
 800fad4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fad8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fadc:	e853 3f00 	ldrex	r3, [r3]
 800fae0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800fae4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fae8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800faec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	3308      	adds	r3, #8
 800faf6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800fafa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800fafe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800fb06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800fb0a:	e841 2300 	strex	r3, r2, [r1]
 800fb0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800fb12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d1d9      	bne.n	800face <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d017      	beq.n	800fb54 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb2a:	4a15      	ldr	r2, [pc, #84]	@ (800fb80 <HAL_UART_IRQHandler+0x2c0>)
 800fb2c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb34:	4618      	mov	r0, r3
 800fb36:	f7f8 ff99 	bl	8008a6c <HAL_DMA_Abort_IT>
 800fb3a:	4603      	mov	r3, r0
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d019      	beq.n	800fb74 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb48:	687a      	ldr	r2, [r7, #4]
 800fb4a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800fb4e:	4610      	mov	r0, r2
 800fb50:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fb52:	e00f      	b.n	800fb74 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800fb54:	6878      	ldr	r0, [r7, #4]
 800fb56:	f000 fa09 	bl	800ff6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fb5a:	e00b      	b.n	800fb74 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fb5c:	6878      	ldr	r0, [r7, #4]
 800fb5e:	f000 fa05 	bl	800ff6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fb62:	e007      	b.n	800fb74 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800fb64:	6878      	ldr	r0, [r7, #4]
 800fb66:	f000 fa01 	bl	800ff6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	2200      	movs	r2, #0
 800fb6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800fb72:	e1dc      	b.n	800ff2e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fb74:	bf00      	nop
    return;
 800fb76:	e1da      	b.n	800ff2e <HAL_UART_IRQHandler+0x66e>
 800fb78:	10000001 	.word	0x10000001
 800fb7c:	04000120 	.word	0x04000120
 800fb80:	08010be1 	.word	0x08010be1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fb88:	2b01      	cmp	r3, #1
 800fb8a:	f040 8170 	bne.w	800fe6e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800fb8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fb92:	f003 0310 	and.w	r3, r3, #16
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	f000 8169 	beq.w	800fe6e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800fb9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fba0:	f003 0310 	and.w	r3, r3, #16
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	f000 8162 	beq.w	800fe6e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	2210      	movs	r2, #16
 800fbb0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	689b      	ldr	r3, [r3, #8]
 800fbb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fbbc:	2b40      	cmp	r3, #64	@ 0x40
 800fbbe:	f040 80d8 	bne.w	800fd72 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	685b      	ldr	r3, [r3, #4]
 800fbcc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800fbd0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	f000 80af 	beq.w	800fd38 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fbe0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fbe4:	429a      	cmp	r2, r3
 800fbe6:	f080 80a7 	bcs.w	800fd38 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fbf0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	f003 0320 	and.w	r3, r3, #32
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	f040 8087 	bne.w	800fd16 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc10:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fc14:	e853 3f00 	ldrex	r3, [r3]
 800fc18:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800fc1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fc20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fc24:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	681b      	ldr	r3, [r3, #0]
 800fc2c:	461a      	mov	r2, r3
 800fc2e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800fc32:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fc36:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc3a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800fc3e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fc42:	e841 2300 	strex	r3, r2, [r1]
 800fc46:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800fc4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d1da      	bne.n	800fc08 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	681b      	ldr	r3, [r3, #0]
 800fc56:	3308      	adds	r3, #8
 800fc58:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fc5c:	e853 3f00 	ldrex	r3, [r3]
 800fc60:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800fc62:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fc64:	f023 0301 	bic.w	r3, r3, #1
 800fc68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	3308      	adds	r3, #8
 800fc72:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800fc76:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800fc7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc7c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800fc7e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800fc82:	e841 2300 	strex	r3, r2, [r1]
 800fc86:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fc88:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d1e1      	bne.n	800fc52 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	3308      	adds	r3, #8
 800fc94:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fc98:	e853 3f00 	ldrex	r3, [r3]
 800fc9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800fc9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fca0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fca4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	3308      	adds	r3, #8
 800fcae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800fcb2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800fcb4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcb6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fcb8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fcba:	e841 2300 	strex	r3, r2, [r1]
 800fcbe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800fcc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d1e3      	bne.n	800fc8e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	2220      	movs	r2, #32
 800fcca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	2200      	movs	r2, #0
 800fcd2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fcdc:	e853 3f00 	ldrex	r3, [r3]
 800fce0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fce2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fce4:	f023 0310 	bic.w	r3, r3, #16
 800fce8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	461a      	mov	r2, r3
 800fcf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fcf6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fcf8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcfa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fcfc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fcfe:	e841 2300 	strex	r3, r2, [r1]
 800fd02:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fd04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d1e4      	bne.n	800fcd4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd10:	4618      	mov	r0, r3
 800fd12:	f7f8 fe4c 	bl	80089ae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	2202      	movs	r2, #2
 800fd1a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fd28:	b29b      	uxth	r3, r3
 800fd2a:	1ad3      	subs	r3, r2, r3
 800fd2c:	b29b      	uxth	r3, r3
 800fd2e:	4619      	mov	r1, r3
 800fd30:	6878      	ldr	r0, [r7, #4]
 800fd32:	f000 f925 	bl	800ff80 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800fd36:	e0fc      	b.n	800ff32 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fd3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fd42:	429a      	cmp	r2, r3
 800fd44:	f040 80f5 	bne.w	800ff32 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd4e:	681b      	ldr	r3, [r3, #0]
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	f003 0320 	and.w	r3, r3, #32
 800fd56:	2b20      	cmp	r3, #32
 800fd58:	f040 80eb 	bne.w	800ff32 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	2202      	movs	r2, #2
 800fd60:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fd68:	4619      	mov	r1, r3
 800fd6a:	6878      	ldr	r0, [r7, #4]
 800fd6c:	f000 f908 	bl	800ff80 <HAL_UARTEx_RxEventCallback>
      return;
 800fd70:	e0df      	b.n	800ff32 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fd7e:	b29b      	uxth	r3, r3
 800fd80:	1ad3      	subs	r3, r2, r3
 800fd82:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fd8c:	b29b      	uxth	r3, r3
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	f000 80d1 	beq.w	800ff36 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800fd94:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	f000 80cc 	beq.w	800ff36 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fda4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fda6:	e853 3f00 	ldrex	r3, [r3]
 800fdaa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fdac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fdae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fdb2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	461a      	mov	r2, r3
 800fdbc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fdc0:	647b      	str	r3, [r7, #68]	@ 0x44
 800fdc2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fdc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fdc8:	e841 2300 	strex	r3, r2, [r1]
 800fdcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fdce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d1e4      	bne.n	800fd9e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	3308      	adds	r3, #8
 800fdda:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdde:	e853 3f00 	ldrex	r3, [r3]
 800fde2:	623b      	str	r3, [r7, #32]
   return(result);
 800fde4:	6a3b      	ldr	r3, [r7, #32]
 800fde6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fdea:	f023 0301 	bic.w	r3, r3, #1
 800fdee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	3308      	adds	r3, #8
 800fdf8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800fdfc:	633a      	str	r2, [r7, #48]	@ 0x30
 800fdfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fe02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe04:	e841 2300 	strex	r3, r2, [r1]
 800fe08:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fe0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d1e1      	bne.n	800fdd4 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	2220      	movs	r2, #32
 800fe14:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	2200      	movs	r2, #0
 800fe1c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	2200      	movs	r2, #0
 800fe22:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe2a:	693b      	ldr	r3, [r7, #16]
 800fe2c:	e853 3f00 	ldrex	r3, [r3]
 800fe30:	60fb      	str	r3, [r7, #12]
   return(result);
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	f023 0310 	bic.w	r3, r3, #16
 800fe38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	461a      	mov	r2, r3
 800fe42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800fe46:	61fb      	str	r3, [r7, #28]
 800fe48:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe4a:	69b9      	ldr	r1, [r7, #24]
 800fe4c:	69fa      	ldr	r2, [r7, #28]
 800fe4e:	e841 2300 	strex	r3, r2, [r1]
 800fe52:	617b      	str	r3, [r7, #20]
   return(result);
 800fe54:	697b      	ldr	r3, [r7, #20]
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d1e4      	bne.n	800fe24 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	2202      	movs	r2, #2
 800fe5e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fe60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fe64:	4619      	mov	r1, r3
 800fe66:	6878      	ldr	r0, [r7, #4]
 800fe68:	f000 f88a 	bl	800ff80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fe6c:	e063      	b.n	800ff36 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800fe6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fe72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d00e      	beq.n	800fe98 <HAL_UART_IRQHandler+0x5d8>
 800fe7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fe7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d008      	beq.n	800fe98 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800fe8e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800fe90:	6878      	ldr	r0, [r7, #4]
 800fe92:	f000 fee2 	bl	8010c5a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fe96:	e051      	b.n	800ff3c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800fe98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fe9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	d014      	beq.n	800fece <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800fea4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fea8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800feac:	2b00      	cmp	r3, #0
 800feae:	d105      	bne.n	800febc <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800feb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800feb4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d008      	beq.n	800fece <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d03a      	beq.n	800ff3a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fec8:	6878      	ldr	r0, [r7, #4]
 800feca:	4798      	blx	r3
    }
    return;
 800fecc:	e035      	b.n	800ff3a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800fece:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fed2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d009      	beq.n	800feee <HAL_UART_IRQHandler+0x62e>
 800feda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fede:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d003      	beq.n	800feee <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800fee6:	6878      	ldr	r0, [r7, #4]
 800fee8:	f000 fe8c 	bl	8010c04 <UART_EndTransmit_IT>
    return;
 800feec:	e026      	b.n	800ff3c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800feee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fef2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	d009      	beq.n	800ff0e <HAL_UART_IRQHandler+0x64e>
 800fefa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fefe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d003      	beq.n	800ff0e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ff06:	6878      	ldr	r0, [r7, #4]
 800ff08:	f000 febb 	bl	8010c82 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ff0c:	e016      	b.n	800ff3c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ff0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff12:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d010      	beq.n	800ff3c <HAL_UART_IRQHandler+0x67c>
 800ff1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	da0c      	bge.n	800ff3c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ff22:	6878      	ldr	r0, [r7, #4]
 800ff24:	f000 fea3 	bl	8010c6e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ff28:	e008      	b.n	800ff3c <HAL_UART_IRQHandler+0x67c>
      return;
 800ff2a:	bf00      	nop
 800ff2c:	e006      	b.n	800ff3c <HAL_UART_IRQHandler+0x67c>
    return;
 800ff2e:	bf00      	nop
 800ff30:	e004      	b.n	800ff3c <HAL_UART_IRQHandler+0x67c>
      return;
 800ff32:	bf00      	nop
 800ff34:	e002      	b.n	800ff3c <HAL_UART_IRQHandler+0x67c>
      return;
 800ff36:	bf00      	nop
 800ff38:	e000      	b.n	800ff3c <HAL_UART_IRQHandler+0x67c>
    return;
 800ff3a:	bf00      	nop
  }
}
 800ff3c:	37e8      	adds	r7, #232	@ 0xe8
 800ff3e:	46bd      	mov	sp, r7
 800ff40:	bd80      	pop	{r7, pc}
 800ff42:	bf00      	nop

0800ff44 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ff44:	b480      	push	{r7}
 800ff46:	b083      	sub	sp, #12
 800ff48:	af00      	add	r7, sp, #0
 800ff4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ff4c:	bf00      	nop
 800ff4e:	370c      	adds	r7, #12
 800ff50:	46bd      	mov	sp, r7
 800ff52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff56:	4770      	bx	lr

0800ff58 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ff58:	b480      	push	{r7}
 800ff5a:	b083      	sub	sp, #12
 800ff5c:	af00      	add	r7, sp, #0
 800ff5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ff60:	bf00      	nop
 800ff62:	370c      	adds	r7, #12
 800ff64:	46bd      	mov	sp, r7
 800ff66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff6a:	4770      	bx	lr

0800ff6c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ff6c:	b480      	push	{r7}
 800ff6e:	b083      	sub	sp, #12
 800ff70:	af00      	add	r7, sp, #0
 800ff72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ff74:	bf00      	nop
 800ff76:	370c      	adds	r7, #12
 800ff78:	46bd      	mov	sp, r7
 800ff7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff7e:	4770      	bx	lr

0800ff80 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ff80:	b480      	push	{r7}
 800ff82:	b083      	sub	sp, #12
 800ff84:	af00      	add	r7, sp, #0
 800ff86:	6078      	str	r0, [r7, #4]
 800ff88:	460b      	mov	r3, r1
 800ff8a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ff8c:	bf00      	nop
 800ff8e:	370c      	adds	r7, #12
 800ff90:	46bd      	mov	sp, r7
 800ff92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff96:	4770      	bx	lr

0800ff98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ff98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ff9c:	b08c      	sub	sp, #48	@ 0x30
 800ff9e:	af00      	add	r7, sp, #0
 800ffa0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ffa2:	2300      	movs	r3, #0
 800ffa4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ffa8:	697b      	ldr	r3, [r7, #20]
 800ffaa:	689a      	ldr	r2, [r3, #8]
 800ffac:	697b      	ldr	r3, [r7, #20]
 800ffae:	691b      	ldr	r3, [r3, #16]
 800ffb0:	431a      	orrs	r2, r3
 800ffb2:	697b      	ldr	r3, [r7, #20]
 800ffb4:	695b      	ldr	r3, [r3, #20]
 800ffb6:	431a      	orrs	r2, r3
 800ffb8:	697b      	ldr	r3, [r7, #20]
 800ffba:	69db      	ldr	r3, [r3, #28]
 800ffbc:	4313      	orrs	r3, r2
 800ffbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ffc0:	697b      	ldr	r3, [r7, #20]
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	681a      	ldr	r2, [r3, #0]
 800ffc6:	4baf      	ldr	r3, [pc, #700]	@ (8010284 <UART_SetConfig+0x2ec>)
 800ffc8:	4013      	ands	r3, r2
 800ffca:	697a      	ldr	r2, [r7, #20]
 800ffcc:	6812      	ldr	r2, [r2, #0]
 800ffce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ffd0:	430b      	orrs	r3, r1
 800ffd2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ffd4:	697b      	ldr	r3, [r7, #20]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	685b      	ldr	r3, [r3, #4]
 800ffda:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ffde:	697b      	ldr	r3, [r7, #20]
 800ffe0:	68da      	ldr	r2, [r3, #12]
 800ffe2:	697b      	ldr	r3, [r7, #20]
 800ffe4:	681b      	ldr	r3, [r3, #0]
 800ffe6:	430a      	orrs	r2, r1
 800ffe8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ffea:	697b      	ldr	r3, [r7, #20]
 800ffec:	699b      	ldr	r3, [r3, #24]
 800ffee:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fff0:	697b      	ldr	r3, [r7, #20]
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	4aa4      	ldr	r2, [pc, #656]	@ (8010288 <UART_SetConfig+0x2f0>)
 800fff6:	4293      	cmp	r3, r2
 800fff8:	d004      	beq.n	8010004 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fffa:	697b      	ldr	r3, [r7, #20]
 800fffc:	6a1b      	ldr	r3, [r3, #32]
 800fffe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010000:	4313      	orrs	r3, r2
 8010002:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010004:	697b      	ldr	r3, [r7, #20]
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	689b      	ldr	r3, [r3, #8]
 801000a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 801000e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8010012:	697a      	ldr	r2, [r7, #20]
 8010014:	6812      	ldr	r2, [r2, #0]
 8010016:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010018:	430b      	orrs	r3, r1
 801001a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801001c:	697b      	ldr	r3, [r7, #20]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010022:	f023 010f 	bic.w	r1, r3, #15
 8010026:	697b      	ldr	r3, [r7, #20]
 8010028:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801002a:	697b      	ldr	r3, [r7, #20]
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	430a      	orrs	r2, r1
 8010030:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010032:	697b      	ldr	r3, [r7, #20]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	4a95      	ldr	r2, [pc, #596]	@ (801028c <UART_SetConfig+0x2f4>)
 8010038:	4293      	cmp	r3, r2
 801003a:	d125      	bne.n	8010088 <UART_SetConfig+0xf0>
 801003c:	2003      	movs	r0, #3
 801003e:	f7ff fa35 	bl	800f4ac <LL_RCC_GetUSARTClockSource>
 8010042:	4603      	mov	r3, r0
 8010044:	2b03      	cmp	r3, #3
 8010046:	d81b      	bhi.n	8010080 <UART_SetConfig+0xe8>
 8010048:	a201      	add	r2, pc, #4	@ (adr r2, 8010050 <UART_SetConfig+0xb8>)
 801004a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801004e:	bf00      	nop
 8010050:	08010061 	.word	0x08010061
 8010054:	08010071 	.word	0x08010071
 8010058:	08010069 	.word	0x08010069
 801005c:	08010079 	.word	0x08010079
 8010060:	2301      	movs	r3, #1
 8010062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010066:	e042      	b.n	80100ee <UART_SetConfig+0x156>
 8010068:	2302      	movs	r3, #2
 801006a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801006e:	e03e      	b.n	80100ee <UART_SetConfig+0x156>
 8010070:	2304      	movs	r3, #4
 8010072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010076:	e03a      	b.n	80100ee <UART_SetConfig+0x156>
 8010078:	2308      	movs	r3, #8
 801007a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801007e:	e036      	b.n	80100ee <UART_SetConfig+0x156>
 8010080:	2310      	movs	r3, #16
 8010082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010086:	e032      	b.n	80100ee <UART_SetConfig+0x156>
 8010088:	697b      	ldr	r3, [r7, #20]
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	4a7e      	ldr	r2, [pc, #504]	@ (8010288 <UART_SetConfig+0x2f0>)
 801008e:	4293      	cmp	r3, r2
 8010090:	d12a      	bne.n	80100e8 <UART_SetConfig+0x150>
 8010092:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8010096:	f7ff fa19 	bl	800f4cc <LL_RCC_GetLPUARTClockSource>
 801009a:	4603      	mov	r3, r0
 801009c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80100a0:	d01a      	beq.n	80100d8 <UART_SetConfig+0x140>
 80100a2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80100a6:	d81b      	bhi.n	80100e0 <UART_SetConfig+0x148>
 80100a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100ac:	d00c      	beq.n	80100c8 <UART_SetConfig+0x130>
 80100ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100b2:	d815      	bhi.n	80100e0 <UART_SetConfig+0x148>
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d003      	beq.n	80100c0 <UART_SetConfig+0x128>
 80100b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80100bc:	d008      	beq.n	80100d0 <UART_SetConfig+0x138>
 80100be:	e00f      	b.n	80100e0 <UART_SetConfig+0x148>
 80100c0:	2300      	movs	r3, #0
 80100c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100c6:	e012      	b.n	80100ee <UART_SetConfig+0x156>
 80100c8:	2302      	movs	r3, #2
 80100ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100ce:	e00e      	b.n	80100ee <UART_SetConfig+0x156>
 80100d0:	2304      	movs	r3, #4
 80100d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100d6:	e00a      	b.n	80100ee <UART_SetConfig+0x156>
 80100d8:	2308      	movs	r3, #8
 80100da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100de:	e006      	b.n	80100ee <UART_SetConfig+0x156>
 80100e0:	2310      	movs	r3, #16
 80100e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100e6:	e002      	b.n	80100ee <UART_SetConfig+0x156>
 80100e8:	2310      	movs	r3, #16
 80100ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80100ee:	697b      	ldr	r3, [r7, #20]
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	4a65      	ldr	r2, [pc, #404]	@ (8010288 <UART_SetConfig+0x2f0>)
 80100f4:	4293      	cmp	r3, r2
 80100f6:	f040 8097 	bne.w	8010228 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80100fa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80100fe:	2b08      	cmp	r3, #8
 8010100:	d823      	bhi.n	801014a <UART_SetConfig+0x1b2>
 8010102:	a201      	add	r2, pc, #4	@ (adr r2, 8010108 <UART_SetConfig+0x170>)
 8010104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010108:	0801012d 	.word	0x0801012d
 801010c:	0801014b 	.word	0x0801014b
 8010110:	08010135 	.word	0x08010135
 8010114:	0801014b 	.word	0x0801014b
 8010118:	0801013b 	.word	0x0801013b
 801011c:	0801014b 	.word	0x0801014b
 8010120:	0801014b 	.word	0x0801014b
 8010124:	0801014b 	.word	0x0801014b
 8010128:	08010143 	.word	0x08010143
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801012c:	f7fc fc84 	bl	800ca38 <HAL_RCC_GetPCLK1Freq>
 8010130:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010132:	e010      	b.n	8010156 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010134:	4b56      	ldr	r3, [pc, #344]	@ (8010290 <UART_SetConfig+0x2f8>)
 8010136:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010138:	e00d      	b.n	8010156 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801013a:	f7fc fbfd 	bl	800c938 <HAL_RCC_GetSysClockFreq>
 801013e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010140:	e009      	b.n	8010156 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010142:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010146:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010148:	e005      	b.n	8010156 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 801014a:	2300      	movs	r3, #0
 801014c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801014e:	2301      	movs	r3, #1
 8010150:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010154:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010158:	2b00      	cmp	r3, #0
 801015a:	f000 812b 	beq.w	80103b4 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801015e:	697b      	ldr	r3, [r7, #20]
 8010160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010162:	4a4c      	ldr	r2, [pc, #304]	@ (8010294 <UART_SetConfig+0x2fc>)
 8010164:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010168:	461a      	mov	r2, r3
 801016a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801016c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010170:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010172:	697b      	ldr	r3, [r7, #20]
 8010174:	685a      	ldr	r2, [r3, #4]
 8010176:	4613      	mov	r3, r2
 8010178:	005b      	lsls	r3, r3, #1
 801017a:	4413      	add	r3, r2
 801017c:	69ba      	ldr	r2, [r7, #24]
 801017e:	429a      	cmp	r2, r3
 8010180:	d305      	bcc.n	801018e <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010182:	697b      	ldr	r3, [r7, #20]
 8010184:	685b      	ldr	r3, [r3, #4]
 8010186:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010188:	69ba      	ldr	r2, [r7, #24]
 801018a:	429a      	cmp	r2, r3
 801018c:	d903      	bls.n	8010196 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 801018e:	2301      	movs	r3, #1
 8010190:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010194:	e10e      	b.n	80103b4 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010198:	2200      	movs	r2, #0
 801019a:	60bb      	str	r3, [r7, #8]
 801019c:	60fa      	str	r2, [r7, #12]
 801019e:	697b      	ldr	r3, [r7, #20]
 80101a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101a2:	4a3c      	ldr	r2, [pc, #240]	@ (8010294 <UART_SetConfig+0x2fc>)
 80101a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80101a8:	b29b      	uxth	r3, r3
 80101aa:	2200      	movs	r2, #0
 80101ac:	603b      	str	r3, [r7, #0]
 80101ae:	607a      	str	r2, [r7, #4]
 80101b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80101b4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80101b8:	f7f0 fd3e 	bl	8000c38 <__aeabi_uldivmod>
 80101bc:	4602      	mov	r2, r0
 80101be:	460b      	mov	r3, r1
 80101c0:	4610      	mov	r0, r2
 80101c2:	4619      	mov	r1, r3
 80101c4:	f04f 0200 	mov.w	r2, #0
 80101c8:	f04f 0300 	mov.w	r3, #0
 80101cc:	020b      	lsls	r3, r1, #8
 80101ce:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80101d2:	0202      	lsls	r2, r0, #8
 80101d4:	6979      	ldr	r1, [r7, #20]
 80101d6:	6849      	ldr	r1, [r1, #4]
 80101d8:	0849      	lsrs	r1, r1, #1
 80101da:	2000      	movs	r0, #0
 80101dc:	460c      	mov	r4, r1
 80101de:	4605      	mov	r5, r0
 80101e0:	eb12 0804 	adds.w	r8, r2, r4
 80101e4:	eb43 0905 	adc.w	r9, r3, r5
 80101e8:	697b      	ldr	r3, [r7, #20]
 80101ea:	685b      	ldr	r3, [r3, #4]
 80101ec:	2200      	movs	r2, #0
 80101ee:	469a      	mov	sl, r3
 80101f0:	4693      	mov	fp, r2
 80101f2:	4652      	mov	r2, sl
 80101f4:	465b      	mov	r3, fp
 80101f6:	4640      	mov	r0, r8
 80101f8:	4649      	mov	r1, r9
 80101fa:	f7f0 fd1d 	bl	8000c38 <__aeabi_uldivmod>
 80101fe:	4602      	mov	r2, r0
 8010200:	460b      	mov	r3, r1
 8010202:	4613      	mov	r3, r2
 8010204:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010206:	6a3b      	ldr	r3, [r7, #32]
 8010208:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801020c:	d308      	bcc.n	8010220 <UART_SetConfig+0x288>
 801020e:	6a3b      	ldr	r3, [r7, #32]
 8010210:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010214:	d204      	bcs.n	8010220 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8010216:	697b      	ldr	r3, [r7, #20]
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	6a3a      	ldr	r2, [r7, #32]
 801021c:	60da      	str	r2, [r3, #12]
 801021e:	e0c9      	b.n	80103b4 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8010220:	2301      	movs	r3, #1
 8010222:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010226:	e0c5      	b.n	80103b4 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010228:	697b      	ldr	r3, [r7, #20]
 801022a:	69db      	ldr	r3, [r3, #28]
 801022c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010230:	d16d      	bne.n	801030e <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8010232:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010236:	3b01      	subs	r3, #1
 8010238:	2b07      	cmp	r3, #7
 801023a:	d82d      	bhi.n	8010298 <UART_SetConfig+0x300>
 801023c:	a201      	add	r2, pc, #4	@ (adr r2, 8010244 <UART_SetConfig+0x2ac>)
 801023e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010242:	bf00      	nop
 8010244:	08010265 	.word	0x08010265
 8010248:	0801026d 	.word	0x0801026d
 801024c:	08010299 	.word	0x08010299
 8010250:	08010273 	.word	0x08010273
 8010254:	08010299 	.word	0x08010299
 8010258:	08010299 	.word	0x08010299
 801025c:	08010299 	.word	0x08010299
 8010260:	0801027b 	.word	0x0801027b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010264:	f7fc fbfe 	bl	800ca64 <HAL_RCC_GetPCLK2Freq>
 8010268:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801026a:	e01b      	b.n	80102a4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801026c:	4b08      	ldr	r3, [pc, #32]	@ (8010290 <UART_SetConfig+0x2f8>)
 801026e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010270:	e018      	b.n	80102a4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010272:	f7fc fb61 	bl	800c938 <HAL_RCC_GetSysClockFreq>
 8010276:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010278:	e014      	b.n	80102a4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801027a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801027e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010280:	e010      	b.n	80102a4 <UART_SetConfig+0x30c>
 8010282:	bf00      	nop
 8010284:	cfff69f3 	.word	0xcfff69f3
 8010288:	40008000 	.word	0x40008000
 801028c:	40013800 	.word	0x40013800
 8010290:	00f42400 	.word	0x00f42400
 8010294:	08021df4 	.word	0x08021df4
      default:
        pclk = 0U;
 8010298:	2300      	movs	r3, #0
 801029a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801029c:	2301      	movs	r3, #1
 801029e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80102a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80102a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	f000 8084 	beq.w	80103b4 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80102ac:	697b      	ldr	r3, [r7, #20]
 80102ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102b0:	4a4b      	ldr	r2, [pc, #300]	@ (80103e0 <UART_SetConfig+0x448>)
 80102b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80102b6:	461a      	mov	r2, r3
 80102b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80102be:	005a      	lsls	r2, r3, #1
 80102c0:	697b      	ldr	r3, [r7, #20]
 80102c2:	685b      	ldr	r3, [r3, #4]
 80102c4:	085b      	lsrs	r3, r3, #1
 80102c6:	441a      	add	r2, r3
 80102c8:	697b      	ldr	r3, [r7, #20]
 80102ca:	685b      	ldr	r3, [r3, #4]
 80102cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80102d0:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80102d2:	6a3b      	ldr	r3, [r7, #32]
 80102d4:	2b0f      	cmp	r3, #15
 80102d6:	d916      	bls.n	8010306 <UART_SetConfig+0x36e>
 80102d8:	6a3b      	ldr	r3, [r7, #32]
 80102da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80102de:	d212      	bcs.n	8010306 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80102e0:	6a3b      	ldr	r3, [r7, #32]
 80102e2:	b29b      	uxth	r3, r3
 80102e4:	f023 030f 	bic.w	r3, r3, #15
 80102e8:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80102ea:	6a3b      	ldr	r3, [r7, #32]
 80102ec:	085b      	lsrs	r3, r3, #1
 80102ee:	b29b      	uxth	r3, r3
 80102f0:	f003 0307 	and.w	r3, r3, #7
 80102f4:	b29a      	uxth	r2, r3
 80102f6:	8bfb      	ldrh	r3, [r7, #30]
 80102f8:	4313      	orrs	r3, r2
 80102fa:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80102fc:	697b      	ldr	r3, [r7, #20]
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	8bfa      	ldrh	r2, [r7, #30]
 8010302:	60da      	str	r2, [r3, #12]
 8010304:	e056      	b.n	80103b4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8010306:	2301      	movs	r3, #1
 8010308:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 801030c:	e052      	b.n	80103b4 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 801030e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010312:	3b01      	subs	r3, #1
 8010314:	2b07      	cmp	r3, #7
 8010316:	d822      	bhi.n	801035e <UART_SetConfig+0x3c6>
 8010318:	a201      	add	r2, pc, #4	@ (adr r2, 8010320 <UART_SetConfig+0x388>)
 801031a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801031e:	bf00      	nop
 8010320:	08010341 	.word	0x08010341
 8010324:	08010349 	.word	0x08010349
 8010328:	0801035f 	.word	0x0801035f
 801032c:	0801034f 	.word	0x0801034f
 8010330:	0801035f 	.word	0x0801035f
 8010334:	0801035f 	.word	0x0801035f
 8010338:	0801035f 	.word	0x0801035f
 801033c:	08010357 	.word	0x08010357
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010340:	f7fc fb90 	bl	800ca64 <HAL_RCC_GetPCLK2Freq>
 8010344:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010346:	e010      	b.n	801036a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010348:	4b26      	ldr	r3, [pc, #152]	@ (80103e4 <UART_SetConfig+0x44c>)
 801034a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801034c:	e00d      	b.n	801036a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801034e:	f7fc faf3 	bl	800c938 <HAL_RCC_GetSysClockFreq>
 8010352:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010354:	e009      	b.n	801036a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010356:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801035a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801035c:	e005      	b.n	801036a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 801035e:	2300      	movs	r3, #0
 8010360:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010362:	2301      	movs	r3, #1
 8010364:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010368:	bf00      	nop
    }

    if (pclk != 0U)
 801036a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801036c:	2b00      	cmp	r3, #0
 801036e:	d021      	beq.n	80103b4 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010370:	697b      	ldr	r3, [r7, #20]
 8010372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010374:	4a1a      	ldr	r2, [pc, #104]	@ (80103e0 <UART_SetConfig+0x448>)
 8010376:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801037a:	461a      	mov	r2, r3
 801037c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801037e:	fbb3 f2f2 	udiv	r2, r3, r2
 8010382:	697b      	ldr	r3, [r7, #20]
 8010384:	685b      	ldr	r3, [r3, #4]
 8010386:	085b      	lsrs	r3, r3, #1
 8010388:	441a      	add	r2, r3
 801038a:	697b      	ldr	r3, [r7, #20]
 801038c:	685b      	ldr	r3, [r3, #4]
 801038e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010392:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010394:	6a3b      	ldr	r3, [r7, #32]
 8010396:	2b0f      	cmp	r3, #15
 8010398:	d909      	bls.n	80103ae <UART_SetConfig+0x416>
 801039a:	6a3b      	ldr	r3, [r7, #32]
 801039c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80103a0:	d205      	bcs.n	80103ae <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80103a2:	6a3b      	ldr	r3, [r7, #32]
 80103a4:	b29a      	uxth	r2, r3
 80103a6:	697b      	ldr	r3, [r7, #20]
 80103a8:	681b      	ldr	r3, [r3, #0]
 80103aa:	60da      	str	r2, [r3, #12]
 80103ac:	e002      	b.n	80103b4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80103ae:	2301      	movs	r3, #1
 80103b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80103b4:	697b      	ldr	r3, [r7, #20]
 80103b6:	2201      	movs	r2, #1
 80103b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80103bc:	697b      	ldr	r3, [r7, #20]
 80103be:	2201      	movs	r2, #1
 80103c0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80103c4:	697b      	ldr	r3, [r7, #20]
 80103c6:	2200      	movs	r2, #0
 80103c8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80103ca:	697b      	ldr	r3, [r7, #20]
 80103cc:	2200      	movs	r2, #0
 80103ce:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80103d0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80103d4:	4618      	mov	r0, r3
 80103d6:	3730      	adds	r7, #48	@ 0x30
 80103d8:	46bd      	mov	sp, r7
 80103da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80103de:	bf00      	nop
 80103e0:	08021df4 	.word	0x08021df4
 80103e4:	00f42400 	.word	0x00f42400

080103e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80103e8:	b480      	push	{r7}
 80103ea:	b083      	sub	sp, #12
 80103ec:	af00      	add	r7, sp, #0
 80103ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103f4:	f003 0308 	and.w	r3, r3, #8
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d00a      	beq.n	8010412 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	685b      	ldr	r3, [r3, #4]
 8010402:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	430a      	orrs	r2, r1
 8010410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010416:	f003 0301 	and.w	r3, r3, #1
 801041a:	2b00      	cmp	r3, #0
 801041c:	d00a      	beq.n	8010434 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	685b      	ldr	r3, [r3, #4]
 8010424:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	681b      	ldr	r3, [r3, #0]
 8010430:	430a      	orrs	r2, r1
 8010432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010438:	f003 0302 	and.w	r3, r3, #2
 801043c:	2b00      	cmp	r3, #0
 801043e:	d00a      	beq.n	8010456 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	685b      	ldr	r3, [r3, #4]
 8010446:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	430a      	orrs	r2, r1
 8010454:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801045a:	f003 0304 	and.w	r3, r3, #4
 801045e:	2b00      	cmp	r3, #0
 8010460:	d00a      	beq.n	8010478 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	685b      	ldr	r3, [r3, #4]
 8010468:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	430a      	orrs	r2, r1
 8010476:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801047c:	f003 0310 	and.w	r3, r3, #16
 8010480:	2b00      	cmp	r3, #0
 8010482:	d00a      	beq.n	801049a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	689b      	ldr	r3, [r3, #8]
 801048a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	430a      	orrs	r2, r1
 8010498:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801049e:	f003 0320 	and.w	r3, r3, #32
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	d00a      	beq.n	80104bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	681b      	ldr	r3, [r3, #0]
 80104aa:	689b      	ldr	r3, [r3, #8]
 80104ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	430a      	orrs	r2, r1
 80104ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d01a      	beq.n	80104fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	685b      	ldr	r3, [r3, #4]
 80104ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	430a      	orrs	r2, r1
 80104dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80104e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80104e6:	d10a      	bne.n	80104fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	685b      	ldr	r3, [r3, #4]
 80104ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	681b      	ldr	r3, [r3, #0]
 80104fa:	430a      	orrs	r2, r1
 80104fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010506:	2b00      	cmp	r3, #0
 8010508:	d00a      	beq.n	8010520 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	681b      	ldr	r3, [r3, #0]
 801050e:	685b      	ldr	r3, [r3, #4]
 8010510:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	430a      	orrs	r2, r1
 801051e:	605a      	str	r2, [r3, #4]
  }
}
 8010520:	bf00      	nop
 8010522:	370c      	adds	r7, #12
 8010524:	46bd      	mov	sp, r7
 8010526:	f85d 7b04 	ldr.w	r7, [sp], #4
 801052a:	4770      	bx	lr

0801052c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801052c:	b580      	push	{r7, lr}
 801052e:	b098      	sub	sp, #96	@ 0x60
 8010530:	af02      	add	r7, sp, #8
 8010532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	2200      	movs	r2, #0
 8010538:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801053c:	f7f6 fe40 	bl	80071c0 <HAL_GetTick>
 8010540:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	681b      	ldr	r3, [r3, #0]
 8010548:	f003 0308 	and.w	r3, r3, #8
 801054c:	2b08      	cmp	r3, #8
 801054e:	d12f      	bne.n	80105b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010550:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010554:	9300      	str	r3, [sp, #0]
 8010556:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010558:	2200      	movs	r2, #0
 801055a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801055e:	6878      	ldr	r0, [r7, #4]
 8010560:	f000 f88e 	bl	8010680 <UART_WaitOnFlagUntilTimeout>
 8010564:	4603      	mov	r3, r0
 8010566:	2b00      	cmp	r3, #0
 8010568:	d022      	beq.n	80105b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	681b      	ldr	r3, [r3, #0]
 801056e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010572:	e853 3f00 	ldrex	r3, [r3]
 8010576:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801057a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801057e:	653b      	str	r3, [r7, #80]	@ 0x50
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	461a      	mov	r2, r3
 8010586:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010588:	647b      	str	r3, [r7, #68]	@ 0x44
 801058a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801058c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801058e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010590:	e841 2300 	strex	r3, r2, [r1]
 8010594:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010598:	2b00      	cmp	r3, #0
 801059a:	d1e6      	bne.n	801056a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	2220      	movs	r2, #32
 80105a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	2200      	movs	r2, #0
 80105a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80105ac:	2303      	movs	r3, #3
 80105ae:	e063      	b.n	8010678 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	681b      	ldr	r3, [r3, #0]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	f003 0304 	and.w	r3, r3, #4
 80105ba:	2b04      	cmp	r3, #4
 80105bc:	d149      	bne.n	8010652 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80105be:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80105c2:	9300      	str	r3, [sp, #0]
 80105c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80105c6:	2200      	movs	r2, #0
 80105c8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80105cc:	6878      	ldr	r0, [r7, #4]
 80105ce:	f000 f857 	bl	8010680 <UART_WaitOnFlagUntilTimeout>
 80105d2:	4603      	mov	r3, r0
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d03c      	beq.n	8010652 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105e0:	e853 3f00 	ldrex	r3, [r3]
 80105e4:	623b      	str	r3, [r7, #32]
   return(result);
 80105e6:	6a3b      	ldr	r3, [r7, #32]
 80105e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80105ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	461a      	mov	r2, r3
 80105f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80105f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80105f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80105fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80105fe:	e841 2300 	strex	r3, r2, [r1]
 8010602:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010606:	2b00      	cmp	r3, #0
 8010608:	d1e6      	bne.n	80105d8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	3308      	adds	r3, #8
 8010610:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010612:	693b      	ldr	r3, [r7, #16]
 8010614:	e853 3f00 	ldrex	r3, [r3]
 8010618:	60fb      	str	r3, [r7, #12]
   return(result);
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	f023 0301 	bic.w	r3, r3, #1
 8010620:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	3308      	adds	r3, #8
 8010628:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801062a:	61fa      	str	r2, [r7, #28]
 801062c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801062e:	69b9      	ldr	r1, [r7, #24]
 8010630:	69fa      	ldr	r2, [r7, #28]
 8010632:	e841 2300 	strex	r3, r2, [r1]
 8010636:	617b      	str	r3, [r7, #20]
   return(result);
 8010638:	697b      	ldr	r3, [r7, #20]
 801063a:	2b00      	cmp	r3, #0
 801063c:	d1e5      	bne.n	801060a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	2220      	movs	r2, #32
 8010642:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	2200      	movs	r2, #0
 801064a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801064e:	2303      	movs	r3, #3
 8010650:	e012      	b.n	8010678 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	2220      	movs	r2, #32
 8010656:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	2220      	movs	r2, #32
 801065e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	2200      	movs	r2, #0
 8010666:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	2200      	movs	r2, #0
 801066c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	2200      	movs	r2, #0
 8010672:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010676:	2300      	movs	r3, #0
}
 8010678:	4618      	mov	r0, r3
 801067a:	3758      	adds	r7, #88	@ 0x58
 801067c:	46bd      	mov	sp, r7
 801067e:	bd80      	pop	{r7, pc}

08010680 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010680:	b580      	push	{r7, lr}
 8010682:	b084      	sub	sp, #16
 8010684:	af00      	add	r7, sp, #0
 8010686:	60f8      	str	r0, [r7, #12]
 8010688:	60b9      	str	r1, [r7, #8]
 801068a:	603b      	str	r3, [r7, #0]
 801068c:	4613      	mov	r3, r2
 801068e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010690:	e04f      	b.n	8010732 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010692:	69bb      	ldr	r3, [r7, #24]
 8010694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010698:	d04b      	beq.n	8010732 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801069a:	f7f6 fd91 	bl	80071c0 <HAL_GetTick>
 801069e:	4602      	mov	r2, r0
 80106a0:	683b      	ldr	r3, [r7, #0]
 80106a2:	1ad3      	subs	r3, r2, r3
 80106a4:	69ba      	ldr	r2, [r7, #24]
 80106a6:	429a      	cmp	r2, r3
 80106a8:	d302      	bcc.n	80106b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80106aa:	69bb      	ldr	r3, [r7, #24]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d101      	bne.n	80106b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80106b0:	2303      	movs	r3, #3
 80106b2:	e04e      	b.n	8010752 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80106b4:	68fb      	ldr	r3, [r7, #12]
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	681b      	ldr	r3, [r3, #0]
 80106ba:	f003 0304 	and.w	r3, r3, #4
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d037      	beq.n	8010732 <UART_WaitOnFlagUntilTimeout+0xb2>
 80106c2:	68bb      	ldr	r3, [r7, #8]
 80106c4:	2b80      	cmp	r3, #128	@ 0x80
 80106c6:	d034      	beq.n	8010732 <UART_WaitOnFlagUntilTimeout+0xb2>
 80106c8:	68bb      	ldr	r3, [r7, #8]
 80106ca:	2b40      	cmp	r3, #64	@ 0x40
 80106cc:	d031      	beq.n	8010732 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	69db      	ldr	r3, [r3, #28]
 80106d4:	f003 0308 	and.w	r3, r3, #8
 80106d8:	2b08      	cmp	r3, #8
 80106da:	d110      	bne.n	80106fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80106dc:	68fb      	ldr	r3, [r7, #12]
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	2208      	movs	r2, #8
 80106e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80106e4:	68f8      	ldr	r0, [r7, #12]
 80106e6:	f000 f920 	bl	801092a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	2208      	movs	r2, #8
 80106ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	2200      	movs	r2, #0
 80106f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80106fa:	2301      	movs	r3, #1
 80106fc:	e029      	b.n	8010752 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80106fe:	68fb      	ldr	r3, [r7, #12]
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	69db      	ldr	r3, [r3, #28]
 8010704:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010708:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801070c:	d111      	bne.n	8010732 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801070e:	68fb      	ldr	r3, [r7, #12]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010716:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010718:	68f8      	ldr	r0, [r7, #12]
 801071a:	f000 f906 	bl	801092a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	2220      	movs	r2, #32
 8010722:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	2200      	movs	r2, #0
 801072a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801072e:	2303      	movs	r3, #3
 8010730:	e00f      	b.n	8010752 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	69da      	ldr	r2, [r3, #28]
 8010738:	68bb      	ldr	r3, [r7, #8]
 801073a:	4013      	ands	r3, r2
 801073c:	68ba      	ldr	r2, [r7, #8]
 801073e:	429a      	cmp	r2, r3
 8010740:	bf0c      	ite	eq
 8010742:	2301      	moveq	r3, #1
 8010744:	2300      	movne	r3, #0
 8010746:	b2db      	uxtb	r3, r3
 8010748:	461a      	mov	r2, r3
 801074a:	79fb      	ldrb	r3, [r7, #7]
 801074c:	429a      	cmp	r2, r3
 801074e:	d0a0      	beq.n	8010692 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010750:	2300      	movs	r3, #0
}
 8010752:	4618      	mov	r0, r3
 8010754:	3710      	adds	r7, #16
 8010756:	46bd      	mov	sp, r7
 8010758:	bd80      	pop	{r7, pc}
	...

0801075c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801075c:	b580      	push	{r7, lr}
 801075e:	b096      	sub	sp, #88	@ 0x58
 8010760:	af00      	add	r7, sp, #0
 8010762:	60f8      	str	r0, [r7, #12]
 8010764:	60b9      	str	r1, [r7, #8]
 8010766:	4613      	mov	r3, r2
 8010768:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	68ba      	ldr	r2, [r7, #8]
 801076e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	88fa      	ldrh	r2, [r7, #6]
 8010774:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	2200      	movs	r2, #0
 801077c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	2222      	movs	r2, #34	@ 0x22
 8010784:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801078e:	2b00      	cmp	r3, #0
 8010790:	d02d      	beq.n	80107ee <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010798:	4a40      	ldr	r2, [pc, #256]	@ (801089c <UART_Start_Receive_DMA+0x140>)
 801079a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 801079c:	68fb      	ldr	r3, [r7, #12]
 801079e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80107a2:	4a3f      	ldr	r2, [pc, #252]	@ (80108a0 <UART_Start_Receive_DMA+0x144>)
 80107a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80107a6:	68fb      	ldr	r3, [r7, #12]
 80107a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80107ac:	4a3d      	ldr	r2, [pc, #244]	@ (80108a4 <UART_Start_Receive_DMA+0x148>)
 80107ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80107b0:	68fb      	ldr	r3, [r7, #12]
 80107b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80107b6:	2200      	movs	r2, #0
 80107b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80107ba:	68fb      	ldr	r3, [r7, #12]
 80107bc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80107c0:	68fb      	ldr	r3, [r7, #12]
 80107c2:	681b      	ldr	r3, [r3, #0]
 80107c4:	3324      	adds	r3, #36	@ 0x24
 80107c6:	4619      	mov	r1, r3
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80107cc:	461a      	mov	r2, r3
 80107ce:	88fb      	ldrh	r3, [r7, #6]
 80107d0:	f7f8 f872 	bl	80088b8 <HAL_DMA_Start_IT>
 80107d4:	4603      	mov	r3, r0
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d009      	beq.n	80107ee <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80107da:	68fb      	ldr	r3, [r7, #12]
 80107dc:	2210      	movs	r2, #16
 80107de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80107e2:	68fb      	ldr	r3, [r7, #12]
 80107e4:	2220      	movs	r2, #32
 80107e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80107ea:	2301      	movs	r3, #1
 80107ec:	e051      	b.n	8010892 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80107ee:	68fb      	ldr	r3, [r7, #12]
 80107f0:	691b      	ldr	r3, [r3, #16]
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	d018      	beq.n	8010828 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80107fe:	e853 3f00 	ldrex	r3, [r3]
 8010802:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010806:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801080a:	657b      	str	r3, [r7, #84]	@ 0x54
 801080c:	68fb      	ldr	r3, [r7, #12]
 801080e:	681b      	ldr	r3, [r3, #0]
 8010810:	461a      	mov	r2, r3
 8010812:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010814:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010816:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010818:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801081a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801081c:	e841 2300 	strex	r3, r2, [r1]
 8010820:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010822:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010824:	2b00      	cmp	r3, #0
 8010826:	d1e6      	bne.n	80107f6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010828:	68fb      	ldr	r3, [r7, #12]
 801082a:	681b      	ldr	r3, [r3, #0]
 801082c:	3308      	adds	r3, #8
 801082e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010832:	e853 3f00 	ldrex	r3, [r3]
 8010836:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801083a:	f043 0301 	orr.w	r3, r3, #1
 801083e:	653b      	str	r3, [r7, #80]	@ 0x50
 8010840:	68fb      	ldr	r3, [r7, #12]
 8010842:	681b      	ldr	r3, [r3, #0]
 8010844:	3308      	adds	r3, #8
 8010846:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010848:	637a      	str	r2, [r7, #52]	@ 0x34
 801084a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801084c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801084e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010850:	e841 2300 	strex	r3, r2, [r1]
 8010854:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010858:	2b00      	cmp	r3, #0
 801085a:	d1e5      	bne.n	8010828 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	681b      	ldr	r3, [r3, #0]
 8010860:	3308      	adds	r3, #8
 8010862:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010864:	697b      	ldr	r3, [r7, #20]
 8010866:	e853 3f00 	ldrex	r3, [r3]
 801086a:	613b      	str	r3, [r7, #16]
   return(result);
 801086c:	693b      	ldr	r3, [r7, #16]
 801086e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010872:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	3308      	adds	r3, #8
 801087a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801087c:	623a      	str	r2, [r7, #32]
 801087e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010880:	69f9      	ldr	r1, [r7, #28]
 8010882:	6a3a      	ldr	r2, [r7, #32]
 8010884:	e841 2300 	strex	r3, r2, [r1]
 8010888:	61bb      	str	r3, [r7, #24]
   return(result);
 801088a:	69bb      	ldr	r3, [r7, #24]
 801088c:	2b00      	cmp	r3, #0
 801088e:	d1e5      	bne.n	801085c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8010890:	2300      	movs	r3, #0
}
 8010892:	4618      	mov	r0, r3
 8010894:	3758      	adds	r7, #88	@ 0x58
 8010896:	46bd      	mov	sp, r7
 8010898:	bd80      	pop	{r7, pc}
 801089a:	bf00      	nop
 801089c:	080109f7 	.word	0x080109f7
 80108a0:	08010b23 	.word	0x08010b23
 80108a4:	08010b61 	.word	0x08010b61

080108a8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80108a8:	b480      	push	{r7}
 80108aa:	b08f      	sub	sp, #60	@ 0x3c
 80108ac:	af00      	add	r7, sp, #0
 80108ae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108b6:	6a3b      	ldr	r3, [r7, #32]
 80108b8:	e853 3f00 	ldrex	r3, [r3]
 80108bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80108be:	69fb      	ldr	r3, [r7, #28]
 80108c0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80108c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	681b      	ldr	r3, [r3, #0]
 80108ca:	461a      	mov	r2, r3
 80108cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80108d0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80108d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80108d6:	e841 2300 	strex	r3, r2, [r1]
 80108da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80108dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80108de:	2b00      	cmp	r3, #0
 80108e0:	d1e6      	bne.n	80108b0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	681b      	ldr	r3, [r3, #0]
 80108e6:	3308      	adds	r3, #8
 80108e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108ea:	68fb      	ldr	r3, [r7, #12]
 80108ec:	e853 3f00 	ldrex	r3, [r3]
 80108f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80108f2:	68bb      	ldr	r3, [r7, #8]
 80108f4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80108f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	3308      	adds	r3, #8
 8010900:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010902:	61ba      	str	r2, [r7, #24]
 8010904:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010906:	6979      	ldr	r1, [r7, #20]
 8010908:	69ba      	ldr	r2, [r7, #24]
 801090a:	e841 2300 	strex	r3, r2, [r1]
 801090e:	613b      	str	r3, [r7, #16]
   return(result);
 8010910:	693b      	ldr	r3, [r7, #16]
 8010912:	2b00      	cmp	r3, #0
 8010914:	d1e5      	bne.n	80108e2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	2220      	movs	r2, #32
 801091a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 801091e:	bf00      	nop
 8010920:	373c      	adds	r7, #60	@ 0x3c
 8010922:	46bd      	mov	sp, r7
 8010924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010928:	4770      	bx	lr

0801092a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801092a:	b480      	push	{r7}
 801092c:	b095      	sub	sp, #84	@ 0x54
 801092e:	af00      	add	r7, sp, #0
 8010930:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010938:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801093a:	e853 3f00 	ldrex	r3, [r3]
 801093e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010942:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010946:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	461a      	mov	r2, r3
 801094e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010950:	643b      	str	r3, [r7, #64]	@ 0x40
 8010952:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010954:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010956:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010958:	e841 2300 	strex	r3, r2, [r1]
 801095c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801095e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010960:	2b00      	cmp	r3, #0
 8010962:	d1e6      	bne.n	8010932 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	3308      	adds	r3, #8
 801096a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801096c:	6a3b      	ldr	r3, [r7, #32]
 801096e:	e853 3f00 	ldrex	r3, [r3]
 8010972:	61fb      	str	r3, [r7, #28]
   return(result);
 8010974:	69fb      	ldr	r3, [r7, #28]
 8010976:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801097a:	f023 0301 	bic.w	r3, r3, #1
 801097e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	3308      	adds	r3, #8
 8010986:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010988:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801098a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801098c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801098e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010990:	e841 2300 	strex	r3, r2, [r1]
 8010994:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010998:	2b00      	cmp	r3, #0
 801099a:	d1e3      	bne.n	8010964 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80109a0:	2b01      	cmp	r3, #1
 80109a2:	d118      	bne.n	80109d6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109aa:	68fb      	ldr	r3, [r7, #12]
 80109ac:	e853 3f00 	ldrex	r3, [r3]
 80109b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80109b2:	68bb      	ldr	r3, [r7, #8]
 80109b4:	f023 0310 	bic.w	r3, r3, #16
 80109b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	681b      	ldr	r3, [r3, #0]
 80109be:	461a      	mov	r2, r3
 80109c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80109c2:	61bb      	str	r3, [r7, #24]
 80109c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109c6:	6979      	ldr	r1, [r7, #20]
 80109c8:	69ba      	ldr	r2, [r7, #24]
 80109ca:	e841 2300 	strex	r3, r2, [r1]
 80109ce:	613b      	str	r3, [r7, #16]
   return(result);
 80109d0:	693b      	ldr	r3, [r7, #16]
 80109d2:	2b00      	cmp	r3, #0
 80109d4:	d1e6      	bne.n	80109a4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	2220      	movs	r2, #32
 80109da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	2200      	movs	r2, #0
 80109e2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	2200      	movs	r2, #0
 80109e8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80109ea:	bf00      	nop
 80109ec:	3754      	adds	r7, #84	@ 0x54
 80109ee:	46bd      	mov	sp, r7
 80109f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109f4:	4770      	bx	lr

080109f6 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80109f6:	b580      	push	{r7, lr}
 80109f8:	b09c      	sub	sp, #112	@ 0x70
 80109fa:	af00      	add	r7, sp, #0
 80109fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a02:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	f003 0320 	and.w	r3, r3, #32
 8010a0e:	2b00      	cmp	r3, #0
 8010a10:	d171      	bne.n	8010af6 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8010a12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a14:	2200      	movs	r2, #0
 8010a16:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010a1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a22:	e853 3f00 	ldrex	r3, [r3]
 8010a26:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010a28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010a2a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010a2e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010a30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	461a      	mov	r2, r3
 8010a36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010a38:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010a3a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a3c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010a3e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010a40:	e841 2300 	strex	r3, r2, [r1]
 8010a44:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010a46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d1e6      	bne.n	8010a1a <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010a4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a4e:	681b      	ldr	r3, [r3, #0]
 8010a50:	3308      	adds	r3, #8
 8010a52:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a56:	e853 3f00 	ldrex	r3, [r3]
 8010a5a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a5e:	f023 0301 	bic.w	r3, r3, #1
 8010a62:	667b      	str	r3, [r7, #100]	@ 0x64
 8010a64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	3308      	adds	r3, #8
 8010a6a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010a6c:	647a      	str	r2, [r7, #68]	@ 0x44
 8010a6e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010a72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010a74:	e841 2300 	strex	r3, r2, [r1]
 8010a78:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010a7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d1e5      	bne.n	8010a4c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010a80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	3308      	adds	r3, #8
 8010a86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a8a:	e853 3f00 	ldrex	r3, [r3]
 8010a8e:	623b      	str	r3, [r7, #32]
   return(result);
 8010a90:	6a3b      	ldr	r3, [r7, #32]
 8010a92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010a96:	663b      	str	r3, [r7, #96]	@ 0x60
 8010a98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	3308      	adds	r3, #8
 8010a9e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010aa0:	633a      	str	r2, [r7, #48]	@ 0x30
 8010aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010aa4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010aa6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010aa8:	e841 2300 	strex	r3, r2, [r1]
 8010aac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d1e5      	bne.n	8010a80 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010ab4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ab6:	2220      	movs	r2, #32
 8010ab8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010abc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010abe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010ac0:	2b01      	cmp	r3, #1
 8010ac2:	d118      	bne.n	8010af6 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010ac4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010aca:	693b      	ldr	r3, [r7, #16]
 8010acc:	e853 3f00 	ldrex	r3, [r3]
 8010ad0:	60fb      	str	r3, [r7, #12]
   return(result);
 8010ad2:	68fb      	ldr	r3, [r7, #12]
 8010ad4:	f023 0310 	bic.w	r3, r3, #16
 8010ad8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010ada:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010adc:	681b      	ldr	r3, [r3, #0]
 8010ade:	461a      	mov	r2, r3
 8010ae0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010ae2:	61fb      	str	r3, [r7, #28]
 8010ae4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ae6:	69b9      	ldr	r1, [r7, #24]
 8010ae8:	69fa      	ldr	r2, [r7, #28]
 8010aea:	e841 2300 	strex	r3, r2, [r1]
 8010aee:	617b      	str	r3, [r7, #20]
   return(result);
 8010af0:	697b      	ldr	r3, [r7, #20]
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d1e6      	bne.n	8010ac4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010af6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010af8:	2200      	movs	r2, #0
 8010afa:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010afc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010afe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010b00:	2b01      	cmp	r3, #1
 8010b02:	d107      	bne.n	8010b14 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010b04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010b06:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010b0a:	4619      	mov	r1, r3
 8010b0c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010b0e:	f7ff fa37 	bl	800ff80 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010b12:	e002      	b.n	8010b1a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8010b14:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010b16:	f7f6 fa0d 	bl	8006f34 <HAL_UART_RxCpltCallback>
}
 8010b1a:	bf00      	nop
 8010b1c:	3770      	adds	r7, #112	@ 0x70
 8010b1e:	46bd      	mov	sp, r7
 8010b20:	bd80      	pop	{r7, pc}

08010b22 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010b22:	b580      	push	{r7, lr}
 8010b24:	b084      	sub	sp, #16
 8010b26:	af00      	add	r7, sp, #0
 8010b28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b2e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8010b30:	68fb      	ldr	r3, [r7, #12]
 8010b32:	2201      	movs	r2, #1
 8010b34:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010b3a:	2b01      	cmp	r3, #1
 8010b3c:	d109      	bne.n	8010b52 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010b3e:	68fb      	ldr	r3, [r7, #12]
 8010b40:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010b44:	085b      	lsrs	r3, r3, #1
 8010b46:	b29b      	uxth	r3, r3
 8010b48:	4619      	mov	r1, r3
 8010b4a:	68f8      	ldr	r0, [r7, #12]
 8010b4c:	f7ff fa18 	bl	800ff80 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010b50:	e002      	b.n	8010b58 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8010b52:	68f8      	ldr	r0, [r7, #12]
 8010b54:	f7ff fa00 	bl	800ff58 <HAL_UART_RxHalfCpltCallback>
}
 8010b58:	bf00      	nop
 8010b5a:	3710      	adds	r7, #16
 8010b5c:	46bd      	mov	sp, r7
 8010b5e:	bd80      	pop	{r7, pc}

08010b60 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010b60:	b580      	push	{r7, lr}
 8010b62:	b086      	sub	sp, #24
 8010b64:	af00      	add	r7, sp, #0
 8010b66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b6c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010b6e:	697b      	ldr	r3, [r7, #20]
 8010b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010b74:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010b76:	697b      	ldr	r3, [r7, #20]
 8010b78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010b7c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010b7e:	697b      	ldr	r3, [r7, #20]
 8010b80:	681b      	ldr	r3, [r3, #0]
 8010b82:	689b      	ldr	r3, [r3, #8]
 8010b84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010b88:	2b80      	cmp	r3, #128	@ 0x80
 8010b8a:	d109      	bne.n	8010ba0 <UART_DMAError+0x40>
 8010b8c:	693b      	ldr	r3, [r7, #16]
 8010b8e:	2b21      	cmp	r3, #33	@ 0x21
 8010b90:	d106      	bne.n	8010ba0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010b92:	697b      	ldr	r3, [r7, #20]
 8010b94:	2200      	movs	r2, #0
 8010b96:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010b9a:	6978      	ldr	r0, [r7, #20]
 8010b9c:	f7ff fe84 	bl	80108a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010ba0:	697b      	ldr	r3, [r7, #20]
 8010ba2:	681b      	ldr	r3, [r3, #0]
 8010ba4:	689b      	ldr	r3, [r3, #8]
 8010ba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010baa:	2b40      	cmp	r3, #64	@ 0x40
 8010bac:	d109      	bne.n	8010bc2 <UART_DMAError+0x62>
 8010bae:	68fb      	ldr	r3, [r7, #12]
 8010bb0:	2b22      	cmp	r3, #34	@ 0x22
 8010bb2:	d106      	bne.n	8010bc2 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8010bb4:	697b      	ldr	r3, [r7, #20]
 8010bb6:	2200      	movs	r2, #0
 8010bb8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8010bbc:	6978      	ldr	r0, [r7, #20]
 8010bbe:	f7ff feb4 	bl	801092a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010bc2:	697b      	ldr	r3, [r7, #20]
 8010bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010bc8:	f043 0210 	orr.w	r2, r3, #16
 8010bcc:	697b      	ldr	r3, [r7, #20]
 8010bce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010bd2:	6978      	ldr	r0, [r7, #20]
 8010bd4:	f7ff f9ca 	bl	800ff6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010bd8:	bf00      	nop
 8010bda:	3718      	adds	r7, #24
 8010bdc:	46bd      	mov	sp, r7
 8010bde:	bd80      	pop	{r7, pc}

08010be0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010be0:	b580      	push	{r7, lr}
 8010be2:	b084      	sub	sp, #16
 8010be4:	af00      	add	r7, sp, #0
 8010be6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010bec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	2200      	movs	r2, #0
 8010bf2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010bf6:	68f8      	ldr	r0, [r7, #12]
 8010bf8:	f7ff f9b8 	bl	800ff6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010bfc:	bf00      	nop
 8010bfe:	3710      	adds	r7, #16
 8010c00:	46bd      	mov	sp, r7
 8010c02:	bd80      	pop	{r7, pc}

08010c04 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010c04:	b580      	push	{r7, lr}
 8010c06:	b088      	sub	sp, #32
 8010c08:	af00      	add	r7, sp, #0
 8010c0a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c12:	68fb      	ldr	r3, [r7, #12]
 8010c14:	e853 3f00 	ldrex	r3, [r3]
 8010c18:	60bb      	str	r3, [r7, #8]
   return(result);
 8010c1a:	68bb      	ldr	r3, [r7, #8]
 8010c1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010c20:	61fb      	str	r3, [r7, #28]
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	461a      	mov	r2, r3
 8010c28:	69fb      	ldr	r3, [r7, #28]
 8010c2a:	61bb      	str	r3, [r7, #24]
 8010c2c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c2e:	6979      	ldr	r1, [r7, #20]
 8010c30:	69ba      	ldr	r2, [r7, #24]
 8010c32:	e841 2300 	strex	r3, r2, [r1]
 8010c36:	613b      	str	r3, [r7, #16]
   return(result);
 8010c38:	693b      	ldr	r3, [r7, #16]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d1e6      	bne.n	8010c0c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	2220      	movs	r2, #32
 8010c42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	2200      	movs	r2, #0
 8010c4a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010c4c:	6878      	ldr	r0, [r7, #4]
 8010c4e:	f7ff f979 	bl	800ff44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010c52:	bf00      	nop
 8010c54:	3720      	adds	r7, #32
 8010c56:	46bd      	mov	sp, r7
 8010c58:	bd80      	pop	{r7, pc}

08010c5a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010c5a:	b480      	push	{r7}
 8010c5c:	b083      	sub	sp, #12
 8010c5e:	af00      	add	r7, sp, #0
 8010c60:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010c62:	bf00      	nop
 8010c64:	370c      	adds	r7, #12
 8010c66:	46bd      	mov	sp, r7
 8010c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c6c:	4770      	bx	lr

08010c6e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010c6e:	b480      	push	{r7}
 8010c70:	b083      	sub	sp, #12
 8010c72:	af00      	add	r7, sp, #0
 8010c74:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010c76:	bf00      	nop
 8010c78:	370c      	adds	r7, #12
 8010c7a:	46bd      	mov	sp, r7
 8010c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c80:	4770      	bx	lr

08010c82 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010c82:	b480      	push	{r7}
 8010c84:	b083      	sub	sp, #12
 8010c86:	af00      	add	r7, sp, #0
 8010c88:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010c8a:	bf00      	nop
 8010c8c:	370c      	adds	r7, #12
 8010c8e:	46bd      	mov	sp, r7
 8010c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c94:	4770      	bx	lr

08010c96 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010c96:	b480      	push	{r7}
 8010c98:	b085      	sub	sp, #20
 8010c9a:	af00      	add	r7, sp, #0
 8010c9c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010ca4:	2b01      	cmp	r3, #1
 8010ca6:	d101      	bne.n	8010cac <HAL_UARTEx_DisableFifoMode+0x16>
 8010ca8:	2302      	movs	r3, #2
 8010caa:	e027      	b.n	8010cfc <HAL_UARTEx_DisableFifoMode+0x66>
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	2201      	movs	r2, #1
 8010cb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	2224      	movs	r2, #36	@ 0x24
 8010cb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	681b      	ldr	r3, [r3, #0]
 8010cc0:	681b      	ldr	r3, [r3, #0]
 8010cc2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	681b      	ldr	r3, [r3, #0]
 8010cc8:	681a      	ldr	r2, [r3, #0]
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	681b      	ldr	r3, [r3, #0]
 8010cce:	f022 0201 	bic.w	r2, r2, #1
 8010cd2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010cd4:	68fb      	ldr	r3, [r7, #12]
 8010cd6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010cda:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	2200      	movs	r2, #0
 8010ce0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	68fa      	ldr	r2, [r7, #12]
 8010ce8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	2220      	movs	r2, #32
 8010cee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	2200      	movs	r2, #0
 8010cf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010cfa:	2300      	movs	r3, #0
}
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	3714      	adds	r7, #20
 8010d00:	46bd      	mov	sp, r7
 8010d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d06:	4770      	bx	lr

08010d08 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010d08:	b580      	push	{r7, lr}
 8010d0a:	b084      	sub	sp, #16
 8010d0c:	af00      	add	r7, sp, #0
 8010d0e:	6078      	str	r0, [r7, #4]
 8010d10:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010d18:	2b01      	cmp	r3, #1
 8010d1a:	d101      	bne.n	8010d20 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010d1c:	2302      	movs	r3, #2
 8010d1e:	e02d      	b.n	8010d7c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	2201      	movs	r2, #1
 8010d24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	2224      	movs	r2, #36	@ 0x24
 8010d2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	681b      	ldr	r3, [r3, #0]
 8010d34:	681b      	ldr	r3, [r3, #0]
 8010d36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	681b      	ldr	r3, [r3, #0]
 8010d3c:	681a      	ldr	r2, [r3, #0]
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	f022 0201 	bic.w	r2, r2, #1
 8010d46:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	689b      	ldr	r3, [r3, #8]
 8010d4e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	683a      	ldr	r2, [r7, #0]
 8010d58:	430a      	orrs	r2, r1
 8010d5a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010d5c:	6878      	ldr	r0, [r7, #4]
 8010d5e:	f000 f84f 	bl	8010e00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	681b      	ldr	r3, [r3, #0]
 8010d66:	68fa      	ldr	r2, [r7, #12]
 8010d68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	2220      	movs	r2, #32
 8010d6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	2200      	movs	r2, #0
 8010d76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010d7a:	2300      	movs	r3, #0
}
 8010d7c:	4618      	mov	r0, r3
 8010d7e:	3710      	adds	r7, #16
 8010d80:	46bd      	mov	sp, r7
 8010d82:	bd80      	pop	{r7, pc}

08010d84 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010d84:	b580      	push	{r7, lr}
 8010d86:	b084      	sub	sp, #16
 8010d88:	af00      	add	r7, sp, #0
 8010d8a:	6078      	str	r0, [r7, #4]
 8010d8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010d94:	2b01      	cmp	r3, #1
 8010d96:	d101      	bne.n	8010d9c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010d98:	2302      	movs	r3, #2
 8010d9a:	e02d      	b.n	8010df8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	2201      	movs	r2, #1
 8010da0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	2224      	movs	r2, #36	@ 0x24
 8010da8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	681b      	ldr	r3, [r3, #0]
 8010db2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	681b      	ldr	r3, [r3, #0]
 8010db8:	681a      	ldr	r2, [r3, #0]
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	f022 0201 	bic.w	r2, r2, #1
 8010dc2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	689b      	ldr	r3, [r3, #8]
 8010dca:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	683a      	ldr	r2, [r7, #0]
 8010dd4:	430a      	orrs	r2, r1
 8010dd6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010dd8:	6878      	ldr	r0, [r7, #4]
 8010dda:	f000 f811 	bl	8010e00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	68fa      	ldr	r2, [r7, #12]
 8010de4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	2220      	movs	r2, #32
 8010dea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	2200      	movs	r2, #0
 8010df2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010df6:	2300      	movs	r3, #0
}
 8010df8:	4618      	mov	r0, r3
 8010dfa:	3710      	adds	r7, #16
 8010dfc:	46bd      	mov	sp, r7
 8010dfe:	bd80      	pop	{r7, pc}

08010e00 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010e00:	b480      	push	{r7}
 8010e02:	b085      	sub	sp, #20
 8010e04:	af00      	add	r7, sp, #0
 8010e06:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d108      	bne.n	8010e22 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	2201      	movs	r2, #1
 8010e14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	2201      	movs	r2, #1
 8010e1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010e20:	e031      	b.n	8010e86 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010e22:	2308      	movs	r3, #8
 8010e24:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010e26:	2308      	movs	r3, #8
 8010e28:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	681b      	ldr	r3, [r3, #0]
 8010e2e:	689b      	ldr	r3, [r3, #8]
 8010e30:	0e5b      	lsrs	r3, r3, #25
 8010e32:	b2db      	uxtb	r3, r3
 8010e34:	f003 0307 	and.w	r3, r3, #7
 8010e38:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	681b      	ldr	r3, [r3, #0]
 8010e3e:	689b      	ldr	r3, [r3, #8]
 8010e40:	0f5b      	lsrs	r3, r3, #29
 8010e42:	b2db      	uxtb	r3, r3
 8010e44:	f003 0307 	and.w	r3, r3, #7
 8010e48:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010e4a:	7bbb      	ldrb	r3, [r7, #14]
 8010e4c:	7b3a      	ldrb	r2, [r7, #12]
 8010e4e:	4911      	ldr	r1, [pc, #68]	@ (8010e94 <UARTEx_SetNbDataToProcess+0x94>)
 8010e50:	5c8a      	ldrb	r2, [r1, r2]
 8010e52:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010e56:	7b3a      	ldrb	r2, [r7, #12]
 8010e58:	490f      	ldr	r1, [pc, #60]	@ (8010e98 <UARTEx_SetNbDataToProcess+0x98>)
 8010e5a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010e5c:	fb93 f3f2 	sdiv	r3, r3, r2
 8010e60:	b29a      	uxth	r2, r3
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010e68:	7bfb      	ldrb	r3, [r7, #15]
 8010e6a:	7b7a      	ldrb	r2, [r7, #13]
 8010e6c:	4909      	ldr	r1, [pc, #36]	@ (8010e94 <UARTEx_SetNbDataToProcess+0x94>)
 8010e6e:	5c8a      	ldrb	r2, [r1, r2]
 8010e70:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010e74:	7b7a      	ldrb	r2, [r7, #13]
 8010e76:	4908      	ldr	r1, [pc, #32]	@ (8010e98 <UARTEx_SetNbDataToProcess+0x98>)
 8010e78:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010e7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8010e7e:	b29a      	uxth	r2, r3
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010e86:	bf00      	nop
 8010e88:	3714      	adds	r7, #20
 8010e8a:	46bd      	mov	sp, r7
 8010e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e90:	4770      	bx	lr
 8010e92:	bf00      	nop
 8010e94:	08021e0c 	.word	0x08021e0c
 8010e98:	08021e14 	.word	0x08021e14

08010e9c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8010e9c:	b480      	push	{r7}
 8010e9e:	b085      	sub	sp, #20
 8010ea0:	af00      	add	r7, sp, #0
 8010ea2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	2200      	movs	r2, #0
 8010ea8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8010eac:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8010eb0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8010eb2:	68fb      	ldr	r3, [r7, #12]
 8010eb4:	b29a      	uxth	r2, r3
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8010ebc:	2300      	movs	r3, #0
}
 8010ebe:	4618      	mov	r0, r3
 8010ec0:	3714      	adds	r7, #20
 8010ec2:	46bd      	mov	sp, r7
 8010ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ec8:	4770      	bx	lr

08010eca <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8010eca:	b480      	push	{r7}
 8010ecc:	b085      	sub	sp, #20
 8010ece:	af00      	add	r7, sp, #0
 8010ed0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8010ed2:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8010ed6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8010ede:	b29a      	uxth	r2, r3
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	b29b      	uxth	r3, r3
 8010ee4:	43db      	mvns	r3, r3
 8010ee6:	b29b      	uxth	r3, r3
 8010ee8:	4013      	ands	r3, r2
 8010eea:	b29a      	uxth	r2, r3
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8010ef2:	2300      	movs	r3, #0
}
 8010ef4:	4618      	mov	r0, r3
 8010ef6:	3714      	adds	r7, #20
 8010ef8:	46bd      	mov	sp, r7
 8010efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010efe:	4770      	bx	lr

08010f00 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8010f00:	b480      	push	{r7}
 8010f02:	b085      	sub	sp, #20
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	60f8      	str	r0, [r7, #12]
 8010f08:	1d3b      	adds	r3, r7, #4
 8010f0a:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8010f0e:	68fb      	ldr	r3, [r7, #12]
 8010f10:	2201      	movs	r2, #1
 8010f12:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	2200      	movs	r2, #0
 8010f1a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8010f1e:	68fb      	ldr	r3, [r7, #12]
 8010f20:	2200      	movs	r2, #0
 8010f22:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	2200      	movs	r2, #0
 8010f2a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8010f2e:	2300      	movs	r3, #0
}
 8010f30:	4618      	mov	r0, r3
 8010f32:	3714      	adds	r7, #20
 8010f34:	46bd      	mov	sp, r7
 8010f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f3a:	4770      	bx	lr

08010f3c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010f3c:	b480      	push	{r7}
 8010f3e:	b0a7      	sub	sp, #156	@ 0x9c
 8010f40:	af00      	add	r7, sp, #0
 8010f42:	6078      	str	r0, [r7, #4]
 8010f44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8010f46:	2300      	movs	r3, #0
 8010f48:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8010f4c:	687a      	ldr	r2, [r7, #4]
 8010f4e:	683b      	ldr	r3, [r7, #0]
 8010f50:	781b      	ldrb	r3, [r3, #0]
 8010f52:	009b      	lsls	r3, r3, #2
 8010f54:	4413      	add	r3, r2
 8010f56:	881b      	ldrh	r3, [r3, #0]
 8010f58:	b29b      	uxth	r3, r3
 8010f5a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8010f5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010f62:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8010f66:	683b      	ldr	r3, [r7, #0]
 8010f68:	78db      	ldrb	r3, [r3, #3]
 8010f6a:	2b03      	cmp	r3, #3
 8010f6c:	d81f      	bhi.n	8010fae <USB_ActivateEndpoint+0x72>
 8010f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8010f74 <USB_ActivateEndpoint+0x38>)
 8010f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f74:	08010f85 	.word	0x08010f85
 8010f78:	08010fa1 	.word	0x08010fa1
 8010f7c:	08010fb7 	.word	0x08010fb7
 8010f80:	08010f93 	.word	0x08010f93
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8010f84:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010f88:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8010f8c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8010f90:	e012      	b.n	8010fb8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8010f92:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010f96:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8010f9a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8010f9e:	e00b      	b.n	8010fb8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8010fa0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010fa4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8010fa8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8010fac:	e004      	b.n	8010fb8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8010fae:	2301      	movs	r3, #1
 8010fb0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8010fb4:	e000      	b.n	8010fb8 <USB_ActivateEndpoint+0x7c>
      break;
 8010fb6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8010fb8:	687a      	ldr	r2, [r7, #4]
 8010fba:	683b      	ldr	r3, [r7, #0]
 8010fbc:	781b      	ldrb	r3, [r3, #0]
 8010fbe:	009b      	lsls	r3, r3, #2
 8010fc0:	441a      	add	r2, r3
 8010fc2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010fc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010fca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010fce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010fd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010fd6:	b29b      	uxth	r3, r3
 8010fd8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8010fda:	687a      	ldr	r2, [r7, #4]
 8010fdc:	683b      	ldr	r3, [r7, #0]
 8010fde:	781b      	ldrb	r3, [r3, #0]
 8010fe0:	009b      	lsls	r3, r3, #2
 8010fe2:	4413      	add	r3, r2
 8010fe4:	881b      	ldrh	r3, [r3, #0]
 8010fe6:	b29b      	uxth	r3, r3
 8010fe8:	b21b      	sxth	r3, r3
 8010fea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010fee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010ff2:	b21a      	sxth	r2, r3
 8010ff4:	683b      	ldr	r3, [r7, #0]
 8010ff6:	781b      	ldrb	r3, [r3, #0]
 8010ff8:	b21b      	sxth	r3, r3
 8010ffa:	4313      	orrs	r3, r2
 8010ffc:	b21b      	sxth	r3, r3
 8010ffe:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8011002:	687a      	ldr	r2, [r7, #4]
 8011004:	683b      	ldr	r3, [r7, #0]
 8011006:	781b      	ldrb	r3, [r3, #0]
 8011008:	009b      	lsls	r3, r3, #2
 801100a:	441a      	add	r2, r3
 801100c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8011010:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011014:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011018:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801101c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011020:	b29b      	uxth	r3, r3
 8011022:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8011024:	683b      	ldr	r3, [r7, #0]
 8011026:	7b1b      	ldrb	r3, [r3, #12]
 8011028:	2b00      	cmp	r3, #0
 801102a:	f040 8180 	bne.w	801132e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 801102e:	683b      	ldr	r3, [r7, #0]
 8011030:	785b      	ldrb	r3, [r3, #1]
 8011032:	2b00      	cmp	r3, #0
 8011034:	f000 8084 	beq.w	8011140 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	61bb      	str	r3, [r7, #24]
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011042:	b29b      	uxth	r3, r3
 8011044:	461a      	mov	r2, r3
 8011046:	69bb      	ldr	r3, [r7, #24]
 8011048:	4413      	add	r3, r2
 801104a:	61bb      	str	r3, [r7, #24]
 801104c:	683b      	ldr	r3, [r7, #0]
 801104e:	781b      	ldrb	r3, [r3, #0]
 8011050:	00da      	lsls	r2, r3, #3
 8011052:	69bb      	ldr	r3, [r7, #24]
 8011054:	4413      	add	r3, r2
 8011056:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801105a:	617b      	str	r3, [r7, #20]
 801105c:	683b      	ldr	r3, [r7, #0]
 801105e:	88db      	ldrh	r3, [r3, #6]
 8011060:	085b      	lsrs	r3, r3, #1
 8011062:	b29b      	uxth	r3, r3
 8011064:	005b      	lsls	r3, r3, #1
 8011066:	b29a      	uxth	r2, r3
 8011068:	697b      	ldr	r3, [r7, #20]
 801106a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801106c:	687a      	ldr	r2, [r7, #4]
 801106e:	683b      	ldr	r3, [r7, #0]
 8011070:	781b      	ldrb	r3, [r3, #0]
 8011072:	009b      	lsls	r3, r3, #2
 8011074:	4413      	add	r3, r2
 8011076:	881b      	ldrh	r3, [r3, #0]
 8011078:	827b      	strh	r3, [r7, #18]
 801107a:	8a7b      	ldrh	r3, [r7, #18]
 801107c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011080:	2b00      	cmp	r3, #0
 8011082:	d01b      	beq.n	80110bc <USB_ActivateEndpoint+0x180>
 8011084:	687a      	ldr	r2, [r7, #4]
 8011086:	683b      	ldr	r3, [r7, #0]
 8011088:	781b      	ldrb	r3, [r3, #0]
 801108a:	009b      	lsls	r3, r3, #2
 801108c:	4413      	add	r3, r2
 801108e:	881b      	ldrh	r3, [r3, #0]
 8011090:	b29b      	uxth	r3, r3
 8011092:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011096:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801109a:	823b      	strh	r3, [r7, #16]
 801109c:	687a      	ldr	r2, [r7, #4]
 801109e:	683b      	ldr	r3, [r7, #0]
 80110a0:	781b      	ldrb	r3, [r3, #0]
 80110a2:	009b      	lsls	r3, r3, #2
 80110a4:	441a      	add	r2, r3
 80110a6:	8a3b      	ldrh	r3, [r7, #16]
 80110a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80110ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80110b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80110b4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80110b8:	b29b      	uxth	r3, r3
 80110ba:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80110bc:	683b      	ldr	r3, [r7, #0]
 80110be:	78db      	ldrb	r3, [r3, #3]
 80110c0:	2b01      	cmp	r3, #1
 80110c2:	d020      	beq.n	8011106 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80110c4:	687a      	ldr	r2, [r7, #4]
 80110c6:	683b      	ldr	r3, [r7, #0]
 80110c8:	781b      	ldrb	r3, [r3, #0]
 80110ca:	009b      	lsls	r3, r3, #2
 80110cc:	4413      	add	r3, r2
 80110ce:	881b      	ldrh	r3, [r3, #0]
 80110d0:	b29b      	uxth	r3, r3
 80110d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80110d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80110da:	81bb      	strh	r3, [r7, #12]
 80110dc:	89bb      	ldrh	r3, [r7, #12]
 80110de:	f083 0320 	eor.w	r3, r3, #32
 80110e2:	81bb      	strh	r3, [r7, #12]
 80110e4:	687a      	ldr	r2, [r7, #4]
 80110e6:	683b      	ldr	r3, [r7, #0]
 80110e8:	781b      	ldrb	r3, [r3, #0]
 80110ea:	009b      	lsls	r3, r3, #2
 80110ec:	441a      	add	r2, r3
 80110ee:	89bb      	ldrh	r3, [r7, #12]
 80110f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80110f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80110f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80110fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011100:	b29b      	uxth	r3, r3
 8011102:	8013      	strh	r3, [r2, #0]
 8011104:	e3f9      	b.n	80118fa <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011106:	687a      	ldr	r2, [r7, #4]
 8011108:	683b      	ldr	r3, [r7, #0]
 801110a:	781b      	ldrb	r3, [r3, #0]
 801110c:	009b      	lsls	r3, r3, #2
 801110e:	4413      	add	r3, r2
 8011110:	881b      	ldrh	r3, [r3, #0]
 8011112:	b29b      	uxth	r3, r3
 8011114:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011118:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801111c:	81fb      	strh	r3, [r7, #14]
 801111e:	687a      	ldr	r2, [r7, #4]
 8011120:	683b      	ldr	r3, [r7, #0]
 8011122:	781b      	ldrb	r3, [r3, #0]
 8011124:	009b      	lsls	r3, r3, #2
 8011126:	441a      	add	r2, r3
 8011128:	89fb      	ldrh	r3, [r7, #14]
 801112a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801112e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011132:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011136:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801113a:	b29b      	uxth	r3, r3
 801113c:	8013      	strh	r3, [r2, #0]
 801113e:	e3dc      	b.n	80118fa <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	633b      	str	r3, [r7, #48]	@ 0x30
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801114a:	b29b      	uxth	r3, r3
 801114c:	461a      	mov	r2, r3
 801114e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011150:	4413      	add	r3, r2
 8011152:	633b      	str	r3, [r7, #48]	@ 0x30
 8011154:	683b      	ldr	r3, [r7, #0]
 8011156:	781b      	ldrb	r3, [r3, #0]
 8011158:	00da      	lsls	r2, r3, #3
 801115a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801115c:	4413      	add	r3, r2
 801115e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8011162:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011164:	683b      	ldr	r3, [r7, #0]
 8011166:	88db      	ldrh	r3, [r3, #6]
 8011168:	085b      	lsrs	r3, r3, #1
 801116a:	b29b      	uxth	r3, r3
 801116c:	005b      	lsls	r3, r3, #1
 801116e:	b29a      	uxth	r2, r3
 8011170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011172:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801117e:	b29b      	uxth	r3, r3
 8011180:	461a      	mov	r2, r3
 8011182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011184:	4413      	add	r3, r2
 8011186:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011188:	683b      	ldr	r3, [r7, #0]
 801118a:	781b      	ldrb	r3, [r3, #0]
 801118c:	00da      	lsls	r2, r3, #3
 801118e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011190:	4413      	add	r3, r2
 8011192:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011196:	627b      	str	r3, [r7, #36]	@ 0x24
 8011198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801119a:	881b      	ldrh	r3, [r3, #0]
 801119c:	b29b      	uxth	r3, r3
 801119e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80111a2:	b29a      	uxth	r2, r3
 80111a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111a6:	801a      	strh	r2, [r3, #0]
 80111a8:	683b      	ldr	r3, [r7, #0]
 80111aa:	691b      	ldr	r3, [r3, #16]
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	d10a      	bne.n	80111c6 <USB_ActivateEndpoint+0x28a>
 80111b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111b2:	881b      	ldrh	r3, [r3, #0]
 80111b4:	b29b      	uxth	r3, r3
 80111b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80111ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80111be:	b29a      	uxth	r2, r3
 80111c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111c2:	801a      	strh	r2, [r3, #0]
 80111c4:	e041      	b.n	801124a <USB_ActivateEndpoint+0x30e>
 80111c6:	683b      	ldr	r3, [r7, #0]
 80111c8:	691b      	ldr	r3, [r3, #16]
 80111ca:	2b3e      	cmp	r3, #62	@ 0x3e
 80111cc:	d81c      	bhi.n	8011208 <USB_ActivateEndpoint+0x2cc>
 80111ce:	683b      	ldr	r3, [r7, #0]
 80111d0:	691b      	ldr	r3, [r3, #16]
 80111d2:	085b      	lsrs	r3, r3, #1
 80111d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80111d8:	683b      	ldr	r3, [r7, #0]
 80111da:	691b      	ldr	r3, [r3, #16]
 80111dc:	f003 0301 	and.w	r3, r3, #1
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	d004      	beq.n	80111ee <USB_ActivateEndpoint+0x2b2>
 80111e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80111e8:	3301      	adds	r3, #1
 80111ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80111ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111f0:	881b      	ldrh	r3, [r3, #0]
 80111f2:	b29a      	uxth	r2, r3
 80111f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80111f8:	b29b      	uxth	r3, r3
 80111fa:	029b      	lsls	r3, r3, #10
 80111fc:	b29b      	uxth	r3, r3
 80111fe:	4313      	orrs	r3, r2
 8011200:	b29a      	uxth	r2, r3
 8011202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011204:	801a      	strh	r2, [r3, #0]
 8011206:	e020      	b.n	801124a <USB_ActivateEndpoint+0x30e>
 8011208:	683b      	ldr	r3, [r7, #0]
 801120a:	691b      	ldr	r3, [r3, #16]
 801120c:	095b      	lsrs	r3, r3, #5
 801120e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011212:	683b      	ldr	r3, [r7, #0]
 8011214:	691b      	ldr	r3, [r3, #16]
 8011216:	f003 031f 	and.w	r3, r3, #31
 801121a:	2b00      	cmp	r3, #0
 801121c:	d104      	bne.n	8011228 <USB_ActivateEndpoint+0x2ec>
 801121e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011222:	3b01      	subs	r3, #1
 8011224:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801122a:	881b      	ldrh	r3, [r3, #0]
 801122c:	b29a      	uxth	r2, r3
 801122e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011232:	b29b      	uxth	r3, r3
 8011234:	029b      	lsls	r3, r3, #10
 8011236:	b29b      	uxth	r3, r3
 8011238:	4313      	orrs	r3, r2
 801123a:	b29b      	uxth	r3, r3
 801123c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011240:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011244:	b29a      	uxth	r2, r3
 8011246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011248:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801124a:	687a      	ldr	r2, [r7, #4]
 801124c:	683b      	ldr	r3, [r7, #0]
 801124e:	781b      	ldrb	r3, [r3, #0]
 8011250:	009b      	lsls	r3, r3, #2
 8011252:	4413      	add	r3, r2
 8011254:	881b      	ldrh	r3, [r3, #0]
 8011256:	847b      	strh	r3, [r7, #34]	@ 0x22
 8011258:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801125a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801125e:	2b00      	cmp	r3, #0
 8011260:	d01b      	beq.n	801129a <USB_ActivateEndpoint+0x35e>
 8011262:	687a      	ldr	r2, [r7, #4]
 8011264:	683b      	ldr	r3, [r7, #0]
 8011266:	781b      	ldrb	r3, [r3, #0]
 8011268:	009b      	lsls	r3, r3, #2
 801126a:	4413      	add	r3, r2
 801126c:	881b      	ldrh	r3, [r3, #0]
 801126e:	b29b      	uxth	r3, r3
 8011270:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011274:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011278:	843b      	strh	r3, [r7, #32]
 801127a:	687a      	ldr	r2, [r7, #4]
 801127c:	683b      	ldr	r3, [r7, #0]
 801127e:	781b      	ldrb	r3, [r3, #0]
 8011280:	009b      	lsls	r3, r3, #2
 8011282:	441a      	add	r2, r3
 8011284:	8c3b      	ldrh	r3, [r7, #32]
 8011286:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801128a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801128e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011296:	b29b      	uxth	r3, r3
 8011298:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 801129a:	683b      	ldr	r3, [r7, #0]
 801129c:	781b      	ldrb	r3, [r3, #0]
 801129e:	2b00      	cmp	r3, #0
 80112a0:	d124      	bne.n	80112ec <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80112a2:	687a      	ldr	r2, [r7, #4]
 80112a4:	683b      	ldr	r3, [r7, #0]
 80112a6:	781b      	ldrb	r3, [r3, #0]
 80112a8:	009b      	lsls	r3, r3, #2
 80112aa:	4413      	add	r3, r2
 80112ac:	881b      	ldrh	r3, [r3, #0]
 80112ae:	b29b      	uxth	r3, r3
 80112b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80112b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80112b8:	83bb      	strh	r3, [r7, #28]
 80112ba:	8bbb      	ldrh	r3, [r7, #28]
 80112bc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80112c0:	83bb      	strh	r3, [r7, #28]
 80112c2:	8bbb      	ldrh	r3, [r7, #28]
 80112c4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80112c8:	83bb      	strh	r3, [r7, #28]
 80112ca:	687a      	ldr	r2, [r7, #4]
 80112cc:	683b      	ldr	r3, [r7, #0]
 80112ce:	781b      	ldrb	r3, [r3, #0]
 80112d0:	009b      	lsls	r3, r3, #2
 80112d2:	441a      	add	r2, r3
 80112d4:	8bbb      	ldrh	r3, [r7, #28]
 80112d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80112da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80112de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80112e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80112e6:	b29b      	uxth	r3, r3
 80112e8:	8013      	strh	r3, [r2, #0]
 80112ea:	e306      	b.n	80118fa <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80112ec:	687a      	ldr	r2, [r7, #4]
 80112ee:	683b      	ldr	r3, [r7, #0]
 80112f0:	781b      	ldrb	r3, [r3, #0]
 80112f2:	009b      	lsls	r3, r3, #2
 80112f4:	4413      	add	r3, r2
 80112f6:	881b      	ldrh	r3, [r3, #0]
 80112f8:	b29b      	uxth	r3, r3
 80112fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80112fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011302:	83fb      	strh	r3, [r7, #30]
 8011304:	8bfb      	ldrh	r3, [r7, #30]
 8011306:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 801130a:	83fb      	strh	r3, [r7, #30]
 801130c:	687a      	ldr	r2, [r7, #4]
 801130e:	683b      	ldr	r3, [r7, #0]
 8011310:	781b      	ldrb	r3, [r3, #0]
 8011312:	009b      	lsls	r3, r3, #2
 8011314:	441a      	add	r2, r3
 8011316:	8bfb      	ldrh	r3, [r7, #30]
 8011318:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801131c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011320:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011324:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011328:	b29b      	uxth	r3, r3
 801132a:	8013      	strh	r3, [r2, #0]
 801132c:	e2e5      	b.n	80118fa <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 801132e:	683b      	ldr	r3, [r7, #0]
 8011330:	78db      	ldrb	r3, [r3, #3]
 8011332:	2b02      	cmp	r3, #2
 8011334:	d11e      	bne.n	8011374 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011336:	687a      	ldr	r2, [r7, #4]
 8011338:	683b      	ldr	r3, [r7, #0]
 801133a:	781b      	ldrb	r3, [r3, #0]
 801133c:	009b      	lsls	r3, r3, #2
 801133e:	4413      	add	r3, r2
 8011340:	881b      	ldrh	r3, [r3, #0]
 8011342:	b29b      	uxth	r3, r3
 8011344:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011348:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801134c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8011350:	687a      	ldr	r2, [r7, #4]
 8011352:	683b      	ldr	r3, [r7, #0]
 8011354:	781b      	ldrb	r3, [r3, #0]
 8011356:	009b      	lsls	r3, r3, #2
 8011358:	441a      	add	r2, r3
 801135a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 801135e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011362:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011366:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 801136a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801136e:	b29b      	uxth	r3, r3
 8011370:	8013      	strh	r3, [r2, #0]
 8011372:	e01d      	b.n	80113b0 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8011374:	687a      	ldr	r2, [r7, #4]
 8011376:	683b      	ldr	r3, [r7, #0]
 8011378:	781b      	ldrb	r3, [r3, #0]
 801137a:	009b      	lsls	r3, r3, #2
 801137c:	4413      	add	r3, r2
 801137e:	881b      	ldrh	r3, [r3, #0]
 8011380:	b29b      	uxth	r3, r3
 8011382:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8011386:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801138a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 801138e:	687a      	ldr	r2, [r7, #4]
 8011390:	683b      	ldr	r3, [r7, #0]
 8011392:	781b      	ldrb	r3, [r3, #0]
 8011394:	009b      	lsls	r3, r3, #2
 8011396:	441a      	add	r2, r3
 8011398:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 801139c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80113a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80113a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80113a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80113ac:	b29b      	uxth	r3, r3
 80113ae:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80113ba:	b29b      	uxth	r3, r3
 80113bc:	461a      	mov	r2, r3
 80113be:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80113c0:	4413      	add	r3, r2
 80113c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80113c4:	683b      	ldr	r3, [r7, #0]
 80113c6:	781b      	ldrb	r3, [r3, #0]
 80113c8:	00da      	lsls	r2, r3, #3
 80113ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80113cc:	4413      	add	r3, r2
 80113ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80113d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80113d4:	683b      	ldr	r3, [r7, #0]
 80113d6:	891b      	ldrh	r3, [r3, #8]
 80113d8:	085b      	lsrs	r3, r3, #1
 80113da:	b29b      	uxth	r3, r3
 80113dc:	005b      	lsls	r3, r3, #1
 80113de:	b29a      	uxth	r2, r3
 80113e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80113e2:	801a      	strh	r2, [r3, #0]
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80113ee:	b29b      	uxth	r3, r3
 80113f0:	461a      	mov	r2, r3
 80113f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80113f4:	4413      	add	r3, r2
 80113f6:	677b      	str	r3, [r7, #116]	@ 0x74
 80113f8:	683b      	ldr	r3, [r7, #0]
 80113fa:	781b      	ldrb	r3, [r3, #0]
 80113fc:	00da      	lsls	r2, r3, #3
 80113fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011400:	4413      	add	r3, r2
 8011402:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8011406:	673b      	str	r3, [r7, #112]	@ 0x70
 8011408:	683b      	ldr	r3, [r7, #0]
 801140a:	895b      	ldrh	r3, [r3, #10]
 801140c:	085b      	lsrs	r3, r3, #1
 801140e:	b29b      	uxth	r3, r3
 8011410:	005b      	lsls	r3, r3, #1
 8011412:	b29a      	uxth	r2, r3
 8011414:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011416:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8011418:	683b      	ldr	r3, [r7, #0]
 801141a:	785b      	ldrb	r3, [r3, #1]
 801141c:	2b00      	cmp	r3, #0
 801141e:	f040 81af 	bne.w	8011780 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011422:	687a      	ldr	r2, [r7, #4]
 8011424:	683b      	ldr	r3, [r7, #0]
 8011426:	781b      	ldrb	r3, [r3, #0]
 8011428:	009b      	lsls	r3, r3, #2
 801142a:	4413      	add	r3, r2
 801142c:	881b      	ldrh	r3, [r3, #0]
 801142e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8011432:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8011436:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801143a:	2b00      	cmp	r3, #0
 801143c:	d01d      	beq.n	801147a <USB_ActivateEndpoint+0x53e>
 801143e:	687a      	ldr	r2, [r7, #4]
 8011440:	683b      	ldr	r3, [r7, #0]
 8011442:	781b      	ldrb	r3, [r3, #0]
 8011444:	009b      	lsls	r3, r3, #2
 8011446:	4413      	add	r3, r2
 8011448:	881b      	ldrh	r3, [r3, #0]
 801144a:	b29b      	uxth	r3, r3
 801144c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011450:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011454:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8011458:	687a      	ldr	r2, [r7, #4]
 801145a:	683b      	ldr	r3, [r7, #0]
 801145c:	781b      	ldrb	r3, [r3, #0]
 801145e:	009b      	lsls	r3, r3, #2
 8011460:	441a      	add	r2, r3
 8011462:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8011466:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801146a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801146e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011472:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011476:	b29b      	uxth	r3, r3
 8011478:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801147a:	687a      	ldr	r2, [r7, #4]
 801147c:	683b      	ldr	r3, [r7, #0]
 801147e:	781b      	ldrb	r3, [r3, #0]
 8011480:	009b      	lsls	r3, r3, #2
 8011482:	4413      	add	r3, r2
 8011484:	881b      	ldrh	r3, [r3, #0]
 8011486:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 801148a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 801148e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011492:	2b00      	cmp	r3, #0
 8011494:	d01d      	beq.n	80114d2 <USB_ActivateEndpoint+0x596>
 8011496:	687a      	ldr	r2, [r7, #4]
 8011498:	683b      	ldr	r3, [r7, #0]
 801149a:	781b      	ldrb	r3, [r3, #0]
 801149c:	009b      	lsls	r3, r3, #2
 801149e:	4413      	add	r3, r2
 80114a0:	881b      	ldrh	r3, [r3, #0]
 80114a2:	b29b      	uxth	r3, r3
 80114a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80114a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80114ac:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 80114b0:	687a      	ldr	r2, [r7, #4]
 80114b2:	683b      	ldr	r3, [r7, #0]
 80114b4:	781b      	ldrb	r3, [r3, #0]
 80114b6:	009b      	lsls	r3, r3, #2
 80114b8:	441a      	add	r2, r3
 80114ba:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80114be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80114c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80114c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80114ca:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80114ce:	b29b      	uxth	r3, r3
 80114d0:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80114d2:	683b      	ldr	r3, [r7, #0]
 80114d4:	785b      	ldrb	r3, [r3, #1]
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d16b      	bne.n	80115b2 <USB_ActivateEndpoint+0x676>
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80114e4:	b29b      	uxth	r3, r3
 80114e6:	461a      	mov	r2, r3
 80114e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80114ea:	4413      	add	r3, r2
 80114ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80114ee:	683b      	ldr	r3, [r7, #0]
 80114f0:	781b      	ldrb	r3, [r3, #0]
 80114f2:	00da      	lsls	r2, r3, #3
 80114f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80114f6:	4413      	add	r3, r2
 80114f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80114fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80114fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011500:	881b      	ldrh	r3, [r3, #0]
 8011502:	b29b      	uxth	r3, r3
 8011504:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011508:	b29a      	uxth	r2, r3
 801150a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801150c:	801a      	strh	r2, [r3, #0]
 801150e:	683b      	ldr	r3, [r7, #0]
 8011510:	691b      	ldr	r3, [r3, #16]
 8011512:	2b00      	cmp	r3, #0
 8011514:	d10a      	bne.n	801152c <USB_ActivateEndpoint+0x5f0>
 8011516:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011518:	881b      	ldrh	r3, [r3, #0]
 801151a:	b29b      	uxth	r3, r3
 801151c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011520:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011524:	b29a      	uxth	r2, r3
 8011526:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011528:	801a      	strh	r2, [r3, #0]
 801152a:	e05d      	b.n	80115e8 <USB_ActivateEndpoint+0x6ac>
 801152c:	683b      	ldr	r3, [r7, #0]
 801152e:	691b      	ldr	r3, [r3, #16]
 8011530:	2b3e      	cmp	r3, #62	@ 0x3e
 8011532:	d81c      	bhi.n	801156e <USB_ActivateEndpoint+0x632>
 8011534:	683b      	ldr	r3, [r7, #0]
 8011536:	691b      	ldr	r3, [r3, #16]
 8011538:	085b      	lsrs	r3, r3, #1
 801153a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801153e:	683b      	ldr	r3, [r7, #0]
 8011540:	691b      	ldr	r3, [r3, #16]
 8011542:	f003 0301 	and.w	r3, r3, #1
 8011546:	2b00      	cmp	r3, #0
 8011548:	d004      	beq.n	8011554 <USB_ActivateEndpoint+0x618>
 801154a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801154e:	3301      	adds	r3, #1
 8011550:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011554:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011556:	881b      	ldrh	r3, [r3, #0]
 8011558:	b29a      	uxth	r2, r3
 801155a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801155e:	b29b      	uxth	r3, r3
 8011560:	029b      	lsls	r3, r3, #10
 8011562:	b29b      	uxth	r3, r3
 8011564:	4313      	orrs	r3, r2
 8011566:	b29a      	uxth	r2, r3
 8011568:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801156a:	801a      	strh	r2, [r3, #0]
 801156c:	e03c      	b.n	80115e8 <USB_ActivateEndpoint+0x6ac>
 801156e:	683b      	ldr	r3, [r7, #0]
 8011570:	691b      	ldr	r3, [r3, #16]
 8011572:	095b      	lsrs	r3, r3, #5
 8011574:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011578:	683b      	ldr	r3, [r7, #0]
 801157a:	691b      	ldr	r3, [r3, #16]
 801157c:	f003 031f 	and.w	r3, r3, #31
 8011580:	2b00      	cmp	r3, #0
 8011582:	d104      	bne.n	801158e <USB_ActivateEndpoint+0x652>
 8011584:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011588:	3b01      	subs	r3, #1
 801158a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801158e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011590:	881b      	ldrh	r3, [r3, #0]
 8011592:	b29a      	uxth	r2, r3
 8011594:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011598:	b29b      	uxth	r3, r3
 801159a:	029b      	lsls	r3, r3, #10
 801159c:	b29b      	uxth	r3, r3
 801159e:	4313      	orrs	r3, r2
 80115a0:	b29b      	uxth	r3, r3
 80115a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80115a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80115aa:	b29a      	uxth	r2, r3
 80115ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80115ae:	801a      	strh	r2, [r3, #0]
 80115b0:	e01a      	b.n	80115e8 <USB_ActivateEndpoint+0x6ac>
 80115b2:	683b      	ldr	r3, [r7, #0]
 80115b4:	785b      	ldrb	r3, [r3, #1]
 80115b6:	2b01      	cmp	r3, #1
 80115b8:	d116      	bne.n	80115e8 <USB_ActivateEndpoint+0x6ac>
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80115c4:	b29b      	uxth	r3, r3
 80115c6:	461a      	mov	r2, r3
 80115c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80115ca:	4413      	add	r3, r2
 80115cc:	657b      	str	r3, [r7, #84]	@ 0x54
 80115ce:	683b      	ldr	r3, [r7, #0]
 80115d0:	781b      	ldrb	r3, [r3, #0]
 80115d2:	00da      	lsls	r2, r3, #3
 80115d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80115d6:	4413      	add	r3, r2
 80115d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80115dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80115de:	683b      	ldr	r3, [r7, #0]
 80115e0:	691b      	ldr	r3, [r3, #16]
 80115e2:	b29a      	uxth	r2, r3
 80115e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80115e6:	801a      	strh	r2, [r3, #0]
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80115ec:	683b      	ldr	r3, [r7, #0]
 80115ee:	785b      	ldrb	r3, [r3, #1]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d16b      	bne.n	80116cc <USB_ActivateEndpoint+0x790>
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80115fe:	b29b      	uxth	r3, r3
 8011600:	461a      	mov	r2, r3
 8011602:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011604:	4413      	add	r3, r2
 8011606:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011608:	683b      	ldr	r3, [r7, #0]
 801160a:	781b      	ldrb	r3, [r3, #0]
 801160c:	00da      	lsls	r2, r3, #3
 801160e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011610:	4413      	add	r3, r2
 8011612:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011616:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801161a:	881b      	ldrh	r3, [r3, #0]
 801161c:	b29b      	uxth	r3, r3
 801161e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011622:	b29a      	uxth	r2, r3
 8011624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011626:	801a      	strh	r2, [r3, #0]
 8011628:	683b      	ldr	r3, [r7, #0]
 801162a:	691b      	ldr	r3, [r3, #16]
 801162c:	2b00      	cmp	r3, #0
 801162e:	d10a      	bne.n	8011646 <USB_ActivateEndpoint+0x70a>
 8011630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011632:	881b      	ldrh	r3, [r3, #0]
 8011634:	b29b      	uxth	r3, r3
 8011636:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801163a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801163e:	b29a      	uxth	r2, r3
 8011640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011642:	801a      	strh	r2, [r3, #0]
 8011644:	e05b      	b.n	80116fe <USB_ActivateEndpoint+0x7c2>
 8011646:	683b      	ldr	r3, [r7, #0]
 8011648:	691b      	ldr	r3, [r3, #16]
 801164a:	2b3e      	cmp	r3, #62	@ 0x3e
 801164c:	d81c      	bhi.n	8011688 <USB_ActivateEndpoint+0x74c>
 801164e:	683b      	ldr	r3, [r7, #0]
 8011650:	691b      	ldr	r3, [r3, #16]
 8011652:	085b      	lsrs	r3, r3, #1
 8011654:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011658:	683b      	ldr	r3, [r7, #0]
 801165a:	691b      	ldr	r3, [r3, #16]
 801165c:	f003 0301 	and.w	r3, r3, #1
 8011660:	2b00      	cmp	r3, #0
 8011662:	d004      	beq.n	801166e <USB_ActivateEndpoint+0x732>
 8011664:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011668:	3301      	adds	r3, #1
 801166a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801166e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011670:	881b      	ldrh	r3, [r3, #0]
 8011672:	b29a      	uxth	r2, r3
 8011674:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011678:	b29b      	uxth	r3, r3
 801167a:	029b      	lsls	r3, r3, #10
 801167c:	b29b      	uxth	r3, r3
 801167e:	4313      	orrs	r3, r2
 8011680:	b29a      	uxth	r2, r3
 8011682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011684:	801a      	strh	r2, [r3, #0]
 8011686:	e03a      	b.n	80116fe <USB_ActivateEndpoint+0x7c2>
 8011688:	683b      	ldr	r3, [r7, #0]
 801168a:	691b      	ldr	r3, [r3, #16]
 801168c:	095b      	lsrs	r3, r3, #5
 801168e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011692:	683b      	ldr	r3, [r7, #0]
 8011694:	691b      	ldr	r3, [r3, #16]
 8011696:	f003 031f 	and.w	r3, r3, #31
 801169a:	2b00      	cmp	r3, #0
 801169c:	d104      	bne.n	80116a8 <USB_ActivateEndpoint+0x76c>
 801169e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80116a2:	3b01      	subs	r3, #1
 80116a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80116a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116aa:	881b      	ldrh	r3, [r3, #0]
 80116ac:	b29a      	uxth	r2, r3
 80116ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80116b2:	b29b      	uxth	r3, r3
 80116b4:	029b      	lsls	r3, r3, #10
 80116b6:	b29b      	uxth	r3, r3
 80116b8:	4313      	orrs	r3, r2
 80116ba:	b29b      	uxth	r3, r3
 80116bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80116c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80116c4:	b29a      	uxth	r2, r3
 80116c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116c8:	801a      	strh	r2, [r3, #0]
 80116ca:	e018      	b.n	80116fe <USB_ActivateEndpoint+0x7c2>
 80116cc:	683b      	ldr	r3, [r7, #0]
 80116ce:	785b      	ldrb	r3, [r3, #1]
 80116d0:	2b01      	cmp	r3, #1
 80116d2:	d114      	bne.n	80116fe <USB_ActivateEndpoint+0x7c2>
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80116da:	b29b      	uxth	r3, r3
 80116dc:	461a      	mov	r2, r3
 80116de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80116e0:	4413      	add	r3, r2
 80116e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80116e4:	683b      	ldr	r3, [r7, #0]
 80116e6:	781b      	ldrb	r3, [r3, #0]
 80116e8:	00da      	lsls	r2, r3, #3
 80116ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80116ec:	4413      	add	r3, r2
 80116ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80116f2:	643b      	str	r3, [r7, #64]	@ 0x40
 80116f4:	683b      	ldr	r3, [r7, #0]
 80116f6:	691b      	ldr	r3, [r3, #16]
 80116f8:	b29a      	uxth	r2, r3
 80116fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80116fc:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80116fe:	687a      	ldr	r2, [r7, #4]
 8011700:	683b      	ldr	r3, [r7, #0]
 8011702:	781b      	ldrb	r3, [r3, #0]
 8011704:	009b      	lsls	r3, r3, #2
 8011706:	4413      	add	r3, r2
 8011708:	881b      	ldrh	r3, [r3, #0]
 801170a:	b29b      	uxth	r3, r3
 801170c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011710:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011714:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011716:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011718:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801171c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801171e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011720:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011724:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011726:	687a      	ldr	r2, [r7, #4]
 8011728:	683b      	ldr	r3, [r7, #0]
 801172a:	781b      	ldrb	r3, [r3, #0]
 801172c:	009b      	lsls	r3, r3, #2
 801172e:	441a      	add	r2, r3
 8011730:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011732:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011736:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801173a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801173e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011742:	b29b      	uxth	r3, r3
 8011744:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011746:	687a      	ldr	r2, [r7, #4]
 8011748:	683b      	ldr	r3, [r7, #0]
 801174a:	781b      	ldrb	r3, [r3, #0]
 801174c:	009b      	lsls	r3, r3, #2
 801174e:	4413      	add	r3, r2
 8011750:	881b      	ldrh	r3, [r3, #0]
 8011752:	b29b      	uxth	r3, r3
 8011754:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011758:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801175c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 801175e:	687a      	ldr	r2, [r7, #4]
 8011760:	683b      	ldr	r3, [r7, #0]
 8011762:	781b      	ldrb	r3, [r3, #0]
 8011764:	009b      	lsls	r3, r3, #2
 8011766:	441a      	add	r2, r3
 8011768:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801176a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801176e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011772:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011776:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801177a:	b29b      	uxth	r3, r3
 801177c:	8013      	strh	r3, [r2, #0]
 801177e:	e0bc      	b.n	80118fa <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011780:	687a      	ldr	r2, [r7, #4]
 8011782:	683b      	ldr	r3, [r7, #0]
 8011784:	781b      	ldrb	r3, [r3, #0]
 8011786:	009b      	lsls	r3, r3, #2
 8011788:	4413      	add	r3, r2
 801178a:	881b      	ldrh	r3, [r3, #0]
 801178c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8011790:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8011794:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011798:	2b00      	cmp	r3, #0
 801179a:	d01d      	beq.n	80117d8 <USB_ActivateEndpoint+0x89c>
 801179c:	687a      	ldr	r2, [r7, #4]
 801179e:	683b      	ldr	r3, [r7, #0]
 80117a0:	781b      	ldrb	r3, [r3, #0]
 80117a2:	009b      	lsls	r3, r3, #2
 80117a4:	4413      	add	r3, r2
 80117a6:	881b      	ldrh	r3, [r3, #0]
 80117a8:	b29b      	uxth	r3, r3
 80117aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80117ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80117b2:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 80117b6:	687a      	ldr	r2, [r7, #4]
 80117b8:	683b      	ldr	r3, [r7, #0]
 80117ba:	781b      	ldrb	r3, [r3, #0]
 80117bc:	009b      	lsls	r3, r3, #2
 80117be:	441a      	add	r2, r3
 80117c0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80117c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80117c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80117cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80117d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80117d4:	b29b      	uxth	r3, r3
 80117d6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80117d8:	687a      	ldr	r2, [r7, #4]
 80117da:	683b      	ldr	r3, [r7, #0]
 80117dc:	781b      	ldrb	r3, [r3, #0]
 80117de:	009b      	lsls	r3, r3, #2
 80117e0:	4413      	add	r3, r2
 80117e2:	881b      	ldrh	r3, [r3, #0]
 80117e4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80117e8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80117ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d01d      	beq.n	8011830 <USB_ActivateEndpoint+0x8f4>
 80117f4:	687a      	ldr	r2, [r7, #4]
 80117f6:	683b      	ldr	r3, [r7, #0]
 80117f8:	781b      	ldrb	r3, [r3, #0]
 80117fa:	009b      	lsls	r3, r3, #2
 80117fc:	4413      	add	r3, r2
 80117fe:	881b      	ldrh	r3, [r3, #0]
 8011800:	b29b      	uxth	r3, r3
 8011802:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011806:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801180a:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 801180e:	687a      	ldr	r2, [r7, #4]
 8011810:	683b      	ldr	r3, [r7, #0]
 8011812:	781b      	ldrb	r3, [r3, #0]
 8011814:	009b      	lsls	r3, r3, #2
 8011816:	441a      	add	r2, r3
 8011818:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 801181c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011820:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011824:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011828:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801182c:	b29b      	uxth	r3, r3
 801182e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011830:	683b      	ldr	r3, [r7, #0]
 8011832:	78db      	ldrb	r3, [r3, #3]
 8011834:	2b01      	cmp	r3, #1
 8011836:	d024      	beq.n	8011882 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011838:	687a      	ldr	r2, [r7, #4]
 801183a:	683b      	ldr	r3, [r7, #0]
 801183c:	781b      	ldrb	r3, [r3, #0]
 801183e:	009b      	lsls	r3, r3, #2
 8011840:	4413      	add	r3, r2
 8011842:	881b      	ldrh	r3, [r3, #0]
 8011844:	b29b      	uxth	r3, r3
 8011846:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801184a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801184e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8011852:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8011856:	f083 0320 	eor.w	r3, r3, #32
 801185a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 801185e:	687a      	ldr	r2, [r7, #4]
 8011860:	683b      	ldr	r3, [r7, #0]
 8011862:	781b      	ldrb	r3, [r3, #0]
 8011864:	009b      	lsls	r3, r3, #2
 8011866:	441a      	add	r2, r3
 8011868:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 801186c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011870:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011874:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011878:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801187c:	b29b      	uxth	r3, r3
 801187e:	8013      	strh	r3, [r2, #0]
 8011880:	e01d      	b.n	80118be <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011882:	687a      	ldr	r2, [r7, #4]
 8011884:	683b      	ldr	r3, [r7, #0]
 8011886:	781b      	ldrb	r3, [r3, #0]
 8011888:	009b      	lsls	r3, r3, #2
 801188a:	4413      	add	r3, r2
 801188c:	881b      	ldrh	r3, [r3, #0]
 801188e:	b29b      	uxth	r3, r3
 8011890:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011894:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011898:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 801189c:	687a      	ldr	r2, [r7, #4]
 801189e:	683b      	ldr	r3, [r7, #0]
 80118a0:	781b      	ldrb	r3, [r3, #0]
 80118a2:	009b      	lsls	r3, r3, #2
 80118a4:	441a      	add	r2, r3
 80118a6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80118aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80118ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80118b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80118b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80118ba:	b29b      	uxth	r3, r3
 80118bc:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80118be:	687a      	ldr	r2, [r7, #4]
 80118c0:	683b      	ldr	r3, [r7, #0]
 80118c2:	781b      	ldrb	r3, [r3, #0]
 80118c4:	009b      	lsls	r3, r3, #2
 80118c6:	4413      	add	r3, r2
 80118c8:	881b      	ldrh	r3, [r3, #0]
 80118ca:	b29b      	uxth	r3, r3
 80118cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80118d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80118d4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80118d8:	687a      	ldr	r2, [r7, #4]
 80118da:	683b      	ldr	r3, [r7, #0]
 80118dc:	781b      	ldrb	r3, [r3, #0]
 80118de:	009b      	lsls	r3, r3, #2
 80118e0:	441a      	add	r2, r3
 80118e2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80118e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80118ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80118ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80118f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80118f6:	b29b      	uxth	r3, r3
 80118f8:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80118fa:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 80118fe:	4618      	mov	r0, r3
 8011900:	379c      	adds	r7, #156	@ 0x9c
 8011902:	46bd      	mov	sp, r7
 8011904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011908:	4770      	bx	lr
 801190a:	bf00      	nop

0801190c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801190c:	b480      	push	{r7}
 801190e:	b08d      	sub	sp, #52	@ 0x34
 8011910:	af00      	add	r7, sp, #0
 8011912:	6078      	str	r0, [r7, #4]
 8011914:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8011916:	683b      	ldr	r3, [r7, #0]
 8011918:	7b1b      	ldrb	r3, [r3, #12]
 801191a:	2b00      	cmp	r3, #0
 801191c:	f040 808e 	bne.w	8011a3c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8011920:	683b      	ldr	r3, [r7, #0]
 8011922:	785b      	ldrb	r3, [r3, #1]
 8011924:	2b00      	cmp	r3, #0
 8011926:	d044      	beq.n	80119b2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011928:	687a      	ldr	r2, [r7, #4]
 801192a:	683b      	ldr	r3, [r7, #0]
 801192c:	781b      	ldrb	r3, [r3, #0]
 801192e:	009b      	lsls	r3, r3, #2
 8011930:	4413      	add	r3, r2
 8011932:	881b      	ldrh	r3, [r3, #0]
 8011934:	81bb      	strh	r3, [r7, #12]
 8011936:	89bb      	ldrh	r3, [r7, #12]
 8011938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801193c:	2b00      	cmp	r3, #0
 801193e:	d01b      	beq.n	8011978 <USB_DeactivateEndpoint+0x6c>
 8011940:	687a      	ldr	r2, [r7, #4]
 8011942:	683b      	ldr	r3, [r7, #0]
 8011944:	781b      	ldrb	r3, [r3, #0]
 8011946:	009b      	lsls	r3, r3, #2
 8011948:	4413      	add	r3, r2
 801194a:	881b      	ldrh	r3, [r3, #0]
 801194c:	b29b      	uxth	r3, r3
 801194e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011952:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011956:	817b      	strh	r3, [r7, #10]
 8011958:	687a      	ldr	r2, [r7, #4]
 801195a:	683b      	ldr	r3, [r7, #0]
 801195c:	781b      	ldrb	r3, [r3, #0]
 801195e:	009b      	lsls	r3, r3, #2
 8011960:	441a      	add	r2, r3
 8011962:	897b      	ldrh	r3, [r7, #10]
 8011964:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011968:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801196c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011970:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011974:	b29b      	uxth	r3, r3
 8011976:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011978:	687a      	ldr	r2, [r7, #4]
 801197a:	683b      	ldr	r3, [r7, #0]
 801197c:	781b      	ldrb	r3, [r3, #0]
 801197e:	009b      	lsls	r3, r3, #2
 8011980:	4413      	add	r3, r2
 8011982:	881b      	ldrh	r3, [r3, #0]
 8011984:	b29b      	uxth	r3, r3
 8011986:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801198a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801198e:	813b      	strh	r3, [r7, #8]
 8011990:	687a      	ldr	r2, [r7, #4]
 8011992:	683b      	ldr	r3, [r7, #0]
 8011994:	781b      	ldrb	r3, [r3, #0]
 8011996:	009b      	lsls	r3, r3, #2
 8011998:	441a      	add	r2, r3
 801199a:	893b      	ldrh	r3, [r7, #8]
 801199c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80119a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80119a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80119a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80119ac:	b29b      	uxth	r3, r3
 80119ae:	8013      	strh	r3, [r2, #0]
 80119b0:	e192      	b.n	8011cd8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80119b2:	687a      	ldr	r2, [r7, #4]
 80119b4:	683b      	ldr	r3, [r7, #0]
 80119b6:	781b      	ldrb	r3, [r3, #0]
 80119b8:	009b      	lsls	r3, r3, #2
 80119ba:	4413      	add	r3, r2
 80119bc:	881b      	ldrh	r3, [r3, #0]
 80119be:	827b      	strh	r3, [r7, #18]
 80119c0:	8a7b      	ldrh	r3, [r7, #18]
 80119c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d01b      	beq.n	8011a02 <USB_DeactivateEndpoint+0xf6>
 80119ca:	687a      	ldr	r2, [r7, #4]
 80119cc:	683b      	ldr	r3, [r7, #0]
 80119ce:	781b      	ldrb	r3, [r3, #0]
 80119d0:	009b      	lsls	r3, r3, #2
 80119d2:	4413      	add	r3, r2
 80119d4:	881b      	ldrh	r3, [r3, #0]
 80119d6:	b29b      	uxth	r3, r3
 80119d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80119dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80119e0:	823b      	strh	r3, [r7, #16]
 80119e2:	687a      	ldr	r2, [r7, #4]
 80119e4:	683b      	ldr	r3, [r7, #0]
 80119e6:	781b      	ldrb	r3, [r3, #0]
 80119e8:	009b      	lsls	r3, r3, #2
 80119ea:	441a      	add	r2, r3
 80119ec:	8a3b      	ldrh	r3, [r7, #16]
 80119ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80119f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80119f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80119fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80119fe:	b29b      	uxth	r3, r3
 8011a00:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011a02:	687a      	ldr	r2, [r7, #4]
 8011a04:	683b      	ldr	r3, [r7, #0]
 8011a06:	781b      	ldrb	r3, [r3, #0]
 8011a08:	009b      	lsls	r3, r3, #2
 8011a0a:	4413      	add	r3, r2
 8011a0c:	881b      	ldrh	r3, [r3, #0]
 8011a0e:	b29b      	uxth	r3, r3
 8011a10:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011a14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011a18:	81fb      	strh	r3, [r7, #14]
 8011a1a:	687a      	ldr	r2, [r7, #4]
 8011a1c:	683b      	ldr	r3, [r7, #0]
 8011a1e:	781b      	ldrb	r3, [r3, #0]
 8011a20:	009b      	lsls	r3, r3, #2
 8011a22:	441a      	add	r2, r3
 8011a24:	89fb      	ldrh	r3, [r7, #14]
 8011a26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011a2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011a32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011a36:	b29b      	uxth	r3, r3
 8011a38:	8013      	strh	r3, [r2, #0]
 8011a3a:	e14d      	b.n	8011cd8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8011a3c:	683b      	ldr	r3, [r7, #0]
 8011a3e:	785b      	ldrb	r3, [r3, #1]
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	f040 80a5 	bne.w	8011b90 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011a46:	687a      	ldr	r2, [r7, #4]
 8011a48:	683b      	ldr	r3, [r7, #0]
 8011a4a:	781b      	ldrb	r3, [r3, #0]
 8011a4c:	009b      	lsls	r3, r3, #2
 8011a4e:	4413      	add	r3, r2
 8011a50:	881b      	ldrh	r3, [r3, #0]
 8011a52:	843b      	strh	r3, [r7, #32]
 8011a54:	8c3b      	ldrh	r3, [r7, #32]
 8011a56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d01b      	beq.n	8011a96 <USB_DeactivateEndpoint+0x18a>
 8011a5e:	687a      	ldr	r2, [r7, #4]
 8011a60:	683b      	ldr	r3, [r7, #0]
 8011a62:	781b      	ldrb	r3, [r3, #0]
 8011a64:	009b      	lsls	r3, r3, #2
 8011a66:	4413      	add	r3, r2
 8011a68:	881b      	ldrh	r3, [r3, #0]
 8011a6a:	b29b      	uxth	r3, r3
 8011a6c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011a70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011a74:	83fb      	strh	r3, [r7, #30]
 8011a76:	687a      	ldr	r2, [r7, #4]
 8011a78:	683b      	ldr	r3, [r7, #0]
 8011a7a:	781b      	ldrb	r3, [r3, #0]
 8011a7c:	009b      	lsls	r3, r3, #2
 8011a7e:	441a      	add	r2, r3
 8011a80:	8bfb      	ldrh	r3, [r7, #30]
 8011a82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011a8a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011a8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011a92:	b29b      	uxth	r3, r3
 8011a94:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011a96:	687a      	ldr	r2, [r7, #4]
 8011a98:	683b      	ldr	r3, [r7, #0]
 8011a9a:	781b      	ldrb	r3, [r3, #0]
 8011a9c:	009b      	lsls	r3, r3, #2
 8011a9e:	4413      	add	r3, r2
 8011aa0:	881b      	ldrh	r3, [r3, #0]
 8011aa2:	83bb      	strh	r3, [r7, #28]
 8011aa4:	8bbb      	ldrh	r3, [r7, #28]
 8011aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011aaa:	2b00      	cmp	r3, #0
 8011aac:	d01b      	beq.n	8011ae6 <USB_DeactivateEndpoint+0x1da>
 8011aae:	687a      	ldr	r2, [r7, #4]
 8011ab0:	683b      	ldr	r3, [r7, #0]
 8011ab2:	781b      	ldrb	r3, [r3, #0]
 8011ab4:	009b      	lsls	r3, r3, #2
 8011ab6:	4413      	add	r3, r2
 8011ab8:	881b      	ldrh	r3, [r3, #0]
 8011aba:	b29b      	uxth	r3, r3
 8011abc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011ac0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011ac4:	837b      	strh	r3, [r7, #26]
 8011ac6:	687a      	ldr	r2, [r7, #4]
 8011ac8:	683b      	ldr	r3, [r7, #0]
 8011aca:	781b      	ldrb	r3, [r3, #0]
 8011acc:	009b      	lsls	r3, r3, #2
 8011ace:	441a      	add	r2, r3
 8011ad0:	8b7b      	ldrh	r3, [r7, #26]
 8011ad2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ad6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ada:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011ade:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011ae2:	b29b      	uxth	r3, r3
 8011ae4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8011ae6:	687a      	ldr	r2, [r7, #4]
 8011ae8:	683b      	ldr	r3, [r7, #0]
 8011aea:	781b      	ldrb	r3, [r3, #0]
 8011aec:	009b      	lsls	r3, r3, #2
 8011aee:	4413      	add	r3, r2
 8011af0:	881b      	ldrh	r3, [r3, #0]
 8011af2:	b29b      	uxth	r3, r3
 8011af4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011af8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011afc:	833b      	strh	r3, [r7, #24]
 8011afe:	687a      	ldr	r2, [r7, #4]
 8011b00:	683b      	ldr	r3, [r7, #0]
 8011b02:	781b      	ldrb	r3, [r3, #0]
 8011b04:	009b      	lsls	r3, r3, #2
 8011b06:	441a      	add	r2, r3
 8011b08:	8b3b      	ldrh	r3, [r7, #24]
 8011b0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011b16:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011b1a:	b29b      	uxth	r3, r3
 8011b1c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011b1e:	687a      	ldr	r2, [r7, #4]
 8011b20:	683b      	ldr	r3, [r7, #0]
 8011b22:	781b      	ldrb	r3, [r3, #0]
 8011b24:	009b      	lsls	r3, r3, #2
 8011b26:	4413      	add	r3, r2
 8011b28:	881b      	ldrh	r3, [r3, #0]
 8011b2a:	b29b      	uxth	r3, r3
 8011b2c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011b30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011b34:	82fb      	strh	r3, [r7, #22]
 8011b36:	687a      	ldr	r2, [r7, #4]
 8011b38:	683b      	ldr	r3, [r7, #0]
 8011b3a:	781b      	ldrb	r3, [r3, #0]
 8011b3c:	009b      	lsls	r3, r3, #2
 8011b3e:	441a      	add	r2, r3
 8011b40:	8afb      	ldrh	r3, [r7, #22]
 8011b42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011b4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b52:	b29b      	uxth	r3, r3
 8011b54:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011b56:	687a      	ldr	r2, [r7, #4]
 8011b58:	683b      	ldr	r3, [r7, #0]
 8011b5a:	781b      	ldrb	r3, [r3, #0]
 8011b5c:	009b      	lsls	r3, r3, #2
 8011b5e:	4413      	add	r3, r2
 8011b60:	881b      	ldrh	r3, [r3, #0]
 8011b62:	b29b      	uxth	r3, r3
 8011b64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011b68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011b6c:	82bb      	strh	r3, [r7, #20]
 8011b6e:	687a      	ldr	r2, [r7, #4]
 8011b70:	683b      	ldr	r3, [r7, #0]
 8011b72:	781b      	ldrb	r3, [r3, #0]
 8011b74:	009b      	lsls	r3, r3, #2
 8011b76:	441a      	add	r2, r3
 8011b78:	8abb      	ldrh	r3, [r7, #20]
 8011b7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011b86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b8a:	b29b      	uxth	r3, r3
 8011b8c:	8013      	strh	r3, [r2, #0]
 8011b8e:	e0a3      	b.n	8011cd8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011b90:	687a      	ldr	r2, [r7, #4]
 8011b92:	683b      	ldr	r3, [r7, #0]
 8011b94:	781b      	ldrb	r3, [r3, #0]
 8011b96:	009b      	lsls	r3, r3, #2
 8011b98:	4413      	add	r3, r2
 8011b9a:	881b      	ldrh	r3, [r3, #0]
 8011b9c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8011b9e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011ba0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d01b      	beq.n	8011be0 <USB_DeactivateEndpoint+0x2d4>
 8011ba8:	687a      	ldr	r2, [r7, #4]
 8011baa:	683b      	ldr	r3, [r7, #0]
 8011bac:	781b      	ldrb	r3, [r3, #0]
 8011bae:	009b      	lsls	r3, r3, #2
 8011bb0:	4413      	add	r3, r2
 8011bb2:	881b      	ldrh	r3, [r3, #0]
 8011bb4:	b29b      	uxth	r3, r3
 8011bb6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011bba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011bbe:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8011bc0:	687a      	ldr	r2, [r7, #4]
 8011bc2:	683b      	ldr	r3, [r7, #0]
 8011bc4:	781b      	ldrb	r3, [r3, #0]
 8011bc6:	009b      	lsls	r3, r3, #2
 8011bc8:	441a      	add	r2, r3
 8011bca:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011bcc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011bd0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011bd4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011bd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011bdc:	b29b      	uxth	r3, r3
 8011bde:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011be0:	687a      	ldr	r2, [r7, #4]
 8011be2:	683b      	ldr	r3, [r7, #0]
 8011be4:	781b      	ldrb	r3, [r3, #0]
 8011be6:	009b      	lsls	r3, r3, #2
 8011be8:	4413      	add	r3, r2
 8011bea:	881b      	ldrh	r3, [r3, #0]
 8011bec:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8011bee:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011bf4:	2b00      	cmp	r3, #0
 8011bf6:	d01b      	beq.n	8011c30 <USB_DeactivateEndpoint+0x324>
 8011bf8:	687a      	ldr	r2, [r7, #4]
 8011bfa:	683b      	ldr	r3, [r7, #0]
 8011bfc:	781b      	ldrb	r3, [r3, #0]
 8011bfe:	009b      	lsls	r3, r3, #2
 8011c00:	4413      	add	r3, r2
 8011c02:	881b      	ldrh	r3, [r3, #0]
 8011c04:	b29b      	uxth	r3, r3
 8011c06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011c0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c0e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011c10:	687a      	ldr	r2, [r7, #4]
 8011c12:	683b      	ldr	r3, [r7, #0]
 8011c14:	781b      	ldrb	r3, [r3, #0]
 8011c16:	009b      	lsls	r3, r3, #2
 8011c18:	441a      	add	r2, r3
 8011c1a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011c1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c28:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011c2c:	b29b      	uxth	r3, r3
 8011c2e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8011c30:	687a      	ldr	r2, [r7, #4]
 8011c32:	683b      	ldr	r3, [r7, #0]
 8011c34:	781b      	ldrb	r3, [r3, #0]
 8011c36:	009b      	lsls	r3, r3, #2
 8011c38:	4413      	add	r3, r2
 8011c3a:	881b      	ldrh	r3, [r3, #0]
 8011c3c:	b29b      	uxth	r3, r3
 8011c3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011c42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c46:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011c48:	687a      	ldr	r2, [r7, #4]
 8011c4a:	683b      	ldr	r3, [r7, #0]
 8011c4c:	781b      	ldrb	r3, [r3, #0]
 8011c4e:	009b      	lsls	r3, r3, #2
 8011c50:	441a      	add	r2, r3
 8011c52:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011c54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011c60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c64:	b29b      	uxth	r3, r3
 8011c66:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011c68:	687a      	ldr	r2, [r7, #4]
 8011c6a:	683b      	ldr	r3, [r7, #0]
 8011c6c:	781b      	ldrb	r3, [r3, #0]
 8011c6e:	009b      	lsls	r3, r3, #2
 8011c70:	4413      	add	r3, r2
 8011c72:	881b      	ldrh	r3, [r3, #0]
 8011c74:	b29b      	uxth	r3, r3
 8011c76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011c7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011c7e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8011c80:	687a      	ldr	r2, [r7, #4]
 8011c82:	683b      	ldr	r3, [r7, #0]
 8011c84:	781b      	ldrb	r3, [r3, #0]
 8011c86:	009b      	lsls	r3, r3, #2
 8011c88:	441a      	add	r2, r3
 8011c8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011c8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c9c:	b29b      	uxth	r3, r3
 8011c9e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011ca0:	687a      	ldr	r2, [r7, #4]
 8011ca2:	683b      	ldr	r3, [r7, #0]
 8011ca4:	781b      	ldrb	r3, [r3, #0]
 8011ca6:	009b      	lsls	r3, r3, #2
 8011ca8:	4413      	add	r3, r2
 8011caa:	881b      	ldrh	r3, [r3, #0]
 8011cac:	b29b      	uxth	r3, r3
 8011cae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011cb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011cb6:	847b      	strh	r3, [r7, #34]	@ 0x22
 8011cb8:	687a      	ldr	r2, [r7, #4]
 8011cba:	683b      	ldr	r3, [r7, #0]
 8011cbc:	781b      	ldrb	r3, [r3, #0]
 8011cbe:	009b      	lsls	r3, r3, #2
 8011cc0:	441a      	add	r2, r3
 8011cc2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011cc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011cc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ccc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011cd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011cd4:	b29b      	uxth	r3, r3
 8011cd6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8011cd8:	2300      	movs	r3, #0
}
 8011cda:	4618      	mov	r0, r3
 8011cdc:	3734      	adds	r7, #52	@ 0x34
 8011cde:	46bd      	mov	sp, r7
 8011ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ce4:	4770      	bx	lr

08011ce6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011ce6:	b580      	push	{r7, lr}
 8011ce8:	b0ac      	sub	sp, #176	@ 0xb0
 8011cea:	af00      	add	r7, sp, #0
 8011cec:	6078      	str	r0, [r7, #4]
 8011cee:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011cf0:	683b      	ldr	r3, [r7, #0]
 8011cf2:	785b      	ldrb	r3, [r3, #1]
 8011cf4:	2b01      	cmp	r3, #1
 8011cf6:	f040 84ca 	bne.w	801268e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8011cfa:	683b      	ldr	r3, [r7, #0]
 8011cfc:	699a      	ldr	r2, [r3, #24]
 8011cfe:	683b      	ldr	r3, [r7, #0]
 8011d00:	691b      	ldr	r3, [r3, #16]
 8011d02:	429a      	cmp	r2, r3
 8011d04:	d904      	bls.n	8011d10 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8011d06:	683b      	ldr	r3, [r7, #0]
 8011d08:	691b      	ldr	r3, [r3, #16]
 8011d0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8011d0e:	e003      	b.n	8011d18 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8011d10:	683b      	ldr	r3, [r7, #0]
 8011d12:	699b      	ldr	r3, [r3, #24]
 8011d14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8011d18:	683b      	ldr	r3, [r7, #0]
 8011d1a:	7b1b      	ldrb	r3, [r3, #12]
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	d122      	bne.n	8011d66 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8011d20:	683b      	ldr	r3, [r7, #0]
 8011d22:	6959      	ldr	r1, [r3, #20]
 8011d24:	683b      	ldr	r3, [r7, #0]
 8011d26:	88da      	ldrh	r2, [r3, #6]
 8011d28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d2c:	b29b      	uxth	r3, r3
 8011d2e:	6878      	ldr	r0, [r7, #4]
 8011d30:	f000 febd 	bl	8012aae <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	613b      	str	r3, [r7, #16]
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011d3e:	b29b      	uxth	r3, r3
 8011d40:	461a      	mov	r2, r3
 8011d42:	693b      	ldr	r3, [r7, #16]
 8011d44:	4413      	add	r3, r2
 8011d46:	613b      	str	r3, [r7, #16]
 8011d48:	683b      	ldr	r3, [r7, #0]
 8011d4a:	781b      	ldrb	r3, [r3, #0]
 8011d4c:	00da      	lsls	r2, r3, #3
 8011d4e:	693b      	ldr	r3, [r7, #16]
 8011d50:	4413      	add	r3, r2
 8011d52:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011d56:	60fb      	str	r3, [r7, #12]
 8011d58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d5c:	b29a      	uxth	r2, r3
 8011d5e:	68fb      	ldr	r3, [r7, #12]
 8011d60:	801a      	strh	r2, [r3, #0]
 8011d62:	f000 bc6f 	b.w	8012644 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8011d66:	683b      	ldr	r3, [r7, #0]
 8011d68:	78db      	ldrb	r3, [r3, #3]
 8011d6a:	2b02      	cmp	r3, #2
 8011d6c:	f040 831e 	bne.w	80123ac <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8011d70:	683b      	ldr	r3, [r7, #0]
 8011d72:	6a1a      	ldr	r2, [r3, #32]
 8011d74:	683b      	ldr	r3, [r7, #0]
 8011d76:	691b      	ldr	r3, [r3, #16]
 8011d78:	429a      	cmp	r2, r3
 8011d7a:	f240 82cf 	bls.w	801231c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011d7e:	687a      	ldr	r2, [r7, #4]
 8011d80:	683b      	ldr	r3, [r7, #0]
 8011d82:	781b      	ldrb	r3, [r3, #0]
 8011d84:	009b      	lsls	r3, r3, #2
 8011d86:	4413      	add	r3, r2
 8011d88:	881b      	ldrh	r3, [r3, #0]
 8011d8a:	b29b      	uxth	r3, r3
 8011d8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011d94:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8011d98:	687a      	ldr	r2, [r7, #4]
 8011d9a:	683b      	ldr	r3, [r7, #0]
 8011d9c:	781b      	ldrb	r3, [r3, #0]
 8011d9e:	009b      	lsls	r3, r3, #2
 8011da0:	441a      	add	r2, r3
 8011da2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8011da6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011daa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011dae:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8011db2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011db6:	b29b      	uxth	r3, r3
 8011db8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8011dba:	683b      	ldr	r3, [r7, #0]
 8011dbc:	6a1a      	ldr	r2, [r3, #32]
 8011dbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011dc2:	1ad2      	subs	r2, r2, r3
 8011dc4:	683b      	ldr	r3, [r7, #0]
 8011dc6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8011dc8:	687a      	ldr	r2, [r7, #4]
 8011dca:	683b      	ldr	r3, [r7, #0]
 8011dcc:	781b      	ldrb	r3, [r3, #0]
 8011dce:	009b      	lsls	r3, r3, #2
 8011dd0:	4413      	add	r3, r2
 8011dd2:	881b      	ldrh	r3, [r3, #0]
 8011dd4:	b29b      	uxth	r3, r3
 8011dd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	f000 814f 	beq.w	801207e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	633b      	str	r3, [r7, #48]	@ 0x30
 8011de4:	683b      	ldr	r3, [r7, #0]
 8011de6:	785b      	ldrb	r3, [r3, #1]
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d16b      	bne.n	8011ec4 <USB_EPStartXfer+0x1de>
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011df6:	b29b      	uxth	r3, r3
 8011df8:	461a      	mov	r2, r3
 8011dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dfc:	4413      	add	r3, r2
 8011dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011e00:	683b      	ldr	r3, [r7, #0]
 8011e02:	781b      	ldrb	r3, [r3, #0]
 8011e04:	00da      	lsls	r2, r3, #3
 8011e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e08:	4413      	add	r3, r2
 8011e0a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011e0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8011e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e12:	881b      	ldrh	r3, [r3, #0]
 8011e14:	b29b      	uxth	r3, r3
 8011e16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011e1a:	b29a      	uxth	r2, r3
 8011e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e1e:	801a      	strh	r2, [r3, #0]
 8011e20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	d10a      	bne.n	8011e3e <USB_EPStartXfer+0x158>
 8011e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e2a:	881b      	ldrh	r3, [r3, #0]
 8011e2c:	b29b      	uxth	r3, r3
 8011e2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011e32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011e36:	b29a      	uxth	r2, r3
 8011e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e3a:	801a      	strh	r2, [r3, #0]
 8011e3c:	e05b      	b.n	8011ef6 <USB_EPStartXfer+0x210>
 8011e3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e42:	2b3e      	cmp	r3, #62	@ 0x3e
 8011e44:	d81c      	bhi.n	8011e80 <USB_EPStartXfer+0x19a>
 8011e46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e4a:	085b      	lsrs	r3, r3, #1
 8011e4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011e50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e54:	f003 0301 	and.w	r3, r3, #1
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d004      	beq.n	8011e66 <USB_EPStartXfer+0x180>
 8011e5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011e60:	3301      	adds	r3, #1
 8011e62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e68:	881b      	ldrh	r3, [r3, #0]
 8011e6a:	b29a      	uxth	r2, r3
 8011e6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011e70:	b29b      	uxth	r3, r3
 8011e72:	029b      	lsls	r3, r3, #10
 8011e74:	b29b      	uxth	r3, r3
 8011e76:	4313      	orrs	r3, r2
 8011e78:	b29a      	uxth	r2, r3
 8011e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e7c:	801a      	strh	r2, [r3, #0]
 8011e7e:	e03a      	b.n	8011ef6 <USB_EPStartXfer+0x210>
 8011e80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e84:	095b      	lsrs	r3, r3, #5
 8011e86:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011e8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e8e:	f003 031f 	and.w	r3, r3, #31
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d104      	bne.n	8011ea0 <USB_EPStartXfer+0x1ba>
 8011e96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011e9a:	3b01      	subs	r3, #1
 8011e9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ea2:	881b      	ldrh	r3, [r3, #0]
 8011ea4:	b29a      	uxth	r2, r3
 8011ea6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011eaa:	b29b      	uxth	r3, r3
 8011eac:	029b      	lsls	r3, r3, #10
 8011eae:	b29b      	uxth	r3, r3
 8011eb0:	4313      	orrs	r3, r2
 8011eb2:	b29b      	uxth	r3, r3
 8011eb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011eb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011ebc:	b29a      	uxth	r2, r3
 8011ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ec0:	801a      	strh	r2, [r3, #0]
 8011ec2:	e018      	b.n	8011ef6 <USB_EPStartXfer+0x210>
 8011ec4:	683b      	ldr	r3, [r7, #0]
 8011ec6:	785b      	ldrb	r3, [r3, #1]
 8011ec8:	2b01      	cmp	r3, #1
 8011eca:	d114      	bne.n	8011ef6 <USB_EPStartXfer+0x210>
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011ed2:	b29b      	uxth	r3, r3
 8011ed4:	461a      	mov	r2, r3
 8011ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ed8:	4413      	add	r3, r2
 8011eda:	633b      	str	r3, [r7, #48]	@ 0x30
 8011edc:	683b      	ldr	r3, [r7, #0]
 8011ede:	781b      	ldrb	r3, [r3, #0]
 8011ee0:	00da      	lsls	r2, r3, #3
 8011ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ee4:	4413      	add	r3, r2
 8011ee6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011eea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011eec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ef0:	b29a      	uxth	r2, r3
 8011ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ef4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8011ef6:	683b      	ldr	r3, [r7, #0]
 8011ef8:	895b      	ldrh	r3, [r3, #10]
 8011efa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011efe:	683b      	ldr	r3, [r7, #0]
 8011f00:	6959      	ldr	r1, [r3, #20]
 8011f02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f06:	b29b      	uxth	r3, r3
 8011f08:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011f0c:	6878      	ldr	r0, [r7, #4]
 8011f0e:	f000 fdce 	bl	8012aae <USB_WritePMA>
            ep->xfer_buff += len;
 8011f12:	683b      	ldr	r3, [r7, #0]
 8011f14:	695a      	ldr	r2, [r3, #20]
 8011f16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f1a:	441a      	add	r2, r3
 8011f1c:	683b      	ldr	r3, [r7, #0]
 8011f1e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8011f20:	683b      	ldr	r3, [r7, #0]
 8011f22:	6a1a      	ldr	r2, [r3, #32]
 8011f24:	683b      	ldr	r3, [r7, #0]
 8011f26:	691b      	ldr	r3, [r3, #16]
 8011f28:	429a      	cmp	r2, r3
 8011f2a:	d907      	bls.n	8011f3c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8011f2c:	683b      	ldr	r3, [r7, #0]
 8011f2e:	6a1a      	ldr	r2, [r3, #32]
 8011f30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f34:	1ad2      	subs	r2, r2, r3
 8011f36:	683b      	ldr	r3, [r7, #0]
 8011f38:	621a      	str	r2, [r3, #32]
 8011f3a:	e006      	b.n	8011f4a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8011f3c:	683b      	ldr	r3, [r7, #0]
 8011f3e:	6a1b      	ldr	r3, [r3, #32]
 8011f40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8011f44:	683b      	ldr	r3, [r7, #0]
 8011f46:	2200      	movs	r2, #0
 8011f48:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8011f4a:	683b      	ldr	r3, [r7, #0]
 8011f4c:	785b      	ldrb	r3, [r3, #1]
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d16b      	bne.n	801202a <USB_EPStartXfer+0x344>
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	61bb      	str	r3, [r7, #24]
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011f5c:	b29b      	uxth	r3, r3
 8011f5e:	461a      	mov	r2, r3
 8011f60:	69bb      	ldr	r3, [r7, #24]
 8011f62:	4413      	add	r3, r2
 8011f64:	61bb      	str	r3, [r7, #24]
 8011f66:	683b      	ldr	r3, [r7, #0]
 8011f68:	781b      	ldrb	r3, [r3, #0]
 8011f6a:	00da      	lsls	r2, r3, #3
 8011f6c:	69bb      	ldr	r3, [r7, #24]
 8011f6e:	4413      	add	r3, r2
 8011f70:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011f74:	617b      	str	r3, [r7, #20]
 8011f76:	697b      	ldr	r3, [r7, #20]
 8011f78:	881b      	ldrh	r3, [r3, #0]
 8011f7a:	b29b      	uxth	r3, r3
 8011f7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011f80:	b29a      	uxth	r2, r3
 8011f82:	697b      	ldr	r3, [r7, #20]
 8011f84:	801a      	strh	r2, [r3, #0]
 8011f86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	d10a      	bne.n	8011fa4 <USB_EPStartXfer+0x2be>
 8011f8e:	697b      	ldr	r3, [r7, #20]
 8011f90:	881b      	ldrh	r3, [r3, #0]
 8011f92:	b29b      	uxth	r3, r3
 8011f94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011f98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011f9c:	b29a      	uxth	r2, r3
 8011f9e:	697b      	ldr	r3, [r7, #20]
 8011fa0:	801a      	strh	r2, [r3, #0]
 8011fa2:	e05d      	b.n	8012060 <USB_EPStartXfer+0x37a>
 8011fa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011fa8:	2b3e      	cmp	r3, #62	@ 0x3e
 8011faa:	d81c      	bhi.n	8011fe6 <USB_EPStartXfer+0x300>
 8011fac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011fb0:	085b      	lsrs	r3, r3, #1
 8011fb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011fb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011fba:	f003 0301 	and.w	r3, r3, #1
 8011fbe:	2b00      	cmp	r3, #0
 8011fc0:	d004      	beq.n	8011fcc <USB_EPStartXfer+0x2e6>
 8011fc2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011fc6:	3301      	adds	r3, #1
 8011fc8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011fcc:	697b      	ldr	r3, [r7, #20]
 8011fce:	881b      	ldrh	r3, [r3, #0]
 8011fd0:	b29a      	uxth	r2, r3
 8011fd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011fd6:	b29b      	uxth	r3, r3
 8011fd8:	029b      	lsls	r3, r3, #10
 8011fda:	b29b      	uxth	r3, r3
 8011fdc:	4313      	orrs	r3, r2
 8011fde:	b29a      	uxth	r2, r3
 8011fe0:	697b      	ldr	r3, [r7, #20]
 8011fe2:	801a      	strh	r2, [r3, #0]
 8011fe4:	e03c      	b.n	8012060 <USB_EPStartXfer+0x37a>
 8011fe6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011fea:	095b      	lsrs	r3, r3, #5
 8011fec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011ff0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ff4:	f003 031f 	and.w	r3, r3, #31
 8011ff8:	2b00      	cmp	r3, #0
 8011ffa:	d104      	bne.n	8012006 <USB_EPStartXfer+0x320>
 8011ffc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012000:	3b01      	subs	r3, #1
 8012002:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012006:	697b      	ldr	r3, [r7, #20]
 8012008:	881b      	ldrh	r3, [r3, #0]
 801200a:	b29a      	uxth	r2, r3
 801200c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012010:	b29b      	uxth	r3, r3
 8012012:	029b      	lsls	r3, r3, #10
 8012014:	b29b      	uxth	r3, r3
 8012016:	4313      	orrs	r3, r2
 8012018:	b29b      	uxth	r3, r3
 801201a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801201e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012022:	b29a      	uxth	r2, r3
 8012024:	697b      	ldr	r3, [r7, #20]
 8012026:	801a      	strh	r2, [r3, #0]
 8012028:	e01a      	b.n	8012060 <USB_EPStartXfer+0x37a>
 801202a:	683b      	ldr	r3, [r7, #0]
 801202c:	785b      	ldrb	r3, [r3, #1]
 801202e:	2b01      	cmp	r3, #1
 8012030:	d116      	bne.n	8012060 <USB_EPStartXfer+0x37a>
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	623b      	str	r3, [r7, #32]
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801203c:	b29b      	uxth	r3, r3
 801203e:	461a      	mov	r2, r3
 8012040:	6a3b      	ldr	r3, [r7, #32]
 8012042:	4413      	add	r3, r2
 8012044:	623b      	str	r3, [r7, #32]
 8012046:	683b      	ldr	r3, [r7, #0]
 8012048:	781b      	ldrb	r3, [r3, #0]
 801204a:	00da      	lsls	r2, r3, #3
 801204c:	6a3b      	ldr	r3, [r7, #32]
 801204e:	4413      	add	r3, r2
 8012050:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012054:	61fb      	str	r3, [r7, #28]
 8012056:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801205a:	b29a      	uxth	r2, r3
 801205c:	69fb      	ldr	r3, [r7, #28]
 801205e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8012060:	683b      	ldr	r3, [r7, #0]
 8012062:	891b      	ldrh	r3, [r3, #8]
 8012064:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012068:	683b      	ldr	r3, [r7, #0]
 801206a:	6959      	ldr	r1, [r3, #20]
 801206c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012070:	b29b      	uxth	r3, r3
 8012072:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012076:	6878      	ldr	r0, [r7, #4]
 8012078:	f000 fd19 	bl	8012aae <USB_WritePMA>
 801207c:	e2e2      	b.n	8012644 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801207e:	683b      	ldr	r3, [r7, #0]
 8012080:	785b      	ldrb	r3, [r3, #1]
 8012082:	2b00      	cmp	r3, #0
 8012084:	d16b      	bne.n	801215e <USB_EPStartXfer+0x478>
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	64bb      	str	r3, [r7, #72]	@ 0x48
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012090:	b29b      	uxth	r3, r3
 8012092:	461a      	mov	r2, r3
 8012094:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012096:	4413      	add	r3, r2
 8012098:	64bb      	str	r3, [r7, #72]	@ 0x48
 801209a:	683b      	ldr	r3, [r7, #0]
 801209c:	781b      	ldrb	r3, [r3, #0]
 801209e:	00da      	lsls	r2, r3, #3
 80120a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80120a2:	4413      	add	r3, r2
 80120a4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80120a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80120aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80120ac:	881b      	ldrh	r3, [r3, #0]
 80120ae:	b29b      	uxth	r3, r3
 80120b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80120b4:	b29a      	uxth	r2, r3
 80120b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80120b8:	801a      	strh	r2, [r3, #0]
 80120ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d10a      	bne.n	80120d8 <USB_EPStartXfer+0x3f2>
 80120c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80120c4:	881b      	ldrh	r3, [r3, #0]
 80120c6:	b29b      	uxth	r3, r3
 80120c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80120cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80120d0:	b29a      	uxth	r2, r3
 80120d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80120d4:	801a      	strh	r2, [r3, #0]
 80120d6:	e05d      	b.n	8012194 <USB_EPStartXfer+0x4ae>
 80120d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80120dc:	2b3e      	cmp	r3, #62	@ 0x3e
 80120de:	d81c      	bhi.n	801211a <USB_EPStartXfer+0x434>
 80120e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80120e4:	085b      	lsrs	r3, r3, #1
 80120e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80120ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80120ee:	f003 0301 	and.w	r3, r3, #1
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d004      	beq.n	8012100 <USB_EPStartXfer+0x41a>
 80120f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80120fa:	3301      	adds	r3, #1
 80120fc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012100:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012102:	881b      	ldrh	r3, [r3, #0]
 8012104:	b29a      	uxth	r2, r3
 8012106:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801210a:	b29b      	uxth	r3, r3
 801210c:	029b      	lsls	r3, r3, #10
 801210e:	b29b      	uxth	r3, r3
 8012110:	4313      	orrs	r3, r2
 8012112:	b29a      	uxth	r2, r3
 8012114:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012116:	801a      	strh	r2, [r3, #0]
 8012118:	e03c      	b.n	8012194 <USB_EPStartXfer+0x4ae>
 801211a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801211e:	095b      	lsrs	r3, r3, #5
 8012120:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012124:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012128:	f003 031f 	and.w	r3, r3, #31
 801212c:	2b00      	cmp	r3, #0
 801212e:	d104      	bne.n	801213a <USB_EPStartXfer+0x454>
 8012130:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012134:	3b01      	subs	r3, #1
 8012136:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801213a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801213c:	881b      	ldrh	r3, [r3, #0]
 801213e:	b29a      	uxth	r2, r3
 8012140:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012144:	b29b      	uxth	r3, r3
 8012146:	029b      	lsls	r3, r3, #10
 8012148:	b29b      	uxth	r3, r3
 801214a:	4313      	orrs	r3, r2
 801214c:	b29b      	uxth	r3, r3
 801214e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012152:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012156:	b29a      	uxth	r2, r3
 8012158:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801215a:	801a      	strh	r2, [r3, #0]
 801215c:	e01a      	b.n	8012194 <USB_EPStartXfer+0x4ae>
 801215e:	683b      	ldr	r3, [r7, #0]
 8012160:	785b      	ldrb	r3, [r3, #1]
 8012162:	2b01      	cmp	r3, #1
 8012164:	d116      	bne.n	8012194 <USB_EPStartXfer+0x4ae>
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	653b      	str	r3, [r7, #80]	@ 0x50
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012170:	b29b      	uxth	r3, r3
 8012172:	461a      	mov	r2, r3
 8012174:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012176:	4413      	add	r3, r2
 8012178:	653b      	str	r3, [r7, #80]	@ 0x50
 801217a:	683b      	ldr	r3, [r7, #0]
 801217c:	781b      	ldrb	r3, [r3, #0]
 801217e:	00da      	lsls	r2, r3, #3
 8012180:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012182:	4413      	add	r3, r2
 8012184:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012188:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801218a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801218e:	b29a      	uxth	r2, r3
 8012190:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012192:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8012194:	683b      	ldr	r3, [r7, #0]
 8012196:	891b      	ldrh	r3, [r3, #8]
 8012198:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801219c:	683b      	ldr	r3, [r7, #0]
 801219e:	6959      	ldr	r1, [r3, #20]
 80121a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121a4:	b29b      	uxth	r3, r3
 80121a6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80121aa:	6878      	ldr	r0, [r7, #4]
 80121ac:	f000 fc7f 	bl	8012aae <USB_WritePMA>
            ep->xfer_buff += len;
 80121b0:	683b      	ldr	r3, [r7, #0]
 80121b2:	695a      	ldr	r2, [r3, #20]
 80121b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121b8:	441a      	add	r2, r3
 80121ba:	683b      	ldr	r3, [r7, #0]
 80121bc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80121be:	683b      	ldr	r3, [r7, #0]
 80121c0:	6a1a      	ldr	r2, [r3, #32]
 80121c2:	683b      	ldr	r3, [r7, #0]
 80121c4:	691b      	ldr	r3, [r3, #16]
 80121c6:	429a      	cmp	r2, r3
 80121c8:	d907      	bls.n	80121da <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 80121ca:	683b      	ldr	r3, [r7, #0]
 80121cc:	6a1a      	ldr	r2, [r3, #32]
 80121ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121d2:	1ad2      	subs	r2, r2, r3
 80121d4:	683b      	ldr	r3, [r7, #0]
 80121d6:	621a      	str	r2, [r3, #32]
 80121d8:	e006      	b.n	80121e8 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 80121da:	683b      	ldr	r3, [r7, #0]
 80121dc:	6a1b      	ldr	r3, [r3, #32]
 80121de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80121e2:	683b      	ldr	r3, [r7, #0]
 80121e4:	2200      	movs	r2, #0
 80121e6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80121ec:	683b      	ldr	r3, [r7, #0]
 80121ee:	785b      	ldrb	r3, [r3, #1]
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d16b      	bne.n	80122cc <USB_EPStartXfer+0x5e6>
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80121fe:	b29b      	uxth	r3, r3
 8012200:	461a      	mov	r2, r3
 8012202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012204:	4413      	add	r3, r2
 8012206:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012208:	683b      	ldr	r3, [r7, #0]
 801220a:	781b      	ldrb	r3, [r3, #0]
 801220c:	00da      	lsls	r2, r3, #3
 801220e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012210:	4413      	add	r3, r2
 8012212:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012216:	637b      	str	r3, [r7, #52]	@ 0x34
 8012218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801221a:	881b      	ldrh	r3, [r3, #0]
 801221c:	b29b      	uxth	r3, r3
 801221e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012222:	b29a      	uxth	r2, r3
 8012224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012226:	801a      	strh	r2, [r3, #0]
 8012228:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801222c:	2b00      	cmp	r3, #0
 801222e:	d10a      	bne.n	8012246 <USB_EPStartXfer+0x560>
 8012230:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012232:	881b      	ldrh	r3, [r3, #0]
 8012234:	b29b      	uxth	r3, r3
 8012236:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801223a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801223e:	b29a      	uxth	r2, r3
 8012240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012242:	801a      	strh	r2, [r3, #0]
 8012244:	e05b      	b.n	80122fe <USB_EPStartXfer+0x618>
 8012246:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801224a:	2b3e      	cmp	r3, #62	@ 0x3e
 801224c:	d81c      	bhi.n	8012288 <USB_EPStartXfer+0x5a2>
 801224e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012252:	085b      	lsrs	r3, r3, #1
 8012254:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012258:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801225c:	f003 0301 	and.w	r3, r3, #1
 8012260:	2b00      	cmp	r3, #0
 8012262:	d004      	beq.n	801226e <USB_EPStartXfer+0x588>
 8012264:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012268:	3301      	adds	r3, #1
 801226a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801226e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012270:	881b      	ldrh	r3, [r3, #0]
 8012272:	b29a      	uxth	r2, r3
 8012274:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012278:	b29b      	uxth	r3, r3
 801227a:	029b      	lsls	r3, r3, #10
 801227c:	b29b      	uxth	r3, r3
 801227e:	4313      	orrs	r3, r2
 8012280:	b29a      	uxth	r2, r3
 8012282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012284:	801a      	strh	r2, [r3, #0]
 8012286:	e03a      	b.n	80122fe <USB_EPStartXfer+0x618>
 8012288:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801228c:	095b      	lsrs	r3, r3, #5
 801228e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012292:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012296:	f003 031f 	and.w	r3, r3, #31
 801229a:	2b00      	cmp	r3, #0
 801229c:	d104      	bne.n	80122a8 <USB_EPStartXfer+0x5c2>
 801229e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80122a2:	3b01      	subs	r3, #1
 80122a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80122a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80122aa:	881b      	ldrh	r3, [r3, #0]
 80122ac:	b29a      	uxth	r2, r3
 80122ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80122b2:	b29b      	uxth	r3, r3
 80122b4:	029b      	lsls	r3, r3, #10
 80122b6:	b29b      	uxth	r3, r3
 80122b8:	4313      	orrs	r3, r2
 80122ba:	b29b      	uxth	r3, r3
 80122bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80122c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80122c4:	b29a      	uxth	r2, r3
 80122c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80122c8:	801a      	strh	r2, [r3, #0]
 80122ca:	e018      	b.n	80122fe <USB_EPStartXfer+0x618>
 80122cc:	683b      	ldr	r3, [r7, #0]
 80122ce:	785b      	ldrb	r3, [r3, #1]
 80122d0:	2b01      	cmp	r3, #1
 80122d2:	d114      	bne.n	80122fe <USB_EPStartXfer+0x618>
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80122da:	b29b      	uxth	r3, r3
 80122dc:	461a      	mov	r2, r3
 80122de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80122e0:	4413      	add	r3, r2
 80122e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80122e4:	683b      	ldr	r3, [r7, #0]
 80122e6:	781b      	ldrb	r3, [r3, #0]
 80122e8:	00da      	lsls	r2, r3, #3
 80122ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80122ec:	4413      	add	r3, r2
 80122ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80122f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80122f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80122f8:	b29a      	uxth	r2, r3
 80122fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122fc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80122fe:	683b      	ldr	r3, [r7, #0]
 8012300:	895b      	ldrh	r3, [r3, #10]
 8012302:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012306:	683b      	ldr	r3, [r7, #0]
 8012308:	6959      	ldr	r1, [r3, #20]
 801230a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801230e:	b29b      	uxth	r3, r3
 8012310:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012314:	6878      	ldr	r0, [r7, #4]
 8012316:	f000 fbca 	bl	8012aae <USB_WritePMA>
 801231a:	e193      	b.n	8012644 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 801231c:	683b      	ldr	r3, [r7, #0]
 801231e:	6a1b      	ldr	r3, [r3, #32]
 8012320:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8012324:	687a      	ldr	r2, [r7, #4]
 8012326:	683b      	ldr	r3, [r7, #0]
 8012328:	781b      	ldrb	r3, [r3, #0]
 801232a:	009b      	lsls	r3, r3, #2
 801232c:	4413      	add	r3, r2
 801232e:	881b      	ldrh	r3, [r3, #0]
 8012330:	b29b      	uxth	r3, r3
 8012332:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8012336:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801233a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 801233e:	687a      	ldr	r2, [r7, #4]
 8012340:	683b      	ldr	r3, [r7, #0]
 8012342:	781b      	ldrb	r3, [r3, #0]
 8012344:	009b      	lsls	r3, r3, #2
 8012346:	441a      	add	r2, r3
 8012348:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 801234c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012350:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012354:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012358:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801235c:	b29b      	uxth	r3, r3
 801235e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801236a:	b29b      	uxth	r3, r3
 801236c:	461a      	mov	r2, r3
 801236e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012370:	4413      	add	r3, r2
 8012372:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012374:	683b      	ldr	r3, [r7, #0]
 8012376:	781b      	ldrb	r3, [r3, #0]
 8012378:	00da      	lsls	r2, r3, #3
 801237a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801237c:	4413      	add	r3, r2
 801237e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012382:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012384:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012388:	b29a      	uxth	r2, r3
 801238a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801238c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801238e:	683b      	ldr	r3, [r7, #0]
 8012390:	891b      	ldrh	r3, [r3, #8]
 8012392:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012396:	683b      	ldr	r3, [r7, #0]
 8012398:	6959      	ldr	r1, [r3, #20]
 801239a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801239e:	b29b      	uxth	r3, r3
 80123a0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80123a4:	6878      	ldr	r0, [r7, #4]
 80123a6:	f000 fb82 	bl	8012aae <USB_WritePMA>
 80123aa:	e14b      	b.n	8012644 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80123ac:	683b      	ldr	r3, [r7, #0]
 80123ae:	6a1a      	ldr	r2, [r3, #32]
 80123b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123b4:	1ad2      	subs	r2, r2, r3
 80123b6:	683b      	ldr	r3, [r7, #0]
 80123b8:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80123ba:	687a      	ldr	r2, [r7, #4]
 80123bc:	683b      	ldr	r3, [r7, #0]
 80123be:	781b      	ldrb	r3, [r3, #0]
 80123c0:	009b      	lsls	r3, r3, #2
 80123c2:	4413      	add	r3, r2
 80123c4:	881b      	ldrh	r3, [r3, #0]
 80123c6:	b29b      	uxth	r3, r3
 80123c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	f000 809a 	beq.w	8012506 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80123d6:	683b      	ldr	r3, [r7, #0]
 80123d8:	785b      	ldrb	r3, [r3, #1]
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d16b      	bne.n	80124b6 <USB_EPStartXfer+0x7d0>
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80123e2:	687b      	ldr	r3, [r7, #4]
 80123e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80123e8:	b29b      	uxth	r3, r3
 80123ea:	461a      	mov	r2, r3
 80123ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80123ee:	4413      	add	r3, r2
 80123f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80123f2:	683b      	ldr	r3, [r7, #0]
 80123f4:	781b      	ldrb	r3, [r3, #0]
 80123f6:	00da      	lsls	r2, r3, #3
 80123f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80123fa:	4413      	add	r3, r2
 80123fc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012400:	667b      	str	r3, [r7, #100]	@ 0x64
 8012402:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012404:	881b      	ldrh	r3, [r3, #0]
 8012406:	b29b      	uxth	r3, r3
 8012408:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801240c:	b29a      	uxth	r2, r3
 801240e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012410:	801a      	strh	r2, [r3, #0]
 8012412:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012416:	2b00      	cmp	r3, #0
 8012418:	d10a      	bne.n	8012430 <USB_EPStartXfer+0x74a>
 801241a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801241c:	881b      	ldrh	r3, [r3, #0]
 801241e:	b29b      	uxth	r3, r3
 8012420:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012424:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012428:	b29a      	uxth	r2, r3
 801242a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801242c:	801a      	strh	r2, [r3, #0]
 801242e:	e05b      	b.n	80124e8 <USB_EPStartXfer+0x802>
 8012430:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012434:	2b3e      	cmp	r3, #62	@ 0x3e
 8012436:	d81c      	bhi.n	8012472 <USB_EPStartXfer+0x78c>
 8012438:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801243c:	085b      	lsrs	r3, r3, #1
 801243e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012442:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012446:	f003 0301 	and.w	r3, r3, #1
 801244a:	2b00      	cmp	r3, #0
 801244c:	d004      	beq.n	8012458 <USB_EPStartXfer+0x772>
 801244e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012452:	3301      	adds	r3, #1
 8012454:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012458:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801245a:	881b      	ldrh	r3, [r3, #0]
 801245c:	b29a      	uxth	r2, r3
 801245e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012462:	b29b      	uxth	r3, r3
 8012464:	029b      	lsls	r3, r3, #10
 8012466:	b29b      	uxth	r3, r3
 8012468:	4313      	orrs	r3, r2
 801246a:	b29a      	uxth	r2, r3
 801246c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801246e:	801a      	strh	r2, [r3, #0]
 8012470:	e03a      	b.n	80124e8 <USB_EPStartXfer+0x802>
 8012472:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012476:	095b      	lsrs	r3, r3, #5
 8012478:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801247c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012480:	f003 031f 	and.w	r3, r3, #31
 8012484:	2b00      	cmp	r3, #0
 8012486:	d104      	bne.n	8012492 <USB_EPStartXfer+0x7ac>
 8012488:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801248c:	3b01      	subs	r3, #1
 801248e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012492:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012494:	881b      	ldrh	r3, [r3, #0]
 8012496:	b29a      	uxth	r2, r3
 8012498:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801249c:	b29b      	uxth	r3, r3
 801249e:	029b      	lsls	r3, r3, #10
 80124a0:	b29b      	uxth	r3, r3
 80124a2:	4313      	orrs	r3, r2
 80124a4:	b29b      	uxth	r3, r3
 80124a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80124aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80124ae:	b29a      	uxth	r2, r3
 80124b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80124b2:	801a      	strh	r2, [r3, #0]
 80124b4:	e018      	b.n	80124e8 <USB_EPStartXfer+0x802>
 80124b6:	683b      	ldr	r3, [r7, #0]
 80124b8:	785b      	ldrb	r3, [r3, #1]
 80124ba:	2b01      	cmp	r3, #1
 80124bc:	d114      	bne.n	80124e8 <USB_EPStartXfer+0x802>
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80124c4:	b29b      	uxth	r3, r3
 80124c6:	461a      	mov	r2, r3
 80124c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80124ca:	4413      	add	r3, r2
 80124cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80124ce:	683b      	ldr	r3, [r7, #0]
 80124d0:	781b      	ldrb	r3, [r3, #0]
 80124d2:	00da      	lsls	r2, r3, #3
 80124d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80124d6:	4413      	add	r3, r2
 80124d8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80124dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80124de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124e2:	b29a      	uxth	r2, r3
 80124e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80124e6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80124e8:	683b      	ldr	r3, [r7, #0]
 80124ea:	895b      	ldrh	r3, [r3, #10]
 80124ec:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80124f0:	683b      	ldr	r3, [r7, #0]
 80124f2:	6959      	ldr	r1, [r3, #20]
 80124f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124f8:	b29b      	uxth	r3, r3
 80124fa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80124fe:	6878      	ldr	r0, [r7, #4]
 8012500:	f000 fad5 	bl	8012aae <USB_WritePMA>
 8012504:	e09e      	b.n	8012644 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8012506:	683b      	ldr	r3, [r7, #0]
 8012508:	785b      	ldrb	r3, [r3, #1]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d16b      	bne.n	80125e6 <USB_EPStartXfer+0x900>
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012518:	b29b      	uxth	r3, r3
 801251a:	461a      	mov	r2, r3
 801251c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801251e:	4413      	add	r3, r2
 8012520:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012522:	683b      	ldr	r3, [r7, #0]
 8012524:	781b      	ldrb	r3, [r3, #0]
 8012526:	00da      	lsls	r2, r3, #3
 8012528:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801252a:	4413      	add	r3, r2
 801252c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012530:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012532:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012534:	881b      	ldrh	r3, [r3, #0]
 8012536:	b29b      	uxth	r3, r3
 8012538:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801253c:	b29a      	uxth	r2, r3
 801253e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012540:	801a      	strh	r2, [r3, #0]
 8012542:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012546:	2b00      	cmp	r3, #0
 8012548:	d10a      	bne.n	8012560 <USB_EPStartXfer+0x87a>
 801254a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801254c:	881b      	ldrh	r3, [r3, #0]
 801254e:	b29b      	uxth	r3, r3
 8012550:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012554:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012558:	b29a      	uxth	r2, r3
 801255a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801255c:	801a      	strh	r2, [r3, #0]
 801255e:	e063      	b.n	8012628 <USB_EPStartXfer+0x942>
 8012560:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012564:	2b3e      	cmp	r3, #62	@ 0x3e
 8012566:	d81c      	bhi.n	80125a2 <USB_EPStartXfer+0x8bc>
 8012568:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801256c:	085b      	lsrs	r3, r3, #1
 801256e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012572:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012576:	f003 0301 	and.w	r3, r3, #1
 801257a:	2b00      	cmp	r3, #0
 801257c:	d004      	beq.n	8012588 <USB_EPStartXfer+0x8a2>
 801257e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012582:	3301      	adds	r3, #1
 8012584:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012588:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801258a:	881b      	ldrh	r3, [r3, #0]
 801258c:	b29a      	uxth	r2, r3
 801258e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012592:	b29b      	uxth	r3, r3
 8012594:	029b      	lsls	r3, r3, #10
 8012596:	b29b      	uxth	r3, r3
 8012598:	4313      	orrs	r3, r2
 801259a:	b29a      	uxth	r2, r3
 801259c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801259e:	801a      	strh	r2, [r3, #0]
 80125a0:	e042      	b.n	8012628 <USB_EPStartXfer+0x942>
 80125a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125a6:	095b      	lsrs	r3, r3, #5
 80125a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80125ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125b0:	f003 031f 	and.w	r3, r3, #31
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d104      	bne.n	80125c2 <USB_EPStartXfer+0x8dc>
 80125b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80125bc:	3b01      	subs	r3, #1
 80125be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80125c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80125c4:	881b      	ldrh	r3, [r3, #0]
 80125c6:	b29a      	uxth	r2, r3
 80125c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80125cc:	b29b      	uxth	r3, r3
 80125ce:	029b      	lsls	r3, r3, #10
 80125d0:	b29b      	uxth	r3, r3
 80125d2:	4313      	orrs	r3, r2
 80125d4:	b29b      	uxth	r3, r3
 80125d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80125da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80125de:	b29a      	uxth	r2, r3
 80125e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80125e2:	801a      	strh	r2, [r3, #0]
 80125e4:	e020      	b.n	8012628 <USB_EPStartXfer+0x942>
 80125e6:	683b      	ldr	r3, [r7, #0]
 80125e8:	785b      	ldrb	r3, [r3, #1]
 80125ea:	2b01      	cmp	r3, #1
 80125ec:	d11c      	bne.n	8012628 <USB_EPStartXfer+0x942>
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80125fa:	b29b      	uxth	r3, r3
 80125fc:	461a      	mov	r2, r3
 80125fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012602:	4413      	add	r3, r2
 8012604:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012608:	683b      	ldr	r3, [r7, #0]
 801260a:	781b      	ldrb	r3, [r3, #0]
 801260c:	00da      	lsls	r2, r3, #3
 801260e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012612:	4413      	add	r3, r2
 8012614:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012618:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801261c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012620:	b29a      	uxth	r2, r3
 8012622:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012626:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8012628:	683b      	ldr	r3, [r7, #0]
 801262a:	891b      	ldrh	r3, [r3, #8]
 801262c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012630:	683b      	ldr	r3, [r7, #0]
 8012632:	6959      	ldr	r1, [r3, #20]
 8012634:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012638:	b29b      	uxth	r3, r3
 801263a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801263e:	6878      	ldr	r0, [r7, #4]
 8012640:	f000 fa35 	bl	8012aae <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8012644:	687a      	ldr	r2, [r7, #4]
 8012646:	683b      	ldr	r3, [r7, #0]
 8012648:	781b      	ldrb	r3, [r3, #0]
 801264a:	009b      	lsls	r3, r3, #2
 801264c:	4413      	add	r3, r2
 801264e:	881b      	ldrh	r3, [r3, #0]
 8012650:	b29b      	uxth	r3, r3
 8012652:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012656:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801265a:	817b      	strh	r3, [r7, #10]
 801265c:	897b      	ldrh	r3, [r7, #10]
 801265e:	f083 0310 	eor.w	r3, r3, #16
 8012662:	817b      	strh	r3, [r7, #10]
 8012664:	897b      	ldrh	r3, [r7, #10]
 8012666:	f083 0320 	eor.w	r3, r3, #32
 801266a:	817b      	strh	r3, [r7, #10]
 801266c:	687a      	ldr	r2, [r7, #4]
 801266e:	683b      	ldr	r3, [r7, #0]
 8012670:	781b      	ldrb	r3, [r3, #0]
 8012672:	009b      	lsls	r3, r3, #2
 8012674:	441a      	add	r2, r3
 8012676:	897b      	ldrh	r3, [r7, #10]
 8012678:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801267c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012680:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012684:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012688:	b29b      	uxth	r3, r3
 801268a:	8013      	strh	r3, [r2, #0]
 801268c:	e0d5      	b.n	801283a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 801268e:	683b      	ldr	r3, [r7, #0]
 8012690:	7b1b      	ldrb	r3, [r3, #12]
 8012692:	2b00      	cmp	r3, #0
 8012694:	d156      	bne.n	8012744 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8012696:	683b      	ldr	r3, [r7, #0]
 8012698:	699b      	ldr	r3, [r3, #24]
 801269a:	2b00      	cmp	r3, #0
 801269c:	d122      	bne.n	80126e4 <USB_EPStartXfer+0x9fe>
 801269e:	683b      	ldr	r3, [r7, #0]
 80126a0:	78db      	ldrb	r3, [r3, #3]
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d11e      	bne.n	80126e4 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 80126a6:	687a      	ldr	r2, [r7, #4]
 80126a8:	683b      	ldr	r3, [r7, #0]
 80126aa:	781b      	ldrb	r3, [r3, #0]
 80126ac:	009b      	lsls	r3, r3, #2
 80126ae:	4413      	add	r3, r2
 80126b0:	881b      	ldrh	r3, [r3, #0]
 80126b2:	b29b      	uxth	r3, r3
 80126b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80126b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80126bc:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 80126c0:	687a      	ldr	r2, [r7, #4]
 80126c2:	683b      	ldr	r3, [r7, #0]
 80126c4:	781b      	ldrb	r3, [r3, #0]
 80126c6:	009b      	lsls	r3, r3, #2
 80126c8:	441a      	add	r2, r3
 80126ca:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80126ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80126d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80126d6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80126da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80126de:	b29b      	uxth	r3, r3
 80126e0:	8013      	strh	r3, [r2, #0]
 80126e2:	e01d      	b.n	8012720 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 80126e4:	687a      	ldr	r2, [r7, #4]
 80126e6:	683b      	ldr	r3, [r7, #0]
 80126e8:	781b      	ldrb	r3, [r3, #0]
 80126ea:	009b      	lsls	r3, r3, #2
 80126ec:	4413      	add	r3, r2
 80126ee:	881b      	ldrh	r3, [r3, #0]
 80126f0:	b29b      	uxth	r3, r3
 80126f2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80126f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80126fa:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 80126fe:	687a      	ldr	r2, [r7, #4]
 8012700:	683b      	ldr	r3, [r7, #0]
 8012702:	781b      	ldrb	r3, [r3, #0]
 8012704:	009b      	lsls	r3, r3, #2
 8012706:	441a      	add	r2, r3
 8012708:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 801270c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012710:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012714:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012718:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801271c:	b29b      	uxth	r3, r3
 801271e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8012720:	683b      	ldr	r3, [r7, #0]
 8012722:	699a      	ldr	r2, [r3, #24]
 8012724:	683b      	ldr	r3, [r7, #0]
 8012726:	691b      	ldr	r3, [r3, #16]
 8012728:	429a      	cmp	r2, r3
 801272a:	d907      	bls.n	801273c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 801272c:	683b      	ldr	r3, [r7, #0]
 801272e:	699a      	ldr	r2, [r3, #24]
 8012730:	683b      	ldr	r3, [r7, #0]
 8012732:	691b      	ldr	r3, [r3, #16]
 8012734:	1ad2      	subs	r2, r2, r3
 8012736:	683b      	ldr	r3, [r7, #0]
 8012738:	619a      	str	r2, [r3, #24]
 801273a:	e054      	b.n	80127e6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 801273c:	683b      	ldr	r3, [r7, #0]
 801273e:	2200      	movs	r2, #0
 8012740:	619a      	str	r2, [r3, #24]
 8012742:	e050      	b.n	80127e6 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8012744:	683b      	ldr	r3, [r7, #0]
 8012746:	78db      	ldrb	r3, [r3, #3]
 8012748:	2b02      	cmp	r3, #2
 801274a:	d142      	bne.n	80127d2 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 801274c:	683b      	ldr	r3, [r7, #0]
 801274e:	69db      	ldr	r3, [r3, #28]
 8012750:	2b00      	cmp	r3, #0
 8012752:	d048      	beq.n	80127e6 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8012754:	687a      	ldr	r2, [r7, #4]
 8012756:	683b      	ldr	r3, [r7, #0]
 8012758:	781b      	ldrb	r3, [r3, #0]
 801275a:	009b      	lsls	r3, r3, #2
 801275c:	4413      	add	r3, r2
 801275e:	881b      	ldrh	r3, [r3, #0]
 8012760:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012764:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012768:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801276c:	2b00      	cmp	r3, #0
 801276e:	d005      	beq.n	801277c <USB_EPStartXfer+0xa96>
 8012770:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012774:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012778:	2b00      	cmp	r3, #0
 801277a:	d10b      	bne.n	8012794 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 801277c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012780:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012784:	2b00      	cmp	r3, #0
 8012786:	d12e      	bne.n	80127e6 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012788:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 801278c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012790:	2b00      	cmp	r3, #0
 8012792:	d128      	bne.n	80127e6 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8012794:	687a      	ldr	r2, [r7, #4]
 8012796:	683b      	ldr	r3, [r7, #0]
 8012798:	781b      	ldrb	r3, [r3, #0]
 801279a:	009b      	lsls	r3, r3, #2
 801279c:	4413      	add	r3, r2
 801279e:	881b      	ldrh	r3, [r3, #0]
 80127a0:	b29b      	uxth	r3, r3
 80127a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80127a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80127aa:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 80127ae:	687a      	ldr	r2, [r7, #4]
 80127b0:	683b      	ldr	r3, [r7, #0]
 80127b2:	781b      	ldrb	r3, [r3, #0]
 80127b4:	009b      	lsls	r3, r3, #2
 80127b6:	441a      	add	r2, r3
 80127b8:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80127bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80127c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80127c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80127c8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80127cc:	b29b      	uxth	r3, r3
 80127ce:	8013      	strh	r3, [r2, #0]
 80127d0:	e009      	b.n	80127e6 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80127d2:	683b      	ldr	r3, [r7, #0]
 80127d4:	78db      	ldrb	r3, [r3, #3]
 80127d6:	2b01      	cmp	r3, #1
 80127d8:	d103      	bne.n	80127e2 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 80127da:	683b      	ldr	r3, [r7, #0]
 80127dc:	2200      	movs	r2, #0
 80127de:	619a      	str	r2, [r3, #24]
 80127e0:	e001      	b.n	80127e6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 80127e2:	2301      	movs	r3, #1
 80127e4:	e02a      	b.n	801283c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80127e6:	687a      	ldr	r2, [r7, #4]
 80127e8:	683b      	ldr	r3, [r7, #0]
 80127ea:	781b      	ldrb	r3, [r3, #0]
 80127ec:	009b      	lsls	r3, r3, #2
 80127ee:	4413      	add	r3, r2
 80127f0:	881b      	ldrh	r3, [r3, #0]
 80127f2:	b29b      	uxth	r3, r3
 80127f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80127f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80127fc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012800:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012804:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012808:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 801280c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012810:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012814:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012818:	687a      	ldr	r2, [r7, #4]
 801281a:	683b      	ldr	r3, [r7, #0]
 801281c:	781b      	ldrb	r3, [r3, #0]
 801281e:	009b      	lsls	r3, r3, #2
 8012820:	441a      	add	r2, r3
 8012822:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012826:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801282a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801282e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012832:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012836:	b29b      	uxth	r3, r3
 8012838:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801283a:	2300      	movs	r3, #0
}
 801283c:	4618      	mov	r0, r3
 801283e:	37b0      	adds	r7, #176	@ 0xb0
 8012840:	46bd      	mov	sp, r7
 8012842:	bd80      	pop	{r7, pc}

08012844 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012844:	b480      	push	{r7}
 8012846:	b085      	sub	sp, #20
 8012848:	af00      	add	r7, sp, #0
 801284a:	6078      	str	r0, [r7, #4]
 801284c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801284e:	683b      	ldr	r3, [r7, #0]
 8012850:	785b      	ldrb	r3, [r3, #1]
 8012852:	2b00      	cmp	r3, #0
 8012854:	d020      	beq.n	8012898 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8012856:	687a      	ldr	r2, [r7, #4]
 8012858:	683b      	ldr	r3, [r7, #0]
 801285a:	781b      	ldrb	r3, [r3, #0]
 801285c:	009b      	lsls	r3, r3, #2
 801285e:	4413      	add	r3, r2
 8012860:	881b      	ldrh	r3, [r3, #0]
 8012862:	b29b      	uxth	r3, r3
 8012864:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012868:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801286c:	81bb      	strh	r3, [r7, #12]
 801286e:	89bb      	ldrh	r3, [r7, #12]
 8012870:	f083 0310 	eor.w	r3, r3, #16
 8012874:	81bb      	strh	r3, [r7, #12]
 8012876:	687a      	ldr	r2, [r7, #4]
 8012878:	683b      	ldr	r3, [r7, #0]
 801287a:	781b      	ldrb	r3, [r3, #0]
 801287c:	009b      	lsls	r3, r3, #2
 801287e:	441a      	add	r2, r3
 8012880:	89bb      	ldrh	r3, [r7, #12]
 8012882:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012886:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801288a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801288e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012892:	b29b      	uxth	r3, r3
 8012894:	8013      	strh	r3, [r2, #0]
 8012896:	e01f      	b.n	80128d8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8012898:	687a      	ldr	r2, [r7, #4]
 801289a:	683b      	ldr	r3, [r7, #0]
 801289c:	781b      	ldrb	r3, [r3, #0]
 801289e:	009b      	lsls	r3, r3, #2
 80128a0:	4413      	add	r3, r2
 80128a2:	881b      	ldrh	r3, [r3, #0]
 80128a4:	b29b      	uxth	r3, r3
 80128a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80128aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80128ae:	81fb      	strh	r3, [r7, #14]
 80128b0:	89fb      	ldrh	r3, [r7, #14]
 80128b2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80128b6:	81fb      	strh	r3, [r7, #14]
 80128b8:	687a      	ldr	r2, [r7, #4]
 80128ba:	683b      	ldr	r3, [r7, #0]
 80128bc:	781b      	ldrb	r3, [r3, #0]
 80128be:	009b      	lsls	r3, r3, #2
 80128c0:	441a      	add	r2, r3
 80128c2:	89fb      	ldrh	r3, [r7, #14]
 80128c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80128c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80128cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80128d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80128d4:	b29b      	uxth	r3, r3
 80128d6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80128d8:	2300      	movs	r3, #0
}
 80128da:	4618      	mov	r0, r3
 80128dc:	3714      	adds	r7, #20
 80128de:	46bd      	mov	sp, r7
 80128e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128e4:	4770      	bx	lr

080128e6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80128e6:	b480      	push	{r7}
 80128e8:	b087      	sub	sp, #28
 80128ea:	af00      	add	r7, sp, #0
 80128ec:	6078      	str	r0, [r7, #4]
 80128ee:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80128f0:	683b      	ldr	r3, [r7, #0]
 80128f2:	785b      	ldrb	r3, [r3, #1]
 80128f4:	2b00      	cmp	r3, #0
 80128f6:	d04c      	beq.n	8012992 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80128f8:	687a      	ldr	r2, [r7, #4]
 80128fa:	683b      	ldr	r3, [r7, #0]
 80128fc:	781b      	ldrb	r3, [r3, #0]
 80128fe:	009b      	lsls	r3, r3, #2
 8012900:	4413      	add	r3, r2
 8012902:	881b      	ldrh	r3, [r3, #0]
 8012904:	823b      	strh	r3, [r7, #16]
 8012906:	8a3b      	ldrh	r3, [r7, #16]
 8012908:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801290c:	2b00      	cmp	r3, #0
 801290e:	d01b      	beq.n	8012948 <USB_EPClearStall+0x62>
 8012910:	687a      	ldr	r2, [r7, #4]
 8012912:	683b      	ldr	r3, [r7, #0]
 8012914:	781b      	ldrb	r3, [r3, #0]
 8012916:	009b      	lsls	r3, r3, #2
 8012918:	4413      	add	r3, r2
 801291a:	881b      	ldrh	r3, [r3, #0]
 801291c:	b29b      	uxth	r3, r3
 801291e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012922:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012926:	81fb      	strh	r3, [r7, #14]
 8012928:	687a      	ldr	r2, [r7, #4]
 801292a:	683b      	ldr	r3, [r7, #0]
 801292c:	781b      	ldrb	r3, [r3, #0]
 801292e:	009b      	lsls	r3, r3, #2
 8012930:	441a      	add	r2, r3
 8012932:	89fb      	ldrh	r3, [r7, #14]
 8012934:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012938:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801293c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012940:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012944:	b29b      	uxth	r3, r3
 8012946:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8012948:	683b      	ldr	r3, [r7, #0]
 801294a:	78db      	ldrb	r3, [r3, #3]
 801294c:	2b01      	cmp	r3, #1
 801294e:	d06c      	beq.n	8012a2a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8012950:	687a      	ldr	r2, [r7, #4]
 8012952:	683b      	ldr	r3, [r7, #0]
 8012954:	781b      	ldrb	r3, [r3, #0]
 8012956:	009b      	lsls	r3, r3, #2
 8012958:	4413      	add	r3, r2
 801295a:	881b      	ldrh	r3, [r3, #0]
 801295c:	b29b      	uxth	r3, r3
 801295e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012962:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012966:	81bb      	strh	r3, [r7, #12]
 8012968:	89bb      	ldrh	r3, [r7, #12]
 801296a:	f083 0320 	eor.w	r3, r3, #32
 801296e:	81bb      	strh	r3, [r7, #12]
 8012970:	687a      	ldr	r2, [r7, #4]
 8012972:	683b      	ldr	r3, [r7, #0]
 8012974:	781b      	ldrb	r3, [r3, #0]
 8012976:	009b      	lsls	r3, r3, #2
 8012978:	441a      	add	r2, r3
 801297a:	89bb      	ldrh	r3, [r7, #12]
 801297c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012980:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012984:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012988:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801298c:	b29b      	uxth	r3, r3
 801298e:	8013      	strh	r3, [r2, #0]
 8012990:	e04b      	b.n	8012a2a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8012992:	687a      	ldr	r2, [r7, #4]
 8012994:	683b      	ldr	r3, [r7, #0]
 8012996:	781b      	ldrb	r3, [r3, #0]
 8012998:	009b      	lsls	r3, r3, #2
 801299a:	4413      	add	r3, r2
 801299c:	881b      	ldrh	r3, [r3, #0]
 801299e:	82fb      	strh	r3, [r7, #22]
 80129a0:	8afb      	ldrh	r3, [r7, #22]
 80129a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80129a6:	2b00      	cmp	r3, #0
 80129a8:	d01b      	beq.n	80129e2 <USB_EPClearStall+0xfc>
 80129aa:	687a      	ldr	r2, [r7, #4]
 80129ac:	683b      	ldr	r3, [r7, #0]
 80129ae:	781b      	ldrb	r3, [r3, #0]
 80129b0:	009b      	lsls	r3, r3, #2
 80129b2:	4413      	add	r3, r2
 80129b4:	881b      	ldrh	r3, [r3, #0]
 80129b6:	b29b      	uxth	r3, r3
 80129b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80129bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80129c0:	82bb      	strh	r3, [r7, #20]
 80129c2:	687a      	ldr	r2, [r7, #4]
 80129c4:	683b      	ldr	r3, [r7, #0]
 80129c6:	781b      	ldrb	r3, [r3, #0]
 80129c8:	009b      	lsls	r3, r3, #2
 80129ca:	441a      	add	r2, r3
 80129cc:	8abb      	ldrh	r3, [r7, #20]
 80129ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80129d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80129d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80129da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80129de:	b29b      	uxth	r3, r3
 80129e0:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80129e2:	687a      	ldr	r2, [r7, #4]
 80129e4:	683b      	ldr	r3, [r7, #0]
 80129e6:	781b      	ldrb	r3, [r3, #0]
 80129e8:	009b      	lsls	r3, r3, #2
 80129ea:	4413      	add	r3, r2
 80129ec:	881b      	ldrh	r3, [r3, #0]
 80129ee:	b29b      	uxth	r3, r3
 80129f0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80129f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80129f8:	827b      	strh	r3, [r7, #18]
 80129fa:	8a7b      	ldrh	r3, [r7, #18]
 80129fc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012a00:	827b      	strh	r3, [r7, #18]
 8012a02:	8a7b      	ldrh	r3, [r7, #18]
 8012a04:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012a08:	827b      	strh	r3, [r7, #18]
 8012a0a:	687a      	ldr	r2, [r7, #4]
 8012a0c:	683b      	ldr	r3, [r7, #0]
 8012a0e:	781b      	ldrb	r3, [r3, #0]
 8012a10:	009b      	lsls	r3, r3, #2
 8012a12:	441a      	add	r2, r3
 8012a14:	8a7b      	ldrh	r3, [r7, #18]
 8012a16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012a1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012a1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012a22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012a26:	b29b      	uxth	r3, r3
 8012a28:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012a2a:	2300      	movs	r3, #0
}
 8012a2c:	4618      	mov	r0, r3
 8012a2e:	371c      	adds	r7, #28
 8012a30:	46bd      	mov	sp, r7
 8012a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a36:	4770      	bx	lr

08012a38 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8012a38:	b480      	push	{r7}
 8012a3a:	b083      	sub	sp, #12
 8012a3c:	af00      	add	r7, sp, #0
 8012a3e:	6078      	str	r0, [r7, #4]
 8012a40:	460b      	mov	r3, r1
 8012a42:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8012a44:	78fb      	ldrb	r3, [r7, #3]
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d103      	bne.n	8012a52 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	2280      	movs	r2, #128	@ 0x80
 8012a4e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8012a52:	2300      	movs	r3, #0
}
 8012a54:	4618      	mov	r0, r3
 8012a56:	370c      	adds	r7, #12
 8012a58:	46bd      	mov	sp, r7
 8012a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a5e:	4770      	bx	lr

08012a60 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8012a60:	b480      	push	{r7}
 8012a62:	b083      	sub	sp, #12
 8012a64:	af00      	add	r7, sp, #0
 8012a66:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8012a6e:	b29b      	uxth	r3, r3
 8012a70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012a74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012a78:	b29a      	uxth	r2, r3
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8012a80:	2300      	movs	r3, #0
}
 8012a82:	4618      	mov	r0, r3
 8012a84:	370c      	adds	r7, #12
 8012a86:	46bd      	mov	sp, r7
 8012a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a8c:	4770      	bx	lr

08012a8e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8012a8e:	b480      	push	{r7}
 8012a90:	b085      	sub	sp, #20
 8012a92:	af00      	add	r7, sp, #0
 8012a94:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8012a9c:	b29b      	uxth	r3, r3
 8012a9e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8012aa0:	68fb      	ldr	r3, [r7, #12]
}
 8012aa2:	4618      	mov	r0, r3
 8012aa4:	3714      	adds	r7, #20
 8012aa6:	46bd      	mov	sp, r7
 8012aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aac:	4770      	bx	lr

08012aae <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8012aae:	b480      	push	{r7}
 8012ab0:	b08b      	sub	sp, #44	@ 0x2c
 8012ab2:	af00      	add	r7, sp, #0
 8012ab4:	60f8      	str	r0, [r7, #12]
 8012ab6:	60b9      	str	r1, [r7, #8]
 8012ab8:	4611      	mov	r1, r2
 8012aba:	461a      	mov	r2, r3
 8012abc:	460b      	mov	r3, r1
 8012abe:	80fb      	strh	r3, [r7, #6]
 8012ac0:	4613      	mov	r3, r2
 8012ac2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8012ac4:	88bb      	ldrh	r3, [r7, #4]
 8012ac6:	3301      	adds	r3, #1
 8012ac8:	085b      	lsrs	r3, r3, #1
 8012aca:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8012acc:	68fb      	ldr	r3, [r7, #12]
 8012ace:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8012ad0:	68bb      	ldr	r3, [r7, #8]
 8012ad2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8012ad4:	88fa      	ldrh	r2, [r7, #6]
 8012ad6:	697b      	ldr	r3, [r7, #20]
 8012ad8:	4413      	add	r3, r2
 8012ada:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012ade:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012ae0:	69bb      	ldr	r3, [r7, #24]
 8012ae2:	627b      	str	r3, [r7, #36]	@ 0x24
 8012ae4:	e01b      	b.n	8012b1e <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 8012ae6:	69fb      	ldr	r3, [r7, #28]
 8012ae8:	781b      	ldrb	r3, [r3, #0]
 8012aea:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8012aec:	69fb      	ldr	r3, [r7, #28]
 8012aee:	3301      	adds	r3, #1
 8012af0:	781b      	ldrb	r3, [r3, #0]
 8012af2:	021b      	lsls	r3, r3, #8
 8012af4:	b21a      	sxth	r2, r3
 8012af6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012afa:	4313      	orrs	r3, r2
 8012afc:	b21b      	sxth	r3, r3
 8012afe:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8012b00:	6a3b      	ldr	r3, [r7, #32]
 8012b02:	8a7a      	ldrh	r2, [r7, #18]
 8012b04:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8012b06:	6a3b      	ldr	r3, [r7, #32]
 8012b08:	3302      	adds	r3, #2
 8012b0a:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8012b0c:	69fb      	ldr	r3, [r7, #28]
 8012b0e:	3301      	adds	r3, #1
 8012b10:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8012b12:	69fb      	ldr	r3, [r7, #28]
 8012b14:	3301      	adds	r3, #1
 8012b16:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8012b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b1a:	3b01      	subs	r3, #1
 8012b1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8012b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	d1e0      	bne.n	8012ae6 <USB_WritePMA+0x38>
  }
}
 8012b24:	bf00      	nop
 8012b26:	bf00      	nop
 8012b28:	372c      	adds	r7, #44	@ 0x2c
 8012b2a:	46bd      	mov	sp, r7
 8012b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b30:	4770      	bx	lr

08012b32 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8012b32:	b480      	push	{r7}
 8012b34:	b08b      	sub	sp, #44	@ 0x2c
 8012b36:	af00      	add	r7, sp, #0
 8012b38:	60f8      	str	r0, [r7, #12]
 8012b3a:	60b9      	str	r1, [r7, #8]
 8012b3c:	4611      	mov	r1, r2
 8012b3e:	461a      	mov	r2, r3
 8012b40:	460b      	mov	r3, r1
 8012b42:	80fb      	strh	r3, [r7, #6]
 8012b44:	4613      	mov	r3, r2
 8012b46:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8012b48:	88bb      	ldrh	r3, [r7, #4]
 8012b4a:	085b      	lsrs	r3, r3, #1
 8012b4c:	b29b      	uxth	r3, r3
 8012b4e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8012b54:	68bb      	ldr	r3, [r7, #8]
 8012b56:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8012b58:	88fa      	ldrh	r2, [r7, #6]
 8012b5a:	697b      	ldr	r3, [r7, #20]
 8012b5c:	4413      	add	r3, r2
 8012b5e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012b62:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012b64:	69bb      	ldr	r3, [r7, #24]
 8012b66:	627b      	str	r3, [r7, #36]	@ 0x24
 8012b68:	e018      	b.n	8012b9c <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8012b6a:	6a3b      	ldr	r3, [r7, #32]
 8012b6c:	881b      	ldrh	r3, [r3, #0]
 8012b6e:	b29b      	uxth	r3, r3
 8012b70:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8012b72:	6a3b      	ldr	r3, [r7, #32]
 8012b74:	3302      	adds	r3, #2
 8012b76:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8012b78:	693b      	ldr	r3, [r7, #16]
 8012b7a:	b2da      	uxtb	r2, r3
 8012b7c:	69fb      	ldr	r3, [r7, #28]
 8012b7e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8012b80:	69fb      	ldr	r3, [r7, #28]
 8012b82:	3301      	adds	r3, #1
 8012b84:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8012b86:	693b      	ldr	r3, [r7, #16]
 8012b88:	0a1b      	lsrs	r3, r3, #8
 8012b8a:	b2da      	uxtb	r2, r3
 8012b8c:	69fb      	ldr	r3, [r7, #28]
 8012b8e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8012b90:	69fb      	ldr	r3, [r7, #28]
 8012b92:	3301      	adds	r3, #1
 8012b94:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8012b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b98:	3b01      	subs	r3, #1
 8012b9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8012b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d1e3      	bne.n	8012b6a <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8012ba2:	88bb      	ldrh	r3, [r7, #4]
 8012ba4:	f003 0301 	and.w	r3, r3, #1
 8012ba8:	b29b      	uxth	r3, r3
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	d007      	beq.n	8012bbe <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8012bae:	6a3b      	ldr	r3, [r7, #32]
 8012bb0:	881b      	ldrh	r3, [r3, #0]
 8012bb2:	b29b      	uxth	r3, r3
 8012bb4:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8012bb6:	693b      	ldr	r3, [r7, #16]
 8012bb8:	b2da      	uxtb	r2, r3
 8012bba:	69fb      	ldr	r3, [r7, #28]
 8012bbc:	701a      	strb	r2, [r3, #0]
  }
}
 8012bbe:	bf00      	nop
 8012bc0:	372c      	adds	r7, #44	@ 0x2c
 8012bc2:	46bd      	mov	sp, r7
 8012bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bc8:	4770      	bx	lr
	...

08012bcc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012bcc:	b580      	push	{r7, lr}
 8012bce:	b084      	sub	sp, #16
 8012bd0:	af00      	add	r7, sp, #0
 8012bd2:	6078      	str	r0, [r7, #4]
 8012bd4:	460b      	mov	r3, r1
 8012bd6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8012bd8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8012bdc:	f006 f998 	bl	8018f10 <USBD_static_malloc>
 8012be0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8012be2:	68fb      	ldr	r3, [r7, #12]
 8012be4:	2b00      	cmp	r3, #0
 8012be6:	d109      	bne.n	8012bfc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012bee:	687b      	ldr	r3, [r7, #4]
 8012bf0:	32b0      	adds	r2, #176	@ 0xb0
 8012bf2:	2100      	movs	r1, #0
 8012bf4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8012bf8:	2302      	movs	r3, #2
 8012bfa:	e0d4      	b.n	8012da6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8012bfc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8012c00:	2100      	movs	r1, #0
 8012c02:	68f8      	ldr	r0, [r7, #12]
 8012c04:	f008 fba5 	bl	801b352 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	32b0      	adds	r2, #176	@ 0xb0
 8012c12:	68f9      	ldr	r1, [r7, #12]
 8012c14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	32b0      	adds	r2, #176	@ 0xb0
 8012c22:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	7c1b      	ldrb	r3, [r3, #16]
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	d138      	bne.n	8012ca6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8012c34:	4b5e      	ldr	r3, [pc, #376]	@ (8012db0 <USBD_CDC_Init+0x1e4>)
 8012c36:	7819      	ldrb	r1, [r3, #0]
 8012c38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012c3c:	2202      	movs	r2, #2
 8012c3e:	6878      	ldr	r0, [r7, #4]
 8012c40:	f006 f80d 	bl	8018c5e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8012c44:	4b5a      	ldr	r3, [pc, #360]	@ (8012db0 <USBD_CDC_Init+0x1e4>)
 8012c46:	781b      	ldrb	r3, [r3, #0]
 8012c48:	f003 020f 	and.w	r2, r3, #15
 8012c4c:	6879      	ldr	r1, [r7, #4]
 8012c4e:	4613      	mov	r3, r2
 8012c50:	009b      	lsls	r3, r3, #2
 8012c52:	4413      	add	r3, r2
 8012c54:	009b      	lsls	r3, r3, #2
 8012c56:	440b      	add	r3, r1
 8012c58:	3324      	adds	r3, #36	@ 0x24
 8012c5a:	2201      	movs	r2, #1
 8012c5c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8012c5e:	4b55      	ldr	r3, [pc, #340]	@ (8012db4 <USBD_CDC_Init+0x1e8>)
 8012c60:	7819      	ldrb	r1, [r3, #0]
 8012c62:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012c66:	2202      	movs	r2, #2
 8012c68:	6878      	ldr	r0, [r7, #4]
 8012c6a:	f005 fff8 	bl	8018c5e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8012c6e:	4b51      	ldr	r3, [pc, #324]	@ (8012db4 <USBD_CDC_Init+0x1e8>)
 8012c70:	781b      	ldrb	r3, [r3, #0]
 8012c72:	f003 020f 	and.w	r2, r3, #15
 8012c76:	6879      	ldr	r1, [r7, #4]
 8012c78:	4613      	mov	r3, r2
 8012c7a:	009b      	lsls	r3, r3, #2
 8012c7c:	4413      	add	r3, r2
 8012c7e:	009b      	lsls	r3, r3, #2
 8012c80:	440b      	add	r3, r1
 8012c82:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8012c86:	2201      	movs	r2, #1
 8012c88:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8012c8a:	4b4b      	ldr	r3, [pc, #300]	@ (8012db8 <USBD_CDC_Init+0x1ec>)
 8012c8c:	781b      	ldrb	r3, [r3, #0]
 8012c8e:	f003 020f 	and.w	r2, r3, #15
 8012c92:	6879      	ldr	r1, [r7, #4]
 8012c94:	4613      	mov	r3, r2
 8012c96:	009b      	lsls	r3, r3, #2
 8012c98:	4413      	add	r3, r2
 8012c9a:	009b      	lsls	r3, r3, #2
 8012c9c:	440b      	add	r3, r1
 8012c9e:	3326      	adds	r3, #38	@ 0x26
 8012ca0:	2210      	movs	r2, #16
 8012ca2:	801a      	strh	r2, [r3, #0]
 8012ca4:	e035      	b.n	8012d12 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8012ca6:	4b42      	ldr	r3, [pc, #264]	@ (8012db0 <USBD_CDC_Init+0x1e4>)
 8012ca8:	7819      	ldrb	r1, [r3, #0]
 8012caa:	2340      	movs	r3, #64	@ 0x40
 8012cac:	2202      	movs	r2, #2
 8012cae:	6878      	ldr	r0, [r7, #4]
 8012cb0:	f005 ffd5 	bl	8018c5e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8012cb4:	4b3e      	ldr	r3, [pc, #248]	@ (8012db0 <USBD_CDC_Init+0x1e4>)
 8012cb6:	781b      	ldrb	r3, [r3, #0]
 8012cb8:	f003 020f 	and.w	r2, r3, #15
 8012cbc:	6879      	ldr	r1, [r7, #4]
 8012cbe:	4613      	mov	r3, r2
 8012cc0:	009b      	lsls	r3, r3, #2
 8012cc2:	4413      	add	r3, r2
 8012cc4:	009b      	lsls	r3, r3, #2
 8012cc6:	440b      	add	r3, r1
 8012cc8:	3324      	adds	r3, #36	@ 0x24
 8012cca:	2201      	movs	r2, #1
 8012ccc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8012cce:	4b39      	ldr	r3, [pc, #228]	@ (8012db4 <USBD_CDC_Init+0x1e8>)
 8012cd0:	7819      	ldrb	r1, [r3, #0]
 8012cd2:	2340      	movs	r3, #64	@ 0x40
 8012cd4:	2202      	movs	r2, #2
 8012cd6:	6878      	ldr	r0, [r7, #4]
 8012cd8:	f005 ffc1 	bl	8018c5e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8012cdc:	4b35      	ldr	r3, [pc, #212]	@ (8012db4 <USBD_CDC_Init+0x1e8>)
 8012cde:	781b      	ldrb	r3, [r3, #0]
 8012ce0:	f003 020f 	and.w	r2, r3, #15
 8012ce4:	6879      	ldr	r1, [r7, #4]
 8012ce6:	4613      	mov	r3, r2
 8012ce8:	009b      	lsls	r3, r3, #2
 8012cea:	4413      	add	r3, r2
 8012cec:	009b      	lsls	r3, r3, #2
 8012cee:	440b      	add	r3, r1
 8012cf0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8012cf4:	2201      	movs	r2, #1
 8012cf6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8012cf8:	4b2f      	ldr	r3, [pc, #188]	@ (8012db8 <USBD_CDC_Init+0x1ec>)
 8012cfa:	781b      	ldrb	r3, [r3, #0]
 8012cfc:	f003 020f 	and.w	r2, r3, #15
 8012d00:	6879      	ldr	r1, [r7, #4]
 8012d02:	4613      	mov	r3, r2
 8012d04:	009b      	lsls	r3, r3, #2
 8012d06:	4413      	add	r3, r2
 8012d08:	009b      	lsls	r3, r3, #2
 8012d0a:	440b      	add	r3, r1
 8012d0c:	3326      	adds	r3, #38	@ 0x26
 8012d0e:	2210      	movs	r2, #16
 8012d10:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8012d12:	4b29      	ldr	r3, [pc, #164]	@ (8012db8 <USBD_CDC_Init+0x1ec>)
 8012d14:	7819      	ldrb	r1, [r3, #0]
 8012d16:	2308      	movs	r3, #8
 8012d18:	2203      	movs	r2, #3
 8012d1a:	6878      	ldr	r0, [r7, #4]
 8012d1c:	f005 ff9f 	bl	8018c5e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8012d20:	4b25      	ldr	r3, [pc, #148]	@ (8012db8 <USBD_CDC_Init+0x1ec>)
 8012d22:	781b      	ldrb	r3, [r3, #0]
 8012d24:	f003 020f 	and.w	r2, r3, #15
 8012d28:	6879      	ldr	r1, [r7, #4]
 8012d2a:	4613      	mov	r3, r2
 8012d2c:	009b      	lsls	r3, r3, #2
 8012d2e:	4413      	add	r3, r2
 8012d30:	009b      	lsls	r3, r3, #2
 8012d32:	440b      	add	r3, r1
 8012d34:	3324      	adds	r3, #36	@ 0x24
 8012d36:	2201      	movs	r2, #1
 8012d38:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	2200      	movs	r2, #0
 8012d3e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012d48:	687a      	ldr	r2, [r7, #4]
 8012d4a:	33b0      	adds	r3, #176	@ 0xb0
 8012d4c:	009b      	lsls	r3, r3, #2
 8012d4e:	4413      	add	r3, r2
 8012d50:	685b      	ldr	r3, [r3, #4]
 8012d52:	681b      	ldr	r3, [r3, #0]
 8012d54:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	2200      	movs	r2, #0
 8012d5a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	2200      	movs	r2, #0
 8012d62:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8012d66:	68fb      	ldr	r3, [r7, #12]
 8012d68:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8012d6c:	2b00      	cmp	r3, #0
 8012d6e:	d101      	bne.n	8012d74 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8012d70:	2302      	movs	r3, #2
 8012d72:	e018      	b.n	8012da6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	7c1b      	ldrb	r3, [r3, #16]
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	d10a      	bne.n	8012d92 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8012d7c:	4b0d      	ldr	r3, [pc, #52]	@ (8012db4 <USBD_CDC_Init+0x1e8>)
 8012d7e:	7819      	ldrb	r1, [r3, #0]
 8012d80:	68fb      	ldr	r3, [r7, #12]
 8012d82:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012d86:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012d8a:	6878      	ldr	r0, [r7, #4]
 8012d8c:	f006 f856 	bl	8018e3c <USBD_LL_PrepareReceive>
 8012d90:	e008      	b.n	8012da4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8012d92:	4b08      	ldr	r3, [pc, #32]	@ (8012db4 <USBD_CDC_Init+0x1e8>)
 8012d94:	7819      	ldrb	r1, [r3, #0]
 8012d96:	68fb      	ldr	r3, [r7, #12]
 8012d98:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012d9c:	2340      	movs	r3, #64	@ 0x40
 8012d9e:	6878      	ldr	r0, [r7, #4]
 8012da0:	f006 f84c 	bl	8018e3c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012da4:	2300      	movs	r3, #0
}
 8012da6:	4618      	mov	r0, r3
 8012da8:	3710      	adds	r7, #16
 8012daa:	46bd      	mov	sp, r7
 8012dac:	bd80      	pop	{r7, pc}
 8012dae:	bf00      	nop
 8012db0:	200000bf 	.word	0x200000bf
 8012db4:	200000c0 	.word	0x200000c0
 8012db8:	200000c1 	.word	0x200000c1

08012dbc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012dbc:	b580      	push	{r7, lr}
 8012dbe:	b082      	sub	sp, #8
 8012dc0:	af00      	add	r7, sp, #0
 8012dc2:	6078      	str	r0, [r7, #4]
 8012dc4:	460b      	mov	r3, r1
 8012dc6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8012dc8:	4b3a      	ldr	r3, [pc, #232]	@ (8012eb4 <USBD_CDC_DeInit+0xf8>)
 8012dca:	781b      	ldrb	r3, [r3, #0]
 8012dcc:	4619      	mov	r1, r3
 8012dce:	6878      	ldr	r0, [r7, #4]
 8012dd0:	f005 ff6b 	bl	8018caa <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8012dd4:	4b37      	ldr	r3, [pc, #220]	@ (8012eb4 <USBD_CDC_DeInit+0xf8>)
 8012dd6:	781b      	ldrb	r3, [r3, #0]
 8012dd8:	f003 020f 	and.w	r2, r3, #15
 8012ddc:	6879      	ldr	r1, [r7, #4]
 8012dde:	4613      	mov	r3, r2
 8012de0:	009b      	lsls	r3, r3, #2
 8012de2:	4413      	add	r3, r2
 8012de4:	009b      	lsls	r3, r3, #2
 8012de6:	440b      	add	r3, r1
 8012de8:	3324      	adds	r3, #36	@ 0x24
 8012dea:	2200      	movs	r2, #0
 8012dec:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8012dee:	4b32      	ldr	r3, [pc, #200]	@ (8012eb8 <USBD_CDC_DeInit+0xfc>)
 8012df0:	781b      	ldrb	r3, [r3, #0]
 8012df2:	4619      	mov	r1, r3
 8012df4:	6878      	ldr	r0, [r7, #4]
 8012df6:	f005 ff58 	bl	8018caa <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8012dfa:	4b2f      	ldr	r3, [pc, #188]	@ (8012eb8 <USBD_CDC_DeInit+0xfc>)
 8012dfc:	781b      	ldrb	r3, [r3, #0]
 8012dfe:	f003 020f 	and.w	r2, r3, #15
 8012e02:	6879      	ldr	r1, [r7, #4]
 8012e04:	4613      	mov	r3, r2
 8012e06:	009b      	lsls	r3, r3, #2
 8012e08:	4413      	add	r3, r2
 8012e0a:	009b      	lsls	r3, r3, #2
 8012e0c:	440b      	add	r3, r1
 8012e0e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8012e12:	2200      	movs	r2, #0
 8012e14:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8012e16:	4b29      	ldr	r3, [pc, #164]	@ (8012ebc <USBD_CDC_DeInit+0x100>)
 8012e18:	781b      	ldrb	r3, [r3, #0]
 8012e1a:	4619      	mov	r1, r3
 8012e1c:	6878      	ldr	r0, [r7, #4]
 8012e1e:	f005 ff44 	bl	8018caa <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8012e22:	4b26      	ldr	r3, [pc, #152]	@ (8012ebc <USBD_CDC_DeInit+0x100>)
 8012e24:	781b      	ldrb	r3, [r3, #0]
 8012e26:	f003 020f 	and.w	r2, r3, #15
 8012e2a:	6879      	ldr	r1, [r7, #4]
 8012e2c:	4613      	mov	r3, r2
 8012e2e:	009b      	lsls	r3, r3, #2
 8012e30:	4413      	add	r3, r2
 8012e32:	009b      	lsls	r3, r3, #2
 8012e34:	440b      	add	r3, r1
 8012e36:	3324      	adds	r3, #36	@ 0x24
 8012e38:	2200      	movs	r2, #0
 8012e3a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8012e3c:	4b1f      	ldr	r3, [pc, #124]	@ (8012ebc <USBD_CDC_DeInit+0x100>)
 8012e3e:	781b      	ldrb	r3, [r3, #0]
 8012e40:	f003 020f 	and.w	r2, r3, #15
 8012e44:	6879      	ldr	r1, [r7, #4]
 8012e46:	4613      	mov	r3, r2
 8012e48:	009b      	lsls	r3, r3, #2
 8012e4a:	4413      	add	r3, r2
 8012e4c:	009b      	lsls	r3, r3, #2
 8012e4e:	440b      	add	r3, r1
 8012e50:	3326      	adds	r3, #38	@ 0x26
 8012e52:	2200      	movs	r2, #0
 8012e54:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	32b0      	adds	r2, #176	@ 0xb0
 8012e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d01f      	beq.n	8012ea8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012e6e:	687a      	ldr	r2, [r7, #4]
 8012e70:	33b0      	adds	r3, #176	@ 0xb0
 8012e72:	009b      	lsls	r3, r3, #2
 8012e74:	4413      	add	r3, r2
 8012e76:	685b      	ldr	r3, [r3, #4]
 8012e78:	685b      	ldr	r3, [r3, #4]
 8012e7a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	32b0      	adds	r2, #176	@ 0xb0
 8012e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012e8a:	4618      	mov	r0, r3
 8012e8c:	f006 f84e 	bl	8018f2c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012e96:	687b      	ldr	r3, [r7, #4]
 8012e98:	32b0      	adds	r2, #176	@ 0xb0
 8012e9a:	2100      	movs	r1, #0
 8012e9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	2200      	movs	r2, #0
 8012ea4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8012ea8:	2300      	movs	r3, #0
}
 8012eaa:	4618      	mov	r0, r3
 8012eac:	3708      	adds	r7, #8
 8012eae:	46bd      	mov	sp, r7
 8012eb0:	bd80      	pop	{r7, pc}
 8012eb2:	bf00      	nop
 8012eb4:	200000bf 	.word	0x200000bf
 8012eb8:	200000c0 	.word	0x200000c0
 8012ebc:	200000c1 	.word	0x200000c1

08012ec0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8012ec0:	b580      	push	{r7, lr}
 8012ec2:	b086      	sub	sp, #24
 8012ec4:	af00      	add	r7, sp, #0
 8012ec6:	6078      	str	r0, [r7, #4]
 8012ec8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	32b0      	adds	r2, #176	@ 0xb0
 8012ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012ed8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8012eda:	2300      	movs	r3, #0
 8012edc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8012ede:	2300      	movs	r3, #0
 8012ee0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8012ee2:	2300      	movs	r3, #0
 8012ee4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8012ee6:	693b      	ldr	r3, [r7, #16]
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	d101      	bne.n	8012ef0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8012eec:	2303      	movs	r3, #3
 8012eee:	e0bf      	b.n	8013070 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012ef0:	683b      	ldr	r3, [r7, #0]
 8012ef2:	781b      	ldrb	r3, [r3, #0]
 8012ef4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	d050      	beq.n	8012f9e <USBD_CDC_Setup+0xde>
 8012efc:	2b20      	cmp	r3, #32
 8012efe:	f040 80af 	bne.w	8013060 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8012f02:	683b      	ldr	r3, [r7, #0]
 8012f04:	88db      	ldrh	r3, [r3, #6]
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	d03a      	beq.n	8012f80 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8012f0a:	683b      	ldr	r3, [r7, #0]
 8012f0c:	781b      	ldrb	r3, [r3, #0]
 8012f0e:	b25b      	sxtb	r3, r3
 8012f10:	2b00      	cmp	r3, #0
 8012f12:	da1b      	bge.n	8012f4c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012f1a:	687a      	ldr	r2, [r7, #4]
 8012f1c:	33b0      	adds	r3, #176	@ 0xb0
 8012f1e:	009b      	lsls	r3, r3, #2
 8012f20:	4413      	add	r3, r2
 8012f22:	685b      	ldr	r3, [r3, #4]
 8012f24:	689b      	ldr	r3, [r3, #8]
 8012f26:	683a      	ldr	r2, [r7, #0]
 8012f28:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8012f2a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8012f2c:	683a      	ldr	r2, [r7, #0]
 8012f2e:	88d2      	ldrh	r2, [r2, #6]
 8012f30:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8012f32:	683b      	ldr	r3, [r7, #0]
 8012f34:	88db      	ldrh	r3, [r3, #6]
 8012f36:	2b07      	cmp	r3, #7
 8012f38:	bf28      	it	cs
 8012f3a:	2307      	movcs	r3, #7
 8012f3c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8012f3e:	693b      	ldr	r3, [r7, #16]
 8012f40:	89fa      	ldrh	r2, [r7, #14]
 8012f42:	4619      	mov	r1, r3
 8012f44:	6878      	ldr	r0, [r7, #4]
 8012f46:	f001 fd2b 	bl	80149a0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8012f4a:	e090      	b.n	801306e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8012f4c:	683b      	ldr	r3, [r7, #0]
 8012f4e:	785a      	ldrb	r2, [r3, #1]
 8012f50:	693b      	ldr	r3, [r7, #16]
 8012f52:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8012f56:	683b      	ldr	r3, [r7, #0]
 8012f58:	88db      	ldrh	r3, [r3, #6]
 8012f5a:	2b3f      	cmp	r3, #63	@ 0x3f
 8012f5c:	d803      	bhi.n	8012f66 <USBD_CDC_Setup+0xa6>
 8012f5e:	683b      	ldr	r3, [r7, #0]
 8012f60:	88db      	ldrh	r3, [r3, #6]
 8012f62:	b2da      	uxtb	r2, r3
 8012f64:	e000      	b.n	8012f68 <USBD_CDC_Setup+0xa8>
 8012f66:	2240      	movs	r2, #64	@ 0x40
 8012f68:	693b      	ldr	r3, [r7, #16]
 8012f6a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8012f6e:	6939      	ldr	r1, [r7, #16]
 8012f70:	693b      	ldr	r3, [r7, #16]
 8012f72:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8012f76:	461a      	mov	r2, r3
 8012f78:	6878      	ldr	r0, [r7, #4]
 8012f7a:	f001 fd3d 	bl	80149f8 <USBD_CtlPrepareRx>
      break;
 8012f7e:	e076      	b.n	801306e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012f86:	687a      	ldr	r2, [r7, #4]
 8012f88:	33b0      	adds	r3, #176	@ 0xb0
 8012f8a:	009b      	lsls	r3, r3, #2
 8012f8c:	4413      	add	r3, r2
 8012f8e:	685b      	ldr	r3, [r3, #4]
 8012f90:	689b      	ldr	r3, [r3, #8]
 8012f92:	683a      	ldr	r2, [r7, #0]
 8012f94:	7850      	ldrb	r0, [r2, #1]
 8012f96:	2200      	movs	r2, #0
 8012f98:	6839      	ldr	r1, [r7, #0]
 8012f9a:	4798      	blx	r3
      break;
 8012f9c:	e067      	b.n	801306e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012f9e:	683b      	ldr	r3, [r7, #0]
 8012fa0:	785b      	ldrb	r3, [r3, #1]
 8012fa2:	2b0b      	cmp	r3, #11
 8012fa4:	d851      	bhi.n	801304a <USBD_CDC_Setup+0x18a>
 8012fa6:	a201      	add	r2, pc, #4	@ (adr r2, 8012fac <USBD_CDC_Setup+0xec>)
 8012fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012fac:	08012fdd 	.word	0x08012fdd
 8012fb0:	08013059 	.word	0x08013059
 8012fb4:	0801304b 	.word	0x0801304b
 8012fb8:	0801304b 	.word	0x0801304b
 8012fbc:	0801304b 	.word	0x0801304b
 8012fc0:	0801304b 	.word	0x0801304b
 8012fc4:	0801304b 	.word	0x0801304b
 8012fc8:	0801304b 	.word	0x0801304b
 8012fcc:	0801304b 	.word	0x0801304b
 8012fd0:	0801304b 	.word	0x0801304b
 8012fd4:	08013007 	.word	0x08013007
 8012fd8:	08013031 	.word	0x08013031
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012fdc:	687b      	ldr	r3, [r7, #4]
 8012fde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012fe2:	b2db      	uxtb	r3, r3
 8012fe4:	2b03      	cmp	r3, #3
 8012fe6:	d107      	bne.n	8012ff8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8012fe8:	f107 030a 	add.w	r3, r7, #10
 8012fec:	2202      	movs	r2, #2
 8012fee:	4619      	mov	r1, r3
 8012ff0:	6878      	ldr	r0, [r7, #4]
 8012ff2:	f001 fcd5 	bl	80149a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012ff6:	e032      	b.n	801305e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8012ff8:	6839      	ldr	r1, [r7, #0]
 8012ffa:	6878      	ldr	r0, [r7, #4]
 8012ffc:	f001 fc53 	bl	80148a6 <USBD_CtlError>
            ret = USBD_FAIL;
 8013000:	2303      	movs	r3, #3
 8013002:	75fb      	strb	r3, [r7, #23]
          break;
 8013004:	e02b      	b.n	801305e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801300c:	b2db      	uxtb	r3, r3
 801300e:	2b03      	cmp	r3, #3
 8013010:	d107      	bne.n	8013022 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8013012:	f107 030d 	add.w	r3, r7, #13
 8013016:	2201      	movs	r2, #1
 8013018:	4619      	mov	r1, r3
 801301a:	6878      	ldr	r0, [r7, #4]
 801301c:	f001 fcc0 	bl	80149a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013020:	e01d      	b.n	801305e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8013022:	6839      	ldr	r1, [r7, #0]
 8013024:	6878      	ldr	r0, [r7, #4]
 8013026:	f001 fc3e 	bl	80148a6 <USBD_CtlError>
            ret = USBD_FAIL;
 801302a:	2303      	movs	r3, #3
 801302c:	75fb      	strb	r3, [r7, #23]
          break;
 801302e:	e016      	b.n	801305e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8013030:	687b      	ldr	r3, [r7, #4]
 8013032:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013036:	b2db      	uxtb	r3, r3
 8013038:	2b03      	cmp	r3, #3
 801303a:	d00f      	beq.n	801305c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 801303c:	6839      	ldr	r1, [r7, #0]
 801303e:	6878      	ldr	r0, [r7, #4]
 8013040:	f001 fc31 	bl	80148a6 <USBD_CtlError>
            ret = USBD_FAIL;
 8013044:	2303      	movs	r3, #3
 8013046:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8013048:	e008      	b.n	801305c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801304a:	6839      	ldr	r1, [r7, #0]
 801304c:	6878      	ldr	r0, [r7, #4]
 801304e:	f001 fc2a 	bl	80148a6 <USBD_CtlError>
          ret = USBD_FAIL;
 8013052:	2303      	movs	r3, #3
 8013054:	75fb      	strb	r3, [r7, #23]
          break;
 8013056:	e002      	b.n	801305e <USBD_CDC_Setup+0x19e>
          break;
 8013058:	bf00      	nop
 801305a:	e008      	b.n	801306e <USBD_CDC_Setup+0x1ae>
          break;
 801305c:	bf00      	nop
      }
      break;
 801305e:	e006      	b.n	801306e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8013060:	6839      	ldr	r1, [r7, #0]
 8013062:	6878      	ldr	r0, [r7, #4]
 8013064:	f001 fc1f 	bl	80148a6 <USBD_CtlError>
      ret = USBD_FAIL;
 8013068:	2303      	movs	r3, #3
 801306a:	75fb      	strb	r3, [r7, #23]
      break;
 801306c:	bf00      	nop
  }

  return (uint8_t)ret;
 801306e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013070:	4618      	mov	r0, r3
 8013072:	3718      	adds	r7, #24
 8013074:	46bd      	mov	sp, r7
 8013076:	bd80      	pop	{r7, pc}

08013078 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013078:	b580      	push	{r7, lr}
 801307a:	b084      	sub	sp, #16
 801307c:	af00      	add	r7, sp, #0
 801307e:	6078      	str	r0, [r7, #4]
 8013080:	460b      	mov	r3, r1
 8013082:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801308a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	32b0      	adds	r2, #176	@ 0xb0
 8013096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801309a:	2b00      	cmp	r3, #0
 801309c:	d101      	bne.n	80130a2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801309e:	2303      	movs	r3, #3
 80130a0:	e065      	b.n	801316e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	32b0      	adds	r2, #176	@ 0xb0
 80130ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80130b0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80130b2:	78fb      	ldrb	r3, [r7, #3]
 80130b4:	f003 020f 	and.w	r2, r3, #15
 80130b8:	6879      	ldr	r1, [r7, #4]
 80130ba:	4613      	mov	r3, r2
 80130bc:	009b      	lsls	r3, r3, #2
 80130be:	4413      	add	r3, r2
 80130c0:	009b      	lsls	r3, r3, #2
 80130c2:	440b      	add	r3, r1
 80130c4:	3318      	adds	r3, #24
 80130c6:	681b      	ldr	r3, [r3, #0]
 80130c8:	2b00      	cmp	r3, #0
 80130ca:	d02f      	beq.n	801312c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80130cc:	78fb      	ldrb	r3, [r7, #3]
 80130ce:	f003 020f 	and.w	r2, r3, #15
 80130d2:	6879      	ldr	r1, [r7, #4]
 80130d4:	4613      	mov	r3, r2
 80130d6:	009b      	lsls	r3, r3, #2
 80130d8:	4413      	add	r3, r2
 80130da:	009b      	lsls	r3, r3, #2
 80130dc:	440b      	add	r3, r1
 80130de:	3318      	adds	r3, #24
 80130e0:	681a      	ldr	r2, [r3, #0]
 80130e2:	78fb      	ldrb	r3, [r7, #3]
 80130e4:	f003 010f 	and.w	r1, r3, #15
 80130e8:	68f8      	ldr	r0, [r7, #12]
 80130ea:	460b      	mov	r3, r1
 80130ec:	009b      	lsls	r3, r3, #2
 80130ee:	440b      	add	r3, r1
 80130f0:	00db      	lsls	r3, r3, #3
 80130f2:	4403      	add	r3, r0
 80130f4:	3320      	adds	r3, #32
 80130f6:	681b      	ldr	r3, [r3, #0]
 80130f8:	fbb2 f1f3 	udiv	r1, r2, r3
 80130fc:	fb01 f303 	mul.w	r3, r1, r3
 8013100:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8013102:	2b00      	cmp	r3, #0
 8013104:	d112      	bne.n	801312c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8013106:	78fb      	ldrb	r3, [r7, #3]
 8013108:	f003 020f 	and.w	r2, r3, #15
 801310c:	6879      	ldr	r1, [r7, #4]
 801310e:	4613      	mov	r3, r2
 8013110:	009b      	lsls	r3, r3, #2
 8013112:	4413      	add	r3, r2
 8013114:	009b      	lsls	r3, r3, #2
 8013116:	440b      	add	r3, r1
 8013118:	3318      	adds	r3, #24
 801311a:	2200      	movs	r2, #0
 801311c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801311e:	78f9      	ldrb	r1, [r7, #3]
 8013120:	2300      	movs	r3, #0
 8013122:	2200      	movs	r2, #0
 8013124:	6878      	ldr	r0, [r7, #4]
 8013126:	f005 fe68 	bl	8018dfa <USBD_LL_Transmit>
 801312a:	e01f      	b.n	801316c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 801312c:	68bb      	ldr	r3, [r7, #8]
 801312e:	2200      	movs	r2, #0
 8013130:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8013134:	687b      	ldr	r3, [r7, #4]
 8013136:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801313a:	687a      	ldr	r2, [r7, #4]
 801313c:	33b0      	adds	r3, #176	@ 0xb0
 801313e:	009b      	lsls	r3, r3, #2
 8013140:	4413      	add	r3, r2
 8013142:	685b      	ldr	r3, [r3, #4]
 8013144:	691b      	ldr	r3, [r3, #16]
 8013146:	2b00      	cmp	r3, #0
 8013148:	d010      	beq.n	801316c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801314a:	687b      	ldr	r3, [r7, #4]
 801314c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8013150:	687a      	ldr	r2, [r7, #4]
 8013152:	33b0      	adds	r3, #176	@ 0xb0
 8013154:	009b      	lsls	r3, r3, #2
 8013156:	4413      	add	r3, r2
 8013158:	685b      	ldr	r3, [r3, #4]
 801315a:	691b      	ldr	r3, [r3, #16]
 801315c:	68ba      	ldr	r2, [r7, #8]
 801315e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8013162:	68ba      	ldr	r2, [r7, #8]
 8013164:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8013168:	78fa      	ldrb	r2, [r7, #3]
 801316a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 801316c:	2300      	movs	r3, #0
}
 801316e:	4618      	mov	r0, r3
 8013170:	3710      	adds	r7, #16
 8013172:	46bd      	mov	sp, r7
 8013174:	bd80      	pop	{r7, pc}

08013176 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013176:	b580      	push	{r7, lr}
 8013178:	b084      	sub	sp, #16
 801317a:	af00      	add	r7, sp, #0
 801317c:	6078      	str	r0, [r7, #4]
 801317e:	460b      	mov	r3, r1
 8013180:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	32b0      	adds	r2, #176	@ 0xb0
 801318c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013190:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	32b0      	adds	r2, #176	@ 0xb0
 801319c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d101      	bne.n	80131a8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80131a4:	2303      	movs	r3, #3
 80131a6:	e01a      	b.n	80131de <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80131a8:	78fb      	ldrb	r3, [r7, #3]
 80131aa:	4619      	mov	r1, r3
 80131ac:	6878      	ldr	r0, [r7, #4]
 80131ae:	f005 fe66 	bl	8018e7e <USBD_LL_GetRxDataSize>
 80131b2:	4602      	mov	r2, r0
 80131b4:	68fb      	ldr	r3, [r7, #12]
 80131b6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80131ba:	687b      	ldr	r3, [r7, #4]
 80131bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80131c0:	687a      	ldr	r2, [r7, #4]
 80131c2:	33b0      	adds	r3, #176	@ 0xb0
 80131c4:	009b      	lsls	r3, r3, #2
 80131c6:	4413      	add	r3, r2
 80131c8:	685b      	ldr	r3, [r3, #4]
 80131ca:	68db      	ldr	r3, [r3, #12]
 80131cc:	68fa      	ldr	r2, [r7, #12]
 80131ce:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80131d2:	68fa      	ldr	r2, [r7, #12]
 80131d4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80131d8:	4611      	mov	r1, r2
 80131da:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80131dc:	2300      	movs	r3, #0
}
 80131de:	4618      	mov	r0, r3
 80131e0:	3710      	adds	r7, #16
 80131e2:	46bd      	mov	sp, r7
 80131e4:	bd80      	pop	{r7, pc}

080131e6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80131e6:	b580      	push	{r7, lr}
 80131e8:	b084      	sub	sp, #16
 80131ea:	af00      	add	r7, sp, #0
 80131ec:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	32b0      	adds	r2, #176	@ 0xb0
 80131f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80131fc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80131fe:	68fb      	ldr	r3, [r7, #12]
 8013200:	2b00      	cmp	r3, #0
 8013202:	d101      	bne.n	8013208 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013204:	2303      	movs	r3, #3
 8013206:	e024      	b.n	8013252 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801320e:	687a      	ldr	r2, [r7, #4]
 8013210:	33b0      	adds	r3, #176	@ 0xb0
 8013212:	009b      	lsls	r3, r3, #2
 8013214:	4413      	add	r3, r2
 8013216:	685b      	ldr	r3, [r3, #4]
 8013218:	2b00      	cmp	r3, #0
 801321a:	d019      	beq.n	8013250 <USBD_CDC_EP0_RxReady+0x6a>
 801321c:	68fb      	ldr	r3, [r7, #12]
 801321e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8013222:	2bff      	cmp	r3, #255	@ 0xff
 8013224:	d014      	beq.n	8013250 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8013226:	687b      	ldr	r3, [r7, #4]
 8013228:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801322c:	687a      	ldr	r2, [r7, #4]
 801322e:	33b0      	adds	r3, #176	@ 0xb0
 8013230:	009b      	lsls	r3, r3, #2
 8013232:	4413      	add	r3, r2
 8013234:	685b      	ldr	r3, [r3, #4]
 8013236:	689b      	ldr	r3, [r3, #8]
 8013238:	68fa      	ldr	r2, [r7, #12]
 801323a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 801323e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8013240:	68fa      	ldr	r2, [r7, #12]
 8013242:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8013246:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8013248:	68fb      	ldr	r3, [r7, #12]
 801324a:	22ff      	movs	r2, #255	@ 0xff
 801324c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8013250:	2300      	movs	r3, #0
}
 8013252:	4618      	mov	r0, r3
 8013254:	3710      	adds	r7, #16
 8013256:	46bd      	mov	sp, r7
 8013258:	bd80      	pop	{r7, pc}
	...

0801325c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801325c:	b580      	push	{r7, lr}
 801325e:	b086      	sub	sp, #24
 8013260:	af00      	add	r7, sp, #0
 8013262:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8013264:	2182      	movs	r1, #130	@ 0x82
 8013266:	4818      	ldr	r0, [pc, #96]	@ (80132c8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8013268:	f000 fcbd 	bl	8013be6 <USBD_GetEpDesc>
 801326c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801326e:	2101      	movs	r1, #1
 8013270:	4815      	ldr	r0, [pc, #84]	@ (80132c8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8013272:	f000 fcb8 	bl	8013be6 <USBD_GetEpDesc>
 8013276:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8013278:	2181      	movs	r1, #129	@ 0x81
 801327a:	4813      	ldr	r0, [pc, #76]	@ (80132c8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801327c:	f000 fcb3 	bl	8013be6 <USBD_GetEpDesc>
 8013280:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8013282:	697b      	ldr	r3, [r7, #20]
 8013284:	2b00      	cmp	r3, #0
 8013286:	d002      	beq.n	801328e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8013288:	697b      	ldr	r3, [r7, #20]
 801328a:	2210      	movs	r2, #16
 801328c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801328e:	693b      	ldr	r3, [r7, #16]
 8013290:	2b00      	cmp	r3, #0
 8013292:	d006      	beq.n	80132a2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8013294:	693b      	ldr	r3, [r7, #16]
 8013296:	2200      	movs	r2, #0
 8013298:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801329c:	711a      	strb	r2, [r3, #4]
 801329e:	2200      	movs	r2, #0
 80132a0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80132a2:	68fb      	ldr	r3, [r7, #12]
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	d006      	beq.n	80132b6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80132a8:	68fb      	ldr	r3, [r7, #12]
 80132aa:	2200      	movs	r2, #0
 80132ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80132b0:	711a      	strb	r2, [r3, #4]
 80132b2:	2200      	movs	r2, #0
 80132b4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	2243      	movs	r2, #67	@ 0x43
 80132ba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80132bc:	4b02      	ldr	r3, [pc, #8]	@ (80132c8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80132be:	4618      	mov	r0, r3
 80132c0:	3718      	adds	r7, #24
 80132c2:	46bd      	mov	sp, r7
 80132c4:	bd80      	pop	{r7, pc}
 80132c6:	bf00      	nop
 80132c8:	2000007c 	.word	0x2000007c

080132cc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80132cc:	b580      	push	{r7, lr}
 80132ce:	b086      	sub	sp, #24
 80132d0:	af00      	add	r7, sp, #0
 80132d2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80132d4:	2182      	movs	r1, #130	@ 0x82
 80132d6:	4818      	ldr	r0, [pc, #96]	@ (8013338 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80132d8:	f000 fc85 	bl	8013be6 <USBD_GetEpDesc>
 80132dc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80132de:	2101      	movs	r1, #1
 80132e0:	4815      	ldr	r0, [pc, #84]	@ (8013338 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80132e2:	f000 fc80 	bl	8013be6 <USBD_GetEpDesc>
 80132e6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80132e8:	2181      	movs	r1, #129	@ 0x81
 80132ea:	4813      	ldr	r0, [pc, #76]	@ (8013338 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80132ec:	f000 fc7b 	bl	8013be6 <USBD_GetEpDesc>
 80132f0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80132f2:	697b      	ldr	r3, [r7, #20]
 80132f4:	2b00      	cmp	r3, #0
 80132f6:	d002      	beq.n	80132fe <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80132f8:	697b      	ldr	r3, [r7, #20]
 80132fa:	2210      	movs	r2, #16
 80132fc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80132fe:	693b      	ldr	r3, [r7, #16]
 8013300:	2b00      	cmp	r3, #0
 8013302:	d006      	beq.n	8013312 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8013304:	693b      	ldr	r3, [r7, #16]
 8013306:	2200      	movs	r2, #0
 8013308:	711a      	strb	r2, [r3, #4]
 801330a:	2200      	movs	r2, #0
 801330c:	f042 0202 	orr.w	r2, r2, #2
 8013310:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8013312:	68fb      	ldr	r3, [r7, #12]
 8013314:	2b00      	cmp	r3, #0
 8013316:	d006      	beq.n	8013326 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8013318:	68fb      	ldr	r3, [r7, #12]
 801331a:	2200      	movs	r2, #0
 801331c:	711a      	strb	r2, [r3, #4]
 801331e:	2200      	movs	r2, #0
 8013320:	f042 0202 	orr.w	r2, r2, #2
 8013324:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	2243      	movs	r2, #67	@ 0x43
 801332a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801332c:	4b02      	ldr	r3, [pc, #8]	@ (8013338 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 801332e:	4618      	mov	r0, r3
 8013330:	3718      	adds	r7, #24
 8013332:	46bd      	mov	sp, r7
 8013334:	bd80      	pop	{r7, pc}
 8013336:	bf00      	nop
 8013338:	2000007c 	.word	0x2000007c

0801333c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801333c:	b580      	push	{r7, lr}
 801333e:	b086      	sub	sp, #24
 8013340:	af00      	add	r7, sp, #0
 8013342:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8013344:	2182      	movs	r1, #130	@ 0x82
 8013346:	4818      	ldr	r0, [pc, #96]	@ (80133a8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8013348:	f000 fc4d 	bl	8013be6 <USBD_GetEpDesc>
 801334c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801334e:	2101      	movs	r1, #1
 8013350:	4815      	ldr	r0, [pc, #84]	@ (80133a8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8013352:	f000 fc48 	bl	8013be6 <USBD_GetEpDesc>
 8013356:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8013358:	2181      	movs	r1, #129	@ 0x81
 801335a:	4813      	ldr	r0, [pc, #76]	@ (80133a8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801335c:	f000 fc43 	bl	8013be6 <USBD_GetEpDesc>
 8013360:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8013362:	697b      	ldr	r3, [r7, #20]
 8013364:	2b00      	cmp	r3, #0
 8013366:	d002      	beq.n	801336e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8013368:	697b      	ldr	r3, [r7, #20]
 801336a:	2210      	movs	r2, #16
 801336c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801336e:	693b      	ldr	r3, [r7, #16]
 8013370:	2b00      	cmp	r3, #0
 8013372:	d006      	beq.n	8013382 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8013374:	693b      	ldr	r3, [r7, #16]
 8013376:	2200      	movs	r2, #0
 8013378:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801337c:	711a      	strb	r2, [r3, #4]
 801337e:	2200      	movs	r2, #0
 8013380:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8013382:	68fb      	ldr	r3, [r7, #12]
 8013384:	2b00      	cmp	r3, #0
 8013386:	d006      	beq.n	8013396 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	2200      	movs	r2, #0
 801338c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8013390:	711a      	strb	r2, [r3, #4]
 8013392:	2200      	movs	r2, #0
 8013394:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	2243      	movs	r2, #67	@ 0x43
 801339a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801339c:	4b02      	ldr	r3, [pc, #8]	@ (80133a8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 801339e:	4618      	mov	r0, r3
 80133a0:	3718      	adds	r7, #24
 80133a2:	46bd      	mov	sp, r7
 80133a4:	bd80      	pop	{r7, pc}
 80133a6:	bf00      	nop
 80133a8:	2000007c 	.word	0x2000007c

080133ac <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80133ac:	b480      	push	{r7}
 80133ae:	b083      	sub	sp, #12
 80133b0:	af00      	add	r7, sp, #0
 80133b2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	220a      	movs	r2, #10
 80133b8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80133ba:	4b03      	ldr	r3, [pc, #12]	@ (80133c8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80133bc:	4618      	mov	r0, r3
 80133be:	370c      	adds	r7, #12
 80133c0:	46bd      	mov	sp, r7
 80133c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133c6:	4770      	bx	lr
 80133c8:	20000038 	.word	0x20000038

080133cc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80133cc:	b480      	push	{r7}
 80133ce:	b083      	sub	sp, #12
 80133d0:	af00      	add	r7, sp, #0
 80133d2:	6078      	str	r0, [r7, #4]
 80133d4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80133d6:	683b      	ldr	r3, [r7, #0]
 80133d8:	2b00      	cmp	r3, #0
 80133da:	d101      	bne.n	80133e0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80133dc:	2303      	movs	r3, #3
 80133de:	e009      	b.n	80133f4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80133e6:	687a      	ldr	r2, [r7, #4]
 80133e8:	33b0      	adds	r3, #176	@ 0xb0
 80133ea:	009b      	lsls	r3, r3, #2
 80133ec:	4413      	add	r3, r2
 80133ee:	683a      	ldr	r2, [r7, #0]
 80133f0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80133f2:	2300      	movs	r3, #0
}
 80133f4:	4618      	mov	r0, r3
 80133f6:	370c      	adds	r7, #12
 80133f8:	46bd      	mov	sp, r7
 80133fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133fe:	4770      	bx	lr

08013400 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8013400:	b480      	push	{r7}
 8013402:	b087      	sub	sp, #28
 8013404:	af00      	add	r7, sp, #0
 8013406:	60f8      	str	r0, [r7, #12]
 8013408:	60b9      	str	r1, [r7, #8]
 801340a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801340c:	68fb      	ldr	r3, [r7, #12]
 801340e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013412:	68fb      	ldr	r3, [r7, #12]
 8013414:	32b0      	adds	r2, #176	@ 0xb0
 8013416:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801341a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801341c:	697b      	ldr	r3, [r7, #20]
 801341e:	2b00      	cmp	r3, #0
 8013420:	d101      	bne.n	8013426 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8013422:	2303      	movs	r3, #3
 8013424:	e008      	b.n	8013438 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8013426:	697b      	ldr	r3, [r7, #20]
 8013428:	68ba      	ldr	r2, [r7, #8]
 801342a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801342e:	697b      	ldr	r3, [r7, #20]
 8013430:	687a      	ldr	r2, [r7, #4]
 8013432:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8013436:	2300      	movs	r3, #0
}
 8013438:	4618      	mov	r0, r3
 801343a:	371c      	adds	r7, #28
 801343c:	46bd      	mov	sp, r7
 801343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013442:	4770      	bx	lr

08013444 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8013444:	b480      	push	{r7}
 8013446:	b085      	sub	sp, #20
 8013448:	af00      	add	r7, sp, #0
 801344a:	6078      	str	r0, [r7, #4]
 801344c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	32b0      	adds	r2, #176	@ 0xb0
 8013458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801345c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801345e:	68fb      	ldr	r3, [r7, #12]
 8013460:	2b00      	cmp	r3, #0
 8013462:	d101      	bne.n	8013468 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8013464:	2303      	movs	r3, #3
 8013466:	e004      	b.n	8013472 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8013468:	68fb      	ldr	r3, [r7, #12]
 801346a:	683a      	ldr	r2, [r7, #0]
 801346c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8013470:	2300      	movs	r3, #0
}
 8013472:	4618      	mov	r0, r3
 8013474:	3714      	adds	r7, #20
 8013476:	46bd      	mov	sp, r7
 8013478:	f85d 7b04 	ldr.w	r7, [sp], #4
 801347c:	4770      	bx	lr
	...

08013480 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8013480:	b580      	push	{r7, lr}
 8013482:	b084      	sub	sp, #16
 8013484:	af00      	add	r7, sp, #0
 8013486:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	32b0      	adds	r2, #176	@ 0xb0
 8013492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013496:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8013498:	2301      	movs	r3, #1
 801349a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801349c:	68bb      	ldr	r3, [r7, #8]
 801349e:	2b00      	cmp	r3, #0
 80134a0:	d101      	bne.n	80134a6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80134a2:	2303      	movs	r3, #3
 80134a4:	e025      	b.n	80134f2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80134a6:	68bb      	ldr	r3, [r7, #8]
 80134a8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	d11f      	bne.n	80134f0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80134b0:	68bb      	ldr	r3, [r7, #8]
 80134b2:	2201      	movs	r2, #1
 80134b4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80134b8:	4b10      	ldr	r3, [pc, #64]	@ (80134fc <USBD_CDC_TransmitPacket+0x7c>)
 80134ba:	781b      	ldrb	r3, [r3, #0]
 80134bc:	f003 020f 	and.w	r2, r3, #15
 80134c0:	68bb      	ldr	r3, [r7, #8]
 80134c2:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80134c6:	6878      	ldr	r0, [r7, #4]
 80134c8:	4613      	mov	r3, r2
 80134ca:	009b      	lsls	r3, r3, #2
 80134cc:	4413      	add	r3, r2
 80134ce:	009b      	lsls	r3, r3, #2
 80134d0:	4403      	add	r3, r0
 80134d2:	3318      	adds	r3, #24
 80134d4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80134d6:	4b09      	ldr	r3, [pc, #36]	@ (80134fc <USBD_CDC_TransmitPacket+0x7c>)
 80134d8:	7819      	ldrb	r1, [r3, #0]
 80134da:	68bb      	ldr	r3, [r7, #8]
 80134dc:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80134e0:	68bb      	ldr	r3, [r7, #8]
 80134e2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80134e6:	6878      	ldr	r0, [r7, #4]
 80134e8:	f005 fc87 	bl	8018dfa <USBD_LL_Transmit>

    ret = USBD_OK;
 80134ec:	2300      	movs	r3, #0
 80134ee:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80134f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80134f2:	4618      	mov	r0, r3
 80134f4:	3710      	adds	r7, #16
 80134f6:	46bd      	mov	sp, r7
 80134f8:	bd80      	pop	{r7, pc}
 80134fa:	bf00      	nop
 80134fc:	200000bf 	.word	0x200000bf

08013500 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8013500:	b580      	push	{r7, lr}
 8013502:	b084      	sub	sp, #16
 8013504:	af00      	add	r7, sp, #0
 8013506:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	32b0      	adds	r2, #176	@ 0xb0
 8013512:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013516:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	32b0      	adds	r2, #176	@ 0xb0
 8013522:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013526:	2b00      	cmp	r3, #0
 8013528:	d101      	bne.n	801352e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 801352a:	2303      	movs	r3, #3
 801352c:	e018      	b.n	8013560 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	7c1b      	ldrb	r3, [r3, #16]
 8013532:	2b00      	cmp	r3, #0
 8013534:	d10a      	bne.n	801354c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8013536:	4b0c      	ldr	r3, [pc, #48]	@ (8013568 <USBD_CDC_ReceivePacket+0x68>)
 8013538:	7819      	ldrb	r1, [r3, #0]
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8013540:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013544:	6878      	ldr	r0, [r7, #4]
 8013546:	f005 fc79 	bl	8018e3c <USBD_LL_PrepareReceive>
 801354a:	e008      	b.n	801355e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801354c:	4b06      	ldr	r3, [pc, #24]	@ (8013568 <USBD_CDC_ReceivePacket+0x68>)
 801354e:	7819      	ldrb	r1, [r3, #0]
 8013550:	68fb      	ldr	r3, [r7, #12]
 8013552:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8013556:	2340      	movs	r3, #64	@ 0x40
 8013558:	6878      	ldr	r0, [r7, #4]
 801355a:	f005 fc6f 	bl	8018e3c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801355e:	2300      	movs	r3, #0
}
 8013560:	4618      	mov	r0, r3
 8013562:	3710      	adds	r7, #16
 8013564:	46bd      	mov	sp, r7
 8013566:	bd80      	pop	{r7, pc}
 8013568:	200000c0 	.word	0x200000c0

0801356c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801356c:	b580      	push	{r7, lr}
 801356e:	b086      	sub	sp, #24
 8013570:	af00      	add	r7, sp, #0
 8013572:	60f8      	str	r0, [r7, #12]
 8013574:	60b9      	str	r1, [r7, #8]
 8013576:	4613      	mov	r3, r2
 8013578:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801357a:	68fb      	ldr	r3, [r7, #12]
 801357c:	2b00      	cmp	r3, #0
 801357e:	d101      	bne.n	8013584 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8013580:	2303      	movs	r3, #3
 8013582:	e01f      	b.n	80135c4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8013584:	68fb      	ldr	r3, [r7, #12]
 8013586:	2200      	movs	r2, #0
 8013588:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	2200      	movs	r2, #0
 8013590:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8013594:	68fb      	ldr	r3, [r7, #12]
 8013596:	2200      	movs	r2, #0
 8013598:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801359c:	68bb      	ldr	r3, [r7, #8]
 801359e:	2b00      	cmp	r3, #0
 80135a0:	d003      	beq.n	80135aa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80135a2:	68fb      	ldr	r3, [r7, #12]
 80135a4:	68ba      	ldr	r2, [r7, #8]
 80135a6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80135aa:	68fb      	ldr	r3, [r7, #12]
 80135ac:	2201      	movs	r2, #1
 80135ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80135b2:	68fb      	ldr	r3, [r7, #12]
 80135b4:	79fa      	ldrb	r2, [r7, #7]
 80135b6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80135b8:	68f8      	ldr	r0, [r7, #12]
 80135ba:	f005 fad3 	bl	8018b64 <USBD_LL_Init>
 80135be:	4603      	mov	r3, r0
 80135c0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80135c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80135c4:	4618      	mov	r0, r3
 80135c6:	3718      	adds	r7, #24
 80135c8:	46bd      	mov	sp, r7
 80135ca:	bd80      	pop	{r7, pc}

080135cc <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80135cc:	b580      	push	{r7, lr}
 80135ce:	b084      	sub	sp, #16
 80135d0:	af00      	add	r7, sp, #0
 80135d2:	6078      	str	r0, [r7, #4]
 80135d4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80135d6:	2300      	movs	r3, #0
 80135d8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80135da:	683b      	ldr	r3, [r7, #0]
 80135dc:	2b00      	cmp	r3, #0
 80135de:	d101      	bne.n	80135e4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80135e0:	2303      	movs	r3, #3
 80135e2:	e025      	b.n	8013630 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	683a      	ldr	r2, [r7, #0]
 80135e8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80135ec:	687b      	ldr	r3, [r7, #4]
 80135ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	32ae      	adds	r2, #174	@ 0xae
 80135f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80135fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d00f      	beq.n	8013620 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	32ae      	adds	r2, #174	@ 0xae
 801360a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801360e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013610:	f107 020e 	add.w	r2, r7, #14
 8013614:	4610      	mov	r0, r2
 8013616:	4798      	blx	r3
 8013618:	4602      	mov	r2, r0
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8013626:	1c5a      	adds	r2, r3, #1
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 801362e:	2300      	movs	r3, #0
}
 8013630:	4618      	mov	r0, r3
 8013632:	3710      	adds	r7, #16
 8013634:	46bd      	mov	sp, r7
 8013636:	bd80      	pop	{r7, pc}

08013638 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8013638:	b580      	push	{r7, lr}
 801363a:	b082      	sub	sp, #8
 801363c:	af00      	add	r7, sp, #0
 801363e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8013640:	6878      	ldr	r0, [r7, #4]
 8013642:	f005 faf1 	bl	8018c28 <USBD_LL_Start>
 8013646:	4603      	mov	r3, r0
}
 8013648:	4618      	mov	r0, r3
 801364a:	3708      	adds	r7, #8
 801364c:	46bd      	mov	sp, r7
 801364e:	bd80      	pop	{r7, pc}

08013650 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8013650:	b480      	push	{r7}
 8013652:	b083      	sub	sp, #12
 8013654:	af00      	add	r7, sp, #0
 8013656:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8013658:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801365a:	4618      	mov	r0, r3
 801365c:	370c      	adds	r7, #12
 801365e:	46bd      	mov	sp, r7
 8013660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013664:	4770      	bx	lr

08013666 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013666:	b580      	push	{r7, lr}
 8013668:	b084      	sub	sp, #16
 801366a:	af00      	add	r7, sp, #0
 801366c:	6078      	str	r0, [r7, #4]
 801366e:	460b      	mov	r3, r1
 8013670:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8013672:	2300      	movs	r3, #0
 8013674:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801367c:	2b00      	cmp	r3, #0
 801367e:	d009      	beq.n	8013694 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013686:	681b      	ldr	r3, [r3, #0]
 8013688:	78fa      	ldrb	r2, [r7, #3]
 801368a:	4611      	mov	r1, r2
 801368c:	6878      	ldr	r0, [r7, #4]
 801368e:	4798      	blx	r3
 8013690:	4603      	mov	r3, r0
 8013692:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8013694:	7bfb      	ldrb	r3, [r7, #15]
}
 8013696:	4618      	mov	r0, r3
 8013698:	3710      	adds	r7, #16
 801369a:	46bd      	mov	sp, r7
 801369c:	bd80      	pop	{r7, pc}

0801369e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801369e:	b580      	push	{r7, lr}
 80136a0:	b084      	sub	sp, #16
 80136a2:	af00      	add	r7, sp, #0
 80136a4:	6078      	str	r0, [r7, #4]
 80136a6:	460b      	mov	r3, r1
 80136a8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80136aa:	2300      	movs	r3, #0
 80136ac:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80136ae:	687b      	ldr	r3, [r7, #4]
 80136b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80136b4:	685b      	ldr	r3, [r3, #4]
 80136b6:	78fa      	ldrb	r2, [r7, #3]
 80136b8:	4611      	mov	r1, r2
 80136ba:	6878      	ldr	r0, [r7, #4]
 80136bc:	4798      	blx	r3
 80136be:	4603      	mov	r3, r0
 80136c0:	2b00      	cmp	r3, #0
 80136c2:	d001      	beq.n	80136c8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80136c4:	2303      	movs	r3, #3
 80136c6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80136c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80136ca:	4618      	mov	r0, r3
 80136cc:	3710      	adds	r7, #16
 80136ce:	46bd      	mov	sp, r7
 80136d0:	bd80      	pop	{r7, pc}

080136d2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80136d2:	b580      	push	{r7, lr}
 80136d4:	b084      	sub	sp, #16
 80136d6:	af00      	add	r7, sp, #0
 80136d8:	6078      	str	r0, [r7, #4]
 80136da:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80136e2:	6839      	ldr	r1, [r7, #0]
 80136e4:	4618      	mov	r0, r3
 80136e6:	f001 f8a4 	bl	8014832 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	2201      	movs	r2, #1
 80136ee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80136f8:	461a      	mov	r2, r3
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8013700:	687b      	ldr	r3, [r7, #4]
 8013702:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8013706:	f003 031f 	and.w	r3, r3, #31
 801370a:	2b02      	cmp	r3, #2
 801370c:	d01a      	beq.n	8013744 <USBD_LL_SetupStage+0x72>
 801370e:	2b02      	cmp	r3, #2
 8013710:	d822      	bhi.n	8013758 <USBD_LL_SetupStage+0x86>
 8013712:	2b00      	cmp	r3, #0
 8013714:	d002      	beq.n	801371c <USBD_LL_SetupStage+0x4a>
 8013716:	2b01      	cmp	r3, #1
 8013718:	d00a      	beq.n	8013730 <USBD_LL_SetupStage+0x5e>
 801371a:	e01d      	b.n	8013758 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013722:	4619      	mov	r1, r3
 8013724:	6878      	ldr	r0, [r7, #4]
 8013726:	f000 fad1 	bl	8013ccc <USBD_StdDevReq>
 801372a:	4603      	mov	r3, r0
 801372c:	73fb      	strb	r3, [r7, #15]
      break;
 801372e:	e020      	b.n	8013772 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8013730:	687b      	ldr	r3, [r7, #4]
 8013732:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013736:	4619      	mov	r1, r3
 8013738:	6878      	ldr	r0, [r7, #4]
 801373a:	f000 fb39 	bl	8013db0 <USBD_StdItfReq>
 801373e:	4603      	mov	r3, r0
 8013740:	73fb      	strb	r3, [r7, #15]
      break;
 8013742:	e016      	b.n	8013772 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801374a:	4619      	mov	r1, r3
 801374c:	6878      	ldr	r0, [r7, #4]
 801374e:	f000 fb9b 	bl	8013e88 <USBD_StdEPReq>
 8013752:	4603      	mov	r3, r0
 8013754:	73fb      	strb	r3, [r7, #15]
      break;
 8013756:	e00c      	b.n	8013772 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801375e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8013762:	b2db      	uxtb	r3, r3
 8013764:	4619      	mov	r1, r3
 8013766:	6878      	ldr	r0, [r7, #4]
 8013768:	f005 fabe 	bl	8018ce8 <USBD_LL_StallEP>
 801376c:	4603      	mov	r3, r0
 801376e:	73fb      	strb	r3, [r7, #15]
      break;
 8013770:	bf00      	nop
  }

  return ret;
 8013772:	7bfb      	ldrb	r3, [r7, #15]
}
 8013774:	4618      	mov	r0, r3
 8013776:	3710      	adds	r7, #16
 8013778:	46bd      	mov	sp, r7
 801377a:	bd80      	pop	{r7, pc}

0801377c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801377c:	b580      	push	{r7, lr}
 801377e:	b086      	sub	sp, #24
 8013780:	af00      	add	r7, sp, #0
 8013782:	60f8      	str	r0, [r7, #12]
 8013784:	460b      	mov	r3, r1
 8013786:	607a      	str	r2, [r7, #4]
 8013788:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 801378a:	2300      	movs	r3, #0
 801378c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 801378e:	7afb      	ldrb	r3, [r7, #11]
 8013790:	2b00      	cmp	r3, #0
 8013792:	d16e      	bne.n	8013872 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8013794:	68fb      	ldr	r3, [r7, #12]
 8013796:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 801379a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80137a2:	2b03      	cmp	r3, #3
 80137a4:	f040 8098 	bne.w	80138d8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80137a8:	693b      	ldr	r3, [r7, #16]
 80137aa:	689a      	ldr	r2, [r3, #8]
 80137ac:	693b      	ldr	r3, [r7, #16]
 80137ae:	68db      	ldr	r3, [r3, #12]
 80137b0:	429a      	cmp	r2, r3
 80137b2:	d913      	bls.n	80137dc <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80137b4:	693b      	ldr	r3, [r7, #16]
 80137b6:	689a      	ldr	r2, [r3, #8]
 80137b8:	693b      	ldr	r3, [r7, #16]
 80137ba:	68db      	ldr	r3, [r3, #12]
 80137bc:	1ad2      	subs	r2, r2, r3
 80137be:	693b      	ldr	r3, [r7, #16]
 80137c0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80137c2:	693b      	ldr	r3, [r7, #16]
 80137c4:	68da      	ldr	r2, [r3, #12]
 80137c6:	693b      	ldr	r3, [r7, #16]
 80137c8:	689b      	ldr	r3, [r3, #8]
 80137ca:	4293      	cmp	r3, r2
 80137cc:	bf28      	it	cs
 80137ce:	4613      	movcs	r3, r2
 80137d0:	461a      	mov	r2, r3
 80137d2:	6879      	ldr	r1, [r7, #4]
 80137d4:	68f8      	ldr	r0, [r7, #12]
 80137d6:	f001 f92c 	bl	8014a32 <USBD_CtlContinueRx>
 80137da:	e07d      	b.n	80138d8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80137dc:	68fb      	ldr	r3, [r7, #12]
 80137de:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80137e2:	f003 031f 	and.w	r3, r3, #31
 80137e6:	2b02      	cmp	r3, #2
 80137e8:	d014      	beq.n	8013814 <USBD_LL_DataOutStage+0x98>
 80137ea:	2b02      	cmp	r3, #2
 80137ec:	d81d      	bhi.n	801382a <USBD_LL_DataOutStage+0xae>
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	d002      	beq.n	80137f8 <USBD_LL_DataOutStage+0x7c>
 80137f2:	2b01      	cmp	r3, #1
 80137f4:	d003      	beq.n	80137fe <USBD_LL_DataOutStage+0x82>
 80137f6:	e018      	b.n	801382a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80137f8:	2300      	movs	r3, #0
 80137fa:	75bb      	strb	r3, [r7, #22]
            break;
 80137fc:	e018      	b.n	8013830 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80137fe:	68fb      	ldr	r3, [r7, #12]
 8013800:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8013804:	b2db      	uxtb	r3, r3
 8013806:	4619      	mov	r1, r3
 8013808:	68f8      	ldr	r0, [r7, #12]
 801380a:	f000 f9d2 	bl	8013bb2 <USBD_CoreFindIF>
 801380e:	4603      	mov	r3, r0
 8013810:	75bb      	strb	r3, [r7, #22]
            break;
 8013812:	e00d      	b.n	8013830 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8013814:	68fb      	ldr	r3, [r7, #12]
 8013816:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801381a:	b2db      	uxtb	r3, r3
 801381c:	4619      	mov	r1, r3
 801381e:	68f8      	ldr	r0, [r7, #12]
 8013820:	f000 f9d4 	bl	8013bcc <USBD_CoreFindEP>
 8013824:	4603      	mov	r3, r0
 8013826:	75bb      	strb	r3, [r7, #22]
            break;
 8013828:	e002      	b.n	8013830 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 801382a:	2300      	movs	r3, #0
 801382c:	75bb      	strb	r3, [r7, #22]
            break;
 801382e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8013830:	7dbb      	ldrb	r3, [r7, #22]
 8013832:	2b00      	cmp	r3, #0
 8013834:	d119      	bne.n	801386a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013836:	68fb      	ldr	r3, [r7, #12]
 8013838:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801383c:	b2db      	uxtb	r3, r3
 801383e:	2b03      	cmp	r3, #3
 8013840:	d113      	bne.n	801386a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8013842:	7dba      	ldrb	r2, [r7, #22]
 8013844:	68fb      	ldr	r3, [r7, #12]
 8013846:	32ae      	adds	r2, #174	@ 0xae
 8013848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801384c:	691b      	ldr	r3, [r3, #16]
 801384e:	2b00      	cmp	r3, #0
 8013850:	d00b      	beq.n	801386a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8013852:	7dba      	ldrb	r2, [r7, #22]
 8013854:	68fb      	ldr	r3, [r7, #12]
 8013856:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 801385a:	7dba      	ldrb	r2, [r7, #22]
 801385c:	68fb      	ldr	r3, [r7, #12]
 801385e:	32ae      	adds	r2, #174	@ 0xae
 8013860:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013864:	691b      	ldr	r3, [r3, #16]
 8013866:	68f8      	ldr	r0, [r7, #12]
 8013868:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 801386a:	68f8      	ldr	r0, [r7, #12]
 801386c:	f001 f8f2 	bl	8014a54 <USBD_CtlSendStatus>
 8013870:	e032      	b.n	80138d8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8013872:	7afb      	ldrb	r3, [r7, #11]
 8013874:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013878:	b2db      	uxtb	r3, r3
 801387a:	4619      	mov	r1, r3
 801387c:	68f8      	ldr	r0, [r7, #12]
 801387e:	f000 f9a5 	bl	8013bcc <USBD_CoreFindEP>
 8013882:	4603      	mov	r3, r0
 8013884:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013886:	7dbb      	ldrb	r3, [r7, #22]
 8013888:	2bff      	cmp	r3, #255	@ 0xff
 801388a:	d025      	beq.n	80138d8 <USBD_LL_DataOutStage+0x15c>
 801388c:	7dbb      	ldrb	r3, [r7, #22]
 801388e:	2b00      	cmp	r3, #0
 8013890:	d122      	bne.n	80138d8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013892:	68fb      	ldr	r3, [r7, #12]
 8013894:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013898:	b2db      	uxtb	r3, r3
 801389a:	2b03      	cmp	r3, #3
 801389c:	d117      	bne.n	80138ce <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 801389e:	7dba      	ldrb	r2, [r7, #22]
 80138a0:	68fb      	ldr	r3, [r7, #12]
 80138a2:	32ae      	adds	r2, #174	@ 0xae
 80138a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80138a8:	699b      	ldr	r3, [r3, #24]
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d00f      	beq.n	80138ce <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80138ae:	7dba      	ldrb	r2, [r7, #22]
 80138b0:	68fb      	ldr	r3, [r7, #12]
 80138b2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80138b6:	7dba      	ldrb	r2, [r7, #22]
 80138b8:	68fb      	ldr	r3, [r7, #12]
 80138ba:	32ae      	adds	r2, #174	@ 0xae
 80138bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80138c0:	699b      	ldr	r3, [r3, #24]
 80138c2:	7afa      	ldrb	r2, [r7, #11]
 80138c4:	4611      	mov	r1, r2
 80138c6:	68f8      	ldr	r0, [r7, #12]
 80138c8:	4798      	blx	r3
 80138ca:	4603      	mov	r3, r0
 80138cc:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80138ce:	7dfb      	ldrb	r3, [r7, #23]
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	d001      	beq.n	80138d8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80138d4:	7dfb      	ldrb	r3, [r7, #23]
 80138d6:	e000      	b.n	80138da <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80138d8:	2300      	movs	r3, #0
}
 80138da:	4618      	mov	r0, r3
 80138dc:	3718      	adds	r7, #24
 80138de:	46bd      	mov	sp, r7
 80138e0:	bd80      	pop	{r7, pc}

080138e2 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80138e2:	b580      	push	{r7, lr}
 80138e4:	b086      	sub	sp, #24
 80138e6:	af00      	add	r7, sp, #0
 80138e8:	60f8      	str	r0, [r7, #12]
 80138ea:	460b      	mov	r3, r1
 80138ec:	607a      	str	r2, [r7, #4]
 80138ee:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80138f0:	7afb      	ldrb	r3, [r7, #11]
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d16f      	bne.n	80139d6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80138f6:	68fb      	ldr	r3, [r7, #12]
 80138f8:	3314      	adds	r3, #20
 80138fa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80138fc:	68fb      	ldr	r3, [r7, #12]
 80138fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013902:	2b02      	cmp	r3, #2
 8013904:	d15a      	bne.n	80139bc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8013906:	693b      	ldr	r3, [r7, #16]
 8013908:	689a      	ldr	r2, [r3, #8]
 801390a:	693b      	ldr	r3, [r7, #16]
 801390c:	68db      	ldr	r3, [r3, #12]
 801390e:	429a      	cmp	r2, r3
 8013910:	d914      	bls.n	801393c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8013912:	693b      	ldr	r3, [r7, #16]
 8013914:	689a      	ldr	r2, [r3, #8]
 8013916:	693b      	ldr	r3, [r7, #16]
 8013918:	68db      	ldr	r3, [r3, #12]
 801391a:	1ad2      	subs	r2, r2, r3
 801391c:	693b      	ldr	r3, [r7, #16]
 801391e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8013920:	693b      	ldr	r3, [r7, #16]
 8013922:	689b      	ldr	r3, [r3, #8]
 8013924:	461a      	mov	r2, r3
 8013926:	6879      	ldr	r1, [r7, #4]
 8013928:	68f8      	ldr	r0, [r7, #12]
 801392a:	f001 f854 	bl	80149d6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801392e:	2300      	movs	r3, #0
 8013930:	2200      	movs	r2, #0
 8013932:	2100      	movs	r1, #0
 8013934:	68f8      	ldr	r0, [r7, #12]
 8013936:	f005 fa81 	bl	8018e3c <USBD_LL_PrepareReceive>
 801393a:	e03f      	b.n	80139bc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801393c:	693b      	ldr	r3, [r7, #16]
 801393e:	68da      	ldr	r2, [r3, #12]
 8013940:	693b      	ldr	r3, [r7, #16]
 8013942:	689b      	ldr	r3, [r3, #8]
 8013944:	429a      	cmp	r2, r3
 8013946:	d11c      	bne.n	8013982 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8013948:	693b      	ldr	r3, [r7, #16]
 801394a:	685a      	ldr	r2, [r3, #4]
 801394c:	693b      	ldr	r3, [r7, #16]
 801394e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8013950:	429a      	cmp	r2, r3
 8013952:	d316      	bcc.n	8013982 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8013954:	693b      	ldr	r3, [r7, #16]
 8013956:	685a      	ldr	r2, [r3, #4]
 8013958:	68fb      	ldr	r3, [r7, #12]
 801395a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801395e:	429a      	cmp	r2, r3
 8013960:	d20f      	bcs.n	8013982 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8013962:	2200      	movs	r2, #0
 8013964:	2100      	movs	r1, #0
 8013966:	68f8      	ldr	r0, [r7, #12]
 8013968:	f001 f835 	bl	80149d6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801396c:	68fb      	ldr	r3, [r7, #12]
 801396e:	2200      	movs	r2, #0
 8013970:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013974:	2300      	movs	r3, #0
 8013976:	2200      	movs	r2, #0
 8013978:	2100      	movs	r1, #0
 801397a:	68f8      	ldr	r0, [r7, #12]
 801397c:	f005 fa5e 	bl	8018e3c <USBD_LL_PrepareReceive>
 8013980:	e01c      	b.n	80139bc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013982:	68fb      	ldr	r3, [r7, #12]
 8013984:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013988:	b2db      	uxtb	r3, r3
 801398a:	2b03      	cmp	r3, #3
 801398c:	d10f      	bne.n	80139ae <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 801398e:	68fb      	ldr	r3, [r7, #12]
 8013990:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013994:	68db      	ldr	r3, [r3, #12]
 8013996:	2b00      	cmp	r3, #0
 8013998:	d009      	beq.n	80139ae <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 801399a:	68fb      	ldr	r3, [r7, #12]
 801399c:	2200      	movs	r2, #0
 801399e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80139a2:	68fb      	ldr	r3, [r7, #12]
 80139a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80139a8:	68db      	ldr	r3, [r3, #12]
 80139aa:	68f8      	ldr	r0, [r7, #12]
 80139ac:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80139ae:	2180      	movs	r1, #128	@ 0x80
 80139b0:	68f8      	ldr	r0, [r7, #12]
 80139b2:	f005 f999 	bl	8018ce8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80139b6:	68f8      	ldr	r0, [r7, #12]
 80139b8:	f001 f85f 	bl	8014a7a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80139bc:	68fb      	ldr	r3, [r7, #12]
 80139be:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d03a      	beq.n	8013a3c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80139c6:	68f8      	ldr	r0, [r7, #12]
 80139c8:	f7ff fe42 	bl	8013650 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80139cc:	68fb      	ldr	r3, [r7, #12]
 80139ce:	2200      	movs	r2, #0
 80139d0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80139d4:	e032      	b.n	8013a3c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80139d6:	7afb      	ldrb	r3, [r7, #11]
 80139d8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80139dc:	b2db      	uxtb	r3, r3
 80139de:	4619      	mov	r1, r3
 80139e0:	68f8      	ldr	r0, [r7, #12]
 80139e2:	f000 f8f3 	bl	8013bcc <USBD_CoreFindEP>
 80139e6:	4603      	mov	r3, r0
 80139e8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80139ea:	7dfb      	ldrb	r3, [r7, #23]
 80139ec:	2bff      	cmp	r3, #255	@ 0xff
 80139ee:	d025      	beq.n	8013a3c <USBD_LL_DataInStage+0x15a>
 80139f0:	7dfb      	ldrb	r3, [r7, #23]
 80139f2:	2b00      	cmp	r3, #0
 80139f4:	d122      	bne.n	8013a3c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80139f6:	68fb      	ldr	r3, [r7, #12]
 80139f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80139fc:	b2db      	uxtb	r3, r3
 80139fe:	2b03      	cmp	r3, #3
 8013a00:	d11c      	bne.n	8013a3c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8013a02:	7dfa      	ldrb	r2, [r7, #23]
 8013a04:	68fb      	ldr	r3, [r7, #12]
 8013a06:	32ae      	adds	r2, #174	@ 0xae
 8013a08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013a0c:	695b      	ldr	r3, [r3, #20]
 8013a0e:	2b00      	cmp	r3, #0
 8013a10:	d014      	beq.n	8013a3c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8013a12:	7dfa      	ldrb	r2, [r7, #23]
 8013a14:	68fb      	ldr	r3, [r7, #12]
 8013a16:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8013a1a:	7dfa      	ldrb	r2, [r7, #23]
 8013a1c:	68fb      	ldr	r3, [r7, #12]
 8013a1e:	32ae      	adds	r2, #174	@ 0xae
 8013a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013a24:	695b      	ldr	r3, [r3, #20]
 8013a26:	7afa      	ldrb	r2, [r7, #11]
 8013a28:	4611      	mov	r1, r2
 8013a2a:	68f8      	ldr	r0, [r7, #12]
 8013a2c:	4798      	blx	r3
 8013a2e:	4603      	mov	r3, r0
 8013a30:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8013a32:	7dbb      	ldrb	r3, [r7, #22]
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	d001      	beq.n	8013a3c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8013a38:	7dbb      	ldrb	r3, [r7, #22]
 8013a3a:	e000      	b.n	8013a3e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8013a3c:	2300      	movs	r3, #0
}
 8013a3e:	4618      	mov	r0, r3
 8013a40:	3718      	adds	r7, #24
 8013a42:	46bd      	mov	sp, r7
 8013a44:	bd80      	pop	{r7, pc}

08013a46 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8013a46:	b580      	push	{r7, lr}
 8013a48:	b084      	sub	sp, #16
 8013a4a:	af00      	add	r7, sp, #0
 8013a4c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8013a4e:	2300      	movs	r3, #0
 8013a50:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	2201      	movs	r2, #1
 8013a56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8013a5a:	687b      	ldr	r3, [r7, #4]
 8013a5c:	2200      	movs	r2, #0
 8013a5e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	2200      	movs	r2, #0
 8013a66:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	2200      	movs	r2, #0
 8013a6c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	2200      	movs	r2, #0
 8013a74:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a7e:	2b00      	cmp	r3, #0
 8013a80:	d014      	beq.n	8013aac <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a88:	685b      	ldr	r3, [r3, #4]
 8013a8a:	2b00      	cmp	r3, #0
 8013a8c:	d00e      	beq.n	8013aac <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a94:	685b      	ldr	r3, [r3, #4]
 8013a96:	687a      	ldr	r2, [r7, #4]
 8013a98:	6852      	ldr	r2, [r2, #4]
 8013a9a:	b2d2      	uxtb	r2, r2
 8013a9c:	4611      	mov	r1, r2
 8013a9e:	6878      	ldr	r0, [r7, #4]
 8013aa0:	4798      	blx	r3
 8013aa2:	4603      	mov	r3, r0
 8013aa4:	2b00      	cmp	r3, #0
 8013aa6:	d001      	beq.n	8013aac <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8013aa8:	2303      	movs	r3, #3
 8013aaa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013aac:	2340      	movs	r3, #64	@ 0x40
 8013aae:	2200      	movs	r2, #0
 8013ab0:	2100      	movs	r1, #0
 8013ab2:	6878      	ldr	r0, [r7, #4]
 8013ab4:	f005 f8d3 	bl	8018c5e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	2201      	movs	r2, #1
 8013abc:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8013ac0:	687b      	ldr	r3, [r7, #4]
 8013ac2:	2240      	movs	r2, #64	@ 0x40
 8013ac4:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013ac8:	2340      	movs	r3, #64	@ 0x40
 8013aca:	2200      	movs	r2, #0
 8013acc:	2180      	movs	r1, #128	@ 0x80
 8013ace:	6878      	ldr	r0, [r7, #4]
 8013ad0:	f005 f8c5 	bl	8018c5e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	2201      	movs	r2, #1
 8013ad8:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	2240      	movs	r2, #64	@ 0x40
 8013ade:	621a      	str	r2, [r3, #32]

  return ret;
 8013ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8013ae2:	4618      	mov	r0, r3
 8013ae4:	3710      	adds	r7, #16
 8013ae6:	46bd      	mov	sp, r7
 8013ae8:	bd80      	pop	{r7, pc}

08013aea <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8013aea:	b480      	push	{r7}
 8013aec:	b083      	sub	sp, #12
 8013aee:	af00      	add	r7, sp, #0
 8013af0:	6078      	str	r0, [r7, #4]
 8013af2:	460b      	mov	r3, r1
 8013af4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8013af6:	687b      	ldr	r3, [r7, #4]
 8013af8:	78fa      	ldrb	r2, [r7, #3]
 8013afa:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8013afc:	2300      	movs	r3, #0
}
 8013afe:	4618      	mov	r0, r3
 8013b00:	370c      	adds	r7, #12
 8013b02:	46bd      	mov	sp, r7
 8013b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b08:	4770      	bx	lr

08013b0a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8013b0a:	b480      	push	{r7}
 8013b0c:	b083      	sub	sp, #12
 8013b0e:	af00      	add	r7, sp, #0
 8013b10:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b18:	b2db      	uxtb	r3, r3
 8013b1a:	2b04      	cmp	r3, #4
 8013b1c:	d006      	beq.n	8013b2c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b24:	b2da      	uxtb	r2, r3
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	2204      	movs	r2, #4
 8013b30:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8013b34:	2300      	movs	r3, #0
}
 8013b36:	4618      	mov	r0, r3
 8013b38:	370c      	adds	r7, #12
 8013b3a:	46bd      	mov	sp, r7
 8013b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b40:	4770      	bx	lr

08013b42 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8013b42:	b480      	push	{r7}
 8013b44:	b083      	sub	sp, #12
 8013b46:	af00      	add	r7, sp, #0
 8013b48:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b50:	b2db      	uxtb	r3, r3
 8013b52:	2b04      	cmp	r3, #4
 8013b54:	d106      	bne.n	8013b64 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8013b56:	687b      	ldr	r3, [r7, #4]
 8013b58:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8013b5c:	b2da      	uxtb	r2, r3
 8013b5e:	687b      	ldr	r3, [r7, #4]
 8013b60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8013b64:	2300      	movs	r3, #0
}
 8013b66:	4618      	mov	r0, r3
 8013b68:	370c      	adds	r7, #12
 8013b6a:	46bd      	mov	sp, r7
 8013b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b70:	4770      	bx	lr

08013b72 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8013b72:	b580      	push	{r7, lr}
 8013b74:	b082      	sub	sp, #8
 8013b76:	af00      	add	r7, sp, #0
 8013b78:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b80:	b2db      	uxtb	r3, r3
 8013b82:	2b03      	cmp	r3, #3
 8013b84:	d110      	bne.n	8013ba8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013b8c:	2b00      	cmp	r3, #0
 8013b8e:	d00b      	beq.n	8013ba8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013b96:	69db      	ldr	r3, [r3, #28]
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d005      	beq.n	8013ba8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013ba2:	69db      	ldr	r3, [r3, #28]
 8013ba4:	6878      	ldr	r0, [r7, #4]
 8013ba6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8013ba8:	2300      	movs	r3, #0
}
 8013baa:	4618      	mov	r0, r3
 8013bac:	3708      	adds	r7, #8
 8013bae:	46bd      	mov	sp, r7
 8013bb0:	bd80      	pop	{r7, pc}

08013bb2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8013bb2:	b480      	push	{r7}
 8013bb4:	b083      	sub	sp, #12
 8013bb6:	af00      	add	r7, sp, #0
 8013bb8:	6078      	str	r0, [r7, #4]
 8013bba:	460b      	mov	r3, r1
 8013bbc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8013bbe:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8013bc0:	4618      	mov	r0, r3
 8013bc2:	370c      	adds	r7, #12
 8013bc4:	46bd      	mov	sp, r7
 8013bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bca:	4770      	bx	lr

08013bcc <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8013bcc:	b480      	push	{r7}
 8013bce:	b083      	sub	sp, #12
 8013bd0:	af00      	add	r7, sp, #0
 8013bd2:	6078      	str	r0, [r7, #4]
 8013bd4:	460b      	mov	r3, r1
 8013bd6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8013bd8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8013bda:	4618      	mov	r0, r3
 8013bdc:	370c      	adds	r7, #12
 8013bde:	46bd      	mov	sp, r7
 8013be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013be4:	4770      	bx	lr

08013be6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8013be6:	b580      	push	{r7, lr}
 8013be8:	b086      	sub	sp, #24
 8013bea:	af00      	add	r7, sp, #0
 8013bec:	6078      	str	r0, [r7, #4]
 8013bee:	460b      	mov	r3, r1
 8013bf0:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8013bfa:	2300      	movs	r3, #0
 8013bfc:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8013bfe:	68fb      	ldr	r3, [r7, #12]
 8013c00:	885b      	ldrh	r3, [r3, #2]
 8013c02:	b29b      	uxth	r3, r3
 8013c04:	68fa      	ldr	r2, [r7, #12]
 8013c06:	7812      	ldrb	r2, [r2, #0]
 8013c08:	4293      	cmp	r3, r2
 8013c0a:	d91f      	bls.n	8013c4c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8013c0c:	68fb      	ldr	r3, [r7, #12]
 8013c0e:	781b      	ldrb	r3, [r3, #0]
 8013c10:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8013c12:	e013      	b.n	8013c3c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8013c14:	f107 030a 	add.w	r3, r7, #10
 8013c18:	4619      	mov	r1, r3
 8013c1a:	6978      	ldr	r0, [r7, #20]
 8013c1c:	f000 f81b 	bl	8013c56 <USBD_GetNextDesc>
 8013c20:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8013c22:	697b      	ldr	r3, [r7, #20]
 8013c24:	785b      	ldrb	r3, [r3, #1]
 8013c26:	2b05      	cmp	r3, #5
 8013c28:	d108      	bne.n	8013c3c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8013c2a:	697b      	ldr	r3, [r7, #20]
 8013c2c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8013c2e:	693b      	ldr	r3, [r7, #16]
 8013c30:	789b      	ldrb	r3, [r3, #2]
 8013c32:	78fa      	ldrb	r2, [r7, #3]
 8013c34:	429a      	cmp	r2, r3
 8013c36:	d008      	beq.n	8013c4a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8013c38:	2300      	movs	r3, #0
 8013c3a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8013c3c:	68fb      	ldr	r3, [r7, #12]
 8013c3e:	885b      	ldrh	r3, [r3, #2]
 8013c40:	b29a      	uxth	r2, r3
 8013c42:	897b      	ldrh	r3, [r7, #10]
 8013c44:	429a      	cmp	r2, r3
 8013c46:	d8e5      	bhi.n	8013c14 <USBD_GetEpDesc+0x2e>
 8013c48:	e000      	b.n	8013c4c <USBD_GetEpDesc+0x66>
          break;
 8013c4a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8013c4c:	693b      	ldr	r3, [r7, #16]
}
 8013c4e:	4618      	mov	r0, r3
 8013c50:	3718      	adds	r7, #24
 8013c52:	46bd      	mov	sp, r7
 8013c54:	bd80      	pop	{r7, pc}

08013c56 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8013c56:	b480      	push	{r7}
 8013c58:	b085      	sub	sp, #20
 8013c5a:	af00      	add	r7, sp, #0
 8013c5c:	6078      	str	r0, [r7, #4]
 8013c5e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8013c64:	683b      	ldr	r3, [r7, #0]
 8013c66:	881b      	ldrh	r3, [r3, #0]
 8013c68:	68fa      	ldr	r2, [r7, #12]
 8013c6a:	7812      	ldrb	r2, [r2, #0]
 8013c6c:	4413      	add	r3, r2
 8013c6e:	b29a      	uxth	r2, r3
 8013c70:	683b      	ldr	r3, [r7, #0]
 8013c72:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8013c74:	68fb      	ldr	r3, [r7, #12]
 8013c76:	781b      	ldrb	r3, [r3, #0]
 8013c78:	461a      	mov	r2, r3
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	4413      	add	r3, r2
 8013c7e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8013c80:	68fb      	ldr	r3, [r7, #12]
}
 8013c82:	4618      	mov	r0, r3
 8013c84:	3714      	adds	r7, #20
 8013c86:	46bd      	mov	sp, r7
 8013c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c8c:	4770      	bx	lr

08013c8e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8013c8e:	b480      	push	{r7}
 8013c90:	b087      	sub	sp, #28
 8013c92:	af00      	add	r7, sp, #0
 8013c94:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8013c96:	687b      	ldr	r3, [r7, #4]
 8013c98:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8013c9a:	697b      	ldr	r3, [r7, #20]
 8013c9c:	781b      	ldrb	r3, [r3, #0]
 8013c9e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8013ca0:	697b      	ldr	r3, [r7, #20]
 8013ca2:	3301      	adds	r3, #1
 8013ca4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8013ca6:	697b      	ldr	r3, [r7, #20]
 8013ca8:	781b      	ldrb	r3, [r3, #0]
 8013caa:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8013cac:	8a3b      	ldrh	r3, [r7, #16]
 8013cae:	021b      	lsls	r3, r3, #8
 8013cb0:	b21a      	sxth	r2, r3
 8013cb2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013cb6:	4313      	orrs	r3, r2
 8013cb8:	b21b      	sxth	r3, r3
 8013cba:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8013cbc:	89fb      	ldrh	r3, [r7, #14]
}
 8013cbe:	4618      	mov	r0, r3
 8013cc0:	371c      	adds	r7, #28
 8013cc2:	46bd      	mov	sp, r7
 8013cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cc8:	4770      	bx	lr
	...

08013ccc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013ccc:	b580      	push	{r7, lr}
 8013cce:	b084      	sub	sp, #16
 8013cd0:	af00      	add	r7, sp, #0
 8013cd2:	6078      	str	r0, [r7, #4]
 8013cd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013cd6:	2300      	movs	r3, #0
 8013cd8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013cda:	683b      	ldr	r3, [r7, #0]
 8013cdc:	781b      	ldrb	r3, [r3, #0]
 8013cde:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013ce2:	2b40      	cmp	r3, #64	@ 0x40
 8013ce4:	d005      	beq.n	8013cf2 <USBD_StdDevReq+0x26>
 8013ce6:	2b40      	cmp	r3, #64	@ 0x40
 8013ce8:	d857      	bhi.n	8013d9a <USBD_StdDevReq+0xce>
 8013cea:	2b00      	cmp	r3, #0
 8013cec:	d00f      	beq.n	8013d0e <USBD_StdDevReq+0x42>
 8013cee:	2b20      	cmp	r3, #32
 8013cf0:	d153      	bne.n	8013d9a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8013cf2:	687b      	ldr	r3, [r7, #4]
 8013cf4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	32ae      	adds	r2, #174	@ 0xae
 8013cfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013d00:	689b      	ldr	r3, [r3, #8]
 8013d02:	6839      	ldr	r1, [r7, #0]
 8013d04:	6878      	ldr	r0, [r7, #4]
 8013d06:	4798      	blx	r3
 8013d08:	4603      	mov	r3, r0
 8013d0a:	73fb      	strb	r3, [r7, #15]
      break;
 8013d0c:	e04a      	b.n	8013da4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013d0e:	683b      	ldr	r3, [r7, #0]
 8013d10:	785b      	ldrb	r3, [r3, #1]
 8013d12:	2b09      	cmp	r3, #9
 8013d14:	d83b      	bhi.n	8013d8e <USBD_StdDevReq+0xc2>
 8013d16:	a201      	add	r2, pc, #4	@ (adr r2, 8013d1c <USBD_StdDevReq+0x50>)
 8013d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013d1c:	08013d71 	.word	0x08013d71
 8013d20:	08013d85 	.word	0x08013d85
 8013d24:	08013d8f 	.word	0x08013d8f
 8013d28:	08013d7b 	.word	0x08013d7b
 8013d2c:	08013d8f 	.word	0x08013d8f
 8013d30:	08013d4f 	.word	0x08013d4f
 8013d34:	08013d45 	.word	0x08013d45
 8013d38:	08013d8f 	.word	0x08013d8f
 8013d3c:	08013d67 	.word	0x08013d67
 8013d40:	08013d59 	.word	0x08013d59
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8013d44:	6839      	ldr	r1, [r7, #0]
 8013d46:	6878      	ldr	r0, [r7, #4]
 8013d48:	f000 fa3c 	bl	80141c4 <USBD_GetDescriptor>
          break;
 8013d4c:	e024      	b.n	8013d98 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8013d4e:	6839      	ldr	r1, [r7, #0]
 8013d50:	6878      	ldr	r0, [r7, #4]
 8013d52:	f000 fbcb 	bl	80144ec <USBD_SetAddress>
          break;
 8013d56:	e01f      	b.n	8013d98 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8013d58:	6839      	ldr	r1, [r7, #0]
 8013d5a:	6878      	ldr	r0, [r7, #4]
 8013d5c:	f000 fc0a 	bl	8014574 <USBD_SetConfig>
 8013d60:	4603      	mov	r3, r0
 8013d62:	73fb      	strb	r3, [r7, #15]
          break;
 8013d64:	e018      	b.n	8013d98 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8013d66:	6839      	ldr	r1, [r7, #0]
 8013d68:	6878      	ldr	r0, [r7, #4]
 8013d6a:	f000 fcad 	bl	80146c8 <USBD_GetConfig>
          break;
 8013d6e:	e013      	b.n	8013d98 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013d70:	6839      	ldr	r1, [r7, #0]
 8013d72:	6878      	ldr	r0, [r7, #4]
 8013d74:	f000 fcde 	bl	8014734 <USBD_GetStatus>
          break;
 8013d78:	e00e      	b.n	8013d98 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8013d7a:	6839      	ldr	r1, [r7, #0]
 8013d7c:	6878      	ldr	r0, [r7, #4]
 8013d7e:	f000 fd0d 	bl	801479c <USBD_SetFeature>
          break;
 8013d82:	e009      	b.n	8013d98 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8013d84:	6839      	ldr	r1, [r7, #0]
 8013d86:	6878      	ldr	r0, [r7, #4]
 8013d88:	f000 fd31 	bl	80147ee <USBD_ClrFeature>
          break;
 8013d8c:	e004      	b.n	8013d98 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8013d8e:	6839      	ldr	r1, [r7, #0]
 8013d90:	6878      	ldr	r0, [r7, #4]
 8013d92:	f000 fd88 	bl	80148a6 <USBD_CtlError>
          break;
 8013d96:	bf00      	nop
      }
      break;
 8013d98:	e004      	b.n	8013da4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8013d9a:	6839      	ldr	r1, [r7, #0]
 8013d9c:	6878      	ldr	r0, [r7, #4]
 8013d9e:	f000 fd82 	bl	80148a6 <USBD_CtlError>
      break;
 8013da2:	bf00      	nop
  }

  return ret;
 8013da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8013da6:	4618      	mov	r0, r3
 8013da8:	3710      	adds	r7, #16
 8013daa:	46bd      	mov	sp, r7
 8013dac:	bd80      	pop	{r7, pc}
 8013dae:	bf00      	nop

08013db0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013db0:	b580      	push	{r7, lr}
 8013db2:	b084      	sub	sp, #16
 8013db4:	af00      	add	r7, sp, #0
 8013db6:	6078      	str	r0, [r7, #4]
 8013db8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013dba:	2300      	movs	r3, #0
 8013dbc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013dbe:	683b      	ldr	r3, [r7, #0]
 8013dc0:	781b      	ldrb	r3, [r3, #0]
 8013dc2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013dc6:	2b40      	cmp	r3, #64	@ 0x40
 8013dc8:	d005      	beq.n	8013dd6 <USBD_StdItfReq+0x26>
 8013dca:	2b40      	cmp	r3, #64	@ 0x40
 8013dcc:	d852      	bhi.n	8013e74 <USBD_StdItfReq+0xc4>
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d001      	beq.n	8013dd6 <USBD_StdItfReq+0x26>
 8013dd2:	2b20      	cmp	r3, #32
 8013dd4:	d14e      	bne.n	8013e74 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8013dd6:	687b      	ldr	r3, [r7, #4]
 8013dd8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013ddc:	b2db      	uxtb	r3, r3
 8013dde:	3b01      	subs	r3, #1
 8013de0:	2b02      	cmp	r3, #2
 8013de2:	d840      	bhi.n	8013e66 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8013de4:	683b      	ldr	r3, [r7, #0]
 8013de6:	889b      	ldrh	r3, [r3, #4]
 8013de8:	b2db      	uxtb	r3, r3
 8013dea:	2b01      	cmp	r3, #1
 8013dec:	d836      	bhi.n	8013e5c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8013dee:	683b      	ldr	r3, [r7, #0]
 8013df0:	889b      	ldrh	r3, [r3, #4]
 8013df2:	b2db      	uxtb	r3, r3
 8013df4:	4619      	mov	r1, r3
 8013df6:	6878      	ldr	r0, [r7, #4]
 8013df8:	f7ff fedb 	bl	8013bb2 <USBD_CoreFindIF>
 8013dfc:	4603      	mov	r3, r0
 8013dfe:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013e00:	7bbb      	ldrb	r3, [r7, #14]
 8013e02:	2bff      	cmp	r3, #255	@ 0xff
 8013e04:	d01d      	beq.n	8013e42 <USBD_StdItfReq+0x92>
 8013e06:	7bbb      	ldrb	r3, [r7, #14]
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	d11a      	bne.n	8013e42 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8013e0c:	7bba      	ldrb	r2, [r7, #14]
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	32ae      	adds	r2, #174	@ 0xae
 8013e12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013e16:	689b      	ldr	r3, [r3, #8]
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	d00f      	beq.n	8013e3c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8013e1c:	7bba      	ldrb	r2, [r7, #14]
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8013e24:	7bba      	ldrb	r2, [r7, #14]
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	32ae      	adds	r2, #174	@ 0xae
 8013e2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013e2e:	689b      	ldr	r3, [r3, #8]
 8013e30:	6839      	ldr	r1, [r7, #0]
 8013e32:	6878      	ldr	r0, [r7, #4]
 8013e34:	4798      	blx	r3
 8013e36:	4603      	mov	r3, r0
 8013e38:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8013e3a:	e004      	b.n	8013e46 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8013e3c:	2303      	movs	r3, #3
 8013e3e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8013e40:	e001      	b.n	8013e46 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8013e42:	2303      	movs	r3, #3
 8013e44:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8013e46:	683b      	ldr	r3, [r7, #0]
 8013e48:	88db      	ldrh	r3, [r3, #6]
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	d110      	bne.n	8013e70 <USBD_StdItfReq+0xc0>
 8013e4e:	7bfb      	ldrb	r3, [r7, #15]
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	d10d      	bne.n	8013e70 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8013e54:	6878      	ldr	r0, [r7, #4]
 8013e56:	f000 fdfd 	bl	8014a54 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013e5a:	e009      	b.n	8013e70 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8013e5c:	6839      	ldr	r1, [r7, #0]
 8013e5e:	6878      	ldr	r0, [r7, #4]
 8013e60:	f000 fd21 	bl	80148a6 <USBD_CtlError>
          break;
 8013e64:	e004      	b.n	8013e70 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8013e66:	6839      	ldr	r1, [r7, #0]
 8013e68:	6878      	ldr	r0, [r7, #4]
 8013e6a:	f000 fd1c 	bl	80148a6 <USBD_CtlError>
          break;
 8013e6e:	e000      	b.n	8013e72 <USBD_StdItfReq+0xc2>
          break;
 8013e70:	bf00      	nop
      }
      break;
 8013e72:	e004      	b.n	8013e7e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8013e74:	6839      	ldr	r1, [r7, #0]
 8013e76:	6878      	ldr	r0, [r7, #4]
 8013e78:	f000 fd15 	bl	80148a6 <USBD_CtlError>
      break;
 8013e7c:	bf00      	nop
  }

  return ret;
 8013e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013e80:	4618      	mov	r0, r3
 8013e82:	3710      	adds	r7, #16
 8013e84:	46bd      	mov	sp, r7
 8013e86:	bd80      	pop	{r7, pc}

08013e88 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013e88:	b580      	push	{r7, lr}
 8013e8a:	b084      	sub	sp, #16
 8013e8c:	af00      	add	r7, sp, #0
 8013e8e:	6078      	str	r0, [r7, #4]
 8013e90:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8013e92:	2300      	movs	r3, #0
 8013e94:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8013e96:	683b      	ldr	r3, [r7, #0]
 8013e98:	889b      	ldrh	r3, [r3, #4]
 8013e9a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013e9c:	683b      	ldr	r3, [r7, #0]
 8013e9e:	781b      	ldrb	r3, [r3, #0]
 8013ea0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013ea4:	2b40      	cmp	r3, #64	@ 0x40
 8013ea6:	d007      	beq.n	8013eb8 <USBD_StdEPReq+0x30>
 8013ea8:	2b40      	cmp	r3, #64	@ 0x40
 8013eaa:	f200 817f 	bhi.w	80141ac <USBD_StdEPReq+0x324>
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	d02a      	beq.n	8013f08 <USBD_StdEPReq+0x80>
 8013eb2:	2b20      	cmp	r3, #32
 8013eb4:	f040 817a 	bne.w	80141ac <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8013eb8:	7bbb      	ldrb	r3, [r7, #14]
 8013eba:	4619      	mov	r1, r3
 8013ebc:	6878      	ldr	r0, [r7, #4]
 8013ebe:	f7ff fe85 	bl	8013bcc <USBD_CoreFindEP>
 8013ec2:	4603      	mov	r3, r0
 8013ec4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013ec6:	7b7b      	ldrb	r3, [r7, #13]
 8013ec8:	2bff      	cmp	r3, #255	@ 0xff
 8013eca:	f000 8174 	beq.w	80141b6 <USBD_StdEPReq+0x32e>
 8013ece:	7b7b      	ldrb	r3, [r7, #13]
 8013ed0:	2b00      	cmp	r3, #0
 8013ed2:	f040 8170 	bne.w	80141b6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8013ed6:	7b7a      	ldrb	r2, [r7, #13]
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8013ede:	7b7a      	ldrb	r2, [r7, #13]
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	32ae      	adds	r2, #174	@ 0xae
 8013ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013ee8:	689b      	ldr	r3, [r3, #8]
 8013eea:	2b00      	cmp	r3, #0
 8013eec:	f000 8163 	beq.w	80141b6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8013ef0:	7b7a      	ldrb	r2, [r7, #13]
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	32ae      	adds	r2, #174	@ 0xae
 8013ef6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013efa:	689b      	ldr	r3, [r3, #8]
 8013efc:	6839      	ldr	r1, [r7, #0]
 8013efe:	6878      	ldr	r0, [r7, #4]
 8013f00:	4798      	blx	r3
 8013f02:	4603      	mov	r3, r0
 8013f04:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8013f06:	e156      	b.n	80141b6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013f08:	683b      	ldr	r3, [r7, #0]
 8013f0a:	785b      	ldrb	r3, [r3, #1]
 8013f0c:	2b03      	cmp	r3, #3
 8013f0e:	d008      	beq.n	8013f22 <USBD_StdEPReq+0x9a>
 8013f10:	2b03      	cmp	r3, #3
 8013f12:	f300 8145 	bgt.w	80141a0 <USBD_StdEPReq+0x318>
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	f000 809b 	beq.w	8014052 <USBD_StdEPReq+0x1ca>
 8013f1c:	2b01      	cmp	r3, #1
 8013f1e:	d03c      	beq.n	8013f9a <USBD_StdEPReq+0x112>
 8013f20:	e13e      	b.n	80141a0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013f28:	b2db      	uxtb	r3, r3
 8013f2a:	2b02      	cmp	r3, #2
 8013f2c:	d002      	beq.n	8013f34 <USBD_StdEPReq+0xac>
 8013f2e:	2b03      	cmp	r3, #3
 8013f30:	d016      	beq.n	8013f60 <USBD_StdEPReq+0xd8>
 8013f32:	e02c      	b.n	8013f8e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013f34:	7bbb      	ldrb	r3, [r7, #14]
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	d00d      	beq.n	8013f56 <USBD_StdEPReq+0xce>
 8013f3a:	7bbb      	ldrb	r3, [r7, #14]
 8013f3c:	2b80      	cmp	r3, #128	@ 0x80
 8013f3e:	d00a      	beq.n	8013f56 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013f40:	7bbb      	ldrb	r3, [r7, #14]
 8013f42:	4619      	mov	r1, r3
 8013f44:	6878      	ldr	r0, [r7, #4]
 8013f46:	f004 fecf 	bl	8018ce8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013f4a:	2180      	movs	r1, #128	@ 0x80
 8013f4c:	6878      	ldr	r0, [r7, #4]
 8013f4e:	f004 fecb 	bl	8018ce8 <USBD_LL_StallEP>
 8013f52:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013f54:	e020      	b.n	8013f98 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8013f56:	6839      	ldr	r1, [r7, #0]
 8013f58:	6878      	ldr	r0, [r7, #4]
 8013f5a:	f000 fca4 	bl	80148a6 <USBD_CtlError>
              break;
 8013f5e:	e01b      	b.n	8013f98 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013f60:	683b      	ldr	r3, [r7, #0]
 8013f62:	885b      	ldrh	r3, [r3, #2]
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	d10e      	bne.n	8013f86 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8013f68:	7bbb      	ldrb	r3, [r7, #14]
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	d00b      	beq.n	8013f86 <USBD_StdEPReq+0xfe>
 8013f6e:	7bbb      	ldrb	r3, [r7, #14]
 8013f70:	2b80      	cmp	r3, #128	@ 0x80
 8013f72:	d008      	beq.n	8013f86 <USBD_StdEPReq+0xfe>
 8013f74:	683b      	ldr	r3, [r7, #0]
 8013f76:	88db      	ldrh	r3, [r3, #6]
 8013f78:	2b00      	cmp	r3, #0
 8013f7a:	d104      	bne.n	8013f86 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8013f7c:	7bbb      	ldrb	r3, [r7, #14]
 8013f7e:	4619      	mov	r1, r3
 8013f80:	6878      	ldr	r0, [r7, #4]
 8013f82:	f004 feb1 	bl	8018ce8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8013f86:	6878      	ldr	r0, [r7, #4]
 8013f88:	f000 fd64 	bl	8014a54 <USBD_CtlSendStatus>

              break;
 8013f8c:	e004      	b.n	8013f98 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8013f8e:	6839      	ldr	r1, [r7, #0]
 8013f90:	6878      	ldr	r0, [r7, #4]
 8013f92:	f000 fc88 	bl	80148a6 <USBD_CtlError>
              break;
 8013f96:	bf00      	nop
          }
          break;
 8013f98:	e107      	b.n	80141aa <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013fa0:	b2db      	uxtb	r3, r3
 8013fa2:	2b02      	cmp	r3, #2
 8013fa4:	d002      	beq.n	8013fac <USBD_StdEPReq+0x124>
 8013fa6:	2b03      	cmp	r3, #3
 8013fa8:	d016      	beq.n	8013fd8 <USBD_StdEPReq+0x150>
 8013faa:	e04b      	b.n	8014044 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013fac:	7bbb      	ldrb	r3, [r7, #14]
 8013fae:	2b00      	cmp	r3, #0
 8013fb0:	d00d      	beq.n	8013fce <USBD_StdEPReq+0x146>
 8013fb2:	7bbb      	ldrb	r3, [r7, #14]
 8013fb4:	2b80      	cmp	r3, #128	@ 0x80
 8013fb6:	d00a      	beq.n	8013fce <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013fb8:	7bbb      	ldrb	r3, [r7, #14]
 8013fba:	4619      	mov	r1, r3
 8013fbc:	6878      	ldr	r0, [r7, #4]
 8013fbe:	f004 fe93 	bl	8018ce8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013fc2:	2180      	movs	r1, #128	@ 0x80
 8013fc4:	6878      	ldr	r0, [r7, #4]
 8013fc6:	f004 fe8f 	bl	8018ce8 <USBD_LL_StallEP>
 8013fca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013fcc:	e040      	b.n	8014050 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8013fce:	6839      	ldr	r1, [r7, #0]
 8013fd0:	6878      	ldr	r0, [r7, #4]
 8013fd2:	f000 fc68 	bl	80148a6 <USBD_CtlError>
              break;
 8013fd6:	e03b      	b.n	8014050 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013fd8:	683b      	ldr	r3, [r7, #0]
 8013fda:	885b      	ldrh	r3, [r3, #2]
 8013fdc:	2b00      	cmp	r3, #0
 8013fde:	d136      	bne.n	801404e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013fe0:	7bbb      	ldrb	r3, [r7, #14]
 8013fe2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013fe6:	2b00      	cmp	r3, #0
 8013fe8:	d004      	beq.n	8013ff4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8013fea:	7bbb      	ldrb	r3, [r7, #14]
 8013fec:	4619      	mov	r1, r3
 8013fee:	6878      	ldr	r0, [r7, #4]
 8013ff0:	f004 fe99 	bl	8018d26 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8013ff4:	6878      	ldr	r0, [r7, #4]
 8013ff6:	f000 fd2d 	bl	8014a54 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8013ffa:	7bbb      	ldrb	r3, [r7, #14]
 8013ffc:	4619      	mov	r1, r3
 8013ffe:	6878      	ldr	r0, [r7, #4]
 8014000:	f7ff fde4 	bl	8013bcc <USBD_CoreFindEP>
 8014004:	4603      	mov	r3, r0
 8014006:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8014008:	7b7b      	ldrb	r3, [r7, #13]
 801400a:	2bff      	cmp	r3, #255	@ 0xff
 801400c:	d01f      	beq.n	801404e <USBD_StdEPReq+0x1c6>
 801400e:	7b7b      	ldrb	r3, [r7, #13]
 8014010:	2b00      	cmp	r3, #0
 8014012:	d11c      	bne.n	801404e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8014014:	7b7a      	ldrb	r2, [r7, #13]
 8014016:	687b      	ldr	r3, [r7, #4]
 8014018:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801401c:	7b7a      	ldrb	r2, [r7, #13]
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	32ae      	adds	r2, #174	@ 0xae
 8014022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014026:	689b      	ldr	r3, [r3, #8]
 8014028:	2b00      	cmp	r3, #0
 801402a:	d010      	beq.n	801404e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801402c:	7b7a      	ldrb	r2, [r7, #13]
 801402e:	687b      	ldr	r3, [r7, #4]
 8014030:	32ae      	adds	r2, #174	@ 0xae
 8014032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014036:	689b      	ldr	r3, [r3, #8]
 8014038:	6839      	ldr	r1, [r7, #0]
 801403a:	6878      	ldr	r0, [r7, #4]
 801403c:	4798      	blx	r3
 801403e:	4603      	mov	r3, r0
 8014040:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8014042:	e004      	b.n	801404e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8014044:	6839      	ldr	r1, [r7, #0]
 8014046:	6878      	ldr	r0, [r7, #4]
 8014048:	f000 fc2d 	bl	80148a6 <USBD_CtlError>
              break;
 801404c:	e000      	b.n	8014050 <USBD_StdEPReq+0x1c8>
              break;
 801404e:	bf00      	nop
          }
          break;
 8014050:	e0ab      	b.n	80141aa <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8014052:	687b      	ldr	r3, [r7, #4]
 8014054:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014058:	b2db      	uxtb	r3, r3
 801405a:	2b02      	cmp	r3, #2
 801405c:	d002      	beq.n	8014064 <USBD_StdEPReq+0x1dc>
 801405e:	2b03      	cmp	r3, #3
 8014060:	d032      	beq.n	80140c8 <USBD_StdEPReq+0x240>
 8014062:	e097      	b.n	8014194 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014064:	7bbb      	ldrb	r3, [r7, #14]
 8014066:	2b00      	cmp	r3, #0
 8014068:	d007      	beq.n	801407a <USBD_StdEPReq+0x1f2>
 801406a:	7bbb      	ldrb	r3, [r7, #14]
 801406c:	2b80      	cmp	r3, #128	@ 0x80
 801406e:	d004      	beq.n	801407a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8014070:	6839      	ldr	r1, [r7, #0]
 8014072:	6878      	ldr	r0, [r7, #4]
 8014074:	f000 fc17 	bl	80148a6 <USBD_CtlError>
                break;
 8014078:	e091      	b.n	801419e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801407a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801407e:	2b00      	cmp	r3, #0
 8014080:	da0b      	bge.n	801409a <USBD_StdEPReq+0x212>
 8014082:	7bbb      	ldrb	r3, [r7, #14]
 8014084:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014088:	4613      	mov	r3, r2
 801408a:	009b      	lsls	r3, r3, #2
 801408c:	4413      	add	r3, r2
 801408e:	009b      	lsls	r3, r3, #2
 8014090:	3310      	adds	r3, #16
 8014092:	687a      	ldr	r2, [r7, #4]
 8014094:	4413      	add	r3, r2
 8014096:	3304      	adds	r3, #4
 8014098:	e00b      	b.n	80140b2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801409a:	7bbb      	ldrb	r3, [r7, #14]
 801409c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80140a0:	4613      	mov	r3, r2
 80140a2:	009b      	lsls	r3, r3, #2
 80140a4:	4413      	add	r3, r2
 80140a6:	009b      	lsls	r3, r3, #2
 80140a8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80140ac:	687a      	ldr	r2, [r7, #4]
 80140ae:	4413      	add	r3, r2
 80140b0:	3304      	adds	r3, #4
 80140b2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80140b4:	68bb      	ldr	r3, [r7, #8]
 80140b6:	2200      	movs	r2, #0
 80140b8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80140ba:	68bb      	ldr	r3, [r7, #8]
 80140bc:	2202      	movs	r2, #2
 80140be:	4619      	mov	r1, r3
 80140c0:	6878      	ldr	r0, [r7, #4]
 80140c2:	f000 fc6d 	bl	80149a0 <USBD_CtlSendData>
              break;
 80140c6:	e06a      	b.n	801419e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80140c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80140cc:	2b00      	cmp	r3, #0
 80140ce:	da11      	bge.n	80140f4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80140d0:	7bbb      	ldrb	r3, [r7, #14]
 80140d2:	f003 020f 	and.w	r2, r3, #15
 80140d6:	6879      	ldr	r1, [r7, #4]
 80140d8:	4613      	mov	r3, r2
 80140da:	009b      	lsls	r3, r3, #2
 80140dc:	4413      	add	r3, r2
 80140de:	009b      	lsls	r3, r3, #2
 80140e0:	440b      	add	r3, r1
 80140e2:	3324      	adds	r3, #36	@ 0x24
 80140e4:	881b      	ldrh	r3, [r3, #0]
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d117      	bne.n	801411a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80140ea:	6839      	ldr	r1, [r7, #0]
 80140ec:	6878      	ldr	r0, [r7, #4]
 80140ee:	f000 fbda 	bl	80148a6 <USBD_CtlError>
                  break;
 80140f2:	e054      	b.n	801419e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80140f4:	7bbb      	ldrb	r3, [r7, #14]
 80140f6:	f003 020f 	and.w	r2, r3, #15
 80140fa:	6879      	ldr	r1, [r7, #4]
 80140fc:	4613      	mov	r3, r2
 80140fe:	009b      	lsls	r3, r3, #2
 8014100:	4413      	add	r3, r2
 8014102:	009b      	lsls	r3, r3, #2
 8014104:	440b      	add	r3, r1
 8014106:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801410a:	881b      	ldrh	r3, [r3, #0]
 801410c:	2b00      	cmp	r3, #0
 801410e:	d104      	bne.n	801411a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8014110:	6839      	ldr	r1, [r7, #0]
 8014112:	6878      	ldr	r0, [r7, #4]
 8014114:	f000 fbc7 	bl	80148a6 <USBD_CtlError>
                  break;
 8014118:	e041      	b.n	801419e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801411a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801411e:	2b00      	cmp	r3, #0
 8014120:	da0b      	bge.n	801413a <USBD_StdEPReq+0x2b2>
 8014122:	7bbb      	ldrb	r3, [r7, #14]
 8014124:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014128:	4613      	mov	r3, r2
 801412a:	009b      	lsls	r3, r3, #2
 801412c:	4413      	add	r3, r2
 801412e:	009b      	lsls	r3, r3, #2
 8014130:	3310      	adds	r3, #16
 8014132:	687a      	ldr	r2, [r7, #4]
 8014134:	4413      	add	r3, r2
 8014136:	3304      	adds	r3, #4
 8014138:	e00b      	b.n	8014152 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801413a:	7bbb      	ldrb	r3, [r7, #14]
 801413c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014140:	4613      	mov	r3, r2
 8014142:	009b      	lsls	r3, r3, #2
 8014144:	4413      	add	r3, r2
 8014146:	009b      	lsls	r3, r3, #2
 8014148:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801414c:	687a      	ldr	r2, [r7, #4]
 801414e:	4413      	add	r3, r2
 8014150:	3304      	adds	r3, #4
 8014152:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8014154:	7bbb      	ldrb	r3, [r7, #14]
 8014156:	2b00      	cmp	r3, #0
 8014158:	d002      	beq.n	8014160 <USBD_StdEPReq+0x2d8>
 801415a:	7bbb      	ldrb	r3, [r7, #14]
 801415c:	2b80      	cmp	r3, #128	@ 0x80
 801415e:	d103      	bne.n	8014168 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8014160:	68bb      	ldr	r3, [r7, #8]
 8014162:	2200      	movs	r2, #0
 8014164:	601a      	str	r2, [r3, #0]
 8014166:	e00e      	b.n	8014186 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8014168:	7bbb      	ldrb	r3, [r7, #14]
 801416a:	4619      	mov	r1, r3
 801416c:	6878      	ldr	r0, [r7, #4]
 801416e:	f004 fdf9 	bl	8018d64 <USBD_LL_IsStallEP>
 8014172:	4603      	mov	r3, r0
 8014174:	2b00      	cmp	r3, #0
 8014176:	d003      	beq.n	8014180 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8014178:	68bb      	ldr	r3, [r7, #8]
 801417a:	2201      	movs	r2, #1
 801417c:	601a      	str	r2, [r3, #0]
 801417e:	e002      	b.n	8014186 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8014180:	68bb      	ldr	r3, [r7, #8]
 8014182:	2200      	movs	r2, #0
 8014184:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014186:	68bb      	ldr	r3, [r7, #8]
 8014188:	2202      	movs	r2, #2
 801418a:	4619      	mov	r1, r3
 801418c:	6878      	ldr	r0, [r7, #4]
 801418e:	f000 fc07 	bl	80149a0 <USBD_CtlSendData>
              break;
 8014192:	e004      	b.n	801419e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8014194:	6839      	ldr	r1, [r7, #0]
 8014196:	6878      	ldr	r0, [r7, #4]
 8014198:	f000 fb85 	bl	80148a6 <USBD_CtlError>
              break;
 801419c:	bf00      	nop
          }
          break;
 801419e:	e004      	b.n	80141aa <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80141a0:	6839      	ldr	r1, [r7, #0]
 80141a2:	6878      	ldr	r0, [r7, #4]
 80141a4:	f000 fb7f 	bl	80148a6 <USBD_CtlError>
          break;
 80141a8:	bf00      	nop
      }
      break;
 80141aa:	e005      	b.n	80141b8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80141ac:	6839      	ldr	r1, [r7, #0]
 80141ae:	6878      	ldr	r0, [r7, #4]
 80141b0:	f000 fb79 	bl	80148a6 <USBD_CtlError>
      break;
 80141b4:	e000      	b.n	80141b8 <USBD_StdEPReq+0x330>
      break;
 80141b6:	bf00      	nop
  }

  return ret;
 80141b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80141ba:	4618      	mov	r0, r3
 80141bc:	3710      	adds	r7, #16
 80141be:	46bd      	mov	sp, r7
 80141c0:	bd80      	pop	{r7, pc}
	...

080141c4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80141c4:	b580      	push	{r7, lr}
 80141c6:	b084      	sub	sp, #16
 80141c8:	af00      	add	r7, sp, #0
 80141ca:	6078      	str	r0, [r7, #4]
 80141cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80141ce:	2300      	movs	r3, #0
 80141d0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80141d2:	2300      	movs	r3, #0
 80141d4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80141d6:	2300      	movs	r3, #0
 80141d8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80141da:	683b      	ldr	r3, [r7, #0]
 80141dc:	885b      	ldrh	r3, [r3, #2]
 80141de:	0a1b      	lsrs	r3, r3, #8
 80141e0:	b29b      	uxth	r3, r3
 80141e2:	3b01      	subs	r3, #1
 80141e4:	2b0e      	cmp	r3, #14
 80141e6:	f200 8152 	bhi.w	801448e <USBD_GetDescriptor+0x2ca>
 80141ea:	a201      	add	r2, pc, #4	@ (adr r2, 80141f0 <USBD_GetDescriptor+0x2c>)
 80141ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80141f0:	08014261 	.word	0x08014261
 80141f4:	08014279 	.word	0x08014279
 80141f8:	080142b9 	.word	0x080142b9
 80141fc:	0801448f 	.word	0x0801448f
 8014200:	0801448f 	.word	0x0801448f
 8014204:	0801442f 	.word	0x0801442f
 8014208:	0801445b 	.word	0x0801445b
 801420c:	0801448f 	.word	0x0801448f
 8014210:	0801448f 	.word	0x0801448f
 8014214:	0801448f 	.word	0x0801448f
 8014218:	0801448f 	.word	0x0801448f
 801421c:	0801448f 	.word	0x0801448f
 8014220:	0801448f 	.word	0x0801448f
 8014224:	0801448f 	.word	0x0801448f
 8014228:	0801422d 	.word	0x0801422d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 801422c:	687b      	ldr	r3, [r7, #4]
 801422e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014232:	69db      	ldr	r3, [r3, #28]
 8014234:	2b00      	cmp	r3, #0
 8014236:	d00b      	beq.n	8014250 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801423e:	69db      	ldr	r3, [r3, #28]
 8014240:	687a      	ldr	r2, [r7, #4]
 8014242:	7c12      	ldrb	r2, [r2, #16]
 8014244:	f107 0108 	add.w	r1, r7, #8
 8014248:	4610      	mov	r0, r2
 801424a:	4798      	blx	r3
 801424c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801424e:	e126      	b.n	801449e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8014250:	6839      	ldr	r1, [r7, #0]
 8014252:	6878      	ldr	r0, [r7, #4]
 8014254:	f000 fb27 	bl	80148a6 <USBD_CtlError>
        err++;
 8014258:	7afb      	ldrb	r3, [r7, #11]
 801425a:	3301      	adds	r3, #1
 801425c:	72fb      	strb	r3, [r7, #11]
      break;
 801425e:	e11e      	b.n	801449e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014266:	681b      	ldr	r3, [r3, #0]
 8014268:	687a      	ldr	r2, [r7, #4]
 801426a:	7c12      	ldrb	r2, [r2, #16]
 801426c:	f107 0108 	add.w	r1, r7, #8
 8014270:	4610      	mov	r0, r2
 8014272:	4798      	blx	r3
 8014274:	60f8      	str	r0, [r7, #12]
      break;
 8014276:	e112      	b.n	801449e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	7c1b      	ldrb	r3, [r3, #16]
 801427c:	2b00      	cmp	r3, #0
 801427e:	d10d      	bne.n	801429c <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014288:	f107 0208 	add.w	r2, r7, #8
 801428c:	4610      	mov	r0, r2
 801428e:	4798      	blx	r3
 8014290:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8014292:	68fb      	ldr	r3, [r7, #12]
 8014294:	3301      	adds	r3, #1
 8014296:	2202      	movs	r2, #2
 8014298:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801429a:	e100      	b.n	801449e <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 801429c:	687b      	ldr	r3, [r7, #4]
 801429e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80142a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80142a4:	f107 0208 	add.w	r2, r7, #8
 80142a8:	4610      	mov	r0, r2
 80142aa:	4798      	blx	r3
 80142ac:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80142ae:	68fb      	ldr	r3, [r7, #12]
 80142b0:	3301      	adds	r3, #1
 80142b2:	2202      	movs	r2, #2
 80142b4:	701a      	strb	r2, [r3, #0]
      break;
 80142b6:	e0f2      	b.n	801449e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80142b8:	683b      	ldr	r3, [r7, #0]
 80142ba:	885b      	ldrh	r3, [r3, #2]
 80142bc:	b2db      	uxtb	r3, r3
 80142be:	2b05      	cmp	r3, #5
 80142c0:	f200 80ac 	bhi.w	801441c <USBD_GetDescriptor+0x258>
 80142c4:	a201      	add	r2, pc, #4	@ (adr r2, 80142cc <USBD_GetDescriptor+0x108>)
 80142c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80142ca:	bf00      	nop
 80142cc:	080142e5 	.word	0x080142e5
 80142d0:	08014319 	.word	0x08014319
 80142d4:	0801434d 	.word	0x0801434d
 80142d8:	08014381 	.word	0x08014381
 80142dc:	080143b5 	.word	0x080143b5
 80142e0:	080143e9 	.word	0x080143e9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80142e4:	687b      	ldr	r3, [r7, #4]
 80142e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80142ea:	685b      	ldr	r3, [r3, #4]
 80142ec:	2b00      	cmp	r3, #0
 80142ee:	d00b      	beq.n	8014308 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80142f0:	687b      	ldr	r3, [r7, #4]
 80142f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80142f6:	685b      	ldr	r3, [r3, #4]
 80142f8:	687a      	ldr	r2, [r7, #4]
 80142fa:	7c12      	ldrb	r2, [r2, #16]
 80142fc:	f107 0108 	add.w	r1, r7, #8
 8014300:	4610      	mov	r0, r2
 8014302:	4798      	blx	r3
 8014304:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014306:	e091      	b.n	801442c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014308:	6839      	ldr	r1, [r7, #0]
 801430a:	6878      	ldr	r0, [r7, #4]
 801430c:	f000 facb 	bl	80148a6 <USBD_CtlError>
            err++;
 8014310:	7afb      	ldrb	r3, [r7, #11]
 8014312:	3301      	adds	r3, #1
 8014314:	72fb      	strb	r3, [r7, #11]
          break;
 8014316:	e089      	b.n	801442c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801431e:	689b      	ldr	r3, [r3, #8]
 8014320:	2b00      	cmp	r3, #0
 8014322:	d00b      	beq.n	801433c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8014324:	687b      	ldr	r3, [r7, #4]
 8014326:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801432a:	689b      	ldr	r3, [r3, #8]
 801432c:	687a      	ldr	r2, [r7, #4]
 801432e:	7c12      	ldrb	r2, [r2, #16]
 8014330:	f107 0108 	add.w	r1, r7, #8
 8014334:	4610      	mov	r0, r2
 8014336:	4798      	blx	r3
 8014338:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801433a:	e077      	b.n	801442c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801433c:	6839      	ldr	r1, [r7, #0]
 801433e:	6878      	ldr	r0, [r7, #4]
 8014340:	f000 fab1 	bl	80148a6 <USBD_CtlError>
            err++;
 8014344:	7afb      	ldrb	r3, [r7, #11]
 8014346:	3301      	adds	r3, #1
 8014348:	72fb      	strb	r3, [r7, #11]
          break;
 801434a:	e06f      	b.n	801442c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014352:	68db      	ldr	r3, [r3, #12]
 8014354:	2b00      	cmp	r3, #0
 8014356:	d00b      	beq.n	8014370 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801435e:	68db      	ldr	r3, [r3, #12]
 8014360:	687a      	ldr	r2, [r7, #4]
 8014362:	7c12      	ldrb	r2, [r2, #16]
 8014364:	f107 0108 	add.w	r1, r7, #8
 8014368:	4610      	mov	r0, r2
 801436a:	4798      	blx	r3
 801436c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801436e:	e05d      	b.n	801442c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014370:	6839      	ldr	r1, [r7, #0]
 8014372:	6878      	ldr	r0, [r7, #4]
 8014374:	f000 fa97 	bl	80148a6 <USBD_CtlError>
            err++;
 8014378:	7afb      	ldrb	r3, [r7, #11]
 801437a:	3301      	adds	r3, #1
 801437c:	72fb      	strb	r3, [r7, #11]
          break;
 801437e:	e055      	b.n	801442c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014386:	691b      	ldr	r3, [r3, #16]
 8014388:	2b00      	cmp	r3, #0
 801438a:	d00b      	beq.n	80143a4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801438c:	687b      	ldr	r3, [r7, #4]
 801438e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014392:	691b      	ldr	r3, [r3, #16]
 8014394:	687a      	ldr	r2, [r7, #4]
 8014396:	7c12      	ldrb	r2, [r2, #16]
 8014398:	f107 0108 	add.w	r1, r7, #8
 801439c:	4610      	mov	r0, r2
 801439e:	4798      	blx	r3
 80143a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80143a2:	e043      	b.n	801442c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80143a4:	6839      	ldr	r1, [r7, #0]
 80143a6:	6878      	ldr	r0, [r7, #4]
 80143a8:	f000 fa7d 	bl	80148a6 <USBD_CtlError>
            err++;
 80143ac:	7afb      	ldrb	r3, [r7, #11]
 80143ae:	3301      	adds	r3, #1
 80143b0:	72fb      	strb	r3, [r7, #11]
          break;
 80143b2:	e03b      	b.n	801442c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80143b4:	687b      	ldr	r3, [r7, #4]
 80143b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80143ba:	695b      	ldr	r3, [r3, #20]
 80143bc:	2b00      	cmp	r3, #0
 80143be:	d00b      	beq.n	80143d8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80143c6:	695b      	ldr	r3, [r3, #20]
 80143c8:	687a      	ldr	r2, [r7, #4]
 80143ca:	7c12      	ldrb	r2, [r2, #16]
 80143cc:	f107 0108 	add.w	r1, r7, #8
 80143d0:	4610      	mov	r0, r2
 80143d2:	4798      	blx	r3
 80143d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80143d6:	e029      	b.n	801442c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80143d8:	6839      	ldr	r1, [r7, #0]
 80143da:	6878      	ldr	r0, [r7, #4]
 80143dc:	f000 fa63 	bl	80148a6 <USBD_CtlError>
            err++;
 80143e0:	7afb      	ldrb	r3, [r7, #11]
 80143e2:	3301      	adds	r3, #1
 80143e4:	72fb      	strb	r3, [r7, #11]
          break;
 80143e6:	e021      	b.n	801442c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80143ee:	699b      	ldr	r3, [r3, #24]
 80143f0:	2b00      	cmp	r3, #0
 80143f2:	d00b      	beq.n	801440c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80143f4:	687b      	ldr	r3, [r7, #4]
 80143f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80143fa:	699b      	ldr	r3, [r3, #24]
 80143fc:	687a      	ldr	r2, [r7, #4]
 80143fe:	7c12      	ldrb	r2, [r2, #16]
 8014400:	f107 0108 	add.w	r1, r7, #8
 8014404:	4610      	mov	r0, r2
 8014406:	4798      	blx	r3
 8014408:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801440a:	e00f      	b.n	801442c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801440c:	6839      	ldr	r1, [r7, #0]
 801440e:	6878      	ldr	r0, [r7, #4]
 8014410:	f000 fa49 	bl	80148a6 <USBD_CtlError>
            err++;
 8014414:	7afb      	ldrb	r3, [r7, #11]
 8014416:	3301      	adds	r3, #1
 8014418:	72fb      	strb	r3, [r7, #11]
          break;
 801441a:	e007      	b.n	801442c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801441c:	6839      	ldr	r1, [r7, #0]
 801441e:	6878      	ldr	r0, [r7, #4]
 8014420:	f000 fa41 	bl	80148a6 <USBD_CtlError>
          err++;
 8014424:	7afb      	ldrb	r3, [r7, #11]
 8014426:	3301      	adds	r3, #1
 8014428:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801442a:	bf00      	nop
      }
      break;
 801442c:	e037      	b.n	801449e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801442e:	687b      	ldr	r3, [r7, #4]
 8014430:	7c1b      	ldrb	r3, [r3, #16]
 8014432:	2b00      	cmp	r3, #0
 8014434:	d109      	bne.n	801444a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8014436:	687b      	ldr	r3, [r7, #4]
 8014438:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801443c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801443e:	f107 0208 	add.w	r2, r7, #8
 8014442:	4610      	mov	r0, r2
 8014444:	4798      	blx	r3
 8014446:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014448:	e029      	b.n	801449e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801444a:	6839      	ldr	r1, [r7, #0]
 801444c:	6878      	ldr	r0, [r7, #4]
 801444e:	f000 fa2a 	bl	80148a6 <USBD_CtlError>
        err++;
 8014452:	7afb      	ldrb	r3, [r7, #11]
 8014454:	3301      	adds	r3, #1
 8014456:	72fb      	strb	r3, [r7, #11]
      break;
 8014458:	e021      	b.n	801449e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801445a:	687b      	ldr	r3, [r7, #4]
 801445c:	7c1b      	ldrb	r3, [r3, #16]
 801445e:	2b00      	cmp	r3, #0
 8014460:	d10d      	bne.n	801447e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8014462:	687b      	ldr	r3, [r7, #4]
 8014464:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801446a:	f107 0208 	add.w	r2, r7, #8
 801446e:	4610      	mov	r0, r2
 8014470:	4798      	blx	r3
 8014472:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8014474:	68fb      	ldr	r3, [r7, #12]
 8014476:	3301      	adds	r3, #1
 8014478:	2207      	movs	r2, #7
 801447a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801447c:	e00f      	b.n	801449e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801447e:	6839      	ldr	r1, [r7, #0]
 8014480:	6878      	ldr	r0, [r7, #4]
 8014482:	f000 fa10 	bl	80148a6 <USBD_CtlError>
        err++;
 8014486:	7afb      	ldrb	r3, [r7, #11]
 8014488:	3301      	adds	r3, #1
 801448a:	72fb      	strb	r3, [r7, #11]
      break;
 801448c:	e007      	b.n	801449e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801448e:	6839      	ldr	r1, [r7, #0]
 8014490:	6878      	ldr	r0, [r7, #4]
 8014492:	f000 fa08 	bl	80148a6 <USBD_CtlError>
      err++;
 8014496:	7afb      	ldrb	r3, [r7, #11]
 8014498:	3301      	adds	r3, #1
 801449a:	72fb      	strb	r3, [r7, #11]
      break;
 801449c:	bf00      	nop
  }

  if (err != 0U)
 801449e:	7afb      	ldrb	r3, [r7, #11]
 80144a0:	2b00      	cmp	r3, #0
 80144a2:	d11e      	bne.n	80144e2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80144a4:	683b      	ldr	r3, [r7, #0]
 80144a6:	88db      	ldrh	r3, [r3, #6]
 80144a8:	2b00      	cmp	r3, #0
 80144aa:	d016      	beq.n	80144da <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80144ac:	893b      	ldrh	r3, [r7, #8]
 80144ae:	2b00      	cmp	r3, #0
 80144b0:	d00e      	beq.n	80144d0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80144b2:	683b      	ldr	r3, [r7, #0]
 80144b4:	88da      	ldrh	r2, [r3, #6]
 80144b6:	893b      	ldrh	r3, [r7, #8]
 80144b8:	4293      	cmp	r3, r2
 80144ba:	bf28      	it	cs
 80144bc:	4613      	movcs	r3, r2
 80144be:	b29b      	uxth	r3, r3
 80144c0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80144c2:	893b      	ldrh	r3, [r7, #8]
 80144c4:	461a      	mov	r2, r3
 80144c6:	68f9      	ldr	r1, [r7, #12]
 80144c8:	6878      	ldr	r0, [r7, #4]
 80144ca:	f000 fa69 	bl	80149a0 <USBD_CtlSendData>
 80144ce:	e009      	b.n	80144e4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80144d0:	6839      	ldr	r1, [r7, #0]
 80144d2:	6878      	ldr	r0, [r7, #4]
 80144d4:	f000 f9e7 	bl	80148a6 <USBD_CtlError>
 80144d8:	e004      	b.n	80144e4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80144da:	6878      	ldr	r0, [r7, #4]
 80144dc:	f000 faba 	bl	8014a54 <USBD_CtlSendStatus>
 80144e0:	e000      	b.n	80144e4 <USBD_GetDescriptor+0x320>
    return;
 80144e2:	bf00      	nop
  }
}
 80144e4:	3710      	adds	r7, #16
 80144e6:	46bd      	mov	sp, r7
 80144e8:	bd80      	pop	{r7, pc}
 80144ea:	bf00      	nop

080144ec <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80144ec:	b580      	push	{r7, lr}
 80144ee:	b084      	sub	sp, #16
 80144f0:	af00      	add	r7, sp, #0
 80144f2:	6078      	str	r0, [r7, #4]
 80144f4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80144f6:	683b      	ldr	r3, [r7, #0]
 80144f8:	889b      	ldrh	r3, [r3, #4]
 80144fa:	2b00      	cmp	r3, #0
 80144fc:	d131      	bne.n	8014562 <USBD_SetAddress+0x76>
 80144fe:	683b      	ldr	r3, [r7, #0]
 8014500:	88db      	ldrh	r3, [r3, #6]
 8014502:	2b00      	cmp	r3, #0
 8014504:	d12d      	bne.n	8014562 <USBD_SetAddress+0x76>
 8014506:	683b      	ldr	r3, [r7, #0]
 8014508:	885b      	ldrh	r3, [r3, #2]
 801450a:	2b7f      	cmp	r3, #127	@ 0x7f
 801450c:	d829      	bhi.n	8014562 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801450e:	683b      	ldr	r3, [r7, #0]
 8014510:	885b      	ldrh	r3, [r3, #2]
 8014512:	b2db      	uxtb	r3, r3
 8014514:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014518:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801451a:	687b      	ldr	r3, [r7, #4]
 801451c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014520:	b2db      	uxtb	r3, r3
 8014522:	2b03      	cmp	r3, #3
 8014524:	d104      	bne.n	8014530 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8014526:	6839      	ldr	r1, [r7, #0]
 8014528:	6878      	ldr	r0, [r7, #4]
 801452a:	f000 f9bc 	bl	80148a6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801452e:	e01d      	b.n	801456c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8014530:	687b      	ldr	r3, [r7, #4]
 8014532:	7bfa      	ldrb	r2, [r7, #15]
 8014534:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8014538:	7bfb      	ldrb	r3, [r7, #15]
 801453a:	4619      	mov	r1, r3
 801453c:	6878      	ldr	r0, [r7, #4]
 801453e:	f004 fc3d 	bl	8018dbc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8014542:	6878      	ldr	r0, [r7, #4]
 8014544:	f000 fa86 	bl	8014a54 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8014548:	7bfb      	ldrb	r3, [r7, #15]
 801454a:	2b00      	cmp	r3, #0
 801454c:	d004      	beq.n	8014558 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801454e:	687b      	ldr	r3, [r7, #4]
 8014550:	2202      	movs	r2, #2
 8014552:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014556:	e009      	b.n	801456c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8014558:	687b      	ldr	r3, [r7, #4]
 801455a:	2201      	movs	r2, #1
 801455c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014560:	e004      	b.n	801456c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8014562:	6839      	ldr	r1, [r7, #0]
 8014564:	6878      	ldr	r0, [r7, #4]
 8014566:	f000 f99e 	bl	80148a6 <USBD_CtlError>
  }
}
 801456a:	bf00      	nop
 801456c:	bf00      	nop
 801456e:	3710      	adds	r7, #16
 8014570:	46bd      	mov	sp, r7
 8014572:	bd80      	pop	{r7, pc}

08014574 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014574:	b580      	push	{r7, lr}
 8014576:	b084      	sub	sp, #16
 8014578:	af00      	add	r7, sp, #0
 801457a:	6078      	str	r0, [r7, #4]
 801457c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801457e:	2300      	movs	r3, #0
 8014580:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8014582:	683b      	ldr	r3, [r7, #0]
 8014584:	885b      	ldrh	r3, [r3, #2]
 8014586:	b2da      	uxtb	r2, r3
 8014588:	4b4e      	ldr	r3, [pc, #312]	@ (80146c4 <USBD_SetConfig+0x150>)
 801458a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801458c:	4b4d      	ldr	r3, [pc, #308]	@ (80146c4 <USBD_SetConfig+0x150>)
 801458e:	781b      	ldrb	r3, [r3, #0]
 8014590:	2b01      	cmp	r3, #1
 8014592:	d905      	bls.n	80145a0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8014594:	6839      	ldr	r1, [r7, #0]
 8014596:	6878      	ldr	r0, [r7, #4]
 8014598:	f000 f985 	bl	80148a6 <USBD_CtlError>
    return USBD_FAIL;
 801459c:	2303      	movs	r3, #3
 801459e:	e08c      	b.n	80146ba <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80145a0:	687b      	ldr	r3, [r7, #4]
 80145a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80145a6:	b2db      	uxtb	r3, r3
 80145a8:	2b02      	cmp	r3, #2
 80145aa:	d002      	beq.n	80145b2 <USBD_SetConfig+0x3e>
 80145ac:	2b03      	cmp	r3, #3
 80145ae:	d029      	beq.n	8014604 <USBD_SetConfig+0x90>
 80145b0:	e075      	b.n	801469e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80145b2:	4b44      	ldr	r3, [pc, #272]	@ (80146c4 <USBD_SetConfig+0x150>)
 80145b4:	781b      	ldrb	r3, [r3, #0]
 80145b6:	2b00      	cmp	r3, #0
 80145b8:	d020      	beq.n	80145fc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80145ba:	4b42      	ldr	r3, [pc, #264]	@ (80146c4 <USBD_SetConfig+0x150>)
 80145bc:	781b      	ldrb	r3, [r3, #0]
 80145be:	461a      	mov	r2, r3
 80145c0:	687b      	ldr	r3, [r7, #4]
 80145c2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80145c4:	4b3f      	ldr	r3, [pc, #252]	@ (80146c4 <USBD_SetConfig+0x150>)
 80145c6:	781b      	ldrb	r3, [r3, #0]
 80145c8:	4619      	mov	r1, r3
 80145ca:	6878      	ldr	r0, [r7, #4]
 80145cc:	f7ff f84b 	bl	8013666 <USBD_SetClassConfig>
 80145d0:	4603      	mov	r3, r0
 80145d2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80145d4:	7bfb      	ldrb	r3, [r7, #15]
 80145d6:	2b00      	cmp	r3, #0
 80145d8:	d008      	beq.n	80145ec <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80145da:	6839      	ldr	r1, [r7, #0]
 80145dc:	6878      	ldr	r0, [r7, #4]
 80145de:	f000 f962 	bl	80148a6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	2202      	movs	r2, #2
 80145e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80145ea:	e065      	b.n	80146b8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80145ec:	6878      	ldr	r0, [r7, #4]
 80145ee:	f000 fa31 	bl	8014a54 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	2203      	movs	r2, #3
 80145f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80145fa:	e05d      	b.n	80146b8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80145fc:	6878      	ldr	r0, [r7, #4]
 80145fe:	f000 fa29 	bl	8014a54 <USBD_CtlSendStatus>
      break;
 8014602:	e059      	b.n	80146b8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8014604:	4b2f      	ldr	r3, [pc, #188]	@ (80146c4 <USBD_SetConfig+0x150>)
 8014606:	781b      	ldrb	r3, [r3, #0]
 8014608:	2b00      	cmp	r3, #0
 801460a:	d112      	bne.n	8014632 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	2202      	movs	r2, #2
 8014610:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8014614:	4b2b      	ldr	r3, [pc, #172]	@ (80146c4 <USBD_SetConfig+0x150>)
 8014616:	781b      	ldrb	r3, [r3, #0]
 8014618:	461a      	mov	r2, r3
 801461a:	687b      	ldr	r3, [r7, #4]
 801461c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801461e:	4b29      	ldr	r3, [pc, #164]	@ (80146c4 <USBD_SetConfig+0x150>)
 8014620:	781b      	ldrb	r3, [r3, #0]
 8014622:	4619      	mov	r1, r3
 8014624:	6878      	ldr	r0, [r7, #4]
 8014626:	f7ff f83a 	bl	801369e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801462a:	6878      	ldr	r0, [r7, #4]
 801462c:	f000 fa12 	bl	8014a54 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8014630:	e042      	b.n	80146b8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8014632:	4b24      	ldr	r3, [pc, #144]	@ (80146c4 <USBD_SetConfig+0x150>)
 8014634:	781b      	ldrb	r3, [r3, #0]
 8014636:	461a      	mov	r2, r3
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	685b      	ldr	r3, [r3, #4]
 801463c:	429a      	cmp	r2, r3
 801463e:	d02a      	beq.n	8014696 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	685b      	ldr	r3, [r3, #4]
 8014644:	b2db      	uxtb	r3, r3
 8014646:	4619      	mov	r1, r3
 8014648:	6878      	ldr	r0, [r7, #4]
 801464a:	f7ff f828 	bl	801369e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801464e:	4b1d      	ldr	r3, [pc, #116]	@ (80146c4 <USBD_SetConfig+0x150>)
 8014650:	781b      	ldrb	r3, [r3, #0]
 8014652:	461a      	mov	r2, r3
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8014658:	4b1a      	ldr	r3, [pc, #104]	@ (80146c4 <USBD_SetConfig+0x150>)
 801465a:	781b      	ldrb	r3, [r3, #0]
 801465c:	4619      	mov	r1, r3
 801465e:	6878      	ldr	r0, [r7, #4]
 8014660:	f7ff f801 	bl	8013666 <USBD_SetClassConfig>
 8014664:	4603      	mov	r3, r0
 8014666:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8014668:	7bfb      	ldrb	r3, [r7, #15]
 801466a:	2b00      	cmp	r3, #0
 801466c:	d00f      	beq.n	801468e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801466e:	6839      	ldr	r1, [r7, #0]
 8014670:	6878      	ldr	r0, [r7, #4]
 8014672:	f000 f918 	bl	80148a6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	685b      	ldr	r3, [r3, #4]
 801467a:	b2db      	uxtb	r3, r3
 801467c:	4619      	mov	r1, r3
 801467e:	6878      	ldr	r0, [r7, #4]
 8014680:	f7ff f80d 	bl	801369e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	2202      	movs	r2, #2
 8014688:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801468c:	e014      	b.n	80146b8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801468e:	6878      	ldr	r0, [r7, #4]
 8014690:	f000 f9e0 	bl	8014a54 <USBD_CtlSendStatus>
      break;
 8014694:	e010      	b.n	80146b8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8014696:	6878      	ldr	r0, [r7, #4]
 8014698:	f000 f9dc 	bl	8014a54 <USBD_CtlSendStatus>
      break;
 801469c:	e00c      	b.n	80146b8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801469e:	6839      	ldr	r1, [r7, #0]
 80146a0:	6878      	ldr	r0, [r7, #4]
 80146a2:	f000 f900 	bl	80148a6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80146a6:	4b07      	ldr	r3, [pc, #28]	@ (80146c4 <USBD_SetConfig+0x150>)
 80146a8:	781b      	ldrb	r3, [r3, #0]
 80146aa:	4619      	mov	r1, r3
 80146ac:	6878      	ldr	r0, [r7, #4]
 80146ae:	f7fe fff6 	bl	801369e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80146b2:	2303      	movs	r3, #3
 80146b4:	73fb      	strb	r3, [r7, #15]
      break;
 80146b6:	bf00      	nop
  }

  return ret;
 80146b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80146ba:	4618      	mov	r0, r3
 80146bc:	3710      	adds	r7, #16
 80146be:	46bd      	mov	sp, r7
 80146c0:	bd80      	pop	{r7, pc}
 80146c2:	bf00      	nop
 80146c4:	20001460 	.word	0x20001460

080146c8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80146c8:	b580      	push	{r7, lr}
 80146ca:	b082      	sub	sp, #8
 80146cc:	af00      	add	r7, sp, #0
 80146ce:	6078      	str	r0, [r7, #4]
 80146d0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80146d2:	683b      	ldr	r3, [r7, #0]
 80146d4:	88db      	ldrh	r3, [r3, #6]
 80146d6:	2b01      	cmp	r3, #1
 80146d8:	d004      	beq.n	80146e4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80146da:	6839      	ldr	r1, [r7, #0]
 80146dc:	6878      	ldr	r0, [r7, #4]
 80146de:	f000 f8e2 	bl	80148a6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80146e2:	e023      	b.n	801472c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80146e4:	687b      	ldr	r3, [r7, #4]
 80146e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80146ea:	b2db      	uxtb	r3, r3
 80146ec:	2b02      	cmp	r3, #2
 80146ee:	dc02      	bgt.n	80146f6 <USBD_GetConfig+0x2e>
 80146f0:	2b00      	cmp	r3, #0
 80146f2:	dc03      	bgt.n	80146fc <USBD_GetConfig+0x34>
 80146f4:	e015      	b.n	8014722 <USBD_GetConfig+0x5a>
 80146f6:	2b03      	cmp	r3, #3
 80146f8:	d00b      	beq.n	8014712 <USBD_GetConfig+0x4a>
 80146fa:	e012      	b.n	8014722 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80146fc:	687b      	ldr	r3, [r7, #4]
 80146fe:	2200      	movs	r2, #0
 8014700:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8014702:	687b      	ldr	r3, [r7, #4]
 8014704:	3308      	adds	r3, #8
 8014706:	2201      	movs	r2, #1
 8014708:	4619      	mov	r1, r3
 801470a:	6878      	ldr	r0, [r7, #4]
 801470c:	f000 f948 	bl	80149a0 <USBD_CtlSendData>
        break;
 8014710:	e00c      	b.n	801472c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	3304      	adds	r3, #4
 8014716:	2201      	movs	r2, #1
 8014718:	4619      	mov	r1, r3
 801471a:	6878      	ldr	r0, [r7, #4]
 801471c:	f000 f940 	bl	80149a0 <USBD_CtlSendData>
        break;
 8014720:	e004      	b.n	801472c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8014722:	6839      	ldr	r1, [r7, #0]
 8014724:	6878      	ldr	r0, [r7, #4]
 8014726:	f000 f8be 	bl	80148a6 <USBD_CtlError>
        break;
 801472a:	bf00      	nop
}
 801472c:	bf00      	nop
 801472e:	3708      	adds	r7, #8
 8014730:	46bd      	mov	sp, r7
 8014732:	bd80      	pop	{r7, pc}

08014734 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014734:	b580      	push	{r7, lr}
 8014736:	b082      	sub	sp, #8
 8014738:	af00      	add	r7, sp, #0
 801473a:	6078      	str	r0, [r7, #4]
 801473c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801473e:	687b      	ldr	r3, [r7, #4]
 8014740:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014744:	b2db      	uxtb	r3, r3
 8014746:	3b01      	subs	r3, #1
 8014748:	2b02      	cmp	r3, #2
 801474a:	d81e      	bhi.n	801478a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801474c:	683b      	ldr	r3, [r7, #0]
 801474e:	88db      	ldrh	r3, [r3, #6]
 8014750:	2b02      	cmp	r3, #2
 8014752:	d004      	beq.n	801475e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8014754:	6839      	ldr	r1, [r7, #0]
 8014756:	6878      	ldr	r0, [r7, #4]
 8014758:	f000 f8a5 	bl	80148a6 <USBD_CtlError>
        break;
 801475c:	e01a      	b.n	8014794 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801475e:	687b      	ldr	r3, [r7, #4]
 8014760:	2201      	movs	r2, #1
 8014762:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8014764:	687b      	ldr	r3, [r7, #4]
 8014766:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801476a:	2b00      	cmp	r3, #0
 801476c:	d005      	beq.n	801477a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801476e:	687b      	ldr	r3, [r7, #4]
 8014770:	68db      	ldr	r3, [r3, #12]
 8014772:	f043 0202 	orr.w	r2, r3, #2
 8014776:	687b      	ldr	r3, [r7, #4]
 8014778:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801477a:	687b      	ldr	r3, [r7, #4]
 801477c:	330c      	adds	r3, #12
 801477e:	2202      	movs	r2, #2
 8014780:	4619      	mov	r1, r3
 8014782:	6878      	ldr	r0, [r7, #4]
 8014784:	f000 f90c 	bl	80149a0 <USBD_CtlSendData>
      break;
 8014788:	e004      	b.n	8014794 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801478a:	6839      	ldr	r1, [r7, #0]
 801478c:	6878      	ldr	r0, [r7, #4]
 801478e:	f000 f88a 	bl	80148a6 <USBD_CtlError>
      break;
 8014792:	bf00      	nop
  }
}
 8014794:	bf00      	nop
 8014796:	3708      	adds	r7, #8
 8014798:	46bd      	mov	sp, r7
 801479a:	bd80      	pop	{r7, pc}

0801479c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801479c:	b580      	push	{r7, lr}
 801479e:	b082      	sub	sp, #8
 80147a0:	af00      	add	r7, sp, #0
 80147a2:	6078      	str	r0, [r7, #4]
 80147a4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80147a6:	683b      	ldr	r3, [r7, #0]
 80147a8:	885b      	ldrh	r3, [r3, #2]
 80147aa:	2b01      	cmp	r3, #1
 80147ac:	d107      	bne.n	80147be <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80147ae:	687b      	ldr	r3, [r7, #4]
 80147b0:	2201      	movs	r2, #1
 80147b2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80147b6:	6878      	ldr	r0, [r7, #4]
 80147b8:	f000 f94c 	bl	8014a54 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80147bc:	e013      	b.n	80147e6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80147be:	683b      	ldr	r3, [r7, #0]
 80147c0:	885b      	ldrh	r3, [r3, #2]
 80147c2:	2b02      	cmp	r3, #2
 80147c4:	d10b      	bne.n	80147de <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80147c6:	683b      	ldr	r3, [r7, #0]
 80147c8:	889b      	ldrh	r3, [r3, #4]
 80147ca:	0a1b      	lsrs	r3, r3, #8
 80147cc:	b29b      	uxth	r3, r3
 80147ce:	b2da      	uxtb	r2, r3
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80147d6:	6878      	ldr	r0, [r7, #4]
 80147d8:	f000 f93c 	bl	8014a54 <USBD_CtlSendStatus>
}
 80147dc:	e003      	b.n	80147e6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80147de:	6839      	ldr	r1, [r7, #0]
 80147e0:	6878      	ldr	r0, [r7, #4]
 80147e2:	f000 f860 	bl	80148a6 <USBD_CtlError>
}
 80147e6:	bf00      	nop
 80147e8:	3708      	adds	r7, #8
 80147ea:	46bd      	mov	sp, r7
 80147ec:	bd80      	pop	{r7, pc}

080147ee <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80147ee:	b580      	push	{r7, lr}
 80147f0:	b082      	sub	sp, #8
 80147f2:	af00      	add	r7, sp, #0
 80147f4:	6078      	str	r0, [r7, #4]
 80147f6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80147f8:	687b      	ldr	r3, [r7, #4]
 80147fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80147fe:	b2db      	uxtb	r3, r3
 8014800:	3b01      	subs	r3, #1
 8014802:	2b02      	cmp	r3, #2
 8014804:	d80b      	bhi.n	801481e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014806:	683b      	ldr	r3, [r7, #0]
 8014808:	885b      	ldrh	r3, [r3, #2]
 801480a:	2b01      	cmp	r3, #1
 801480c:	d10c      	bne.n	8014828 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801480e:	687b      	ldr	r3, [r7, #4]
 8014810:	2200      	movs	r2, #0
 8014812:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8014816:	6878      	ldr	r0, [r7, #4]
 8014818:	f000 f91c 	bl	8014a54 <USBD_CtlSendStatus>
      }
      break;
 801481c:	e004      	b.n	8014828 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801481e:	6839      	ldr	r1, [r7, #0]
 8014820:	6878      	ldr	r0, [r7, #4]
 8014822:	f000 f840 	bl	80148a6 <USBD_CtlError>
      break;
 8014826:	e000      	b.n	801482a <USBD_ClrFeature+0x3c>
      break;
 8014828:	bf00      	nop
  }
}
 801482a:	bf00      	nop
 801482c:	3708      	adds	r7, #8
 801482e:	46bd      	mov	sp, r7
 8014830:	bd80      	pop	{r7, pc}

08014832 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8014832:	b580      	push	{r7, lr}
 8014834:	b084      	sub	sp, #16
 8014836:	af00      	add	r7, sp, #0
 8014838:	6078      	str	r0, [r7, #4]
 801483a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801483c:	683b      	ldr	r3, [r7, #0]
 801483e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8014840:	68fb      	ldr	r3, [r7, #12]
 8014842:	781a      	ldrb	r2, [r3, #0]
 8014844:	687b      	ldr	r3, [r7, #4]
 8014846:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8014848:	68fb      	ldr	r3, [r7, #12]
 801484a:	3301      	adds	r3, #1
 801484c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801484e:	68fb      	ldr	r3, [r7, #12]
 8014850:	781a      	ldrb	r2, [r3, #0]
 8014852:	687b      	ldr	r3, [r7, #4]
 8014854:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8014856:	68fb      	ldr	r3, [r7, #12]
 8014858:	3301      	adds	r3, #1
 801485a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801485c:	68f8      	ldr	r0, [r7, #12]
 801485e:	f7ff fa16 	bl	8013c8e <SWAPBYTE>
 8014862:	4603      	mov	r3, r0
 8014864:	461a      	mov	r2, r3
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801486a:	68fb      	ldr	r3, [r7, #12]
 801486c:	3301      	adds	r3, #1
 801486e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8014870:	68fb      	ldr	r3, [r7, #12]
 8014872:	3301      	adds	r3, #1
 8014874:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8014876:	68f8      	ldr	r0, [r7, #12]
 8014878:	f7ff fa09 	bl	8013c8e <SWAPBYTE>
 801487c:	4603      	mov	r3, r0
 801487e:	461a      	mov	r2, r3
 8014880:	687b      	ldr	r3, [r7, #4]
 8014882:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8014884:	68fb      	ldr	r3, [r7, #12]
 8014886:	3301      	adds	r3, #1
 8014888:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801488a:	68fb      	ldr	r3, [r7, #12]
 801488c:	3301      	adds	r3, #1
 801488e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8014890:	68f8      	ldr	r0, [r7, #12]
 8014892:	f7ff f9fc 	bl	8013c8e <SWAPBYTE>
 8014896:	4603      	mov	r3, r0
 8014898:	461a      	mov	r2, r3
 801489a:	687b      	ldr	r3, [r7, #4]
 801489c:	80da      	strh	r2, [r3, #6]
}
 801489e:	bf00      	nop
 80148a0:	3710      	adds	r7, #16
 80148a2:	46bd      	mov	sp, r7
 80148a4:	bd80      	pop	{r7, pc}

080148a6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80148a6:	b580      	push	{r7, lr}
 80148a8:	b082      	sub	sp, #8
 80148aa:	af00      	add	r7, sp, #0
 80148ac:	6078      	str	r0, [r7, #4]
 80148ae:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80148b0:	2180      	movs	r1, #128	@ 0x80
 80148b2:	6878      	ldr	r0, [r7, #4]
 80148b4:	f004 fa18 	bl	8018ce8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80148b8:	2100      	movs	r1, #0
 80148ba:	6878      	ldr	r0, [r7, #4]
 80148bc:	f004 fa14 	bl	8018ce8 <USBD_LL_StallEP>
}
 80148c0:	bf00      	nop
 80148c2:	3708      	adds	r7, #8
 80148c4:	46bd      	mov	sp, r7
 80148c6:	bd80      	pop	{r7, pc}

080148c8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80148c8:	b580      	push	{r7, lr}
 80148ca:	b086      	sub	sp, #24
 80148cc:	af00      	add	r7, sp, #0
 80148ce:	60f8      	str	r0, [r7, #12]
 80148d0:	60b9      	str	r1, [r7, #8]
 80148d2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80148d4:	2300      	movs	r3, #0
 80148d6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80148d8:	68fb      	ldr	r3, [r7, #12]
 80148da:	2b00      	cmp	r3, #0
 80148dc:	d042      	beq.n	8014964 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80148de:	68fb      	ldr	r3, [r7, #12]
 80148e0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80148e2:	6938      	ldr	r0, [r7, #16]
 80148e4:	f000 f842 	bl	801496c <USBD_GetLen>
 80148e8:	4603      	mov	r3, r0
 80148ea:	3301      	adds	r3, #1
 80148ec:	005b      	lsls	r3, r3, #1
 80148ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80148f2:	d808      	bhi.n	8014906 <USBD_GetString+0x3e>
 80148f4:	6938      	ldr	r0, [r7, #16]
 80148f6:	f000 f839 	bl	801496c <USBD_GetLen>
 80148fa:	4603      	mov	r3, r0
 80148fc:	3301      	adds	r3, #1
 80148fe:	b29b      	uxth	r3, r3
 8014900:	005b      	lsls	r3, r3, #1
 8014902:	b29a      	uxth	r2, r3
 8014904:	e001      	b.n	801490a <USBD_GetString+0x42>
 8014906:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801490e:	7dfb      	ldrb	r3, [r7, #23]
 8014910:	68ba      	ldr	r2, [r7, #8]
 8014912:	4413      	add	r3, r2
 8014914:	687a      	ldr	r2, [r7, #4]
 8014916:	7812      	ldrb	r2, [r2, #0]
 8014918:	701a      	strb	r2, [r3, #0]
  idx++;
 801491a:	7dfb      	ldrb	r3, [r7, #23]
 801491c:	3301      	adds	r3, #1
 801491e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8014920:	7dfb      	ldrb	r3, [r7, #23]
 8014922:	68ba      	ldr	r2, [r7, #8]
 8014924:	4413      	add	r3, r2
 8014926:	2203      	movs	r2, #3
 8014928:	701a      	strb	r2, [r3, #0]
  idx++;
 801492a:	7dfb      	ldrb	r3, [r7, #23]
 801492c:	3301      	adds	r3, #1
 801492e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8014930:	e013      	b.n	801495a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8014932:	7dfb      	ldrb	r3, [r7, #23]
 8014934:	68ba      	ldr	r2, [r7, #8]
 8014936:	4413      	add	r3, r2
 8014938:	693a      	ldr	r2, [r7, #16]
 801493a:	7812      	ldrb	r2, [r2, #0]
 801493c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801493e:	693b      	ldr	r3, [r7, #16]
 8014940:	3301      	adds	r3, #1
 8014942:	613b      	str	r3, [r7, #16]
    idx++;
 8014944:	7dfb      	ldrb	r3, [r7, #23]
 8014946:	3301      	adds	r3, #1
 8014948:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801494a:	7dfb      	ldrb	r3, [r7, #23]
 801494c:	68ba      	ldr	r2, [r7, #8]
 801494e:	4413      	add	r3, r2
 8014950:	2200      	movs	r2, #0
 8014952:	701a      	strb	r2, [r3, #0]
    idx++;
 8014954:	7dfb      	ldrb	r3, [r7, #23]
 8014956:	3301      	adds	r3, #1
 8014958:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801495a:	693b      	ldr	r3, [r7, #16]
 801495c:	781b      	ldrb	r3, [r3, #0]
 801495e:	2b00      	cmp	r3, #0
 8014960:	d1e7      	bne.n	8014932 <USBD_GetString+0x6a>
 8014962:	e000      	b.n	8014966 <USBD_GetString+0x9e>
    return;
 8014964:	bf00      	nop
  }
}
 8014966:	3718      	adds	r7, #24
 8014968:	46bd      	mov	sp, r7
 801496a:	bd80      	pop	{r7, pc}

0801496c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801496c:	b480      	push	{r7}
 801496e:	b085      	sub	sp, #20
 8014970:	af00      	add	r7, sp, #0
 8014972:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8014974:	2300      	movs	r3, #0
 8014976:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801497c:	e005      	b.n	801498a <USBD_GetLen+0x1e>
  {
    len++;
 801497e:	7bfb      	ldrb	r3, [r7, #15]
 8014980:	3301      	adds	r3, #1
 8014982:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8014984:	68bb      	ldr	r3, [r7, #8]
 8014986:	3301      	adds	r3, #1
 8014988:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801498a:	68bb      	ldr	r3, [r7, #8]
 801498c:	781b      	ldrb	r3, [r3, #0]
 801498e:	2b00      	cmp	r3, #0
 8014990:	d1f5      	bne.n	801497e <USBD_GetLen+0x12>
  }

  return len;
 8014992:	7bfb      	ldrb	r3, [r7, #15]
}
 8014994:	4618      	mov	r0, r3
 8014996:	3714      	adds	r7, #20
 8014998:	46bd      	mov	sp, r7
 801499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801499e:	4770      	bx	lr

080149a0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80149a0:	b580      	push	{r7, lr}
 80149a2:	b084      	sub	sp, #16
 80149a4:	af00      	add	r7, sp, #0
 80149a6:	60f8      	str	r0, [r7, #12]
 80149a8:	60b9      	str	r1, [r7, #8]
 80149aa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80149ac:	68fb      	ldr	r3, [r7, #12]
 80149ae:	2202      	movs	r2, #2
 80149b0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80149b4:	68fb      	ldr	r3, [r7, #12]
 80149b6:	687a      	ldr	r2, [r7, #4]
 80149b8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80149ba:	68fb      	ldr	r3, [r7, #12]
 80149bc:	687a      	ldr	r2, [r7, #4]
 80149be:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	68ba      	ldr	r2, [r7, #8]
 80149c4:	2100      	movs	r1, #0
 80149c6:	68f8      	ldr	r0, [r7, #12]
 80149c8:	f004 fa17 	bl	8018dfa <USBD_LL_Transmit>

  return USBD_OK;
 80149cc:	2300      	movs	r3, #0
}
 80149ce:	4618      	mov	r0, r3
 80149d0:	3710      	adds	r7, #16
 80149d2:	46bd      	mov	sp, r7
 80149d4:	bd80      	pop	{r7, pc}

080149d6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80149d6:	b580      	push	{r7, lr}
 80149d8:	b084      	sub	sp, #16
 80149da:	af00      	add	r7, sp, #0
 80149dc:	60f8      	str	r0, [r7, #12]
 80149de:	60b9      	str	r1, [r7, #8]
 80149e0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80149e2:	687b      	ldr	r3, [r7, #4]
 80149e4:	68ba      	ldr	r2, [r7, #8]
 80149e6:	2100      	movs	r1, #0
 80149e8:	68f8      	ldr	r0, [r7, #12]
 80149ea:	f004 fa06 	bl	8018dfa <USBD_LL_Transmit>

  return USBD_OK;
 80149ee:	2300      	movs	r3, #0
}
 80149f0:	4618      	mov	r0, r3
 80149f2:	3710      	adds	r7, #16
 80149f4:	46bd      	mov	sp, r7
 80149f6:	bd80      	pop	{r7, pc}

080149f8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80149f8:	b580      	push	{r7, lr}
 80149fa:	b084      	sub	sp, #16
 80149fc:	af00      	add	r7, sp, #0
 80149fe:	60f8      	str	r0, [r7, #12]
 8014a00:	60b9      	str	r1, [r7, #8]
 8014a02:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8014a04:	68fb      	ldr	r3, [r7, #12]
 8014a06:	2203      	movs	r2, #3
 8014a08:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8014a0c:	68fb      	ldr	r3, [r7, #12]
 8014a0e:	687a      	ldr	r2, [r7, #4]
 8014a10:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8014a14:	68fb      	ldr	r3, [r7, #12]
 8014a16:	687a      	ldr	r2, [r7, #4]
 8014a18:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	68ba      	ldr	r2, [r7, #8]
 8014a20:	2100      	movs	r1, #0
 8014a22:	68f8      	ldr	r0, [r7, #12]
 8014a24:	f004 fa0a 	bl	8018e3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014a28:	2300      	movs	r3, #0
}
 8014a2a:	4618      	mov	r0, r3
 8014a2c:	3710      	adds	r7, #16
 8014a2e:	46bd      	mov	sp, r7
 8014a30:	bd80      	pop	{r7, pc}

08014a32 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8014a32:	b580      	push	{r7, lr}
 8014a34:	b084      	sub	sp, #16
 8014a36:	af00      	add	r7, sp, #0
 8014a38:	60f8      	str	r0, [r7, #12]
 8014a3a:	60b9      	str	r1, [r7, #8]
 8014a3c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014a3e:	687b      	ldr	r3, [r7, #4]
 8014a40:	68ba      	ldr	r2, [r7, #8]
 8014a42:	2100      	movs	r1, #0
 8014a44:	68f8      	ldr	r0, [r7, #12]
 8014a46:	f004 f9f9 	bl	8018e3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014a4a:	2300      	movs	r3, #0
}
 8014a4c:	4618      	mov	r0, r3
 8014a4e:	3710      	adds	r7, #16
 8014a50:	46bd      	mov	sp, r7
 8014a52:	bd80      	pop	{r7, pc}

08014a54 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8014a54:	b580      	push	{r7, lr}
 8014a56:	b082      	sub	sp, #8
 8014a58:	af00      	add	r7, sp, #0
 8014a5a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8014a5c:	687b      	ldr	r3, [r7, #4]
 8014a5e:	2204      	movs	r2, #4
 8014a60:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8014a64:	2300      	movs	r3, #0
 8014a66:	2200      	movs	r2, #0
 8014a68:	2100      	movs	r1, #0
 8014a6a:	6878      	ldr	r0, [r7, #4]
 8014a6c:	f004 f9c5 	bl	8018dfa <USBD_LL_Transmit>

  return USBD_OK;
 8014a70:	2300      	movs	r3, #0
}
 8014a72:	4618      	mov	r0, r3
 8014a74:	3708      	adds	r7, #8
 8014a76:	46bd      	mov	sp, r7
 8014a78:	bd80      	pop	{r7, pc}

08014a7a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8014a7a:	b580      	push	{r7, lr}
 8014a7c:	b082      	sub	sp, #8
 8014a7e:	af00      	add	r7, sp, #0
 8014a80:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8014a82:	687b      	ldr	r3, [r7, #4]
 8014a84:	2205      	movs	r2, #5
 8014a86:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014a8a:	2300      	movs	r3, #0
 8014a8c:	2200      	movs	r2, #0
 8014a8e:	2100      	movs	r1, #0
 8014a90:	6878      	ldr	r0, [r7, #4]
 8014a92:	f004 f9d3 	bl	8018e3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014a96:	2300      	movs	r3, #0
}
 8014a98:	4618      	mov	r0, r3
 8014a9a:	3708      	adds	r7, #8
 8014a9c:	46bd      	mov	sp, r7
 8014a9e:	bd80      	pop	{r7, pc}

08014aa0 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8014aa0:	b580      	push	{r7, lr}
 8014aa2:	b088      	sub	sp, #32
 8014aa4:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8014aa6:	2300      	movs	r3, #0
 8014aa8:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8014aaa:	f107 0308 	add.w	r3, r7, #8
 8014aae:	2218      	movs	r2, #24
 8014ab0:	2100      	movs	r1, #0
 8014ab2:	4618      	mov	r0, r3
 8014ab4:	f001 f92d 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 8014ab8:	233f      	movs	r3, #63	@ 0x3f
 8014aba:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8014abc:	2381      	movs	r3, #129	@ 0x81
 8014abe:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8014ac0:	1dfb      	adds	r3, r7, #7
 8014ac2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8014ac4:	2301      	movs	r3, #1
 8014ac6:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8014ac8:	f107 0308 	add.w	r3, r7, #8
 8014acc:	2100      	movs	r1, #0
 8014ace:	4618      	mov	r0, r3
 8014ad0:	f001 fba8 	bl	8016224 <hci_send_req>
 8014ad4:	4603      	mov	r3, r0
 8014ad6:	2b00      	cmp	r3, #0
 8014ad8:	da01      	bge.n	8014ade <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8014ada:	23ff      	movs	r3, #255	@ 0xff
 8014adc:	e000      	b.n	8014ae0 <aci_gap_set_non_discoverable+0x40>
  return status;
 8014ade:	79fb      	ldrb	r3, [r7, #7]
}
 8014ae0:	4618      	mov	r0, r3
 8014ae2:	3720      	adds	r7, #32
 8014ae4:	46bd      	mov	sp, r7
 8014ae6:	bd80      	pop	{r7, pc}

08014ae8 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8014ae8:	b5b0      	push	{r4, r5, r7, lr}
 8014aea:	b0ce      	sub	sp, #312	@ 0x138
 8014aec:	af00      	add	r7, sp, #0
 8014aee:	4605      	mov	r5, r0
 8014af0:	460c      	mov	r4, r1
 8014af2:	4610      	mov	r0, r2
 8014af4:	4619      	mov	r1, r3
 8014af6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8014afa:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8014afe:	462a      	mov	r2, r5
 8014b00:	701a      	strb	r2, [r3, #0]
 8014b02:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8014b06:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8014b0a:	4622      	mov	r2, r4
 8014b0c:	801a      	strh	r2, [r3, #0]
 8014b0e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8014b12:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 8014b16:	4602      	mov	r2, r0
 8014b18:	801a      	strh	r2, [r3, #0]
 8014b1a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8014b1e:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8014b22:	460a      	mov	r2, r1
 8014b24:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8014b26:	f107 0310 	add.w	r3, r7, #16
 8014b2a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8014b2e:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8014b32:	3308      	adds	r3, #8
 8014b34:	f107 0210 	add.w	r2, r7, #16
 8014b38:	4413      	add	r3, r2
 8014b3a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8014b3e:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8014b42:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8014b46:	4413      	add	r3, r2
 8014b48:	3309      	adds	r3, #9
 8014b4a:	f107 0210 	add.w	r2, r7, #16
 8014b4e:	4413      	add	r3, r2
 8014b50:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8014b54:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8014b58:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8014b5c:	2200      	movs	r2, #0
 8014b5e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8014b60:	2300      	movs	r3, #0
 8014b62:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 8014b66:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014b6a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8014b6e:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8014b72:	7812      	ldrb	r2, [r2, #0]
 8014b74:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8014b76:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014b7a:	3301      	adds	r3, #1
 8014b7c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8014b80:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014b84:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8014b88:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8014b8c:	8812      	ldrh	r2, [r2, #0]
 8014b8e:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8014b92:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014b96:	3302      	adds	r3, #2
 8014b98:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8014b9c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014ba0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8014ba4:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 8014ba8:	8812      	ldrh	r2, [r2, #0]
 8014baa:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8014bae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014bb2:	3302      	adds	r3, #2
 8014bb4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8014bb8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014bbc:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8014bc0:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8014bc4:	7812      	ldrb	r2, [r2, #0]
 8014bc6:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8014bc8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014bcc:	3301      	adds	r3, #1
 8014bce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8014bd2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014bd6:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8014bda:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8014bdc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014be0:	3301      	adds	r3, #1
 8014be2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8014be6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014bea:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8014bee:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8014bf0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014bf4:	3301      	adds	r3, #1
 8014bf6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8014bfa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014bfe:	3308      	adds	r3, #8
 8014c00:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8014c04:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8014c08:	4618      	mov	r0, r3
 8014c0a:	f001 f872 	bl	8015cf2 <Osal_MemCpy>
    index_input += Local_Name_Length;
 8014c0e:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8014c12:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8014c16:	4413      	add	r3, r2
 8014c18:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8014c1c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8014c20:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8014c24:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8014c26:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014c2a:	3301      	adds	r3, #1
 8014c2c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8014c30:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8014c34:	3301      	adds	r3, #1
 8014c36:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8014c3a:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 8014c3e:	4618      	mov	r0, r3
 8014c40:	f001 f857 	bl	8015cf2 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 8014c44:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8014c48:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8014c4c:	4413      	add	r3, r2
 8014c4e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 8014c52:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014c56:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8014c5a:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8014c5c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014c60:	3302      	adds	r3, #2
 8014c62:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 8014c66:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014c6a:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 8014c6e:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8014c70:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014c74:	3302      	adds	r3, #2
 8014c76:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8014c7a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8014c7e:	2218      	movs	r2, #24
 8014c80:	2100      	movs	r1, #0
 8014c82:	4618      	mov	r0, r3
 8014c84:	f001 f845 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 8014c88:	233f      	movs	r3, #63	@ 0x3f
 8014c8a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 8014c8e:	2383      	movs	r3, #131	@ 0x83
 8014c90:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8014c94:	f107 0310 	add.w	r3, r7, #16
 8014c98:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8014c9c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014ca0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8014ca4:	f107 030f 	add.w	r3, r7, #15
 8014ca8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8014cac:	2301      	movs	r3, #1
 8014cae:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8014cb2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8014cb6:	2100      	movs	r1, #0
 8014cb8:	4618      	mov	r0, r3
 8014cba:	f001 fab3 	bl	8016224 <hci_send_req>
 8014cbe:	4603      	mov	r3, r0
 8014cc0:	2b00      	cmp	r3, #0
 8014cc2:	da01      	bge.n	8014cc8 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8014cc4:	23ff      	movs	r3, #255	@ 0xff
 8014cc6:	e004      	b.n	8014cd2 <aci_gap_set_discoverable+0x1ea>
  return status;
 8014cc8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8014ccc:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8014cd0:	781b      	ldrb	r3, [r3, #0]
}
 8014cd2:	4618      	mov	r0, r3
 8014cd4:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8014cd8:	46bd      	mov	sp, r7
 8014cda:	bdb0      	pop	{r4, r5, r7, pc}

08014cdc <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8014cdc:	b580      	push	{r7, lr}
 8014cde:	b0cc      	sub	sp, #304	@ 0x130
 8014ce0:	af00      	add	r7, sp, #0
 8014ce2:	4602      	mov	r2, r0
 8014ce4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014ce8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8014cec:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 8014cee:	f107 0310 	add.w	r3, r7, #16
 8014cf2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8014cf6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014cfa:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8014cfe:	2200      	movs	r2, #0
 8014d00:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8014d02:	2300      	movs	r3, #0
 8014d04:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 8014d08:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014d0c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8014d10:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8014d14:	7812      	ldrb	r2, [r2, #0]
 8014d16:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8014d18:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014d1c:	3301      	adds	r3, #1
 8014d1e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8014d22:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8014d26:	2218      	movs	r2, #24
 8014d28:	2100      	movs	r1, #0
 8014d2a:	4618      	mov	r0, r3
 8014d2c:	f000 fff1 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 8014d30:	233f      	movs	r3, #63	@ 0x3f
 8014d32:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 8014d36:	2385      	movs	r3, #133	@ 0x85
 8014d38:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8014d3c:	f107 0310 	add.w	r3, r7, #16
 8014d40:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8014d44:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014d48:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8014d4c:	f107 030f 	add.w	r3, r7, #15
 8014d50:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8014d54:	2301      	movs	r3, #1
 8014d56:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8014d5a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8014d5e:	2100      	movs	r1, #0
 8014d60:	4618      	mov	r0, r3
 8014d62:	f001 fa5f 	bl	8016224 <hci_send_req>
 8014d66:	4603      	mov	r3, r0
 8014d68:	2b00      	cmp	r3, #0
 8014d6a:	da01      	bge.n	8014d70 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8014d6c:	23ff      	movs	r3, #255	@ 0xff
 8014d6e:	e004      	b.n	8014d7a <aci_gap_set_io_capability+0x9e>
  return status;
 8014d70:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014d74:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8014d78:	781b      	ldrb	r3, [r3, #0]
}
 8014d7a:	4618      	mov	r0, r3
 8014d7c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8014d80:	46bd      	mov	sp, r7
 8014d82:	bd80      	pop	{r7, pc}

08014d84 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8014d84:	b5b0      	push	{r4, r5, r7, lr}
 8014d86:	b0cc      	sub	sp, #304	@ 0x130
 8014d88:	af00      	add	r7, sp, #0
 8014d8a:	4605      	mov	r5, r0
 8014d8c:	460c      	mov	r4, r1
 8014d8e:	4610      	mov	r0, r2
 8014d90:	4619      	mov	r1, r3
 8014d92:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014d96:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8014d9a:	462a      	mov	r2, r5
 8014d9c:	701a      	strb	r2, [r3, #0]
 8014d9e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014da2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8014da6:	4622      	mov	r2, r4
 8014da8:	701a      	strb	r2, [r3, #0]
 8014daa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014dae:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8014db2:	4602      	mov	r2, r0
 8014db4:	701a      	strb	r2, [r3, #0]
 8014db6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014dba:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8014dbe:	460a      	mov	r2, r1
 8014dc0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 8014dc2:	f107 0310 	add.w	r3, r7, #16
 8014dc6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8014dca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014dce:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8014dd2:	2200      	movs	r2, #0
 8014dd4:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8014dd6:	2300      	movs	r3, #0
 8014dd8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 8014ddc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014de0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8014de4:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8014de8:	7812      	ldrb	r2, [r2, #0]
 8014dea:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8014dec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014df0:	3301      	adds	r3, #1
 8014df2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 8014df6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014dfa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8014dfe:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8014e02:	7812      	ldrb	r2, [r2, #0]
 8014e04:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8014e06:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014e0a:	3301      	adds	r3, #1
 8014e0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 8014e10:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014e14:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8014e18:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8014e1c:	7812      	ldrb	r2, [r2, #0]
 8014e1e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8014e20:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014e24:	3301      	adds	r3, #1
 8014e26:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8014e2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014e2e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8014e32:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8014e36:	7812      	ldrb	r2, [r2, #0]
 8014e38:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8014e3a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014e3e:	3301      	adds	r3, #1
 8014e40:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 8014e44:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014e48:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8014e4c:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8014e4e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014e52:	3301      	adds	r3, #1
 8014e54:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8014e58:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014e5c:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 8014e60:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8014e62:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014e66:	3301      	adds	r3, #1
 8014e68:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8014e6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014e70:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8014e74:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8014e76:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014e7a:	3301      	adds	r3, #1
 8014e7c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 8014e80:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014e84:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8014e88:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8014e8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014e90:	3304      	adds	r3, #4
 8014e92:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 8014e96:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014e9a:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8014e9e:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8014ea0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014ea4:	3301      	adds	r3, #1
 8014ea6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8014eaa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8014eae:	2218      	movs	r2, #24
 8014eb0:	2100      	movs	r1, #0
 8014eb2:	4618      	mov	r0, r3
 8014eb4:	f000 ff2d 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 8014eb8:	233f      	movs	r3, #63	@ 0x3f
 8014eba:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 8014ebe:	2386      	movs	r3, #134	@ 0x86
 8014ec0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8014ec4:	f107 0310 	add.w	r3, r7, #16
 8014ec8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8014ecc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014ed0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8014ed4:	f107 030f 	add.w	r3, r7, #15
 8014ed8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8014edc:	2301      	movs	r3, #1
 8014ede:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8014ee2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8014ee6:	2100      	movs	r1, #0
 8014ee8:	4618      	mov	r0, r3
 8014eea:	f001 f99b 	bl	8016224 <hci_send_req>
 8014eee:	4603      	mov	r3, r0
 8014ef0:	2b00      	cmp	r3, #0
 8014ef2:	da01      	bge.n	8014ef8 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 8014ef4:	23ff      	movs	r3, #255	@ 0xff
 8014ef6:	e004      	b.n	8014f02 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8014ef8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014efc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8014f00:	781b      	ldrb	r3, [r3, #0]
}
 8014f02:	4618      	mov	r0, r3
 8014f04:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8014f08:	46bd      	mov	sp, r7
 8014f0a:	bdb0      	pop	{r4, r5, r7, pc}

08014f0c <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8014f0c:	b580      	push	{r7, lr}
 8014f0e:	b0cc      	sub	sp, #304	@ 0x130
 8014f10:	af00      	add	r7, sp, #0
 8014f12:	4602      	mov	r2, r0
 8014f14:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014f18:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8014f1c:	6019      	str	r1, [r3, #0]
 8014f1e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014f22:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8014f26:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8014f28:	f107 0310 	add.w	r3, r7, #16
 8014f2c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8014f30:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014f34:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8014f38:	2200      	movs	r2, #0
 8014f3a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8014f3c:	2300      	movs	r3, #0
 8014f3e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8014f42:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014f46:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8014f4a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8014f4e:	8812      	ldrh	r2, [r2, #0]
 8014f50:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8014f52:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f56:	3302      	adds	r3, #2
 8014f58:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 8014f5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014f60:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8014f64:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8014f68:	6812      	ldr	r2, [r2, #0]
 8014f6a:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 8014f6e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f72:	3304      	adds	r3, #4
 8014f74:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8014f78:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8014f7c:	2218      	movs	r2, #24
 8014f7e:	2100      	movs	r1, #0
 8014f80:	4618      	mov	r0, r3
 8014f82:	f000 fec6 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 8014f86:	233f      	movs	r3, #63	@ 0x3f
 8014f88:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 8014f8c:	2388      	movs	r3, #136	@ 0x88
 8014f8e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8014f92:	f107 0310 	add.w	r3, r7, #16
 8014f96:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8014f9a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f9e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8014fa2:	f107 030f 	add.w	r3, r7, #15
 8014fa6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8014faa:	2301      	movs	r3, #1
 8014fac:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8014fb0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8014fb4:	2100      	movs	r1, #0
 8014fb6:	4618      	mov	r0, r3
 8014fb8:	f001 f934 	bl	8016224 <hci_send_req>
 8014fbc:	4603      	mov	r3, r0
 8014fbe:	2b00      	cmp	r3, #0
 8014fc0:	da01      	bge.n	8014fc6 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 8014fc2:	23ff      	movs	r3, #255	@ 0xff
 8014fc4:	e004      	b.n	8014fd0 <aci_gap_pass_key_resp+0xc4>
  return status;
 8014fc6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014fca:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8014fce:	781b      	ldrb	r3, [r3, #0]
}
 8014fd0:	4618      	mov	r0, r3
 8014fd2:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8014fd6:	46bd      	mov	sp, r7
 8014fd8:	bd80      	pop	{r7, pc}

08014fda <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8014fda:	b590      	push	{r4, r7, lr}
 8014fdc:	b0cd      	sub	sp, #308	@ 0x134
 8014fde:	af00      	add	r7, sp, #0
 8014fe0:	4604      	mov	r4, r0
 8014fe2:	4608      	mov	r0, r1
 8014fe4:	4611      	mov	r1, r2
 8014fe6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8014fea:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8014fee:	6013      	str	r3, [r2, #0]
 8014ff0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014ff4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8014ff8:	4622      	mov	r2, r4
 8014ffa:	701a      	strb	r2, [r3, #0]
 8014ffc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015000:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015004:	4602      	mov	r2, r0
 8015006:	701a      	strb	r2, [r3, #0]
 8015008:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801500c:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8015010:	460a      	mov	r2, r1
 8015012:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8015014:	f107 0310 	add.w	r3, r7, #16
 8015018:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 801501c:	f107 0308 	add.w	r3, r7, #8
 8015020:	2207      	movs	r2, #7
 8015022:	2100      	movs	r1, #0
 8015024:	4618      	mov	r0, r3
 8015026:	f000 fe74 	bl	8015d12 <Osal_MemSet>
  int index_input = 0;
 801502a:	2300      	movs	r3, #0
 801502c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 8015030:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015034:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015038:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 801503c:	7812      	ldrb	r2, [r2, #0]
 801503e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8015040:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015044:	3301      	adds	r3, #1
 8015046:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 801504a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801504e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015052:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8015056:	7812      	ldrb	r2, [r2, #0]
 8015058:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 801505a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801505e:	3301      	adds	r3, #1
 8015060:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 8015064:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015068:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801506c:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8015070:	7812      	ldrb	r2, [r2, #0]
 8015072:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8015074:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015078:	3301      	adds	r3, #1
 801507a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801507e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015082:	2218      	movs	r2, #24
 8015084:	2100      	movs	r1, #0
 8015086:	4618      	mov	r0, r3
 8015088:	f000 fe43 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 801508c:	233f      	movs	r3, #63	@ 0x3f
 801508e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 8015092:	238a      	movs	r3, #138	@ 0x8a
 8015094:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8015098:	f107 0310 	add.w	r3, r7, #16
 801509c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80150a0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80150a4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 80150a8:	f107 0308 	add.w	r3, r7, #8
 80150ac:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 80150b0:	2307      	movs	r3, #7
 80150b2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80150b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80150ba:	2100      	movs	r1, #0
 80150bc:	4618      	mov	r0, r3
 80150be:	f001 f8b1 	bl	8016224 <hci_send_req>
 80150c2:	4603      	mov	r3, r0
 80150c4:	2b00      	cmp	r3, #0
 80150c6:	da01      	bge.n	80150cc <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 80150c8:	23ff      	movs	r3, #255	@ 0xff
 80150ca:	e02e      	b.n	801512a <aci_gap_init+0x150>
  if ( resp.Status )
 80150cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80150d0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80150d4:	781b      	ldrb	r3, [r3, #0]
 80150d6:	2b00      	cmp	r3, #0
 80150d8:	d005      	beq.n	80150e6 <aci_gap_init+0x10c>
    return resp.Status;
 80150da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80150de:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80150e2:	781b      	ldrb	r3, [r3, #0]
 80150e4:	e021      	b.n	801512a <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 80150e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80150ea:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80150ee:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80150f2:	b29a      	uxth	r2, r3
 80150f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80150f8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80150fc:	681b      	ldr	r3, [r3, #0]
 80150fe:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8015100:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015104:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8015108:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 801510c:	b29a      	uxth	r2, r3
 801510e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8015112:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8015114:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015118:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801511c:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8015120:	b29a      	uxth	r2, r3
 8015122:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8015126:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8015128:	2300      	movs	r3, #0
}
 801512a:	4618      	mov	r0, r3
 801512c:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8015130:	46bd      	mov	sp, r7
 8015132:	bd90      	pop	{r4, r7, pc}

08015134 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8015134:	b580      	push	{r7, lr}
 8015136:	b0cc      	sub	sp, #304	@ 0x130
 8015138:	af00      	add	r7, sp, #0
 801513a:	4602      	mov	r2, r0
 801513c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015140:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8015144:	6019      	str	r1, [r3, #0]
 8015146:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801514a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 801514e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 8015150:	f107 0310 	add.w	r3, r7, #16
 8015154:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8015158:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801515c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015160:	2200      	movs	r2, #0
 8015162:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8015164:	2300      	movs	r3, #0
 8015166:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 801516a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801516e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015172:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8015176:	7812      	ldrb	r2, [r2, #0]
 8015178:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 801517a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801517e:	3301      	adds	r3, #1
 8015180:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8015184:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015188:	1c58      	adds	r0, r3, #1
 801518a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801518e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8015192:	781a      	ldrb	r2, [r3, #0]
 8015194:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015198:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 801519c:	6819      	ldr	r1, [r3, #0]
 801519e:	f000 fda8 	bl	8015cf2 <Osal_MemCpy>
  index_input += AdvDataLen;
 80151a2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80151a6:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80151aa:	781b      	ldrb	r3, [r3, #0]
 80151ac:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80151b0:	4413      	add	r3, r2
 80151b2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80151b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80151ba:	2218      	movs	r2, #24
 80151bc:	2100      	movs	r1, #0
 80151be:	4618      	mov	r0, r3
 80151c0:	f000 fda7 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 80151c4:	233f      	movs	r3, #63	@ 0x3f
 80151c6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 80151ca:	238e      	movs	r3, #142	@ 0x8e
 80151cc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80151d0:	f107 0310 	add.w	r3, r7, #16
 80151d4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80151d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80151dc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80151e0:	f107 030f 	add.w	r3, r7, #15
 80151e4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80151e8:	2301      	movs	r3, #1
 80151ea:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80151ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80151f2:	2100      	movs	r1, #0
 80151f4:	4618      	mov	r0, r3
 80151f6:	f001 f815 	bl	8016224 <hci_send_req>
 80151fa:	4603      	mov	r3, r0
 80151fc:	2b00      	cmp	r3, #0
 80151fe:	da01      	bge.n	8015204 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 8015200:	23ff      	movs	r3, #255	@ 0xff
 8015202:	e004      	b.n	801520e <aci_gap_update_adv_data+0xda>
  return status;
 8015204:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015208:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801520c:	781b      	ldrb	r3, [r3, #0]
}
 801520e:	4618      	mov	r0, r3
 8015210:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8015214:	46bd      	mov	sp, r7
 8015216:	bd80      	pop	{r7, pc}

08015218 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8015218:	b580      	push	{r7, lr}
 801521a:	b088      	sub	sp, #32
 801521c:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 801521e:	2300      	movs	r3, #0
 8015220:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015222:	f107 0308 	add.w	r3, r7, #8
 8015226:	2218      	movs	r2, #24
 8015228:	2100      	movs	r1, #0
 801522a:	4618      	mov	r0, r3
 801522c:	f000 fd71 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015230:	233f      	movs	r3, #63	@ 0x3f
 8015232:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8015234:	2392      	movs	r3, #146	@ 0x92
 8015236:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8015238:	1dfb      	adds	r3, r7, #7
 801523a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 801523c:	2301      	movs	r3, #1
 801523e:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015240:	f107 0308 	add.w	r3, r7, #8
 8015244:	2100      	movs	r1, #0
 8015246:	4618      	mov	r0, r3
 8015248:	f000 ffec 	bl	8016224 <hci_send_req>
 801524c:	4603      	mov	r3, r0
 801524e:	2b00      	cmp	r3, #0
 8015250:	da01      	bge.n	8015256 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 8015252:	23ff      	movs	r3, #255	@ 0xff
 8015254:	e000      	b.n	8015258 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 8015256:	79fb      	ldrb	r3, [r7, #7]
}
 8015258:	4618      	mov	r0, r3
 801525a:	3720      	adds	r7, #32
 801525c:	46bd      	mov	sp, r7
 801525e:	bd80      	pop	{r7, pc}

08015260 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8015260:	b580      	push	{r7, lr}
 8015262:	b0cc      	sub	sp, #304	@ 0x130
 8015264:	af00      	add	r7, sp, #0
 8015266:	4602      	mov	r2, r0
 8015268:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801526c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015270:	801a      	strh	r2, [r3, #0]
 8015272:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015276:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 801527a:	460a      	mov	r2, r1
 801527c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 801527e:	f107 0310 	add.w	r3, r7, #16
 8015282:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8015286:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801528a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801528e:	2200      	movs	r2, #0
 8015290:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8015292:	2300      	movs	r3, #0
 8015294:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8015298:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801529c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80152a0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80152a4:	8812      	ldrh	r2, [r2, #0]
 80152a6:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80152a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80152ac:	3302      	adds	r3, #2
 80152ae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 80152b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80152b6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80152ba:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80152be:	7812      	ldrb	r2, [r2, #0]
 80152c0:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80152c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80152c6:	3301      	adds	r3, #1
 80152c8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80152cc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80152d0:	2218      	movs	r2, #24
 80152d2:	2100      	movs	r1, #0
 80152d4:	4618      	mov	r0, r3
 80152d6:	f000 fd1c 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 80152da:	233f      	movs	r3, #63	@ 0x3f
 80152dc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 80152e0:	23a5      	movs	r3, #165	@ 0xa5
 80152e2:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80152e6:	f107 0310 	add.w	r3, r7, #16
 80152ea:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80152ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80152f2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80152f6:	f107 030f 	add.w	r3, r7, #15
 80152fa:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80152fe:	2301      	movs	r3, #1
 8015300:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015304:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015308:	2100      	movs	r1, #0
 801530a:	4618      	mov	r0, r3
 801530c:	f000 ff8a 	bl	8016224 <hci_send_req>
 8015310:	4603      	mov	r3, r0
 8015312:	2b00      	cmp	r3, #0
 8015314:	da01      	bge.n	801531a <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 8015316:	23ff      	movs	r3, #255	@ 0xff
 8015318:	e004      	b.n	8015324 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 801531a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801531e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015322:	781b      	ldrb	r3, [r3, #0]
}
 8015324:	4618      	mov	r0, r3
 8015326:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 801532a:	46bd      	mov	sp, r7
 801532c:	bd80      	pop	{r7, pc}

0801532e <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 801532e:	b580      	push	{r7, lr}
 8015330:	b088      	sub	sp, #32
 8015332:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8015334:	2300      	movs	r3, #0
 8015336:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015338:	f107 0308 	add.w	r3, r7, #8
 801533c:	2218      	movs	r2, #24
 801533e:	2100      	movs	r1, #0
 8015340:	4618      	mov	r0, r3
 8015342:	f000 fce6 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015346:	233f      	movs	r3, #63	@ 0x3f
 8015348:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 801534a:	f240 1301 	movw	r3, #257	@ 0x101
 801534e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8015350:	1dfb      	adds	r3, r7, #7
 8015352:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8015354:	2301      	movs	r3, #1
 8015356:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015358:	f107 0308 	add.w	r3, r7, #8
 801535c:	2100      	movs	r1, #0
 801535e:	4618      	mov	r0, r3
 8015360:	f000 ff60 	bl	8016224 <hci_send_req>
 8015364:	4603      	mov	r3, r0
 8015366:	2b00      	cmp	r3, #0
 8015368:	da01      	bge.n	801536e <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 801536a:	23ff      	movs	r3, #255	@ 0xff
 801536c:	e000      	b.n	8015370 <aci_gatt_init+0x42>
  return status;
 801536e:	79fb      	ldrb	r3, [r7, #7]
}
 8015370:	4618      	mov	r0, r3
 8015372:	3720      	adds	r7, #32
 8015374:	46bd      	mov	sp, r7
 8015376:	bd80      	pop	{r7, pc}

08015378 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8015378:	b590      	push	{r4, r7, lr}
 801537a:	b0cf      	sub	sp, #316	@ 0x13c
 801537c:	af00      	add	r7, sp, #0
 801537e:	4604      	mov	r4, r0
 8015380:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8015384:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8015388:	6001      	str	r1, [r0, #0]
 801538a:	4610      	mov	r0, r2
 801538c:	4619      	mov	r1, r3
 801538e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015392:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8015396:	4622      	mov	r2, r4
 8015398:	701a      	strb	r2, [r3, #0]
 801539a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801539e:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80153a2:	4602      	mov	r2, r0
 80153a4:	701a      	strb	r2, [r3, #0]
 80153a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80153aa:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80153ae:	460a      	mov	r2, r1
 80153b0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 80153b2:	f107 0310 	add.w	r3, r7, #16
 80153b6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 80153ba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80153be:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80153c2:	781b      	ldrb	r3, [r3, #0]
 80153c4:	2b01      	cmp	r3, #1
 80153c6:	d00a      	beq.n	80153de <aci_gatt_add_service+0x66>
 80153c8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80153cc:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80153d0:	781b      	ldrb	r3, [r3, #0]
 80153d2:	2b02      	cmp	r3, #2
 80153d4:	d101      	bne.n	80153da <aci_gatt_add_service+0x62>
 80153d6:	2311      	movs	r3, #17
 80153d8:	e002      	b.n	80153e0 <aci_gatt_add_service+0x68>
 80153da:	2301      	movs	r3, #1
 80153dc:	e000      	b.n	80153e0 <aci_gatt_add_service+0x68>
 80153de:	2303      	movs	r3, #3
 80153e0:	f107 0210 	add.w	r2, r7, #16
 80153e4:	4413      	add	r3, r2
 80153e6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80153ea:	f107 030c 	add.w	r3, r7, #12
 80153ee:	2203      	movs	r2, #3
 80153f0:	2100      	movs	r1, #0
 80153f2:	4618      	mov	r0, r3
 80153f4:	f000 fc8d 	bl	8015d12 <Osal_MemSet>
  int index_input = 0;
 80153f8:	2300      	movs	r3, #0
 80153fa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 80153fe:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8015402:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8015406:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 801540a:	7812      	ldrb	r2, [r2, #0]
 801540c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 801540e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015412:	3301      	adds	r3, #1
 8015414:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8015418:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801541c:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8015420:	781b      	ldrb	r3, [r3, #0]
 8015422:	2b01      	cmp	r3, #1
 8015424:	d002      	beq.n	801542c <aci_gatt_add_service+0xb4>
 8015426:	2b02      	cmp	r3, #2
 8015428:	d004      	beq.n	8015434 <aci_gatt_add_service+0xbc>
 801542a:	e007      	b.n	801543c <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 801542c:	2302      	movs	r3, #2
 801542e:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8015432:	e005      	b.n	8015440 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8015434:	2310      	movs	r3, #16
 8015436:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 801543a:	e001      	b.n	8015440 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 801543c:	2397      	movs	r3, #151	@ 0x97
 801543e:	e06c      	b.n	801551a <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8015440:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8015444:	1c58      	adds	r0, r3, #1
 8015446:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 801544a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801544e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8015452:	6819      	ldr	r1, [r3, #0]
 8015454:	f000 fc4d 	bl	8015cf2 <Osal_MemCpy>
    index_input += size;
 8015458:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 801545c:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8015460:	4413      	add	r3, r2
 8015462:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 8015466:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801546a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 801546e:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8015472:	7812      	ldrb	r2, [r2, #0]
 8015474:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8015476:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801547a:	3301      	adds	r3, #1
 801547c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8015480:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015484:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8015488:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 801548c:	7812      	ldrb	r2, [r2, #0]
 801548e:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8015490:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015494:	3301      	adds	r3, #1
 8015496:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801549a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801549e:	2218      	movs	r2, #24
 80154a0:	2100      	movs	r1, #0
 80154a2:	4618      	mov	r0, r3
 80154a4:	f000 fc35 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 80154a8:	233f      	movs	r3, #63	@ 0x3f
 80154aa:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 80154ae:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80154b2:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80154b6:	f107 0310 	add.w	r3, r7, #16
 80154ba:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80154be:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80154c2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 80154c6:	f107 030c 	add.w	r3, r7, #12
 80154ca:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 80154ce:	2303      	movs	r3, #3
 80154d0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80154d4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80154d8:	2100      	movs	r1, #0
 80154da:	4618      	mov	r0, r3
 80154dc:	f000 fea2 	bl	8016224 <hci_send_req>
 80154e0:	4603      	mov	r3, r0
 80154e2:	2b00      	cmp	r3, #0
 80154e4:	da01      	bge.n	80154ea <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 80154e6:	23ff      	movs	r3, #255	@ 0xff
 80154e8:	e017      	b.n	801551a <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 80154ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80154ee:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80154f2:	781b      	ldrb	r3, [r3, #0]
 80154f4:	2b00      	cmp	r3, #0
 80154f6:	d005      	beq.n	8015504 <aci_gatt_add_service+0x18c>
    return resp.Status;
 80154f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80154fc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8015500:	781b      	ldrb	r3, [r3, #0]
 8015502:	e00a      	b.n	801551a <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 8015504:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015508:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 801550c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8015510:	b29a      	uxth	r2, r3
 8015512:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8015516:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8015518:	2300      	movs	r3, #0
}
 801551a:	4618      	mov	r0, r3
 801551c:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8015520:	46bd      	mov	sp, r7
 8015522:	bd90      	pop	{r4, r7, pc}

08015524 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8015524:	b590      	push	{r4, r7, lr}
 8015526:	b0d1      	sub	sp, #324	@ 0x144
 8015528:	af00      	add	r7, sp, #0
 801552a:	4604      	mov	r4, r0
 801552c:	4608      	mov	r0, r1
 801552e:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8015532:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8015536:	600a      	str	r2, [r1, #0]
 8015538:	4619      	mov	r1, r3
 801553a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 801553e:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8015542:	4622      	mov	r2, r4
 8015544:	801a      	strh	r2, [r3, #0]
 8015546:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 801554a:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 801554e:	4602      	mov	r2, r0
 8015550:	701a      	strb	r2, [r3, #0]
 8015552:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8015556:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 801555a:	460a      	mov	r2, r1
 801555c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 801555e:	f107 0318 	add.w	r3, r7, #24
 8015562:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8015566:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 801556a:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 801556e:	781b      	ldrb	r3, [r3, #0]
 8015570:	2b01      	cmp	r3, #1
 8015572:	d00a      	beq.n	801558a <aci_gatt_add_char+0x66>
 8015574:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8015578:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 801557c:	781b      	ldrb	r3, [r3, #0]
 801557e:	2b02      	cmp	r3, #2
 8015580:	d101      	bne.n	8015586 <aci_gatt_add_char+0x62>
 8015582:	2313      	movs	r3, #19
 8015584:	e002      	b.n	801558c <aci_gatt_add_char+0x68>
 8015586:	2303      	movs	r3, #3
 8015588:	e000      	b.n	801558c <aci_gatt_add_char+0x68>
 801558a:	2305      	movs	r3, #5
 801558c:	f107 0218 	add.w	r2, r7, #24
 8015590:	4413      	add	r3, r2
 8015592:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8015596:	f107 0314 	add.w	r3, r7, #20
 801559a:	2203      	movs	r2, #3
 801559c:	2100      	movs	r1, #0
 801559e:	4618      	mov	r0, r3
 80155a0:	f000 fbb7 	bl	8015d12 <Osal_MemSet>
  int index_input = 0;
 80155a4:	2300      	movs	r3, #0
 80155a6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 80155aa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80155ae:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80155b2:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 80155b6:	8812      	ldrh	r2, [r2, #0]
 80155b8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80155ba:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80155be:	3302      	adds	r3, #2
 80155c0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 80155c4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80155c8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80155cc:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 80155d0:	7812      	ldrb	r2, [r2, #0]
 80155d2:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80155d4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80155d8:	3301      	adds	r3, #1
 80155da:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 80155de:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80155e2:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80155e6:	781b      	ldrb	r3, [r3, #0]
 80155e8:	2b01      	cmp	r3, #1
 80155ea:	d002      	beq.n	80155f2 <aci_gatt_add_char+0xce>
 80155ec:	2b02      	cmp	r3, #2
 80155ee:	d004      	beq.n	80155fa <aci_gatt_add_char+0xd6>
 80155f0:	e007      	b.n	8015602 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 80155f2:	2302      	movs	r3, #2
 80155f4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80155f8:	e005      	b.n	8015606 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 80155fa:	2310      	movs	r3, #16
 80155fc:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8015600:	e001      	b.n	8015606 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 8015602:	2397      	movs	r3, #151	@ 0x97
 8015604:	e091      	b.n	801572a <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8015606:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 801560a:	1cd8      	adds	r0, r3, #3
 801560c:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8015610:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8015614:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8015618:	6819      	ldr	r1, [r3, #0]
 801561a:	f000 fb6a 	bl	8015cf2 <Osal_MemCpy>
    index_input += size;
 801561e:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8015622:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8015626:	4413      	add	r3, r2
 8015628:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 801562c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8015630:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8015634:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 8015638:	8812      	ldrh	r2, [r2, #0]
 801563a:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 801563c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8015640:	3302      	adds	r3, #2
 8015642:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 8015646:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 801564a:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 801564e:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 8015650:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8015654:	3301      	adds	r3, #1
 8015656:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 801565a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 801565e:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8015662:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8015664:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8015668:	3301      	adds	r3, #1
 801566a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 801566e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8015672:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 8015676:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8015678:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801567c:	3301      	adds	r3, #1
 801567e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8015682:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8015686:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 801568a:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 801568c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8015690:	3301      	adds	r3, #1
 8015692:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8015696:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 801569a:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 801569e:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 80156a0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80156a4:	3301      	adds	r3, #1
 80156a6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80156aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80156ae:	2218      	movs	r2, #24
 80156b0:	2100      	movs	r1, #0
 80156b2:	4618      	mov	r0, r3
 80156b4:	f000 fb2d 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 80156b8:	233f      	movs	r3, #63	@ 0x3f
 80156ba:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 80156be:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80156c2:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 80156c6:	f107 0318 	add.w	r3, r7, #24
 80156ca:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 80156ce:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80156d2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 80156d6:	f107 0314 	add.w	r3, r7, #20
 80156da:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 80156de:	2303      	movs	r3, #3
 80156e0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 80156e4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80156e8:	2100      	movs	r1, #0
 80156ea:	4618      	mov	r0, r3
 80156ec:	f000 fd9a 	bl	8016224 <hci_send_req>
 80156f0:	4603      	mov	r3, r0
 80156f2:	2b00      	cmp	r3, #0
 80156f4:	da01      	bge.n	80156fa <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 80156f6:	23ff      	movs	r3, #255	@ 0xff
 80156f8:	e017      	b.n	801572a <aci_gatt_add_char+0x206>
  if ( resp.Status )
 80156fa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80156fe:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8015702:	781b      	ldrb	r3, [r3, #0]
 8015704:	2b00      	cmp	r3, #0
 8015706:	d005      	beq.n	8015714 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8015708:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 801570c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8015710:	781b      	ldrb	r3, [r3, #0]
 8015712:	e00a      	b.n	801572a <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 8015714:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8015718:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 801571c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8015720:	b29a      	uxth	r2, r3
 8015722:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8015726:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8015728:	2300      	movs	r3, #0
}
 801572a:	4618      	mov	r0, r3
 801572c:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 8015730:	46bd      	mov	sp, r7
 8015732:	bd90      	pop	{r4, r7, pc}

08015734 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8015734:	b5b0      	push	{r4, r5, r7, lr}
 8015736:	b0cc      	sub	sp, #304	@ 0x130
 8015738:	af00      	add	r7, sp, #0
 801573a:	4605      	mov	r5, r0
 801573c:	460c      	mov	r4, r1
 801573e:	4610      	mov	r0, r2
 8015740:	4619      	mov	r1, r3
 8015742:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015746:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 801574a:	462a      	mov	r2, r5
 801574c:	801a      	strh	r2, [r3, #0]
 801574e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015752:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8015756:	4622      	mov	r2, r4
 8015758:	801a      	strh	r2, [r3, #0]
 801575a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801575e:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8015762:	4602      	mov	r2, r0
 8015764:	701a      	strb	r2, [r3, #0]
 8015766:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801576a:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 801576e:	460a      	mov	r2, r1
 8015770:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8015772:	f107 0310 	add.w	r3, r7, #16
 8015776:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 801577a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801577e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015782:	2200      	movs	r2, #0
 8015784:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8015786:	2300      	movs	r3, #0
 8015788:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 801578c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015790:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015794:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8015798:	8812      	ldrh	r2, [r2, #0]
 801579a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 801579c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80157a0:	3302      	adds	r3, #2
 80157a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 80157a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80157aa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80157ae:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 80157b2:	8812      	ldrh	r2, [r2, #0]
 80157b4:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 80157b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80157ba:	3302      	adds	r3, #2
 80157bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 80157c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80157c4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80157c8:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 80157cc:	7812      	ldrb	r2, [r2, #0]
 80157ce:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80157d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80157d4:	3301      	adds	r3, #1
 80157d6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 80157da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80157de:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80157e2:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 80157e6:	7812      	ldrb	r2, [r2, #0]
 80157e8:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80157ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80157ee:	3301      	adds	r3, #1
 80157f0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 80157f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80157f8:	1d98      	adds	r0, r3, #6
 80157fa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80157fe:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8015802:	781b      	ldrb	r3, [r3, #0]
 8015804:	461a      	mov	r2, r3
 8015806:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 801580a:	f000 fa72 	bl	8015cf2 <Osal_MemCpy>
  index_input += Char_Value_Length;
 801580e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015812:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8015816:	781b      	ldrb	r3, [r3, #0]
 8015818:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 801581c:	4413      	add	r3, r2
 801581e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015822:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015826:	2218      	movs	r2, #24
 8015828:	2100      	movs	r1, #0
 801582a:	4618      	mov	r0, r3
 801582c:	f000 fa71 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015830:	233f      	movs	r3, #63	@ 0x3f
 8015832:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 8015836:	f44f 7383 	mov.w	r3, #262	@ 0x106
 801583a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 801583e:	f107 0310 	add.w	r3, r7, #16
 8015842:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8015846:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801584a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 801584e:	f107 030f 	add.w	r3, r7, #15
 8015852:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8015856:	2301      	movs	r3, #1
 8015858:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 801585c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015860:	2100      	movs	r1, #0
 8015862:	4618      	mov	r0, r3
 8015864:	f000 fcde 	bl	8016224 <hci_send_req>
 8015868:	4603      	mov	r3, r0
 801586a:	2b00      	cmp	r3, #0
 801586c:	da01      	bge.n	8015872 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 801586e:	23ff      	movs	r3, #255	@ 0xff
 8015870:	e004      	b.n	801587c <aci_gatt_update_char_value+0x148>
  return status;
 8015872:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015876:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801587a:	781b      	ldrb	r3, [r3, #0]
}
 801587c:	4618      	mov	r0, r3
 801587e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8015882:	46bd      	mov	sp, r7
 8015884:	bdb0      	pop	{r4, r5, r7, pc}

08015886 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8015886:	b580      	push	{r7, lr}
 8015888:	b0cc      	sub	sp, #304	@ 0x130
 801588a:	af00      	add	r7, sp, #0
 801588c:	4602      	mov	r2, r0
 801588e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015892:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015896:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 8015898:	f107 0310 	add.w	r3, r7, #16
 801589c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80158a0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80158a4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80158a8:	2200      	movs	r2, #0
 80158aa:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80158ac:	2300      	movs	r3, #0
 80158ae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 80158b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80158b6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80158ba:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80158be:	8812      	ldrh	r2, [r2, #0]
 80158c0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80158c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80158c6:	3302      	adds	r3, #2
 80158c8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80158cc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80158d0:	2218      	movs	r2, #24
 80158d2:	2100      	movs	r1, #0
 80158d4:	4618      	mov	r0, r3
 80158d6:	f000 fa1c 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 80158da:	233f      	movs	r3, #63	@ 0x3f
 80158dc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 80158e0:	f240 1325 	movw	r3, #293	@ 0x125
 80158e4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80158e8:	f107 0310 	add.w	r3, r7, #16
 80158ec:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80158f0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80158f4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80158f8:	f107 030f 	add.w	r3, r7, #15
 80158fc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8015900:	2301      	movs	r3, #1
 8015902:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015906:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801590a:	2100      	movs	r1, #0
 801590c:	4618      	mov	r0, r3
 801590e:	f000 fc89 	bl	8016224 <hci_send_req>
 8015912:	4603      	mov	r3, r0
 8015914:	2b00      	cmp	r3, #0
 8015916:	da01      	bge.n	801591c <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 8015918:	23ff      	movs	r3, #255	@ 0xff
 801591a:	e004      	b.n	8015926 <aci_gatt_confirm_indication+0xa0>
  return status;
 801591c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015920:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015924:	781b      	ldrb	r3, [r3, #0]
}
 8015926:	4618      	mov	r0, r3
 8015928:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 801592c:	46bd      	mov	sp, r7
 801592e:	bd80      	pop	{r7, pc}

08015930 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8015930:	b580      	push	{r7, lr}
 8015932:	b0cc      	sub	sp, #304	@ 0x130
 8015934:	af00      	add	r7, sp, #0
 8015936:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801593a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 801593e:	601a      	str	r2, [r3, #0]
 8015940:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015944:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8015948:	4602      	mov	r2, r0
 801594a:	701a      	strb	r2, [r3, #0]
 801594c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015950:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015954:	460a      	mov	r2, r1
 8015956:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 8015958:	f107 0310 	add.w	r3, r7, #16
 801595c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8015960:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015964:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015968:	2200      	movs	r2, #0
 801596a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 801596c:	2300      	movs	r3, #0
 801596e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 8015972:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015976:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801597a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 801597e:	7812      	ldrb	r2, [r2, #0]
 8015980:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8015982:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015986:	3301      	adds	r3, #1
 8015988:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 801598c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015990:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015994:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8015998:	7812      	ldrb	r2, [r2, #0]
 801599a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 801599c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80159a0:	3301      	adds	r3, #1
 80159a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 80159a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80159aa:	1c98      	adds	r0, r3, #2
 80159ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80159b0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80159b4:	781a      	ldrb	r2, [r3, #0]
 80159b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80159ba:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80159be:	6819      	ldr	r1, [r3, #0]
 80159c0:	f000 f997 	bl	8015cf2 <Osal_MemCpy>
  index_input += Length;
 80159c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80159c8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80159cc:	781b      	ldrb	r3, [r3, #0]
 80159ce:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80159d2:	4413      	add	r3, r2
 80159d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80159d8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80159dc:	2218      	movs	r2, #24
 80159de:	2100      	movs	r1, #0
 80159e0:	4618      	mov	r0, r3
 80159e2:	f000 f996 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 80159e6:	233f      	movs	r3, #63	@ 0x3f
 80159e8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 80159ec:	230c      	movs	r3, #12
 80159ee:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80159f2:	f107 0310 	add.w	r3, r7, #16
 80159f6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80159fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80159fe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8015a02:	f107 030f 	add.w	r3, r7, #15
 8015a06:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8015a0a:	2301      	movs	r3, #1
 8015a0c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015a10:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015a14:	2100      	movs	r1, #0
 8015a16:	4618      	mov	r0, r3
 8015a18:	f000 fc04 	bl	8016224 <hci_send_req>
 8015a1c:	4603      	mov	r3, r0
 8015a1e:	2b00      	cmp	r3, #0
 8015a20:	da01      	bge.n	8015a26 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 8015a22:	23ff      	movs	r3, #255	@ 0xff
 8015a24:	e004      	b.n	8015a30 <aci_hal_write_config_data+0x100>
  return status;
 8015a26:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015a2a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015a2e:	781b      	ldrb	r3, [r3, #0]
}
 8015a30:	4618      	mov	r0, r3
 8015a32:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8015a36:	46bd      	mov	sp, r7
 8015a38:	bd80      	pop	{r7, pc}

08015a3a <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8015a3a:	b580      	push	{r7, lr}
 8015a3c:	b0cc      	sub	sp, #304	@ 0x130
 8015a3e:	af00      	add	r7, sp, #0
 8015a40:	4602      	mov	r2, r0
 8015a42:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015a46:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8015a4a:	701a      	strb	r2, [r3, #0]
 8015a4c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015a50:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015a54:	460a      	mov	r2, r1
 8015a56:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 8015a58:	f107 0310 	add.w	r3, r7, #16
 8015a5c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8015a60:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015a64:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015a68:	2200      	movs	r2, #0
 8015a6a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8015a6c:	2300      	movs	r3, #0
 8015a6e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 8015a72:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015a76:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015a7a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8015a7e:	7812      	ldrb	r2, [r2, #0]
 8015a80:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8015a82:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015a86:	3301      	adds	r3, #1
 8015a88:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 8015a8c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015a90:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015a94:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8015a98:	7812      	ldrb	r2, [r2, #0]
 8015a9a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8015a9c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015aa0:	3301      	adds	r3, #1
 8015aa2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015aa6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015aaa:	2218      	movs	r2, #24
 8015aac:	2100      	movs	r1, #0
 8015aae:	4618      	mov	r0, r3
 8015ab0:	f000 f92f 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015ab4:	233f      	movs	r3, #63	@ 0x3f
 8015ab6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 8015aba:	230f      	movs	r3, #15
 8015abc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8015ac0:	f107 0310 	add.w	r3, r7, #16
 8015ac4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8015ac8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015acc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8015ad0:	f107 030f 	add.w	r3, r7, #15
 8015ad4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8015ad8:	2301      	movs	r3, #1
 8015ada:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015ade:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015ae2:	2100      	movs	r1, #0
 8015ae4:	4618      	mov	r0, r3
 8015ae6:	f000 fb9d 	bl	8016224 <hci_send_req>
 8015aea:	4603      	mov	r3, r0
 8015aec:	2b00      	cmp	r3, #0
 8015aee:	da01      	bge.n	8015af4 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8015af0:	23ff      	movs	r3, #255	@ 0xff
 8015af2:	e004      	b.n	8015afe <aci_hal_set_tx_power_level+0xc4>
  return status;
 8015af4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015af8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015afc:	781b      	ldrb	r3, [r3, #0]
}
 8015afe:	4618      	mov	r0, r3
 8015b00:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8015b04:	46bd      	mov	sp, r7
 8015b06:	bd80      	pop	{r7, pc}

08015b08 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8015b08:	b580      	push	{r7, lr}
 8015b0a:	b0cc      	sub	sp, #304	@ 0x130
 8015b0c:	af00      	add	r7, sp, #0
 8015b0e:	4602      	mov	r2, r0
 8015b10:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015b14:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015b18:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8015b1a:	f107 0310 	add.w	r3, r7, #16
 8015b1e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8015b22:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015b26:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015b2a:	2200      	movs	r2, #0
 8015b2c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8015b2e:	2300      	movs	r3, #0
 8015b30:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8015b34:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015b38:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015b3c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8015b40:	8812      	ldrh	r2, [r2, #0]
 8015b42:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8015b44:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015b48:	3302      	adds	r3, #2
 8015b4a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015b4e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015b52:	2218      	movs	r2, #24
 8015b54:	2100      	movs	r1, #0
 8015b56:	4618      	mov	r0, r3
 8015b58:	f000 f8db 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015b5c:	233f      	movs	r3, #63	@ 0x3f
 8015b5e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 8015b62:	2318      	movs	r3, #24
 8015b64:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8015b68:	f107 0310 	add.w	r3, r7, #16
 8015b6c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8015b70:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015b74:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8015b78:	f107 030f 	add.w	r3, r7, #15
 8015b7c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8015b80:	2301      	movs	r3, #1
 8015b82:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015b86:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015b8a:	2100      	movs	r1, #0
 8015b8c:	4618      	mov	r0, r3
 8015b8e:	f000 fb49 	bl	8016224 <hci_send_req>
 8015b92:	4603      	mov	r3, r0
 8015b94:	2b00      	cmp	r3, #0
 8015b96:	da01      	bge.n	8015b9c <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 8015b98:	23ff      	movs	r3, #255	@ 0xff
 8015b9a:	e004      	b.n	8015ba6 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 8015b9c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015ba0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015ba4:	781b      	ldrb	r3, [r3, #0]
}
 8015ba6:	4618      	mov	r0, r3
 8015ba8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8015bac:	46bd      	mov	sp, r7
 8015bae:	bd80      	pop	{r7, pc}

08015bb0 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8015bb0:	b580      	push	{r7, lr}
 8015bb2:	b088      	sub	sp, #32
 8015bb4:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8015bb6:	2300      	movs	r3, #0
 8015bb8:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015bba:	f107 0308 	add.w	r3, r7, #8
 8015bbe:	2218      	movs	r2, #24
 8015bc0:	2100      	movs	r1, #0
 8015bc2:	4618      	mov	r0, r3
 8015bc4:	f000 f8a5 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x03;
 8015bc8:	2303      	movs	r3, #3
 8015bca:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8015bcc:	2303      	movs	r3, #3
 8015bce:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8015bd0:	1dfb      	adds	r3, r7, #7
 8015bd2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8015bd4:	2301      	movs	r3, #1
 8015bd6:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015bd8:	f107 0308 	add.w	r3, r7, #8
 8015bdc:	2100      	movs	r1, #0
 8015bde:	4618      	mov	r0, r3
 8015be0:	f000 fb20 	bl	8016224 <hci_send_req>
 8015be4:	4603      	mov	r3, r0
 8015be6:	2b00      	cmp	r3, #0
 8015be8:	da01      	bge.n	8015bee <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8015bea:	23ff      	movs	r3, #255	@ 0xff
 8015bec:	e000      	b.n	8015bf0 <hci_reset+0x40>
  return status;
 8015bee:	79fb      	ldrb	r3, [r7, #7]
}
 8015bf0:	4618      	mov	r0, r3
 8015bf2:	3720      	adds	r7, #32
 8015bf4:	46bd      	mov	sp, r7
 8015bf6:	bd80      	pop	{r7, pc}

08015bf8 <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8015bf8:	b590      	push	{r4, r7, lr}
 8015bfa:	b0cd      	sub	sp, #308	@ 0x134
 8015bfc:	af00      	add	r7, sp, #0
 8015bfe:	4604      	mov	r4, r0
 8015c00:	4608      	mov	r0, r1
 8015c02:	4611      	mov	r1, r2
 8015c04:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015c08:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8015c0c:	4622      	mov	r2, r4
 8015c0e:	701a      	strb	r2, [r3, #0]
 8015c10:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015c14:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015c18:	4602      	mov	r2, r0
 8015c1a:	701a      	strb	r2, [r3, #0]
 8015c1c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015c20:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8015c24:	460a      	mov	r2, r1
 8015c26:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8015c28:	f107 0310 	add.w	r3, r7, #16
 8015c2c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8015c30:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015c34:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015c38:	2200      	movs	r2, #0
 8015c3a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8015c3c:	2300      	movs	r3, #0
 8015c3e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 8015c42:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015c46:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015c4a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8015c4e:	7812      	ldrb	r2, [r2, #0]
 8015c50:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8015c52:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015c56:	3301      	adds	r3, #1
 8015c58:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 8015c5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015c60:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015c64:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8015c68:	7812      	ldrb	r2, [r2, #0]
 8015c6a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8015c6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015c70:	3301      	adds	r3, #1
 8015c72:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 8015c76:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015c7a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015c7e:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8015c82:	7812      	ldrb	r2, [r2, #0]
 8015c84:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8015c86:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015c8a:	3301      	adds	r3, #1
 8015c8c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015c90:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015c94:	2218      	movs	r2, #24
 8015c96:	2100      	movs	r1, #0
 8015c98:	4618      	mov	r0, r3
 8015c9a:	f000 f83a 	bl	8015d12 <Osal_MemSet>
  rq.ogf = 0x08;
 8015c9e:	2308      	movs	r3, #8
 8015ca0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 8015ca4:	2331      	movs	r3, #49	@ 0x31
 8015ca6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8015caa:	f107 0310 	add.w	r3, r7, #16
 8015cae:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8015cb2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015cb6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8015cba:	f107 030f 	add.w	r3, r7, #15
 8015cbe:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8015cc2:	2301      	movs	r3, #1
 8015cc4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015cc8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015ccc:	2100      	movs	r1, #0
 8015cce:	4618      	mov	r0, r3
 8015cd0:	f000 faa8 	bl	8016224 <hci_send_req>
 8015cd4:	4603      	mov	r3, r0
 8015cd6:	2b00      	cmp	r3, #0
 8015cd8:	da01      	bge.n	8015cde <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 8015cda:	23ff      	movs	r3, #255	@ 0xff
 8015cdc:	e004      	b.n	8015ce8 <hci_le_set_default_phy+0xf0>
  return status;
 8015cde:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015ce2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015ce6:	781b      	ldrb	r3, [r3, #0]
}
 8015ce8:	4618      	mov	r0, r3
 8015cea:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8015cee:	46bd      	mov	sp, r7
 8015cf0:	bd90      	pop	{r4, r7, pc}

08015cf2 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8015cf2:	b580      	push	{r7, lr}
 8015cf4:	b084      	sub	sp, #16
 8015cf6:	af00      	add	r7, sp, #0
 8015cf8:	60f8      	str	r0, [r7, #12]
 8015cfa:	60b9      	str	r1, [r7, #8]
 8015cfc:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 8015cfe:	687a      	ldr	r2, [r7, #4]
 8015d00:	68b9      	ldr	r1, [r7, #8]
 8015d02:	68f8      	ldr	r0, [r7, #12]
 8015d04:	f005 fc41 	bl	801b58a <memcpy>
 8015d08:	4603      	mov	r3, r0
}
 8015d0a:	4618      	mov	r0, r3
 8015d0c:	3710      	adds	r7, #16
 8015d0e:	46bd      	mov	sp, r7
 8015d10:	bd80      	pop	{r7, pc}

08015d12 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8015d12:	b580      	push	{r7, lr}
 8015d14:	b084      	sub	sp, #16
 8015d16:	af00      	add	r7, sp, #0
 8015d18:	60f8      	str	r0, [r7, #12]
 8015d1a:	60b9      	str	r1, [r7, #8]
 8015d1c:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8015d1e:	687a      	ldr	r2, [r7, #4]
 8015d20:	68b9      	ldr	r1, [r7, #8]
 8015d22:	68f8      	ldr	r0, [r7, #12]
 8015d24:	f005 fb15 	bl	801b352 <memset>
 8015d28:	4603      	mov	r3, r0
}
 8015d2a:	4618      	mov	r0, r3
 8015d2c:	3710      	adds	r7, #16
 8015d2e:	46bd      	mov	sp, r7
 8015d30:	bd80      	pop	{r7, pc}

08015d32 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 8015d32:	b480      	push	{r7}
 8015d34:	af00      	add	r7, sp, #0
  return;
 8015d36:	bf00      	nop
}
 8015d38:	46bd      	mov	sp, r7
 8015d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d3e:	4770      	bx	lr

08015d40 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 8015d40:	b480      	push	{r7}
 8015d42:	af00      	add	r7, sp, #0
  return;
 8015d44:	bf00      	nop
}
 8015d46:	46bd      	mov	sp, r7
 8015d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d4c:	4770      	bx	lr

08015d4e <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 8015d4e:	b480      	push	{r7}
 8015d50:	af00      	add	r7, sp, #0
  return;
 8015d52:	bf00      	nop
}
 8015d54:	46bd      	mov	sp, r7
 8015d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d5a:	4770      	bx	lr

08015d5c <DIS_Init>:
__WEAK void DIS_Init( void )
{
 8015d5c:	b480      	push	{r7}
 8015d5e:	af00      	add	r7, sp, #0
  return;
 8015d60:	bf00      	nop
}
 8015d62:	46bd      	mov	sp, r7
 8015d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d68:	4770      	bx	lr

08015d6a <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 8015d6a:	b480      	push	{r7}
 8015d6c:	af00      	add	r7, sp, #0
  return;
 8015d6e:	bf00      	nop
}
 8015d70:	46bd      	mov	sp, r7
 8015d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d76:	4770      	bx	lr

08015d78 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 8015d78:	b480      	push	{r7}
 8015d7a:	af00      	add	r7, sp, #0
  return;
 8015d7c:	bf00      	nop
}
 8015d7e:	46bd      	mov	sp, r7
 8015d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d84:	4770      	bx	lr

08015d86 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 8015d86:	b480      	push	{r7}
 8015d88:	af00      	add	r7, sp, #0
  return;
 8015d8a:	bf00      	nop
}
 8015d8c:	46bd      	mov	sp, r7
 8015d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d92:	4770      	bx	lr

08015d94 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 8015d94:	b480      	push	{r7}
 8015d96:	af00      	add	r7, sp, #0
  return;
 8015d98:	bf00      	nop
}
 8015d9a:	46bd      	mov	sp, r7
 8015d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015da0:	4770      	bx	lr

08015da2 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 8015da2:	b480      	push	{r7}
 8015da4:	af00      	add	r7, sp, #0
  return;
 8015da6:	bf00      	nop
}
 8015da8:	46bd      	mov	sp, r7
 8015daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dae:	4770      	bx	lr

08015db0 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 8015db0:	b480      	push	{r7}
 8015db2:	af00      	add	r7, sp, #0
  return;
 8015db4:	bf00      	nop
}
 8015db6:	46bd      	mov	sp, r7
 8015db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dbc:	4770      	bx	lr

08015dbe <TPS_Init>:
__WEAK void TPS_Init( void )
{
 8015dbe:	b480      	push	{r7}
 8015dc0:	af00      	add	r7, sp, #0
  return;
 8015dc2:	bf00      	nop
}
 8015dc4:	46bd      	mov	sp, r7
 8015dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dca:	4770      	bx	lr

08015dcc <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 8015dcc:	b480      	push	{r7}
 8015dce:	af00      	add	r7, sp, #0
  return;
 8015dd0:	bf00      	nop
}
 8015dd2:	46bd      	mov	sp, r7
 8015dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dd8:	4770      	bx	lr

08015dda <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 8015dda:	b480      	push	{r7}
 8015ddc:	af00      	add	r7, sp, #0
  return;
 8015dde:	bf00      	nop
}
 8015de0:	46bd      	mov	sp, r7
 8015de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015de6:	4770      	bx	lr

08015de8 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 8015de8:	b480      	push	{r7}
 8015dea:	af00      	add	r7, sp, #0
  return;
 8015dec:	bf00      	nop
}
 8015dee:	46bd      	mov	sp, r7
 8015df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015df4:	4770      	bx	lr

08015df6 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 8015df6:	b480      	push	{r7}
 8015df8:	af00      	add	r7, sp, #0
  return;
 8015dfa:	bf00      	nop
}
 8015dfc:	46bd      	mov	sp, r7
 8015dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e02:	4770      	bx	lr

08015e04 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 8015e04:	b480      	push	{r7}
 8015e06:	af00      	add	r7, sp, #0
  return;
 8015e08:	bf00      	nop
}
 8015e0a:	46bd      	mov	sp, r7
 8015e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e10:	4770      	bx	lr

08015e12 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 8015e12:	b480      	push	{r7}
 8015e14:	af00      	add	r7, sp, #0
  return;
 8015e16:	bf00      	nop
}
 8015e18:	46bd      	mov	sp, r7
 8015e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e1e:	4770      	bx	lr

08015e20 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 8015e20:	b580      	push	{r7, lr}
 8015e22:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8015e24:	4b04      	ldr	r3, [pc, #16]	@ (8015e38 <SVCCTL_Init+0x18>)
 8015e26:	2200      	movs	r2, #0
 8015e28:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8015e2a:	4b04      	ldr	r3, [pc, #16]	@ (8015e3c <SVCCTL_Init+0x1c>)
 8015e2c:	2200      	movs	r2, #0
 8015e2e:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 8015e30:	f000 f806 	bl	8015e40 <SVCCTL_SvcInit>

  return;
 8015e34:	bf00      	nop
}
 8015e36:	bd80      	pop	{r7, pc}
 8015e38:	20000320 	.word	0x20000320
 8015e3c:	20000340 	.word	0x20000340

08015e40 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 8015e40:	b580      	push	{r7, lr}
 8015e42:	af00      	add	r7, sp, #0
  BAS_Init();
 8015e44:	f7ff ff75 	bl	8015d32 <BAS_Init>

  BLS_Init();
 8015e48:	f7ff ff7a 	bl	8015d40 <BLS_Init>

  CRS_STM_Init();
 8015e4c:	f7ff ff7f 	bl	8015d4e <CRS_STM_Init>

  DIS_Init();
 8015e50:	f7ff ff84 	bl	8015d5c <DIS_Init>

  EDS_STM_Init();
 8015e54:	f7ff ff89 	bl	8015d6a <EDS_STM_Init>

  HIDS_Init();
 8015e58:	f7ff ff8e 	bl	8015d78 <HIDS_Init>

  HRS_Init();
 8015e5c:	f7ff ff93 	bl	8015d86 <HRS_Init>

  HTS_Init();
 8015e60:	f7ff ff98 	bl	8015d94 <HTS_Init>

  IAS_Init();
 8015e64:	f7ff ff9d 	bl	8015da2 <IAS_Init>

  LLS_Init();
 8015e68:	f7ff ffa2 	bl	8015db0 <LLS_Init>

  TPS_Init();
 8015e6c:	f7ff ffa7 	bl	8015dbe <TPS_Init>

  MOTENV_STM_Init();
 8015e70:	f7ff ffac 	bl	8015dcc <MOTENV_STM_Init>

  P2PS_STM_Init();
 8015e74:	f7ff ffb1 	bl	8015dda <P2PS_STM_Init>

  ZDD_STM_Init();
 8015e78:	f7ff ffb6 	bl	8015de8 <ZDD_STM_Init>

  OTAS_STM_Init();
 8015e7c:	f7ff ffbb 	bl	8015df6 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8015e80:	f7ff ffc7 	bl	8015e12 <BVOPUS_STM_Init>

  MESH_Init();
 8015e84:	f7ff ffbe 	bl	8015e04 <MESH_Init>

  SVCCTL_InitCustomSvc();
 8015e88:	f002 f844 	bl	8017f14 <SVCCTL_InitCustomSvc>
  
  return;
 8015e8c:	bf00      	nop
}
 8015e8e:	bd80      	pop	{r7, pc}

08015e90 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8015e90:	b480      	push	{r7}
 8015e92:	b083      	sub	sp, #12
 8015e94:	af00      	add	r7, sp, #0
 8015e96:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8015e98:	4b09      	ldr	r3, [pc, #36]	@ (8015ec0 <SVCCTL_RegisterSvcHandler+0x30>)
 8015e9a:	7f1b      	ldrb	r3, [r3, #28]
 8015e9c:	4619      	mov	r1, r3
 8015e9e:	4a08      	ldr	r2, [pc, #32]	@ (8015ec0 <SVCCTL_RegisterSvcHandler+0x30>)
 8015ea0:	687b      	ldr	r3, [r7, #4]
 8015ea2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8015ea6:	4b06      	ldr	r3, [pc, #24]	@ (8015ec0 <SVCCTL_RegisterSvcHandler+0x30>)
 8015ea8:	7f1b      	ldrb	r3, [r3, #28]
 8015eaa:	3301      	adds	r3, #1
 8015eac:	b2da      	uxtb	r2, r3
 8015eae:	4b04      	ldr	r3, [pc, #16]	@ (8015ec0 <SVCCTL_RegisterSvcHandler+0x30>)
 8015eb0:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 8015eb2:	bf00      	nop
}
 8015eb4:	370c      	adds	r7, #12
 8015eb6:	46bd      	mov	sp, r7
 8015eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ebc:	4770      	bx	lr
 8015ebe:	bf00      	nop
 8015ec0:	20000320 	.word	0x20000320

08015ec4 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8015ec4:	b580      	push	{r7, lr}
 8015ec6:	b086      	sub	sp, #24
 8015ec8:	af00      	add	r7, sp, #0
 8015eca:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8015ecc:	687b      	ldr	r3, [r7, #4]
 8015ece:	3301      	adds	r3, #1
 8015ed0:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 8015ed2:	2300      	movs	r3, #0
 8015ed4:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 8015ed6:	693b      	ldr	r3, [r7, #16]
 8015ed8:	781b      	ldrb	r3, [r3, #0]
 8015eda:	2bff      	cmp	r3, #255	@ 0xff
 8015edc:	d125      	bne.n	8015f2a <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 8015ede:	693b      	ldr	r3, [r7, #16]
 8015ee0:	3302      	adds	r3, #2
 8015ee2:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8015ee4:	68fb      	ldr	r3, [r7, #12]
 8015ee6:	881b      	ldrh	r3, [r3, #0]
 8015ee8:	b29b      	uxth	r3, r3
 8015eea:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8015eee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8015ef2:	d118      	bne.n	8015f26 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8015ef4:	2300      	movs	r3, #0
 8015ef6:	757b      	strb	r3, [r7, #21]
 8015ef8:	e00d      	b.n	8015f16 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8015efa:	7d7b      	ldrb	r3, [r7, #21]
 8015efc:	4a1a      	ldr	r2, [pc, #104]	@ (8015f68 <SVCCTL_UserEvtRx+0xa4>)
 8015efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015f02:	6878      	ldr	r0, [r7, #4]
 8015f04:	4798      	blx	r3
 8015f06:	4603      	mov	r3, r0
 8015f08:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 8015f0a:	7dfb      	ldrb	r3, [r7, #23]
 8015f0c:	2b00      	cmp	r3, #0
 8015f0e:	d108      	bne.n	8015f22 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8015f10:	7d7b      	ldrb	r3, [r7, #21]
 8015f12:	3301      	adds	r3, #1
 8015f14:	757b      	strb	r3, [r7, #21]
 8015f16:	4b14      	ldr	r3, [pc, #80]	@ (8015f68 <SVCCTL_UserEvtRx+0xa4>)
 8015f18:	7f1b      	ldrb	r3, [r3, #28]
 8015f1a:	7d7a      	ldrb	r2, [r7, #21]
 8015f1c:	429a      	cmp	r2, r3
 8015f1e:	d3ec      	bcc.n	8015efa <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 8015f20:	e002      	b.n	8015f28 <SVCCTL_UserEvtRx+0x64>
              break;
 8015f22:	bf00      	nop
          break;
 8015f24:	e000      	b.n	8015f28 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 8015f26:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8015f28:	e000      	b.n	8015f2c <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 8015f2a:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 8015f2c:	7dfb      	ldrb	r3, [r7, #23]
 8015f2e:	2b02      	cmp	r3, #2
 8015f30:	d00f      	beq.n	8015f52 <SVCCTL_UserEvtRx+0x8e>
 8015f32:	2b02      	cmp	r3, #2
 8015f34:	dc10      	bgt.n	8015f58 <SVCCTL_UserEvtRx+0x94>
 8015f36:	2b00      	cmp	r3, #0
 8015f38:	d002      	beq.n	8015f40 <SVCCTL_UserEvtRx+0x7c>
 8015f3a:	2b01      	cmp	r3, #1
 8015f3c:	d006      	beq.n	8015f4c <SVCCTL_UserEvtRx+0x88>
 8015f3e:	e00b      	b.n	8015f58 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 8015f40:	6878      	ldr	r0, [r7, #4]
 8015f42:	f001 fc7f 	bl	8017844 <SVCCTL_App_Notification>
 8015f46:	4603      	mov	r3, r0
 8015f48:	75bb      	strb	r3, [r7, #22]
      break;
 8015f4a:	e008      	b.n	8015f5e <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 8015f4c:	2301      	movs	r3, #1
 8015f4e:	75bb      	strb	r3, [r7, #22]
      break;
 8015f50:	e005      	b.n	8015f5e <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 8015f52:	2300      	movs	r3, #0
 8015f54:	75bb      	strb	r3, [r7, #22]
      break;
 8015f56:	e002      	b.n	8015f5e <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 8015f58:	2301      	movs	r3, #1
 8015f5a:	75bb      	strb	r3, [r7, #22]
      break;
 8015f5c:	bf00      	nop
  }

  return (return_status);
 8015f5e:	7dbb      	ldrb	r3, [r7, #22]
}
 8015f60:	4618      	mov	r0, r3
 8015f62:	3718      	adds	r7, #24
 8015f64:	46bd      	mov	sp, r7
 8015f66:	bd80      	pop	{r7, pc}
 8015f68:	20000320 	.word	0x20000320

08015f6c <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8015f6c:	b580      	push	{r7, lr}
 8015f6e:	b088      	sub	sp, #32
 8015f70:	af00      	add	r7, sp, #0
 8015f72:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8015f74:	f107 030c 	add.w	r3, r7, #12
 8015f78:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 8015f7a:	687b      	ldr	r3, [r7, #4]
 8015f7c:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8015f80:	69fb      	ldr	r3, [r7, #28]
 8015f82:	212e      	movs	r1, #46	@ 0x2e
 8015f84:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 8015f88:	f000 fae8 	bl	801655c <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8015f8c:	69fb      	ldr	r3, [r7, #28]
 8015f8e:	330b      	adds	r3, #11
 8015f90:	78db      	ldrb	r3, [r3, #3]
}
 8015f92:	4618      	mov	r0, r3
 8015f94:	3720      	adds	r7, #32
 8015f96:	46bd      	mov	sp, r7
 8015f98:	bd80      	pop	{r7, pc}

08015f9a <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 8015f9a:	b580      	push	{r7, lr}
 8015f9c:	b088      	sub	sp, #32
 8015f9e:	af00      	add	r7, sp, #0
 8015fa0:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8015fa2:	f107 030c 	add.w	r3, r7, #12
 8015fa6:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 8015fa8:	687b      	ldr	r3, [r7, #4]
 8015faa:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 8015fae:	69fb      	ldr	r3, [r7, #28]
 8015fb0:	210f      	movs	r1, #15
 8015fb2:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 8015fb6:	f000 fad1 	bl	801655c <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8015fba:	69fb      	ldr	r3, [r7, #28]
 8015fbc:	330b      	adds	r3, #11
 8015fbe:	78db      	ldrb	r3, [r3, #3]
}
 8015fc0:	4618      	mov	r0, r3
 8015fc2:	3720      	adds	r7, #32
 8015fc4:	46bd      	mov	sp, r7
 8015fc6:	bd80      	pop	{r7, pc}

08015fc8 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8015fc8:	b580      	push	{r7, lr}
 8015fca:	b088      	sub	sp, #32
 8015fcc:	af00      	add	r7, sp, #0
 8015fce:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8015fd0:	f107 030c 	add.w	r3, r7, #12
 8015fd4:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 8015fd6:	69fb      	ldr	r3, [r7, #28]
 8015fd8:	687a      	ldr	r2, [r7, #4]
 8015fda:	2110      	movs	r1, #16
 8015fdc:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 8015fe0:	f000 fabc 	bl	801655c <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8015fe4:	69fb      	ldr	r3, [r7, #28]
 8015fe6:	330b      	adds	r3, #11
 8015fe8:	78db      	ldrb	r3, [r3, #3]
}
 8015fea:	4618      	mov	r0, r3
 8015fec:	3720      	adds	r7, #32
 8015fee:	46bd      	mov	sp, r7
 8015ff0:	bd80      	pop	{r7, pc}
	...

08015ff4 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8015ff4:	b480      	push	{r7}
 8015ff6:	b08b      	sub	sp, #44	@ 0x2c
 8015ff8:	af00      	add	r7, sp, #0
 8015ffa:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8015ffc:	2300      	movs	r3, #0
 8015ffe:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8016000:	2300      	movs	r3, #0
 8016002:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8016004:	2300      	movs	r3, #0
 8016006:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8016008:	2300      	movs	r3, #0
 801600a:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 801600c:	2300      	movs	r3, #0
 801600e:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8016010:	2300      	movs	r3, #0
 8016012:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8016014:	2300      	movs	r3, #0
 8016016:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8016018:	2300      	movs	r3, #0
 801601a:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 801601c:	4b4a      	ldr	r3, [pc, #296]	@ (8016148 <SHCI_GetWirelessFwInfo+0x154>)
 801601e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016020:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8016024:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8016026:	693b      	ldr	r3, [r7, #16]
 8016028:	009b      	lsls	r3, r3, #2
 801602a:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 801602e:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8016032:	681b      	ldr	r3, [r3, #0]
 8016034:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8016036:	68bb      	ldr	r3, [r7, #8]
 8016038:	681b      	ldr	r3, [r3, #0]
 801603a:	4a44      	ldr	r2, [pc, #272]	@ (801614c <SHCI_GetWirelessFwInfo+0x158>)
 801603c:	4293      	cmp	r3, r2
 801603e:	d10f      	bne.n	8016060 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 8016040:	68bb      	ldr	r3, [r7, #8]
 8016042:	695b      	ldr	r3, [r3, #20]
 8016044:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8016046:	68bb      	ldr	r3, [r7, #8]
 8016048:	699b      	ldr	r3, [r3, #24]
 801604a:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 801604c:	68bb      	ldr	r3, [r7, #8]
 801604e:	69db      	ldr	r3, [r3, #28]
 8016050:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 8016052:	68bb      	ldr	r3, [r7, #8]
 8016054:	68db      	ldr	r3, [r3, #12]
 8016056:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8016058:	68bb      	ldr	r3, [r7, #8]
 801605a:	691b      	ldr	r3, [r3, #16]
 801605c:	617b      	str	r3, [r7, #20]
 801605e:	e01a      	b.n	8016096 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 8016060:	693b      	ldr	r3, [r7, #16]
 8016062:	009b      	lsls	r3, r3, #2
 8016064:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8016068:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 801606c:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 801606e:	68fb      	ldr	r3, [r7, #12]
 8016070:	681b      	ldr	r3, [r3, #0]
 8016072:	691b      	ldr	r3, [r3, #16]
 8016074:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8016076:	68fb      	ldr	r3, [r7, #12]
 8016078:	681b      	ldr	r3, [r3, #0]
 801607a:	695b      	ldr	r3, [r3, #20]
 801607c:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 801607e:	68fb      	ldr	r3, [r7, #12]
 8016080:	681b      	ldr	r3, [r3, #0]
 8016082:	699b      	ldr	r3, [r3, #24]
 8016084:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8016086:	68fb      	ldr	r3, [r7, #12]
 8016088:	681b      	ldr	r3, [r3, #0]
 801608a:	685b      	ldr	r3, [r3, #4]
 801608c:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 801608e:	68fb      	ldr	r3, [r7, #12]
 8016090:	681b      	ldr	r3, [r3, #0]
 8016092:	689b      	ldr	r3, [r3, #8]
 8016094:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8016096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016098:	0e1b      	lsrs	r3, r3, #24
 801609a:	b2da      	uxtb	r2, r3
 801609c:	687b      	ldr	r3, [r7, #4]
 801609e:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 80160a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80160a2:	0c1b      	lsrs	r3, r3, #16
 80160a4:	b2da      	uxtb	r2, r3
 80160a6:	687b      	ldr	r3, [r7, #4]
 80160a8:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 80160aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80160ac:	0a1b      	lsrs	r3, r3, #8
 80160ae:	b2da      	uxtb	r2, r3
 80160b0:	687b      	ldr	r3, [r7, #4]
 80160b2:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 80160b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80160b6:	091b      	lsrs	r3, r3, #4
 80160b8:	b2db      	uxtb	r3, r3
 80160ba:	f003 030f 	and.w	r3, r3, #15
 80160be:	b2da      	uxtb	r2, r3
 80160c0:	687b      	ldr	r3, [r7, #4]
 80160c2:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 80160c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80160c6:	b2db      	uxtb	r3, r3
 80160c8:	f003 030f 	and.w	r3, r3, #15
 80160cc:	b2da      	uxtb	r2, r3
 80160ce:	687b      	ldr	r3, [r7, #4]
 80160d0:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 80160d2:	6a3b      	ldr	r3, [r7, #32]
 80160d4:	0e1b      	lsrs	r3, r3, #24
 80160d6:	b2da      	uxtb	r2, r3
 80160d8:	687b      	ldr	r3, [r7, #4]
 80160da:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 80160dc:	6a3b      	ldr	r3, [r7, #32]
 80160de:	0c1b      	lsrs	r3, r3, #16
 80160e0:	b2da      	uxtb	r2, r3
 80160e2:	687b      	ldr	r3, [r7, #4]
 80160e4:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 80160e6:	6a3b      	ldr	r3, [r7, #32]
 80160e8:	0a1b      	lsrs	r3, r3, #8
 80160ea:	b2da      	uxtb	r2, r3
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 80160f0:	6a3b      	ldr	r3, [r7, #32]
 80160f2:	b2da      	uxtb	r2, r3
 80160f4:	687b      	ldr	r3, [r7, #4]
 80160f6:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 80160f8:	69fb      	ldr	r3, [r7, #28]
 80160fa:	b2da      	uxtb	r2, r3
 80160fc:	687b      	ldr	r3, [r7, #4]
 80160fe:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8016100:	69bb      	ldr	r3, [r7, #24]
 8016102:	0e1b      	lsrs	r3, r3, #24
 8016104:	b2da      	uxtb	r2, r3
 8016106:	687b      	ldr	r3, [r7, #4]
 8016108:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 801610a:	69bb      	ldr	r3, [r7, #24]
 801610c:	0c1b      	lsrs	r3, r3, #16
 801610e:	b2da      	uxtb	r2, r3
 8016110:	687b      	ldr	r3, [r7, #4]
 8016112:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8016114:	69bb      	ldr	r3, [r7, #24]
 8016116:	0a1b      	lsrs	r3, r3, #8
 8016118:	b2da      	uxtb	r2, r3
 801611a:	687b      	ldr	r3, [r7, #4]
 801611c:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 801611e:	697b      	ldr	r3, [r7, #20]
 8016120:	0e1b      	lsrs	r3, r3, #24
 8016122:	b2da      	uxtb	r2, r3
 8016124:	687b      	ldr	r3, [r7, #4]
 8016126:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8016128:	697b      	ldr	r3, [r7, #20]
 801612a:	0c1b      	lsrs	r3, r3, #16
 801612c:	b2da      	uxtb	r2, r3
 801612e:	687b      	ldr	r3, [r7, #4]
 8016130:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8016132:	697b      	ldr	r3, [r7, #20]
 8016134:	b2da      	uxtb	r2, r3
 8016136:	687b      	ldr	r3, [r7, #4]
 8016138:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 801613a:	2300      	movs	r3, #0
}
 801613c:	4618      	mov	r0, r3
 801613e:	372c      	adds	r7, #44	@ 0x2c
 8016140:	46bd      	mov	sp, r7
 8016142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016146:	4770      	bx	lr
 8016148:	58004000 	.word	0x58004000
 801614c:	a94656b9 	.word	0xa94656b9

08016150 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8016150:	b580      	push	{r7, lr}
 8016152:	b082      	sub	sp, #8
 8016154:	af00      	add	r7, sp, #0
 8016156:	6078      	str	r0, [r7, #4]
 8016158:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 801615a:	683b      	ldr	r3, [r7, #0]
 801615c:	685b      	ldr	r3, [r3, #4]
 801615e:	4a08      	ldr	r2, [pc, #32]	@ (8016180 <hci_init+0x30>)
 8016160:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 8016162:	4a08      	ldr	r2, [pc, #32]	@ (8016184 <hci_init+0x34>)
 8016164:	687b      	ldr	r3, [r7, #4]
 8016166:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 8016168:	4806      	ldr	r0, [pc, #24]	@ (8016184 <hci_init+0x34>)
 801616a:	f000 f979 	bl	8016460 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 801616e:	683b      	ldr	r3, [r7, #0]
 8016170:	681b      	ldr	r3, [r3, #0]
 8016172:	4618      	mov	r0, r3
 8016174:	f000 f8da 	bl	801632c <TlInit>

  return;
 8016178:	bf00      	nop
}
 801617a:	3708      	adds	r7, #8
 801617c:	46bd      	mov	sp, r7
 801617e:	bd80      	pop	{r7, pc}
 8016180:	2000148c 	.word	0x2000148c
 8016184:	20001464 	.word	0x20001464

08016188 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8016188:	b580      	push	{r7, lr}
 801618a:	b084      	sub	sp, #16
 801618c:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 801618e:	4822      	ldr	r0, [pc, #136]	@ (8016218 <hci_user_evt_proc+0x90>)
 8016190:	f000 fd32 	bl	8016bf8 <LST_is_empty>
 8016194:	4603      	mov	r3, r0
 8016196:	2b00      	cmp	r3, #0
 8016198:	d12b      	bne.n	80161f2 <hci_user_evt_proc+0x6a>
 801619a:	4b20      	ldr	r3, [pc, #128]	@ (801621c <hci_user_evt_proc+0x94>)
 801619c:	781b      	ldrb	r3, [r3, #0]
 801619e:	2b00      	cmp	r3, #0
 80161a0:	d027      	beq.n	80161f2 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 80161a2:	f107 030c 	add.w	r3, r7, #12
 80161a6:	4619      	mov	r1, r3
 80161a8:	481b      	ldr	r0, [pc, #108]	@ (8016218 <hci_user_evt_proc+0x90>)
 80161aa:	f000 fdb4 	bl	8016d16 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 80161ae:	4b1c      	ldr	r3, [pc, #112]	@ (8016220 <hci_user_evt_proc+0x98>)
 80161b0:	69db      	ldr	r3, [r3, #28]
 80161b2:	2b00      	cmp	r3, #0
 80161b4:	d00c      	beq.n	80161d0 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 80161b6:	68fb      	ldr	r3, [r7, #12]
 80161b8:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 80161ba:	2301      	movs	r3, #1
 80161bc:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 80161be:	4b18      	ldr	r3, [pc, #96]	@ (8016220 <hci_user_evt_proc+0x98>)
 80161c0:	69db      	ldr	r3, [r3, #28]
 80161c2:	1d3a      	adds	r2, r7, #4
 80161c4:	4610      	mov	r0, r2
 80161c6:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 80161c8:	793a      	ldrb	r2, [r7, #4]
 80161ca:	4b14      	ldr	r3, [pc, #80]	@ (801621c <hci_user_evt_proc+0x94>)
 80161cc:	701a      	strb	r2, [r3, #0]
 80161ce:	e002      	b.n	80161d6 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 80161d0:	4b12      	ldr	r3, [pc, #72]	@ (801621c <hci_user_evt_proc+0x94>)
 80161d2:	2201      	movs	r2, #1
 80161d4:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 80161d6:	4b11      	ldr	r3, [pc, #68]	@ (801621c <hci_user_evt_proc+0x94>)
 80161d8:	781b      	ldrb	r3, [r3, #0]
 80161da:	2b00      	cmp	r3, #0
 80161dc:	d004      	beq.n	80161e8 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 80161de:	68fb      	ldr	r3, [r7, #12]
 80161e0:	4618      	mov	r0, r3
 80161e2:	f000 fc0d 	bl	8016a00 <TL_MM_EvtDone>
 80161e6:	e004      	b.n	80161f2 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 80161e8:	68fb      	ldr	r3, [r7, #12]
 80161ea:	4619      	mov	r1, r3
 80161ec:	480a      	ldr	r0, [pc, #40]	@ (8016218 <hci_user_evt_proc+0x90>)
 80161ee:	f000 fd25 	bl	8016c3c <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 80161f2:	4809      	ldr	r0, [pc, #36]	@ (8016218 <hci_user_evt_proc+0x90>)
 80161f4:	f000 fd00 	bl	8016bf8 <LST_is_empty>
 80161f8:	4603      	mov	r3, r0
 80161fa:	2b00      	cmp	r3, #0
 80161fc:	d107      	bne.n	801620e <hci_user_evt_proc+0x86>
 80161fe:	4b07      	ldr	r3, [pc, #28]	@ (801621c <hci_user_evt_proc+0x94>)
 8016200:	781b      	ldrb	r3, [r3, #0]
 8016202:	2b00      	cmp	r3, #0
 8016204:	d003      	beq.n	801620e <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 8016206:	4804      	ldr	r0, [pc, #16]	@ (8016218 <hci_user_evt_proc+0x90>)
 8016208:	f001 fd50 	bl	8017cac <hci_notify_asynch_evt>
  }


  return;
 801620c:	bf00      	nop
 801620e:	bf00      	nop
}
 8016210:	3710      	adds	r7, #16
 8016212:	46bd      	mov	sp, r7
 8016214:	bd80      	pop	{r7, pc}
 8016216:	bf00      	nop
 8016218:	20000348 	.word	0x20000348
 801621c:	20000354 	.word	0x20000354
 8016220:	20001464 	.word	0x20001464

08016224 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 8016224:	b580      	push	{r7, lr}
 8016226:	b088      	sub	sp, #32
 8016228:	af00      	add	r7, sp, #0
 801622a:	6078      	str	r0, [r7, #4]
 801622c:	460b      	mov	r3, r1
 801622e:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 8016230:	2000      	movs	r0, #0
 8016232:	f000 f8d1 	bl	80163d8 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 8016236:	2300      	movs	r3, #0
 8016238:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 801623a:	687b      	ldr	r3, [r7, #4]
 801623c:	885b      	ldrh	r3, [r3, #2]
 801623e:	b21b      	sxth	r3, r3
 8016240:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8016244:	b21a      	sxth	r2, r3
 8016246:	687b      	ldr	r3, [r7, #4]
 8016248:	881b      	ldrh	r3, [r3, #0]
 801624a:	029b      	lsls	r3, r3, #10
 801624c:	b21b      	sxth	r3, r3
 801624e:	4313      	orrs	r3, r2
 8016250:	b21b      	sxth	r3, r3
 8016252:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 8016254:	4b33      	ldr	r3, [pc, #204]	@ (8016324 <hci_send_req+0x100>)
 8016256:	2201      	movs	r2, #1
 8016258:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 801625a:	687b      	ldr	r3, [r7, #4]
 801625c:	68db      	ldr	r3, [r3, #12]
 801625e:	b2d9      	uxtb	r1, r3
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	689a      	ldr	r2, [r3, #8]
 8016264:	8bbb      	ldrh	r3, [r7, #28]
 8016266:	4618      	mov	r0, r3
 8016268:	f000 f890 	bl	801638c <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 801626c:	e04e      	b.n	801630c <hci_send_req+0xe8>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 801626e:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8016272:	f001 fd32 	bl	8017cda <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8016276:	e043      	b.n	8016300 <hci_send_req+0xdc>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 8016278:	f107 030c 	add.w	r3, r7, #12
 801627c:	4619      	mov	r1, r3
 801627e:	482a      	ldr	r0, [pc, #168]	@ (8016328 <hci_send_req+0x104>)
 8016280:	f000 fd49 	bl	8016d16 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8016284:	68fb      	ldr	r3, [r7, #12]
 8016286:	7a5b      	ldrb	r3, [r3, #9]
 8016288:	2b0f      	cmp	r3, #15
 801628a:	d114      	bne.n	80162b6 <hci_send_req+0x92>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 801628c:	68fb      	ldr	r3, [r7, #12]
 801628e:	330b      	adds	r3, #11
 8016290:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8016292:	693b      	ldr	r3, [r7, #16]
 8016294:	885b      	ldrh	r3, [r3, #2]
 8016296:	b29b      	uxth	r3, r3
 8016298:	8bba      	ldrh	r2, [r7, #28]
 801629a:	429a      	cmp	r2, r3
 801629c:	d104      	bne.n	80162a8 <hci_send_req+0x84>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	691b      	ldr	r3, [r3, #16]
 80162a2:	693a      	ldr	r2, [r7, #16]
 80162a4:	7812      	ldrb	r2, [r2, #0]
 80162a6:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 80162a8:	693b      	ldr	r3, [r7, #16]
 80162aa:	785b      	ldrb	r3, [r3, #1]
 80162ac:	2b00      	cmp	r3, #0
 80162ae:	d027      	beq.n	8016300 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 80162b0:	2301      	movs	r3, #1
 80162b2:	77fb      	strb	r3, [r7, #31]
 80162b4:	e024      	b.n	8016300 <hci_send_req+0xdc>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 80162b6:	68fb      	ldr	r3, [r7, #12]
 80162b8:	330b      	adds	r3, #11
 80162ba:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 80162bc:	69bb      	ldr	r3, [r7, #24]
 80162be:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80162c2:	b29b      	uxth	r3, r3
 80162c4:	8bba      	ldrh	r2, [r7, #28]
 80162c6:	429a      	cmp	r2, r3
 80162c8:	d114      	bne.n	80162f4 <hci_send_req+0xd0>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 80162ca:	68fb      	ldr	r3, [r7, #12]
 80162cc:	7a9b      	ldrb	r3, [r3, #10]
 80162ce:	3b03      	subs	r3, #3
 80162d0:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 80162d2:	687b      	ldr	r3, [r7, #4]
 80162d4:	695a      	ldr	r2, [r3, #20]
 80162d6:	7dfb      	ldrb	r3, [r7, #23]
 80162d8:	429a      	cmp	r2, r3
 80162da:	bfa8      	it	ge
 80162dc:	461a      	movge	r2, r3
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 80162e2:	687b      	ldr	r3, [r7, #4]
 80162e4:	6918      	ldr	r0, [r3, #16]
 80162e6:	69bb      	ldr	r3, [r7, #24]
 80162e8:	1cd9      	adds	r1, r3, #3
 80162ea:	687b      	ldr	r3, [r7, #4]
 80162ec:	695b      	ldr	r3, [r3, #20]
 80162ee:	461a      	mov	r2, r3
 80162f0:	f005 f94b 	bl	801b58a <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 80162f4:	69bb      	ldr	r3, [r7, #24]
 80162f6:	781b      	ldrb	r3, [r3, #0]
 80162f8:	2b00      	cmp	r3, #0
 80162fa:	d001      	beq.n	8016300 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 80162fc:	2301      	movs	r3, #1
 80162fe:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8016300:	4809      	ldr	r0, [pc, #36]	@ (8016328 <hci_send_req+0x104>)
 8016302:	f000 fc79 	bl	8016bf8 <LST_is_empty>
 8016306:	4603      	mov	r3, r0
 8016308:	2b00      	cmp	r3, #0
 801630a:	d0b5      	beq.n	8016278 <hci_send_req+0x54>
  while(local_cmd_status == HCI_TL_CmdBusy)
 801630c:	7ffb      	ldrb	r3, [r7, #31]
 801630e:	2b00      	cmp	r3, #0
 8016310:	d0ad      	beq.n	801626e <hci_send_req+0x4a>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8016312:	2001      	movs	r0, #1
 8016314:	f000 f860 	bl	80163d8 <NotifyCmdStatus>

  return 0;
 8016318:	2300      	movs	r3, #0
}
 801631a:	4618      	mov	r0, r3
 801631c:	3720      	adds	r7, #32
 801631e:	46bd      	mov	sp, r7
 8016320:	bd80      	pop	{r7, pc}
 8016322:	bf00      	nop
 8016324:	20001490 	.word	0x20001490
 8016328:	20001484 	.word	0x20001484

0801632c <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 801632c:	b580      	push	{r7, lr}
 801632e:	b086      	sub	sp, #24
 8016330:	af00      	add	r7, sp, #0
 8016332:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8016334:	480f      	ldr	r0, [pc, #60]	@ (8016374 <TlInit+0x48>)
 8016336:	f000 fc4f 	bl	8016bd8 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 801633a:	4a0f      	ldr	r2, [pc, #60]	@ (8016378 <TlInit+0x4c>)
 801633c:	687b      	ldr	r3, [r7, #4]
 801633e:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 8016340:	480e      	ldr	r0, [pc, #56]	@ (801637c <TlInit+0x50>)
 8016342:	f000 fc49 	bl	8016bd8 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8016346:	4b0e      	ldr	r3, [pc, #56]	@ (8016380 <TlInit+0x54>)
 8016348:	2201      	movs	r2, #1
 801634a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 801634c:	4b0d      	ldr	r3, [pc, #52]	@ (8016384 <TlInit+0x58>)
 801634e:	681b      	ldr	r3, [r3, #0]
 8016350:	2b00      	cmp	r3, #0
 8016352:	d00a      	beq.n	801636a <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8016354:	687b      	ldr	r3, [r7, #4]
 8016356:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8016358:	4b0b      	ldr	r3, [pc, #44]	@ (8016388 <TlInit+0x5c>)
 801635a:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 801635c:	4b09      	ldr	r3, [pc, #36]	@ (8016384 <TlInit+0x58>)
 801635e:	681b      	ldr	r3, [r3, #0]
 8016360:	f107 0208 	add.w	r2, r7, #8
 8016364:	4610      	mov	r0, r2
 8016366:	4798      	blx	r3
  }

  return;
 8016368:	bf00      	nop
 801636a:	bf00      	nop
}
 801636c:	3718      	adds	r7, #24
 801636e:	46bd      	mov	sp, r7
 8016370:	bd80      	pop	{r7, pc}
 8016372:	bf00      	nop
 8016374:	20001484 	.word	0x20001484
 8016378:	20000350 	.word	0x20000350
 801637c:	20000348 	.word	0x20000348
 8016380:	20000354 	.word	0x20000354
 8016384:	20001464 	.word	0x20001464
 8016388:	08016419 	.word	0x08016419

0801638c <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 801638c:	b580      	push	{r7, lr}
 801638e:	b082      	sub	sp, #8
 8016390:	af00      	add	r7, sp, #0
 8016392:	4603      	mov	r3, r0
 8016394:	603a      	str	r2, [r7, #0]
 8016396:	80fb      	strh	r3, [r7, #6]
 8016398:	460b      	mov	r3, r1
 801639a:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 801639c:	4b0c      	ldr	r3, [pc, #48]	@ (80163d0 <SendCmd+0x44>)
 801639e:	681b      	ldr	r3, [r3, #0]
 80163a0:	88fa      	ldrh	r2, [r7, #6]
 80163a2:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 80163a6:	4b0a      	ldr	r3, [pc, #40]	@ (80163d0 <SendCmd+0x44>)
 80163a8:	681b      	ldr	r3, [r3, #0]
 80163aa:	797a      	ldrb	r2, [r7, #5]
 80163ac:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 80163ae:	4b08      	ldr	r3, [pc, #32]	@ (80163d0 <SendCmd+0x44>)
 80163b0:	681b      	ldr	r3, [r3, #0]
 80163b2:	330c      	adds	r3, #12
 80163b4:	797a      	ldrb	r2, [r7, #5]
 80163b6:	6839      	ldr	r1, [r7, #0]
 80163b8:	4618      	mov	r0, r3
 80163ba:	f005 f8e6 	bl	801b58a <memcpy>

  hciContext.io.Send(0,0);
 80163be:	4b05      	ldr	r3, [pc, #20]	@ (80163d4 <SendCmd+0x48>)
 80163c0:	691b      	ldr	r3, [r3, #16]
 80163c2:	2100      	movs	r1, #0
 80163c4:	2000      	movs	r0, #0
 80163c6:	4798      	blx	r3

  return;
 80163c8:	bf00      	nop
}
 80163ca:	3708      	adds	r7, #8
 80163cc:	46bd      	mov	sp, r7
 80163ce:	bd80      	pop	{r7, pc}
 80163d0:	20000350 	.word	0x20000350
 80163d4:	20001464 	.word	0x20001464

080163d8 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 80163d8:	b580      	push	{r7, lr}
 80163da:	b082      	sub	sp, #8
 80163dc:	af00      	add	r7, sp, #0
 80163de:	4603      	mov	r3, r0
 80163e0:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 80163e2:	79fb      	ldrb	r3, [r7, #7]
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	d108      	bne.n	80163fa <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 80163e8:	4b0a      	ldr	r3, [pc, #40]	@ (8016414 <NotifyCmdStatus+0x3c>)
 80163ea:	681b      	ldr	r3, [r3, #0]
 80163ec:	2b00      	cmp	r3, #0
 80163ee:	d00d      	beq.n	801640c <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 80163f0:	4b08      	ldr	r3, [pc, #32]	@ (8016414 <NotifyCmdStatus+0x3c>)
 80163f2:	681b      	ldr	r3, [r3, #0]
 80163f4:	2000      	movs	r0, #0
 80163f6:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 80163f8:	e008      	b.n	801640c <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 80163fa:	4b06      	ldr	r3, [pc, #24]	@ (8016414 <NotifyCmdStatus+0x3c>)
 80163fc:	681b      	ldr	r3, [r3, #0]
 80163fe:	2b00      	cmp	r3, #0
 8016400:	d004      	beq.n	801640c <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8016402:	4b04      	ldr	r3, [pc, #16]	@ (8016414 <NotifyCmdStatus+0x3c>)
 8016404:	681b      	ldr	r3, [r3, #0]
 8016406:	2001      	movs	r0, #1
 8016408:	4798      	blx	r3
  return;
 801640a:	bf00      	nop
 801640c:	bf00      	nop
}
 801640e:	3708      	adds	r7, #8
 8016410:	46bd      	mov	sp, r7
 8016412:	bd80      	pop	{r7, pc}
 8016414:	2000148c 	.word	0x2000148c

08016418 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8016418:	b580      	push	{r7, lr}
 801641a:	b082      	sub	sp, #8
 801641c:	af00      	add	r7, sp, #0
 801641e:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8016420:	687b      	ldr	r3, [r7, #4]
 8016422:	7a5b      	ldrb	r3, [r3, #9]
 8016424:	2b0f      	cmp	r3, #15
 8016426:	d003      	beq.n	8016430 <TlEvtReceived+0x18>
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	7a5b      	ldrb	r3, [r3, #9]
 801642c:	2b0e      	cmp	r3, #14
 801642e:	d107      	bne.n	8016440 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8016430:	6879      	ldr	r1, [r7, #4]
 8016432:	4809      	ldr	r0, [pc, #36]	@ (8016458 <TlEvtReceived+0x40>)
 8016434:	f000 fc28 	bl	8016c88 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8016438:	2000      	movs	r0, #0
 801643a:	f001 fc43 	bl	8017cc4 <hci_cmd_resp_release>
 801643e:	e006      	b.n	801644e <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 8016440:	6879      	ldr	r1, [r7, #4]
 8016442:	4806      	ldr	r0, [pc, #24]	@ (801645c <TlEvtReceived+0x44>)
 8016444:	f000 fc20 	bl	8016c88 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8016448:	4804      	ldr	r0, [pc, #16]	@ (801645c <TlEvtReceived+0x44>)
 801644a:	f001 fc2f 	bl	8017cac <hci_notify_asynch_evt>
  }

  return;
 801644e:	bf00      	nop
}
 8016450:	3708      	adds	r7, #8
 8016452:	46bd      	mov	sp, r7
 8016454:	bd80      	pop	{r7, pc}
 8016456:	bf00      	nop
 8016458:	20001484 	.word	0x20001484
 801645c:	20000348 	.word	0x20000348

08016460 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 8016460:	b480      	push	{r7}
 8016462:	b083      	sub	sp, #12
 8016464:	af00      	add	r7, sp, #0
 8016466:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8016468:	687b      	ldr	r3, [r7, #4]
 801646a:	4a05      	ldr	r2, [pc, #20]	@ (8016480 <hci_register_io_bus+0x20>)
 801646c:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 801646e:	687b      	ldr	r3, [r7, #4]
 8016470:	4a04      	ldr	r2, [pc, #16]	@ (8016484 <hci_register_io_bus+0x24>)
 8016472:	611a      	str	r2, [r3, #16]

  return;
 8016474:	bf00      	nop
}
 8016476:	370c      	adds	r7, #12
 8016478:	46bd      	mov	sp, r7
 801647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801647e:	4770      	bx	lr
 8016480:	08016779 	.word	0x08016779
 8016484:	080167e1 	.word	0x080167e1

08016488 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8016488:	b580      	push	{r7, lr}
 801648a:	b082      	sub	sp, #8
 801648c:	af00      	add	r7, sp, #0
 801648e:	6078      	str	r0, [r7, #4]
 8016490:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8016492:	683b      	ldr	r3, [r7, #0]
 8016494:	685b      	ldr	r3, [r3, #4]
 8016496:	4a08      	ldr	r2, [pc, #32]	@ (80164b8 <shci_init+0x30>)
 8016498:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 801649a:	4a08      	ldr	r2, [pc, #32]	@ (80164bc <shci_init+0x34>)
 801649c:	687b      	ldr	r3, [r7, #4]
 801649e:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 80164a0:	4806      	ldr	r0, [pc, #24]	@ (80164bc <shci_init+0x34>)
 80164a2:	f000 f915 	bl	80166d0 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 80164a6:	683b      	ldr	r3, [r7, #0]
 80164a8:	681b      	ldr	r3, [r3, #0]
 80164aa:	4618      	mov	r0, r3
 80164ac:	f000 f898 	bl	80165e0 <TlInit>

  return;
 80164b0:	bf00      	nop
}
 80164b2:	3708      	adds	r7, #8
 80164b4:	46bd      	mov	sp, r7
 80164b6:	bd80      	pop	{r7, pc}
 80164b8:	200014b4 	.word	0x200014b4
 80164bc:	20001494 	.word	0x20001494

080164c0 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 80164c0:	b580      	push	{r7, lr}
 80164c2:	b084      	sub	sp, #16
 80164c4:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 80164c6:	4822      	ldr	r0, [pc, #136]	@ (8016550 <shci_user_evt_proc+0x90>)
 80164c8:	f000 fb96 	bl	8016bf8 <LST_is_empty>
 80164cc:	4603      	mov	r3, r0
 80164ce:	2b00      	cmp	r3, #0
 80164d0:	d12b      	bne.n	801652a <shci_user_evt_proc+0x6a>
 80164d2:	4b20      	ldr	r3, [pc, #128]	@ (8016554 <shci_user_evt_proc+0x94>)
 80164d4:	781b      	ldrb	r3, [r3, #0]
 80164d6:	2b00      	cmp	r3, #0
 80164d8:	d027      	beq.n	801652a <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 80164da:	f107 030c 	add.w	r3, r7, #12
 80164de:	4619      	mov	r1, r3
 80164e0:	481b      	ldr	r0, [pc, #108]	@ (8016550 <shci_user_evt_proc+0x90>)
 80164e2:	f000 fc18 	bl	8016d16 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 80164e6:	4b1c      	ldr	r3, [pc, #112]	@ (8016558 <shci_user_evt_proc+0x98>)
 80164e8:	69db      	ldr	r3, [r3, #28]
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	d00c      	beq.n	8016508 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 80164ee:	68fb      	ldr	r3, [r7, #12]
 80164f0:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 80164f2:	2301      	movs	r3, #1
 80164f4:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 80164f6:	4b18      	ldr	r3, [pc, #96]	@ (8016558 <shci_user_evt_proc+0x98>)
 80164f8:	69db      	ldr	r3, [r3, #28]
 80164fa:	1d3a      	adds	r2, r7, #4
 80164fc:	4610      	mov	r0, r2
 80164fe:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8016500:	793a      	ldrb	r2, [r7, #4]
 8016502:	4b14      	ldr	r3, [pc, #80]	@ (8016554 <shci_user_evt_proc+0x94>)
 8016504:	701a      	strb	r2, [r3, #0]
 8016506:	e002      	b.n	801650e <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8016508:	4b12      	ldr	r3, [pc, #72]	@ (8016554 <shci_user_evt_proc+0x94>)
 801650a:	2201      	movs	r2, #1
 801650c:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 801650e:	4b11      	ldr	r3, [pc, #68]	@ (8016554 <shci_user_evt_proc+0x94>)
 8016510:	781b      	ldrb	r3, [r3, #0]
 8016512:	2b00      	cmp	r3, #0
 8016514:	d004      	beq.n	8016520 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8016516:	68fb      	ldr	r3, [r7, #12]
 8016518:	4618      	mov	r0, r3
 801651a:	f000 fa71 	bl	8016a00 <TL_MM_EvtDone>
 801651e:	e004      	b.n	801652a <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8016520:	68fb      	ldr	r3, [r7, #12]
 8016522:	4619      	mov	r1, r3
 8016524:	480a      	ldr	r0, [pc, #40]	@ (8016550 <shci_user_evt_proc+0x90>)
 8016526:	f000 fb89 	bl	8016c3c <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 801652a:	4809      	ldr	r0, [pc, #36]	@ (8016550 <shci_user_evt_proc+0x90>)
 801652c:	f000 fb64 	bl	8016bf8 <LST_is_empty>
 8016530:	4603      	mov	r3, r0
 8016532:	2b00      	cmp	r3, #0
 8016534:	d107      	bne.n	8016546 <shci_user_evt_proc+0x86>
 8016536:	4b07      	ldr	r3, [pc, #28]	@ (8016554 <shci_user_evt_proc+0x94>)
 8016538:	781b      	ldrb	r3, [r3, #0]
 801653a:	2b00      	cmp	r3, #0
 801653c:	d003      	beq.n	8016546 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 801653e:	4804      	ldr	r0, [pc, #16]	@ (8016550 <shci_user_evt_proc+0x90>)
 8016540:	f7eb f936 	bl	80017b0 <shci_notify_asynch_evt>
  }


  return;
 8016544:	bf00      	nop
 8016546:	bf00      	nop
}
 8016548:	3710      	adds	r7, #16
 801654a:	46bd      	mov	sp, r7
 801654c:	bd80      	pop	{r7, pc}
 801654e:	bf00      	nop
 8016550:	20000358 	.word	0x20000358
 8016554:	20000368 	.word	0x20000368
 8016558:	20001494 	.word	0x20001494

0801655c <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 801655c:	b580      	push	{r7, lr}
 801655e:	b084      	sub	sp, #16
 8016560:	af00      	add	r7, sp, #0
 8016562:	60ba      	str	r2, [r7, #8]
 8016564:	607b      	str	r3, [r7, #4]
 8016566:	4603      	mov	r3, r0
 8016568:	81fb      	strh	r3, [r7, #14]
 801656a:	460b      	mov	r3, r1
 801656c:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 801656e:	2000      	movs	r0, #0
 8016570:	f000 f868 	bl	8016644 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 8016574:	4b17      	ldr	r3, [pc, #92]	@ (80165d4 <shci_send+0x78>)
 8016576:	681b      	ldr	r3, [r3, #0]
 8016578:	89fa      	ldrh	r2, [r7, #14]
 801657a:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 801657e:	4b15      	ldr	r3, [pc, #84]	@ (80165d4 <shci_send+0x78>)
 8016580:	681b      	ldr	r3, [r3, #0]
 8016582:	7b7a      	ldrb	r2, [r7, #13]
 8016584:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 8016586:	4b13      	ldr	r3, [pc, #76]	@ (80165d4 <shci_send+0x78>)
 8016588:	681b      	ldr	r3, [r3, #0]
 801658a:	330c      	adds	r3, #12
 801658c:	7b7a      	ldrb	r2, [r7, #13]
 801658e:	68b9      	ldr	r1, [r7, #8]
 8016590:	4618      	mov	r0, r3
 8016592:	f004 fffa 	bl	801b58a <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 8016596:	4b10      	ldr	r3, [pc, #64]	@ (80165d8 <shci_send+0x7c>)
 8016598:	2201      	movs	r2, #1
 801659a:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 801659c:	4b0f      	ldr	r3, [pc, #60]	@ (80165dc <shci_send+0x80>)
 801659e:	691b      	ldr	r3, [r3, #16]
 80165a0:	2100      	movs	r1, #0
 80165a2:	2000      	movs	r0, #0
 80165a4:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 80165a6:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 80165aa:	f7eb f918 	bl	80017de <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 80165ae:	687b      	ldr	r3, [r7, #4]
 80165b0:	f103 0008 	add.w	r0, r3, #8
 80165b4:	4b07      	ldr	r3, [pc, #28]	@ (80165d4 <shci_send+0x78>)
 80165b6:	6819      	ldr	r1, [r3, #0]
 80165b8:	4b06      	ldr	r3, [pc, #24]	@ (80165d4 <shci_send+0x78>)
 80165ba:	681b      	ldr	r3, [r3, #0]
 80165bc:	789b      	ldrb	r3, [r3, #2]
 80165be:	3303      	adds	r3, #3
 80165c0:	461a      	mov	r2, r3
 80165c2:	f004 ffe2 	bl	801b58a <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80165c6:	2001      	movs	r0, #1
 80165c8:	f000 f83c 	bl	8016644 <Cmd_SetStatus>

  return;
 80165cc:	bf00      	nop
}
 80165ce:	3710      	adds	r7, #16
 80165d0:	46bd      	mov	sp, r7
 80165d2:	bd80      	pop	{r7, pc}
 80165d4:	20000364 	.word	0x20000364
 80165d8:	200014b8 	.word	0x200014b8
 80165dc:	20001494 	.word	0x20001494

080165e0 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 80165e0:	b580      	push	{r7, lr}
 80165e2:	b086      	sub	sp, #24
 80165e4:	af00      	add	r7, sp, #0
 80165e6:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 80165e8:	4a10      	ldr	r2, [pc, #64]	@ (801662c <TlInit+0x4c>)
 80165ea:	687b      	ldr	r3, [r7, #4]
 80165ec:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 80165ee:	4810      	ldr	r0, [pc, #64]	@ (8016630 <TlInit+0x50>)
 80165f0:	f000 faf2 	bl	8016bd8 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80165f4:	2001      	movs	r0, #1
 80165f6:	f000 f825 	bl	8016644 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 80165fa:	4b0e      	ldr	r3, [pc, #56]	@ (8016634 <TlInit+0x54>)
 80165fc:	2201      	movs	r2, #1
 80165fe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 8016600:	4b0d      	ldr	r3, [pc, #52]	@ (8016638 <TlInit+0x58>)
 8016602:	681b      	ldr	r3, [r3, #0]
 8016604:	2b00      	cmp	r3, #0
 8016606:	d00c      	beq.n	8016622 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8016608:	687b      	ldr	r3, [r7, #4]
 801660a:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 801660c:	4b0b      	ldr	r3, [pc, #44]	@ (801663c <TlInit+0x5c>)
 801660e:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8016610:	4b0b      	ldr	r3, [pc, #44]	@ (8016640 <TlInit+0x60>)
 8016612:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8016614:	4b08      	ldr	r3, [pc, #32]	@ (8016638 <TlInit+0x58>)
 8016616:	681b      	ldr	r3, [r3, #0]
 8016618:	f107 020c 	add.w	r2, r7, #12
 801661c:	4610      	mov	r0, r2
 801661e:	4798      	blx	r3
  }

  return;
 8016620:	bf00      	nop
 8016622:	bf00      	nop
}
 8016624:	3718      	adds	r7, #24
 8016626:	46bd      	mov	sp, r7
 8016628:	bd80      	pop	{r7, pc}
 801662a:	bf00      	nop
 801662c:	20000364 	.word	0x20000364
 8016630:	20000358 	.word	0x20000358
 8016634:	20000368 	.word	0x20000368
 8016638:	20001494 	.word	0x20001494
 801663c:	08016695 	.word	0x08016695
 8016640:	080166ad 	.word	0x080166ad

08016644 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8016644:	b580      	push	{r7, lr}
 8016646:	b082      	sub	sp, #8
 8016648:	af00      	add	r7, sp, #0
 801664a:	4603      	mov	r3, r0
 801664c:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 801664e:	79fb      	ldrb	r3, [r7, #7]
 8016650:	2b00      	cmp	r3, #0
 8016652:	d10b      	bne.n	801666c <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8016654:	4b0d      	ldr	r3, [pc, #52]	@ (801668c <Cmd_SetStatus+0x48>)
 8016656:	681b      	ldr	r3, [r3, #0]
 8016658:	2b00      	cmp	r3, #0
 801665a:	d003      	beq.n	8016664 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 801665c:	4b0b      	ldr	r3, [pc, #44]	@ (801668c <Cmd_SetStatus+0x48>)
 801665e:	681b      	ldr	r3, [r3, #0]
 8016660:	2000      	movs	r0, #0
 8016662:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8016664:	4b0a      	ldr	r3, [pc, #40]	@ (8016690 <Cmd_SetStatus+0x4c>)
 8016666:	2200      	movs	r2, #0
 8016668:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 801666a:	e00b      	b.n	8016684 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 801666c:	4b08      	ldr	r3, [pc, #32]	@ (8016690 <Cmd_SetStatus+0x4c>)
 801666e:	2201      	movs	r2, #1
 8016670:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 8016672:	4b06      	ldr	r3, [pc, #24]	@ (801668c <Cmd_SetStatus+0x48>)
 8016674:	681b      	ldr	r3, [r3, #0]
 8016676:	2b00      	cmp	r3, #0
 8016678:	d004      	beq.n	8016684 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 801667a:	4b04      	ldr	r3, [pc, #16]	@ (801668c <Cmd_SetStatus+0x48>)
 801667c:	681b      	ldr	r3, [r3, #0]
 801667e:	2001      	movs	r0, #1
 8016680:	4798      	blx	r3
  return;
 8016682:	bf00      	nop
 8016684:	bf00      	nop
}
 8016686:	3708      	adds	r7, #8
 8016688:	46bd      	mov	sp, r7
 801668a:	bd80      	pop	{r7, pc}
 801668c:	200014b4 	.word	0x200014b4
 8016690:	20000360 	.word	0x20000360

08016694 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8016694:	b580      	push	{r7, lr}
 8016696:	b082      	sub	sp, #8
 8016698:	af00      	add	r7, sp, #0
 801669a:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 801669c:	2000      	movs	r0, #0
 801669e:	f7eb f893 	bl	80017c8 <shci_cmd_resp_release>

  return;
 80166a2:	bf00      	nop
}
 80166a4:	3708      	adds	r7, #8
 80166a6:	46bd      	mov	sp, r7
 80166a8:	bd80      	pop	{r7, pc}
	...

080166ac <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 80166ac:	b580      	push	{r7, lr}
 80166ae:	b082      	sub	sp, #8
 80166b0:	af00      	add	r7, sp, #0
 80166b2:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 80166b4:	6879      	ldr	r1, [r7, #4]
 80166b6:	4805      	ldr	r0, [pc, #20]	@ (80166cc <TlUserEvtReceived+0x20>)
 80166b8:	f000 fae6 	bl	8016c88 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 80166bc:	4803      	ldr	r0, [pc, #12]	@ (80166cc <TlUserEvtReceived+0x20>)
 80166be:	f7eb f877 	bl	80017b0 <shci_notify_asynch_evt>

  return;
 80166c2:	bf00      	nop
}
 80166c4:	3708      	adds	r7, #8
 80166c6:	46bd      	mov	sp, r7
 80166c8:	bd80      	pop	{r7, pc}
 80166ca:	bf00      	nop
 80166cc:	20000358 	.word	0x20000358

080166d0 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 80166d0:	b480      	push	{r7}
 80166d2:	b083      	sub	sp, #12
 80166d4:	af00      	add	r7, sp, #0
 80166d6:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 80166d8:	687b      	ldr	r3, [r7, #4]
 80166da:	4a05      	ldr	r2, [pc, #20]	@ (80166f0 <shci_register_io_bus+0x20>)
 80166dc:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 80166de:	687b      	ldr	r3, [r7, #4]
 80166e0:	4a04      	ldr	r2, [pc, #16]	@ (80166f4 <shci_register_io_bus+0x24>)
 80166e2:	611a      	str	r2, [r3, #16]

  return;
 80166e4:	bf00      	nop
}
 80166e6:	370c      	adds	r7, #12
 80166e8:	46bd      	mov	sp, r7
 80166ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166ee:	4770      	bx	lr
 80166f0:	0801688d 	.word	0x0801688d
 80166f4:	080168e1 	.word	0x080168e1

080166f8 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 80166f8:	b580      	push	{r7, lr}
 80166fa:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 80166fc:	f001 fe30 	bl	8018360 <HW_IPCC_Enable>

  return;
 8016700:	bf00      	nop
}
 8016702:	bd80      	pop	{r7, pc}

08016704 <TL_Init>:


void TL_Init( void )
{
 8016704:	b580      	push	{r7, lr}
 8016706:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8016708:	4b10      	ldr	r3, [pc, #64]	@ (801674c <TL_Init+0x48>)
 801670a:	4a11      	ldr	r2, [pc, #68]	@ (8016750 <TL_Init+0x4c>)
 801670c:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 801670e:	4b0f      	ldr	r3, [pc, #60]	@ (801674c <TL_Init+0x48>)
 8016710:	4a10      	ldr	r2, [pc, #64]	@ (8016754 <TL_Init+0x50>)
 8016712:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8016714:	4b0d      	ldr	r3, [pc, #52]	@ (801674c <TL_Init+0x48>)
 8016716:	4a10      	ldr	r2, [pc, #64]	@ (8016758 <TL_Init+0x54>)
 8016718:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 801671a:	4b0c      	ldr	r3, [pc, #48]	@ (801674c <TL_Init+0x48>)
 801671c:	4a0f      	ldr	r2, [pc, #60]	@ (801675c <TL_Init+0x58>)
 801671e:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 8016720:	4b0a      	ldr	r3, [pc, #40]	@ (801674c <TL_Init+0x48>)
 8016722:	4a0f      	ldr	r2, [pc, #60]	@ (8016760 <TL_Init+0x5c>)
 8016724:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 8016726:	4b09      	ldr	r3, [pc, #36]	@ (801674c <TL_Init+0x48>)
 8016728:	4a0e      	ldr	r2, [pc, #56]	@ (8016764 <TL_Init+0x60>)
 801672a:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 801672c:	4b07      	ldr	r3, [pc, #28]	@ (801674c <TL_Init+0x48>)
 801672e:	4a0e      	ldr	r2, [pc, #56]	@ (8016768 <TL_Init+0x64>)
 8016730:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8016732:	4b06      	ldr	r3, [pc, #24]	@ (801674c <TL_Init+0x48>)
 8016734:	4a0d      	ldr	r2, [pc, #52]	@ (801676c <TL_Init+0x68>)
 8016736:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8016738:	4b04      	ldr	r3, [pc, #16]	@ (801674c <TL_Init+0x48>)
 801673a:	4a0d      	ldr	r2, [pc, #52]	@ (8016770 <TL_Init+0x6c>)
 801673c:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 801673e:	4b03      	ldr	r3, [pc, #12]	@ (801674c <TL_Init+0x48>)
 8016740:	4a0c      	ldr	r2, [pc, #48]	@ (8016774 <TL_Init+0x70>)
 8016742:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8016744:	f001 fe20 	bl	8018388 <HW_IPCC_Init>

  return;
 8016748:	bf00      	nop
}
 801674a:	bd80      	pop	{r7, pc}
 801674c:	20030000 	.word	0x20030000
 8016750:	20030028 	.word	0x20030028
 8016754:	20030048 	.word	0x20030048
 8016758:	20030058 	.word	0x20030058
 801675c:	20030068 	.word	0x20030068
 8016760:	20030070 	.word	0x20030070
 8016764:	20030078 	.word	0x20030078
 8016768:	20030080 	.word	0x20030080
 801676c:	2003009c 	.word	0x2003009c
 8016770:	200300a0 	.word	0x200300a0
 8016774:	200300ac 	.word	0x200300ac

08016778 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 8016778:	b580      	push	{r7, lr}
 801677a:	b084      	sub	sp, #16
 801677c:	af00      	add	r7, sp, #0
 801677e:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 8016784:	4811      	ldr	r0, [pc, #68]	@ (80167cc <TL_BLE_Init+0x54>)
 8016786:	f000 fa27 	bl	8016bd8 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 801678a:	4b11      	ldr	r3, [pc, #68]	@ (80167d0 <TL_BLE_Init+0x58>)
 801678c:	685b      	ldr	r3, [r3, #4]
 801678e:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8016790:	68fb      	ldr	r3, [r7, #12]
 8016792:	689a      	ldr	r2, [r3, #8]
 8016794:	68bb      	ldr	r3, [r7, #8]
 8016796:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8016798:	68fb      	ldr	r3, [r7, #12]
 801679a:	68da      	ldr	r2, [r3, #12]
 801679c:	68bb      	ldr	r3, [r7, #8]
 801679e:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 80167a0:	68bb      	ldr	r3, [r7, #8]
 80167a2:	4a0c      	ldr	r2, [pc, #48]	@ (80167d4 <TL_BLE_Init+0x5c>)
 80167a4:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 80167a6:	68bb      	ldr	r3, [r7, #8]
 80167a8:	4a08      	ldr	r2, [pc, #32]	@ (80167cc <TL_BLE_Init+0x54>)
 80167aa:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 80167ac:	f001 fe02 	bl	80183b4 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 80167b0:	68fb      	ldr	r3, [r7, #12]
 80167b2:	681b      	ldr	r3, [r3, #0]
 80167b4:	4a08      	ldr	r2, [pc, #32]	@ (80167d8 <TL_BLE_Init+0x60>)
 80167b6:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 80167b8:	68fb      	ldr	r3, [r7, #12]
 80167ba:	685b      	ldr	r3, [r3, #4]
 80167bc:	4a07      	ldr	r2, [pc, #28]	@ (80167dc <TL_BLE_Init+0x64>)
 80167be:	6013      	str	r3, [r2, #0]

  return 0;
 80167c0:	2300      	movs	r3, #0
}
 80167c2:	4618      	mov	r0, r3
 80167c4:	3710      	adds	r7, #16
 80167c6:	46bd      	mov	sp, r7
 80167c8:	bd80      	pop	{r7, pc}
 80167ca:	bf00      	nop
 80167cc:	200300c8 	.word	0x200300c8
 80167d0:	20030000 	.word	0x20030000
 80167d4:	20030a58 	.word	0x20030a58
 80167d8:	200014c4 	.word	0x200014c4
 80167dc:	200014c8 	.word	0x200014c8

080167e0 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 80167e0:	b580      	push	{r7, lr}
 80167e2:	b082      	sub	sp, #8
 80167e4:	af00      	add	r7, sp, #0
 80167e6:	6078      	str	r0, [r7, #4]
 80167e8:	460b      	mov	r3, r1
 80167ea:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 80167ec:	4b09      	ldr	r3, [pc, #36]	@ (8016814 <TL_BLE_SendCmd+0x34>)
 80167ee:	685b      	ldr	r3, [r3, #4]
 80167f0:	681b      	ldr	r3, [r3, #0]
 80167f2:	2201      	movs	r2, #1
 80167f4:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 80167f6:	4b07      	ldr	r3, [pc, #28]	@ (8016814 <TL_BLE_SendCmd+0x34>)
 80167f8:	685b      	ldr	r3, [r3, #4]
 80167fa:	681b      	ldr	r3, [r3, #0]
 80167fc:	4619      	mov	r1, r3
 80167fe:	2001      	movs	r0, #1
 8016800:	f000 f96c 	bl	8016adc <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 8016804:	f001 fde0 	bl	80183c8 <HW_IPCC_BLE_SendCmd>

  return 0;
 8016808:	2300      	movs	r3, #0
}
 801680a:	4618      	mov	r0, r3
 801680c:	3708      	adds	r7, #8
 801680e:	46bd      	mov	sp, r7
 8016810:	bd80      	pop	{r7, pc}
 8016812:	bf00      	nop
 8016814:	20030000 	.word	0x20030000

08016818 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8016818:	b580      	push	{r7, lr}
 801681a:	b082      	sub	sp, #8
 801681c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 801681e:	e01c      	b.n	801685a <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8016820:	1d3b      	adds	r3, r7, #4
 8016822:	4619      	mov	r1, r3
 8016824:	4812      	ldr	r0, [pc, #72]	@ (8016870 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8016826:	f000 fa76 	bl	8016d16 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 801682a:	687b      	ldr	r3, [r7, #4]
 801682c:	7a5b      	ldrb	r3, [r3, #9]
 801682e:	2b0f      	cmp	r3, #15
 8016830:	d003      	beq.n	801683a <HW_IPCC_BLE_RxEvtNot+0x22>
 8016832:	687b      	ldr	r3, [r7, #4]
 8016834:	7a5b      	ldrb	r3, [r3, #9]
 8016836:	2b0e      	cmp	r3, #14
 8016838:	d105      	bne.n	8016846 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 801683a:	687b      	ldr	r3, [r7, #4]
 801683c:	4619      	mov	r1, r3
 801683e:	2002      	movs	r0, #2
 8016840:	f000 f94c 	bl	8016adc <OutputDbgTrace>
 8016844:	e004      	b.n	8016850 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 8016846:	687b      	ldr	r3, [r7, #4]
 8016848:	4619      	mov	r1, r3
 801684a:	2003      	movs	r0, #3
 801684c:	f000 f946 	bl	8016adc <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8016850:	4b08      	ldr	r3, [pc, #32]	@ (8016874 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8016852:	681b      	ldr	r3, [r3, #0]
 8016854:	687a      	ldr	r2, [r7, #4]
 8016856:	4610      	mov	r0, r2
 8016858:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 801685a:	4805      	ldr	r0, [pc, #20]	@ (8016870 <HW_IPCC_BLE_RxEvtNot+0x58>)
 801685c:	f000 f9cc 	bl	8016bf8 <LST_is_empty>
 8016860:	4603      	mov	r3, r0
 8016862:	2b00      	cmp	r3, #0
 8016864:	d0dc      	beq.n	8016820 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 8016866:	bf00      	nop
}
 8016868:	3708      	adds	r7, #8
 801686a:	46bd      	mov	sp, r7
 801686c:	bd80      	pop	{r7, pc}
 801686e:	bf00      	nop
 8016870:	200300c8 	.word	0x200300c8
 8016874:	200014c4 	.word	0x200014c4

08016878 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 8016878:	b580      	push	{r7, lr}
 801687a:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 801687c:	4b02      	ldr	r3, [pc, #8]	@ (8016888 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 801687e:	681b      	ldr	r3, [r3, #0]
 8016880:	4798      	blx	r3

  return;
 8016882:	bf00      	nop
}
 8016884:	bd80      	pop	{r7, pc}
 8016886:	bf00      	nop
 8016888:	200014c8 	.word	0x200014c8

0801688c <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 801688c:	b580      	push	{r7, lr}
 801688e:	b084      	sub	sp, #16
 8016890:	af00      	add	r7, sp, #0
 8016892:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8016894:	687b      	ldr	r3, [r7, #4]
 8016896:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8016898:	480d      	ldr	r0, [pc, #52]	@ (80168d0 <TL_SYS_Init+0x44>)
 801689a:	f000 f99d 	bl	8016bd8 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 801689e:	4b0d      	ldr	r3, [pc, #52]	@ (80168d4 <TL_SYS_Init+0x48>)
 80168a0:	68db      	ldr	r3, [r3, #12]
 80168a2:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 80168a4:	68fb      	ldr	r3, [r7, #12]
 80168a6:	689a      	ldr	r2, [r3, #8]
 80168a8:	68bb      	ldr	r3, [r7, #8]
 80168aa:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 80168ac:	68bb      	ldr	r3, [r7, #8]
 80168ae:	4a08      	ldr	r2, [pc, #32]	@ (80168d0 <TL_SYS_Init+0x44>)
 80168b0:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 80168b2:	f001 fdab 	bl	801840c <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 80168b6:	68fb      	ldr	r3, [r7, #12]
 80168b8:	681b      	ldr	r3, [r3, #0]
 80168ba:	4a07      	ldr	r2, [pc, #28]	@ (80168d8 <TL_SYS_Init+0x4c>)
 80168bc:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 80168be:	68fb      	ldr	r3, [r7, #12]
 80168c0:	685b      	ldr	r3, [r3, #4]
 80168c2:	4a06      	ldr	r2, [pc, #24]	@ (80168dc <TL_SYS_Init+0x50>)
 80168c4:	6013      	str	r3, [r2, #0]

  return 0;
 80168c6:	2300      	movs	r3, #0
}
 80168c8:	4618      	mov	r0, r3
 80168ca:	3710      	adds	r7, #16
 80168cc:	46bd      	mov	sp, r7
 80168ce:	bd80      	pop	{r7, pc}
 80168d0:	200300d0 	.word	0x200300d0
 80168d4:	20030000 	.word	0x20030000
 80168d8:	200014cc 	.word	0x200014cc
 80168dc:	200014d0 	.word	0x200014d0

080168e0 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 80168e0:	b580      	push	{r7, lr}
 80168e2:	b082      	sub	sp, #8
 80168e4:	af00      	add	r7, sp, #0
 80168e6:	6078      	str	r0, [r7, #4]
 80168e8:	460b      	mov	r3, r1
 80168ea:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 80168ec:	4b09      	ldr	r3, [pc, #36]	@ (8016914 <TL_SYS_SendCmd+0x34>)
 80168ee:	68db      	ldr	r3, [r3, #12]
 80168f0:	681b      	ldr	r3, [r3, #0]
 80168f2:	2210      	movs	r2, #16
 80168f4:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 80168f6:	4b07      	ldr	r3, [pc, #28]	@ (8016914 <TL_SYS_SendCmd+0x34>)
 80168f8:	68db      	ldr	r3, [r3, #12]
 80168fa:	681b      	ldr	r3, [r3, #0]
 80168fc:	4619      	mov	r1, r3
 80168fe:	2004      	movs	r0, #4
 8016900:	f000 f8ec 	bl	8016adc <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8016904:	f001 fd8c 	bl	8018420 <HW_IPCC_SYS_SendCmd>

  return 0;
 8016908:	2300      	movs	r3, #0
}
 801690a:	4618      	mov	r0, r3
 801690c:	3708      	adds	r7, #8
 801690e:	46bd      	mov	sp, r7
 8016910:	bd80      	pop	{r7, pc}
 8016912:	bf00      	nop
 8016914:	20030000 	.word	0x20030000

08016918 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8016918:	b580      	push	{r7, lr}
 801691a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 801691c:	4b07      	ldr	r3, [pc, #28]	@ (801693c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 801691e:	68db      	ldr	r3, [r3, #12]
 8016920:	681b      	ldr	r3, [r3, #0]
 8016922:	4619      	mov	r1, r3
 8016924:	2005      	movs	r0, #5
 8016926:	f000 f8d9 	bl	8016adc <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 801692a:	4b05      	ldr	r3, [pc, #20]	@ (8016940 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 801692c:	681b      	ldr	r3, [r3, #0]
 801692e:	4a03      	ldr	r2, [pc, #12]	@ (801693c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8016930:	68d2      	ldr	r2, [r2, #12]
 8016932:	6812      	ldr	r2, [r2, #0]
 8016934:	4610      	mov	r0, r2
 8016936:	4798      	blx	r3

  return;
 8016938:	bf00      	nop
}
 801693a:	bd80      	pop	{r7, pc}
 801693c:	20030000 	.word	0x20030000
 8016940:	200014cc 	.word	0x200014cc

08016944 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8016944:	b580      	push	{r7, lr}
 8016946:	b082      	sub	sp, #8
 8016948:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 801694a:	e00e      	b.n	801696a <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 801694c:	1d3b      	adds	r3, r7, #4
 801694e:	4619      	mov	r1, r3
 8016950:	480b      	ldr	r0, [pc, #44]	@ (8016980 <HW_IPCC_SYS_EvtNot+0x3c>)
 8016952:	f000 f9e0 	bl	8016d16 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8016956:	687b      	ldr	r3, [r7, #4]
 8016958:	4619      	mov	r1, r3
 801695a:	2006      	movs	r0, #6
 801695c:	f000 f8be 	bl	8016adc <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8016960:	4b08      	ldr	r3, [pc, #32]	@ (8016984 <HW_IPCC_SYS_EvtNot+0x40>)
 8016962:	681b      	ldr	r3, [r3, #0]
 8016964:	687a      	ldr	r2, [r7, #4]
 8016966:	4610      	mov	r0, r2
 8016968:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 801696a:	4805      	ldr	r0, [pc, #20]	@ (8016980 <HW_IPCC_SYS_EvtNot+0x3c>)
 801696c:	f000 f944 	bl	8016bf8 <LST_is_empty>
 8016970:	4603      	mov	r3, r0
 8016972:	2b00      	cmp	r3, #0
 8016974:	d0ea      	beq.n	801694c <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8016976:	bf00      	nop
}
 8016978:	3708      	adds	r7, #8
 801697a:	46bd      	mov	sp, r7
 801697c:	bd80      	pop	{r7, pc}
 801697e:	bf00      	nop
 8016980:	200300d0 	.word	0x200300d0
 8016984:	200014d0 	.word	0x200014d0

08016988 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8016988:	b580      	push	{r7, lr}
 801698a:	b082      	sub	sp, #8
 801698c:	af00      	add	r7, sp, #0
 801698e:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8016990:	4817      	ldr	r0, [pc, #92]	@ (80169f0 <TL_MM_Init+0x68>)
 8016992:	f000 f921 	bl	8016bd8 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8016996:	4817      	ldr	r0, [pc, #92]	@ (80169f4 <TL_MM_Init+0x6c>)
 8016998:	f000 f91e 	bl	8016bd8 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 801699c:	4b16      	ldr	r3, [pc, #88]	@ (80169f8 <TL_MM_Init+0x70>)
 801699e:	691b      	ldr	r3, [r3, #16]
 80169a0:	4a16      	ldr	r2, [pc, #88]	@ (80169fc <TL_MM_Init+0x74>)
 80169a2:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 80169a4:	4b15      	ldr	r3, [pc, #84]	@ (80169fc <TL_MM_Init+0x74>)
 80169a6:	681b      	ldr	r3, [r3, #0]
 80169a8:	687a      	ldr	r2, [r7, #4]
 80169aa:	6892      	ldr	r2, [r2, #8]
 80169ac:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 80169ae:	4b13      	ldr	r3, [pc, #76]	@ (80169fc <TL_MM_Init+0x74>)
 80169b0:	681b      	ldr	r3, [r3, #0]
 80169b2:	687a      	ldr	r2, [r7, #4]
 80169b4:	68d2      	ldr	r2, [r2, #12]
 80169b6:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 80169b8:	4b10      	ldr	r3, [pc, #64]	@ (80169fc <TL_MM_Init+0x74>)
 80169ba:	681b      	ldr	r3, [r3, #0]
 80169bc:	4a0c      	ldr	r2, [pc, #48]	@ (80169f0 <TL_MM_Init+0x68>)
 80169be:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 80169c0:	4b0e      	ldr	r3, [pc, #56]	@ (80169fc <TL_MM_Init+0x74>)
 80169c2:	681b      	ldr	r3, [r3, #0]
 80169c4:	687a      	ldr	r2, [r7, #4]
 80169c6:	6812      	ldr	r2, [r2, #0]
 80169c8:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 80169ca:	4b0c      	ldr	r3, [pc, #48]	@ (80169fc <TL_MM_Init+0x74>)
 80169cc:	681b      	ldr	r3, [r3, #0]
 80169ce:	687a      	ldr	r2, [r7, #4]
 80169d0:	6852      	ldr	r2, [r2, #4]
 80169d2:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 80169d4:	4b09      	ldr	r3, [pc, #36]	@ (80169fc <TL_MM_Init+0x74>)
 80169d6:	681b      	ldr	r3, [r3, #0]
 80169d8:	687a      	ldr	r2, [r7, #4]
 80169da:	6912      	ldr	r2, [r2, #16]
 80169dc:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 80169de:	4b07      	ldr	r3, [pc, #28]	@ (80169fc <TL_MM_Init+0x74>)
 80169e0:	681b      	ldr	r3, [r3, #0]
 80169e2:	687a      	ldr	r2, [r7, #4]
 80169e4:	6952      	ldr	r2, [r2, #20]
 80169e6:	619a      	str	r2, [r3, #24]

  return;
 80169e8:	bf00      	nop
}
 80169ea:	3708      	adds	r7, #8
 80169ec:	46bd      	mov	sp, r7
 80169ee:	bd80      	pop	{r7, pc}
 80169f0:	200300b8 	.word	0x200300b8
 80169f4:	200014bc 	.word	0x200014bc
 80169f8:	20030000 	.word	0x20030000
 80169fc:	200014d4 	.word	0x200014d4

08016a00 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8016a00:	b580      	push	{r7, lr}
 8016a02:	b082      	sub	sp, #8
 8016a04:	af00      	add	r7, sp, #0
 8016a06:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8016a08:	6879      	ldr	r1, [r7, #4]
 8016a0a:	4807      	ldr	r0, [pc, #28]	@ (8016a28 <TL_MM_EvtDone+0x28>)
 8016a0c:	f000 f93c 	bl	8016c88 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8016a10:	6879      	ldr	r1, [r7, #4]
 8016a12:	2000      	movs	r0, #0
 8016a14:	f000 f862 	bl	8016adc <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8016a18:	4804      	ldr	r0, [pc, #16]	@ (8016a2c <TL_MM_EvtDone+0x2c>)
 8016a1a:	f001 fd27 	bl	801846c <HW_IPCC_MM_SendFreeBuf>

  return;
 8016a1e:	bf00      	nop
}
 8016a20:	3708      	adds	r7, #8
 8016a22:	46bd      	mov	sp, r7
 8016a24:	bd80      	pop	{r7, pc}
 8016a26:	bf00      	nop
 8016a28:	200014bc 	.word	0x200014bc
 8016a2c:	08016a31 	.word	0x08016a31

08016a30 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8016a30:	b580      	push	{r7, lr}
 8016a32:	b082      	sub	sp, #8
 8016a34:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8016a36:	e00c      	b.n	8016a52 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8016a38:	1d3b      	adds	r3, r7, #4
 8016a3a:	4619      	mov	r1, r3
 8016a3c:	480a      	ldr	r0, [pc, #40]	@ (8016a68 <SendFreeBuf+0x38>)
 8016a3e:	f000 f96a 	bl	8016d16 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8016a42:	4b0a      	ldr	r3, [pc, #40]	@ (8016a6c <SendFreeBuf+0x3c>)
 8016a44:	691b      	ldr	r3, [r3, #16]
 8016a46:	691b      	ldr	r3, [r3, #16]
 8016a48:	687a      	ldr	r2, [r7, #4]
 8016a4a:	4611      	mov	r1, r2
 8016a4c:	4618      	mov	r0, r3
 8016a4e:	f000 f91b 	bl	8016c88 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8016a52:	4805      	ldr	r0, [pc, #20]	@ (8016a68 <SendFreeBuf+0x38>)
 8016a54:	f000 f8d0 	bl	8016bf8 <LST_is_empty>
 8016a58:	4603      	mov	r3, r0
 8016a5a:	2b00      	cmp	r3, #0
 8016a5c:	d0ec      	beq.n	8016a38 <SendFreeBuf+0x8>
  }

  return;
 8016a5e:	bf00      	nop
}
 8016a60:	3708      	adds	r7, #8
 8016a62:	46bd      	mov	sp, r7
 8016a64:	bd80      	pop	{r7, pc}
 8016a66:	bf00      	nop
 8016a68:	200014bc 	.word	0x200014bc
 8016a6c:	20030000 	.word	0x20030000

08016a70 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8016a70:	b580      	push	{r7, lr}
 8016a72:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8016a74:	4805      	ldr	r0, [pc, #20]	@ (8016a8c <TL_TRACES_Init+0x1c>)
 8016a76:	f000 f8af 	bl	8016bd8 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8016a7a:	4b05      	ldr	r3, [pc, #20]	@ (8016a90 <TL_TRACES_Init+0x20>)
 8016a7c:	695b      	ldr	r3, [r3, #20]
 8016a7e:	4a03      	ldr	r2, [pc, #12]	@ (8016a8c <TL_TRACES_Init+0x1c>)
 8016a80:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8016a82:	f001 fd29 	bl	80184d8 <HW_IPCC_TRACES_Init>

  return;
 8016a86:	bf00      	nop
}
 8016a88:	bd80      	pop	{r7, pc}
 8016a8a:	bf00      	nop
 8016a8c:	200300c0 	.word	0x200300c0
 8016a90:	20030000 	.word	0x20030000

08016a94 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8016a94:	b580      	push	{r7, lr}
 8016a96:	b082      	sub	sp, #8
 8016a98:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8016a9a:	e008      	b.n	8016aae <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8016a9c:	1d3b      	adds	r3, r7, #4
 8016a9e:	4619      	mov	r1, r3
 8016aa0:	4808      	ldr	r0, [pc, #32]	@ (8016ac4 <HW_IPCC_TRACES_EvtNot+0x30>)
 8016aa2:	f000 f938 	bl	8016d16 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8016aa6:	687b      	ldr	r3, [r7, #4]
 8016aa8:	4618      	mov	r0, r3
 8016aaa:	f000 f80d 	bl	8016ac8 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8016aae:	4805      	ldr	r0, [pc, #20]	@ (8016ac4 <HW_IPCC_TRACES_EvtNot+0x30>)
 8016ab0:	f000 f8a2 	bl	8016bf8 <LST_is_empty>
 8016ab4:	4603      	mov	r3, r0
 8016ab6:	2b00      	cmp	r3, #0
 8016ab8:	d0f0      	beq.n	8016a9c <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 8016aba:	bf00      	nop
}
 8016abc:	3708      	adds	r7, #8
 8016abe:	46bd      	mov	sp, r7
 8016ac0:	bd80      	pop	{r7, pc}
 8016ac2:	bf00      	nop
 8016ac4:	200300c0 	.word	0x200300c0

08016ac8 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8016ac8:	b480      	push	{r7}
 8016aca:	b083      	sub	sp, #12
 8016acc:	af00      	add	r7, sp, #0
 8016ace:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 8016ad0:	bf00      	nop
 8016ad2:	370c      	adds	r7, #12
 8016ad4:	46bd      	mov	sp, r7
 8016ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ada:	4770      	bx	lr

08016adc <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8016adc:	b480      	push	{r7}
 8016ade:	b087      	sub	sp, #28
 8016ae0:	af00      	add	r7, sp, #0
 8016ae2:	4603      	mov	r3, r0
 8016ae4:	6039      	str	r1, [r7, #0]
 8016ae6:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_EvtSerial_t *p_cmd_rsp_packet;

  switch(packet_type)
 8016ae8:	79fb      	ldrb	r3, [r7, #7]
 8016aea:	2b06      	cmp	r3, #6
 8016aec:	d845      	bhi.n	8016b7a <OutputDbgTrace+0x9e>
 8016aee:	a201      	add	r2, pc, #4	@ (adr r2, 8016af4 <OutputDbgTrace+0x18>)
 8016af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016af4:	08016b11 	.word	0x08016b11
 8016af8:	08016b35 	.word	0x08016b35
 8016afc:	08016b3b 	.word	0x08016b3b
 8016b00:	08016b4f 	.word	0x08016b4f
 8016b04:	08016b5b 	.word	0x08016b5b
 8016b08:	08016b61 	.word	0x08016b61
 8016b0c:	08016b6f 	.word	0x08016b6f
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8016b10:	683b      	ldr	r3, [r7, #0]
 8016b12:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8016b14:	697b      	ldr	r3, [r7, #20]
 8016b16:	7a5b      	ldrb	r3, [r3, #9]
 8016b18:	2bff      	cmp	r3, #255	@ 0xff
 8016b1a:	d005      	beq.n	8016b28 <OutputDbgTrace+0x4c>
 8016b1c:	2bff      	cmp	r3, #255	@ 0xff
 8016b1e:	dc05      	bgt.n	8016b2c <OutputDbgTrace+0x50>
 8016b20:	2b0e      	cmp	r3, #14
 8016b22:	d005      	beq.n	8016b30 <OutputDbgTrace+0x54>
 8016b24:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 8016b26:	e001      	b.n	8016b2c <OutputDbgTrace+0x50>
          break;
 8016b28:	bf00      	nop
 8016b2a:	e027      	b.n	8016b7c <OutputDbgTrace+0xa0>
          break;
 8016b2c:	bf00      	nop
 8016b2e:	e025      	b.n	8016b7c <OutputDbgTrace+0xa0>
          break;
 8016b30:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 8016b32:	e023      	b.n	8016b7c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8016b34:	683b      	ldr	r3, [r7, #0]
 8016b36:	60fb      	str	r3, [r7, #12]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8016b38:	e020      	b.n	8016b7c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8016b3a:	683b      	ldr	r3, [r7, #0]
 8016b3c:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8016b3e:	697b      	ldr	r3, [r7, #20]
 8016b40:	7a5b      	ldrb	r3, [r3, #9]
 8016b42:	2b0e      	cmp	r3, #14
 8016b44:	d001      	beq.n	8016b4a <OutputDbgTrace+0x6e>
 8016b46:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8016b48:	e000      	b.n	8016b4c <OutputDbgTrace+0x70>
          break;
 8016b4a:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8016b4c:	e016      	b.n	8016b7c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8016b4e:	683b      	ldr	r3, [r7, #0]
 8016b50:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8016b52:	697b      	ldr	r3, [r7, #20]
 8016b54:	7a5b      	ldrb	r3, [r3, #9]
 8016b56:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8016b58:	e010      	b.n	8016b7c <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8016b5a:	683b      	ldr	r3, [r7, #0]
 8016b5c:	60fb      	str	r3, [r7, #12]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8016b5e:	e00d      	b.n	8016b7c <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 8016b60:	683b      	ldr	r3, [r7, #0]
 8016b62:	613b      	str	r3, [r7, #16]
      switch(p_cmd_rsp_packet->evt.evtcode)
 8016b64:	693b      	ldr	r3, [r7, #16]
 8016b66:	785b      	ldrb	r3, [r3, #1]
 8016b68:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
          break;
 8016b6a:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
      break;
 8016b6c:	e006      	b.n	8016b7c <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8016b6e:	683b      	ldr	r3, [r7, #0]
 8016b70:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8016b72:	697b      	ldr	r3, [r7, #20]
 8016b74:	7a5b      	ldrb	r3, [r3, #9]
 8016b76:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8016b78:	e000      	b.n	8016b7c <OutputDbgTrace+0xa0>

    default:
      break;
 8016b7a:	bf00      	nop
  }

  return;
 8016b7c:	bf00      	nop
}
 8016b7e:	371c      	adds	r7, #28
 8016b80:	46bd      	mov	sp, r7
 8016b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b86:	4770      	bx	lr

08016b88 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8016b88:	b480      	push	{r7}
 8016b8a:	b085      	sub	sp, #20
 8016b8c:	af00      	add	r7, sp, #0
 8016b8e:	4603      	mov	r3, r0
 8016b90:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8016b92:	4b0f      	ldr	r3, [pc, #60]	@ (8016bd0 <OTP_Read+0x48>)
 8016b94:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8016b96:	e002      	b.n	8016b9e <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8016b98:	68fb      	ldr	r3, [r7, #12]
 8016b9a:	3b08      	subs	r3, #8
 8016b9c:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8016b9e:	68fb      	ldr	r3, [r7, #12]
 8016ba0:	3307      	adds	r3, #7
 8016ba2:	781b      	ldrb	r3, [r3, #0]
 8016ba4:	79fa      	ldrb	r2, [r7, #7]
 8016ba6:	429a      	cmp	r2, r3
 8016ba8:	d003      	beq.n	8016bb2 <OTP_Read+0x2a>
 8016baa:	68fb      	ldr	r3, [r7, #12]
 8016bac:	4a09      	ldr	r2, [pc, #36]	@ (8016bd4 <OTP_Read+0x4c>)
 8016bae:	4293      	cmp	r3, r2
 8016bb0:	d1f2      	bne.n	8016b98 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8016bb2:	68fb      	ldr	r3, [r7, #12]
 8016bb4:	3307      	adds	r3, #7
 8016bb6:	781b      	ldrb	r3, [r3, #0]
 8016bb8:	79fa      	ldrb	r2, [r7, #7]
 8016bba:	429a      	cmp	r2, r3
 8016bbc:	d001      	beq.n	8016bc2 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 8016bbe:	2300      	movs	r3, #0
 8016bc0:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8016bc2:	68fb      	ldr	r3, [r7, #12]
}
 8016bc4:	4618      	mov	r0, r3
 8016bc6:	3714      	adds	r7, #20
 8016bc8:	46bd      	mov	sp, r7
 8016bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bce:	4770      	bx	lr
 8016bd0:	1fff73f8 	.word	0x1fff73f8
 8016bd4:	1fff7000 	.word	0x1fff7000

08016bd8 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 8016bd8:	b480      	push	{r7}
 8016bda:	b083      	sub	sp, #12
 8016bdc:	af00      	add	r7, sp, #0
 8016bde:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	687a      	ldr	r2, [r7, #4]
 8016be4:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 8016be6:	687b      	ldr	r3, [r7, #4]
 8016be8:	687a      	ldr	r2, [r7, #4]
 8016bea:	605a      	str	r2, [r3, #4]
}
 8016bec:	bf00      	nop
 8016bee:	370c      	adds	r7, #12
 8016bf0:	46bd      	mov	sp, r7
 8016bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bf6:	4770      	bx	lr

08016bf8 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 8016bf8:	b480      	push	{r7}
 8016bfa:	b087      	sub	sp, #28
 8016bfc:	af00      	add	r7, sp, #0
 8016bfe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016c00:	f3ef 8310 	mrs	r3, PRIMASK
 8016c04:	60fb      	str	r3, [r7, #12]
  return(result);
 8016c06:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8016c08:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8016c0a:	b672      	cpsid	i
}
 8016c0c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	681b      	ldr	r3, [r3, #0]
 8016c12:	687a      	ldr	r2, [r7, #4]
 8016c14:	429a      	cmp	r2, r3
 8016c16:	d102      	bne.n	8016c1e <LST_is_empty+0x26>
  {
    return_value = TRUE;
 8016c18:	2301      	movs	r3, #1
 8016c1a:	75fb      	strb	r3, [r7, #23]
 8016c1c:	e001      	b.n	8016c22 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 8016c1e:	2300      	movs	r3, #0
 8016c20:	75fb      	strb	r3, [r7, #23]
 8016c22:	693b      	ldr	r3, [r7, #16]
 8016c24:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016c26:	68bb      	ldr	r3, [r7, #8]
 8016c28:	f383 8810 	msr	PRIMASK, r3
}
 8016c2c:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 8016c2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8016c30:	4618      	mov	r0, r3
 8016c32:	371c      	adds	r7, #28
 8016c34:	46bd      	mov	sp, r7
 8016c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c3a:	4770      	bx	lr

08016c3c <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 8016c3c:	b480      	push	{r7}
 8016c3e:	b087      	sub	sp, #28
 8016c40:	af00      	add	r7, sp, #0
 8016c42:	6078      	str	r0, [r7, #4]
 8016c44:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016c46:	f3ef 8310 	mrs	r3, PRIMASK
 8016c4a:	60fb      	str	r3, [r7, #12]
  return(result);
 8016c4c:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8016c4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016c50:	b672      	cpsid	i
}
 8016c52:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	681a      	ldr	r2, [r3, #0]
 8016c58:	683b      	ldr	r3, [r7, #0]
 8016c5a:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8016c5c:	683b      	ldr	r3, [r7, #0]
 8016c5e:	687a      	ldr	r2, [r7, #4]
 8016c60:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8016c62:	687b      	ldr	r3, [r7, #4]
 8016c64:	683a      	ldr	r2, [r7, #0]
 8016c66:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8016c68:	683b      	ldr	r3, [r7, #0]
 8016c6a:	681b      	ldr	r3, [r3, #0]
 8016c6c:	683a      	ldr	r2, [r7, #0]
 8016c6e:	605a      	str	r2, [r3, #4]
 8016c70:	697b      	ldr	r3, [r7, #20]
 8016c72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016c74:	693b      	ldr	r3, [r7, #16]
 8016c76:	f383 8810 	msr	PRIMASK, r3
}
 8016c7a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8016c7c:	bf00      	nop
 8016c7e:	371c      	adds	r7, #28
 8016c80:	46bd      	mov	sp, r7
 8016c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c86:	4770      	bx	lr

08016c88 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 8016c88:	b480      	push	{r7}
 8016c8a:	b087      	sub	sp, #28
 8016c8c:	af00      	add	r7, sp, #0
 8016c8e:	6078      	str	r0, [r7, #4]
 8016c90:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016c92:	f3ef 8310 	mrs	r3, PRIMASK
 8016c96:	60fb      	str	r3, [r7, #12]
  return(result);
 8016c98:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8016c9a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016c9c:	b672      	cpsid	i
}
 8016c9e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 8016ca0:	683b      	ldr	r3, [r7, #0]
 8016ca2:	687a      	ldr	r2, [r7, #4]
 8016ca4:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	685a      	ldr	r2, [r3, #4]
 8016caa:	683b      	ldr	r3, [r7, #0]
 8016cac:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 8016cae:	687b      	ldr	r3, [r7, #4]
 8016cb0:	683a      	ldr	r2, [r7, #0]
 8016cb2:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8016cb4:	683b      	ldr	r3, [r7, #0]
 8016cb6:	685b      	ldr	r3, [r3, #4]
 8016cb8:	683a      	ldr	r2, [r7, #0]
 8016cba:	601a      	str	r2, [r3, #0]
 8016cbc:	697b      	ldr	r3, [r7, #20]
 8016cbe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016cc0:	693b      	ldr	r3, [r7, #16]
 8016cc2:	f383 8810 	msr	PRIMASK, r3
}
 8016cc6:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8016cc8:	bf00      	nop
 8016cca:	371c      	adds	r7, #28
 8016ccc:	46bd      	mov	sp, r7
 8016cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cd2:	4770      	bx	lr

08016cd4 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 8016cd4:	b480      	push	{r7}
 8016cd6:	b087      	sub	sp, #28
 8016cd8:	af00      	add	r7, sp, #0
 8016cda:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016cdc:	f3ef 8310 	mrs	r3, PRIMASK
 8016ce0:	60fb      	str	r3, [r7, #12]
  return(result);
 8016ce2:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8016ce4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016ce6:	b672      	cpsid	i
}
 8016ce8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	685b      	ldr	r3, [r3, #4]
 8016cee:	687a      	ldr	r2, [r7, #4]
 8016cf0:	6812      	ldr	r2, [r2, #0]
 8016cf2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8016cf4:	687b      	ldr	r3, [r7, #4]
 8016cf6:	681b      	ldr	r3, [r3, #0]
 8016cf8:	687a      	ldr	r2, [r7, #4]
 8016cfa:	6852      	ldr	r2, [r2, #4]
 8016cfc:	605a      	str	r2, [r3, #4]
 8016cfe:	697b      	ldr	r3, [r7, #20]
 8016d00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016d02:	693b      	ldr	r3, [r7, #16]
 8016d04:	f383 8810 	msr	PRIMASK, r3
}
 8016d08:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8016d0a:	bf00      	nop
 8016d0c:	371c      	adds	r7, #28
 8016d0e:	46bd      	mov	sp, r7
 8016d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d14:	4770      	bx	lr

08016d16 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8016d16:	b580      	push	{r7, lr}
 8016d18:	b086      	sub	sp, #24
 8016d1a:	af00      	add	r7, sp, #0
 8016d1c:	6078      	str	r0, [r7, #4]
 8016d1e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016d20:	f3ef 8310 	mrs	r3, PRIMASK
 8016d24:	60fb      	str	r3, [r7, #12]
  return(result);
 8016d26:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8016d28:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016d2a:	b672      	cpsid	i
}
 8016d2c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 8016d2e:	687b      	ldr	r3, [r7, #4]
 8016d30:	681a      	ldr	r2, [r3, #0]
 8016d32:	683b      	ldr	r3, [r7, #0]
 8016d34:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 8016d36:	687b      	ldr	r3, [r7, #4]
 8016d38:	681b      	ldr	r3, [r3, #0]
 8016d3a:	4618      	mov	r0, r3
 8016d3c:	f7ff ffca 	bl	8016cd4 <LST_remove_node>
 8016d40:	697b      	ldr	r3, [r7, #20]
 8016d42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016d44:	693b      	ldr	r3, [r7, #16]
 8016d46:	f383 8810 	msr	PRIMASK, r3
}
 8016d4a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8016d4c:	bf00      	nop
 8016d4e:	3718      	adds	r7, #24
 8016d50:	46bd      	mov	sp, r7
 8016d52:	bd80      	pop	{r7, pc}

08016d54 <SPIF_Delay>:
bool     SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size);

/***********************************************************************************************************/

void SPIF_Delay(uint32_t Delay)
{
 8016d54:	b580      	push	{r7, lr}
 8016d56:	b082      	sub	sp, #8
 8016d58:	af00      	add	r7, sp, #0
 8016d5a:	6078      	str	r0, [r7, #4]
#if SPIF_RTOS == SPIF_RTOS_DISABLE
  HAL_Delay(Delay);
 8016d5c:	6878      	ldr	r0, [r7, #4]
 8016d5e:	f7ea fce6 	bl	800172e <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 8016d62:	bf00      	nop
 8016d64:	3708      	adds	r7, #8
 8016d66:	46bd      	mov	sp, r7
 8016d68:	bd80      	pop	{r7, pc}

08016d6a <SPIF_Lock>:

/***********************************************************************************************************/

void SPIF_Lock(SPIF_HandleTypeDef *Handle)
{
 8016d6a:	b580      	push	{r7, lr}
 8016d6c:	b082      	sub	sp, #8
 8016d6e:	af00      	add	r7, sp, #0
 8016d70:	6078      	str	r0, [r7, #4]
  while (Handle->Lock)
 8016d72:	e002      	b.n	8016d7a <SPIF_Lock+0x10>
  {
    SPIF_Delay(1);
 8016d74:	2001      	movs	r0, #1
 8016d76:	f7ff ffed 	bl	8016d54 <SPIF_Delay>
  while (Handle->Lock)
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	7b1b      	ldrb	r3, [r3, #12]
 8016d7e:	2b00      	cmp	r3, #0
 8016d80:	d1f8      	bne.n	8016d74 <SPIF_Lock+0xa>
  }
  Handle->Lock = 1;
 8016d82:	687b      	ldr	r3, [r7, #4]
 8016d84:	2201      	movs	r2, #1
 8016d86:	731a      	strb	r2, [r3, #12]
}
 8016d88:	bf00      	nop
 8016d8a:	3708      	adds	r7, #8
 8016d8c:	46bd      	mov	sp, r7
 8016d8e:	bd80      	pop	{r7, pc}

08016d90 <SPIF_UnLock>:

/***********************************************************************************************************/

void SPIF_UnLock(SPIF_HandleTypeDef *Handle)
{
 8016d90:	b480      	push	{r7}
 8016d92:	b083      	sub	sp, #12
 8016d94:	af00      	add	r7, sp, #0
 8016d96:	6078      	str	r0, [r7, #4]
  Handle->Lock = 0;
 8016d98:	687b      	ldr	r3, [r7, #4]
 8016d9a:	2200      	movs	r2, #0
 8016d9c:	731a      	strb	r2, [r3, #12]
}
 8016d9e:	bf00      	nop
 8016da0:	370c      	adds	r7, #12
 8016da2:	46bd      	mov	sp, r7
 8016da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016da8:	4770      	bx	lr

08016daa <SPIF_CsPin>:

/***********************************************************************************************************/

void SPIF_CsPin(SPIF_HandleTypeDef *Handle, bool Select)
{
 8016daa:	b580      	push	{r7, lr}
 8016dac:	b084      	sub	sp, #16
 8016dae:	af00      	add	r7, sp, #0
 8016db0:	6078      	str	r0, [r7, #4]
 8016db2:	460b      	mov	r3, r1
 8016db4:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(Handle->Gpio, Handle->Pin, (GPIO_PinState)Select);
 8016db6:	687b      	ldr	r3, [r7, #4]
 8016db8:	6858      	ldr	r0, [r3, #4]
 8016dba:	687b      	ldr	r3, [r7, #4]
 8016dbc:	691b      	ldr	r3, [r3, #16]
 8016dbe:	b29b      	uxth	r3, r3
 8016dc0:	78fa      	ldrb	r2, [r7, #3]
 8016dc2:	4619      	mov	r1, r3
 8016dc4:	f7f2 fa74 	bl	80092b0 <HAL_GPIO_WritePin>
  for (int i = 0; i < 10; i++);
 8016dc8:	2300      	movs	r3, #0
 8016dca:	60fb      	str	r3, [r7, #12]
 8016dcc:	e002      	b.n	8016dd4 <SPIF_CsPin+0x2a>
 8016dce:	68fb      	ldr	r3, [r7, #12]
 8016dd0:	3301      	adds	r3, #1
 8016dd2:	60fb      	str	r3, [r7, #12]
 8016dd4:	68fb      	ldr	r3, [r7, #12]
 8016dd6:	2b09      	cmp	r3, #9
 8016dd8:	ddf9      	ble.n	8016dce <SPIF_CsPin+0x24>
}
 8016dda:	bf00      	nop
 8016ddc:	bf00      	nop
 8016dde:	3710      	adds	r7, #16
 8016de0:	46bd      	mov	sp, r7
 8016de2:	bd80      	pop	{r7, pc}

08016de4 <SPIF_TransmitReceive>:

/***********************************************************************************************************/

bool SPIF_TransmitReceive(SPIF_HandleTypeDef *Handle, uint8_t *Tx, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 8016de4:	b580      	push	{r7, lr}
 8016de6:	b088      	sub	sp, #32
 8016de8:	af02      	add	r7, sp, #8
 8016dea:	60f8      	str	r0, [r7, #12]
 8016dec:	60b9      	str	r1, [r7, #8]
 8016dee:	607a      	str	r2, [r7, #4]
 8016df0:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8016df2:	2300      	movs	r3, #0
 8016df4:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_TransmitReceive(Handle->HSpi, Tx, Rx, Size, Timeout) == HAL_OK)
 8016df6:	68fb      	ldr	r3, [r7, #12]
 8016df8:	6818      	ldr	r0, [r3, #0]
 8016dfa:	683b      	ldr	r3, [r7, #0]
 8016dfc:	b29a      	uxth	r2, r3
 8016dfe:	6a3b      	ldr	r3, [r7, #32]
 8016e00:	9300      	str	r3, [sp, #0]
 8016e02:	4613      	mov	r3, r2
 8016e04:	687a      	ldr	r2, [r7, #4]
 8016e06:	68b9      	ldr	r1, [r7, #8]
 8016e08:	f7f7 f9b9 	bl	800e17e <HAL_SPI_TransmitReceive>
 8016e0c:	4603      	mov	r3, r0
 8016e0e:	2b00      	cmp	r3, #0
 8016e10:	d101      	bne.n	8016e16 <SPIF_TransmitReceive+0x32>
  {
    retVal = true;
 8016e12:	2301      	movs	r3, #1
 8016e14:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 8016e16:	7dfb      	ldrb	r3, [r7, #23]
}
 8016e18:	4618      	mov	r0, r3
 8016e1a:	3718      	adds	r7, #24
 8016e1c:	46bd      	mov	sp, r7
 8016e1e:	bd80      	pop	{r7, pc}

08016e20 <SPIF_Transmit>:

/***********************************************************************************************************/

bool SPIF_Transmit(SPIF_HandleTypeDef *Handle, uint8_t *Tx, size_t Size, uint32_t Timeout)
{
 8016e20:	b580      	push	{r7, lr}
 8016e22:	b086      	sub	sp, #24
 8016e24:	af00      	add	r7, sp, #0
 8016e26:	60f8      	str	r0, [r7, #12]
 8016e28:	60b9      	str	r1, [r7, #8]
 8016e2a:	607a      	str	r2, [r7, #4]
 8016e2c:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8016e2e:	2300      	movs	r3, #0
 8016e30:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Transmit(Handle->HSpi, Tx, Size, Timeout) == HAL_OK)
 8016e32:	68fb      	ldr	r3, [r7, #12]
 8016e34:	6818      	ldr	r0, [r3, #0]
 8016e36:	687b      	ldr	r3, [r7, #4]
 8016e38:	b29a      	uxth	r2, r3
 8016e3a:	683b      	ldr	r3, [r7, #0]
 8016e3c:	68b9      	ldr	r1, [r7, #8]
 8016e3e:	f7f6 fef0 	bl	800dc22 <HAL_SPI_Transmit>
 8016e42:	4603      	mov	r3, r0
 8016e44:	2b00      	cmp	r3, #0
 8016e46:	d101      	bne.n	8016e4c <SPIF_Transmit+0x2c>
  {
    retVal = true;
 8016e48:	2301      	movs	r3, #1
 8016e4a:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 8016e4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8016e4e:	4618      	mov	r0, r3
 8016e50:	3718      	adds	r7, #24
 8016e52:	46bd      	mov	sp, r7
 8016e54:	bd80      	pop	{r7, pc}

08016e56 <SPIF_Receive>:

/***********************************************************************************************************/

bool SPIF_Receive(SPIF_HandleTypeDef *Handle, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 8016e56:	b580      	push	{r7, lr}
 8016e58:	b086      	sub	sp, #24
 8016e5a:	af00      	add	r7, sp, #0
 8016e5c:	60f8      	str	r0, [r7, #12]
 8016e5e:	60b9      	str	r1, [r7, #8]
 8016e60:	607a      	str	r2, [r7, #4]
 8016e62:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8016e64:	2300      	movs	r3, #0
 8016e66:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Receive(Handle->HSpi, Rx, Size, Timeout) == HAL_OK)
 8016e68:	68fb      	ldr	r3, [r7, #12]
 8016e6a:	6818      	ldr	r0, [r3, #0]
 8016e6c:	687b      	ldr	r3, [r7, #4]
 8016e6e:	b29a      	uxth	r2, r3
 8016e70:	683b      	ldr	r3, [r7, #0]
 8016e72:	68b9      	ldr	r1, [r7, #8]
 8016e74:	f7f7 f84b 	bl	800df0e <HAL_SPI_Receive>
 8016e78:	4603      	mov	r3, r0
 8016e7a:	2b00      	cmp	r3, #0
 8016e7c:	d101      	bne.n	8016e82 <SPIF_Receive+0x2c>
  {
    retVal = true;
 8016e7e:	2301      	movs	r3, #1
 8016e80:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 8016e82:	7dfb      	ldrb	r3, [r7, #23]
}
 8016e84:	4618      	mov	r0, r3
 8016e86:	3718      	adds	r7, #24
 8016e88:	46bd      	mov	sp, r7
 8016e8a:	bd80      	pop	{r7, pc}

08016e8c <SPIF_WriteEnable>:

/***********************************************************************************************************/

bool SPIF_WriteEnable(SPIF_HandleTypeDef *Handle)
{
 8016e8c:	b580      	push	{r7, lr}
 8016e8e:	b084      	sub	sp, #16
 8016e90:	af00      	add	r7, sp, #0
 8016e92:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 8016e94:	2301      	movs	r3, #1
 8016e96:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEENABLE};
 8016e98:	2306      	movs	r3, #6
 8016e9a:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 8016e9c:	2100      	movs	r1, #0
 8016e9e:	6878      	ldr	r0, [r7, #4]
 8016ea0:	f7ff ff83 	bl	8016daa <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 8016ea4:	f107 010c 	add.w	r1, r7, #12
 8016ea8:	2364      	movs	r3, #100	@ 0x64
 8016eaa:	2201      	movs	r2, #1
 8016eac:	6878      	ldr	r0, [r7, #4]
 8016eae:	f7ff ffb7 	bl	8016e20 <SPIF_Transmit>
 8016eb2:	4603      	mov	r3, r0
 8016eb4:	f083 0301 	eor.w	r3, r3, #1
 8016eb8:	b2db      	uxtb	r3, r3
 8016eba:	2b00      	cmp	r3, #0
 8016ebc:	d001      	beq.n	8016ec2 <SPIF_WriteEnable+0x36>
  {
    retVal = false;
 8016ebe:	2300      	movs	r3, #0
 8016ec0:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteEnable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 8016ec2:	2101      	movs	r1, #1
 8016ec4:	6878      	ldr	r0, [r7, #4]
 8016ec6:	f7ff ff70 	bl	8016daa <SPIF_CsPin>
  return retVal;
 8016eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8016ecc:	4618      	mov	r0, r3
 8016ece:	3710      	adds	r7, #16
 8016ed0:	46bd      	mov	sp, r7
 8016ed2:	bd80      	pop	{r7, pc}

08016ed4 <SPIF_WriteDisable>:

/***********************************************************************************************************/

bool SPIF_WriteDisable(SPIF_HandleTypeDef *Handle)
{
 8016ed4:	b580      	push	{r7, lr}
 8016ed6:	b084      	sub	sp, #16
 8016ed8:	af00      	add	r7, sp, #0
 8016eda:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 8016edc:	2301      	movs	r3, #1
 8016ede:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEDISABLE};
 8016ee0:	2304      	movs	r3, #4
 8016ee2:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 8016ee4:	2100      	movs	r1, #0
 8016ee6:	6878      	ldr	r0, [r7, #4]
 8016ee8:	f7ff ff5f 	bl	8016daa <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 8016eec:	f107 010c 	add.w	r1, r7, #12
 8016ef0:	2364      	movs	r3, #100	@ 0x64
 8016ef2:	2201      	movs	r2, #1
 8016ef4:	6878      	ldr	r0, [r7, #4]
 8016ef6:	f7ff ff93 	bl	8016e20 <SPIF_Transmit>
 8016efa:	4603      	mov	r3, r0
 8016efc:	f083 0301 	eor.w	r3, r3, #1
 8016f00:	b2db      	uxtb	r3, r3
 8016f02:	2b00      	cmp	r3, #0
 8016f04:	d001      	beq.n	8016f0a <SPIF_WriteDisable+0x36>
  {
    retVal = false;
 8016f06:	2300      	movs	r3, #0
 8016f08:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteDisable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 8016f0a:	2101      	movs	r1, #1
 8016f0c:	6878      	ldr	r0, [r7, #4]
 8016f0e:	f7ff ff4c 	bl	8016daa <SPIF_CsPin>
  return retVal;
 8016f12:	7bfb      	ldrb	r3, [r7, #15]
}
 8016f14:	4618      	mov	r0, r3
 8016f16:	3710      	adds	r7, #16
 8016f18:	46bd      	mov	sp, r7
 8016f1a:	bd80      	pop	{r7, pc}

08016f1c <SPIF_ReadReg1>:

/***********************************************************************************************************/

uint8_t SPIF_ReadReg1(SPIF_HandleTypeDef *Handle)
{
 8016f1c:	b580      	push	{r7, lr}
 8016f1e:	b086      	sub	sp, #24
 8016f20:	af02      	add	r7, sp, #8
 8016f22:	6078      	str	r0, [r7, #4]
  uint8_t retVal = 0;
 8016f24:	2300      	movs	r3, #0
 8016f26:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[2] = {SPIF_CMD_READSTATUS1, SPIF_DUMMY_BYTE};
 8016f28:	f24a 5305 	movw	r3, #42245	@ 0xa505
 8016f2c:	81bb      	strh	r3, [r7, #12]
  uint8_t rx[2];
  SPIF_CsPin(Handle, 0);
 8016f2e:	2100      	movs	r1, #0
 8016f30:	6878      	ldr	r0, [r7, #4]
 8016f32:	f7ff ff3a 	bl	8016daa <SPIF_CsPin>
  if (SPIF_TransmitReceive(Handle, tx, rx, 2, 100) == true)
 8016f36:	f107 0208 	add.w	r2, r7, #8
 8016f3a:	f107 010c 	add.w	r1, r7, #12
 8016f3e:	2364      	movs	r3, #100	@ 0x64
 8016f40:	9300      	str	r3, [sp, #0]
 8016f42:	2302      	movs	r3, #2
 8016f44:	6878      	ldr	r0, [r7, #4]
 8016f46:	f7ff ff4d 	bl	8016de4 <SPIF_TransmitReceive>
 8016f4a:	4603      	mov	r3, r0
 8016f4c:	2b00      	cmp	r3, #0
 8016f4e:	d001      	beq.n	8016f54 <SPIF_ReadReg1+0x38>
  {
    retVal = rx[1];
 8016f50:	7a7b      	ldrb	r3, [r7, #9]
 8016f52:	73fb      	strb	r3, [r7, #15]
  }
  SPIF_CsPin(Handle, 1);
 8016f54:	2101      	movs	r1, #1
 8016f56:	6878      	ldr	r0, [r7, #4]
 8016f58:	f7ff ff27 	bl	8016daa <SPIF_CsPin>
  return retVal;
 8016f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8016f5e:	4618      	mov	r0, r3
 8016f60:	3710      	adds	r7, #16
 8016f62:	46bd      	mov	sp, r7
 8016f64:	bd80      	pop	{r7, pc}

08016f66 <SPIF_WaitForWriting>:
}

/***********************************************************************************************************/

bool SPIF_WaitForWriting(SPIF_HandleTypeDef *Handle, uint32_t Timeout)
{
 8016f66:	b580      	push	{r7, lr}
 8016f68:	b084      	sub	sp, #16
 8016f6a:	af00      	add	r7, sp, #0
 8016f6c:	6078      	str	r0, [r7, #4]
 8016f6e:	6039      	str	r1, [r7, #0]
  bool retVal = false;
 8016f70:	2300      	movs	r3, #0
 8016f72:	73fb      	strb	r3, [r7, #15]
  uint32_t startTime = HAL_GetTick();
 8016f74:	f7f0 f924 	bl	80071c0 <HAL_GetTick>
 8016f78:	60b8      	str	r0, [r7, #8]
  while (1)
  {
    SPIF_Delay(1);
 8016f7a:	2001      	movs	r0, #1
 8016f7c:	f7ff feea 	bl	8016d54 <SPIF_Delay>
    if (HAL_GetTick() - startTime >= Timeout)
 8016f80:	f7f0 f91e 	bl	80071c0 <HAL_GetTick>
 8016f84:	4602      	mov	r2, r0
 8016f86:	68bb      	ldr	r3, [r7, #8]
 8016f88:	1ad3      	subs	r3, r2, r3
 8016f8a:	683a      	ldr	r2, [r7, #0]
 8016f8c:	429a      	cmp	r2, r3
 8016f8e:	d90a      	bls.n	8016fa6 <SPIF_WaitForWriting+0x40>
    {
      dprintf("SPIF_WaitForWriting() TIMEOUT\r\n");
      break;
    }
    if ((SPIF_ReadReg1(Handle) & SPIF_STATUS1_BUSY) == 0)
 8016f90:	6878      	ldr	r0, [r7, #4]
 8016f92:	f7ff ffc3 	bl	8016f1c <SPIF_ReadReg1>
 8016f96:	4603      	mov	r3, r0
 8016f98:	f003 0301 	and.w	r3, r3, #1
 8016f9c:	2b00      	cmp	r3, #0
 8016f9e:	d1ec      	bne.n	8016f7a <SPIF_WaitForWriting+0x14>
    {
      retVal = true;
 8016fa0:	2301      	movs	r3, #1
 8016fa2:	73fb      	strb	r3, [r7, #15]
      break;
 8016fa4:	e000      	b.n	8016fa8 <SPIF_WaitForWriting+0x42>
      break;
 8016fa6:	bf00      	nop
    }
  }
  return retVal;
 8016fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8016faa:	4618      	mov	r0, r3
 8016fac:	3710      	adds	r7, #16
 8016fae:	46bd      	mov	sp, r7
 8016fb0:	bd80      	pop	{r7, pc}
	...

08016fb4 <SPIF_FindChip>:

/***********************************************************************************************************/

bool SPIF_FindChip(SPIF_HandleTypeDef *Handle)
{
 8016fb4:	b580      	push	{r7, lr}
 8016fb6:	b088      	sub	sp, #32
 8016fb8:	af02      	add	r7, sp, #8
 8016fba:	6078      	str	r0, [r7, #4]
  uint8_t tx[4] = {SPIF_CMD_JEDECID, 0xFF, 0xFF, 0xFF};
 8016fbc:	f06f 0360 	mvn.w	r3, #96	@ 0x60
 8016fc0:	613b      	str	r3, [r7, #16]
  uint8_t rx[4];
  bool retVal = false;
 8016fc2:	2300      	movs	r3, #0
 8016fc4:	75fb      	strb	r3, [r7, #23]
  do
  {
    dprintf("SPIF_FindChip()\r\n");
    SPIF_CsPin(Handle, 0);
 8016fc6:	2100      	movs	r1, #0
 8016fc8:	6878      	ldr	r0, [r7, #4]
 8016fca:	f7ff feee 	bl	8016daa <SPIF_CsPin>
    if (SPIF_TransmitReceive(Handle, tx, rx, 4, 100) == false)
 8016fce:	f107 020c 	add.w	r2, r7, #12
 8016fd2:	f107 0110 	add.w	r1, r7, #16
 8016fd6:	2364      	movs	r3, #100	@ 0x64
 8016fd8:	9300      	str	r3, [sp, #0]
 8016fda:	2304      	movs	r3, #4
 8016fdc:	6878      	ldr	r0, [r7, #4]
 8016fde:	f7ff ff01 	bl	8016de4 <SPIF_TransmitReceive>
 8016fe2:	4603      	mov	r3, r0
 8016fe4:	f083 0301 	eor.w	r3, r3, #1
 8016fe8:	b2db      	uxtb	r3, r3
 8016fea:	2b00      	cmp	r3, #0
 8016fec:	d004      	beq.n	8016ff8 <SPIF_FindChip+0x44>
    {
      SPIF_CsPin(Handle, 1);
 8016fee:	2101      	movs	r1, #1
 8016ff0:	6878      	ldr	r0, [r7, #4]
 8016ff2:	f7ff feda 	bl	8016daa <SPIF_CsPin>
      break;
 8016ff6:	e16f      	b.n	80172d8 <SPIF_FindChip+0x324>
    }
    SPIF_CsPin(Handle, 1);
 8016ff8:	2101      	movs	r1, #1
 8016ffa:	6878      	ldr	r0, [r7, #4]
 8016ffc:	f7ff fed5 	bl	8016daa <SPIF_CsPin>
    dprintf("CHIP ID: 0x%02X%02X%02X\r\n", rx[1], rx[2], rx[3]);
    Handle->Manufactor = rx[1];
 8017000:	7b7a      	ldrb	r2, [r7, #13]
 8017002:	687b      	ldr	r3, [r7, #4]
 8017004:	721a      	strb	r2, [r3, #8]
    Handle->MemType = rx[2];
 8017006:	7bba      	ldrb	r2, [r7, #14]
 8017008:	687b      	ldr	r3, [r7, #4]
 801700a:	72da      	strb	r2, [r3, #11]
    Handle->Size = rx[3];
 801700c:	7bfa      	ldrb	r2, [r7, #15]
 801700e:	687b      	ldr	r3, [r7, #4]
 8017010:	725a      	strb	r2, [r3, #9]

    dprintf("SPIF MANUFACTURE: ");
    switch (Handle->Manufactor)
 8017012:	687b      	ldr	r3, [r7, #4]
 8017014:	7a1b      	ldrb	r3, [r3, #8]
 8017016:	2bef      	cmp	r3, #239	@ 0xef
 8017018:	f000 80f0 	beq.w	80171fc <SPIF_FindChip+0x248>
 801701c:	2bef      	cmp	r3, #239	@ 0xef
 801701e:	f300 80e9 	bgt.w	80171f4 <SPIF_FindChip+0x240>
 8017022:	2bc8      	cmp	r3, #200	@ 0xc8
 8017024:	f300 80e6 	bgt.w	80171f4 <SPIF_FindChip+0x240>
 8017028:	2b85      	cmp	r3, #133	@ 0x85
 801702a:	da0c      	bge.n	8017046 <SPIF_FindChip+0x92>
 801702c:	2b62      	cmp	r3, #98	@ 0x62
 801702e:	f000 80e7 	beq.w	8017200 <SPIF_FindChip+0x24c>
 8017032:	2b62      	cmp	r3, #98	@ 0x62
 8017034:	f300 80de 	bgt.w	80171f4 <SPIF_FindChip+0x240>
 8017038:	2b20      	cmp	r3, #32
 801703a:	f300 80d9 	bgt.w	80171f0 <SPIF_FindChip+0x23c>
 801703e:	2b00      	cmp	r3, #0
 8017040:	f300 8090 	bgt.w	8017164 <SPIF_FindChip+0x1b0>
 8017044:	e0d6      	b.n	80171f4 <SPIF_FindChip+0x240>
 8017046:	3b85      	subs	r3, #133	@ 0x85
 8017048:	2b43      	cmp	r3, #67	@ 0x43
 801704a:	f200 80d3 	bhi.w	80171f4 <SPIF_FindChip+0x240>
 801704e:	a201      	add	r2, pc, #4	@ (adr r2, 8017054 <SPIF_FindChip+0xa0>)
 8017050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017054:	08017205 	.word	0x08017205
 8017058:	080171f5 	.word	0x080171f5
 801705c:	080171f5 	.word	0x080171f5
 8017060:	080171f5 	.word	0x080171f5
 8017064:	08017205 	.word	0x08017205
 8017068:	080171f5 	.word	0x080171f5
 801706c:	080171f5 	.word	0x080171f5
 8017070:	08017205 	.word	0x08017205
 8017074:	080171f5 	.word	0x080171f5
 8017078:	080171f5 	.word	0x080171f5
 801707c:	080171f5 	.word	0x080171f5
 8017080:	080171f5 	.word	0x080171f5
 8017084:	080171f5 	.word	0x080171f5
 8017088:	080171f5 	.word	0x080171f5
 801708c:	080171f5 	.word	0x080171f5
 8017090:	080171f5 	.word	0x080171f5
 8017094:	080171f5 	.word	0x080171f5
 8017098:	080171f5 	.word	0x080171f5
 801709c:	080171f5 	.word	0x080171f5
 80170a0:	080171f5 	.word	0x080171f5
 80170a4:	080171f5 	.word	0x080171f5
 80170a8:	080171f5 	.word	0x080171f5
 80170ac:	080171f5 	.word	0x080171f5
 80170b0:	080171f5 	.word	0x080171f5
 80170b4:	08017205 	.word	0x08017205
 80170b8:	080171f5 	.word	0x080171f5
 80170bc:	080171f5 	.word	0x080171f5
 80170c0:	080171f5 	.word	0x080171f5
 80170c4:	08017205 	.word	0x08017205
 80170c8:	080171f5 	.word	0x080171f5
 80170cc:	080171f5 	.word	0x080171f5
 80170d0:	080171f5 	.word	0x080171f5
 80170d4:	080171f5 	.word	0x080171f5
 80170d8:	080171f5 	.word	0x080171f5
 80170dc:	080171f5 	.word	0x080171f5
 80170e0:	080171f5 	.word	0x080171f5
 80170e4:	080171f5 	.word	0x080171f5
 80170e8:	080171f5 	.word	0x080171f5
 80170ec:	080171f5 	.word	0x080171f5
 80170f0:	080171f5 	.word	0x080171f5
 80170f4:	08017205 	.word	0x08017205
 80170f8:	080171f5 	.word	0x080171f5
 80170fc:	080171f5 	.word	0x080171f5
 8017100:	080171f5 	.word	0x080171f5
 8017104:	080171f5 	.word	0x080171f5
 8017108:	080171f5 	.word	0x080171f5
 801710c:	080171f5 	.word	0x080171f5
 8017110:	080171f5 	.word	0x080171f5
 8017114:	080171f5 	.word	0x080171f5
 8017118:	080171f5 	.word	0x080171f5
 801711c:	080171f5 	.word	0x080171f5
 8017120:	080171f5 	.word	0x080171f5
 8017124:	080171f5 	.word	0x080171f5
 8017128:	080171f5 	.word	0x080171f5
 801712c:	080171f5 	.word	0x080171f5
 8017130:	080171f5 	.word	0x080171f5
 8017134:	080171f5 	.word	0x080171f5
 8017138:	080171f5 	.word	0x080171f5
 801713c:	08017205 	.word	0x08017205
 8017140:	080171f5 	.word	0x080171f5
 8017144:	080171f5 	.word	0x080171f5
 8017148:	08017205 	.word	0x08017205
 801714c:	080171f5 	.word	0x080171f5
 8017150:	080171f5 	.word	0x080171f5
 8017154:	080171f5 	.word	0x080171f5
 8017158:	080171f5 	.word	0x080171f5
 801715c:	080171f5 	.word	0x080171f5
 8017160:	08017205 	.word	0x08017205
 8017164:	3b01      	subs	r3, #1
 8017166:	2b1f      	cmp	r3, #31
 8017168:	d844      	bhi.n	80171f4 <SPIF_FindChip+0x240>
 801716a:	a201      	add	r2, pc, #4	@ (adr r2, 8017170 <SPIF_FindChip+0x1bc>)
 801716c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017170:	08017209 	.word	0x08017209
 8017174:	080171f5 	.word	0x080171f5
 8017178:	080171f5 	.word	0x080171f5
 801717c:	08017209 	.word	0x08017209
 8017180:	080171f5 	.word	0x080171f5
 8017184:	080171f5 	.word	0x080171f5
 8017188:	080171f5 	.word	0x080171f5
 801718c:	080171f5 	.word	0x080171f5
 8017190:	080171f5 	.word	0x080171f5
 8017194:	080171f5 	.word	0x080171f5
 8017198:	080171f5 	.word	0x080171f5
 801719c:	080171f5 	.word	0x080171f5
 80171a0:	080171f5 	.word	0x080171f5
 80171a4:	080171f5 	.word	0x080171f5
 80171a8:	080171f5 	.word	0x080171f5
 80171ac:	080171f5 	.word	0x080171f5
 80171b0:	080171f5 	.word	0x080171f5
 80171b4:	080171f5 	.word	0x080171f5
 80171b8:	080171f5 	.word	0x080171f5
 80171bc:	080171f5 	.word	0x080171f5
 80171c0:	080171f5 	.word	0x080171f5
 80171c4:	080171f5 	.word	0x080171f5
 80171c8:	080171f5 	.word	0x080171f5
 80171cc:	080171f5 	.word	0x080171f5
 80171d0:	080171f5 	.word	0x080171f5
 80171d4:	080171f5 	.word	0x080171f5
 80171d8:	080171f5 	.word	0x080171f5
 80171dc:	08017209 	.word	0x08017209
 80171e0:	080171f5 	.word	0x080171f5
 80171e4:	080171f5 	.word	0x080171f5
 80171e8:	080171f5 	.word	0x080171f5
 80171ec:	08017209 	.word	0x08017209
 80171f0:	2b37      	cmp	r3, #55	@ 0x37
 80171f2:	d00b      	beq.n	801720c <SPIF_FindChip+0x258>
      break;
    case SPIF_MANUFACTOR_PUYA:
      dprintf("PUYA");
      break;
    default:
      Handle->Manufactor = SPIF_MANUFACTOR_ERROR;
 80171f4:	687b      	ldr	r3, [r7, #4]
 80171f6:	2200      	movs	r2, #0
 80171f8:	721a      	strb	r2, [r3, #8]
      dprintf("ERROR");
      break;
 80171fa:	e008      	b.n	801720e <SPIF_FindChip+0x25a>
      break;
 80171fc:	bf00      	nop
 80171fe:	e006      	b.n	801720e <SPIF_FindChip+0x25a>
      break;
 8017200:	bf00      	nop
 8017202:	e004      	b.n	801720e <SPIF_FindChip+0x25a>
      break;
 8017204:	bf00      	nop
 8017206:	e002      	b.n	801720e <SPIF_FindChip+0x25a>
      break;
 8017208:	bf00      	nop
 801720a:	e000      	b.n	801720e <SPIF_FindChip+0x25a>
      break;
 801720c:	bf00      	nop
    }
    dprintf(" - MEMTYPE: 0x%02X", Handle->MemType);
    dprintf(" - SIZE: ");
    switch (Handle->Size)
 801720e:	687b      	ldr	r3, [r7, #4]
 8017210:	7a5b      	ldrb	r3, [r3, #9]
 8017212:	3b11      	subs	r3, #17
 8017214:	2b0f      	cmp	r3, #15
 8017216:	d84e      	bhi.n	80172b6 <SPIF_FindChip+0x302>
 8017218:	a201      	add	r2, pc, #4	@ (adr r2, 8017220 <SPIF_FindChip+0x26c>)
 801721a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801721e:	bf00      	nop
 8017220:	08017261 	.word	0x08017261
 8017224:	08017269 	.word	0x08017269
 8017228:	08017271 	.word	0x08017271
 801722c:	08017279 	.word	0x08017279
 8017230:	08017281 	.word	0x08017281
 8017234:	08017289 	.word	0x08017289
 8017238:	08017291 	.word	0x08017291
 801723c:	08017299 	.word	0x08017299
 8017240:	080172a3 	.word	0x080172a3
 8017244:	080172b7 	.word	0x080172b7
 8017248:	080172b7 	.word	0x080172b7
 801724c:	080172b7 	.word	0x080172b7
 8017250:	080172b7 	.word	0x080172b7
 8017254:	080172b7 	.word	0x080172b7
 8017258:	080172b7 	.word	0x080172b7
 801725c:	080172ad 	.word	0x080172ad
    {
    case SPIF_SIZE_1MBIT:
      Handle->BlockCnt = 2;
 8017260:	687b      	ldr	r3, [r7, #4]
 8017262:	2202      	movs	r2, #2
 8017264:	61da      	str	r2, [r3, #28]
      dprintf("1 MBIT\r\n");
      break;
 8017266:	e02a      	b.n	80172be <SPIF_FindChip+0x30a>
    case SPIF_SIZE_2MBIT:
      Handle->BlockCnt = 4;
 8017268:	687b      	ldr	r3, [r7, #4]
 801726a:	2204      	movs	r2, #4
 801726c:	61da      	str	r2, [r3, #28]
      dprintf("2 MBIT\r\n");
      break;
 801726e:	e026      	b.n	80172be <SPIF_FindChip+0x30a>
    case SPIF_SIZE_4MBIT:
      Handle->BlockCnt = 8;
 8017270:	687b      	ldr	r3, [r7, #4]
 8017272:	2208      	movs	r2, #8
 8017274:	61da      	str	r2, [r3, #28]
      dprintf("4 MBIT\r\n");
      break;
 8017276:	e022      	b.n	80172be <SPIF_FindChip+0x30a>
    case SPIF_SIZE_8MBIT:
      Handle->BlockCnt = 16;
 8017278:	687b      	ldr	r3, [r7, #4]
 801727a:	2210      	movs	r2, #16
 801727c:	61da      	str	r2, [r3, #28]
      dprintf("8 MBIT\r\n");
      break;
 801727e:	e01e      	b.n	80172be <SPIF_FindChip+0x30a>
    case SPIF_SIZE_16MBIT:
      Handle->BlockCnt = 32;
 8017280:	687b      	ldr	r3, [r7, #4]
 8017282:	2220      	movs	r2, #32
 8017284:	61da      	str	r2, [r3, #28]
      dprintf("16 MBIT\r\n");
      break;
 8017286:	e01a      	b.n	80172be <SPIF_FindChip+0x30a>
    case SPIF_SIZE_32MBIT:
      Handle->BlockCnt = 64;
 8017288:	687b      	ldr	r3, [r7, #4]
 801728a:	2240      	movs	r2, #64	@ 0x40
 801728c:	61da      	str	r2, [r3, #28]
      dprintf("32 MBIT\r\n");
      break;
 801728e:	e016      	b.n	80172be <SPIF_FindChip+0x30a>
    case SPIF_SIZE_64MBIT:
      Handle->BlockCnt = 128;
 8017290:	687b      	ldr	r3, [r7, #4]
 8017292:	2280      	movs	r2, #128	@ 0x80
 8017294:	61da      	str	r2, [r3, #28]
      dprintf("64 MBIT\r\n");
      break;
 8017296:	e012      	b.n	80172be <SPIF_FindChip+0x30a>
    case SPIF_SIZE_128MBIT:
      Handle->BlockCnt = 256;
 8017298:	687b      	ldr	r3, [r7, #4]
 801729a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801729e:	61da      	str	r2, [r3, #28]
      dprintf("128 MBIT\r\n");
      break;
 80172a0:	e00d      	b.n	80172be <SPIF_FindChip+0x30a>
    case SPIF_SIZE_256MBIT:
      Handle->BlockCnt = 512;
 80172a2:	687b      	ldr	r3, [r7, #4]
 80172a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80172a8:	61da      	str	r2, [r3, #28]
      dprintf("256 MBIT\r\n");
      break;
 80172aa:	e008      	b.n	80172be <SPIF_FindChip+0x30a>
    case SPIF_SIZE_512MBIT:
      Handle->BlockCnt = 1024;
 80172ac:	687b      	ldr	r3, [r7, #4]
 80172ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80172b2:	61da      	str	r2, [r3, #28]
      dprintf("512 MBIT\r\n");
      break;
 80172b4:	e003      	b.n	80172be <SPIF_FindChip+0x30a>
    default:
      Handle->Size = SPIF_SIZE_ERROR;
 80172b6:	687b      	ldr	r3, [r7, #4]
 80172b8:	2200      	movs	r2, #0
 80172ba:	725a      	strb	r2, [r3, #9]
      dprintf("ERROR\r\n");
      break;
 80172bc:	bf00      	nop
    }

    Handle->SectorCnt = Handle->BlockCnt * 16;
 80172be:	687b      	ldr	r3, [r7, #4]
 80172c0:	69db      	ldr	r3, [r3, #28]
 80172c2:	011a      	lsls	r2, r3, #4
 80172c4:	687b      	ldr	r3, [r7, #4]
 80172c6:	619a      	str	r2, [r3, #24]
    Handle->PageCnt = (Handle->SectorCnt * SPIF_SECTOR_SIZE) / SPIF_PAGE_SIZE;
 80172c8:	687b      	ldr	r3, [r7, #4]
 80172ca:	699b      	ldr	r3, [r3, #24]
 80172cc:	031b      	lsls	r3, r3, #12
 80172ce:	0a1a      	lsrs	r2, r3, #8
 80172d0:	687b      	ldr	r3, [r7, #4]
 80172d2:	615a      	str	r2, [r3, #20]
    dprintf("SPIF SECTOR CNT: %ld\r\n", Handle->SectorCnt);
    dprintf("SPIF PAGE CNT: %ld\r\n", Handle->PageCnt);
    dprintf("SPIF STATUS1: 0x%02X\r\n", SPIF_ReadReg1(Handle));
    dprintf("SPIF STATUS2: 0x%02X\r\n", SPIF_ReadReg2(Handle));
    dprintf("SPIF STATUS3: 0x%02X\r\n", SPIF_ReadReg3(Handle));
    retVal = true;
 80172d4:	2301      	movs	r3, #1
 80172d6:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 80172d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80172da:	4618      	mov	r0, r3
 80172dc:	3718      	adds	r7, #24
 80172de:	46bd      	mov	sp, r7
 80172e0:	bd80      	pop	{r7, pc}
 80172e2:	bf00      	nop

080172e4 <SPIF_WriteFn>:

/***********************************************************************************************************/

bool SPIF_WriteFn(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 80172e4:	b580      	push	{r7, lr}
 80172e6:	b08a      	sub	sp, #40	@ 0x28
 80172e8:	af00      	add	r7, sp, #0
 80172ea:	60f8      	str	r0, [r7, #12]
 80172ec:	60b9      	str	r1, [r7, #8]
 80172ee:	607a      	str	r2, [r7, #4]
 80172f0:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 80172f2:	2300      	movs	r3, #0
 80172f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t address = 0, maximum = SPIF_PAGE_SIZE - Offset;
 80172f8:	2300      	movs	r3, #0
 80172fa:	623b      	str	r3, [r7, #32]
 80172fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80172fe:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8017302:	61fb      	str	r3, [r7, #28]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_WritePage() START PAGE %ld\r\n", PageNumber);
    if (PageNumber >= Handle->PageCnt)
 8017304:	68fb      	ldr	r3, [r7, #12]
 8017306:	695b      	ldr	r3, [r3, #20]
 8017308:	68ba      	ldr	r2, [r7, #8]
 801730a:	429a      	cmp	r2, r3
 801730c:	f080 8084 	bcs.w	8017418 <SPIF_WriteFn+0x134>
    {
      dprintf("SPIF_WritePage() ERROR PageNumber\r\n");
      break;
    }
    if (Offset >= SPIF_PAGE_SIZE)
 8017310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017312:	2bff      	cmp	r3, #255	@ 0xff
 8017314:	f200 8082 	bhi.w	801741c <SPIF_WriteFn+0x138>
    {
      dprintf("SPIF_WritePage() ERROR Offset\r\n");
      break;
    }
    if (Size > maximum)
 8017318:	683a      	ldr	r2, [r7, #0]
 801731a:	69fb      	ldr	r3, [r7, #28]
 801731c:	429a      	cmp	r2, r3
 801731e:	d901      	bls.n	8017324 <SPIF_WriteFn+0x40>
    {
      Size = maximum;
 8017320:	69fb      	ldr	r3, [r7, #28]
 8017322:	603b      	str	r3, [r7, #0]
    }
    address = SPIF_PageToAddress(PageNumber) + Offset;
 8017324:	68bb      	ldr	r3, [r7, #8]
 8017326:	021b      	lsls	r3, r3, #8
 8017328:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801732a:	4413      	add	r3, r2
 801732c:	623b      	str	r3, [r7, #32]
        }
        dprintf(", 0x%02X", Data[i]);
      }
      dprintf("\r\n}\r\n");
#endif
    if (SPIF_WriteEnable(Handle) == false)
 801732e:	68f8      	ldr	r0, [r7, #12]
 8017330:	f7ff fdac 	bl	8016e8c <SPIF_WriteEnable>
 8017334:	4603      	mov	r3, r0
 8017336:	f083 0301 	eor.w	r3, r3, #1
 801733a:	b2db      	uxtb	r3, r3
 801733c:	2b00      	cmp	r3, #0
 801733e:	d16f      	bne.n	8017420 <SPIF_WriteFn+0x13c>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 8017340:	2100      	movs	r1, #0
 8017342:	68f8      	ldr	r0, [r7, #12]
 8017344:	f7ff fd31 	bl	8016daa <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8017348:	68fb      	ldr	r3, [r7, #12]
 801734a:	69db      	ldr	r3, [r3, #28]
 801734c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017350:	d322      	bcc.n	8017398 <SPIF_WriteFn+0xb4>
    {
      tx[0] = SPIF_CMD_PAGEPROG4ADD;
 8017352:	2312      	movs	r3, #18
 8017354:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0xFF000000) >> 24;
 8017356:	6a3b      	ldr	r3, [r7, #32]
 8017358:	0e1b      	lsrs	r3, r3, #24
 801735a:	b2db      	uxtb	r3, r3
 801735c:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x00FF0000) >> 16;
 801735e:	6a3b      	ldr	r3, [r7, #32]
 8017360:	0c1b      	lsrs	r3, r3, #16
 8017362:	b2db      	uxtb	r3, r3
 8017364:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x0000FF00) >> 8;
 8017366:	6a3b      	ldr	r3, [r7, #32]
 8017368:	0a1b      	lsrs	r3, r3, #8
 801736a:	b2db      	uxtb	r3, r3
 801736c:	75fb      	strb	r3, [r7, #23]
      tx[4] = (address & 0x000000FF);
 801736e:	6a3b      	ldr	r3, [r7, #32]
 8017370:	b2db      	uxtb	r3, r3
 8017372:	763b      	strb	r3, [r7, #24]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8017374:	f107 0114 	add.w	r1, r7, #20
 8017378:	2364      	movs	r3, #100	@ 0x64
 801737a:	2205      	movs	r2, #5
 801737c:	68f8      	ldr	r0, [r7, #12]
 801737e:	f7ff fd4f 	bl	8016e20 <SPIF_Transmit>
 8017382:	4603      	mov	r3, r0
 8017384:	f083 0301 	eor.w	r3, r3, #1
 8017388:	b2db      	uxtb	r3, r3
 801738a:	2b00      	cmp	r3, #0
 801738c:	d023      	beq.n	80173d6 <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 801738e:	2101      	movs	r1, #1
 8017390:	68f8      	ldr	r0, [r7, #12]
 8017392:	f7ff fd0a 	bl	8016daa <SPIF_CsPin>
        break;
 8017396:	e044      	b.n	8017422 <SPIF_WriteFn+0x13e>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_PAGEPROG3ADD;
 8017398:	2302      	movs	r3, #2
 801739a:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0x00FF0000) >> 16;
 801739c:	6a3b      	ldr	r3, [r7, #32]
 801739e:	0c1b      	lsrs	r3, r3, #16
 80173a0:	b2db      	uxtb	r3, r3
 80173a2:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x0000FF00) >> 8;
 80173a4:	6a3b      	ldr	r3, [r7, #32]
 80173a6:	0a1b      	lsrs	r3, r3, #8
 80173a8:	b2db      	uxtb	r3, r3
 80173aa:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x000000FF);
 80173ac:	6a3b      	ldr	r3, [r7, #32]
 80173ae:	b2db      	uxtb	r3, r3
 80173b0:	75fb      	strb	r3, [r7, #23]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 80173b2:	f107 0114 	add.w	r1, r7, #20
 80173b6:	2364      	movs	r3, #100	@ 0x64
 80173b8:	2204      	movs	r2, #4
 80173ba:	68f8      	ldr	r0, [r7, #12]
 80173bc:	f7ff fd30 	bl	8016e20 <SPIF_Transmit>
 80173c0:	4603      	mov	r3, r0
 80173c2:	f083 0301 	eor.w	r3, r3, #1
 80173c6:	b2db      	uxtb	r3, r3
 80173c8:	2b00      	cmp	r3, #0
 80173ca:	d004      	beq.n	80173d6 <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 80173cc:	2101      	movs	r1, #1
 80173ce:	68f8      	ldr	r0, [r7, #12]
 80173d0:	f7ff fceb 	bl	8016daa <SPIF_CsPin>
        break;
 80173d4:	e025      	b.n	8017422 <SPIF_WriteFn+0x13e>
      }
    }
    if (SPIF_Transmit(Handle, Data, Size, 1000) == false)
 80173d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80173da:	683a      	ldr	r2, [r7, #0]
 80173dc:	6879      	ldr	r1, [r7, #4]
 80173de:	68f8      	ldr	r0, [r7, #12]
 80173e0:	f7ff fd1e 	bl	8016e20 <SPIF_Transmit>
 80173e4:	4603      	mov	r3, r0
 80173e6:	f083 0301 	eor.w	r3, r3, #1
 80173ea:	b2db      	uxtb	r3, r3
 80173ec:	2b00      	cmp	r3, #0
 80173ee:	d004      	beq.n	80173fa <SPIF_WriteFn+0x116>
    {
      SPIF_CsPin(Handle, 1);
 80173f0:	2101      	movs	r1, #1
 80173f2:	68f8      	ldr	r0, [r7, #12]
 80173f4:	f7ff fcd9 	bl	8016daa <SPIF_CsPin>
      break;
 80173f8:	e013      	b.n	8017422 <SPIF_WriteFn+0x13e>
    }
    SPIF_CsPin(Handle, 1);
 80173fa:	2101      	movs	r1, #1
 80173fc:	68f8      	ldr	r0, [r7, #12]
 80173fe:	f7ff fcd4 	bl	8016daa <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 100))
 8017402:	2164      	movs	r1, #100	@ 0x64
 8017404:	68f8      	ldr	r0, [r7, #12]
 8017406:	f7ff fdae 	bl	8016f66 <SPIF_WaitForWriting>
 801740a:	4603      	mov	r3, r0
 801740c:	2b00      	cmp	r3, #0
 801740e:	d008      	beq.n	8017422 <SPIF_WriteFn+0x13e>
    {
      dprintf("SPIF_WritePage() %d BYTES WITERN DONE AFTER %ld ms\r\n", (uint16_t)Size, HAL_GetTick() - dbgTime);
      retVal = true;
 8017410:	2301      	movs	r3, #1
 8017412:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8017416:	e004      	b.n	8017422 <SPIF_WriteFn+0x13e>
      break;
 8017418:	bf00      	nop
 801741a:	e002      	b.n	8017422 <SPIF_WriteFn+0x13e>
      break;
 801741c:	bf00      	nop
 801741e:	e000      	b.n	8017422 <SPIF_WriteFn+0x13e>
      break;
 8017420:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 8017422:	68f8      	ldr	r0, [r7, #12]
 8017424:	f7ff fd56 	bl	8016ed4 <SPIF_WriteDisable>
  return retVal;
 8017428:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801742c:	4618      	mov	r0, r3
 801742e:	3728      	adds	r7, #40	@ 0x28
 8017430:	46bd      	mov	sp, r7
 8017432:	bd80      	pop	{r7, pc}

08017434 <SPIF_ReadFn>:

/***********************************************************************************************************/

bool SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size)
{
 8017434:	b580      	push	{r7, lr}
 8017436:	b086      	sub	sp, #24
 8017438:	af00      	add	r7, sp, #0
 801743a:	60f8      	str	r0, [r7, #12]
 801743c:	60b9      	str	r1, [r7, #8]
 801743e:	607a      	str	r2, [r7, #4]
 8017440:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8017442:	2300      	movs	r3, #0
 8017444:	75fb      	strb	r3, [r7, #23]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_ReadAddress() START ADDRESS %ld\r\n", Address);
    SPIF_CsPin(Handle, 0);
 8017446:	2100      	movs	r1, #0
 8017448:	68f8      	ldr	r0, [r7, #12]
 801744a:	f7ff fcae 	bl	8016daa <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 801744e:	68fb      	ldr	r3, [r7, #12]
 8017450:	69db      	ldr	r3, [r3, #28]
 8017452:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017456:	d322      	bcc.n	801749e <SPIF_ReadFn+0x6a>
    {
      tx[0] = SPIF_CMD_READDATA4ADD;
 8017458:	2313      	movs	r3, #19
 801745a:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0xFF000000) >> 24;
 801745c:	68bb      	ldr	r3, [r7, #8]
 801745e:	0e1b      	lsrs	r3, r3, #24
 8017460:	b2db      	uxtb	r3, r3
 8017462:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x00FF0000) >> 16;
 8017464:	68bb      	ldr	r3, [r7, #8]
 8017466:	0c1b      	lsrs	r3, r3, #16
 8017468:	b2db      	uxtb	r3, r3
 801746a:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x0000FF00) >> 8;
 801746c:	68bb      	ldr	r3, [r7, #8]
 801746e:	0a1b      	lsrs	r3, r3, #8
 8017470:	b2db      	uxtb	r3, r3
 8017472:	74fb      	strb	r3, [r7, #19]
      tx[4] = (Address & 0x000000FF);
 8017474:	68bb      	ldr	r3, [r7, #8]
 8017476:	b2db      	uxtb	r3, r3
 8017478:	753b      	strb	r3, [r7, #20]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 801747a:	f107 0110 	add.w	r1, r7, #16
 801747e:	2364      	movs	r3, #100	@ 0x64
 8017480:	2205      	movs	r2, #5
 8017482:	68f8      	ldr	r0, [r7, #12]
 8017484:	f7ff fccc 	bl	8016e20 <SPIF_Transmit>
 8017488:	4603      	mov	r3, r0
 801748a:	f083 0301 	eor.w	r3, r3, #1
 801748e:	b2db      	uxtb	r3, r3
 8017490:	2b00      	cmp	r3, #0
 8017492:	d023      	beq.n	80174dc <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 8017494:	2101      	movs	r1, #1
 8017496:	68f8      	ldr	r0, [r7, #12]
 8017498:	f7ff fc87 	bl	8016daa <SPIF_CsPin>
        break;
 801749c:	e036      	b.n	801750c <SPIF_ReadFn+0xd8>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_READDATA3ADD;
 801749e:	2303      	movs	r3, #3
 80174a0:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0x00FF0000) >> 16;
 80174a2:	68bb      	ldr	r3, [r7, #8]
 80174a4:	0c1b      	lsrs	r3, r3, #16
 80174a6:	b2db      	uxtb	r3, r3
 80174a8:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x0000FF00) >> 8;
 80174aa:	68bb      	ldr	r3, [r7, #8]
 80174ac:	0a1b      	lsrs	r3, r3, #8
 80174ae:	b2db      	uxtb	r3, r3
 80174b0:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x000000FF);
 80174b2:	68bb      	ldr	r3, [r7, #8]
 80174b4:	b2db      	uxtb	r3, r3
 80174b6:	74fb      	strb	r3, [r7, #19]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 80174b8:	f107 0110 	add.w	r1, r7, #16
 80174bc:	2364      	movs	r3, #100	@ 0x64
 80174be:	2204      	movs	r2, #4
 80174c0:	68f8      	ldr	r0, [r7, #12]
 80174c2:	f7ff fcad 	bl	8016e20 <SPIF_Transmit>
 80174c6:	4603      	mov	r3, r0
 80174c8:	f083 0301 	eor.w	r3, r3, #1
 80174cc:	b2db      	uxtb	r3, r3
 80174ce:	2b00      	cmp	r3, #0
 80174d0:	d004      	beq.n	80174dc <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 80174d2:	2101      	movs	r1, #1
 80174d4:	68f8      	ldr	r0, [r7, #12]
 80174d6:	f7ff fc68 	bl	8016daa <SPIF_CsPin>
        break;
 80174da:	e017      	b.n	801750c <SPIF_ReadFn+0xd8>
      }
    }
    if (SPIF_Receive(Handle, Data, Size, 2000) == false)
 80174dc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80174e0:	683a      	ldr	r2, [r7, #0]
 80174e2:	6879      	ldr	r1, [r7, #4]
 80174e4:	68f8      	ldr	r0, [r7, #12]
 80174e6:	f7ff fcb6 	bl	8016e56 <SPIF_Receive>
 80174ea:	4603      	mov	r3, r0
 80174ec:	f083 0301 	eor.w	r3, r3, #1
 80174f0:	b2db      	uxtb	r3, r3
 80174f2:	2b00      	cmp	r3, #0
 80174f4:	d004      	beq.n	8017500 <SPIF_ReadFn+0xcc>
    {
      SPIF_CsPin(Handle, 1);
 80174f6:	2101      	movs	r1, #1
 80174f8:	68f8      	ldr	r0, [r7, #12]
 80174fa:	f7ff fc56 	bl	8016daa <SPIF_CsPin>
      break;
 80174fe:	e005      	b.n	801750c <SPIF_ReadFn+0xd8>
    }
    SPIF_CsPin(Handle, 1);
 8017500:	2101      	movs	r1, #1
 8017502:	68f8      	ldr	r0, [r7, #12]
 8017504:	f7ff fc51 	bl	8016daa <SPIF_CsPin>
      }
      dprintf(", 0x%02X", Data[i]);
    }
    dprintf("\r\n}\r\n");
#endif
    retVal = true;
 8017508:	2301      	movs	r3, #1
 801750a:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 801750c:	7dfb      	ldrb	r3, [r7, #23]
}
 801750e:	4618      	mov	r0, r3
 8017510:	3718      	adds	r7, #24
 8017512:	46bd      	mov	sp, r7
 8017514:	bd80      	pop	{r7, pc}

08017516 <SPIF_Init>:
  * @param  Pin: Pin of CS
  *
  * @retval bool: true or false
  */
bool SPIF_Init(SPIF_HandleTypeDef *Handle, SPI_HandleTypeDef *HSpi, GPIO_TypeDef *Gpio, uint16_t Pin)
{
 8017516:	b580      	push	{r7, lr}
 8017518:	b086      	sub	sp, #24
 801751a:	af00      	add	r7, sp, #0
 801751c:	60f8      	str	r0, [r7, #12]
 801751e:	60b9      	str	r1, [r7, #8]
 8017520:	607a      	str	r2, [r7, #4]
 8017522:	807b      	strh	r3, [r7, #2]
  bool retVal = false;
 8017524:	2300      	movs	r3, #0
 8017526:	75fb      	strb	r3, [r7, #23]
  do
  {
    if ((Handle == NULL) || (HSpi == NULL) || (Gpio == NULL) || (Handle->Inited == 1))
 8017528:	68fb      	ldr	r3, [r7, #12]
 801752a:	2b00      	cmp	r3, #0
 801752c:	d03a      	beq.n	80175a4 <SPIF_Init+0x8e>
 801752e:	68bb      	ldr	r3, [r7, #8]
 8017530:	2b00      	cmp	r3, #0
 8017532:	d037      	beq.n	80175a4 <SPIF_Init+0x8e>
 8017534:	687b      	ldr	r3, [r7, #4]
 8017536:	2b00      	cmp	r3, #0
 8017538:	d034      	beq.n	80175a4 <SPIF_Init+0x8e>
 801753a:	68fb      	ldr	r3, [r7, #12]
 801753c:	7a9b      	ldrb	r3, [r3, #10]
 801753e:	2b01      	cmp	r3, #1
 8017540:	d030      	beq.n	80175a4 <SPIF_Init+0x8e>
    {
      dprintf("SPIF_Init() Error, Wrong Parameter\r\n");
      break;
    }
    memset(Handle, 0, sizeof(SPIF_HandleTypeDef));
 8017542:	2220      	movs	r2, #32
 8017544:	2100      	movs	r1, #0
 8017546:	68f8      	ldr	r0, [r7, #12]
 8017548:	f003 ff03 	bl	801b352 <memset>
    Handle->HSpi = HSpi;
 801754c:	68fb      	ldr	r3, [r7, #12]
 801754e:	68ba      	ldr	r2, [r7, #8]
 8017550:	601a      	str	r2, [r3, #0]
    Handle->Gpio = Gpio;
 8017552:	68fb      	ldr	r3, [r7, #12]
 8017554:	687a      	ldr	r2, [r7, #4]
 8017556:	605a      	str	r2, [r3, #4]
    Handle->Pin = Pin;
 8017558:	887a      	ldrh	r2, [r7, #2]
 801755a:	68fb      	ldr	r3, [r7, #12]
 801755c:	611a      	str	r2, [r3, #16]
    SPIF_CsPin(Handle, 1);
 801755e:	2101      	movs	r1, #1
 8017560:	68f8      	ldr	r0, [r7, #12]
 8017562:	f7ff fc22 	bl	8016daa <SPIF_CsPin>
    /* wait for stable VCC */
    while (HAL_GetTick() < 20)
 8017566:	e002      	b.n	801756e <SPIF_Init+0x58>
    {
      SPIF_Delay(1);
 8017568:	2001      	movs	r0, #1
 801756a:	f7ff fbf3 	bl	8016d54 <SPIF_Delay>
    while (HAL_GetTick() < 20)
 801756e:	f7ef fe27 	bl	80071c0 <HAL_GetTick>
 8017572:	4603      	mov	r3, r0
 8017574:	2b13      	cmp	r3, #19
 8017576:	d9f7      	bls.n	8017568 <SPIF_Init+0x52>
    }
    if (SPIF_WriteDisable(Handle) == false)
 8017578:	68f8      	ldr	r0, [r7, #12]
 801757a:	f7ff fcab 	bl	8016ed4 <SPIF_WriteDisable>
 801757e:	4603      	mov	r3, r0
 8017580:	f083 0301 	eor.w	r3, r3, #1
 8017584:	b2db      	uxtb	r3, r3
 8017586:	2b00      	cmp	r3, #0
 8017588:	d10b      	bne.n	80175a2 <SPIF_Init+0x8c>
    {
      break;
    }
    retVal = SPIF_FindChip(Handle);
 801758a:	68f8      	ldr	r0, [r7, #12]
 801758c:	f7ff fd12 	bl	8016fb4 <SPIF_FindChip>
 8017590:	4603      	mov	r3, r0
 8017592:	75fb      	strb	r3, [r7, #23]
    if (retVal)
 8017594:	7dfb      	ldrb	r3, [r7, #23]
 8017596:	2b00      	cmp	r3, #0
 8017598:	d004      	beq.n	80175a4 <SPIF_Init+0x8e>
    {
      Handle->Inited = 1;
 801759a:	68fb      	ldr	r3, [r7, #12]
 801759c:	2201      	movs	r2, #1
 801759e:	729a      	strb	r2, [r3, #10]
 80175a0:	e000      	b.n	80175a4 <SPIF_Init+0x8e>
      break;
 80175a2:	bf00      	nop
      dprintf("SPIF_Init() Done\r\n");
    }

  } while (0);

  return retVal;
 80175a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80175a6:	4618      	mov	r0, r3
 80175a8:	3718      	adds	r7, #24
 80175aa:	46bd      	mov	sp, r7
 80175ac:	bd80      	pop	{r7, pc}

080175ae <SPIF_EraseSector>:
  * @param  Sector: Selected Sector
  *
  * @retval bool: true or false
  */
bool SPIF_EraseSector(SPIF_HandleTypeDef *Handle, uint32_t Sector)
{
 80175ae:	b580      	push	{r7, lr}
 80175b0:	b086      	sub	sp, #24
 80175b2:	af00      	add	r7, sp, #0
 80175b4:	6078      	str	r0, [r7, #4]
 80175b6:	6039      	str	r1, [r7, #0]
  SPIF_Lock(Handle);
 80175b8:	6878      	ldr	r0, [r7, #4]
 80175ba:	f7ff fbd6 	bl	8016d6a <SPIF_Lock>
  bool retVal = false;
 80175be:	2300      	movs	r3, #0
 80175c0:	75fb      	strb	r3, [r7, #23]
  uint32_t address = Sector * SPIF_SECTOR_SIZE;
 80175c2:	683b      	ldr	r3, [r7, #0]
 80175c4:	031b      	lsls	r3, r3, #12
 80175c6:	613b      	str	r3, [r7, #16]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_EraseSector() START SECTOR %ld\r\n", Sector);
    if (Sector >= Handle->SectorCnt)
 80175c8:	687b      	ldr	r3, [r7, #4]
 80175ca:	699b      	ldr	r3, [r3, #24]
 80175cc:	683a      	ldr	r2, [r7, #0]
 80175ce:	429a      	cmp	r2, r3
 80175d0:	d262      	bcs.n	8017698 <SPIF_EraseSector+0xea>
    {
      dprintf("SPIF_EraseSector() ERROR Sector NUMBER\r\n");
      break;
    }
    if (SPIF_WriteEnable(Handle) == false)
 80175d2:	6878      	ldr	r0, [r7, #4]
 80175d4:	f7ff fc5a 	bl	8016e8c <SPIF_WriteEnable>
 80175d8:	4603      	mov	r3, r0
 80175da:	f083 0301 	eor.w	r3, r3, #1
 80175de:	b2db      	uxtb	r3, r3
 80175e0:	2b00      	cmp	r3, #0
 80175e2:	d15b      	bne.n	801769c <SPIF_EraseSector+0xee>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 80175e4:	2100      	movs	r1, #0
 80175e6:	6878      	ldr	r0, [r7, #4]
 80175e8:	f7ff fbdf 	bl	8016daa <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 80175ec:	687b      	ldr	r3, [r7, #4]
 80175ee:	69db      	ldr	r3, [r3, #28]
 80175f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80175f4:	d322      	bcc.n	801763c <SPIF_EraseSector+0x8e>
    {
      tx[0] = SPIF_CMD_SECTORERASE4ADD;
 80175f6:	2321      	movs	r3, #33	@ 0x21
 80175f8:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0xFF000000) >> 24;
 80175fa:	693b      	ldr	r3, [r7, #16]
 80175fc:	0e1b      	lsrs	r3, r3, #24
 80175fe:	b2db      	uxtb	r3, r3
 8017600:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x00FF0000) >> 16;
 8017602:	693b      	ldr	r3, [r7, #16]
 8017604:	0c1b      	lsrs	r3, r3, #16
 8017606:	b2db      	uxtb	r3, r3
 8017608:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x0000FF00) >> 8;
 801760a:	693b      	ldr	r3, [r7, #16]
 801760c:	0a1b      	lsrs	r3, r3, #8
 801760e:	b2db      	uxtb	r3, r3
 8017610:	72fb      	strb	r3, [r7, #11]
      tx[4] = (address & 0x000000FF);
 8017612:	693b      	ldr	r3, [r7, #16]
 8017614:	b2db      	uxtb	r3, r3
 8017616:	733b      	strb	r3, [r7, #12]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8017618:	f107 0108 	add.w	r1, r7, #8
 801761c:	2364      	movs	r3, #100	@ 0x64
 801761e:	2205      	movs	r2, #5
 8017620:	6878      	ldr	r0, [r7, #4]
 8017622:	f7ff fbfd 	bl	8016e20 <SPIF_Transmit>
 8017626:	4603      	mov	r3, r0
 8017628:	f083 0301 	eor.w	r3, r3, #1
 801762c:	b2db      	uxtb	r3, r3
 801762e:	2b00      	cmp	r3, #0
 8017630:	d023      	beq.n	801767a <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 8017632:	2101      	movs	r1, #1
 8017634:	6878      	ldr	r0, [r7, #4]
 8017636:	f7ff fbb8 	bl	8016daa <SPIF_CsPin>
        break;
 801763a:	e030      	b.n	801769e <SPIF_EraseSector+0xf0>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_SECTORERASE3ADD;
 801763c:	2320      	movs	r3, #32
 801763e:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0x00FF0000) >> 16;
 8017640:	693b      	ldr	r3, [r7, #16]
 8017642:	0c1b      	lsrs	r3, r3, #16
 8017644:	b2db      	uxtb	r3, r3
 8017646:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x0000FF00) >> 8;
 8017648:	693b      	ldr	r3, [r7, #16]
 801764a:	0a1b      	lsrs	r3, r3, #8
 801764c:	b2db      	uxtb	r3, r3
 801764e:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x000000FF);
 8017650:	693b      	ldr	r3, [r7, #16]
 8017652:	b2db      	uxtb	r3, r3
 8017654:	72fb      	strb	r3, [r7, #11]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8017656:	f107 0108 	add.w	r1, r7, #8
 801765a:	2364      	movs	r3, #100	@ 0x64
 801765c:	2204      	movs	r2, #4
 801765e:	6878      	ldr	r0, [r7, #4]
 8017660:	f7ff fbde 	bl	8016e20 <SPIF_Transmit>
 8017664:	4603      	mov	r3, r0
 8017666:	f083 0301 	eor.w	r3, r3, #1
 801766a:	b2db      	uxtb	r3, r3
 801766c:	2b00      	cmp	r3, #0
 801766e:	d004      	beq.n	801767a <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 8017670:	2101      	movs	r1, #1
 8017672:	6878      	ldr	r0, [r7, #4]
 8017674:	f7ff fb99 	bl	8016daa <SPIF_CsPin>
        break;
 8017678:	e011      	b.n	801769e <SPIF_EraseSector+0xf0>
      }
    }
    SPIF_CsPin(Handle, 1);
 801767a:	2101      	movs	r1, #1
 801767c:	6878      	ldr	r0, [r7, #4]
 801767e:	f7ff fb94 	bl	8016daa <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 1000))
 8017682:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8017686:	6878      	ldr	r0, [r7, #4]
 8017688:	f7ff fc6d 	bl	8016f66 <SPIF_WaitForWriting>
 801768c:	4603      	mov	r3, r0
 801768e:	2b00      	cmp	r3, #0
 8017690:	d005      	beq.n	801769e <SPIF_EraseSector+0xf0>
    {
      dprintf("SPIF_EraseSector() DONE AFTER %ld ms\r\n", HAL_GetTick() - dbgTime);
      retVal = true;
 8017692:	2301      	movs	r3, #1
 8017694:	75fb      	strb	r3, [r7, #23]
 8017696:	e002      	b.n	801769e <SPIF_EraseSector+0xf0>
      break;
 8017698:	bf00      	nop
 801769a:	e000      	b.n	801769e <SPIF_EraseSector+0xf0>
      break;
 801769c:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 801769e:	6878      	ldr	r0, [r7, #4]
 80176a0:	f7ff fc18 	bl	8016ed4 <SPIF_WriteDisable>
  SPIF_UnLock(Handle);
 80176a4:	6878      	ldr	r0, [r7, #4]
 80176a6:	f7ff fb73 	bl	8016d90 <SPIF_UnLock>
  return retVal;
 80176aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80176ac:	4618      	mov	r0, r3
 80176ae:	3718      	adds	r7, #24
 80176b0:	46bd      	mov	sp, r7
 80176b2:	bd80      	pop	{r7, pc}

080176b4 <SPIF_WritePage>:
  * @param  Offset: The start point for writing data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_WritePage(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 80176b4:	b580      	push	{r7, lr}
 80176b6:	b088      	sub	sp, #32
 80176b8:	af02      	add	r7, sp, #8
 80176ba:	60f8      	str	r0, [r7, #12]
 80176bc:	60b9      	str	r1, [r7, #8]
 80176be:	607a      	str	r2, [r7, #4]
 80176c0:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 80176c2:	68f8      	ldr	r0, [r7, #12]
 80176c4:	f7ff fb51 	bl	8016d6a <SPIF_Lock>
  bool retVal = false;
 80176c8:	2300      	movs	r3, #0
 80176ca:	75fb      	strb	r3, [r7, #23]
  retVal = SPIF_WriteFn(Handle, PageNumber, Data, Size, Offset);
 80176cc:	6a3b      	ldr	r3, [r7, #32]
 80176ce:	9300      	str	r3, [sp, #0]
 80176d0:	683b      	ldr	r3, [r7, #0]
 80176d2:	687a      	ldr	r2, [r7, #4]
 80176d4:	68b9      	ldr	r1, [r7, #8]
 80176d6:	68f8      	ldr	r0, [r7, #12]
 80176d8:	f7ff fe04 	bl	80172e4 <SPIF_WriteFn>
 80176dc:	4603      	mov	r3, r0
 80176de:	75fb      	strb	r3, [r7, #23]
  SPIF_UnLock(Handle);
 80176e0:	68f8      	ldr	r0, [r7, #12]
 80176e2:	f7ff fb55 	bl	8016d90 <SPIF_UnLock>
  return retVal;
 80176e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80176e8:	4618      	mov	r0, r3
 80176ea:	3718      	adds	r7, #24
 80176ec:	46bd      	mov	sp, r7
 80176ee:	bd80      	pop	{r7, pc}

080176f0 <SPIF_ReadPage>:
  * @param  Offset: The start point for Reading data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_ReadPage(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 80176f0:	b580      	push	{r7, lr}
 80176f2:	b088      	sub	sp, #32
 80176f4:	af00      	add	r7, sp, #0
 80176f6:	60f8      	str	r0, [r7, #12]
 80176f8:	60b9      	str	r1, [r7, #8]
 80176fa:	607a      	str	r2, [r7, #4]
 80176fc:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 80176fe:	68f8      	ldr	r0, [r7, #12]
 8017700:	f7ff fb33 	bl	8016d6a <SPIF_Lock>
  bool retVal = false;
 8017704:	2300      	movs	r3, #0
 8017706:	77fb      	strb	r3, [r7, #31]
  uint32_t address = SPIF_PageToAddress(PageNumber) + Offset;
 8017708:	68bb      	ldr	r3, [r7, #8]
 801770a:	021b      	lsls	r3, r3, #8
 801770c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801770e:	4413      	add	r3, r2
 8017710:	61bb      	str	r3, [r7, #24]
  uint32_t maximum = SPIF_PAGE_SIZE - Offset;
 8017712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017714:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8017718:	617b      	str	r3, [r7, #20]
  if (Size > maximum)
 801771a:	683a      	ldr	r2, [r7, #0]
 801771c:	697b      	ldr	r3, [r7, #20]
 801771e:	429a      	cmp	r2, r3
 8017720:	d901      	bls.n	8017726 <SPIF_ReadPage+0x36>
  {
    Size = maximum;
 8017722:	697b      	ldr	r3, [r7, #20]
 8017724:	603b      	str	r3, [r7, #0]
  }
  retVal = SPIF_ReadFn(Handle, address, Data, Size);
 8017726:	683b      	ldr	r3, [r7, #0]
 8017728:	687a      	ldr	r2, [r7, #4]
 801772a:	69b9      	ldr	r1, [r7, #24]
 801772c:	68f8      	ldr	r0, [r7, #12]
 801772e:	f7ff fe81 	bl	8017434 <SPIF_ReadFn>
 8017732:	4603      	mov	r3, r0
 8017734:	77fb      	strb	r3, [r7, #31]
  SPIF_UnLock(Handle);
 8017736:	68f8      	ldr	r0, [r7, #12]
 8017738:	f7ff fb2a 	bl	8016d90 <SPIF_UnLock>
  return retVal;
 801773c:	7ffb      	ldrb	r3, [r7, #31]
}
 801773e:	4618      	mov	r0, r3
 8017740:	3720      	adds	r7, #32
 8017742:	46bd      	mov	sp, r7
 8017744:	bd80      	pop	{r7, pc}
	...

08017748 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8017748:	b480      	push	{r7}
 801774a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 801774c:	4b03      	ldr	r3, [pc, #12]	@ (801775c <LL_FLASH_GetUDN+0x14>)
 801774e:	681b      	ldr	r3, [r3, #0]
}
 8017750:	4618      	mov	r0, r3
 8017752:	46bd      	mov	sp, r7
 8017754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017758:	4770      	bx	lr
 801775a:	bf00      	nop
 801775c:	1fff7580 	.word	0x1fff7580

08017760 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8017760:	b480      	push	{r7}
 8017762:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8017764:	4b03      	ldr	r3, [pc, #12]	@ (8017774 <LL_FLASH_GetDeviceID+0x14>)
 8017766:	681b      	ldr	r3, [r3, #0]
 8017768:	b2db      	uxtb	r3, r3
}
 801776a:	4618      	mov	r0, r3
 801776c:	46bd      	mov	sp, r7
 801776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017772:	4770      	bx	lr
 8017774:	1fff7584 	.word	0x1fff7584

08017778 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8017778:	b480      	push	{r7}
 801777a:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 801777c:	4b03      	ldr	r3, [pc, #12]	@ (801778c <LL_FLASH_GetSTCompanyID+0x14>)
 801777e:	681b      	ldr	r3, [r3, #0]
 8017780:	0a1b      	lsrs	r3, r3, #8
}
 8017782:	4618      	mov	r0, r3
 8017784:	46bd      	mov	sp, r7
 8017786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801778a:	4770      	bx	lr
 801778c:	1fff7584 	.word	0x1fff7584

08017790 <APP_BLE_Init>:
/* USER CODE BEGIN EV */
/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 8017790:	b5b0      	push	{r4, r5, r7, lr}
 8017792:	b090      	sub	sp, #64	@ 0x40
 8017794:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8017796:	2392      	movs	r3, #146	@ 0x92
 8017798:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */
  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 801779c:	4b25      	ldr	r3, [pc, #148]	@ (8017834 <APP_BLE_Init+0xa4>)
 801779e:	1d3c      	adds	r4, r7, #4
 80177a0:	461d      	mov	r5, r3
 80177a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80177a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80177a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80177a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80177aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80177ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80177ae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80177b2:	c403      	stmia	r4!, {r0, r1}
 80177b4:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 80177b6:	f000 f921 	bl	80179fc <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 80177ba:	2101      	movs	r1, #1
 80177bc:	2002      	movs	r0, #2
 80177be:	f001 fc03 	bl	8018fc8 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 80177c2:	4a1d      	ldr	r2, [pc, #116]	@ (8017838 <APP_BLE_Init+0xa8>)
 80177c4:	2100      	movs	r1, #0
 80177c6:	2002      	movs	r0, #2
 80177c8:	f001 fd2a 	bl	8019220 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 80177cc:	1d3b      	adds	r3, r7, #4
 80177ce:	4618      	mov	r0, r3
 80177d0:	f7fe fbcc 	bl	8015f6c <SHCI_C2_BLE_Init>
 80177d4:	4603      	mov	r3, r0
 80177d6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  if (status != SHCI_Success)
 80177da:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80177de:	2b00      	cmp	r3, #0
 80177e0:	d001      	beq.n	80177e6 <APP_BLE_Init+0x56>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 80177e2:	f7eb fa7b 	bl	8002cdc <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 80177e6:	f000 f91f 	bl	8017a28 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 80177ea:	f7fe fb19 	bl	8015e20 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80177ee:	4b13      	ldr	r3, [pc, #76]	@ (801783c <APP_BLE_Init+0xac>)
 80177f0:	2200      	movs	r2, #0
 80177f2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 80177f6:	4b11      	ldr	r3, [pc, #68]	@ (801783c <APP_BLE_Init+0xac>)
 80177f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80177fc:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 80177fe:	4a10      	ldr	r2, [pc, #64]	@ (8017840 <APP_BLE_Init+0xb0>)
 8017800:	2100      	movs	r1, #0
 8017802:	2001      	movs	r0, #1
 8017804:	f001 fd0c 	bl	8019220 <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 8017808:	2006      	movs	r0, #6
 801780a:	f7fe f97d 	bl	8015b08 <aci_hal_set_radio_activity_mask>
 801780e:	4603      	mov	r3, r0
 8017810:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 8017814:	f000 fad4 	bl	8017dc0 <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8017818:	4b08      	ldr	r3, [pc, #32]	@ (801783c <APP_BLE_Init+0xac>)
 801781a:	2200      	movs	r2, #0
 801781c:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 801781e:	4b07      	ldr	r3, [pc, #28]	@ (801783c <APP_BLE_Init+0xac>)
 8017820:	2200      	movs	r2, #0
 8017822:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 8017824:	2001      	movs	r0, #1
 8017826:	f000 f9b3 	bl	8017b90 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */
  /* USER CODE END APP_BLE_Init_2 */

  return;
 801782a:	bf00      	nop
}
 801782c:	3740      	adds	r7, #64	@ 0x40
 801782e:	46bd      	mov	sp, r7
 8017830:	bdb0      	pop	{r4, r5, r7, pc}
 8017832:	bf00      	nop
 8017834:	0801fb6c 	.word	0x0801fb6c
 8017838:	08016189 	.word	0x08016189
 801783c:	200014e0 	.word	0x200014e0
 8017840:	08017c79 	.word	0x08017c79

08017844 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8017844:	b580      	push	{r7, lr}
 8017846:	b08c      	sub	sp, #48	@ 0x30
 8017848:	af00      	add	r7, sp, #0
 801784a:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 801784c:	2392      	movs	r3, #146	@ 0x92
 801784e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  /* PAIRING */

  /* USER CODE BEGIN SVCCTL_App_Notification */
  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 8017852:	687b      	ldr	r3, [r7, #4]
 8017854:	3301      	adds	r3, #1
 8017856:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (p_event_pckt->evt)
 8017858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801785a:	781b      	ldrb	r3, [r3, #0]
 801785c:	2bff      	cmp	r3, #255	@ 0xff
 801785e:	d05c      	beq.n	801791a <SVCCTL_App_Notification+0xd6>
 8017860:	2bff      	cmp	r3, #255	@ 0xff
 8017862:	f300 80bd 	bgt.w	80179e0 <SVCCTL_App_Notification+0x19c>
 8017866:	2b3e      	cmp	r3, #62	@ 0x3e
 8017868:	d02b      	beq.n	80178c2 <SVCCTL_App_Notification+0x7e>
 801786a:	2b3e      	cmp	r3, #62	@ 0x3e
 801786c:	f300 80b8 	bgt.w	80179e0 <SVCCTL_App_Notification+0x19c>
 8017870:	2b05      	cmp	r3, #5
 8017872:	d002      	beq.n	801787a <SVCCTL_App_Notification+0x36>
 8017874:	2b10      	cmp	r3, #16
 8017876:	d020      	beq.n	80178ba <SVCCTL_App_Notification+0x76>
      /* USER CODE END EVENT_PCKT */

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/
      /* USER CODE END ECODE_DEFAULT*/
      break;
 8017878:	e0b2      	b.n	80179e0 <SVCCTL_App_Notification+0x19c>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 801787a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801787c:	3302      	adds	r3, #2
 801787e:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8017880:	68fb      	ldr	r3, [r7, #12]
 8017882:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8017886:	b29a      	uxth	r2, r3
 8017888:	4b59      	ldr	r3, [pc, #356]	@ (80179f0 <SVCCTL_App_Notification+0x1ac>)
 801788a:	8adb      	ldrh	r3, [r3, #22]
 801788c:	429a      	cmp	r2, r3
 801788e:	d106      	bne.n	801789e <SVCCTL_App_Notification+0x5a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8017890:	4b57      	ldr	r3, [pc, #348]	@ (80179f0 <SVCCTL_App_Notification+0x1ac>)
 8017892:	2200      	movs	r2, #0
 8017894:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8017896:	4b56      	ldr	r3, [pc, #344]	@ (80179f0 <SVCCTL_App_Notification+0x1ac>)
 8017898:	2200      	movs	r2, #0
 801789a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      Adv_Request(APP_BLE_FAST_ADV);
 801789e:	2001      	movs	r0, #1
 80178a0:	f000 f976 	bl	8017b90 <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 80178a4:	4b53      	ldr	r3, [pc, #332]	@ (80179f4 <SVCCTL_App_Notification+0x1b0>)
 80178a6:	2201      	movs	r2, #1
 80178a8:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 80178aa:	4b51      	ldr	r3, [pc, #324]	@ (80179f0 <SVCCTL_App_Notification+0x1ac>)
 80178ac:	8ada      	ldrh	r2, [r3, #22]
 80178ae:	4b51      	ldr	r3, [pc, #324]	@ (80179f4 <SVCCTL_App_Notification+0x1b0>)
 80178b0:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 80178b2:	4850      	ldr	r0, [pc, #320]	@ (80179f4 <SVCCTL_App_Notification+0x1b0>)
 80178b4:	f000 fa70 	bl	8017d98 <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 80178b8:	e095      	b.n	80179e6 <SVCCTL_App_Notification+0x1a2>
      p_hardware_error_event = (hci_hardware_error_event_rp0 *)p_event_pckt->data;
 80178ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178bc:	3302      	adds	r3, #2
 80178be:	613b      	str	r3, [r7, #16]
      break; /* HCI_HARDWARE_ERROR_EVT_CODE */
 80178c0:	e091      	b.n	80179e6 <SVCCTL_App_Notification+0x1a2>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 80178c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178c4:	3302      	adds	r3, #2
 80178c6:	61bb      	str	r3, [r7, #24]
      switch (p_meta_evt->subevent)
 80178c8:	69bb      	ldr	r3, [r7, #24]
 80178ca:	781b      	ldrb	r3, [r3, #0]
 80178cc:	2b01      	cmp	r3, #1
 80178ce:	d001      	beq.n	80178d4 <SVCCTL_App_Notification+0x90>
 80178d0:	2b03      	cmp	r3, #3
          break;
 80178d2:	e021      	b.n	8017918 <SVCCTL_App_Notification+0xd4>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 80178d4:	69bb      	ldr	r3, [r7, #24]
 80178d6:	3301      	adds	r3, #1
 80178d8:	617b      	str	r3, [r7, #20]
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 80178da:	4b45      	ldr	r3, [pc, #276]	@ (80179f0 <SVCCTL_App_Notification+0x1ac>)
 80178dc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80178e0:	2b04      	cmp	r3, #4
 80178e2:	d104      	bne.n	80178ee <SVCCTL_App_Notification+0xaa>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 80178e4:	4b42      	ldr	r3, [pc, #264]	@ (80179f0 <SVCCTL_App_Notification+0x1ac>)
 80178e6:	2206      	movs	r2, #6
 80178e8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 80178ec:	e003      	b.n	80178f6 <SVCCTL_App_Notification+0xb2>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 80178ee:	4b40      	ldr	r3, [pc, #256]	@ (80179f0 <SVCCTL_App_Notification+0x1ac>)
 80178f0:	2205      	movs	r2, #5
 80178f2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 80178f6:	697b      	ldr	r3, [r7, #20]
 80178f8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80178fc:	b29a      	uxth	r2, r3
 80178fe:	4b3c      	ldr	r3, [pc, #240]	@ (80179f0 <SVCCTL_App_Notification+0x1ac>)
 8017900:	82da      	strh	r2, [r3, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 8017902:	4b3c      	ldr	r3, [pc, #240]	@ (80179f4 <SVCCTL_App_Notification+0x1b0>)
 8017904:	2200      	movs	r2, #0
 8017906:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8017908:	4b39      	ldr	r3, [pc, #228]	@ (80179f0 <SVCCTL_App_Notification+0x1ac>)
 801790a:	8ada      	ldrh	r2, [r3, #22]
 801790c:	4b39      	ldr	r3, [pc, #228]	@ (80179f4 <SVCCTL_App_Notification+0x1b0>)
 801790e:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 8017910:	4838      	ldr	r0, [pc, #224]	@ (80179f4 <SVCCTL_App_Notification+0x1b0>)
 8017912:	f000 fa41 	bl	8017d98 <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8017916:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8017918:	e065      	b.n	80179e6 <SVCCTL_App_Notification+0x1a2>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 801791a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801791c:	3302      	adds	r3, #2
 801791e:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (p_blecore_evt->ecode)
 8017920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017922:	881b      	ldrh	r3, [r3, #0]
 8017924:	b29b      	uxth	r3, r3
 8017926:	f640 420e 	movw	r2, #3086	@ 0xc0e
 801792a:	4293      	cmp	r3, r2
 801792c:	d048      	beq.n	80179c0 <SVCCTL_App_Notification+0x17c>
 801792e:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8017932:	4293      	cmp	r3, r2
 8017934:	dc56      	bgt.n	80179e4 <SVCCTL_App_Notification+0x1a0>
 8017936:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801793a:	d04b      	beq.n	80179d4 <SVCCTL_App_Notification+0x190>
 801793c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8017940:	dc50      	bgt.n	80179e4 <SVCCTL_App_Notification+0x1a0>
 8017942:	f240 420a 	movw	r2, #1034	@ 0x40a
 8017946:	4293      	cmp	r3, r2
 8017948:	dc4c      	bgt.n	80179e4 <SVCCTL_App_Notification+0x1a0>
 801794a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801794e:	dc04      	bgt.n	801795a <SVCCTL_App_Notification+0x116>
 8017950:	2b04      	cmp	r3, #4
 8017952:	d041      	beq.n	80179d8 <SVCCTL_App_Notification+0x194>
 8017954:	2b06      	cmp	r3, #6
 8017956:	d039      	beq.n	80179cc <SVCCTL_App_Notification+0x188>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8017958:	e044      	b.n	80179e4 <SVCCTL_App_Notification+0x1a0>
 801795a:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 801795e:	2b09      	cmp	r3, #9
 8017960:	d840      	bhi.n	80179e4 <SVCCTL_App_Notification+0x1a0>
 8017962:	a201      	add	r2, pc, #4	@ (adr r2, 8017968 <SVCCTL_App_Notification+0x124>)
 8017964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017968:	080179b9 	.word	0x080179b9
 801796c:	08017991 	.word	0x08017991
 8017970:	080179e5 	.word	0x080179e5
 8017974:	080179e5 	.word	0x080179e5
 8017978:	080179e5 	.word	0x080179e5
 801797c:	080179e5 	.word	0x080179e5
 8017980:	080179dd 	.word	0x080179dd
 8017984:	080179e5 	.word	0x080179e5
 8017988:	080179a5 	.word	0x080179a5
 801798c:	080179dd 	.word	0x080179dd
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 8017990:	4b17      	ldr	r3, [pc, #92]	@ (80179f0 <SVCCTL_App_Notification+0x1ac>)
 8017992:	8adb      	ldrh	r3, [r3, #22]
 8017994:	4918      	ldr	r1, [pc, #96]	@ (80179f8 <SVCCTL_App_Notification+0x1b4>)
 8017996:	4618      	mov	r0, r3
 8017998:	f7fd fab8 	bl	8014f0c <aci_gap_pass_key_resp>
 801799c:	4603      	mov	r3, r0
 801799e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 80179a2:	e01c      	b.n	80179de <SVCCTL_App_Notification+0x19a>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 80179a4:	4b12      	ldr	r3, [pc, #72]	@ (80179f0 <SVCCTL_App_Notification+0x1ac>)
 80179a6:	8adb      	ldrh	r3, [r3, #22]
 80179a8:	2101      	movs	r1, #1
 80179aa:	4618      	mov	r0, r3
 80179ac:	f7fd fc58 	bl	8015260 <aci_gap_numeric_comparison_value_confirm_yesno>
 80179b0:	4603      	mov	r3, r0
 80179b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 80179b6:	e012      	b.n	80179de <SVCCTL_App_Notification+0x19a>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 80179b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80179ba:	3302      	adds	r3, #2
 80179bc:	623b      	str	r3, [r7, #32]
          break;
 80179be:	e00e      	b.n	80179de <SVCCTL_App_Notification+0x19a>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 80179c0:	4b0b      	ldr	r3, [pc, #44]	@ (80179f0 <SVCCTL_App_Notification+0x1ac>)
 80179c2:	8adb      	ldrh	r3, [r3, #22]
 80179c4:	4618      	mov	r0, r3
 80179c6:	f7fd ff5e 	bl	8015886 <aci_gatt_confirm_indication>
        break;
 80179ca:	e008      	b.n	80179de <SVCCTL_App_Notification+0x19a>
	      p_fw_error_event = (aci_hal_fw_error_event_rp0 *)p_blecore_evt->data;
 80179cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80179ce:	3302      	adds	r3, #2
 80179d0:	61fb      	str	r3, [r7, #28]
          break;
 80179d2:	e004      	b.n	80179de <SVCCTL_App_Notification+0x19a>
          break;
 80179d4:	bf00      	nop
 80179d6:	e005      	b.n	80179e4 <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 80179d8:	bf00      	nop
 80179da:	e003      	b.n	80179e4 <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 80179dc:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 80179de:	e001      	b.n	80179e4 <SVCCTL_App_Notification+0x1a0>
      break;
 80179e0:	bf00      	nop
 80179e2:	e000      	b.n	80179e6 <SVCCTL_App_Notification+0x1a2>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 80179e4:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 80179e6:	2301      	movs	r3, #1
}
 80179e8:	4618      	mov	r0, r3
 80179ea:	3730      	adds	r7, #48	@ 0x30
 80179ec:	46bd      	mov	sp, r7
 80179ee:	bd80      	pop	{r7, pc}
 80179f0:	200014e0 	.word	0x200014e0
 80179f4:	20001564 	.word	0x20001564
 80179f8:	0001b207 	.word	0x0001b207

080179fc <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 80179fc:	b580      	push	{r7, lr}
 80179fe:	b082      	sub	sp, #8
 8017a00:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8017a02:	4b06      	ldr	r3, [pc, #24]	@ (8017a1c <Ble_Tl_Init+0x20>)
 8017a04:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8017a06:	4b06      	ldr	r3, [pc, #24]	@ (8017a20 <Ble_Tl_Init+0x24>)
 8017a08:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8017a0a:	463b      	mov	r3, r7
 8017a0c:	4619      	mov	r1, r3
 8017a0e:	4805      	ldr	r0, [pc, #20]	@ (8017a24 <Ble_Tl_Init+0x28>)
 8017a10:	f7fe fb9e 	bl	8016150 <hci_init>

  return;
 8017a14:	bf00      	nop
}
 8017a16:	3708      	adds	r7, #8
 8017a18:	46bd      	mov	sp, r7
 8017a1a:	bd80      	pop	{r7, pc}
 8017a1c:	200300d8 	.word	0x200300d8
 8017a20:	08017d29 	.word	0x08017d29
 8017a24:	08017cf1 	.word	0x08017cf1

08017a28 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8017a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017a2a:	b08d      	sub	sp, #52	@ 0x34
 8017a2c:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 8017a2e:	2300      	movs	r3, #0
 8017a30:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8017a32:	2392      	movs	r3, #146	@ 0x92
 8017a34:	75fb      	strb	r3, [r7, #23]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 8017a36:	f7fe f8bb 	bl	8015bb0 <hci_reset>
 8017a3a:	4603      	mov	r3, r0
 8017a3c:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 8017a3e:	f000 f8d7 	bl	8017bf0 <BleGetBdAddress>
 8017a42:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, (uint8_t*) p_bd_addr);
 8017a44:	693a      	ldr	r2, [r7, #16]
 8017a46:	2106      	movs	r1, #6
 8017a48:	2000      	movs	r0, #0
 8017a4a:	f7fd ff71 	bl	8015930 <aci_hal_write_config_data>
 8017a4e:	4603      	mov	r3, r0
 8017a50:	75fb      	strb	r3, [r7, #23]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 8017a52:	4a4a      	ldr	r2, [pc, #296]	@ (8017b7c <Ble_Hci_Gap_Gatt_Init+0x154>)
 8017a54:	2110      	movs	r1, #16
 8017a56:	2018      	movs	r0, #24
 8017a58:	f7fd ff6a 	bl	8015930 <aci_hal_write_config_data>
 8017a5c:	4603      	mov	r3, r0
 8017a5e:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8017a60:	4a47      	ldr	r2, [pc, #284]	@ (8017b80 <Ble_Hci_Gap_Gatt_Init+0x158>)
 8017a62:	2110      	movs	r1, #16
 8017a64:	2008      	movs	r0, #8
 8017a66:	f7fd ff63 	bl	8015930 <aci_hal_write_config_data>
 8017a6a:	4603      	mov	r3, r0
 8017a6c:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8017a6e:	2118      	movs	r1, #24
 8017a70:	2001      	movs	r0, #1
 8017a72:	f7fd ffe2 	bl	8015a3a <aci_hal_set_tx_power_level>
 8017a76:	4603      	mov	r3, r0
 8017a78:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 8017a7a:	f7fd fc58 	bl	801532e <aci_gatt_init>
 8017a7e:	4603      	mov	r3, r0
 8017a80:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 8017a82:	2300      	movs	r3, #0
 8017a84:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 8017a86:	7bfb      	ldrb	r3, [r7, #15]
 8017a88:	f043 0301 	orr.w	r3, r3, #1
 8017a8c:	73fb      	strb	r3, [r7, #15]
#endif /* BLE_CFG_CENTRAL == 1 */

/* USER CODE BEGIN Role_Mngt*/
/* USER CODE END Role_Mngt */

  if (role > 0)
 8017a8e:	7bfb      	ldrb	r3, [r7, #15]
 8017a90:	2b00      	cmp	r3, #0
 8017a92:	d01f      	beq.n	8017ad4 <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 8017a94:	4b3b      	ldr	r3, [pc, #236]	@ (8017b84 <Ble_Hci_Gap_Gatt_Init+0x15c>)
 8017a96:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 8017a98:	1dba      	adds	r2, r7, #6
 8017a9a:	7bf8      	ldrb	r0, [r7, #15]
 8017a9c:	1cbb      	adds	r3, r7, #2
 8017a9e:	9301      	str	r3, [sp, #4]
 8017aa0:	1d3b      	adds	r3, r7, #4
 8017aa2:	9300      	str	r3, [sp, #0]
 8017aa4:	4613      	mov	r3, r2
 8017aa6:	2208      	movs	r2, #8
 8017aa8:	2100      	movs	r1, #0
 8017aaa:	f7fd fa96 	bl	8014fda <aci_gap_init>
 8017aae:	4603      	mov	r3, r0
 8017ab0:	75fb      	strb	r3, [r7, #23]
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 8017ab2:	88fc      	ldrh	r4, [r7, #6]
 8017ab4:	88bd      	ldrh	r5, [r7, #4]
 8017ab6:	68b8      	ldr	r0, [r7, #8]
 8017ab8:	f7e8 fbb2 	bl	8000220 <strlen>
 8017abc:	4603      	mov	r3, r0
 8017abe:	b2da      	uxtb	r2, r3
 8017ac0:	68bb      	ldr	r3, [r7, #8]
 8017ac2:	9300      	str	r3, [sp, #0]
 8017ac4:	4613      	mov	r3, r2
 8017ac6:	2200      	movs	r2, #0
 8017ac8:	4629      	mov	r1, r5
 8017aca:	4620      	mov	r0, r4
 8017acc:	f7fd fe32 	bl	8015734 <aci_gatt_update_char_value>
 8017ad0:	4603      	mov	r3, r0
 8017ad2:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 8017ad4:	88f8      	ldrh	r0, [r7, #6]
 8017ad6:	8879      	ldrh	r1, [r7, #2]
 8017ad8:	463b      	mov	r3, r7
 8017ada:	9300      	str	r3, [sp, #0]
 8017adc:	2302      	movs	r3, #2
 8017ade:	2200      	movs	r2, #0
 8017ae0:	f7fd fe28 	bl	8015734 <aci_gatt_update_char_value>
 8017ae4:	4603      	mov	r3, r0
 8017ae6:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8017ae8:	2202      	movs	r2, #2
 8017aea:	2102      	movs	r1, #2
 8017aec:	2000      	movs	r0, #0
 8017aee:	f7fe f883 	bl	8015bf8 <hci_le_set_default_phy>
 8017af2:	4603      	mov	r3, r0
 8017af4:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8017af6:	4b24      	ldr	r3, [pc, #144]	@ (8017b88 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017af8:	2201      	movs	r2, #1
 8017afa:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8017afc:	4b22      	ldr	r3, [pc, #136]	@ (8017b88 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017afe:	781b      	ldrb	r3, [r3, #0]
 8017b00:	4618      	mov	r0, r3
 8017b02:	f7fd f8eb 	bl	8014cdc <aci_gap_set_io_capability>
 8017b06:	4603      	mov	r3, r0
 8017b08:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8017b0a:	4b1f      	ldr	r3, [pc, #124]	@ (8017b88 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017b0c:	2201      	movs	r2, #1
 8017b0e:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8017b10:	4b1d      	ldr	r3, [pc, #116]	@ (8017b88 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017b12:	2208      	movs	r2, #8
 8017b14:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8017b16:	4b1c      	ldr	r3, [pc, #112]	@ (8017b88 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017b18:	2210      	movs	r2, #16
 8017b1a:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 8017b1c:	4b1a      	ldr	r3, [pc, #104]	@ (8017b88 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017b1e:	2200      	movs	r2, #0
 8017b20:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 8017b22:	4b19      	ldr	r3, [pc, #100]	@ (8017b88 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017b24:	4a19      	ldr	r2, [pc, #100]	@ (8017b8c <Ble_Hci_Gap_Gatt_Init+0x164>)
 8017b26:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8017b28:	4b17      	ldr	r3, [pc, #92]	@ (8017b88 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017b2a:	2200      	movs	r2, #0
 8017b2c:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8017b2e:	4b16      	ldr	r3, [pc, #88]	@ (8017b88 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017b30:	789c      	ldrb	r4, [r3, #2]
 8017b32:	4b15      	ldr	r3, [pc, #84]	@ (8017b88 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017b34:	785d      	ldrb	r5, [r3, #1]
 8017b36:	4b14      	ldr	r3, [pc, #80]	@ (8017b88 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017b38:	791b      	ldrb	r3, [r3, #4]
 8017b3a:	4a13      	ldr	r2, [pc, #76]	@ (8017b88 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017b3c:	7952      	ldrb	r2, [r2, #5]
 8017b3e:	4912      	ldr	r1, [pc, #72]	@ (8017b88 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017b40:	78c9      	ldrb	r1, [r1, #3]
 8017b42:	4811      	ldr	r0, [pc, #68]	@ (8017b88 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017b44:	6880      	ldr	r0, [r0, #8]
 8017b46:	2600      	movs	r6, #0
 8017b48:	9604      	str	r6, [sp, #16]
 8017b4a:	9003      	str	r0, [sp, #12]
 8017b4c:	9102      	str	r1, [sp, #8]
 8017b4e:	9201      	str	r2, [sp, #4]
 8017b50:	9300      	str	r3, [sp, #0]
 8017b52:	2300      	movs	r3, #0
 8017b54:	2201      	movs	r2, #1
 8017b56:	4629      	mov	r1, r5
 8017b58:	4620      	mov	r0, r4
 8017b5a:	f7fd f913 	bl	8014d84 <aci_gap_set_authentication_requirement>
 8017b5e:	4603      	mov	r3, r0
 8017b60:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8017b62:	4b09      	ldr	r3, [pc, #36]	@ (8017b88 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017b64:	789b      	ldrb	r3, [r3, #2]
 8017b66:	2b00      	cmp	r3, #0
 8017b68:	d003      	beq.n	8017b72 <Ble_Hci_Gap_Gatt_Init+0x14a>
  {
    ret = aci_gap_configure_whitelist();
 8017b6a:	f7fd fb55 	bl	8015218 <aci_gap_configure_filter_accept_list>
 8017b6e:	4603      	mov	r3, r0
 8017b70:	75fb      	strb	r3, [r7, #23]
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
}
 8017b72:	bf00      	nop
 8017b74:	371c      	adds	r7, #28
 8017b76:	46bd      	mov	sp, r7
 8017b78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017b7a:	bf00      	nop
 8017b7c:	08021e24 	.word	0x08021e24
 8017b80:	08021e34 	.word	0x08021e34
 8017b84:	0801fba8 	.word	0x0801fba8
 8017b88:	200014e0 	.word	0x200014e0
 8017b8c:	0001b207 	.word	0x0001b207

08017b90 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 8017b90:	b580      	push	{r7, lr}
 8017b92:	b08c      	sub	sp, #48	@ 0x30
 8017b94:	af08      	add	r7, sp, #32
 8017b96:	4603      	mov	r3, r0
 8017b98:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8017b9a:	2392      	movs	r3, #146	@ 0x92
 8017b9c:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 8017b9e:	4a12      	ldr	r2, [pc, #72]	@ (8017be8 <Adv_Request+0x58>)
 8017ba0:	79fb      	ldrb	r3, [r7, #7]
 8017ba2:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 8017ba6:	2300      	movs	r3, #0
 8017ba8:	9306      	str	r3, [sp, #24]
 8017baa:	2300      	movs	r3, #0
 8017bac:	9305      	str	r3, [sp, #20]
 8017bae:	2300      	movs	r3, #0
 8017bb0:	9304      	str	r3, [sp, #16]
 8017bb2:	2300      	movs	r3, #0
 8017bb4:	9303      	str	r3, [sp, #12]
 8017bb6:	2300      	movs	r3, #0
 8017bb8:	9302      	str	r3, [sp, #8]
 8017bba:	2300      	movs	r3, #0
 8017bbc:	9301      	str	r3, [sp, #4]
 8017bbe:	2300      	movs	r3, #0
 8017bc0:	9300      	str	r3, [sp, #0]
 8017bc2:	2300      	movs	r3, #0
 8017bc4:	22a0      	movs	r2, #160	@ 0xa0
 8017bc6:	2180      	movs	r1, #128	@ 0x80
 8017bc8:	2000      	movs	r0, #0
 8017bca:	f7fc ff8d 	bl	8014ae8 <aci_gap_set_discoverable>
 8017bce:	4603      	mov	r3, r0
 8017bd0:	73fb      	strb	r3, [r7, #15]
/* USER CODE BEGIN Adv_Request_1*/

/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 8017bd2:	4906      	ldr	r1, [pc, #24]	@ (8017bec <Adv_Request+0x5c>)
 8017bd4:	200e      	movs	r0, #14
 8017bd6:	f7fd faad 	bl	8015134 <aci_gap_update_adv_data>
 8017bda:	4603      	mov	r3, r0
 8017bdc:	73fb      	strb	r3, [r7, #15]
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 8017bde:	bf00      	nop
}
 8017be0:	3710      	adds	r7, #16
 8017be2:	46bd      	mov	sp, r7
 8017be4:	bd80      	pop	{r7, pc}
 8017be6:	bf00      	nop
 8017be8:	200014e0 	.word	0x200014e0
 8017bec:	200000c4 	.word	0x200000c4

08017bf0 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 8017bf0:	b580      	push	{r7, lr}
 8017bf2:	b086      	sub	sp, #24
 8017bf4:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8017bf6:	f7ff fda7 	bl	8017748 <LL_FLASH_GetUDN>
 8017bfa:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8017bfc:	693b      	ldr	r3, [r7, #16]
 8017bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017c02:	d023      	beq.n	8017c4c <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8017c04:	f7ff fdb8 	bl	8017778 <LL_FLASH_GetSTCompanyID>
 8017c08:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 8017c0a:	f7ff fda9 	bl	8017760 <LL_FLASH_GetDeviceID>
 8017c0e:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8017c10:	693b      	ldr	r3, [r7, #16]
 8017c12:	b2da      	uxtb	r2, r3
 8017c14:	4b16      	ldr	r3, [pc, #88]	@ (8017c70 <BleGetBdAddress+0x80>)
 8017c16:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8017c18:	693b      	ldr	r3, [r7, #16]
 8017c1a:	0a1b      	lsrs	r3, r3, #8
 8017c1c:	b2da      	uxtb	r2, r3
 8017c1e:	4b14      	ldr	r3, [pc, #80]	@ (8017c70 <BleGetBdAddress+0x80>)
 8017c20:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8017c22:	687b      	ldr	r3, [r7, #4]
 8017c24:	b2da      	uxtb	r2, r3
 8017c26:	4b12      	ldr	r3, [pc, #72]	@ (8017c70 <BleGetBdAddress+0x80>)
 8017c28:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 8017c2a:	68bb      	ldr	r3, [r7, #8]
 8017c2c:	b2da      	uxtb	r2, r3
 8017c2e:	4b10      	ldr	r3, [pc, #64]	@ (8017c70 <BleGetBdAddress+0x80>)
 8017c30:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8017c32:	68bb      	ldr	r3, [r7, #8]
 8017c34:	0a1b      	lsrs	r3, r3, #8
 8017c36:	b2da      	uxtb	r2, r3
 8017c38:	4b0d      	ldr	r3, [pc, #52]	@ (8017c70 <BleGetBdAddress+0x80>)
 8017c3a:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8017c3c:	68bb      	ldr	r3, [r7, #8]
 8017c3e:	0c1b      	lsrs	r3, r3, #16
 8017c40:	b2da      	uxtb	r2, r3
 8017c42:	4b0b      	ldr	r3, [pc, #44]	@ (8017c70 <BleGetBdAddress+0x80>)
 8017c44:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 8017c46:	4b0a      	ldr	r3, [pc, #40]	@ (8017c70 <BleGetBdAddress+0x80>)
 8017c48:	617b      	str	r3, [r7, #20]
 8017c4a:	e00b      	b.n	8017c64 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8017c4c:	2000      	movs	r0, #0
 8017c4e:	f7fe ff9b 	bl	8016b88 <OTP_Read>
 8017c52:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8017c54:	68fb      	ldr	r3, [r7, #12]
 8017c56:	2b00      	cmp	r3, #0
 8017c58:	d002      	beq.n	8017c60 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8017c5a:	68fb      	ldr	r3, [r7, #12]
 8017c5c:	617b      	str	r3, [r7, #20]
 8017c5e:	e001      	b.n	8017c64 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 8017c60:	4b04      	ldr	r3, [pc, #16]	@ (8017c74 <BleGetBdAddress+0x84>)
 8017c62:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8017c64:	697b      	ldr	r3, [r7, #20]
}
 8017c66:	4618      	mov	r0, r3
 8017c68:	3718      	adds	r7, #24
 8017c6a:	46bd      	mov	sp, r7
 8017c6c:	bd80      	pop	{r7, pc}
 8017c6e:	bf00      	nop
 8017c70:	200014d8 	.word	0x200014d8
 8017c74:	08021e1c 	.word	0x08021e1c

08017c78 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 8017c78:	b580      	push	{r7, lr}
 8017c7a:	b082      	sub	sp, #8
 8017c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 8017c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8017ca8 <Adv_Cancel+0x30>)
 8017c80:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8017c84:	2b05      	cmp	r3, #5
 8017c86:	d00a      	beq.n	8017c9e <Adv_Cancel+0x26>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8017c88:	2392      	movs	r3, #146	@ 0x92
 8017c8a:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 8017c8c:	f7fc ff08 	bl	8014aa0 <aci_gap_set_non_discoverable>
 8017c90:	4603      	mov	r3, r0
 8017c92:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8017c94:	4b04      	ldr	r3, [pc, #16]	@ (8017ca8 <Adv_Cancel+0x30>)
 8017c96:	2200      	movs	r2, #0
 8017c98:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 8017c9c:	bf00      	nop
 8017c9e:	bf00      	nop
}
 8017ca0:	3708      	adds	r7, #8
 8017ca2:	46bd      	mov	sp, r7
 8017ca4:	bd80      	pop	{r7, pc}
 8017ca6:	bf00      	nop
 8017ca8:	200014e0 	.word	0x200014e0

08017cac <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8017cac:	b580      	push	{r7, lr}
 8017cae:	b082      	sub	sp, #8
 8017cb0:	af00      	add	r7, sp, #0
 8017cb2:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8017cb4:	2100      	movs	r1, #0
 8017cb6:	2002      	movs	r0, #2
 8017cb8:	f001 fad4 	bl	8019264 <UTIL_SEQ_SetTask>

  return;
 8017cbc:	bf00      	nop
}
 8017cbe:	3708      	adds	r7, #8
 8017cc0:	46bd      	mov	sp, r7
 8017cc2:	bd80      	pop	{r7, pc}

08017cc4 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 8017cc4:	b580      	push	{r7, lr}
 8017cc6:	b082      	sub	sp, #8
 8017cc8:	af00      	add	r7, sp, #0
 8017cca:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8017ccc:	2001      	movs	r0, #1
 8017cce:	f001 fb35 	bl	801933c <UTIL_SEQ_SetEvt>

  return;
 8017cd2:	bf00      	nop
}
 8017cd4:	3708      	adds	r7, #8
 8017cd6:	46bd      	mov	sp, r7
 8017cd8:	bd80      	pop	{r7, pc}

08017cda <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 8017cda:	b580      	push	{r7, lr}
 8017cdc:	b082      	sub	sp, #8
 8017cde:	af00      	add	r7, sp, #0
 8017ce0:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8017ce2:	2001      	movs	r0, #1
 8017ce4:	f001 fb4a 	bl	801937c <UTIL_SEQ_WaitEvt>

  return;
 8017ce8:	bf00      	nop
}
 8017cea:	3708      	adds	r7, #8
 8017cec:	46bd      	mov	sp, r7
 8017cee:	bd80      	pop	{r7, pc}

08017cf0 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 8017cf0:	b580      	push	{r7, lr}
 8017cf2:	b084      	sub	sp, #16
 8017cf4:	af00      	add	r7, sp, #0
 8017cf6:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 8017cf8:	687b      	ldr	r3, [r7, #4]
 8017cfa:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8017cfc:	68fb      	ldr	r3, [r7, #12]
 8017cfe:	685b      	ldr	r3, [r3, #4]
 8017d00:	3308      	adds	r3, #8
 8017d02:	4618      	mov	r0, r3
 8017d04:	f7fe f8de 	bl	8015ec4 <SVCCTL_UserEvtRx>
 8017d08:	4603      	mov	r3, r0
 8017d0a:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8017d0c:	7afb      	ldrb	r3, [r7, #11]
 8017d0e:	2b00      	cmp	r3, #0
 8017d10:	d003      	beq.n	8017d1a <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 8017d12:	68fb      	ldr	r3, [r7, #12]
 8017d14:	2201      	movs	r2, #1
 8017d16:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8017d18:	e003      	b.n	8017d22 <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8017d1a:	68fb      	ldr	r3, [r7, #12]
 8017d1c:	2200      	movs	r2, #0
 8017d1e:	701a      	strb	r2, [r3, #0]
  return;
 8017d20:	bf00      	nop
}
 8017d22:	3710      	adds	r7, #16
 8017d24:	46bd      	mov	sp, r7
 8017d26:	bd80      	pop	{r7, pc}

08017d28 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8017d28:	b580      	push	{r7, lr}
 8017d2a:	b084      	sub	sp, #16
 8017d2c:	af00      	add	r7, sp, #0
 8017d2e:	4603      	mov	r3, r0
 8017d30:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 8017d32:	79fb      	ldrb	r3, [r7, #7]
 8017d34:	2b00      	cmp	r3, #0
 8017d36:	d002      	beq.n	8017d3e <BLE_StatusNot+0x16>
 8017d38:	2b01      	cmp	r3, #1
 8017d3a:	d006      	beq.n	8017d4a <BLE_StatusNot+0x22>
      break;

    default:
      /* USER CODE BEGIN Status */
      /* USER CODE END Status */
      break;
 8017d3c:	e00b      	b.n	8017d56 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8017d3e:	2307      	movs	r3, #7
 8017d40:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 8017d42:	68f8      	ldr	r0, [r7, #12]
 8017d44:	f001 faba 	bl	80192bc <UTIL_SEQ_PauseTask>
      break;
 8017d48:	e005      	b.n	8017d56 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8017d4a:	2307      	movs	r3, #7
 8017d4c:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8017d4e:	68f8      	ldr	r0, [r7, #12]
 8017d50:	f001 fad4 	bl	80192fc <UTIL_SEQ_ResumeTask>
      break;
 8017d54:	bf00      	nop
  }

  return;
 8017d56:	bf00      	nop
}
 8017d58:	3710      	adds	r7, #16
 8017d5a:	46bd      	mov	sp, r7
 8017d5c:	bd80      	pop	{r7, pc}
	...

08017d60 <Custom_STM_App_Notification>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 8017d60:	b480      	push	{r7}
 8017d62:	b083      	sub	sp, #12
 8017d64:	af00      	add	r7, sp, #0
 8017d66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */

  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch (pNotification->Custom_Evt_Opcode)
 8017d68:	687b      	ldr	r3, [r7, #4]
 8017d6a:	781b      	ldrb	r3, [r3, #0]
 8017d6c:	2b03      	cmp	r3, #3
 8017d6e:	d80b      	bhi.n	8017d88 <Custom_STM_App_Notification+0x28>
 8017d70:	a201      	add	r2, pc, #4	@ (adr r2, 8017d78 <Custom_STM_App_Notification+0x18>)
 8017d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017d76:	bf00      	nop
 8017d78:	08017d89 	.word	0x08017d89
 8017d7c:	08017d89 	.word	0x08017d89
 8017d80:	08017d89 	.word	0x08017d89
 8017d84:	08017d89 	.word	0x08017d89

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 8017d88:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 8017d8a:	bf00      	nop
}
 8017d8c:	370c      	adds	r7, #12
 8017d8e:	46bd      	mov	sp, r7
 8017d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d94:	4770      	bx	lr
 8017d96:	bf00      	nop

08017d98 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 8017d98:	b480      	push	{r7}
 8017d9a:	b083      	sub	sp, #12
 8017d9c:	af00      	add	r7, sp, #0
 8017d9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch (pNotification->Custom_Evt_Opcode)
 8017da0:	687b      	ldr	r3, [r7, #4]
 8017da2:	781b      	ldrb	r3, [r3, #0]
 8017da4:	2b00      	cmp	r3, #0
 8017da6:	d002      	beq.n	8017dae <Custom_APP_Notification+0x16>
 8017da8:	2b01      	cmp	r3, #1
 8017daa:	d002      	beq.n	8017db2 <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 8017dac:	e002      	b.n	8017db4 <Custom_APP_Notification+0x1c>
      break;
 8017dae:	bf00      	nop
 8017db0:	e000      	b.n	8017db4 <Custom_APP_Notification+0x1c>
      break;
 8017db2:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 8017db4:	bf00      	nop
}
 8017db6:	370c      	adds	r7, #12
 8017db8:	46bd      	mov	sp, r7
 8017dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dbe:	4770      	bx	lr

08017dc0 <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 8017dc0:	b480      	push	{r7}
 8017dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
 8017dc4:	bf00      	nop
}
 8017dc6:	46bd      	mov	sp, r7
 8017dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dcc:	4770      	bx	lr
	...

08017dd0 <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 8017dd0:	b580      	push	{r7, lr}
 8017dd2:	b08c      	sub	sp, #48	@ 0x30
 8017dd4:	af00      	add	r7, sp, #0
 8017dd6:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 8017dd8:	2300      	movs	r3, #0
 8017dda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8017dde:	687b      	ldr	r3, [r7, #4]
 8017de0:	3301      	adds	r3, #1
 8017de2:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (event_pckt->evt)
 8017de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017de6:	781b      	ldrb	r3, [r3, #0]
 8017de8:	2bff      	cmp	r3, #255	@ 0xff
 8017dea:	f040 808a 	bne.w	8017f02 <Custom_STM_Event_Handler+0x132>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8017dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017df0:	3302      	adds	r3, #2
 8017df2:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (blecore_evt->ecode)
 8017df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017df6:	881b      	ldrh	r3, [r3, #0]
 8017df8:	b29b      	uxth	r3, r3
 8017dfa:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 8017dfe:	2b1a      	cmp	r3, #26
 8017e00:	d87b      	bhi.n	8017efa <Custom_STM_Event_Handler+0x12a>
 8017e02:	a201      	add	r2, pc, #4	@ (adr r2, 8017e08 <Custom_STM_Event_Handler+0x38>)
 8017e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017e08:	08017e75 	.word	0x08017e75
 8017e0c:	08017efb 	.word	0x08017efb
 8017e10:	08017efb 	.word	0x08017efb
 8017e14:	08017efb 	.word	0x08017efb
 8017e18:	08017efb 	.word	0x08017efb
 8017e1c:	08017efb 	.word	0x08017efb
 8017e20:	08017efb 	.word	0x08017efb
 8017e24:	08017efb 	.word	0x08017efb
 8017e28:	08017efb 	.word	0x08017efb
 8017e2c:	08017efb 	.word	0x08017efb
 8017e30:	08017efb 	.word	0x08017efb
 8017e34:	08017efb 	.word	0x08017efb
 8017e38:	08017efb 	.word	0x08017efb
 8017e3c:	08017efb 	.word	0x08017efb
 8017e40:	08017efb 	.word	0x08017efb
 8017e44:	08017efb 	.word	0x08017efb
 8017e48:	08017efb 	.word	0x08017efb
 8017e4c:	08017efb 	.word	0x08017efb
 8017e50:	08017efb 	.word	0x08017efb
 8017e54:	08017efb 	.word	0x08017efb
 8017e58:	08017efb 	.word	0x08017efb
 8017e5c:	08017efb 	.word	0x08017efb
 8017e60:	08017efb 	.word	0x08017efb
 8017e64:	08017efb 	.word	0x08017efb
 8017e68:	08017efb 	.word	0x08017efb
 8017e6c:	08017efb 	.word	0x08017efb
 8017e70:	08017edd 	.word	0x08017edd
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 8017e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017e76:	3302      	adds	r3, #2
 8017e78:	61fb      	str	r3, [r7, #28]
          if (attribute_modified->Attr_Handle == (CustomContext.CustomSendnumHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 8017e7a:	69fb      	ldr	r3, [r7, #28]
 8017e7c:	885b      	ldrh	r3, [r3, #2]
 8017e7e:	b29b      	uxth	r3, r3
 8017e80:	461a      	mov	r2, r3
 8017e82:	4b23      	ldr	r3, [pc, #140]	@ (8017f10 <Custom_STM_Event_Handler+0x140>)
 8017e84:	889b      	ldrh	r3, [r3, #4]
 8017e86:	3302      	adds	r3, #2
 8017e88:	429a      	cmp	r2, r3
 8017e8a:	d119      	bne.n	8017ec0 <Custom_STM_Event_Handler+0xf0>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 8017e8c:	2301      	movs	r3, #1
 8017e8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2 */

            /* USER CODE END CUSTOM_STM_Service_1_Char_2 */
            switch (attribute_modified->Attr_Data[0])
 8017e92:	69fb      	ldr	r3, [r7, #28]
 8017e94:	7a1b      	ldrb	r3, [r3, #8]
 8017e96:	2b00      	cmp	r3, #0
 8017e98:	d002      	beq.n	8017ea0 <Custom_STM_Event_Handler+0xd0>
 8017e9a:	2b01      	cmp	r3, #1
 8017e9c:	d008      	beq.n	8017eb0 <Custom_STM_Event_Handler+0xe0>

              default:
                /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2_default */

                /* USER CODE END CUSTOM_STM_Service_1_Char_2_default */
              break;
 8017e9e:	e01c      	b.n	8017eda <Custom_STM_Event_Handler+0x10a>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_SENDNUM_NOTIFY_DISABLED_EVT;
 8017ea0:	2302      	movs	r3, #2
 8017ea2:	723b      	strb	r3, [r7, #8]
                Custom_STM_App_Notification(&Notification);
 8017ea4:	f107 0308 	add.w	r3, r7, #8
 8017ea8:	4618      	mov	r0, r3
 8017eaa:	f7ff ff59 	bl	8017d60 <Custom_STM_App_Notification>
                break;
 8017eae:	e014      	b.n	8017eda <Custom_STM_Event_Handler+0x10a>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_SENDNUM_NOTIFY_ENABLED_EVT;
 8017eb0:	2301      	movs	r3, #1
 8017eb2:	723b      	strb	r3, [r7, #8]
                Custom_STM_App_Notification(&Notification);
 8017eb4:	f107 0308 	add.w	r3, r7, #8
 8017eb8:	4618      	mov	r0, r3
 8017eba:	f7ff ff51 	bl	8017d60 <Custom_STM_App_Notification>
                break;
 8017ebe:	e00c      	b.n	8017eda <Custom_STM_Event_Handler+0x10a>
            }
          }  /* if (attribute_modified->Attr_Handle == (CustomContext.CustomSendnumHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))*/

          else if (attribute_modified->Attr_Handle == (CustomContext.CustomCharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 8017ec0:	69fb      	ldr	r3, [r7, #28]
 8017ec2:	885b      	ldrh	r3, [r3, #2]
 8017ec4:	b29b      	uxth	r3, r3
 8017ec6:	461a      	mov	r2, r3
 8017ec8:	4b11      	ldr	r3, [pc, #68]	@ (8017f10 <Custom_STM_Event_Handler+0x140>)
 8017eca:	885b      	ldrh	r3, [r3, #2]
 8017ecc:	3301      	adds	r3, #1
 8017ece:	429a      	cmp	r2, r3
 8017ed0:	d115      	bne.n	8017efe <Custom_STM_Event_Handler+0x12e>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 8017ed2:	2301      	movs	r3, #1
 8017ed4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            /* USER CODE END CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
          } /* if (attribute_modified->Attr_Handle == (CustomContext.CustomCharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))*/
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */
          break;
 8017ed8:	e011      	b.n	8017efe <Custom_STM_Event_Handler+0x12e>
 8017eda:	e010      	b.n	8017efe <Custom_STM_Event_Handler+0x12e>
		case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
        {
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
          notification_complete = (aci_gatt_notification_complete_event_rp0*)blecore_evt->data;
 8017edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ede:	3302      	adds	r3, #2
 8017ee0:	623b      	str	r3, [r7, #32]
          Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 8017ee2:	2303      	movs	r3, #3
 8017ee4:	723b      	strb	r3, [r7, #8]
          Notification.AttrHandle = notification_complete->Attr_Handle;
 8017ee6:	6a3b      	ldr	r3, [r7, #32]
 8017ee8:	881b      	ldrh	r3, [r3, #0]
 8017eea:	b29b      	uxth	r3, r3
 8017eec:	833b      	strh	r3, [r7, #24]
          Custom_STM_App_Notification(&Notification);
 8017eee:	f107 0308 	add.w	r3, r7, #8
 8017ef2:	4618      	mov	r0, r3
 8017ef4:	f7ff ff34 	bl	8017d60 <Custom_STM_App_Notification>
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
          break;
 8017ef8:	e002      	b.n	8017f00 <Custom_STM_Event_Handler+0x130>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 8017efa:	bf00      	nop
 8017efc:	e002      	b.n	8017f04 <Custom_STM_Event_Handler+0x134>
          break;
 8017efe:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8017f00:	e000      	b.n	8017f04 <Custom_STM_Event_Handler+0x134>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 8017f02:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 8017f04:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end Custom_STM_Event_Handler */
 8017f08:	4618      	mov	r0, r3
 8017f0a:	3730      	adds	r7, #48	@ 0x30
 8017f0c:	46bd      	mov	sp, r7
 8017f0e:	bd80      	pop	{r7, pc}
 8017f10:	20001568 	.word	0x20001568

08017f14 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 8017f14:	b580      	push	{r7, lr}
 8017f16:	b08c      	sub	sp, #48	@ 0x30
 8017f18:	af06      	add	r7, sp, #24

  Char_UUID_t  uuid;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8017f1a:	2392      	movs	r3, #146	@ 0x92
 8017f1c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 8017f1e:	484f      	ldr	r0, [pc, #316]	@ (801805c <SVCCTL_InitCustomSvc+0x148>)
 8017f20:	f7fd ffb6 	bl	8015e90 <SVCCTL_RegisterSvcHandler>
   *                              = 6
   *
   * This value doesn't take into account number of descriptors manually added
   * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
   */
  max_attr_record = 6;
 8017f24:	2306      	movs	r3, #6
 8017f26:	75bb      	strb	r3, [r7, #22]
  /* USER CODE BEGIN SVCCTL_InitService */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService */

  COPY_BPSERVICE_UUID(uuid.Char_UUID_128);
 8017f28:	238f      	movs	r3, #143	@ 0x8f
 8017f2a:	713b      	strb	r3, [r7, #4]
 8017f2c:	23e5      	movs	r3, #229	@ 0xe5
 8017f2e:	717b      	strb	r3, [r7, #5]
 8017f30:	23b3      	movs	r3, #179	@ 0xb3
 8017f32:	71bb      	strb	r3, [r7, #6]
 8017f34:	23d5      	movs	r3, #213	@ 0xd5
 8017f36:	71fb      	strb	r3, [r7, #7]
 8017f38:	232e      	movs	r3, #46	@ 0x2e
 8017f3a:	723b      	strb	r3, [r7, #8]
 8017f3c:	237f      	movs	r3, #127	@ 0x7f
 8017f3e:	727b      	strb	r3, [r7, #9]
 8017f40:	234a      	movs	r3, #74	@ 0x4a
 8017f42:	72bb      	strb	r3, [r7, #10]
 8017f44:	2398      	movs	r3, #152	@ 0x98
 8017f46:	72fb      	strb	r3, [r7, #11]
 8017f48:	232a      	movs	r3, #42	@ 0x2a
 8017f4a:	733b      	strb	r3, [r7, #12]
 8017f4c:	2348      	movs	r3, #72	@ 0x48
 8017f4e:	737b      	strb	r3, [r7, #13]
 8017f50:	237a      	movs	r3, #122	@ 0x7a
 8017f52:	73bb      	strb	r3, [r7, #14]
 8017f54:	23cc      	movs	r3, #204	@ 0xcc
 8017f56:	73fb      	strb	r3, [r7, #15]
 8017f58:	2300      	movs	r3, #0
 8017f5a:	743b      	strb	r3, [r7, #16]
 8017f5c:	2300      	movs	r3, #0
 8017f5e:	747b      	strb	r3, [r7, #17]
 8017f60:	2300      	movs	r3, #0
 8017f62:	74bb      	strb	r3, [r7, #18]
 8017f64:	2300      	movs	r3, #0
 8017f66:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 8017f68:	7dbb      	ldrb	r3, [r7, #22]
 8017f6a:	1d39      	adds	r1, r7, #4
 8017f6c:	4a3c      	ldr	r2, [pc, #240]	@ (8018060 <SVCCTL_InitCustomSvc+0x14c>)
 8017f6e:	9200      	str	r2, [sp, #0]
 8017f70:	2201      	movs	r2, #1
 8017f72:	2002      	movs	r0, #2
 8017f74:	f7fd fa00 	bl	8015378 <aci_gatt_add_service>
 8017f78:	4603      	mov	r3, r0
 8017f7a:	75fb      	strb	r3, [r7, #23]
  }

  /**
   *  charWrite
   */
  COPY_CHARWRITE_UUID(uuid.Char_UUID_128);
 8017f7c:	2319      	movs	r3, #25
 8017f7e:	713b      	strb	r3, [r7, #4]
 8017f80:	23ed      	movs	r3, #237	@ 0xed
 8017f82:	717b      	strb	r3, [r7, #5]
 8017f84:	2382      	movs	r3, #130	@ 0x82
 8017f86:	71bb      	strb	r3, [r7, #6]
 8017f88:	23ae      	movs	r3, #174	@ 0xae
 8017f8a:	71fb      	strb	r3, [r7, #7]
 8017f8c:	23ed      	movs	r3, #237	@ 0xed
 8017f8e:	723b      	strb	r3, [r7, #8]
 8017f90:	2321      	movs	r3, #33	@ 0x21
 8017f92:	727b      	strb	r3, [r7, #9]
 8017f94:	234c      	movs	r3, #76	@ 0x4c
 8017f96:	72bb      	strb	r3, [r7, #10]
 8017f98:	239d      	movs	r3, #157	@ 0x9d
 8017f9a:	72fb      	strb	r3, [r7, #11]
 8017f9c:	2341      	movs	r3, #65	@ 0x41
 8017f9e:	733b      	strb	r3, [r7, #12]
 8017fa0:	2345      	movs	r3, #69	@ 0x45
 8017fa2:	737b      	strb	r3, [r7, #13]
 8017fa4:	2322      	movs	r3, #34	@ 0x22
 8017fa6:	73bb      	strb	r3, [r7, #14]
 8017fa8:	238e      	movs	r3, #142	@ 0x8e
 8017faa:	73fb      	strb	r3, [r7, #15]
 8017fac:	2300      	movs	r3, #0
 8017fae:	743b      	strb	r3, [r7, #16]
 8017fb0:	2300      	movs	r3, #0
 8017fb2:	747b      	strb	r3, [r7, #17]
 8017fb4:	2300      	movs	r3, #0
 8017fb6:	74bb      	strb	r3, [r7, #18]
 8017fb8:	2300      	movs	r3, #0
 8017fba:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomBpserviceHdle,
 8017fbc:	4b28      	ldr	r3, [pc, #160]	@ (8018060 <SVCCTL_InitCustomSvc+0x14c>)
 8017fbe:	8818      	ldrh	r0, [r3, #0]
 8017fc0:	4b28      	ldr	r3, [pc, #160]	@ (8018064 <SVCCTL_InitCustomSvc+0x150>)
 8017fc2:	881b      	ldrh	r3, [r3, #0]
 8017fc4:	1d3a      	adds	r2, r7, #4
 8017fc6:	4928      	ldr	r1, [pc, #160]	@ (8018068 <SVCCTL_InitCustomSvc+0x154>)
 8017fc8:	9105      	str	r1, [sp, #20]
 8017fca:	2100      	movs	r1, #0
 8017fcc:	9104      	str	r1, [sp, #16]
 8017fce:	2110      	movs	r1, #16
 8017fd0:	9103      	str	r1, [sp, #12]
 8017fd2:	2101      	movs	r1, #1
 8017fd4:	9102      	str	r1, [sp, #8]
 8017fd6:	2100      	movs	r1, #0
 8017fd8:	9101      	str	r1, [sp, #4]
 8017fda:	2108      	movs	r1, #8
 8017fdc:	9100      	str	r1, [sp, #0]
 8017fde:	2102      	movs	r1, #2
 8017fe0:	f7fd faa0 	bl	8015524 <aci_gatt_add_char>
 8017fe4:	4603      	mov	r3, r0
 8017fe6:	75fb      	strb	r3, [r7, #23]

  /* USER CODE END SVCCTL_Init_Service1_Char1 */
  /**
   *  sendnum
   */
  COPY_SENDNUM_UUID(uuid.Char_UUID_128);
 8017fe8:	2319      	movs	r3, #25
 8017fea:	713b      	strb	r3, [r7, #4]
 8017fec:	23ed      	movs	r3, #237	@ 0xed
 8017fee:	717b      	strb	r3, [r7, #5]
 8017ff0:	2382      	movs	r3, #130	@ 0x82
 8017ff2:	71bb      	strb	r3, [r7, #6]
 8017ff4:	23ae      	movs	r3, #174	@ 0xae
 8017ff6:	71fb      	strb	r3, [r7, #7]
 8017ff8:	23ed      	movs	r3, #237	@ 0xed
 8017ffa:	723b      	strb	r3, [r7, #8]
 8017ffc:	2321      	movs	r3, #33	@ 0x21
 8017ffe:	727b      	strb	r3, [r7, #9]
 8018000:	234c      	movs	r3, #76	@ 0x4c
 8018002:	72bb      	strb	r3, [r7, #10]
 8018004:	239d      	movs	r3, #157	@ 0x9d
 8018006:	72fb      	strb	r3, [r7, #11]
 8018008:	2341      	movs	r3, #65	@ 0x41
 801800a:	733b      	strb	r3, [r7, #12]
 801800c:	2345      	movs	r3, #69	@ 0x45
 801800e:	737b      	strb	r3, [r7, #13]
 8018010:	2322      	movs	r3, #34	@ 0x22
 8018012:	73bb      	strb	r3, [r7, #14]
 8018014:	238e      	movs	r3, #142	@ 0x8e
 8018016:	73fb      	strb	r3, [r7, #15]
 8018018:	2301      	movs	r3, #1
 801801a:	743b      	strb	r3, [r7, #16]
 801801c:	2300      	movs	r3, #0
 801801e:	747b      	strb	r3, [r7, #17]
 8018020:	2300      	movs	r3, #0
 8018022:	74bb      	strb	r3, [r7, #18]
 8018024:	2300      	movs	r3, #0
 8018026:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomBpserviceHdle,
 8018028:	4b0d      	ldr	r3, [pc, #52]	@ (8018060 <SVCCTL_InitCustomSvc+0x14c>)
 801802a:	8818      	ldrh	r0, [r3, #0]
 801802c:	4b0f      	ldr	r3, [pc, #60]	@ (801806c <SVCCTL_InitCustomSvc+0x158>)
 801802e:	881b      	ldrh	r3, [r3, #0]
 8018030:	1d3a      	adds	r2, r7, #4
 8018032:	490f      	ldr	r1, [pc, #60]	@ (8018070 <SVCCTL_InitCustomSvc+0x15c>)
 8018034:	9105      	str	r1, [sp, #20]
 8018036:	2100      	movs	r1, #0
 8018038:	9104      	str	r1, [sp, #16]
 801803a:	2110      	movs	r1, #16
 801803c:	9103      	str	r1, [sp, #12]
 801803e:	2107      	movs	r1, #7
 8018040:	9102      	str	r1, [sp, #8]
 8018042:	2100      	movs	r1, #0
 8018044:	9101      	str	r1, [sp, #4]
 8018046:	2110      	movs	r1, #16
 8018048:	9100      	str	r1, [sp, #0]
 801804a:	2102      	movs	r1, #2
 801804c:	f7fd fa6a 	bl	8015524 <aci_gatt_add_char>
 8018050:	4603      	mov	r3, r0
 8018052:	75fb      	strb	r3, [r7, #23]

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 8018054:	bf00      	nop
}
 8018056:	3718      	adds	r7, #24
 8018058:	46bd      	mov	sp, r7
 801805a:	bd80      	pop	{r7, pc}
 801805c:	08017dd1 	.word	0x08017dd1
 8018060:	20001568 	.word	0x20001568
 8018064:	200000d2 	.word	0x200000d2
 8018068:	2000156a 	.word	0x2000156a
 801806c:	200000d4 	.word	0x200000d4
 8018070:	2000156c 	.word	0x2000156c

08018074 <LL_PWR_EnableBootC2>:
{
 8018074:	b480      	push	{r7}
 8018076:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8018078:	4b05      	ldr	r3, [pc, #20]	@ (8018090 <LL_PWR_EnableBootC2+0x1c>)
 801807a:	68db      	ldr	r3, [r3, #12]
 801807c:	4a04      	ldr	r2, [pc, #16]	@ (8018090 <LL_PWR_EnableBootC2+0x1c>)
 801807e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8018082:	60d3      	str	r3, [r2, #12]
}
 8018084:	bf00      	nop
 8018086:	46bd      	mov	sp, r7
 8018088:	f85d 7b04 	ldr.w	r7, [sp], #4
 801808c:	4770      	bx	lr
 801808e:	bf00      	nop
 8018090:	58000400 	.word	0x58000400

08018094 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8018094:	b480      	push	{r7}
 8018096:	b083      	sub	sp, #12
 8018098:	af00      	add	r7, sp, #0
 801809a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 801809c:	4b06      	ldr	r3, [pc, #24]	@ (80180b8 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 801809e:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80180a2:	4905      	ldr	r1, [pc, #20]	@ (80180b8 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80180a4:	687b      	ldr	r3, [r7, #4]
 80180a6:	4313      	orrs	r3, r2
 80180a8:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 80180ac:	bf00      	nop
 80180ae:	370c      	adds	r7, #12
 80180b0:	46bd      	mov	sp, r7
 80180b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180b6:	4770      	bx	lr
 80180b8:	58000800 	.word	0x58000800

080180bc <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80180bc:	b480      	push	{r7}
 80180be:	b083      	sub	sp, #12
 80180c0:	af00      	add	r7, sp, #0
 80180c2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80180c4:	4b05      	ldr	r3, [pc, #20]	@ (80180dc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80180c6:	6a1a      	ldr	r2, [r3, #32]
 80180c8:	4904      	ldr	r1, [pc, #16]	@ (80180dc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80180ca:	687b      	ldr	r3, [r7, #4]
 80180cc:	4313      	orrs	r3, r2
 80180ce:	620b      	str	r3, [r1, #32]
}
 80180d0:	bf00      	nop
 80180d2:	370c      	adds	r7, #12
 80180d4:	46bd      	mov	sp, r7
 80180d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180da:	4770      	bx	lr
 80180dc:	58000800 	.word	0x58000800

080180e0 <LL_AHB3_GRP1_EnableClock>:
{
 80180e0:	b480      	push	{r7}
 80180e2:	b085      	sub	sp, #20
 80180e4:	af00      	add	r7, sp, #0
 80180e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80180e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80180ec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80180ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80180f2:	687b      	ldr	r3, [r7, #4]
 80180f4:	4313      	orrs	r3, r2
 80180f6:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80180f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80180fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80180fe:	687b      	ldr	r3, [r7, #4]
 8018100:	4013      	ands	r3, r2
 8018102:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8018104:	68fb      	ldr	r3, [r7, #12]
}
 8018106:	bf00      	nop
 8018108:	3714      	adds	r7, #20
 801810a:	46bd      	mov	sp, r7
 801810c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018110:	4770      	bx	lr

08018112 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8018112:	b480      	push	{r7}
 8018114:	b085      	sub	sp, #20
 8018116:	af00      	add	r7, sp, #0
 8018118:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 801811a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801811e:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8018122:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8018126:	687b      	ldr	r3, [r7, #4]
 8018128:	4313      	orrs	r3, r2
 801812a:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 801812e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8018132:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8018136:	687b      	ldr	r3, [r7, #4]
 8018138:	4013      	ands	r3, r2
 801813a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801813c:	68fb      	ldr	r3, [r7, #12]
}
 801813e:	bf00      	nop
 8018140:	3714      	adds	r7, #20
 8018142:	46bd      	mov	sp, r7
 8018144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018148:	4770      	bx	lr

0801814a <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 801814a:	b480      	push	{r7}
 801814c:	b083      	sub	sp, #12
 801814e:	af00      	add	r7, sp, #0
 8018150:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8018152:	687b      	ldr	r3, [r7, #4]
 8018154:	681b      	ldr	r3, [r3, #0]
 8018156:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801815a:	687b      	ldr	r3, [r7, #4]
 801815c:	601a      	str	r2, [r3, #0]
}
 801815e:	bf00      	nop
 8018160:	370c      	adds	r7, #12
 8018162:	46bd      	mov	sp, r7
 8018164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018168:	4770      	bx	lr

0801816a <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 801816a:	b480      	push	{r7}
 801816c:	b083      	sub	sp, #12
 801816e:	af00      	add	r7, sp, #0
 8018170:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8018172:	687b      	ldr	r3, [r7, #4]
 8018174:	681b      	ldr	r3, [r3, #0]
 8018176:	f043 0201 	orr.w	r2, r3, #1
 801817a:	687b      	ldr	r3, [r7, #4]
 801817c:	601a      	str	r2, [r3, #0]
}
 801817e:	bf00      	nop
 8018180:	370c      	adds	r7, #12
 8018182:	46bd      	mov	sp, r7
 8018184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018188:	4770      	bx	lr

0801818a <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 801818a:	b480      	push	{r7}
 801818c:	b083      	sub	sp, #12
 801818e:	af00      	add	r7, sp, #0
 8018190:	6078      	str	r0, [r7, #4]
 8018192:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8018194:	687b      	ldr	r3, [r7, #4]
 8018196:	685a      	ldr	r2, [r3, #4]
 8018198:	683b      	ldr	r3, [r7, #0]
 801819a:	041b      	lsls	r3, r3, #16
 801819c:	43db      	mvns	r3, r3
 801819e:	401a      	ands	r2, r3
 80181a0:	687b      	ldr	r3, [r7, #4]
 80181a2:	605a      	str	r2, [r3, #4]
}
 80181a4:	bf00      	nop
 80181a6:	370c      	adds	r7, #12
 80181a8:	46bd      	mov	sp, r7
 80181aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181ae:	4770      	bx	lr

080181b0 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80181b0:	b480      	push	{r7}
 80181b2:	b083      	sub	sp, #12
 80181b4:	af00      	add	r7, sp, #0
 80181b6:	6078      	str	r0, [r7, #4]
 80181b8:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80181ba:	687b      	ldr	r3, [r7, #4]
 80181bc:	685a      	ldr	r2, [r3, #4]
 80181be:	683b      	ldr	r3, [r7, #0]
 80181c0:	041b      	lsls	r3, r3, #16
 80181c2:	431a      	orrs	r2, r3
 80181c4:	687b      	ldr	r3, [r7, #4]
 80181c6:	605a      	str	r2, [r3, #4]
}
 80181c8:	bf00      	nop
 80181ca:	370c      	adds	r7, #12
 80181cc:	46bd      	mov	sp, r7
 80181ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181d2:	4770      	bx	lr

080181d4 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80181d4:	b480      	push	{r7}
 80181d6:	b083      	sub	sp, #12
 80181d8:	af00      	add	r7, sp, #0
 80181da:	6078      	str	r0, [r7, #4]
 80181dc:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80181de:	687b      	ldr	r3, [r7, #4]
 80181e0:	685a      	ldr	r2, [r3, #4]
 80181e2:	683b      	ldr	r3, [r7, #0]
 80181e4:	43db      	mvns	r3, r3
 80181e6:	401a      	ands	r2, r3
 80181e8:	687b      	ldr	r3, [r7, #4]
 80181ea:	605a      	str	r2, [r3, #4]
}
 80181ec:	bf00      	nop
 80181ee:	370c      	adds	r7, #12
 80181f0:	46bd      	mov	sp, r7
 80181f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181f6:	4770      	bx	lr

080181f8 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80181f8:	b480      	push	{r7}
 80181fa:	b083      	sub	sp, #12
 80181fc:	af00      	add	r7, sp, #0
 80181fe:	6078      	str	r0, [r7, #4]
 8018200:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8018202:	687b      	ldr	r3, [r7, #4]
 8018204:	683a      	ldr	r2, [r7, #0]
 8018206:	609a      	str	r2, [r3, #8]
}
 8018208:	bf00      	nop
 801820a:	370c      	adds	r7, #12
 801820c:	46bd      	mov	sp, r7
 801820e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018212:	4770      	bx	lr

08018214 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8018214:	b480      	push	{r7}
 8018216:	b083      	sub	sp, #12
 8018218:	af00      	add	r7, sp, #0
 801821a:	6078      	str	r0, [r7, #4]
 801821c:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 801821e:	683b      	ldr	r3, [r7, #0]
 8018220:	041a      	lsls	r2, r3, #16
 8018222:	687b      	ldr	r3, [r7, #4]
 8018224:	609a      	str	r2, [r3, #8]
}
 8018226:	bf00      	nop
 8018228:	370c      	adds	r7, #12
 801822a:	46bd      	mov	sp, r7
 801822c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018230:	4770      	bx	lr

08018232 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8018232:	b480      	push	{r7}
 8018234:	b083      	sub	sp, #12
 8018236:	af00      	add	r7, sp, #0
 8018238:	6078      	str	r0, [r7, #4]
 801823a:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 801823c:	687b      	ldr	r3, [r7, #4]
 801823e:	68da      	ldr	r2, [r3, #12]
 8018240:	683b      	ldr	r3, [r7, #0]
 8018242:	4013      	ands	r3, r2
 8018244:	683a      	ldr	r2, [r7, #0]
 8018246:	429a      	cmp	r2, r3
 8018248:	d101      	bne.n	801824e <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 801824a:	2301      	movs	r3, #1
 801824c:	e000      	b.n	8018250 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 801824e:	2300      	movs	r3, #0
}
 8018250:	4618      	mov	r0, r3
 8018252:	370c      	adds	r7, #12
 8018254:	46bd      	mov	sp, r7
 8018256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801825a:	4770      	bx	lr

0801825c <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 801825c:	b480      	push	{r7}
 801825e:	b083      	sub	sp, #12
 8018260:	af00      	add	r7, sp, #0
 8018262:	6078      	str	r0, [r7, #4]
 8018264:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8018266:	687b      	ldr	r3, [r7, #4]
 8018268:	69da      	ldr	r2, [r3, #28]
 801826a:	683b      	ldr	r3, [r7, #0]
 801826c:	4013      	ands	r3, r2
 801826e:	683a      	ldr	r2, [r7, #0]
 8018270:	429a      	cmp	r2, r3
 8018272:	d101      	bne.n	8018278 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8018274:	2301      	movs	r3, #1
 8018276:	e000      	b.n	801827a <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8018278:	2300      	movs	r3, #0
}
 801827a:	4618      	mov	r0, r3
 801827c:	370c      	adds	r7, #12
 801827e:	46bd      	mov	sp, r7
 8018280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018284:	4770      	bx	lr
	...

08018288 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8018288:	b580      	push	{r7, lr}
 801828a:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 801828c:	2102      	movs	r1, #2
 801828e:	4818      	ldr	r0, [pc, #96]	@ (80182f0 <HW_IPCC_Rx_Handler+0x68>)
 8018290:	f7ff ffe4 	bl	801825c <LL_C2_IPCC_IsActiveFlag_CHx>
 8018294:	4603      	mov	r3, r0
 8018296:	2b00      	cmp	r3, #0
 8018298:	d008      	beq.n	80182ac <HW_IPCC_Rx_Handler+0x24>
 801829a:	4b15      	ldr	r3, [pc, #84]	@ (80182f0 <HW_IPCC_Rx_Handler+0x68>)
 801829c:	685b      	ldr	r3, [r3, #4]
 801829e:	f003 0302 	and.w	r3, r3, #2
 80182a2:	2b00      	cmp	r3, #0
 80182a4:	d102      	bne.n	80182ac <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 80182a6:	f000 f8d5 	bl	8018454 <HW_IPCC_SYS_EvtHandler>
 80182aa:	e01e      	b.n	80182ea <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 80182ac:	2101      	movs	r1, #1
 80182ae:	4810      	ldr	r0, [pc, #64]	@ (80182f0 <HW_IPCC_Rx_Handler+0x68>)
 80182b0:	f7ff ffd4 	bl	801825c <LL_C2_IPCC_IsActiveFlag_CHx>
 80182b4:	4603      	mov	r3, r0
 80182b6:	2b00      	cmp	r3, #0
 80182b8:	d008      	beq.n	80182cc <HW_IPCC_Rx_Handler+0x44>
 80182ba:	4b0d      	ldr	r3, [pc, #52]	@ (80182f0 <HW_IPCC_Rx_Handler+0x68>)
 80182bc:	685b      	ldr	r3, [r3, #4]
 80182be:	f003 0301 	and.w	r3, r3, #1
 80182c2:	2b00      	cmp	r3, #0
 80182c4:	d102      	bne.n	80182cc <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 80182c6:	f000 f889 	bl	80183dc <HW_IPCC_BLE_EvtHandler>
 80182ca:	e00e      	b.n	80182ea <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 80182cc:	2108      	movs	r1, #8
 80182ce:	4808      	ldr	r0, [pc, #32]	@ (80182f0 <HW_IPCC_Rx_Handler+0x68>)
 80182d0:	f7ff ffc4 	bl	801825c <LL_C2_IPCC_IsActiveFlag_CHx>
 80182d4:	4603      	mov	r3, r0
 80182d6:	2b00      	cmp	r3, #0
 80182d8:	d008      	beq.n	80182ec <HW_IPCC_Rx_Handler+0x64>
 80182da:	4b05      	ldr	r3, [pc, #20]	@ (80182f0 <HW_IPCC_Rx_Handler+0x68>)
 80182dc:	685b      	ldr	r3, [r3, #4]
 80182de:	f003 0308 	and.w	r3, r3, #8
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	d102      	bne.n	80182ec <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 80182e6:	f000 f901 	bl	80184ec <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 80182ea:	bf00      	nop
 80182ec:	bf00      	nop
}
 80182ee:	bd80      	pop	{r7, pc}
 80182f0:	58000c00 	.word	0x58000c00

080182f4 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 80182f4:	b580      	push	{r7, lr}
 80182f6:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 80182f8:	2102      	movs	r1, #2
 80182fa:	4818      	ldr	r0, [pc, #96]	@ (801835c <HW_IPCC_Tx_Handler+0x68>)
 80182fc:	f7ff ff99 	bl	8018232 <LL_C1_IPCC_IsActiveFlag_CHx>
 8018300:	4603      	mov	r3, r0
 8018302:	2b00      	cmp	r3, #0
 8018304:	d108      	bne.n	8018318 <HW_IPCC_Tx_Handler+0x24>
 8018306:	4b15      	ldr	r3, [pc, #84]	@ (801835c <HW_IPCC_Tx_Handler+0x68>)
 8018308:	685b      	ldr	r3, [r3, #4]
 801830a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801830e:	2b00      	cmp	r3, #0
 8018310:	d102      	bne.n	8018318 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8018312:	f000 f893 	bl	801843c <HW_IPCC_SYS_CmdEvtHandler>
 8018316:	e01e      	b.n	8018356 <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8018318:	2108      	movs	r1, #8
 801831a:	4810      	ldr	r0, [pc, #64]	@ (801835c <HW_IPCC_Tx_Handler+0x68>)
 801831c:	f7ff ff89 	bl	8018232 <LL_C1_IPCC_IsActiveFlag_CHx>
 8018320:	4603      	mov	r3, r0
 8018322:	2b00      	cmp	r3, #0
 8018324:	d108      	bne.n	8018338 <HW_IPCC_Tx_Handler+0x44>
 8018326:	4b0d      	ldr	r3, [pc, #52]	@ (801835c <HW_IPCC_Tx_Handler+0x68>)
 8018328:	685b      	ldr	r3, [r3, #4]
 801832a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801832e:	2b00      	cmp	r3, #0
 8018330:	d102      	bne.n	8018338 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 8018332:	f000 f8bd 	bl	80184b0 <HW_IPCC_MM_FreeBufHandler>
 8018336:	e00e      	b.n	8018356 <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8018338:	2120      	movs	r1, #32
 801833a:	4808      	ldr	r0, [pc, #32]	@ (801835c <HW_IPCC_Tx_Handler+0x68>)
 801833c:	f7ff ff79 	bl	8018232 <LL_C1_IPCC_IsActiveFlag_CHx>
 8018340:	4603      	mov	r3, r0
 8018342:	2b00      	cmp	r3, #0
 8018344:	d108      	bne.n	8018358 <HW_IPCC_Tx_Handler+0x64>
 8018346:	4b05      	ldr	r3, [pc, #20]	@ (801835c <HW_IPCC_Tx_Handler+0x68>)
 8018348:	685b      	ldr	r3, [r3, #4]
 801834a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801834e:	2b00      	cmp	r3, #0
 8018350:	d102      	bne.n	8018358 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8018352:	f000 f84f 	bl	80183f4 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8018356:	bf00      	nop
 8018358:	bf00      	nop
}
 801835a:	bd80      	pop	{r7, pc}
 801835c:	58000c00 	.word	0x58000c00

08018360 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8018360:	b580      	push	{r7, lr}
 8018362:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8018364:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8018368:	f7ff fed3 	bl	8018112 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 801836c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8018370:	f7ff fea4 	bl	80180bc <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8018374:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8018378:	f7ff fe8c 	bl	8018094 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 801837c:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 801837e:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8018380:	f7ff fe78 	bl	8018074 <LL_PWR_EnableBootC2>

  return;
 8018384:	bf00      	nop
}
 8018386:	bd80      	pop	{r7, pc}

08018388 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8018388:	b580      	push	{r7, lr}
 801838a:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 801838c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8018390:	f7ff fea6 	bl	80180e0 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8018394:	4806      	ldr	r0, [pc, #24]	@ (80183b0 <HW_IPCC_Init+0x28>)
 8018396:	f7ff fee8 	bl	801816a <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 801839a:	4805      	ldr	r0, [pc, #20]	@ (80183b0 <HW_IPCC_Init+0x28>)
 801839c:	f7ff fed5 	bl	801814a <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80183a0:	202c      	movs	r0, #44	@ 0x2c
 80183a2:	f7f0 f906 	bl	80085b2 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80183a6:	202d      	movs	r0, #45	@ 0x2d
 80183a8:	f7f0 f903 	bl	80085b2 <HAL_NVIC_EnableIRQ>

  return;
 80183ac:	bf00      	nop
}
 80183ae:	bd80      	pop	{r7, pc}
 80183b0:	58000c00 	.word	0x58000c00

080183b4 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 80183b4:	b580      	push	{r7, lr}
 80183b6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80183b8:	2101      	movs	r1, #1
 80183ba:	4802      	ldr	r0, [pc, #8]	@ (80183c4 <HW_IPCC_BLE_Init+0x10>)
 80183bc:	f7ff ff0a 	bl	80181d4 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80183c0:	bf00      	nop
}
 80183c2:	bd80      	pop	{r7, pc}
 80183c4:	58000c00 	.word	0x58000c00

080183c8 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 80183c8:	b580      	push	{r7, lr}
 80183ca:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 80183cc:	2101      	movs	r1, #1
 80183ce:	4802      	ldr	r0, [pc, #8]	@ (80183d8 <HW_IPCC_BLE_SendCmd+0x10>)
 80183d0:	f7ff ff20 	bl	8018214 <LL_C1_IPCC_SetFlag_CHx>

  return;
 80183d4:	bf00      	nop
}
 80183d6:	bd80      	pop	{r7, pc}
 80183d8:	58000c00 	.word	0x58000c00

080183dc <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 80183dc:	b580      	push	{r7, lr}
 80183de:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 80183e0:	f7fe fa1a 	bl	8016818 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80183e4:	2101      	movs	r1, #1
 80183e6:	4802      	ldr	r0, [pc, #8]	@ (80183f0 <HW_IPCC_BLE_EvtHandler+0x14>)
 80183e8:	f7ff ff06 	bl	80181f8 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80183ec:	bf00      	nop
}
 80183ee:	bd80      	pop	{r7, pc}
 80183f0:	58000c00 	.word	0x58000c00

080183f4 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 80183f4:	b580      	push	{r7, lr}
 80183f6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 80183f8:	2120      	movs	r1, #32
 80183fa:	4803      	ldr	r0, [pc, #12]	@ (8018408 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 80183fc:	f7ff fed8 	bl	80181b0 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 8018400:	f7fe fa3a 	bl	8016878 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8018404:	bf00      	nop
}
 8018406:	bd80      	pop	{r7, pc}
 8018408:	58000c00 	.word	0x58000c00

0801840c <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 801840c:	b580      	push	{r7, lr}
 801840e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8018410:	2102      	movs	r1, #2
 8018412:	4802      	ldr	r0, [pc, #8]	@ (801841c <HW_IPCC_SYS_Init+0x10>)
 8018414:	f7ff fede 	bl	80181d4 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8018418:	bf00      	nop
}
 801841a:	bd80      	pop	{r7, pc}
 801841c:	58000c00 	.word	0x58000c00

08018420 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8018420:	b580      	push	{r7, lr}
 8018422:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8018424:	2102      	movs	r1, #2
 8018426:	4804      	ldr	r0, [pc, #16]	@ (8018438 <HW_IPCC_SYS_SendCmd+0x18>)
 8018428:	f7ff fef4 	bl	8018214 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 801842c:	2102      	movs	r1, #2
 801842e:	4802      	ldr	r0, [pc, #8]	@ (8018438 <HW_IPCC_SYS_SendCmd+0x18>)
 8018430:	f7ff feab 	bl	801818a <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8018434:	bf00      	nop
}
 8018436:	bd80      	pop	{r7, pc}
 8018438:	58000c00 	.word	0x58000c00

0801843c <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 801843c:	b580      	push	{r7, lr}
 801843e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8018440:	2102      	movs	r1, #2
 8018442:	4803      	ldr	r0, [pc, #12]	@ (8018450 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 8018444:	f7ff feb4 	bl	80181b0 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 8018448:	f7fe fa66 	bl	8016918 <HW_IPCC_SYS_CmdEvtNot>

  return;
 801844c:	bf00      	nop
}
 801844e:	bd80      	pop	{r7, pc}
 8018450:	58000c00 	.word	0x58000c00

08018454 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8018454:	b580      	push	{r7, lr}
 8018456:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8018458:	f7fe fa74 	bl	8016944 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 801845c:	2102      	movs	r1, #2
 801845e:	4802      	ldr	r0, [pc, #8]	@ (8018468 <HW_IPCC_SYS_EvtHandler+0x14>)
 8018460:	f7ff feca 	bl	80181f8 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8018464:	bf00      	nop
}
 8018466:	bd80      	pop	{r7, pc}
 8018468:	58000c00 	.word	0x58000c00

0801846c <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 801846c:	b580      	push	{r7, lr}
 801846e:	b082      	sub	sp, #8
 8018470:	af00      	add	r7, sp, #0
 8018472:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8018474:	2108      	movs	r1, #8
 8018476:	480c      	ldr	r0, [pc, #48]	@ (80184a8 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8018478:	f7ff fedb 	bl	8018232 <LL_C1_IPCC_IsActiveFlag_CHx>
 801847c:	4603      	mov	r3, r0
 801847e:	2b00      	cmp	r3, #0
 8018480:	d007      	beq.n	8018492 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 8018482:	4a0a      	ldr	r2, [pc, #40]	@ (80184ac <HW_IPCC_MM_SendFreeBuf+0x40>)
 8018484:	687b      	ldr	r3, [r7, #4]
 8018486:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8018488:	2108      	movs	r1, #8
 801848a:	4807      	ldr	r0, [pc, #28]	@ (80184a8 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 801848c:	f7ff fe7d 	bl	801818a <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8018490:	e006      	b.n	80184a0 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 8018492:	687b      	ldr	r3, [r7, #4]
 8018494:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8018496:	2108      	movs	r1, #8
 8018498:	4803      	ldr	r0, [pc, #12]	@ (80184a8 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 801849a:	f7ff febb 	bl	8018214 <LL_C1_IPCC_SetFlag_CHx>
  return;
 801849e:	bf00      	nop
}
 80184a0:	3708      	adds	r7, #8
 80184a2:	46bd      	mov	sp, r7
 80184a4:	bd80      	pop	{r7, pc}
 80184a6:	bf00      	nop
 80184a8:	58000c00 	.word	0x58000c00
 80184ac:	20001570 	.word	0x20001570

080184b0 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 80184b0:	b580      	push	{r7, lr}
 80184b2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80184b4:	2108      	movs	r1, #8
 80184b6:	4806      	ldr	r0, [pc, #24]	@ (80184d0 <HW_IPCC_MM_FreeBufHandler+0x20>)
 80184b8:	f7ff fe7a 	bl	80181b0 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 80184bc:	4b05      	ldr	r3, [pc, #20]	@ (80184d4 <HW_IPCC_MM_FreeBufHandler+0x24>)
 80184be:	681b      	ldr	r3, [r3, #0]
 80184c0:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80184c2:	2108      	movs	r1, #8
 80184c4:	4802      	ldr	r0, [pc, #8]	@ (80184d0 <HW_IPCC_MM_FreeBufHandler+0x20>)
 80184c6:	f7ff fea5 	bl	8018214 <LL_C1_IPCC_SetFlag_CHx>

  return;
 80184ca:	bf00      	nop
}
 80184cc:	bd80      	pop	{r7, pc}
 80184ce:	bf00      	nop
 80184d0:	58000c00 	.word	0x58000c00
 80184d4:	20001570 	.word	0x20001570

080184d8 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 80184d8:	b580      	push	{r7, lr}
 80184da:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 80184dc:	2108      	movs	r1, #8
 80184de:	4802      	ldr	r0, [pc, #8]	@ (80184e8 <HW_IPCC_TRACES_Init+0x10>)
 80184e0:	f7ff fe78 	bl	80181d4 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80184e4:	bf00      	nop
}
 80184e6:	bd80      	pop	{r7, pc}
 80184e8:	58000c00 	.word	0x58000c00

080184ec <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 80184ec:	b580      	push	{r7, lr}
 80184ee:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 80184f0:	f7fe fad0 	bl	8016a94 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 80184f4:	2108      	movs	r1, #8
 80184f6:	4802      	ldr	r0, [pc, #8]	@ (8018500 <HW_IPCC_TRACES_EvtHandler+0x14>)
 80184f8:	f7ff fe7e 	bl	80181f8 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80184fc:	bf00      	nop
}
 80184fe:	bd80      	pop	{r7, pc}
 8018500:	58000c00 	.word	0x58000c00

08018504 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8018504:	b580      	push	{r7, lr}
 8018506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8018508:	2200      	movs	r2, #0
 801850a:	4912      	ldr	r1, [pc, #72]	@ (8018554 <MX_USB_Device_Init+0x50>)
 801850c:	4812      	ldr	r0, [pc, #72]	@ (8018558 <MX_USB_Device_Init+0x54>)
 801850e:	f7fb f82d 	bl	801356c <USBD_Init>
 8018512:	4603      	mov	r3, r0
 8018514:	2b00      	cmp	r3, #0
 8018516:	d001      	beq.n	801851c <MX_USB_Device_Init+0x18>
    Error_Handler();
 8018518:	f7ea fbe0 	bl	8002cdc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 801851c:	490f      	ldr	r1, [pc, #60]	@ (801855c <MX_USB_Device_Init+0x58>)
 801851e:	480e      	ldr	r0, [pc, #56]	@ (8018558 <MX_USB_Device_Init+0x54>)
 8018520:	f7fb f854 	bl	80135cc <USBD_RegisterClass>
 8018524:	4603      	mov	r3, r0
 8018526:	2b00      	cmp	r3, #0
 8018528:	d001      	beq.n	801852e <MX_USB_Device_Init+0x2a>
    Error_Handler();
 801852a:	f7ea fbd7 	bl	8002cdc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 801852e:	490c      	ldr	r1, [pc, #48]	@ (8018560 <MX_USB_Device_Init+0x5c>)
 8018530:	4809      	ldr	r0, [pc, #36]	@ (8018558 <MX_USB_Device_Init+0x54>)
 8018532:	f7fa ff4b 	bl	80133cc <USBD_CDC_RegisterInterface>
 8018536:	4603      	mov	r3, r0
 8018538:	2b00      	cmp	r3, #0
 801853a:	d001      	beq.n	8018540 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 801853c:	f7ea fbce 	bl	8002cdc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8018540:	4805      	ldr	r0, [pc, #20]	@ (8018558 <MX_USB_Device_Init+0x54>)
 8018542:	f7fb f879 	bl	8013638 <USBD_Start>
 8018546:	4603      	mov	r3, r0
 8018548:	2b00      	cmp	r3, #0
 801854a:	d001      	beq.n	8018550 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 801854c:	f7ea fbc6 	bl	8002cdc <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8018550:	bf00      	nop
 8018552:	bd80      	pop	{r7, pc}
 8018554:	200000ec 	.word	0x200000ec
 8018558:	20001574 	.word	0x20001574
 801855c:	20000044 	.word	0x20000044
 8018560:	200000d8 	.word	0x200000d8

08018564 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8018564:	b580      	push	{r7, lr}
 8018566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8018568:	2200      	movs	r2, #0
 801856a:	4905      	ldr	r1, [pc, #20]	@ (8018580 <CDC_Init_FS+0x1c>)
 801856c:	4805      	ldr	r0, [pc, #20]	@ (8018584 <CDC_Init_FS+0x20>)
 801856e:	f7fa ff47 	bl	8013400 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8018572:	4905      	ldr	r1, [pc, #20]	@ (8018588 <CDC_Init_FS+0x24>)
 8018574:	4803      	ldr	r0, [pc, #12]	@ (8018584 <CDC_Init_FS+0x20>)
 8018576:	f7fa ff65 	bl	8013444 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801857a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801857c:	4618      	mov	r0, r3
 801857e:	bd80      	pop	{r7, pc}
 8018580:	20002050 	.word	0x20002050
 8018584:	20001574 	.word	0x20001574
 8018588:	20001850 	.word	0x20001850

0801858c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801858c:	b480      	push	{r7}
 801858e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8018590:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8018592:	4618      	mov	r0, r3
 8018594:	46bd      	mov	sp, r7
 8018596:	f85d 7b04 	ldr.w	r7, [sp], #4
 801859a:	4770      	bx	lr

0801859c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801859c:	b480      	push	{r7}
 801859e:	b083      	sub	sp, #12
 80185a0:	af00      	add	r7, sp, #0
 80185a2:	4603      	mov	r3, r0
 80185a4:	6039      	str	r1, [r7, #0]
 80185a6:	71fb      	strb	r3, [r7, #7]
 80185a8:	4613      	mov	r3, r2
 80185aa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80185ac:	79fb      	ldrb	r3, [r7, #7]
 80185ae:	2b23      	cmp	r3, #35	@ 0x23
 80185b0:	d84a      	bhi.n	8018648 <CDC_Control_FS+0xac>
 80185b2:	a201      	add	r2, pc, #4	@ (adr r2, 80185b8 <CDC_Control_FS+0x1c>)
 80185b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80185b8:	08018649 	.word	0x08018649
 80185bc:	08018649 	.word	0x08018649
 80185c0:	08018649 	.word	0x08018649
 80185c4:	08018649 	.word	0x08018649
 80185c8:	08018649 	.word	0x08018649
 80185cc:	08018649 	.word	0x08018649
 80185d0:	08018649 	.word	0x08018649
 80185d4:	08018649 	.word	0x08018649
 80185d8:	08018649 	.word	0x08018649
 80185dc:	08018649 	.word	0x08018649
 80185e0:	08018649 	.word	0x08018649
 80185e4:	08018649 	.word	0x08018649
 80185e8:	08018649 	.word	0x08018649
 80185ec:	08018649 	.word	0x08018649
 80185f0:	08018649 	.word	0x08018649
 80185f4:	08018649 	.word	0x08018649
 80185f8:	08018649 	.word	0x08018649
 80185fc:	08018649 	.word	0x08018649
 8018600:	08018649 	.word	0x08018649
 8018604:	08018649 	.word	0x08018649
 8018608:	08018649 	.word	0x08018649
 801860c:	08018649 	.word	0x08018649
 8018610:	08018649 	.word	0x08018649
 8018614:	08018649 	.word	0x08018649
 8018618:	08018649 	.word	0x08018649
 801861c:	08018649 	.word	0x08018649
 8018620:	08018649 	.word	0x08018649
 8018624:	08018649 	.word	0x08018649
 8018628:	08018649 	.word	0x08018649
 801862c:	08018649 	.word	0x08018649
 8018630:	08018649 	.word	0x08018649
 8018634:	08018649 	.word	0x08018649
 8018638:	08018649 	.word	0x08018649
 801863c:	08018649 	.word	0x08018649
 8018640:	08018649 	.word	0x08018649
 8018644:	08018649 	.word	0x08018649
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8018648:	bf00      	nop
  }

  return (USBD_OK);
 801864a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801864c:	4618      	mov	r0, r3
 801864e:	370c      	adds	r7, #12
 8018650:	46bd      	mov	sp, r7
 8018652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018656:	4770      	bx	lr

08018658 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8018658:	b580      	push	{r7, lr}
 801865a:	b084      	sub	sp, #16
 801865c:	af00      	add	r7, sp, #0
 801865e:	6078      	str	r0, [r7, #4]
 8018660:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8018662:	6879      	ldr	r1, [r7, #4]
 8018664:	480f      	ldr	r0, [pc, #60]	@ (80186a4 <CDC_Receive_FS+0x4c>)
 8018666:	f7fa feed 	bl	8013444 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801866a:	480e      	ldr	r0, [pc, #56]	@ (80186a4 <CDC_Receive_FS+0x4c>)
 801866c:	f7fa ff48 	bl	8013500 <USBD_CDC_ReceivePacket>

  memset (usbbuffer, '\0', 64);  // clear the buffer
 8018670:	2240      	movs	r2, #64	@ 0x40
 8018672:	2100      	movs	r1, #0
 8018674:	480c      	ldr	r0, [pc, #48]	@ (80186a8 <CDC_Receive_FS+0x50>)
 8018676:	f002 fe6c 	bl	801b352 <memset>
  uint8_t len = (uint8_t)*Len;
 801867a:	683b      	ldr	r3, [r7, #0]
 801867c:	681b      	ldr	r3, [r3, #0]
 801867e:	73fb      	strb	r3, [r7, #15]
  memcpy((uint8_t *) usbbuffer,(uint8_t *) Buf, len);  // copy the data to the buffer
 8018680:	7bfb      	ldrb	r3, [r7, #15]
 8018682:	461a      	mov	r2, r3
 8018684:	6879      	ldr	r1, [r7, #4]
 8018686:	4808      	ldr	r0, [pc, #32]	@ (80186a8 <CDC_Receive_FS+0x50>)
 8018688:	f002 ff7f 	bl	801b58a <memcpy>
  memset(Buf, '\0', len);
 801868c:	7bfb      	ldrb	r3, [r7, #15]
 801868e:	461a      	mov	r2, r3
 8018690:	2100      	movs	r1, #0
 8018692:	6878      	ldr	r0, [r7, #4]
 8018694:	f002 fe5d 	bl	801b352 <memset>
  return (USBD_OK);
 8018698:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801869a:	4618      	mov	r0, r3
 801869c:	3710      	adds	r7, #16
 801869e:	46bd      	mov	sp, r7
 80186a0:	bd80      	pop	{r7, pc}
 80186a2:	bf00      	nop
 80186a4:	20001574 	.word	0x20001574
 80186a8:	20000af4 	.word	0x20000af4

080186ac <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80186ac:	b580      	push	{r7, lr}
 80186ae:	b084      	sub	sp, #16
 80186b0:	af00      	add	r7, sp, #0
 80186b2:	6078      	str	r0, [r7, #4]
 80186b4:	460b      	mov	r3, r1
 80186b6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80186b8:	2300      	movs	r3, #0
 80186ba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80186bc:	4b0d      	ldr	r3, [pc, #52]	@ (80186f4 <CDC_Transmit_FS+0x48>)
 80186be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80186c2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80186c4:	68bb      	ldr	r3, [r7, #8]
 80186c6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80186ca:	2b00      	cmp	r3, #0
 80186cc:	d001      	beq.n	80186d2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80186ce:	2301      	movs	r3, #1
 80186d0:	e00b      	b.n	80186ea <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80186d2:	887b      	ldrh	r3, [r7, #2]
 80186d4:	461a      	mov	r2, r3
 80186d6:	6879      	ldr	r1, [r7, #4]
 80186d8:	4806      	ldr	r0, [pc, #24]	@ (80186f4 <CDC_Transmit_FS+0x48>)
 80186da:	f7fa fe91 	bl	8013400 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80186de:	4805      	ldr	r0, [pc, #20]	@ (80186f4 <CDC_Transmit_FS+0x48>)
 80186e0:	f7fa fece 	bl	8013480 <USBD_CDC_TransmitPacket>
 80186e4:	4603      	mov	r3, r0
 80186e6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80186e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80186ea:	4618      	mov	r0, r3
 80186ec:	3710      	adds	r7, #16
 80186ee:	46bd      	mov	sp, r7
 80186f0:	bd80      	pop	{r7, pc}
 80186f2:	bf00      	nop
 80186f4:	20001574 	.word	0x20001574

080186f8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80186f8:	b480      	push	{r7}
 80186fa:	b087      	sub	sp, #28
 80186fc:	af00      	add	r7, sp, #0
 80186fe:	60f8      	str	r0, [r7, #12]
 8018700:	60b9      	str	r1, [r7, #8]
 8018702:	4613      	mov	r3, r2
 8018704:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8018706:	2300      	movs	r3, #0
 8018708:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801870a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801870e:	4618      	mov	r0, r3
 8018710:	371c      	adds	r7, #28
 8018712:	46bd      	mov	sp, r7
 8018714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018718:	4770      	bx	lr
	...

0801871c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801871c:	b480      	push	{r7}
 801871e:	b083      	sub	sp, #12
 8018720:	af00      	add	r7, sp, #0
 8018722:	4603      	mov	r3, r0
 8018724:	6039      	str	r1, [r7, #0]
 8018726:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8018728:	683b      	ldr	r3, [r7, #0]
 801872a:	2212      	movs	r2, #18
 801872c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 801872e:	4b03      	ldr	r3, [pc, #12]	@ (801873c <USBD_CDC_DeviceDescriptor+0x20>)
}
 8018730:	4618      	mov	r0, r3
 8018732:	370c      	adds	r7, #12
 8018734:	46bd      	mov	sp, r7
 8018736:	f85d 7b04 	ldr.w	r7, [sp], #4
 801873a:	4770      	bx	lr
 801873c:	2000010c 	.word	0x2000010c

08018740 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018740:	b480      	push	{r7}
 8018742:	b083      	sub	sp, #12
 8018744:	af00      	add	r7, sp, #0
 8018746:	4603      	mov	r3, r0
 8018748:	6039      	str	r1, [r7, #0]
 801874a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801874c:	683b      	ldr	r3, [r7, #0]
 801874e:	2204      	movs	r2, #4
 8018750:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8018752:	4b03      	ldr	r3, [pc, #12]	@ (8018760 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8018754:	4618      	mov	r0, r3
 8018756:	370c      	adds	r7, #12
 8018758:	46bd      	mov	sp, r7
 801875a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801875e:	4770      	bx	lr
 8018760:	20000120 	.word	0x20000120

08018764 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018764:	b580      	push	{r7, lr}
 8018766:	b082      	sub	sp, #8
 8018768:	af00      	add	r7, sp, #0
 801876a:	4603      	mov	r3, r0
 801876c:	6039      	str	r1, [r7, #0]
 801876e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018770:	79fb      	ldrb	r3, [r7, #7]
 8018772:	2b00      	cmp	r3, #0
 8018774:	d105      	bne.n	8018782 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8018776:	683a      	ldr	r2, [r7, #0]
 8018778:	4907      	ldr	r1, [pc, #28]	@ (8018798 <USBD_CDC_ProductStrDescriptor+0x34>)
 801877a:	4808      	ldr	r0, [pc, #32]	@ (801879c <USBD_CDC_ProductStrDescriptor+0x38>)
 801877c:	f7fc f8a4 	bl	80148c8 <USBD_GetString>
 8018780:	e004      	b.n	801878c <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8018782:	683a      	ldr	r2, [r7, #0]
 8018784:	4904      	ldr	r1, [pc, #16]	@ (8018798 <USBD_CDC_ProductStrDescriptor+0x34>)
 8018786:	4805      	ldr	r0, [pc, #20]	@ (801879c <USBD_CDC_ProductStrDescriptor+0x38>)
 8018788:	f7fc f89e 	bl	80148c8 <USBD_GetString>
  }
  return USBD_StrDesc;
 801878c:	4b02      	ldr	r3, [pc, #8]	@ (8018798 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 801878e:	4618      	mov	r0, r3
 8018790:	3708      	adds	r7, #8
 8018792:	46bd      	mov	sp, r7
 8018794:	bd80      	pop	{r7, pc}
 8018796:	bf00      	nop
 8018798:	20002850 	.word	0x20002850
 801879c:	0801fbb0 	.word	0x0801fbb0

080187a0 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80187a0:	b580      	push	{r7, lr}
 80187a2:	b082      	sub	sp, #8
 80187a4:	af00      	add	r7, sp, #0
 80187a6:	4603      	mov	r3, r0
 80187a8:	6039      	str	r1, [r7, #0]
 80187aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80187ac:	683a      	ldr	r2, [r7, #0]
 80187ae:	4904      	ldr	r1, [pc, #16]	@ (80187c0 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80187b0:	4804      	ldr	r0, [pc, #16]	@ (80187c4 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80187b2:	f7fc f889 	bl	80148c8 <USBD_GetString>
  return USBD_StrDesc;
 80187b6:	4b02      	ldr	r3, [pc, #8]	@ (80187c0 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 80187b8:	4618      	mov	r0, r3
 80187ba:	3708      	adds	r7, #8
 80187bc:	46bd      	mov	sp, r7
 80187be:	bd80      	pop	{r7, pc}
 80187c0:	20002850 	.word	0x20002850
 80187c4:	0801fbc8 	.word	0x0801fbc8

080187c8 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80187c8:	b580      	push	{r7, lr}
 80187ca:	b082      	sub	sp, #8
 80187cc:	af00      	add	r7, sp, #0
 80187ce:	4603      	mov	r3, r0
 80187d0:	6039      	str	r1, [r7, #0]
 80187d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80187d4:	683b      	ldr	r3, [r7, #0]
 80187d6:	221a      	movs	r2, #26
 80187d8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80187da:	f000 f843 	bl	8018864 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80187de:	4b02      	ldr	r3, [pc, #8]	@ (80187e8 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80187e0:	4618      	mov	r0, r3
 80187e2:	3708      	adds	r7, #8
 80187e4:	46bd      	mov	sp, r7
 80187e6:	bd80      	pop	{r7, pc}
 80187e8:	20000124 	.word	0x20000124

080187ec <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80187ec:	b580      	push	{r7, lr}
 80187ee:	b082      	sub	sp, #8
 80187f0:	af00      	add	r7, sp, #0
 80187f2:	4603      	mov	r3, r0
 80187f4:	6039      	str	r1, [r7, #0]
 80187f6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80187f8:	79fb      	ldrb	r3, [r7, #7]
 80187fa:	2b00      	cmp	r3, #0
 80187fc:	d105      	bne.n	801880a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80187fe:	683a      	ldr	r2, [r7, #0]
 8018800:	4907      	ldr	r1, [pc, #28]	@ (8018820 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8018802:	4808      	ldr	r0, [pc, #32]	@ (8018824 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8018804:	f7fc f860 	bl	80148c8 <USBD_GetString>
 8018808:	e004      	b.n	8018814 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801880a:	683a      	ldr	r2, [r7, #0]
 801880c:	4904      	ldr	r1, [pc, #16]	@ (8018820 <USBD_CDC_ConfigStrDescriptor+0x34>)
 801880e:	4805      	ldr	r0, [pc, #20]	@ (8018824 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8018810:	f7fc f85a 	bl	80148c8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018814:	4b02      	ldr	r3, [pc, #8]	@ (8018820 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8018816:	4618      	mov	r0, r3
 8018818:	3708      	adds	r7, #8
 801881a:	46bd      	mov	sp, r7
 801881c:	bd80      	pop	{r7, pc}
 801881e:	bf00      	nop
 8018820:	20002850 	.word	0x20002850
 8018824:	0801fbdc 	.word	0x0801fbdc

08018828 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018828:	b580      	push	{r7, lr}
 801882a:	b082      	sub	sp, #8
 801882c:	af00      	add	r7, sp, #0
 801882e:	4603      	mov	r3, r0
 8018830:	6039      	str	r1, [r7, #0]
 8018832:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018834:	79fb      	ldrb	r3, [r7, #7]
 8018836:	2b00      	cmp	r3, #0
 8018838:	d105      	bne.n	8018846 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801883a:	683a      	ldr	r2, [r7, #0]
 801883c:	4907      	ldr	r1, [pc, #28]	@ (801885c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801883e:	4808      	ldr	r0, [pc, #32]	@ (8018860 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8018840:	f7fc f842 	bl	80148c8 <USBD_GetString>
 8018844:	e004      	b.n	8018850 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8018846:	683a      	ldr	r2, [r7, #0]
 8018848:	4904      	ldr	r1, [pc, #16]	@ (801885c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801884a:	4805      	ldr	r0, [pc, #20]	@ (8018860 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 801884c:	f7fc f83c 	bl	80148c8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018850:	4b02      	ldr	r3, [pc, #8]	@ (801885c <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8018852:	4618      	mov	r0, r3
 8018854:	3708      	adds	r7, #8
 8018856:	46bd      	mov	sp, r7
 8018858:	bd80      	pop	{r7, pc}
 801885a:	bf00      	nop
 801885c:	20002850 	.word	0x20002850
 8018860:	0801fbe8 	.word	0x0801fbe8

08018864 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8018864:	b580      	push	{r7, lr}
 8018866:	b084      	sub	sp, #16
 8018868:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801886a:	4b0f      	ldr	r3, [pc, #60]	@ (80188a8 <Get_SerialNum+0x44>)
 801886c:	681b      	ldr	r3, [r3, #0]
 801886e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8018870:	4b0e      	ldr	r3, [pc, #56]	@ (80188ac <Get_SerialNum+0x48>)
 8018872:	681b      	ldr	r3, [r3, #0]
 8018874:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8018876:	4b0e      	ldr	r3, [pc, #56]	@ (80188b0 <Get_SerialNum+0x4c>)
 8018878:	681b      	ldr	r3, [r3, #0]
 801887a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801887c:	68fa      	ldr	r2, [r7, #12]
 801887e:	687b      	ldr	r3, [r7, #4]
 8018880:	4413      	add	r3, r2
 8018882:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8018884:	68fb      	ldr	r3, [r7, #12]
 8018886:	2b00      	cmp	r3, #0
 8018888:	d009      	beq.n	801889e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801888a:	2208      	movs	r2, #8
 801888c:	4909      	ldr	r1, [pc, #36]	@ (80188b4 <Get_SerialNum+0x50>)
 801888e:	68f8      	ldr	r0, [r7, #12]
 8018890:	f000 f814 	bl	80188bc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8018894:	2204      	movs	r2, #4
 8018896:	4908      	ldr	r1, [pc, #32]	@ (80188b8 <Get_SerialNum+0x54>)
 8018898:	68b8      	ldr	r0, [r7, #8]
 801889a:	f000 f80f 	bl	80188bc <IntToUnicode>
  }
}
 801889e:	bf00      	nop
 80188a0:	3710      	adds	r7, #16
 80188a2:	46bd      	mov	sp, r7
 80188a4:	bd80      	pop	{r7, pc}
 80188a6:	bf00      	nop
 80188a8:	1fff7590 	.word	0x1fff7590
 80188ac:	1fff7594 	.word	0x1fff7594
 80188b0:	1fff7598 	.word	0x1fff7598
 80188b4:	20000126 	.word	0x20000126
 80188b8:	20000136 	.word	0x20000136

080188bc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80188bc:	b480      	push	{r7}
 80188be:	b087      	sub	sp, #28
 80188c0:	af00      	add	r7, sp, #0
 80188c2:	60f8      	str	r0, [r7, #12]
 80188c4:	60b9      	str	r1, [r7, #8]
 80188c6:	4613      	mov	r3, r2
 80188c8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80188ca:	2300      	movs	r3, #0
 80188cc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80188ce:	2300      	movs	r3, #0
 80188d0:	75fb      	strb	r3, [r7, #23]
 80188d2:	e027      	b.n	8018924 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80188d4:	68fb      	ldr	r3, [r7, #12]
 80188d6:	0f1b      	lsrs	r3, r3, #28
 80188d8:	2b09      	cmp	r3, #9
 80188da:	d80b      	bhi.n	80188f4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80188dc:	68fb      	ldr	r3, [r7, #12]
 80188de:	0f1b      	lsrs	r3, r3, #28
 80188e0:	b2da      	uxtb	r2, r3
 80188e2:	7dfb      	ldrb	r3, [r7, #23]
 80188e4:	005b      	lsls	r3, r3, #1
 80188e6:	4619      	mov	r1, r3
 80188e8:	68bb      	ldr	r3, [r7, #8]
 80188ea:	440b      	add	r3, r1
 80188ec:	3230      	adds	r2, #48	@ 0x30
 80188ee:	b2d2      	uxtb	r2, r2
 80188f0:	701a      	strb	r2, [r3, #0]
 80188f2:	e00a      	b.n	801890a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80188f4:	68fb      	ldr	r3, [r7, #12]
 80188f6:	0f1b      	lsrs	r3, r3, #28
 80188f8:	b2da      	uxtb	r2, r3
 80188fa:	7dfb      	ldrb	r3, [r7, #23]
 80188fc:	005b      	lsls	r3, r3, #1
 80188fe:	4619      	mov	r1, r3
 8018900:	68bb      	ldr	r3, [r7, #8]
 8018902:	440b      	add	r3, r1
 8018904:	3237      	adds	r2, #55	@ 0x37
 8018906:	b2d2      	uxtb	r2, r2
 8018908:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801890a:	68fb      	ldr	r3, [r7, #12]
 801890c:	011b      	lsls	r3, r3, #4
 801890e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018910:	7dfb      	ldrb	r3, [r7, #23]
 8018912:	005b      	lsls	r3, r3, #1
 8018914:	3301      	adds	r3, #1
 8018916:	68ba      	ldr	r2, [r7, #8]
 8018918:	4413      	add	r3, r2
 801891a:	2200      	movs	r2, #0
 801891c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801891e:	7dfb      	ldrb	r3, [r7, #23]
 8018920:	3301      	adds	r3, #1
 8018922:	75fb      	strb	r3, [r7, #23]
 8018924:	7dfa      	ldrb	r2, [r7, #23]
 8018926:	79fb      	ldrb	r3, [r7, #7]
 8018928:	429a      	cmp	r2, r3
 801892a:	d3d3      	bcc.n	80188d4 <IntToUnicode+0x18>
  }
}
 801892c:	bf00      	nop
 801892e:	bf00      	nop
 8018930:	371c      	adds	r7, #28
 8018932:	46bd      	mov	sp, r7
 8018934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018938:	4770      	bx	lr

0801893a <LL_AHB2_GRP1_EnableClock>:
{
 801893a:	b480      	push	{r7}
 801893c:	b085      	sub	sp, #20
 801893e:	af00      	add	r7, sp, #0
 8018940:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8018942:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8018946:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8018948:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 801894c:	687b      	ldr	r3, [r7, #4]
 801894e:	4313      	orrs	r3, r2
 8018950:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8018952:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8018956:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8018958:	687b      	ldr	r3, [r7, #4]
 801895a:	4013      	ands	r3, r2
 801895c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801895e:	68fb      	ldr	r3, [r7, #12]
}
 8018960:	bf00      	nop
 8018962:	3714      	adds	r7, #20
 8018964:	46bd      	mov	sp, r7
 8018966:	f85d 7b04 	ldr.w	r7, [sp], #4
 801896a:	4770      	bx	lr

0801896c <LL_APB1_GRP1_EnableClock>:
{
 801896c:	b480      	push	{r7}
 801896e:	b085      	sub	sp, #20
 8018970:	af00      	add	r7, sp, #0
 8018972:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8018974:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8018978:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801897a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 801897e:	687b      	ldr	r3, [r7, #4]
 8018980:	4313      	orrs	r3, r2
 8018982:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8018984:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8018988:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801898a:	687b      	ldr	r3, [r7, #4]
 801898c:	4013      	ands	r3, r2
 801898e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8018990:	68fb      	ldr	r3, [r7, #12]
}
 8018992:	bf00      	nop
 8018994:	3714      	adds	r7, #20
 8018996:	46bd      	mov	sp, r7
 8018998:	f85d 7b04 	ldr.w	r7, [sp], #4
 801899c:	4770      	bx	lr
	...

080189a0 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80189a0:	b580      	push	{r7, lr}
 80189a2:	b088      	sub	sp, #32
 80189a4:	af00      	add	r7, sp, #0
 80189a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80189a8:	f107 030c 	add.w	r3, r7, #12
 80189ac:	2200      	movs	r2, #0
 80189ae:	601a      	str	r2, [r3, #0]
 80189b0:	605a      	str	r2, [r3, #4]
 80189b2:	609a      	str	r2, [r3, #8]
 80189b4:	60da      	str	r2, [r3, #12]
 80189b6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 80189b8:	687b      	ldr	r3, [r7, #4]
 80189ba:	681b      	ldr	r3, [r3, #0]
 80189bc:	4a13      	ldr	r2, [pc, #76]	@ (8018a0c <HAL_PCD_MspInit+0x6c>)
 80189be:	4293      	cmp	r3, r2
 80189c0:	d120      	bne.n	8018a04 <HAL_PCD_MspInit+0x64>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80189c2:	2001      	movs	r0, #1
 80189c4:	f7ff ffb9 	bl	801893a <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80189c8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80189cc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80189ce:	2302      	movs	r3, #2
 80189d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80189d2:	2300      	movs	r3, #0
 80189d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80189d6:	2300      	movs	r3, #0
 80189d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80189da:	230a      	movs	r3, #10
 80189dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80189de:	f107 030c 	add.w	r3, r7, #12
 80189e2:	4619      	mov	r1, r3
 80189e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80189e8:	f7f0 f9fc 	bl	8008de4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80189ec:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 80189f0:	f7ff ffbc 	bl	801896c <LL_APB1_GRP1_EnableClock>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
 80189f4:	2200      	movs	r2, #0
 80189f6:	2105      	movs	r1, #5
 80189f8:	2014      	movs	r0, #20
 80189fa:	f7ef fdc0 	bl	800857e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80189fe:	2014      	movs	r0, #20
 8018a00:	f7ef fdd7 	bl	80085b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8018a04:	bf00      	nop
 8018a06:	3720      	adds	r7, #32
 8018a08:	46bd      	mov	sp, r7
 8018a0a:	bd80      	pop	{r7, pc}
 8018a0c:	40006800 	.word	0x40006800

08018a10 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018a10:	b580      	push	{r7, lr}
 8018a12:	b082      	sub	sp, #8
 8018a14:	af00      	add	r7, sp, #0
 8018a16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8018a18:	687b      	ldr	r3, [r7, #4]
 8018a1a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8018a1e:	687b      	ldr	r3, [r7, #4]
 8018a20:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8018a24:	4619      	mov	r1, r3
 8018a26:	4610      	mov	r0, r2
 8018a28:	f7fa fe53 	bl	80136d2 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8018a2c:	bf00      	nop
 8018a2e:	3708      	adds	r7, #8
 8018a30:	46bd      	mov	sp, r7
 8018a32:	bd80      	pop	{r7, pc}

08018a34 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018a34:	b580      	push	{r7, lr}
 8018a36:	b082      	sub	sp, #8
 8018a38:	af00      	add	r7, sp, #0
 8018a3a:	6078      	str	r0, [r7, #4]
 8018a3c:	460b      	mov	r3, r1
 8018a3e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8018a40:	687b      	ldr	r3, [r7, #4]
 8018a42:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8018a46:	78fa      	ldrb	r2, [r7, #3]
 8018a48:	6879      	ldr	r1, [r7, #4]
 8018a4a:	4613      	mov	r3, r2
 8018a4c:	009b      	lsls	r3, r3, #2
 8018a4e:	4413      	add	r3, r2
 8018a50:	00db      	lsls	r3, r3, #3
 8018a52:	440b      	add	r3, r1
 8018a54:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8018a58:	681a      	ldr	r2, [r3, #0]
 8018a5a:	78fb      	ldrb	r3, [r7, #3]
 8018a5c:	4619      	mov	r1, r3
 8018a5e:	f7fa fe8d 	bl	801377c <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8018a62:	bf00      	nop
 8018a64:	3708      	adds	r7, #8
 8018a66:	46bd      	mov	sp, r7
 8018a68:	bd80      	pop	{r7, pc}

08018a6a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018a6a:	b580      	push	{r7, lr}
 8018a6c:	b082      	sub	sp, #8
 8018a6e:	af00      	add	r7, sp, #0
 8018a70:	6078      	str	r0, [r7, #4]
 8018a72:	460b      	mov	r3, r1
 8018a74:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8018a76:	687b      	ldr	r3, [r7, #4]
 8018a78:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8018a7c:	78fa      	ldrb	r2, [r7, #3]
 8018a7e:	6879      	ldr	r1, [r7, #4]
 8018a80:	4613      	mov	r3, r2
 8018a82:	009b      	lsls	r3, r3, #2
 8018a84:	4413      	add	r3, r2
 8018a86:	00db      	lsls	r3, r3, #3
 8018a88:	440b      	add	r3, r1
 8018a8a:	3324      	adds	r3, #36	@ 0x24
 8018a8c:	681a      	ldr	r2, [r3, #0]
 8018a8e:	78fb      	ldrb	r3, [r7, #3]
 8018a90:	4619      	mov	r1, r3
 8018a92:	f7fa ff26 	bl	80138e2 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8018a96:	bf00      	nop
 8018a98:	3708      	adds	r7, #8
 8018a9a:	46bd      	mov	sp, r7
 8018a9c:	bd80      	pop	{r7, pc}

08018a9e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018a9e:	b580      	push	{r7, lr}
 8018aa0:	b082      	sub	sp, #8
 8018aa2:	af00      	add	r7, sp, #0
 8018aa4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8018aa6:	687b      	ldr	r3, [r7, #4]
 8018aa8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018aac:	4618      	mov	r0, r3
 8018aae:	f7fb f860 	bl	8013b72 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8018ab2:	bf00      	nop
 8018ab4:	3708      	adds	r7, #8
 8018ab6:	46bd      	mov	sp, r7
 8018ab8:	bd80      	pop	{r7, pc}

08018aba <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018aba:	b580      	push	{r7, lr}
 8018abc:	b084      	sub	sp, #16
 8018abe:	af00      	add	r7, sp, #0
 8018ac0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8018ac2:	2301      	movs	r3, #1
 8018ac4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8018ac6:	687b      	ldr	r3, [r7, #4]
 8018ac8:	795b      	ldrb	r3, [r3, #5]
 8018aca:	2b02      	cmp	r3, #2
 8018acc:	d001      	beq.n	8018ad2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8018ace:	f7ea f905 	bl	8002cdc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8018ad2:	687b      	ldr	r3, [r7, #4]
 8018ad4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018ad8:	7bfa      	ldrb	r2, [r7, #15]
 8018ada:	4611      	mov	r1, r2
 8018adc:	4618      	mov	r0, r3
 8018ade:	f7fb f804 	bl	8013aea <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8018ae2:	687b      	ldr	r3, [r7, #4]
 8018ae4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018ae8:	4618      	mov	r0, r3
 8018aea:	f7fa ffac 	bl	8013a46 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8018aee:	bf00      	nop
 8018af0:	3710      	adds	r7, #16
 8018af2:	46bd      	mov	sp, r7
 8018af4:	bd80      	pop	{r7, pc}
	...

08018af8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018af8:	b580      	push	{r7, lr}
 8018afa:	b082      	sub	sp, #8
 8018afc:	af00      	add	r7, sp, #0
 8018afe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8018b00:	687b      	ldr	r3, [r7, #4]
 8018b02:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018b06:	4618      	mov	r0, r3
 8018b08:	f7fa ffff 	bl	8013b0a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8018b0c:	687b      	ldr	r3, [r7, #4]
 8018b0e:	7a5b      	ldrb	r3, [r3, #9]
 8018b10:	2b00      	cmp	r3, #0
 8018b12:	d005      	beq.n	8018b20 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018b14:	4b04      	ldr	r3, [pc, #16]	@ (8018b28 <HAL_PCD_SuspendCallback+0x30>)
 8018b16:	691b      	ldr	r3, [r3, #16]
 8018b18:	4a03      	ldr	r2, [pc, #12]	@ (8018b28 <HAL_PCD_SuspendCallback+0x30>)
 8018b1a:	f043 0306 	orr.w	r3, r3, #6
 8018b1e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8018b20:	bf00      	nop
 8018b22:	3708      	adds	r7, #8
 8018b24:	46bd      	mov	sp, r7
 8018b26:	bd80      	pop	{r7, pc}
 8018b28:	e000ed00 	.word	0xe000ed00

08018b2c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018b2c:	b580      	push	{r7, lr}
 8018b2e:	b082      	sub	sp, #8
 8018b30:	af00      	add	r7, sp, #0
 8018b32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8018b34:	687b      	ldr	r3, [r7, #4]
 8018b36:	7a5b      	ldrb	r3, [r3, #9]
 8018b38:	2b00      	cmp	r3, #0
 8018b3a:	d007      	beq.n	8018b4c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018b3c:	4b08      	ldr	r3, [pc, #32]	@ (8018b60 <HAL_PCD_ResumeCallback+0x34>)
 8018b3e:	691b      	ldr	r3, [r3, #16]
 8018b40:	4a07      	ldr	r2, [pc, #28]	@ (8018b60 <HAL_PCD_ResumeCallback+0x34>)
 8018b42:	f023 0306 	bic.w	r3, r3, #6
 8018b46:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8018b48:	f000 f9fa 	bl	8018f40 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8018b4c:	687b      	ldr	r3, [r7, #4]
 8018b4e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018b52:	4618      	mov	r0, r3
 8018b54:	f7fa fff5 	bl	8013b42 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8018b58:	bf00      	nop
 8018b5a:	3708      	adds	r7, #8
 8018b5c:	46bd      	mov	sp, r7
 8018b5e:	bd80      	pop	{r7, pc}
 8018b60:	e000ed00 	.word	0xe000ed00

08018b64 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8018b64:	b580      	push	{r7, lr}
 8018b66:	b082      	sub	sp, #8
 8018b68:	af00      	add	r7, sp, #0
 8018b6a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8018b6c:	4a2c      	ldr	r2, [pc, #176]	@ (8018c20 <USBD_LL_Init+0xbc>)
 8018b6e:	687b      	ldr	r3, [r7, #4]
 8018b70:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8018b74:	687b      	ldr	r3, [r7, #4]
 8018b76:	4a2a      	ldr	r2, [pc, #168]	@ (8018c20 <USBD_LL_Init+0xbc>)
 8018b78:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
/* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8018b7c:	f7f2 fea2 	bl	800b8c4 <HAL_PWREx_EnableVddUSB>

  hpcd_USB_FS.Instance = USB;
 8018b80:	4b27      	ldr	r3, [pc, #156]	@ (8018c20 <USBD_LL_Init+0xbc>)
 8018b82:	4a28      	ldr	r2, [pc, #160]	@ (8018c24 <USBD_LL_Init+0xc0>)
 8018b84:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8018b86:	4b26      	ldr	r3, [pc, #152]	@ (8018c20 <USBD_LL_Init+0xbc>)
 8018b88:	2208      	movs	r2, #8
 8018b8a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8018b8c:	4b24      	ldr	r3, [pc, #144]	@ (8018c20 <USBD_LL_Init+0xbc>)
 8018b8e:	2202      	movs	r2, #2
 8018b90:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8018b92:	4b23      	ldr	r3, [pc, #140]	@ (8018c20 <USBD_LL_Init+0xbc>)
 8018b94:	2202      	movs	r2, #2
 8018b96:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8018b98:	4b21      	ldr	r3, [pc, #132]	@ (8018c20 <USBD_LL_Init+0xbc>)
 8018b9a:	2200      	movs	r2, #0
 8018b9c:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8018b9e:	4b20      	ldr	r3, [pc, #128]	@ (8018c20 <USBD_LL_Init+0xbc>)
 8018ba0:	2200      	movs	r2, #0
 8018ba2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8018ba4:	4b1e      	ldr	r3, [pc, #120]	@ (8018c20 <USBD_LL_Init+0xbc>)
 8018ba6:	2200      	movs	r2, #0
 8018ba8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8018baa:	4b1d      	ldr	r3, [pc, #116]	@ (8018c20 <USBD_LL_Init+0xbc>)
 8018bac:	2200      	movs	r2, #0
 8018bae:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8018bb0:	481b      	ldr	r0, [pc, #108]	@ (8018c20 <USBD_LL_Init+0xbc>)
 8018bb2:	f7f1 f967 	bl	8009e84 <HAL_PCD_Init>
 8018bb6:	4603      	mov	r3, r0
 8018bb8:	2b00      	cmp	r3, #0
 8018bba:	d001      	beq.n	8018bc0 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8018bbc:	f7ea f88e 	bl	8002cdc <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8018bc0:	687b      	ldr	r3, [r7, #4]
 8018bc2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018bc6:	2318      	movs	r3, #24
 8018bc8:	2200      	movs	r2, #0
 8018bca:	2100      	movs	r1, #0
 8018bcc:	f7f2 fdee 	bl	800b7ac <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8018bd0:	687b      	ldr	r3, [r7, #4]
 8018bd2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018bd6:	2358      	movs	r3, #88	@ 0x58
 8018bd8:	2200      	movs	r2, #0
 8018bda:	2180      	movs	r1, #128	@ 0x80
 8018bdc:	f7f2 fde6 	bl	800b7ac <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8018be0:	687b      	ldr	r3, [r7, #4]
 8018be2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018be6:	23c0      	movs	r3, #192	@ 0xc0
 8018be8:	2200      	movs	r2, #0
 8018bea:	2181      	movs	r1, #129	@ 0x81
 8018bec:	f7f2 fdde 	bl	800b7ac <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8018bf0:	687b      	ldr	r3, [r7, #4]
 8018bf2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018bf6:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8018bfa:	2200      	movs	r2, #0
 8018bfc:	2101      	movs	r1, #1
 8018bfe:	f7f2 fdd5 	bl	800b7ac <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8018c02:	687b      	ldr	r3, [r7, #4]
 8018c04:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018c08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8018c0c:	2200      	movs	r2, #0
 8018c0e:	2182      	movs	r1, #130	@ 0x82
 8018c10:	f7f2 fdcc 	bl	800b7ac <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8018c14:	2300      	movs	r3, #0
}
 8018c16:	4618      	mov	r0, r3
 8018c18:	3708      	adds	r7, #8
 8018c1a:	46bd      	mov	sp, r7
 8018c1c:	bd80      	pop	{r7, pc}
 8018c1e:	bf00      	nop
 8018c20:	20002a50 	.word	0x20002a50
 8018c24:	40006800 	.word	0x40006800

08018c28 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8018c28:	b580      	push	{r7, lr}
 8018c2a:	b084      	sub	sp, #16
 8018c2c:	af00      	add	r7, sp, #0
 8018c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018c30:	2300      	movs	r3, #0
 8018c32:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018c34:	2300      	movs	r3, #0
 8018c36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8018c38:	687b      	ldr	r3, [r7, #4]
 8018c3a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018c3e:	4618      	mov	r0, r3
 8018c40:	f7f1 f9ee 	bl	800a020 <HAL_PCD_Start>
 8018c44:	4603      	mov	r3, r0
 8018c46:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018c48:	7bfb      	ldrb	r3, [r7, #15]
 8018c4a:	4618      	mov	r0, r3
 8018c4c:	f000 f97e 	bl	8018f4c <USBD_Get_USB_Status>
 8018c50:	4603      	mov	r3, r0
 8018c52:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018c54:	7bbb      	ldrb	r3, [r7, #14]
}
 8018c56:	4618      	mov	r0, r3
 8018c58:	3710      	adds	r7, #16
 8018c5a:	46bd      	mov	sp, r7
 8018c5c:	bd80      	pop	{r7, pc}

08018c5e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8018c5e:	b580      	push	{r7, lr}
 8018c60:	b084      	sub	sp, #16
 8018c62:	af00      	add	r7, sp, #0
 8018c64:	6078      	str	r0, [r7, #4]
 8018c66:	4608      	mov	r0, r1
 8018c68:	4611      	mov	r1, r2
 8018c6a:	461a      	mov	r2, r3
 8018c6c:	4603      	mov	r3, r0
 8018c6e:	70fb      	strb	r3, [r7, #3]
 8018c70:	460b      	mov	r3, r1
 8018c72:	70bb      	strb	r3, [r7, #2]
 8018c74:	4613      	mov	r3, r2
 8018c76:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018c78:	2300      	movs	r3, #0
 8018c7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018c7c:	2300      	movs	r3, #0
 8018c7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8018c80:	687b      	ldr	r3, [r7, #4]
 8018c82:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018c86:	78bb      	ldrb	r3, [r7, #2]
 8018c88:	883a      	ldrh	r2, [r7, #0]
 8018c8a:	78f9      	ldrb	r1, [r7, #3]
 8018c8c:	f7f1 fb35 	bl	800a2fa <HAL_PCD_EP_Open>
 8018c90:	4603      	mov	r3, r0
 8018c92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018c94:	7bfb      	ldrb	r3, [r7, #15]
 8018c96:	4618      	mov	r0, r3
 8018c98:	f000 f958 	bl	8018f4c <USBD_Get_USB_Status>
 8018c9c:	4603      	mov	r3, r0
 8018c9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018ca0:	7bbb      	ldrb	r3, [r7, #14]
}
 8018ca2:	4618      	mov	r0, r3
 8018ca4:	3710      	adds	r7, #16
 8018ca6:	46bd      	mov	sp, r7
 8018ca8:	bd80      	pop	{r7, pc}

08018caa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018caa:	b580      	push	{r7, lr}
 8018cac:	b084      	sub	sp, #16
 8018cae:	af00      	add	r7, sp, #0
 8018cb0:	6078      	str	r0, [r7, #4]
 8018cb2:	460b      	mov	r3, r1
 8018cb4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018cb6:	2300      	movs	r3, #0
 8018cb8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018cba:	2300      	movs	r3, #0
 8018cbc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8018cbe:	687b      	ldr	r3, [r7, #4]
 8018cc0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018cc4:	78fa      	ldrb	r2, [r7, #3]
 8018cc6:	4611      	mov	r1, r2
 8018cc8:	4618      	mov	r0, r3
 8018cca:	f7f1 fb75 	bl	800a3b8 <HAL_PCD_EP_Close>
 8018cce:	4603      	mov	r3, r0
 8018cd0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018cd2:	7bfb      	ldrb	r3, [r7, #15]
 8018cd4:	4618      	mov	r0, r3
 8018cd6:	f000 f939 	bl	8018f4c <USBD_Get_USB_Status>
 8018cda:	4603      	mov	r3, r0
 8018cdc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018cde:	7bbb      	ldrb	r3, [r7, #14]
}
 8018ce0:	4618      	mov	r0, r3
 8018ce2:	3710      	adds	r7, #16
 8018ce4:	46bd      	mov	sp, r7
 8018ce6:	bd80      	pop	{r7, pc}

08018ce8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018ce8:	b580      	push	{r7, lr}
 8018cea:	b084      	sub	sp, #16
 8018cec:	af00      	add	r7, sp, #0
 8018cee:	6078      	str	r0, [r7, #4]
 8018cf0:	460b      	mov	r3, r1
 8018cf2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018cf4:	2300      	movs	r3, #0
 8018cf6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018cf8:	2300      	movs	r3, #0
 8018cfa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8018cfc:	687b      	ldr	r3, [r7, #4]
 8018cfe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018d02:	78fa      	ldrb	r2, [r7, #3]
 8018d04:	4611      	mov	r1, r2
 8018d06:	4618      	mov	r0, r3
 8018d08:	f7f1 fc1e 	bl	800a548 <HAL_PCD_EP_SetStall>
 8018d0c:	4603      	mov	r3, r0
 8018d0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018d10:	7bfb      	ldrb	r3, [r7, #15]
 8018d12:	4618      	mov	r0, r3
 8018d14:	f000 f91a 	bl	8018f4c <USBD_Get_USB_Status>
 8018d18:	4603      	mov	r3, r0
 8018d1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018d1c:	7bbb      	ldrb	r3, [r7, #14]
}
 8018d1e:	4618      	mov	r0, r3
 8018d20:	3710      	adds	r7, #16
 8018d22:	46bd      	mov	sp, r7
 8018d24:	bd80      	pop	{r7, pc}

08018d26 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018d26:	b580      	push	{r7, lr}
 8018d28:	b084      	sub	sp, #16
 8018d2a:	af00      	add	r7, sp, #0
 8018d2c:	6078      	str	r0, [r7, #4]
 8018d2e:	460b      	mov	r3, r1
 8018d30:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018d32:	2300      	movs	r3, #0
 8018d34:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018d36:	2300      	movs	r3, #0
 8018d38:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8018d3a:	687b      	ldr	r3, [r7, #4]
 8018d3c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018d40:	78fa      	ldrb	r2, [r7, #3]
 8018d42:	4611      	mov	r1, r2
 8018d44:	4618      	mov	r0, r3
 8018d46:	f7f1 fc51 	bl	800a5ec <HAL_PCD_EP_ClrStall>
 8018d4a:	4603      	mov	r3, r0
 8018d4c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018d4e:	7bfb      	ldrb	r3, [r7, #15]
 8018d50:	4618      	mov	r0, r3
 8018d52:	f000 f8fb 	bl	8018f4c <USBD_Get_USB_Status>
 8018d56:	4603      	mov	r3, r0
 8018d58:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018d5a:	7bbb      	ldrb	r3, [r7, #14]
}
 8018d5c:	4618      	mov	r0, r3
 8018d5e:	3710      	adds	r7, #16
 8018d60:	46bd      	mov	sp, r7
 8018d62:	bd80      	pop	{r7, pc}

08018d64 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018d64:	b480      	push	{r7}
 8018d66:	b085      	sub	sp, #20
 8018d68:	af00      	add	r7, sp, #0
 8018d6a:	6078      	str	r0, [r7, #4]
 8018d6c:	460b      	mov	r3, r1
 8018d6e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8018d70:	687b      	ldr	r3, [r7, #4]
 8018d72:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018d76:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8018d78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018d7c:	2b00      	cmp	r3, #0
 8018d7e:	da0b      	bge.n	8018d98 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8018d80:	78fb      	ldrb	r3, [r7, #3]
 8018d82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018d86:	68f9      	ldr	r1, [r7, #12]
 8018d88:	4613      	mov	r3, r2
 8018d8a:	009b      	lsls	r3, r3, #2
 8018d8c:	4413      	add	r3, r2
 8018d8e:	00db      	lsls	r3, r3, #3
 8018d90:	440b      	add	r3, r1
 8018d92:	3312      	adds	r3, #18
 8018d94:	781b      	ldrb	r3, [r3, #0]
 8018d96:	e00b      	b.n	8018db0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018d98:	78fb      	ldrb	r3, [r7, #3]
 8018d9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018d9e:	68f9      	ldr	r1, [r7, #12]
 8018da0:	4613      	mov	r3, r2
 8018da2:	009b      	lsls	r3, r3, #2
 8018da4:	4413      	add	r3, r2
 8018da6:	00db      	lsls	r3, r3, #3
 8018da8:	440b      	add	r3, r1
 8018daa:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8018dae:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018db0:	4618      	mov	r0, r3
 8018db2:	3714      	adds	r7, #20
 8018db4:	46bd      	mov	sp, r7
 8018db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018dba:	4770      	bx	lr

08018dbc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8018dbc:	b580      	push	{r7, lr}
 8018dbe:	b084      	sub	sp, #16
 8018dc0:	af00      	add	r7, sp, #0
 8018dc2:	6078      	str	r0, [r7, #4]
 8018dc4:	460b      	mov	r3, r1
 8018dc6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018dc8:	2300      	movs	r3, #0
 8018dca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018dcc:	2300      	movs	r3, #0
 8018dce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8018dd0:	687b      	ldr	r3, [r7, #4]
 8018dd2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018dd6:	78fa      	ldrb	r2, [r7, #3]
 8018dd8:	4611      	mov	r1, r2
 8018dda:	4618      	mov	r0, r3
 8018ddc:	f7f1 fa69 	bl	800a2b2 <HAL_PCD_SetAddress>
 8018de0:	4603      	mov	r3, r0
 8018de2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018de4:	7bfb      	ldrb	r3, [r7, #15]
 8018de6:	4618      	mov	r0, r3
 8018de8:	f000 f8b0 	bl	8018f4c <USBD_Get_USB_Status>
 8018dec:	4603      	mov	r3, r0
 8018dee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018df0:	7bbb      	ldrb	r3, [r7, #14]
}
 8018df2:	4618      	mov	r0, r3
 8018df4:	3710      	adds	r7, #16
 8018df6:	46bd      	mov	sp, r7
 8018df8:	bd80      	pop	{r7, pc}

08018dfa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018dfa:	b580      	push	{r7, lr}
 8018dfc:	b086      	sub	sp, #24
 8018dfe:	af00      	add	r7, sp, #0
 8018e00:	60f8      	str	r0, [r7, #12]
 8018e02:	607a      	str	r2, [r7, #4]
 8018e04:	603b      	str	r3, [r7, #0]
 8018e06:	460b      	mov	r3, r1
 8018e08:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018e0a:	2300      	movs	r3, #0
 8018e0c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018e0e:	2300      	movs	r3, #0
 8018e10:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8018e12:	68fb      	ldr	r3, [r7, #12]
 8018e14:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018e18:	7af9      	ldrb	r1, [r7, #11]
 8018e1a:	683b      	ldr	r3, [r7, #0]
 8018e1c:	687a      	ldr	r2, [r7, #4]
 8018e1e:	f7f1 fb5c 	bl	800a4da <HAL_PCD_EP_Transmit>
 8018e22:	4603      	mov	r3, r0
 8018e24:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018e26:	7dfb      	ldrb	r3, [r7, #23]
 8018e28:	4618      	mov	r0, r3
 8018e2a:	f000 f88f 	bl	8018f4c <USBD_Get_USB_Status>
 8018e2e:	4603      	mov	r3, r0
 8018e30:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8018e32:	7dbb      	ldrb	r3, [r7, #22]
}
 8018e34:	4618      	mov	r0, r3
 8018e36:	3718      	adds	r7, #24
 8018e38:	46bd      	mov	sp, r7
 8018e3a:	bd80      	pop	{r7, pc}

08018e3c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018e3c:	b580      	push	{r7, lr}
 8018e3e:	b086      	sub	sp, #24
 8018e40:	af00      	add	r7, sp, #0
 8018e42:	60f8      	str	r0, [r7, #12]
 8018e44:	607a      	str	r2, [r7, #4]
 8018e46:	603b      	str	r3, [r7, #0]
 8018e48:	460b      	mov	r3, r1
 8018e4a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018e4c:	2300      	movs	r3, #0
 8018e4e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018e50:	2300      	movs	r3, #0
 8018e52:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8018e54:	68fb      	ldr	r3, [r7, #12]
 8018e56:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018e5a:	7af9      	ldrb	r1, [r7, #11]
 8018e5c:	683b      	ldr	r3, [r7, #0]
 8018e5e:	687a      	ldr	r2, [r7, #4]
 8018e60:	f7f1 faf2 	bl	800a448 <HAL_PCD_EP_Receive>
 8018e64:	4603      	mov	r3, r0
 8018e66:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018e68:	7dfb      	ldrb	r3, [r7, #23]
 8018e6a:	4618      	mov	r0, r3
 8018e6c:	f000 f86e 	bl	8018f4c <USBD_Get_USB_Status>
 8018e70:	4603      	mov	r3, r0
 8018e72:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8018e74:	7dbb      	ldrb	r3, [r7, #22]
}
 8018e76:	4618      	mov	r0, r3
 8018e78:	3718      	adds	r7, #24
 8018e7a:	46bd      	mov	sp, r7
 8018e7c:	bd80      	pop	{r7, pc}

08018e7e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018e7e:	b580      	push	{r7, lr}
 8018e80:	b082      	sub	sp, #8
 8018e82:	af00      	add	r7, sp, #0
 8018e84:	6078      	str	r0, [r7, #4]
 8018e86:	460b      	mov	r3, r1
 8018e88:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8018e8a:	687b      	ldr	r3, [r7, #4]
 8018e8c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018e90:	78fa      	ldrb	r2, [r7, #3]
 8018e92:	4611      	mov	r1, r2
 8018e94:	4618      	mov	r0, r3
 8018e96:	f7f1 fb08 	bl	800a4aa <HAL_PCD_EP_GetRxCount>
 8018e9a:	4603      	mov	r3, r0
}
 8018e9c:	4618      	mov	r0, r3
 8018e9e:	3708      	adds	r7, #8
 8018ea0:	46bd      	mov	sp, r7
 8018ea2:	bd80      	pop	{r7, pc}

08018ea4 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018ea4:	b580      	push	{r7, lr}
 8018ea6:	b082      	sub	sp, #8
 8018ea8:	af00      	add	r7, sp, #0
 8018eaa:	6078      	str	r0, [r7, #4]
 8018eac:	460b      	mov	r3, r1
 8018eae:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8018eb0:	78fb      	ldrb	r3, [r7, #3]
 8018eb2:	2b00      	cmp	r3, #0
 8018eb4:	d002      	beq.n	8018ebc <HAL_PCDEx_LPM_Callback+0x18>
 8018eb6:	2b01      	cmp	r3, #1
 8018eb8:	d013      	beq.n	8018ee2 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8018eba:	e023      	b.n	8018f04 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8018ebc:	687b      	ldr	r3, [r7, #4]
 8018ebe:	7a5b      	ldrb	r3, [r3, #9]
 8018ec0:	2b00      	cmp	r3, #0
 8018ec2:	d007      	beq.n	8018ed4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8018ec4:	f000 f83c 	bl	8018f40 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018ec8:	4b10      	ldr	r3, [pc, #64]	@ (8018f0c <HAL_PCDEx_LPM_Callback+0x68>)
 8018eca:	691b      	ldr	r3, [r3, #16]
 8018ecc:	4a0f      	ldr	r2, [pc, #60]	@ (8018f0c <HAL_PCDEx_LPM_Callback+0x68>)
 8018ece:	f023 0306 	bic.w	r3, r3, #6
 8018ed2:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8018ed4:	687b      	ldr	r3, [r7, #4]
 8018ed6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018eda:	4618      	mov	r0, r3
 8018edc:	f7fa fe31 	bl	8013b42 <USBD_LL_Resume>
    break;
 8018ee0:	e010      	b.n	8018f04 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8018ee2:	687b      	ldr	r3, [r7, #4]
 8018ee4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018ee8:	4618      	mov	r0, r3
 8018eea:	f7fa fe0e 	bl	8013b0a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8018eee:	687b      	ldr	r3, [r7, #4]
 8018ef0:	7a5b      	ldrb	r3, [r3, #9]
 8018ef2:	2b00      	cmp	r3, #0
 8018ef4:	d005      	beq.n	8018f02 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018ef6:	4b05      	ldr	r3, [pc, #20]	@ (8018f0c <HAL_PCDEx_LPM_Callback+0x68>)
 8018ef8:	691b      	ldr	r3, [r3, #16]
 8018efa:	4a04      	ldr	r2, [pc, #16]	@ (8018f0c <HAL_PCDEx_LPM_Callback+0x68>)
 8018efc:	f043 0306 	orr.w	r3, r3, #6
 8018f00:	6113      	str	r3, [r2, #16]
    break;
 8018f02:	bf00      	nop
}
 8018f04:	bf00      	nop
 8018f06:	3708      	adds	r7, #8
 8018f08:	46bd      	mov	sp, r7
 8018f0a:	bd80      	pop	{r7, pc}
 8018f0c:	e000ed00 	.word	0xe000ed00

08018f10 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8018f10:	b480      	push	{r7}
 8018f12:	b083      	sub	sp, #12
 8018f14:	af00      	add	r7, sp, #0
 8018f16:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018f18:	4b03      	ldr	r3, [pc, #12]	@ (8018f28 <USBD_static_malloc+0x18>)
}
 8018f1a:	4618      	mov	r0, r3
 8018f1c:	370c      	adds	r7, #12
 8018f1e:	46bd      	mov	sp, r7
 8018f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f24:	4770      	bx	lr
 8018f26:	bf00      	nop
 8018f28:	20002d2c 	.word	0x20002d2c

08018f2c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018f2c:	b480      	push	{r7}
 8018f2e:	b083      	sub	sp, #12
 8018f30:	af00      	add	r7, sp, #0
 8018f32:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8018f34:	bf00      	nop
 8018f36:	370c      	adds	r7, #12
 8018f38:	46bd      	mov	sp, r7
 8018f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f3e:	4770      	bx	lr

08018f40 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8018f40:	b580      	push	{r7, lr}
 8018f42:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8018f44:	f7e9 fe2c 	bl	8002ba0 <SystemClock_Config>
}
 8018f48:	bf00      	nop
 8018f4a:	bd80      	pop	{r7, pc}

08018f4c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018f4c:	b480      	push	{r7}
 8018f4e:	b085      	sub	sp, #20
 8018f50:	af00      	add	r7, sp, #0
 8018f52:	4603      	mov	r3, r0
 8018f54:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018f56:	2300      	movs	r3, #0
 8018f58:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8018f5a:	79fb      	ldrb	r3, [r7, #7]
 8018f5c:	2b03      	cmp	r3, #3
 8018f5e:	d817      	bhi.n	8018f90 <USBD_Get_USB_Status+0x44>
 8018f60:	a201      	add	r2, pc, #4	@ (adr r2, 8018f68 <USBD_Get_USB_Status+0x1c>)
 8018f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018f66:	bf00      	nop
 8018f68:	08018f79 	.word	0x08018f79
 8018f6c:	08018f7f 	.word	0x08018f7f
 8018f70:	08018f85 	.word	0x08018f85
 8018f74:	08018f8b 	.word	0x08018f8b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8018f78:	2300      	movs	r3, #0
 8018f7a:	73fb      	strb	r3, [r7, #15]
    break;
 8018f7c:	e00b      	b.n	8018f96 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018f7e:	2303      	movs	r3, #3
 8018f80:	73fb      	strb	r3, [r7, #15]
    break;
 8018f82:	e008      	b.n	8018f96 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018f84:	2301      	movs	r3, #1
 8018f86:	73fb      	strb	r3, [r7, #15]
    break;
 8018f88:	e005      	b.n	8018f96 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018f8a:	2303      	movs	r3, #3
 8018f8c:	73fb      	strb	r3, [r7, #15]
    break;
 8018f8e:	e002      	b.n	8018f96 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8018f90:	2303      	movs	r3, #3
 8018f92:	73fb      	strb	r3, [r7, #15]
    break;
 8018f94:	bf00      	nop
  }
  return usb_status;
 8018f96:	7bfb      	ldrb	r3, [r7, #15]
}
 8018f98:	4618      	mov	r0, r3
 8018f9a:	3714      	adds	r7, #20
 8018f9c:	46bd      	mov	sp, r7
 8018f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018fa2:	4770      	bx	lr

08018fa4 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8018fa4:	b480      	push	{r7}
 8018fa6:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8018fa8:	4b05      	ldr	r3, [pc, #20]	@ (8018fc0 <UTIL_LPM_Init+0x1c>)
 8018faa:	2200      	movs	r2, #0
 8018fac:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8018fae:	4b05      	ldr	r3, [pc, #20]	@ (8018fc4 <UTIL_LPM_Init+0x20>)
 8018fb0:	2200      	movs	r2, #0
 8018fb2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8018fb4:	bf00      	nop
 8018fb6:	46bd      	mov	sp, r7
 8018fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018fbc:	4770      	bx	lr
 8018fbe:	bf00      	nop
 8018fc0:	20002f4c 	.word	0x20002f4c
 8018fc4:	20002f50 	.word	0x20002f50

08018fc8 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8018fc8:	b480      	push	{r7}
 8018fca:	b087      	sub	sp, #28
 8018fcc:	af00      	add	r7, sp, #0
 8018fce:	6078      	str	r0, [r7, #4]
 8018fd0:	460b      	mov	r3, r1
 8018fd2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018fd4:	f3ef 8310 	mrs	r3, PRIMASK
 8018fd8:	613b      	str	r3, [r7, #16]
  return(result);
 8018fda:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8018fdc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018fde:	b672      	cpsid	i
}
 8018fe0:	bf00      	nop
  
  switch(state)
 8018fe2:	78fb      	ldrb	r3, [r7, #3]
 8018fe4:	2b00      	cmp	r3, #0
 8018fe6:	d008      	beq.n	8018ffa <UTIL_LPM_SetOffMode+0x32>
 8018fe8:	2b01      	cmp	r3, #1
 8018fea:	d10e      	bne.n	801900a <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8018fec:	4b0d      	ldr	r3, [pc, #52]	@ (8019024 <UTIL_LPM_SetOffMode+0x5c>)
 8018fee:	681a      	ldr	r2, [r3, #0]
 8018ff0:	687b      	ldr	r3, [r7, #4]
 8018ff2:	4313      	orrs	r3, r2
 8018ff4:	4a0b      	ldr	r2, [pc, #44]	@ (8019024 <UTIL_LPM_SetOffMode+0x5c>)
 8018ff6:	6013      	str	r3, [r2, #0]
      break;
 8018ff8:	e008      	b.n	801900c <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8018ffa:	687b      	ldr	r3, [r7, #4]
 8018ffc:	43da      	mvns	r2, r3
 8018ffe:	4b09      	ldr	r3, [pc, #36]	@ (8019024 <UTIL_LPM_SetOffMode+0x5c>)
 8019000:	681b      	ldr	r3, [r3, #0]
 8019002:	4013      	ands	r3, r2
 8019004:	4a07      	ldr	r2, [pc, #28]	@ (8019024 <UTIL_LPM_SetOffMode+0x5c>)
 8019006:	6013      	str	r3, [r2, #0]
      break;
 8019008:	e000      	b.n	801900c <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801900a:	bf00      	nop
 801900c:	697b      	ldr	r3, [r7, #20]
 801900e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019010:	68fb      	ldr	r3, [r7, #12]
 8019012:	f383 8810 	msr	PRIMASK, r3
}
 8019016:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8019018:	bf00      	nop
 801901a:	371c      	adds	r7, #28
 801901c:	46bd      	mov	sp, r7
 801901e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019022:	4770      	bx	lr
 8019024:	20002f50 	.word	0x20002f50

08019028 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8019028:	b580      	push	{r7, lr}
 801902a:	b090      	sub	sp, #64	@ 0x40
 801902c:	af00      	add	r7, sp, #0
 801902e:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 8019030:	4b73      	ldr	r3, [pc, #460]	@ (8019200 <UTIL_SEQ_Run+0x1d8>)
 8019032:	681b      	ldr	r3, [r3, #0]
 8019034:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 8019036:	4b72      	ldr	r3, [pc, #456]	@ (8019200 <UTIL_SEQ_Run+0x1d8>)
 8019038:	681a      	ldr	r2, [r3, #0]
 801903a:	687b      	ldr	r3, [r7, #4]
 801903c:	4013      	ands	r3, r2
 801903e:	4a70      	ldr	r2, [pc, #448]	@ (8019200 <UTIL_SEQ_Run+0x1d8>)
 8019040:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 8019042:	4b70      	ldr	r3, [pc, #448]	@ (8019204 <UTIL_SEQ_Run+0x1dc>)
 8019044:	681b      	ldr	r3, [r3, #0]
 8019046:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8019048:	4b6f      	ldr	r3, [pc, #444]	@ (8019208 <UTIL_SEQ_Run+0x1e0>)
 801904a:	681b      	ldr	r3, [r3, #0]
 801904c:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801904e:	4b6f      	ldr	r3, [pc, #444]	@ (801920c <UTIL_SEQ_Run+0x1e4>)
 8019050:	681b      	ldr	r3, [r3, #0]
 8019052:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 8019054:	4b6e      	ldr	r3, [pc, #440]	@ (8019210 <UTIL_SEQ_Run+0x1e8>)
 8019056:	681b      	ldr	r3, [r3, #0]
 8019058:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801905a:	e08d      	b.n	8019178 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 801905c:	2300      	movs	r3, #0
 801905e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8019060:	e002      	b.n	8019068 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 8019062:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019064:	3301      	adds	r3, #1
 8019066:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8019068:	4a6a      	ldr	r2, [pc, #424]	@ (8019214 <UTIL_SEQ_Run+0x1ec>)
 801906a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801906c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8019070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019072:	401a      	ands	r2, r3
 8019074:	4b62      	ldr	r3, [pc, #392]	@ (8019200 <UTIL_SEQ_Run+0x1d8>)
 8019076:	681b      	ldr	r3, [r3, #0]
 8019078:	4013      	ands	r3, r2
 801907a:	2b00      	cmp	r3, #0
 801907c:	d0f1      	beq.n	8019062 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801907e:	4a65      	ldr	r2, [pc, #404]	@ (8019214 <UTIL_SEQ_Run+0x1ec>)
 8019080:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019082:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8019086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019088:	401a      	ands	r2, r3
 801908a:	4b5d      	ldr	r3, [pc, #372]	@ (8019200 <UTIL_SEQ_Run+0x1d8>)
 801908c:	681b      	ldr	r3, [r3, #0]
 801908e:	4013      	ands	r3, r2
 8019090:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8019092:	4a60      	ldr	r2, [pc, #384]	@ (8019214 <UTIL_SEQ_Run+0x1ec>)
 8019094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019096:	00db      	lsls	r3, r3, #3
 8019098:	4413      	add	r3, r2
 801909a:	685a      	ldr	r2, [r3, #4]
 801909c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801909e:	4013      	ands	r3, r2
 80190a0:	2b00      	cmp	r3, #0
 80190a2:	d106      	bne.n	80190b2 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 80190a4:	4a5b      	ldr	r2, [pc, #364]	@ (8019214 <UTIL_SEQ_Run+0x1ec>)
 80190a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80190a8:	00db      	lsls	r3, r3, #3
 80190aa:	4413      	add	r3, r2
 80190ac:	f04f 32ff 	mov.w	r2, #4294967295
 80190b0:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 80190b2:	4a58      	ldr	r2, [pc, #352]	@ (8019214 <UTIL_SEQ_Run+0x1ec>)
 80190b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80190b6:	00db      	lsls	r3, r3, #3
 80190b8:	4413      	add	r3, r2
 80190ba:	685a      	ldr	r2, [r3, #4]
 80190bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80190be:	4013      	ands	r3, r2
 80190c0:	4618      	mov	r0, r3
 80190c2:	f000 f9b3 	bl	801942c <SEQ_BitPosition>
 80190c6:	4603      	mov	r3, r0
 80190c8:	461a      	mov	r2, r3
 80190ca:	4b53      	ldr	r3, [pc, #332]	@ (8019218 <UTIL_SEQ_Run+0x1f0>)
 80190cc:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 80190ce:	4a51      	ldr	r2, [pc, #324]	@ (8019214 <UTIL_SEQ_Run+0x1ec>)
 80190d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80190d2:	00db      	lsls	r3, r3, #3
 80190d4:	4413      	add	r3, r2
 80190d6:	685a      	ldr	r2, [r3, #4]
 80190d8:	4b4f      	ldr	r3, [pc, #316]	@ (8019218 <UTIL_SEQ_Run+0x1f0>)
 80190da:	681b      	ldr	r3, [r3, #0]
 80190dc:	2101      	movs	r1, #1
 80190de:	fa01 f303 	lsl.w	r3, r1, r3
 80190e2:	43db      	mvns	r3, r3
 80190e4:	401a      	ands	r2, r3
 80190e6:	494b      	ldr	r1, [pc, #300]	@ (8019214 <UTIL_SEQ_Run+0x1ec>)
 80190e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80190ea:	00db      	lsls	r3, r3, #3
 80190ec:	440b      	add	r3, r1
 80190ee:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80190f0:	f3ef 8310 	mrs	r3, PRIMASK
 80190f4:	61bb      	str	r3, [r7, #24]
  return(result);
 80190f6:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80190f8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80190fa:	b672      	cpsid	i
}
 80190fc:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 80190fe:	4b46      	ldr	r3, [pc, #280]	@ (8019218 <UTIL_SEQ_Run+0x1f0>)
 8019100:	681b      	ldr	r3, [r3, #0]
 8019102:	2201      	movs	r2, #1
 8019104:	fa02 f303 	lsl.w	r3, r2, r3
 8019108:	43da      	mvns	r2, r3
 801910a:	4b3e      	ldr	r3, [pc, #248]	@ (8019204 <UTIL_SEQ_Run+0x1dc>)
 801910c:	681b      	ldr	r3, [r3, #0]
 801910e:	4013      	ands	r3, r2
 8019110:	4a3c      	ldr	r2, [pc, #240]	@ (8019204 <UTIL_SEQ_Run+0x1dc>)
 8019112:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8019114:	2301      	movs	r3, #1
 8019116:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019118:	e013      	b.n	8019142 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801911a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801911c:	3b01      	subs	r3, #1
 801911e:	4a3d      	ldr	r2, [pc, #244]	@ (8019214 <UTIL_SEQ_Run+0x1ec>)
 8019120:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8019124:	4b3c      	ldr	r3, [pc, #240]	@ (8019218 <UTIL_SEQ_Run+0x1f0>)
 8019126:	681b      	ldr	r3, [r3, #0]
 8019128:	2201      	movs	r2, #1
 801912a:	fa02 f303 	lsl.w	r3, r2, r3
 801912e:	43da      	mvns	r2, r3
 8019130:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019132:	3b01      	subs	r3, #1
 8019134:	400a      	ands	r2, r1
 8019136:	4937      	ldr	r1, [pc, #220]	@ (8019214 <UTIL_SEQ_Run+0x1ec>)
 8019138:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801913c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801913e:	3b01      	subs	r3, #1
 8019140:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019142:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019144:	2b00      	cmp	r3, #0
 8019146:	d1e8      	bne.n	801911a <UTIL_SEQ_Run+0xf2>
 8019148:	6a3b      	ldr	r3, [r7, #32]
 801914a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801914c:	697b      	ldr	r3, [r7, #20]
 801914e:	f383 8810 	msr	PRIMASK, r3
}
 8019152:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8019154:	4b30      	ldr	r3, [pc, #192]	@ (8019218 <UTIL_SEQ_Run+0x1f0>)
 8019156:	681b      	ldr	r3, [r3, #0]
 8019158:	4a30      	ldr	r2, [pc, #192]	@ (801921c <UTIL_SEQ_Run+0x1f4>)
 801915a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801915e:	4798      	blx	r3

    local_taskset = TaskSet;
 8019160:	4b28      	ldr	r3, [pc, #160]	@ (8019204 <UTIL_SEQ_Run+0x1dc>)
 8019162:	681b      	ldr	r3, [r3, #0]
 8019164:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 8019166:	4b28      	ldr	r3, [pc, #160]	@ (8019208 <UTIL_SEQ_Run+0x1e0>)
 8019168:	681b      	ldr	r3, [r3, #0]
 801916a:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 801916c:	4b27      	ldr	r3, [pc, #156]	@ (801920c <UTIL_SEQ_Run+0x1e4>)
 801916e:	681b      	ldr	r3, [r3, #0]
 8019170:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 8019172:	4b27      	ldr	r3, [pc, #156]	@ (8019210 <UTIL_SEQ_Run+0x1e8>)
 8019174:	681b      	ldr	r3, [r3, #0]
 8019176:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8019178:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801917a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801917c:	401a      	ands	r2, r3
 801917e:	4b20      	ldr	r3, [pc, #128]	@ (8019200 <UTIL_SEQ_Run+0x1d8>)
 8019180:	681b      	ldr	r3, [r3, #0]
 8019182:	4013      	ands	r3, r2
 8019184:	2b00      	cmp	r3, #0
 8019186:	d005      	beq.n	8019194 <UTIL_SEQ_Run+0x16c>
 8019188:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801918a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801918c:	4013      	ands	r3, r2
 801918e:	2b00      	cmp	r3, #0
 8019190:	f43f af64 	beq.w	801905c <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8019194:	4b20      	ldr	r3, [pc, #128]	@ (8019218 <UTIL_SEQ_Run+0x1f0>)
 8019196:	f04f 32ff 	mov.w	r2, #4294967295
 801919a:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801919c:	f000 f938 	bl	8019410 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80191a0:	f3ef 8310 	mrs	r3, PRIMASK
 80191a4:	613b      	str	r3, [r7, #16]
  return(result);
 80191a6:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 80191a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80191aa:	b672      	cpsid	i
}
 80191ac:	bf00      	nop
  local_taskset = TaskSet;
 80191ae:	4b15      	ldr	r3, [pc, #84]	@ (8019204 <UTIL_SEQ_Run+0x1dc>)
 80191b0:	681b      	ldr	r3, [r3, #0]
 80191b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 80191b4:	4b14      	ldr	r3, [pc, #80]	@ (8019208 <UTIL_SEQ_Run+0x1e0>)
 80191b6:	681b      	ldr	r3, [r3, #0]
 80191b8:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 80191ba:	4b14      	ldr	r3, [pc, #80]	@ (801920c <UTIL_SEQ_Run+0x1e4>)
 80191bc:	681b      	ldr	r3, [r3, #0]
 80191be:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 80191c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80191c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80191c4:	401a      	ands	r2, r3
 80191c6:	4b0e      	ldr	r3, [pc, #56]	@ (8019200 <UTIL_SEQ_Run+0x1d8>)
 80191c8:	681b      	ldr	r3, [r3, #0]
 80191ca:	4013      	ands	r3, r2
 80191cc:	2b00      	cmp	r3, #0
 80191ce:	d107      	bne.n	80191e0 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 80191d0:	4b0f      	ldr	r3, [pc, #60]	@ (8019210 <UTIL_SEQ_Run+0x1e8>)
 80191d2:	681a      	ldr	r2, [r3, #0]
 80191d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80191d6:	4013      	ands	r3, r2
 80191d8:	2b00      	cmp	r3, #0
 80191da:	d101      	bne.n	80191e0 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 80191dc:	f7e8 fad4 	bl	8001788 <UTIL_SEQ_Idle>
 80191e0:	69fb      	ldr	r3, [r7, #28]
 80191e2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80191e4:	68fb      	ldr	r3, [r7, #12]
 80191e6:	f383 8810 	msr	PRIMASK, r3
}
 80191ea:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 80191ec:	f000 f917 	bl	801941e <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 80191f0:	4a03      	ldr	r2, [pc, #12]	@ (8019200 <UTIL_SEQ_Run+0x1d8>)
 80191f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80191f4:	6013      	str	r3, [r2, #0]

  return;
 80191f6:	bf00      	nop
}
 80191f8:	3740      	adds	r7, #64	@ 0x40
 80191fa:	46bd      	mov	sp, r7
 80191fc:	bd80      	pop	{r7, pc}
 80191fe:	bf00      	nop
 8019200:	20000144 	.word	0x20000144
 8019204:	20002f54 	.word	0x20002f54
 8019208:	20002f58 	.word	0x20002f58
 801920c:	20000140 	.word	0x20000140
 8019210:	20002f5c 	.word	0x20002f5c
 8019214:	20002fe4 	.word	0x20002fe4
 8019218:	20002f60 	.word	0x20002f60
 801921c:	20002f64 	.word	0x20002f64

08019220 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8019220:	b580      	push	{r7, lr}
 8019222:	b088      	sub	sp, #32
 8019224:	af00      	add	r7, sp, #0
 8019226:	60f8      	str	r0, [r7, #12]
 8019228:	60b9      	str	r1, [r7, #8]
 801922a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801922c:	f3ef 8310 	mrs	r3, PRIMASK
 8019230:	617b      	str	r3, [r7, #20]
  return(result);
 8019232:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8019234:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8019236:	b672      	cpsid	i
}
 8019238:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801923a:	68f8      	ldr	r0, [r7, #12]
 801923c:	f000 f8f6 	bl	801942c <SEQ_BitPosition>
 8019240:	4603      	mov	r3, r0
 8019242:	4619      	mov	r1, r3
 8019244:	4a06      	ldr	r2, [pc, #24]	@ (8019260 <UTIL_SEQ_RegTask+0x40>)
 8019246:	687b      	ldr	r3, [r7, #4]
 8019248:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801924c:	69fb      	ldr	r3, [r7, #28]
 801924e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019250:	69bb      	ldr	r3, [r7, #24]
 8019252:	f383 8810 	msr	PRIMASK, r3
}
 8019256:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8019258:	bf00      	nop
}
 801925a:	3720      	adds	r7, #32
 801925c:	46bd      	mov	sp, r7
 801925e:	bd80      	pop	{r7, pc}
 8019260:	20002f64 	.word	0x20002f64

08019264 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8019264:	b480      	push	{r7}
 8019266:	b087      	sub	sp, #28
 8019268:	af00      	add	r7, sp, #0
 801926a:	6078      	str	r0, [r7, #4]
 801926c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801926e:	f3ef 8310 	mrs	r3, PRIMASK
 8019272:	60fb      	str	r3, [r7, #12]
  return(result);
 8019274:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8019276:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019278:	b672      	cpsid	i
}
 801927a:	bf00      	nop

  TaskSet |= TaskId_bm;
 801927c:	4b0d      	ldr	r3, [pc, #52]	@ (80192b4 <UTIL_SEQ_SetTask+0x50>)
 801927e:	681a      	ldr	r2, [r3, #0]
 8019280:	687b      	ldr	r3, [r7, #4]
 8019282:	4313      	orrs	r3, r2
 8019284:	4a0b      	ldr	r2, [pc, #44]	@ (80192b4 <UTIL_SEQ_SetTask+0x50>)
 8019286:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8019288:	4a0b      	ldr	r2, [pc, #44]	@ (80192b8 <UTIL_SEQ_SetTask+0x54>)
 801928a:	683b      	ldr	r3, [r7, #0]
 801928c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8019290:	687b      	ldr	r3, [r7, #4]
 8019292:	431a      	orrs	r2, r3
 8019294:	4908      	ldr	r1, [pc, #32]	@ (80192b8 <UTIL_SEQ_SetTask+0x54>)
 8019296:	683b      	ldr	r3, [r7, #0]
 8019298:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801929c:	697b      	ldr	r3, [r7, #20]
 801929e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80192a0:	693b      	ldr	r3, [r7, #16]
 80192a2:	f383 8810 	msr	PRIMASK, r3
}
 80192a6:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80192a8:	bf00      	nop
}
 80192aa:	371c      	adds	r7, #28
 80192ac:	46bd      	mov	sp, r7
 80192ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192b2:	4770      	bx	lr
 80192b4:	20002f54 	.word	0x20002f54
 80192b8:	20002fe4 	.word	0x20002fe4

080192bc <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 80192bc:	b480      	push	{r7}
 80192be:	b087      	sub	sp, #28
 80192c0:	af00      	add	r7, sp, #0
 80192c2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80192c4:	f3ef 8310 	mrs	r3, PRIMASK
 80192c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80192ca:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80192cc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80192ce:	b672      	cpsid	i
}
 80192d0:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 80192d2:	687b      	ldr	r3, [r7, #4]
 80192d4:	43da      	mvns	r2, r3
 80192d6:	4b08      	ldr	r3, [pc, #32]	@ (80192f8 <UTIL_SEQ_PauseTask+0x3c>)
 80192d8:	681b      	ldr	r3, [r3, #0]
 80192da:	4013      	ands	r3, r2
 80192dc:	4a06      	ldr	r2, [pc, #24]	@ (80192f8 <UTIL_SEQ_PauseTask+0x3c>)
 80192de:	6013      	str	r3, [r2, #0]
 80192e0:	697b      	ldr	r3, [r7, #20]
 80192e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80192e4:	693b      	ldr	r3, [r7, #16]
 80192e6:	f383 8810 	msr	PRIMASK, r3
}
 80192ea:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80192ec:	bf00      	nop
}
 80192ee:	371c      	adds	r7, #28
 80192f0:	46bd      	mov	sp, r7
 80192f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192f6:	4770      	bx	lr
 80192f8:	20000140 	.word	0x20000140

080192fc <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 80192fc:	b480      	push	{r7}
 80192fe:	b087      	sub	sp, #28
 8019300:	af00      	add	r7, sp, #0
 8019302:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019304:	f3ef 8310 	mrs	r3, PRIMASK
 8019308:	60fb      	str	r3, [r7, #12]
  return(result);
 801930a:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801930c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801930e:	b672      	cpsid	i
}
 8019310:	bf00      	nop

  TaskMask |= TaskId_bm;
 8019312:	4b09      	ldr	r3, [pc, #36]	@ (8019338 <UTIL_SEQ_ResumeTask+0x3c>)
 8019314:	681a      	ldr	r2, [r3, #0]
 8019316:	687b      	ldr	r3, [r7, #4]
 8019318:	4313      	orrs	r3, r2
 801931a:	4a07      	ldr	r2, [pc, #28]	@ (8019338 <UTIL_SEQ_ResumeTask+0x3c>)
 801931c:	6013      	str	r3, [r2, #0]
 801931e:	697b      	ldr	r3, [r7, #20]
 8019320:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019322:	693b      	ldr	r3, [r7, #16]
 8019324:	f383 8810 	msr	PRIMASK, r3
}
 8019328:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801932a:	bf00      	nop
}
 801932c:	371c      	adds	r7, #28
 801932e:	46bd      	mov	sp, r7
 8019330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019334:	4770      	bx	lr
 8019336:	bf00      	nop
 8019338:	20000140 	.word	0x20000140

0801933c <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 801933c:	b480      	push	{r7}
 801933e:	b087      	sub	sp, #28
 8019340:	af00      	add	r7, sp, #0
 8019342:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019344:	f3ef 8310 	mrs	r3, PRIMASK
 8019348:	60fb      	str	r3, [r7, #12]
  return(result);
 801934a:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801934c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801934e:	b672      	cpsid	i
}
 8019350:	bf00      	nop

  EvtSet |= EvtId_bm;
 8019352:	4b09      	ldr	r3, [pc, #36]	@ (8019378 <UTIL_SEQ_SetEvt+0x3c>)
 8019354:	681a      	ldr	r2, [r3, #0]
 8019356:	687b      	ldr	r3, [r7, #4]
 8019358:	4313      	orrs	r3, r2
 801935a:	4a07      	ldr	r2, [pc, #28]	@ (8019378 <UTIL_SEQ_SetEvt+0x3c>)
 801935c:	6013      	str	r3, [r2, #0]
 801935e:	697b      	ldr	r3, [r7, #20]
 8019360:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019362:	693b      	ldr	r3, [r7, #16]
 8019364:	f383 8810 	msr	PRIMASK, r3
}
 8019368:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801936a:	bf00      	nop
}
 801936c:	371c      	adds	r7, #28
 801936e:	46bd      	mov	sp, r7
 8019370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019374:	4770      	bx	lr
 8019376:	bf00      	nop
 8019378:	20002f58 	.word	0x20002f58

0801937c <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 801937c:	b580      	push	{r7, lr}
 801937e:	b088      	sub	sp, #32
 8019380:	af00      	add	r7, sp, #0
 8019382:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 8019384:	4b1f      	ldr	r3, [pc, #124]	@ (8019404 <UTIL_SEQ_WaitEvt+0x88>)
 8019386:	681b      	ldr	r3, [r3, #0]
 8019388:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 801938a:	4b1e      	ldr	r3, [pc, #120]	@ (8019404 <UTIL_SEQ_WaitEvt+0x88>)
 801938c:	681b      	ldr	r3, [r3, #0]
 801938e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019392:	d102      	bne.n	801939a <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 8019394:	2300      	movs	r3, #0
 8019396:	61fb      	str	r3, [r7, #28]
 8019398:	e005      	b.n	80193a6 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 801939a:	4b1a      	ldr	r3, [pc, #104]	@ (8019404 <UTIL_SEQ_WaitEvt+0x88>)
 801939c:	681b      	ldr	r3, [r3, #0]
 801939e:	2201      	movs	r2, #1
 80193a0:	fa02 f303 	lsl.w	r3, r2, r3
 80193a4:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 80193a6:	4b18      	ldr	r3, [pc, #96]	@ (8019408 <UTIL_SEQ_WaitEvt+0x8c>)
 80193a8:	681b      	ldr	r3, [r3, #0]
 80193aa:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 80193ac:	4a16      	ldr	r2, [pc, #88]	@ (8019408 <UTIL_SEQ_WaitEvt+0x8c>)
 80193ae:	687b      	ldr	r3, [r7, #4]
 80193b0:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 80193b2:	e003      	b.n	80193bc <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 80193b4:	6879      	ldr	r1, [r7, #4]
 80193b6:	69f8      	ldr	r0, [r7, #28]
 80193b8:	f7e8 f9ed 	bl	8001796 <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 80193bc:	4b13      	ldr	r3, [pc, #76]	@ (801940c <UTIL_SEQ_WaitEvt+0x90>)
 80193be:	681a      	ldr	r2, [r3, #0]
 80193c0:	687b      	ldr	r3, [r7, #4]
 80193c2:	4013      	ands	r3, r2
 80193c4:	2b00      	cmp	r3, #0
 80193c6:	d0f5      	beq.n	80193b4 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 80193c8:	4a0e      	ldr	r2, [pc, #56]	@ (8019404 <UTIL_SEQ_WaitEvt+0x88>)
 80193ca:	69bb      	ldr	r3, [r7, #24]
 80193cc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80193ce:	f3ef 8310 	mrs	r3, PRIMASK
 80193d2:	60bb      	str	r3, [r7, #8]
  return(result);
 80193d4:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80193d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80193d8:	b672      	cpsid	i
}
 80193da:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 80193dc:	687b      	ldr	r3, [r7, #4]
 80193de:	43da      	mvns	r2, r3
 80193e0:	4b0a      	ldr	r3, [pc, #40]	@ (801940c <UTIL_SEQ_WaitEvt+0x90>)
 80193e2:	681b      	ldr	r3, [r3, #0]
 80193e4:	4013      	ands	r3, r2
 80193e6:	4a09      	ldr	r2, [pc, #36]	@ (801940c <UTIL_SEQ_WaitEvt+0x90>)
 80193e8:	6013      	str	r3, [r2, #0]
 80193ea:	693b      	ldr	r3, [r7, #16]
 80193ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80193ee:	68fb      	ldr	r3, [r7, #12]
 80193f0:	f383 8810 	msr	PRIMASK, r3
}
 80193f4:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 80193f6:	4a04      	ldr	r2, [pc, #16]	@ (8019408 <UTIL_SEQ_WaitEvt+0x8c>)
 80193f8:	697b      	ldr	r3, [r7, #20]
 80193fa:	6013      	str	r3, [r2, #0]
  return;
 80193fc:	bf00      	nop
}
 80193fe:	3720      	adds	r7, #32
 8019400:	46bd      	mov	sp, r7
 8019402:	bd80      	pop	{r7, pc}
 8019404:	20002f60 	.word	0x20002f60
 8019408:	20002f5c 	.word	0x20002f5c
 801940c:	20002f58 	.word	0x20002f58

08019410 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8019410:	b480      	push	{r7}
 8019412:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8019414:	bf00      	nop
}
 8019416:	46bd      	mov	sp, r7
 8019418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801941c:	4770      	bx	lr

0801941e <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801941e:	b480      	push	{r7}
 8019420:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8019422:	bf00      	nop
}
 8019424:	46bd      	mov	sp, r7
 8019426:	f85d 7b04 	ldr.w	r7, [sp], #4
 801942a:	4770      	bx	lr

0801942c <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801942c:	b480      	push	{r7}
 801942e:	b085      	sub	sp, #20
 8019430:	af00      	add	r7, sp, #0
 8019432:	6078      	str	r0, [r7, #4]
 8019434:	687b      	ldr	r3, [r7, #4]
 8019436:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 8019438:	68fb      	ldr	r3, [r7, #12]
 801943a:	2b00      	cmp	r3, #0
 801943c:	d101      	bne.n	8019442 <SEQ_BitPosition+0x16>
    return 32U;
 801943e:	2320      	movs	r3, #32
 8019440:	e003      	b.n	801944a <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 8019442:	68fb      	ldr	r3, [r7, #12]
 8019444:	fab3 f383 	clz	r3, r3
 8019448:	b2db      	uxtb	r3, r3
  return (uint8_t)(31 -__CLZ( Value ));
 801944a:	f1c3 031f 	rsb	r3, r3, #31
 801944e:	b2db      	uxtb	r3, r3
}
 8019450:	4618      	mov	r0, r3
 8019452:	3714      	adds	r7, #20
 8019454:	46bd      	mov	sp, r7
 8019456:	f85d 7b04 	ldr.w	r7, [sp], #4
 801945a:	4770      	bx	lr

0801945c <atoi>:
 801945c:	220a      	movs	r2, #10
 801945e:	2100      	movs	r1, #0
 8019460:	f000 bfa8 	b.w	801a3b4 <strtol>

08019464 <malloc>:
 8019464:	4b02      	ldr	r3, [pc, #8]	@ (8019470 <malloc+0xc>)
 8019466:	4601      	mov	r1, r0
 8019468:	6818      	ldr	r0, [r3, #0]
 801946a:	f000 b82d 	b.w	80194c8 <_malloc_r>
 801946e:	bf00      	nop
 8019470:	200002c0 	.word	0x200002c0

08019474 <free>:
 8019474:	4b02      	ldr	r3, [pc, #8]	@ (8019480 <free+0xc>)
 8019476:	4601      	mov	r1, r0
 8019478:	6818      	ldr	r0, [r3, #0]
 801947a:	f002 bf0d 	b.w	801c298 <_free_r>
 801947e:	bf00      	nop
 8019480:	200002c0 	.word	0x200002c0

08019484 <sbrk_aligned>:
 8019484:	b570      	push	{r4, r5, r6, lr}
 8019486:	4e0f      	ldr	r6, [pc, #60]	@ (80194c4 <sbrk_aligned+0x40>)
 8019488:	460c      	mov	r4, r1
 801948a:	6831      	ldr	r1, [r6, #0]
 801948c:	4605      	mov	r5, r0
 801948e:	b911      	cbnz	r1, 8019496 <sbrk_aligned+0x12>
 8019490:	f002 f824 	bl	801b4dc <_sbrk_r>
 8019494:	6030      	str	r0, [r6, #0]
 8019496:	4621      	mov	r1, r4
 8019498:	4628      	mov	r0, r5
 801949a:	f002 f81f 	bl	801b4dc <_sbrk_r>
 801949e:	1c43      	adds	r3, r0, #1
 80194a0:	d103      	bne.n	80194aa <sbrk_aligned+0x26>
 80194a2:	f04f 34ff 	mov.w	r4, #4294967295
 80194a6:	4620      	mov	r0, r4
 80194a8:	bd70      	pop	{r4, r5, r6, pc}
 80194aa:	1cc4      	adds	r4, r0, #3
 80194ac:	f024 0403 	bic.w	r4, r4, #3
 80194b0:	42a0      	cmp	r0, r4
 80194b2:	d0f8      	beq.n	80194a6 <sbrk_aligned+0x22>
 80194b4:	1a21      	subs	r1, r4, r0
 80194b6:	4628      	mov	r0, r5
 80194b8:	f002 f810 	bl	801b4dc <_sbrk_r>
 80194bc:	3001      	adds	r0, #1
 80194be:	d1f2      	bne.n	80194a6 <sbrk_aligned+0x22>
 80194c0:	e7ef      	b.n	80194a2 <sbrk_aligned+0x1e>
 80194c2:	bf00      	nop
 80194c4:	20002fec 	.word	0x20002fec

080194c8 <_malloc_r>:
 80194c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80194cc:	1ccd      	adds	r5, r1, #3
 80194ce:	f025 0503 	bic.w	r5, r5, #3
 80194d2:	3508      	adds	r5, #8
 80194d4:	2d0c      	cmp	r5, #12
 80194d6:	bf38      	it	cc
 80194d8:	250c      	movcc	r5, #12
 80194da:	2d00      	cmp	r5, #0
 80194dc:	4606      	mov	r6, r0
 80194de:	db01      	blt.n	80194e4 <_malloc_r+0x1c>
 80194e0:	42a9      	cmp	r1, r5
 80194e2:	d904      	bls.n	80194ee <_malloc_r+0x26>
 80194e4:	230c      	movs	r3, #12
 80194e6:	6033      	str	r3, [r6, #0]
 80194e8:	2000      	movs	r0, #0
 80194ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80194ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80195c4 <_malloc_r+0xfc>
 80194f2:	f000 f869 	bl	80195c8 <__malloc_lock>
 80194f6:	f8d8 3000 	ldr.w	r3, [r8]
 80194fa:	461c      	mov	r4, r3
 80194fc:	bb44      	cbnz	r4, 8019550 <_malloc_r+0x88>
 80194fe:	4629      	mov	r1, r5
 8019500:	4630      	mov	r0, r6
 8019502:	f7ff ffbf 	bl	8019484 <sbrk_aligned>
 8019506:	1c43      	adds	r3, r0, #1
 8019508:	4604      	mov	r4, r0
 801950a:	d158      	bne.n	80195be <_malloc_r+0xf6>
 801950c:	f8d8 4000 	ldr.w	r4, [r8]
 8019510:	4627      	mov	r7, r4
 8019512:	2f00      	cmp	r7, #0
 8019514:	d143      	bne.n	801959e <_malloc_r+0xd6>
 8019516:	2c00      	cmp	r4, #0
 8019518:	d04b      	beq.n	80195b2 <_malloc_r+0xea>
 801951a:	6823      	ldr	r3, [r4, #0]
 801951c:	4639      	mov	r1, r7
 801951e:	4630      	mov	r0, r6
 8019520:	eb04 0903 	add.w	r9, r4, r3
 8019524:	f001 ffda 	bl	801b4dc <_sbrk_r>
 8019528:	4581      	cmp	r9, r0
 801952a:	d142      	bne.n	80195b2 <_malloc_r+0xea>
 801952c:	6821      	ldr	r1, [r4, #0]
 801952e:	1a6d      	subs	r5, r5, r1
 8019530:	4629      	mov	r1, r5
 8019532:	4630      	mov	r0, r6
 8019534:	f7ff ffa6 	bl	8019484 <sbrk_aligned>
 8019538:	3001      	adds	r0, #1
 801953a:	d03a      	beq.n	80195b2 <_malloc_r+0xea>
 801953c:	6823      	ldr	r3, [r4, #0]
 801953e:	442b      	add	r3, r5
 8019540:	6023      	str	r3, [r4, #0]
 8019542:	f8d8 3000 	ldr.w	r3, [r8]
 8019546:	685a      	ldr	r2, [r3, #4]
 8019548:	bb62      	cbnz	r2, 80195a4 <_malloc_r+0xdc>
 801954a:	f8c8 7000 	str.w	r7, [r8]
 801954e:	e00f      	b.n	8019570 <_malloc_r+0xa8>
 8019550:	6822      	ldr	r2, [r4, #0]
 8019552:	1b52      	subs	r2, r2, r5
 8019554:	d420      	bmi.n	8019598 <_malloc_r+0xd0>
 8019556:	2a0b      	cmp	r2, #11
 8019558:	d917      	bls.n	801958a <_malloc_r+0xc2>
 801955a:	1961      	adds	r1, r4, r5
 801955c:	42a3      	cmp	r3, r4
 801955e:	6025      	str	r5, [r4, #0]
 8019560:	bf18      	it	ne
 8019562:	6059      	strne	r1, [r3, #4]
 8019564:	6863      	ldr	r3, [r4, #4]
 8019566:	bf08      	it	eq
 8019568:	f8c8 1000 	streq.w	r1, [r8]
 801956c:	5162      	str	r2, [r4, r5]
 801956e:	604b      	str	r3, [r1, #4]
 8019570:	4630      	mov	r0, r6
 8019572:	f000 f82f 	bl	80195d4 <__malloc_unlock>
 8019576:	f104 000b 	add.w	r0, r4, #11
 801957a:	1d23      	adds	r3, r4, #4
 801957c:	f020 0007 	bic.w	r0, r0, #7
 8019580:	1ac2      	subs	r2, r0, r3
 8019582:	bf1c      	itt	ne
 8019584:	1a1b      	subne	r3, r3, r0
 8019586:	50a3      	strne	r3, [r4, r2]
 8019588:	e7af      	b.n	80194ea <_malloc_r+0x22>
 801958a:	6862      	ldr	r2, [r4, #4]
 801958c:	42a3      	cmp	r3, r4
 801958e:	bf0c      	ite	eq
 8019590:	f8c8 2000 	streq.w	r2, [r8]
 8019594:	605a      	strne	r2, [r3, #4]
 8019596:	e7eb      	b.n	8019570 <_malloc_r+0xa8>
 8019598:	4623      	mov	r3, r4
 801959a:	6864      	ldr	r4, [r4, #4]
 801959c:	e7ae      	b.n	80194fc <_malloc_r+0x34>
 801959e:	463c      	mov	r4, r7
 80195a0:	687f      	ldr	r7, [r7, #4]
 80195a2:	e7b6      	b.n	8019512 <_malloc_r+0x4a>
 80195a4:	461a      	mov	r2, r3
 80195a6:	685b      	ldr	r3, [r3, #4]
 80195a8:	42a3      	cmp	r3, r4
 80195aa:	d1fb      	bne.n	80195a4 <_malloc_r+0xdc>
 80195ac:	2300      	movs	r3, #0
 80195ae:	6053      	str	r3, [r2, #4]
 80195b0:	e7de      	b.n	8019570 <_malloc_r+0xa8>
 80195b2:	230c      	movs	r3, #12
 80195b4:	6033      	str	r3, [r6, #0]
 80195b6:	4630      	mov	r0, r6
 80195b8:	f000 f80c 	bl	80195d4 <__malloc_unlock>
 80195bc:	e794      	b.n	80194e8 <_malloc_r+0x20>
 80195be:	6005      	str	r5, [r0, #0]
 80195c0:	e7d6      	b.n	8019570 <_malloc_r+0xa8>
 80195c2:	bf00      	nop
 80195c4:	20002ff0 	.word	0x20002ff0

080195c8 <__malloc_lock>:
 80195c8:	4801      	ldr	r0, [pc, #4]	@ (80195d0 <__malloc_lock+0x8>)
 80195ca:	f001 bfd4 	b.w	801b576 <__retarget_lock_acquire_recursive>
 80195ce:	bf00      	nop
 80195d0:	20003134 	.word	0x20003134

080195d4 <__malloc_unlock>:
 80195d4:	4801      	ldr	r0, [pc, #4]	@ (80195dc <__malloc_unlock+0x8>)
 80195d6:	f001 bfcf 	b.w	801b578 <__retarget_lock_release_recursive>
 80195da:	bf00      	nop
 80195dc:	20003134 	.word	0x20003134

080195e0 <sulp>:
 80195e0:	b570      	push	{r4, r5, r6, lr}
 80195e2:	4604      	mov	r4, r0
 80195e4:	460d      	mov	r5, r1
 80195e6:	ec45 4b10 	vmov	d0, r4, r5
 80195ea:	4616      	mov	r6, r2
 80195ec:	f003 fd5e 	bl	801d0ac <__ulp>
 80195f0:	ec51 0b10 	vmov	r0, r1, d0
 80195f4:	b17e      	cbz	r6, 8019616 <sulp+0x36>
 80195f6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80195fa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80195fe:	2b00      	cmp	r3, #0
 8019600:	dd09      	ble.n	8019616 <sulp+0x36>
 8019602:	051b      	lsls	r3, r3, #20
 8019604:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8019608:	2400      	movs	r4, #0
 801960a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801960e:	4622      	mov	r2, r4
 8019610:	462b      	mov	r3, r5
 8019612:	f7e6 ffc9 	bl	80005a8 <__aeabi_dmul>
 8019616:	ec41 0b10 	vmov	d0, r0, r1
 801961a:	bd70      	pop	{r4, r5, r6, pc}
 801961c:	0000      	movs	r0, r0
	...

08019620 <_strtod_l>:
 8019620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019624:	b09f      	sub	sp, #124	@ 0x7c
 8019626:	460c      	mov	r4, r1
 8019628:	9217      	str	r2, [sp, #92]	@ 0x5c
 801962a:	2200      	movs	r2, #0
 801962c:	921a      	str	r2, [sp, #104]	@ 0x68
 801962e:	9005      	str	r0, [sp, #20]
 8019630:	f04f 0a00 	mov.w	sl, #0
 8019634:	f04f 0b00 	mov.w	fp, #0
 8019638:	460a      	mov	r2, r1
 801963a:	9219      	str	r2, [sp, #100]	@ 0x64
 801963c:	7811      	ldrb	r1, [r2, #0]
 801963e:	292b      	cmp	r1, #43	@ 0x2b
 8019640:	d04a      	beq.n	80196d8 <_strtod_l+0xb8>
 8019642:	d838      	bhi.n	80196b6 <_strtod_l+0x96>
 8019644:	290d      	cmp	r1, #13
 8019646:	d832      	bhi.n	80196ae <_strtod_l+0x8e>
 8019648:	2908      	cmp	r1, #8
 801964a:	d832      	bhi.n	80196b2 <_strtod_l+0x92>
 801964c:	2900      	cmp	r1, #0
 801964e:	d03b      	beq.n	80196c8 <_strtod_l+0xa8>
 8019650:	2200      	movs	r2, #0
 8019652:	920b      	str	r2, [sp, #44]	@ 0x2c
 8019654:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8019656:	782a      	ldrb	r2, [r5, #0]
 8019658:	2a30      	cmp	r2, #48	@ 0x30
 801965a:	f040 80b3 	bne.w	80197c4 <_strtod_l+0x1a4>
 801965e:	786a      	ldrb	r2, [r5, #1]
 8019660:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8019664:	2a58      	cmp	r2, #88	@ 0x58
 8019666:	d16e      	bne.n	8019746 <_strtod_l+0x126>
 8019668:	9302      	str	r3, [sp, #8]
 801966a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801966c:	9301      	str	r3, [sp, #4]
 801966e:	ab1a      	add	r3, sp, #104	@ 0x68
 8019670:	9300      	str	r3, [sp, #0]
 8019672:	4a8e      	ldr	r2, [pc, #568]	@ (80198ac <_strtod_l+0x28c>)
 8019674:	9805      	ldr	r0, [sp, #20]
 8019676:	ab1b      	add	r3, sp, #108	@ 0x6c
 8019678:	a919      	add	r1, sp, #100	@ 0x64
 801967a:	f002 febf 	bl	801c3fc <__gethex>
 801967e:	f010 060f 	ands.w	r6, r0, #15
 8019682:	4604      	mov	r4, r0
 8019684:	d005      	beq.n	8019692 <_strtod_l+0x72>
 8019686:	2e06      	cmp	r6, #6
 8019688:	d128      	bne.n	80196dc <_strtod_l+0xbc>
 801968a:	3501      	adds	r5, #1
 801968c:	2300      	movs	r3, #0
 801968e:	9519      	str	r5, [sp, #100]	@ 0x64
 8019690:	930b      	str	r3, [sp, #44]	@ 0x2c
 8019692:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8019694:	2b00      	cmp	r3, #0
 8019696:	f040 858e 	bne.w	801a1b6 <_strtod_l+0xb96>
 801969a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801969c:	b1cb      	cbz	r3, 80196d2 <_strtod_l+0xb2>
 801969e:	4652      	mov	r2, sl
 80196a0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80196a4:	ec43 2b10 	vmov	d0, r2, r3
 80196a8:	b01f      	add	sp, #124	@ 0x7c
 80196aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80196ae:	2920      	cmp	r1, #32
 80196b0:	d1ce      	bne.n	8019650 <_strtod_l+0x30>
 80196b2:	3201      	adds	r2, #1
 80196b4:	e7c1      	b.n	801963a <_strtod_l+0x1a>
 80196b6:	292d      	cmp	r1, #45	@ 0x2d
 80196b8:	d1ca      	bne.n	8019650 <_strtod_l+0x30>
 80196ba:	2101      	movs	r1, #1
 80196bc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80196be:	1c51      	adds	r1, r2, #1
 80196c0:	9119      	str	r1, [sp, #100]	@ 0x64
 80196c2:	7852      	ldrb	r2, [r2, #1]
 80196c4:	2a00      	cmp	r2, #0
 80196c6:	d1c5      	bne.n	8019654 <_strtod_l+0x34>
 80196c8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80196ca:	9419      	str	r4, [sp, #100]	@ 0x64
 80196cc:	2b00      	cmp	r3, #0
 80196ce:	f040 8570 	bne.w	801a1b2 <_strtod_l+0xb92>
 80196d2:	4652      	mov	r2, sl
 80196d4:	465b      	mov	r3, fp
 80196d6:	e7e5      	b.n	80196a4 <_strtod_l+0x84>
 80196d8:	2100      	movs	r1, #0
 80196da:	e7ef      	b.n	80196bc <_strtod_l+0x9c>
 80196dc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80196de:	b13a      	cbz	r2, 80196f0 <_strtod_l+0xd0>
 80196e0:	2135      	movs	r1, #53	@ 0x35
 80196e2:	a81c      	add	r0, sp, #112	@ 0x70
 80196e4:	f003 fddc 	bl	801d2a0 <__copybits>
 80196e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80196ea:	9805      	ldr	r0, [sp, #20]
 80196ec:	f003 f9aa 	bl	801ca44 <_Bfree>
 80196f0:	3e01      	subs	r6, #1
 80196f2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80196f4:	2e04      	cmp	r6, #4
 80196f6:	d806      	bhi.n	8019706 <_strtod_l+0xe6>
 80196f8:	e8df f006 	tbb	[pc, r6]
 80196fc:	201d0314 	.word	0x201d0314
 8019700:	14          	.byte	0x14
 8019701:	00          	.byte	0x00
 8019702:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8019706:	05e1      	lsls	r1, r4, #23
 8019708:	bf48      	it	mi
 801970a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801970e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8019712:	0d1b      	lsrs	r3, r3, #20
 8019714:	051b      	lsls	r3, r3, #20
 8019716:	2b00      	cmp	r3, #0
 8019718:	d1bb      	bne.n	8019692 <_strtod_l+0x72>
 801971a:	f001 ff01 	bl	801b520 <__errno>
 801971e:	2322      	movs	r3, #34	@ 0x22
 8019720:	6003      	str	r3, [r0, #0]
 8019722:	e7b6      	b.n	8019692 <_strtod_l+0x72>
 8019724:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8019728:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801972c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8019730:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8019734:	e7e7      	b.n	8019706 <_strtod_l+0xe6>
 8019736:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80198b4 <_strtod_l+0x294>
 801973a:	e7e4      	b.n	8019706 <_strtod_l+0xe6>
 801973c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8019740:	f04f 3aff 	mov.w	sl, #4294967295
 8019744:	e7df      	b.n	8019706 <_strtod_l+0xe6>
 8019746:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019748:	1c5a      	adds	r2, r3, #1
 801974a:	9219      	str	r2, [sp, #100]	@ 0x64
 801974c:	785b      	ldrb	r3, [r3, #1]
 801974e:	2b30      	cmp	r3, #48	@ 0x30
 8019750:	d0f9      	beq.n	8019746 <_strtod_l+0x126>
 8019752:	2b00      	cmp	r3, #0
 8019754:	d09d      	beq.n	8019692 <_strtod_l+0x72>
 8019756:	2301      	movs	r3, #1
 8019758:	9309      	str	r3, [sp, #36]	@ 0x24
 801975a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801975c:	930c      	str	r3, [sp, #48]	@ 0x30
 801975e:	2300      	movs	r3, #0
 8019760:	9308      	str	r3, [sp, #32]
 8019762:	930a      	str	r3, [sp, #40]	@ 0x28
 8019764:	461f      	mov	r7, r3
 8019766:	220a      	movs	r2, #10
 8019768:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801976a:	7805      	ldrb	r5, [r0, #0]
 801976c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8019770:	b2d9      	uxtb	r1, r3
 8019772:	2909      	cmp	r1, #9
 8019774:	d928      	bls.n	80197c8 <_strtod_l+0x1a8>
 8019776:	494e      	ldr	r1, [pc, #312]	@ (80198b0 <_strtod_l+0x290>)
 8019778:	2201      	movs	r2, #1
 801977a:	f001 fdf2 	bl	801b362 <strncmp>
 801977e:	2800      	cmp	r0, #0
 8019780:	d032      	beq.n	80197e8 <_strtod_l+0x1c8>
 8019782:	2000      	movs	r0, #0
 8019784:	462a      	mov	r2, r5
 8019786:	4681      	mov	r9, r0
 8019788:	463d      	mov	r5, r7
 801978a:	4603      	mov	r3, r0
 801978c:	2a65      	cmp	r2, #101	@ 0x65
 801978e:	d001      	beq.n	8019794 <_strtod_l+0x174>
 8019790:	2a45      	cmp	r2, #69	@ 0x45
 8019792:	d114      	bne.n	80197be <_strtod_l+0x19e>
 8019794:	b91d      	cbnz	r5, 801979e <_strtod_l+0x17e>
 8019796:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019798:	4302      	orrs	r2, r0
 801979a:	d095      	beq.n	80196c8 <_strtod_l+0xa8>
 801979c:	2500      	movs	r5, #0
 801979e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80197a0:	1c62      	adds	r2, r4, #1
 80197a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80197a4:	7862      	ldrb	r2, [r4, #1]
 80197a6:	2a2b      	cmp	r2, #43	@ 0x2b
 80197a8:	d077      	beq.n	801989a <_strtod_l+0x27a>
 80197aa:	2a2d      	cmp	r2, #45	@ 0x2d
 80197ac:	d07b      	beq.n	80198a6 <_strtod_l+0x286>
 80197ae:	f04f 0c00 	mov.w	ip, #0
 80197b2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80197b6:	2909      	cmp	r1, #9
 80197b8:	f240 8082 	bls.w	80198c0 <_strtod_l+0x2a0>
 80197bc:	9419      	str	r4, [sp, #100]	@ 0x64
 80197be:	f04f 0800 	mov.w	r8, #0
 80197c2:	e0a2      	b.n	801990a <_strtod_l+0x2ea>
 80197c4:	2300      	movs	r3, #0
 80197c6:	e7c7      	b.n	8019758 <_strtod_l+0x138>
 80197c8:	2f08      	cmp	r7, #8
 80197ca:	bfd5      	itete	le
 80197cc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80197ce:	9908      	ldrgt	r1, [sp, #32]
 80197d0:	fb02 3301 	mlale	r3, r2, r1, r3
 80197d4:	fb02 3301 	mlagt	r3, r2, r1, r3
 80197d8:	f100 0001 	add.w	r0, r0, #1
 80197dc:	bfd4      	ite	le
 80197de:	930a      	strle	r3, [sp, #40]	@ 0x28
 80197e0:	9308      	strgt	r3, [sp, #32]
 80197e2:	3701      	adds	r7, #1
 80197e4:	9019      	str	r0, [sp, #100]	@ 0x64
 80197e6:	e7bf      	b.n	8019768 <_strtod_l+0x148>
 80197e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80197ea:	1c5a      	adds	r2, r3, #1
 80197ec:	9219      	str	r2, [sp, #100]	@ 0x64
 80197ee:	785a      	ldrb	r2, [r3, #1]
 80197f0:	b37f      	cbz	r7, 8019852 <_strtod_l+0x232>
 80197f2:	4681      	mov	r9, r0
 80197f4:	463d      	mov	r5, r7
 80197f6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80197fa:	2b09      	cmp	r3, #9
 80197fc:	d912      	bls.n	8019824 <_strtod_l+0x204>
 80197fe:	2301      	movs	r3, #1
 8019800:	e7c4      	b.n	801978c <_strtod_l+0x16c>
 8019802:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019804:	1c5a      	adds	r2, r3, #1
 8019806:	9219      	str	r2, [sp, #100]	@ 0x64
 8019808:	785a      	ldrb	r2, [r3, #1]
 801980a:	3001      	adds	r0, #1
 801980c:	2a30      	cmp	r2, #48	@ 0x30
 801980e:	d0f8      	beq.n	8019802 <_strtod_l+0x1e2>
 8019810:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8019814:	2b08      	cmp	r3, #8
 8019816:	f200 84d3 	bhi.w	801a1c0 <_strtod_l+0xba0>
 801981a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801981c:	930c      	str	r3, [sp, #48]	@ 0x30
 801981e:	4681      	mov	r9, r0
 8019820:	2000      	movs	r0, #0
 8019822:	4605      	mov	r5, r0
 8019824:	3a30      	subs	r2, #48	@ 0x30
 8019826:	f100 0301 	add.w	r3, r0, #1
 801982a:	d02a      	beq.n	8019882 <_strtod_l+0x262>
 801982c:	4499      	add	r9, r3
 801982e:	eb00 0c05 	add.w	ip, r0, r5
 8019832:	462b      	mov	r3, r5
 8019834:	210a      	movs	r1, #10
 8019836:	4563      	cmp	r3, ip
 8019838:	d10d      	bne.n	8019856 <_strtod_l+0x236>
 801983a:	1c69      	adds	r1, r5, #1
 801983c:	4401      	add	r1, r0
 801983e:	4428      	add	r0, r5
 8019840:	2808      	cmp	r0, #8
 8019842:	dc16      	bgt.n	8019872 <_strtod_l+0x252>
 8019844:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8019846:	230a      	movs	r3, #10
 8019848:	fb03 2300 	mla	r3, r3, r0, r2
 801984c:	930a      	str	r3, [sp, #40]	@ 0x28
 801984e:	2300      	movs	r3, #0
 8019850:	e018      	b.n	8019884 <_strtod_l+0x264>
 8019852:	4638      	mov	r0, r7
 8019854:	e7da      	b.n	801980c <_strtod_l+0x1ec>
 8019856:	2b08      	cmp	r3, #8
 8019858:	f103 0301 	add.w	r3, r3, #1
 801985c:	dc03      	bgt.n	8019866 <_strtod_l+0x246>
 801985e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8019860:	434e      	muls	r6, r1
 8019862:	960a      	str	r6, [sp, #40]	@ 0x28
 8019864:	e7e7      	b.n	8019836 <_strtod_l+0x216>
 8019866:	2b10      	cmp	r3, #16
 8019868:	bfde      	ittt	le
 801986a:	9e08      	ldrle	r6, [sp, #32]
 801986c:	434e      	mulle	r6, r1
 801986e:	9608      	strle	r6, [sp, #32]
 8019870:	e7e1      	b.n	8019836 <_strtod_l+0x216>
 8019872:	280f      	cmp	r0, #15
 8019874:	dceb      	bgt.n	801984e <_strtod_l+0x22e>
 8019876:	9808      	ldr	r0, [sp, #32]
 8019878:	230a      	movs	r3, #10
 801987a:	fb03 2300 	mla	r3, r3, r0, r2
 801987e:	9308      	str	r3, [sp, #32]
 8019880:	e7e5      	b.n	801984e <_strtod_l+0x22e>
 8019882:	4629      	mov	r1, r5
 8019884:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8019886:	1c50      	adds	r0, r2, #1
 8019888:	9019      	str	r0, [sp, #100]	@ 0x64
 801988a:	7852      	ldrb	r2, [r2, #1]
 801988c:	4618      	mov	r0, r3
 801988e:	460d      	mov	r5, r1
 8019890:	e7b1      	b.n	80197f6 <_strtod_l+0x1d6>
 8019892:	f04f 0900 	mov.w	r9, #0
 8019896:	2301      	movs	r3, #1
 8019898:	e77d      	b.n	8019796 <_strtod_l+0x176>
 801989a:	f04f 0c00 	mov.w	ip, #0
 801989e:	1ca2      	adds	r2, r4, #2
 80198a0:	9219      	str	r2, [sp, #100]	@ 0x64
 80198a2:	78a2      	ldrb	r2, [r4, #2]
 80198a4:	e785      	b.n	80197b2 <_strtod_l+0x192>
 80198a6:	f04f 0c01 	mov.w	ip, #1
 80198aa:	e7f8      	b.n	801989e <_strtod_l+0x27e>
 80198ac:	08021e5c 	.word	0x08021e5c
 80198b0:	08021e44 	.word	0x08021e44
 80198b4:	7ff00000 	.word	0x7ff00000
 80198b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80198ba:	1c51      	adds	r1, r2, #1
 80198bc:	9119      	str	r1, [sp, #100]	@ 0x64
 80198be:	7852      	ldrb	r2, [r2, #1]
 80198c0:	2a30      	cmp	r2, #48	@ 0x30
 80198c2:	d0f9      	beq.n	80198b8 <_strtod_l+0x298>
 80198c4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80198c8:	2908      	cmp	r1, #8
 80198ca:	f63f af78 	bhi.w	80197be <_strtod_l+0x19e>
 80198ce:	3a30      	subs	r2, #48	@ 0x30
 80198d0:	920e      	str	r2, [sp, #56]	@ 0x38
 80198d2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80198d4:	920f      	str	r2, [sp, #60]	@ 0x3c
 80198d6:	f04f 080a 	mov.w	r8, #10
 80198da:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80198dc:	1c56      	adds	r6, r2, #1
 80198de:	9619      	str	r6, [sp, #100]	@ 0x64
 80198e0:	7852      	ldrb	r2, [r2, #1]
 80198e2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80198e6:	f1be 0f09 	cmp.w	lr, #9
 80198ea:	d939      	bls.n	8019960 <_strtod_l+0x340>
 80198ec:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80198ee:	1a76      	subs	r6, r6, r1
 80198f0:	2e08      	cmp	r6, #8
 80198f2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80198f6:	dc03      	bgt.n	8019900 <_strtod_l+0x2e0>
 80198f8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80198fa:	4588      	cmp	r8, r1
 80198fc:	bfa8      	it	ge
 80198fe:	4688      	movge	r8, r1
 8019900:	f1bc 0f00 	cmp.w	ip, #0
 8019904:	d001      	beq.n	801990a <_strtod_l+0x2ea>
 8019906:	f1c8 0800 	rsb	r8, r8, #0
 801990a:	2d00      	cmp	r5, #0
 801990c:	d14e      	bne.n	80199ac <_strtod_l+0x38c>
 801990e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8019910:	4308      	orrs	r0, r1
 8019912:	f47f aebe 	bne.w	8019692 <_strtod_l+0x72>
 8019916:	2b00      	cmp	r3, #0
 8019918:	f47f aed6 	bne.w	80196c8 <_strtod_l+0xa8>
 801991c:	2a69      	cmp	r2, #105	@ 0x69
 801991e:	d028      	beq.n	8019972 <_strtod_l+0x352>
 8019920:	dc25      	bgt.n	801996e <_strtod_l+0x34e>
 8019922:	2a49      	cmp	r2, #73	@ 0x49
 8019924:	d025      	beq.n	8019972 <_strtod_l+0x352>
 8019926:	2a4e      	cmp	r2, #78	@ 0x4e
 8019928:	f47f aece 	bne.w	80196c8 <_strtod_l+0xa8>
 801992c:	499b      	ldr	r1, [pc, #620]	@ (8019b9c <_strtod_l+0x57c>)
 801992e:	a819      	add	r0, sp, #100	@ 0x64
 8019930:	f002 ff86 	bl	801c840 <__match>
 8019934:	2800      	cmp	r0, #0
 8019936:	f43f aec7 	beq.w	80196c8 <_strtod_l+0xa8>
 801993a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801993c:	781b      	ldrb	r3, [r3, #0]
 801993e:	2b28      	cmp	r3, #40	@ 0x28
 8019940:	d12e      	bne.n	80199a0 <_strtod_l+0x380>
 8019942:	4997      	ldr	r1, [pc, #604]	@ (8019ba0 <_strtod_l+0x580>)
 8019944:	aa1c      	add	r2, sp, #112	@ 0x70
 8019946:	a819      	add	r0, sp, #100	@ 0x64
 8019948:	f002 ff8e 	bl	801c868 <__hexnan>
 801994c:	2805      	cmp	r0, #5
 801994e:	d127      	bne.n	80199a0 <_strtod_l+0x380>
 8019950:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8019952:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8019956:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801995a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801995e:	e698      	b.n	8019692 <_strtod_l+0x72>
 8019960:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8019962:	fb08 2101 	mla	r1, r8, r1, r2
 8019966:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801996a:	920e      	str	r2, [sp, #56]	@ 0x38
 801996c:	e7b5      	b.n	80198da <_strtod_l+0x2ba>
 801996e:	2a6e      	cmp	r2, #110	@ 0x6e
 8019970:	e7da      	b.n	8019928 <_strtod_l+0x308>
 8019972:	498c      	ldr	r1, [pc, #560]	@ (8019ba4 <_strtod_l+0x584>)
 8019974:	a819      	add	r0, sp, #100	@ 0x64
 8019976:	f002 ff63 	bl	801c840 <__match>
 801997a:	2800      	cmp	r0, #0
 801997c:	f43f aea4 	beq.w	80196c8 <_strtod_l+0xa8>
 8019980:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019982:	4989      	ldr	r1, [pc, #548]	@ (8019ba8 <_strtod_l+0x588>)
 8019984:	3b01      	subs	r3, #1
 8019986:	a819      	add	r0, sp, #100	@ 0x64
 8019988:	9319      	str	r3, [sp, #100]	@ 0x64
 801998a:	f002 ff59 	bl	801c840 <__match>
 801998e:	b910      	cbnz	r0, 8019996 <_strtod_l+0x376>
 8019990:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019992:	3301      	adds	r3, #1
 8019994:	9319      	str	r3, [sp, #100]	@ 0x64
 8019996:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8019bb8 <_strtod_l+0x598>
 801999a:	f04f 0a00 	mov.w	sl, #0
 801999e:	e678      	b.n	8019692 <_strtod_l+0x72>
 80199a0:	4882      	ldr	r0, [pc, #520]	@ (8019bac <_strtod_l+0x58c>)
 80199a2:	f001 fe01 	bl	801b5a8 <nan>
 80199a6:	ec5b ab10 	vmov	sl, fp, d0
 80199aa:	e672      	b.n	8019692 <_strtod_l+0x72>
 80199ac:	eba8 0309 	sub.w	r3, r8, r9
 80199b0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80199b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80199b4:	2f00      	cmp	r7, #0
 80199b6:	bf08      	it	eq
 80199b8:	462f      	moveq	r7, r5
 80199ba:	2d10      	cmp	r5, #16
 80199bc:	462c      	mov	r4, r5
 80199be:	bfa8      	it	ge
 80199c0:	2410      	movge	r4, #16
 80199c2:	f7e6 fd77 	bl	80004b4 <__aeabi_ui2d>
 80199c6:	2d09      	cmp	r5, #9
 80199c8:	4682      	mov	sl, r0
 80199ca:	468b      	mov	fp, r1
 80199cc:	dc13      	bgt.n	80199f6 <_strtod_l+0x3d6>
 80199ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80199d0:	2b00      	cmp	r3, #0
 80199d2:	f43f ae5e 	beq.w	8019692 <_strtod_l+0x72>
 80199d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80199d8:	dd78      	ble.n	8019acc <_strtod_l+0x4ac>
 80199da:	2b16      	cmp	r3, #22
 80199dc:	dc5f      	bgt.n	8019a9e <_strtod_l+0x47e>
 80199de:	4974      	ldr	r1, [pc, #464]	@ (8019bb0 <_strtod_l+0x590>)
 80199e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80199e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80199e8:	4652      	mov	r2, sl
 80199ea:	465b      	mov	r3, fp
 80199ec:	f7e6 fddc 	bl	80005a8 <__aeabi_dmul>
 80199f0:	4682      	mov	sl, r0
 80199f2:	468b      	mov	fp, r1
 80199f4:	e64d      	b.n	8019692 <_strtod_l+0x72>
 80199f6:	4b6e      	ldr	r3, [pc, #440]	@ (8019bb0 <_strtod_l+0x590>)
 80199f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80199fc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8019a00:	f7e6 fdd2 	bl	80005a8 <__aeabi_dmul>
 8019a04:	4682      	mov	sl, r0
 8019a06:	9808      	ldr	r0, [sp, #32]
 8019a08:	468b      	mov	fp, r1
 8019a0a:	f7e6 fd53 	bl	80004b4 <__aeabi_ui2d>
 8019a0e:	4602      	mov	r2, r0
 8019a10:	460b      	mov	r3, r1
 8019a12:	4650      	mov	r0, sl
 8019a14:	4659      	mov	r1, fp
 8019a16:	f7e6 fc11 	bl	800023c <__adddf3>
 8019a1a:	2d0f      	cmp	r5, #15
 8019a1c:	4682      	mov	sl, r0
 8019a1e:	468b      	mov	fp, r1
 8019a20:	ddd5      	ble.n	80199ce <_strtod_l+0x3ae>
 8019a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019a24:	1b2c      	subs	r4, r5, r4
 8019a26:	441c      	add	r4, r3
 8019a28:	2c00      	cmp	r4, #0
 8019a2a:	f340 8096 	ble.w	8019b5a <_strtod_l+0x53a>
 8019a2e:	f014 030f 	ands.w	r3, r4, #15
 8019a32:	d00a      	beq.n	8019a4a <_strtod_l+0x42a>
 8019a34:	495e      	ldr	r1, [pc, #376]	@ (8019bb0 <_strtod_l+0x590>)
 8019a36:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8019a3a:	4652      	mov	r2, sl
 8019a3c:	465b      	mov	r3, fp
 8019a3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019a42:	f7e6 fdb1 	bl	80005a8 <__aeabi_dmul>
 8019a46:	4682      	mov	sl, r0
 8019a48:	468b      	mov	fp, r1
 8019a4a:	f034 040f 	bics.w	r4, r4, #15
 8019a4e:	d073      	beq.n	8019b38 <_strtod_l+0x518>
 8019a50:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8019a54:	dd48      	ble.n	8019ae8 <_strtod_l+0x4c8>
 8019a56:	2400      	movs	r4, #0
 8019a58:	46a0      	mov	r8, r4
 8019a5a:	940a      	str	r4, [sp, #40]	@ 0x28
 8019a5c:	46a1      	mov	r9, r4
 8019a5e:	9a05      	ldr	r2, [sp, #20]
 8019a60:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8019bb8 <_strtod_l+0x598>
 8019a64:	2322      	movs	r3, #34	@ 0x22
 8019a66:	6013      	str	r3, [r2, #0]
 8019a68:	f04f 0a00 	mov.w	sl, #0
 8019a6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019a6e:	2b00      	cmp	r3, #0
 8019a70:	f43f ae0f 	beq.w	8019692 <_strtod_l+0x72>
 8019a74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8019a76:	9805      	ldr	r0, [sp, #20]
 8019a78:	f002 ffe4 	bl	801ca44 <_Bfree>
 8019a7c:	9805      	ldr	r0, [sp, #20]
 8019a7e:	4649      	mov	r1, r9
 8019a80:	f002 ffe0 	bl	801ca44 <_Bfree>
 8019a84:	9805      	ldr	r0, [sp, #20]
 8019a86:	4641      	mov	r1, r8
 8019a88:	f002 ffdc 	bl	801ca44 <_Bfree>
 8019a8c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8019a8e:	9805      	ldr	r0, [sp, #20]
 8019a90:	f002 ffd8 	bl	801ca44 <_Bfree>
 8019a94:	9805      	ldr	r0, [sp, #20]
 8019a96:	4621      	mov	r1, r4
 8019a98:	f002 ffd4 	bl	801ca44 <_Bfree>
 8019a9c:	e5f9      	b.n	8019692 <_strtod_l+0x72>
 8019a9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019aa0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8019aa4:	4293      	cmp	r3, r2
 8019aa6:	dbbc      	blt.n	8019a22 <_strtod_l+0x402>
 8019aa8:	4c41      	ldr	r4, [pc, #260]	@ (8019bb0 <_strtod_l+0x590>)
 8019aaa:	f1c5 050f 	rsb	r5, r5, #15
 8019aae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8019ab2:	4652      	mov	r2, sl
 8019ab4:	465b      	mov	r3, fp
 8019ab6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019aba:	f7e6 fd75 	bl	80005a8 <__aeabi_dmul>
 8019abe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019ac0:	1b5d      	subs	r5, r3, r5
 8019ac2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8019ac6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8019aca:	e78f      	b.n	80199ec <_strtod_l+0x3cc>
 8019acc:	3316      	adds	r3, #22
 8019ace:	dba8      	blt.n	8019a22 <_strtod_l+0x402>
 8019ad0:	4b37      	ldr	r3, [pc, #220]	@ (8019bb0 <_strtod_l+0x590>)
 8019ad2:	eba9 0808 	sub.w	r8, r9, r8
 8019ad6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8019ada:	e9d8 2300 	ldrd	r2, r3, [r8]
 8019ade:	4650      	mov	r0, sl
 8019ae0:	4659      	mov	r1, fp
 8019ae2:	f7e6 fe8b 	bl	80007fc <__aeabi_ddiv>
 8019ae6:	e783      	b.n	80199f0 <_strtod_l+0x3d0>
 8019ae8:	4b32      	ldr	r3, [pc, #200]	@ (8019bb4 <_strtod_l+0x594>)
 8019aea:	9308      	str	r3, [sp, #32]
 8019aec:	2300      	movs	r3, #0
 8019aee:	1124      	asrs	r4, r4, #4
 8019af0:	4650      	mov	r0, sl
 8019af2:	4659      	mov	r1, fp
 8019af4:	461e      	mov	r6, r3
 8019af6:	2c01      	cmp	r4, #1
 8019af8:	dc21      	bgt.n	8019b3e <_strtod_l+0x51e>
 8019afa:	b10b      	cbz	r3, 8019b00 <_strtod_l+0x4e0>
 8019afc:	4682      	mov	sl, r0
 8019afe:	468b      	mov	fp, r1
 8019b00:	492c      	ldr	r1, [pc, #176]	@ (8019bb4 <_strtod_l+0x594>)
 8019b02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8019b06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8019b0a:	4652      	mov	r2, sl
 8019b0c:	465b      	mov	r3, fp
 8019b0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019b12:	f7e6 fd49 	bl	80005a8 <__aeabi_dmul>
 8019b16:	4b28      	ldr	r3, [pc, #160]	@ (8019bb8 <_strtod_l+0x598>)
 8019b18:	460a      	mov	r2, r1
 8019b1a:	400b      	ands	r3, r1
 8019b1c:	4927      	ldr	r1, [pc, #156]	@ (8019bbc <_strtod_l+0x59c>)
 8019b1e:	428b      	cmp	r3, r1
 8019b20:	4682      	mov	sl, r0
 8019b22:	d898      	bhi.n	8019a56 <_strtod_l+0x436>
 8019b24:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8019b28:	428b      	cmp	r3, r1
 8019b2a:	bf86      	itte	hi
 8019b2c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8019bc0 <_strtod_l+0x5a0>
 8019b30:	f04f 3aff 	movhi.w	sl, #4294967295
 8019b34:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8019b38:	2300      	movs	r3, #0
 8019b3a:	9308      	str	r3, [sp, #32]
 8019b3c:	e07a      	b.n	8019c34 <_strtod_l+0x614>
 8019b3e:	07e2      	lsls	r2, r4, #31
 8019b40:	d505      	bpl.n	8019b4e <_strtod_l+0x52e>
 8019b42:	9b08      	ldr	r3, [sp, #32]
 8019b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019b48:	f7e6 fd2e 	bl	80005a8 <__aeabi_dmul>
 8019b4c:	2301      	movs	r3, #1
 8019b4e:	9a08      	ldr	r2, [sp, #32]
 8019b50:	3208      	adds	r2, #8
 8019b52:	3601      	adds	r6, #1
 8019b54:	1064      	asrs	r4, r4, #1
 8019b56:	9208      	str	r2, [sp, #32]
 8019b58:	e7cd      	b.n	8019af6 <_strtod_l+0x4d6>
 8019b5a:	d0ed      	beq.n	8019b38 <_strtod_l+0x518>
 8019b5c:	4264      	negs	r4, r4
 8019b5e:	f014 020f 	ands.w	r2, r4, #15
 8019b62:	d00a      	beq.n	8019b7a <_strtod_l+0x55a>
 8019b64:	4b12      	ldr	r3, [pc, #72]	@ (8019bb0 <_strtod_l+0x590>)
 8019b66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019b6a:	4650      	mov	r0, sl
 8019b6c:	4659      	mov	r1, fp
 8019b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019b72:	f7e6 fe43 	bl	80007fc <__aeabi_ddiv>
 8019b76:	4682      	mov	sl, r0
 8019b78:	468b      	mov	fp, r1
 8019b7a:	1124      	asrs	r4, r4, #4
 8019b7c:	d0dc      	beq.n	8019b38 <_strtod_l+0x518>
 8019b7e:	2c1f      	cmp	r4, #31
 8019b80:	dd20      	ble.n	8019bc4 <_strtod_l+0x5a4>
 8019b82:	2400      	movs	r4, #0
 8019b84:	46a0      	mov	r8, r4
 8019b86:	940a      	str	r4, [sp, #40]	@ 0x28
 8019b88:	46a1      	mov	r9, r4
 8019b8a:	9a05      	ldr	r2, [sp, #20]
 8019b8c:	2322      	movs	r3, #34	@ 0x22
 8019b8e:	f04f 0a00 	mov.w	sl, #0
 8019b92:	f04f 0b00 	mov.w	fp, #0
 8019b96:	6013      	str	r3, [r2, #0]
 8019b98:	e768      	b.n	8019a6c <_strtod_l+0x44c>
 8019b9a:	bf00      	nop
 8019b9c:	08021fa6 	.word	0x08021fa6
 8019ba0:	08021e48 	.word	0x08021e48
 8019ba4:	08021f9e 	.word	0x08021f9e
 8019ba8:	0802208a 	.word	0x0802208a
 8019bac:	08022086 	.word	0x08022086
 8019bb0:	080221f0 	.word	0x080221f0
 8019bb4:	080221c8 	.word	0x080221c8
 8019bb8:	7ff00000 	.word	0x7ff00000
 8019bbc:	7ca00000 	.word	0x7ca00000
 8019bc0:	7fefffff 	.word	0x7fefffff
 8019bc4:	f014 0310 	ands.w	r3, r4, #16
 8019bc8:	bf18      	it	ne
 8019bca:	236a      	movne	r3, #106	@ 0x6a
 8019bcc:	4ea9      	ldr	r6, [pc, #676]	@ (8019e74 <_strtod_l+0x854>)
 8019bce:	9308      	str	r3, [sp, #32]
 8019bd0:	4650      	mov	r0, sl
 8019bd2:	4659      	mov	r1, fp
 8019bd4:	2300      	movs	r3, #0
 8019bd6:	07e2      	lsls	r2, r4, #31
 8019bd8:	d504      	bpl.n	8019be4 <_strtod_l+0x5c4>
 8019bda:	e9d6 2300 	ldrd	r2, r3, [r6]
 8019bde:	f7e6 fce3 	bl	80005a8 <__aeabi_dmul>
 8019be2:	2301      	movs	r3, #1
 8019be4:	1064      	asrs	r4, r4, #1
 8019be6:	f106 0608 	add.w	r6, r6, #8
 8019bea:	d1f4      	bne.n	8019bd6 <_strtod_l+0x5b6>
 8019bec:	b10b      	cbz	r3, 8019bf2 <_strtod_l+0x5d2>
 8019bee:	4682      	mov	sl, r0
 8019bf0:	468b      	mov	fp, r1
 8019bf2:	9b08      	ldr	r3, [sp, #32]
 8019bf4:	b1b3      	cbz	r3, 8019c24 <_strtod_l+0x604>
 8019bf6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8019bfa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8019bfe:	2b00      	cmp	r3, #0
 8019c00:	4659      	mov	r1, fp
 8019c02:	dd0f      	ble.n	8019c24 <_strtod_l+0x604>
 8019c04:	2b1f      	cmp	r3, #31
 8019c06:	dd55      	ble.n	8019cb4 <_strtod_l+0x694>
 8019c08:	2b34      	cmp	r3, #52	@ 0x34
 8019c0a:	bfde      	ittt	le
 8019c0c:	f04f 33ff 	movle.w	r3, #4294967295
 8019c10:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8019c14:	4093      	lslle	r3, r2
 8019c16:	f04f 0a00 	mov.w	sl, #0
 8019c1a:	bfcc      	ite	gt
 8019c1c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8019c20:	ea03 0b01 	andle.w	fp, r3, r1
 8019c24:	2200      	movs	r2, #0
 8019c26:	2300      	movs	r3, #0
 8019c28:	4650      	mov	r0, sl
 8019c2a:	4659      	mov	r1, fp
 8019c2c:	f7e6 ff24 	bl	8000a78 <__aeabi_dcmpeq>
 8019c30:	2800      	cmp	r0, #0
 8019c32:	d1a6      	bne.n	8019b82 <_strtod_l+0x562>
 8019c34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019c36:	9300      	str	r3, [sp, #0]
 8019c38:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8019c3a:	9805      	ldr	r0, [sp, #20]
 8019c3c:	462b      	mov	r3, r5
 8019c3e:	463a      	mov	r2, r7
 8019c40:	f002 ff68 	bl	801cb14 <__s2b>
 8019c44:	900a      	str	r0, [sp, #40]	@ 0x28
 8019c46:	2800      	cmp	r0, #0
 8019c48:	f43f af05 	beq.w	8019a56 <_strtod_l+0x436>
 8019c4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019c4e:	2a00      	cmp	r2, #0
 8019c50:	eba9 0308 	sub.w	r3, r9, r8
 8019c54:	bfa8      	it	ge
 8019c56:	2300      	movge	r3, #0
 8019c58:	9312      	str	r3, [sp, #72]	@ 0x48
 8019c5a:	2400      	movs	r4, #0
 8019c5c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8019c60:	9316      	str	r3, [sp, #88]	@ 0x58
 8019c62:	46a0      	mov	r8, r4
 8019c64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019c66:	9805      	ldr	r0, [sp, #20]
 8019c68:	6859      	ldr	r1, [r3, #4]
 8019c6a:	f002 feab 	bl	801c9c4 <_Balloc>
 8019c6e:	4681      	mov	r9, r0
 8019c70:	2800      	cmp	r0, #0
 8019c72:	f43f aef4 	beq.w	8019a5e <_strtod_l+0x43e>
 8019c76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019c78:	691a      	ldr	r2, [r3, #16]
 8019c7a:	3202      	adds	r2, #2
 8019c7c:	f103 010c 	add.w	r1, r3, #12
 8019c80:	0092      	lsls	r2, r2, #2
 8019c82:	300c      	adds	r0, #12
 8019c84:	f001 fc81 	bl	801b58a <memcpy>
 8019c88:	ec4b ab10 	vmov	d0, sl, fp
 8019c8c:	9805      	ldr	r0, [sp, #20]
 8019c8e:	aa1c      	add	r2, sp, #112	@ 0x70
 8019c90:	a91b      	add	r1, sp, #108	@ 0x6c
 8019c92:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8019c96:	f003 fa79 	bl	801d18c <__d2b>
 8019c9a:	901a      	str	r0, [sp, #104]	@ 0x68
 8019c9c:	2800      	cmp	r0, #0
 8019c9e:	f43f aede 	beq.w	8019a5e <_strtod_l+0x43e>
 8019ca2:	9805      	ldr	r0, [sp, #20]
 8019ca4:	2101      	movs	r1, #1
 8019ca6:	f002 ffcb 	bl	801cc40 <__i2b>
 8019caa:	4680      	mov	r8, r0
 8019cac:	b948      	cbnz	r0, 8019cc2 <_strtod_l+0x6a2>
 8019cae:	f04f 0800 	mov.w	r8, #0
 8019cb2:	e6d4      	b.n	8019a5e <_strtod_l+0x43e>
 8019cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8019cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8019cbc:	ea03 0a0a 	and.w	sl, r3, sl
 8019cc0:	e7b0      	b.n	8019c24 <_strtod_l+0x604>
 8019cc2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8019cc4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8019cc6:	2d00      	cmp	r5, #0
 8019cc8:	bfab      	itete	ge
 8019cca:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8019ccc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8019cce:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8019cd0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8019cd2:	bfac      	ite	ge
 8019cd4:	18ef      	addge	r7, r5, r3
 8019cd6:	1b5e      	sublt	r6, r3, r5
 8019cd8:	9b08      	ldr	r3, [sp, #32]
 8019cda:	1aed      	subs	r5, r5, r3
 8019cdc:	4415      	add	r5, r2
 8019cde:	4b66      	ldr	r3, [pc, #408]	@ (8019e78 <_strtod_l+0x858>)
 8019ce0:	3d01      	subs	r5, #1
 8019ce2:	429d      	cmp	r5, r3
 8019ce4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8019ce8:	da50      	bge.n	8019d8c <_strtod_l+0x76c>
 8019cea:	1b5b      	subs	r3, r3, r5
 8019cec:	2b1f      	cmp	r3, #31
 8019cee:	eba2 0203 	sub.w	r2, r2, r3
 8019cf2:	f04f 0101 	mov.w	r1, #1
 8019cf6:	dc3d      	bgt.n	8019d74 <_strtod_l+0x754>
 8019cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8019cfc:	9313      	str	r3, [sp, #76]	@ 0x4c
 8019cfe:	2300      	movs	r3, #0
 8019d00:	9310      	str	r3, [sp, #64]	@ 0x40
 8019d02:	18bd      	adds	r5, r7, r2
 8019d04:	9b08      	ldr	r3, [sp, #32]
 8019d06:	42af      	cmp	r7, r5
 8019d08:	4416      	add	r6, r2
 8019d0a:	441e      	add	r6, r3
 8019d0c:	463b      	mov	r3, r7
 8019d0e:	bfa8      	it	ge
 8019d10:	462b      	movge	r3, r5
 8019d12:	42b3      	cmp	r3, r6
 8019d14:	bfa8      	it	ge
 8019d16:	4633      	movge	r3, r6
 8019d18:	2b00      	cmp	r3, #0
 8019d1a:	bfc2      	ittt	gt
 8019d1c:	1aed      	subgt	r5, r5, r3
 8019d1e:	1af6      	subgt	r6, r6, r3
 8019d20:	1aff      	subgt	r7, r7, r3
 8019d22:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8019d24:	2b00      	cmp	r3, #0
 8019d26:	dd16      	ble.n	8019d56 <_strtod_l+0x736>
 8019d28:	4641      	mov	r1, r8
 8019d2a:	9805      	ldr	r0, [sp, #20]
 8019d2c:	461a      	mov	r2, r3
 8019d2e:	f003 f847 	bl	801cdc0 <__pow5mult>
 8019d32:	4680      	mov	r8, r0
 8019d34:	2800      	cmp	r0, #0
 8019d36:	d0ba      	beq.n	8019cae <_strtod_l+0x68e>
 8019d38:	4601      	mov	r1, r0
 8019d3a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8019d3c:	9805      	ldr	r0, [sp, #20]
 8019d3e:	f002 ff95 	bl	801cc6c <__multiply>
 8019d42:	900e      	str	r0, [sp, #56]	@ 0x38
 8019d44:	2800      	cmp	r0, #0
 8019d46:	f43f ae8a 	beq.w	8019a5e <_strtod_l+0x43e>
 8019d4a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8019d4c:	9805      	ldr	r0, [sp, #20]
 8019d4e:	f002 fe79 	bl	801ca44 <_Bfree>
 8019d52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8019d54:	931a      	str	r3, [sp, #104]	@ 0x68
 8019d56:	2d00      	cmp	r5, #0
 8019d58:	dc1d      	bgt.n	8019d96 <_strtod_l+0x776>
 8019d5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d5c:	2b00      	cmp	r3, #0
 8019d5e:	dd23      	ble.n	8019da8 <_strtod_l+0x788>
 8019d60:	4649      	mov	r1, r9
 8019d62:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8019d64:	9805      	ldr	r0, [sp, #20]
 8019d66:	f003 f82b 	bl	801cdc0 <__pow5mult>
 8019d6a:	4681      	mov	r9, r0
 8019d6c:	b9e0      	cbnz	r0, 8019da8 <_strtod_l+0x788>
 8019d6e:	f04f 0900 	mov.w	r9, #0
 8019d72:	e674      	b.n	8019a5e <_strtod_l+0x43e>
 8019d74:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8019d78:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8019d7c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8019d80:	35e2      	adds	r5, #226	@ 0xe2
 8019d82:	fa01 f305 	lsl.w	r3, r1, r5
 8019d86:	9310      	str	r3, [sp, #64]	@ 0x40
 8019d88:	9113      	str	r1, [sp, #76]	@ 0x4c
 8019d8a:	e7ba      	b.n	8019d02 <_strtod_l+0x6e2>
 8019d8c:	2300      	movs	r3, #0
 8019d8e:	9310      	str	r3, [sp, #64]	@ 0x40
 8019d90:	2301      	movs	r3, #1
 8019d92:	9313      	str	r3, [sp, #76]	@ 0x4c
 8019d94:	e7b5      	b.n	8019d02 <_strtod_l+0x6e2>
 8019d96:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8019d98:	9805      	ldr	r0, [sp, #20]
 8019d9a:	462a      	mov	r2, r5
 8019d9c:	f003 f86a 	bl	801ce74 <__lshift>
 8019da0:	901a      	str	r0, [sp, #104]	@ 0x68
 8019da2:	2800      	cmp	r0, #0
 8019da4:	d1d9      	bne.n	8019d5a <_strtod_l+0x73a>
 8019da6:	e65a      	b.n	8019a5e <_strtod_l+0x43e>
 8019da8:	2e00      	cmp	r6, #0
 8019daa:	dd07      	ble.n	8019dbc <_strtod_l+0x79c>
 8019dac:	4649      	mov	r1, r9
 8019dae:	9805      	ldr	r0, [sp, #20]
 8019db0:	4632      	mov	r2, r6
 8019db2:	f003 f85f 	bl	801ce74 <__lshift>
 8019db6:	4681      	mov	r9, r0
 8019db8:	2800      	cmp	r0, #0
 8019dba:	d0d8      	beq.n	8019d6e <_strtod_l+0x74e>
 8019dbc:	2f00      	cmp	r7, #0
 8019dbe:	dd08      	ble.n	8019dd2 <_strtod_l+0x7b2>
 8019dc0:	4641      	mov	r1, r8
 8019dc2:	9805      	ldr	r0, [sp, #20]
 8019dc4:	463a      	mov	r2, r7
 8019dc6:	f003 f855 	bl	801ce74 <__lshift>
 8019dca:	4680      	mov	r8, r0
 8019dcc:	2800      	cmp	r0, #0
 8019dce:	f43f ae46 	beq.w	8019a5e <_strtod_l+0x43e>
 8019dd2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8019dd4:	9805      	ldr	r0, [sp, #20]
 8019dd6:	464a      	mov	r2, r9
 8019dd8:	f003 f8d4 	bl	801cf84 <__mdiff>
 8019ddc:	4604      	mov	r4, r0
 8019dde:	2800      	cmp	r0, #0
 8019de0:	f43f ae3d 	beq.w	8019a5e <_strtod_l+0x43e>
 8019de4:	68c3      	ldr	r3, [r0, #12]
 8019de6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8019de8:	2300      	movs	r3, #0
 8019dea:	60c3      	str	r3, [r0, #12]
 8019dec:	4641      	mov	r1, r8
 8019dee:	f003 f8ad 	bl	801cf4c <__mcmp>
 8019df2:	2800      	cmp	r0, #0
 8019df4:	da46      	bge.n	8019e84 <_strtod_l+0x864>
 8019df6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019df8:	ea53 030a 	orrs.w	r3, r3, sl
 8019dfc:	d16c      	bne.n	8019ed8 <_strtod_l+0x8b8>
 8019dfe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019e02:	2b00      	cmp	r3, #0
 8019e04:	d168      	bne.n	8019ed8 <_strtod_l+0x8b8>
 8019e06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8019e0a:	0d1b      	lsrs	r3, r3, #20
 8019e0c:	051b      	lsls	r3, r3, #20
 8019e0e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8019e12:	d961      	bls.n	8019ed8 <_strtod_l+0x8b8>
 8019e14:	6963      	ldr	r3, [r4, #20]
 8019e16:	b913      	cbnz	r3, 8019e1e <_strtod_l+0x7fe>
 8019e18:	6923      	ldr	r3, [r4, #16]
 8019e1a:	2b01      	cmp	r3, #1
 8019e1c:	dd5c      	ble.n	8019ed8 <_strtod_l+0x8b8>
 8019e1e:	4621      	mov	r1, r4
 8019e20:	2201      	movs	r2, #1
 8019e22:	9805      	ldr	r0, [sp, #20]
 8019e24:	f003 f826 	bl	801ce74 <__lshift>
 8019e28:	4641      	mov	r1, r8
 8019e2a:	4604      	mov	r4, r0
 8019e2c:	f003 f88e 	bl	801cf4c <__mcmp>
 8019e30:	2800      	cmp	r0, #0
 8019e32:	dd51      	ble.n	8019ed8 <_strtod_l+0x8b8>
 8019e34:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8019e38:	9a08      	ldr	r2, [sp, #32]
 8019e3a:	0d1b      	lsrs	r3, r3, #20
 8019e3c:	051b      	lsls	r3, r3, #20
 8019e3e:	2a00      	cmp	r2, #0
 8019e40:	d06b      	beq.n	8019f1a <_strtod_l+0x8fa>
 8019e42:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8019e46:	d868      	bhi.n	8019f1a <_strtod_l+0x8fa>
 8019e48:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8019e4c:	f67f ae9d 	bls.w	8019b8a <_strtod_l+0x56a>
 8019e50:	4b0a      	ldr	r3, [pc, #40]	@ (8019e7c <_strtod_l+0x85c>)
 8019e52:	4650      	mov	r0, sl
 8019e54:	4659      	mov	r1, fp
 8019e56:	2200      	movs	r2, #0
 8019e58:	f7e6 fba6 	bl	80005a8 <__aeabi_dmul>
 8019e5c:	4b08      	ldr	r3, [pc, #32]	@ (8019e80 <_strtod_l+0x860>)
 8019e5e:	400b      	ands	r3, r1
 8019e60:	4682      	mov	sl, r0
 8019e62:	468b      	mov	fp, r1
 8019e64:	2b00      	cmp	r3, #0
 8019e66:	f47f ae05 	bne.w	8019a74 <_strtod_l+0x454>
 8019e6a:	9a05      	ldr	r2, [sp, #20]
 8019e6c:	2322      	movs	r3, #34	@ 0x22
 8019e6e:	6013      	str	r3, [r2, #0]
 8019e70:	e600      	b.n	8019a74 <_strtod_l+0x454>
 8019e72:	bf00      	nop
 8019e74:	08021e70 	.word	0x08021e70
 8019e78:	fffffc02 	.word	0xfffffc02
 8019e7c:	39500000 	.word	0x39500000
 8019e80:	7ff00000 	.word	0x7ff00000
 8019e84:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8019e88:	d165      	bne.n	8019f56 <_strtod_l+0x936>
 8019e8a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8019e8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019e90:	b35a      	cbz	r2, 8019eea <_strtod_l+0x8ca>
 8019e92:	4a9f      	ldr	r2, [pc, #636]	@ (801a110 <_strtod_l+0xaf0>)
 8019e94:	4293      	cmp	r3, r2
 8019e96:	d12b      	bne.n	8019ef0 <_strtod_l+0x8d0>
 8019e98:	9b08      	ldr	r3, [sp, #32]
 8019e9a:	4651      	mov	r1, sl
 8019e9c:	b303      	cbz	r3, 8019ee0 <_strtod_l+0x8c0>
 8019e9e:	4b9d      	ldr	r3, [pc, #628]	@ (801a114 <_strtod_l+0xaf4>)
 8019ea0:	465a      	mov	r2, fp
 8019ea2:	4013      	ands	r3, r2
 8019ea4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8019ea8:	f04f 32ff 	mov.w	r2, #4294967295
 8019eac:	d81b      	bhi.n	8019ee6 <_strtod_l+0x8c6>
 8019eae:	0d1b      	lsrs	r3, r3, #20
 8019eb0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8019eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8019eb8:	4299      	cmp	r1, r3
 8019eba:	d119      	bne.n	8019ef0 <_strtod_l+0x8d0>
 8019ebc:	4b96      	ldr	r3, [pc, #600]	@ (801a118 <_strtod_l+0xaf8>)
 8019ebe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8019ec0:	429a      	cmp	r2, r3
 8019ec2:	d102      	bne.n	8019eca <_strtod_l+0x8aa>
 8019ec4:	3101      	adds	r1, #1
 8019ec6:	f43f adca 	beq.w	8019a5e <_strtod_l+0x43e>
 8019eca:	4b92      	ldr	r3, [pc, #584]	@ (801a114 <_strtod_l+0xaf4>)
 8019ecc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8019ece:	401a      	ands	r2, r3
 8019ed0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8019ed4:	f04f 0a00 	mov.w	sl, #0
 8019ed8:	9b08      	ldr	r3, [sp, #32]
 8019eda:	2b00      	cmp	r3, #0
 8019edc:	d1b8      	bne.n	8019e50 <_strtod_l+0x830>
 8019ede:	e5c9      	b.n	8019a74 <_strtod_l+0x454>
 8019ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8019ee4:	e7e8      	b.n	8019eb8 <_strtod_l+0x898>
 8019ee6:	4613      	mov	r3, r2
 8019ee8:	e7e6      	b.n	8019eb8 <_strtod_l+0x898>
 8019eea:	ea53 030a 	orrs.w	r3, r3, sl
 8019eee:	d0a1      	beq.n	8019e34 <_strtod_l+0x814>
 8019ef0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8019ef2:	b1db      	cbz	r3, 8019f2c <_strtod_l+0x90c>
 8019ef4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8019ef6:	4213      	tst	r3, r2
 8019ef8:	d0ee      	beq.n	8019ed8 <_strtod_l+0x8b8>
 8019efa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019efc:	9a08      	ldr	r2, [sp, #32]
 8019efe:	4650      	mov	r0, sl
 8019f00:	4659      	mov	r1, fp
 8019f02:	b1bb      	cbz	r3, 8019f34 <_strtod_l+0x914>
 8019f04:	f7ff fb6c 	bl	80195e0 <sulp>
 8019f08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8019f0c:	ec53 2b10 	vmov	r2, r3, d0
 8019f10:	f7e6 f994 	bl	800023c <__adddf3>
 8019f14:	4682      	mov	sl, r0
 8019f16:	468b      	mov	fp, r1
 8019f18:	e7de      	b.n	8019ed8 <_strtod_l+0x8b8>
 8019f1a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8019f1e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8019f22:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8019f26:	f04f 3aff 	mov.w	sl, #4294967295
 8019f2a:	e7d5      	b.n	8019ed8 <_strtod_l+0x8b8>
 8019f2c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8019f2e:	ea13 0f0a 	tst.w	r3, sl
 8019f32:	e7e1      	b.n	8019ef8 <_strtod_l+0x8d8>
 8019f34:	f7ff fb54 	bl	80195e0 <sulp>
 8019f38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8019f3c:	ec53 2b10 	vmov	r2, r3, d0
 8019f40:	f7e6 f97a 	bl	8000238 <__aeabi_dsub>
 8019f44:	2200      	movs	r2, #0
 8019f46:	2300      	movs	r3, #0
 8019f48:	4682      	mov	sl, r0
 8019f4a:	468b      	mov	fp, r1
 8019f4c:	f7e6 fd94 	bl	8000a78 <__aeabi_dcmpeq>
 8019f50:	2800      	cmp	r0, #0
 8019f52:	d0c1      	beq.n	8019ed8 <_strtod_l+0x8b8>
 8019f54:	e619      	b.n	8019b8a <_strtod_l+0x56a>
 8019f56:	4641      	mov	r1, r8
 8019f58:	4620      	mov	r0, r4
 8019f5a:	f003 f96f 	bl	801d23c <__ratio>
 8019f5e:	ec57 6b10 	vmov	r6, r7, d0
 8019f62:	2200      	movs	r2, #0
 8019f64:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8019f68:	4630      	mov	r0, r6
 8019f6a:	4639      	mov	r1, r7
 8019f6c:	f7e6 fd98 	bl	8000aa0 <__aeabi_dcmple>
 8019f70:	2800      	cmp	r0, #0
 8019f72:	d06f      	beq.n	801a054 <_strtod_l+0xa34>
 8019f74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019f76:	2b00      	cmp	r3, #0
 8019f78:	d17a      	bne.n	801a070 <_strtod_l+0xa50>
 8019f7a:	f1ba 0f00 	cmp.w	sl, #0
 8019f7e:	d158      	bne.n	801a032 <_strtod_l+0xa12>
 8019f80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8019f82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019f86:	2b00      	cmp	r3, #0
 8019f88:	d15a      	bne.n	801a040 <_strtod_l+0xa20>
 8019f8a:	4b64      	ldr	r3, [pc, #400]	@ (801a11c <_strtod_l+0xafc>)
 8019f8c:	2200      	movs	r2, #0
 8019f8e:	4630      	mov	r0, r6
 8019f90:	4639      	mov	r1, r7
 8019f92:	f7e6 fd7b 	bl	8000a8c <__aeabi_dcmplt>
 8019f96:	2800      	cmp	r0, #0
 8019f98:	d159      	bne.n	801a04e <_strtod_l+0xa2e>
 8019f9a:	4630      	mov	r0, r6
 8019f9c:	4639      	mov	r1, r7
 8019f9e:	4b60      	ldr	r3, [pc, #384]	@ (801a120 <_strtod_l+0xb00>)
 8019fa0:	2200      	movs	r2, #0
 8019fa2:	f7e6 fb01 	bl	80005a8 <__aeabi_dmul>
 8019fa6:	4606      	mov	r6, r0
 8019fa8:	460f      	mov	r7, r1
 8019faa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8019fae:	9606      	str	r6, [sp, #24]
 8019fb0:	9307      	str	r3, [sp, #28]
 8019fb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019fb6:	4d57      	ldr	r5, [pc, #348]	@ (801a114 <_strtod_l+0xaf4>)
 8019fb8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8019fbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8019fbe:	401d      	ands	r5, r3
 8019fc0:	4b58      	ldr	r3, [pc, #352]	@ (801a124 <_strtod_l+0xb04>)
 8019fc2:	429d      	cmp	r5, r3
 8019fc4:	f040 80b2 	bne.w	801a12c <_strtod_l+0xb0c>
 8019fc8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8019fca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8019fce:	ec4b ab10 	vmov	d0, sl, fp
 8019fd2:	f003 f86b 	bl	801d0ac <__ulp>
 8019fd6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019fda:	ec51 0b10 	vmov	r0, r1, d0
 8019fde:	f7e6 fae3 	bl	80005a8 <__aeabi_dmul>
 8019fe2:	4652      	mov	r2, sl
 8019fe4:	465b      	mov	r3, fp
 8019fe6:	f7e6 f929 	bl	800023c <__adddf3>
 8019fea:	460b      	mov	r3, r1
 8019fec:	4949      	ldr	r1, [pc, #292]	@ (801a114 <_strtod_l+0xaf4>)
 8019fee:	4a4e      	ldr	r2, [pc, #312]	@ (801a128 <_strtod_l+0xb08>)
 8019ff0:	4019      	ands	r1, r3
 8019ff2:	4291      	cmp	r1, r2
 8019ff4:	4682      	mov	sl, r0
 8019ff6:	d942      	bls.n	801a07e <_strtod_l+0xa5e>
 8019ff8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019ffa:	4b47      	ldr	r3, [pc, #284]	@ (801a118 <_strtod_l+0xaf8>)
 8019ffc:	429a      	cmp	r2, r3
 8019ffe:	d103      	bne.n	801a008 <_strtod_l+0x9e8>
 801a000:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a002:	3301      	adds	r3, #1
 801a004:	f43f ad2b 	beq.w	8019a5e <_strtod_l+0x43e>
 801a008:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 801a118 <_strtod_l+0xaf8>
 801a00c:	f04f 3aff 	mov.w	sl, #4294967295
 801a010:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801a012:	9805      	ldr	r0, [sp, #20]
 801a014:	f002 fd16 	bl	801ca44 <_Bfree>
 801a018:	9805      	ldr	r0, [sp, #20]
 801a01a:	4649      	mov	r1, r9
 801a01c:	f002 fd12 	bl	801ca44 <_Bfree>
 801a020:	9805      	ldr	r0, [sp, #20]
 801a022:	4641      	mov	r1, r8
 801a024:	f002 fd0e 	bl	801ca44 <_Bfree>
 801a028:	9805      	ldr	r0, [sp, #20]
 801a02a:	4621      	mov	r1, r4
 801a02c:	f002 fd0a 	bl	801ca44 <_Bfree>
 801a030:	e618      	b.n	8019c64 <_strtod_l+0x644>
 801a032:	f1ba 0f01 	cmp.w	sl, #1
 801a036:	d103      	bne.n	801a040 <_strtod_l+0xa20>
 801a038:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a03a:	2b00      	cmp	r3, #0
 801a03c:	f43f ada5 	beq.w	8019b8a <_strtod_l+0x56a>
 801a040:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 801a0f0 <_strtod_l+0xad0>
 801a044:	4f35      	ldr	r7, [pc, #212]	@ (801a11c <_strtod_l+0xafc>)
 801a046:	ed8d 7b06 	vstr	d7, [sp, #24]
 801a04a:	2600      	movs	r6, #0
 801a04c:	e7b1      	b.n	8019fb2 <_strtod_l+0x992>
 801a04e:	4f34      	ldr	r7, [pc, #208]	@ (801a120 <_strtod_l+0xb00>)
 801a050:	2600      	movs	r6, #0
 801a052:	e7aa      	b.n	8019faa <_strtod_l+0x98a>
 801a054:	4b32      	ldr	r3, [pc, #200]	@ (801a120 <_strtod_l+0xb00>)
 801a056:	4630      	mov	r0, r6
 801a058:	4639      	mov	r1, r7
 801a05a:	2200      	movs	r2, #0
 801a05c:	f7e6 faa4 	bl	80005a8 <__aeabi_dmul>
 801a060:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a062:	4606      	mov	r6, r0
 801a064:	460f      	mov	r7, r1
 801a066:	2b00      	cmp	r3, #0
 801a068:	d09f      	beq.n	8019faa <_strtod_l+0x98a>
 801a06a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801a06e:	e7a0      	b.n	8019fb2 <_strtod_l+0x992>
 801a070:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 801a0f8 <_strtod_l+0xad8>
 801a074:	ed8d 7b06 	vstr	d7, [sp, #24]
 801a078:	ec57 6b17 	vmov	r6, r7, d7
 801a07c:	e799      	b.n	8019fb2 <_strtod_l+0x992>
 801a07e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801a082:	9b08      	ldr	r3, [sp, #32]
 801a084:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 801a088:	2b00      	cmp	r3, #0
 801a08a:	d1c1      	bne.n	801a010 <_strtod_l+0x9f0>
 801a08c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801a090:	0d1b      	lsrs	r3, r3, #20
 801a092:	051b      	lsls	r3, r3, #20
 801a094:	429d      	cmp	r5, r3
 801a096:	d1bb      	bne.n	801a010 <_strtod_l+0x9f0>
 801a098:	4630      	mov	r0, r6
 801a09a:	4639      	mov	r1, r7
 801a09c:	f7e6 fde4 	bl	8000c68 <__aeabi_d2lz>
 801a0a0:	f7e6 fa54 	bl	800054c <__aeabi_l2d>
 801a0a4:	4602      	mov	r2, r0
 801a0a6:	460b      	mov	r3, r1
 801a0a8:	4630      	mov	r0, r6
 801a0aa:	4639      	mov	r1, r7
 801a0ac:	f7e6 f8c4 	bl	8000238 <__aeabi_dsub>
 801a0b0:	460b      	mov	r3, r1
 801a0b2:	4602      	mov	r2, r0
 801a0b4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 801a0b8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801a0bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a0be:	ea46 060a 	orr.w	r6, r6, sl
 801a0c2:	431e      	orrs	r6, r3
 801a0c4:	d06f      	beq.n	801a1a6 <_strtod_l+0xb86>
 801a0c6:	a30e      	add	r3, pc, #56	@ (adr r3, 801a100 <_strtod_l+0xae0>)
 801a0c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a0cc:	f7e6 fcde 	bl	8000a8c <__aeabi_dcmplt>
 801a0d0:	2800      	cmp	r0, #0
 801a0d2:	f47f accf 	bne.w	8019a74 <_strtod_l+0x454>
 801a0d6:	a30c      	add	r3, pc, #48	@ (adr r3, 801a108 <_strtod_l+0xae8>)
 801a0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a0dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801a0e0:	f7e6 fcf2 	bl	8000ac8 <__aeabi_dcmpgt>
 801a0e4:	2800      	cmp	r0, #0
 801a0e6:	d093      	beq.n	801a010 <_strtod_l+0x9f0>
 801a0e8:	e4c4      	b.n	8019a74 <_strtod_l+0x454>
 801a0ea:	bf00      	nop
 801a0ec:	f3af 8000 	nop.w
 801a0f0:	00000000 	.word	0x00000000
 801a0f4:	bff00000 	.word	0xbff00000
 801a0f8:	00000000 	.word	0x00000000
 801a0fc:	3ff00000 	.word	0x3ff00000
 801a100:	94a03595 	.word	0x94a03595
 801a104:	3fdfffff 	.word	0x3fdfffff
 801a108:	35afe535 	.word	0x35afe535
 801a10c:	3fe00000 	.word	0x3fe00000
 801a110:	000fffff 	.word	0x000fffff
 801a114:	7ff00000 	.word	0x7ff00000
 801a118:	7fefffff 	.word	0x7fefffff
 801a11c:	3ff00000 	.word	0x3ff00000
 801a120:	3fe00000 	.word	0x3fe00000
 801a124:	7fe00000 	.word	0x7fe00000
 801a128:	7c9fffff 	.word	0x7c9fffff
 801a12c:	9b08      	ldr	r3, [sp, #32]
 801a12e:	b323      	cbz	r3, 801a17a <_strtod_l+0xb5a>
 801a130:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801a134:	d821      	bhi.n	801a17a <_strtod_l+0xb5a>
 801a136:	a328      	add	r3, pc, #160	@ (adr r3, 801a1d8 <_strtod_l+0xbb8>)
 801a138:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a13c:	4630      	mov	r0, r6
 801a13e:	4639      	mov	r1, r7
 801a140:	f7e6 fcae 	bl	8000aa0 <__aeabi_dcmple>
 801a144:	b1a0      	cbz	r0, 801a170 <_strtod_l+0xb50>
 801a146:	4639      	mov	r1, r7
 801a148:	4630      	mov	r0, r6
 801a14a:	f7e6 fd05 	bl	8000b58 <__aeabi_d2uiz>
 801a14e:	2801      	cmp	r0, #1
 801a150:	bf38      	it	cc
 801a152:	2001      	movcc	r0, #1
 801a154:	f7e6 f9ae 	bl	80004b4 <__aeabi_ui2d>
 801a158:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a15a:	4606      	mov	r6, r0
 801a15c:	460f      	mov	r7, r1
 801a15e:	b9fb      	cbnz	r3, 801a1a0 <_strtod_l+0xb80>
 801a160:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801a164:	9014      	str	r0, [sp, #80]	@ 0x50
 801a166:	9315      	str	r3, [sp, #84]	@ 0x54
 801a168:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801a16c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801a170:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801a172:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801a176:	1b5b      	subs	r3, r3, r5
 801a178:	9311      	str	r3, [sp, #68]	@ 0x44
 801a17a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801a17e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801a182:	f002 ff93 	bl	801d0ac <__ulp>
 801a186:	4650      	mov	r0, sl
 801a188:	ec53 2b10 	vmov	r2, r3, d0
 801a18c:	4659      	mov	r1, fp
 801a18e:	f7e6 fa0b 	bl	80005a8 <__aeabi_dmul>
 801a192:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801a196:	f7e6 f851 	bl	800023c <__adddf3>
 801a19a:	4682      	mov	sl, r0
 801a19c:	468b      	mov	fp, r1
 801a19e:	e770      	b.n	801a082 <_strtod_l+0xa62>
 801a1a0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801a1a4:	e7e0      	b.n	801a168 <_strtod_l+0xb48>
 801a1a6:	a30e      	add	r3, pc, #56	@ (adr r3, 801a1e0 <_strtod_l+0xbc0>)
 801a1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a1ac:	f7e6 fc6e 	bl	8000a8c <__aeabi_dcmplt>
 801a1b0:	e798      	b.n	801a0e4 <_strtod_l+0xac4>
 801a1b2:	2300      	movs	r3, #0
 801a1b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a1b6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801a1b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801a1ba:	6013      	str	r3, [r2, #0]
 801a1bc:	f7ff ba6d 	b.w	801969a <_strtod_l+0x7a>
 801a1c0:	2a65      	cmp	r2, #101	@ 0x65
 801a1c2:	f43f ab66 	beq.w	8019892 <_strtod_l+0x272>
 801a1c6:	2a45      	cmp	r2, #69	@ 0x45
 801a1c8:	f43f ab63 	beq.w	8019892 <_strtod_l+0x272>
 801a1cc:	2301      	movs	r3, #1
 801a1ce:	f7ff bb9e 	b.w	801990e <_strtod_l+0x2ee>
 801a1d2:	bf00      	nop
 801a1d4:	f3af 8000 	nop.w
 801a1d8:	ffc00000 	.word	0xffc00000
 801a1dc:	41dfffff 	.word	0x41dfffff
 801a1e0:	94a03595 	.word	0x94a03595
 801a1e4:	3fcfffff 	.word	0x3fcfffff

0801a1e8 <_strtod_r>:
 801a1e8:	4b01      	ldr	r3, [pc, #4]	@ (801a1f0 <_strtod_r+0x8>)
 801a1ea:	f7ff ba19 	b.w	8019620 <_strtod_l>
 801a1ee:	bf00      	nop
 801a1f0:	20000154 	.word	0x20000154

0801a1f4 <strtof>:
 801a1f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a1f8:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 801a2b8 <strtof+0xc4>
 801a1fc:	4b29      	ldr	r3, [pc, #164]	@ (801a2a4 <strtof+0xb0>)
 801a1fe:	460a      	mov	r2, r1
 801a200:	ed2d 8b02 	vpush	{d8}
 801a204:	4601      	mov	r1, r0
 801a206:	f8d8 0000 	ldr.w	r0, [r8]
 801a20a:	f7ff fa09 	bl	8019620 <_strtod_l>
 801a20e:	ec55 4b10 	vmov	r4, r5, d0
 801a212:	4622      	mov	r2, r4
 801a214:	462b      	mov	r3, r5
 801a216:	4620      	mov	r0, r4
 801a218:	4629      	mov	r1, r5
 801a21a:	f7e6 fc5f 	bl	8000adc <__aeabi_dcmpun>
 801a21e:	b190      	cbz	r0, 801a246 <strtof+0x52>
 801a220:	2d00      	cmp	r5, #0
 801a222:	4821      	ldr	r0, [pc, #132]	@ (801a2a8 <strtof+0xb4>)
 801a224:	da09      	bge.n	801a23a <strtof+0x46>
 801a226:	f001 f9c7 	bl	801b5b8 <nanf>
 801a22a:	eeb1 8a40 	vneg.f32	s16, s0
 801a22e:	eeb0 0a48 	vmov.f32	s0, s16
 801a232:	ecbd 8b02 	vpop	{d8}
 801a236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a23a:	ecbd 8b02 	vpop	{d8}
 801a23e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a242:	f001 b9b9 	b.w	801b5b8 <nanf>
 801a246:	4620      	mov	r0, r4
 801a248:	4629      	mov	r1, r5
 801a24a:	f7e6 fca5 	bl	8000b98 <__aeabi_d2f>
 801a24e:	ee08 0a10 	vmov	s16, r0
 801a252:	eddf 7a16 	vldr	s15, [pc, #88]	@ 801a2ac <strtof+0xb8>
 801a256:	eeb0 7ac8 	vabs.f32	s14, s16
 801a25a:	eeb4 7a67 	vcmp.f32	s14, s15
 801a25e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a262:	dd11      	ble.n	801a288 <strtof+0x94>
 801a264:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 801a268:	4b11      	ldr	r3, [pc, #68]	@ (801a2b0 <strtof+0xbc>)
 801a26a:	f04f 32ff 	mov.w	r2, #4294967295
 801a26e:	4620      	mov	r0, r4
 801a270:	4639      	mov	r1, r7
 801a272:	f7e6 fc33 	bl	8000adc <__aeabi_dcmpun>
 801a276:	b980      	cbnz	r0, 801a29a <strtof+0xa6>
 801a278:	4b0d      	ldr	r3, [pc, #52]	@ (801a2b0 <strtof+0xbc>)
 801a27a:	f04f 32ff 	mov.w	r2, #4294967295
 801a27e:	4620      	mov	r0, r4
 801a280:	4639      	mov	r1, r7
 801a282:	f7e6 fc0d 	bl	8000aa0 <__aeabi_dcmple>
 801a286:	b940      	cbnz	r0, 801a29a <strtof+0xa6>
 801a288:	ee18 3a10 	vmov	r3, s16
 801a28c:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801a290:	d1cd      	bne.n	801a22e <strtof+0x3a>
 801a292:	4b08      	ldr	r3, [pc, #32]	@ (801a2b4 <strtof+0xc0>)
 801a294:	402b      	ands	r3, r5
 801a296:	2b00      	cmp	r3, #0
 801a298:	d0c9      	beq.n	801a22e <strtof+0x3a>
 801a29a:	f8d8 3000 	ldr.w	r3, [r8]
 801a29e:	2222      	movs	r2, #34	@ 0x22
 801a2a0:	601a      	str	r2, [r3, #0]
 801a2a2:	e7c4      	b.n	801a22e <strtof+0x3a>
 801a2a4:	20000154 	.word	0x20000154
 801a2a8:	08022086 	.word	0x08022086
 801a2ac:	7f7fffff 	.word	0x7f7fffff
 801a2b0:	7fefffff 	.word	0x7fefffff
 801a2b4:	7ff00000 	.word	0x7ff00000
 801a2b8:	200002c0 	.word	0x200002c0

0801a2bc <_strtol_l.constprop.0>:
 801a2bc:	2b24      	cmp	r3, #36	@ 0x24
 801a2be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a2c2:	4686      	mov	lr, r0
 801a2c4:	4690      	mov	r8, r2
 801a2c6:	d801      	bhi.n	801a2cc <_strtol_l.constprop.0+0x10>
 801a2c8:	2b01      	cmp	r3, #1
 801a2ca:	d106      	bne.n	801a2da <_strtol_l.constprop.0+0x1e>
 801a2cc:	f001 f928 	bl	801b520 <__errno>
 801a2d0:	2316      	movs	r3, #22
 801a2d2:	6003      	str	r3, [r0, #0]
 801a2d4:	2000      	movs	r0, #0
 801a2d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a2da:	4834      	ldr	r0, [pc, #208]	@ (801a3ac <_strtol_l.constprop.0+0xf0>)
 801a2dc:	460d      	mov	r5, r1
 801a2de:	462a      	mov	r2, r5
 801a2e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 801a2e4:	5d06      	ldrb	r6, [r0, r4]
 801a2e6:	f016 0608 	ands.w	r6, r6, #8
 801a2ea:	d1f8      	bne.n	801a2de <_strtol_l.constprop.0+0x22>
 801a2ec:	2c2d      	cmp	r4, #45	@ 0x2d
 801a2ee:	d12d      	bne.n	801a34c <_strtol_l.constprop.0+0x90>
 801a2f0:	782c      	ldrb	r4, [r5, #0]
 801a2f2:	2601      	movs	r6, #1
 801a2f4:	1c95      	adds	r5, r2, #2
 801a2f6:	f033 0210 	bics.w	r2, r3, #16
 801a2fa:	d109      	bne.n	801a310 <_strtol_l.constprop.0+0x54>
 801a2fc:	2c30      	cmp	r4, #48	@ 0x30
 801a2fe:	d12a      	bne.n	801a356 <_strtol_l.constprop.0+0x9a>
 801a300:	782a      	ldrb	r2, [r5, #0]
 801a302:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801a306:	2a58      	cmp	r2, #88	@ 0x58
 801a308:	d125      	bne.n	801a356 <_strtol_l.constprop.0+0x9a>
 801a30a:	786c      	ldrb	r4, [r5, #1]
 801a30c:	2310      	movs	r3, #16
 801a30e:	3502      	adds	r5, #2
 801a310:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801a314:	f10c 3cff 	add.w	ip, ip, #4294967295
 801a318:	2200      	movs	r2, #0
 801a31a:	fbbc f9f3 	udiv	r9, ip, r3
 801a31e:	4610      	mov	r0, r2
 801a320:	fb03 ca19 	mls	sl, r3, r9, ip
 801a324:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801a328:	2f09      	cmp	r7, #9
 801a32a:	d81b      	bhi.n	801a364 <_strtol_l.constprop.0+0xa8>
 801a32c:	463c      	mov	r4, r7
 801a32e:	42a3      	cmp	r3, r4
 801a330:	dd27      	ble.n	801a382 <_strtol_l.constprop.0+0xc6>
 801a332:	1c57      	adds	r7, r2, #1
 801a334:	d007      	beq.n	801a346 <_strtol_l.constprop.0+0x8a>
 801a336:	4581      	cmp	r9, r0
 801a338:	d320      	bcc.n	801a37c <_strtol_l.constprop.0+0xc0>
 801a33a:	d101      	bne.n	801a340 <_strtol_l.constprop.0+0x84>
 801a33c:	45a2      	cmp	sl, r4
 801a33e:	db1d      	blt.n	801a37c <_strtol_l.constprop.0+0xc0>
 801a340:	fb00 4003 	mla	r0, r0, r3, r4
 801a344:	2201      	movs	r2, #1
 801a346:	f815 4b01 	ldrb.w	r4, [r5], #1
 801a34a:	e7eb      	b.n	801a324 <_strtol_l.constprop.0+0x68>
 801a34c:	2c2b      	cmp	r4, #43	@ 0x2b
 801a34e:	bf04      	itt	eq
 801a350:	782c      	ldrbeq	r4, [r5, #0]
 801a352:	1c95      	addeq	r5, r2, #2
 801a354:	e7cf      	b.n	801a2f6 <_strtol_l.constprop.0+0x3a>
 801a356:	2b00      	cmp	r3, #0
 801a358:	d1da      	bne.n	801a310 <_strtol_l.constprop.0+0x54>
 801a35a:	2c30      	cmp	r4, #48	@ 0x30
 801a35c:	bf0c      	ite	eq
 801a35e:	2308      	moveq	r3, #8
 801a360:	230a      	movne	r3, #10
 801a362:	e7d5      	b.n	801a310 <_strtol_l.constprop.0+0x54>
 801a364:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801a368:	2f19      	cmp	r7, #25
 801a36a:	d801      	bhi.n	801a370 <_strtol_l.constprop.0+0xb4>
 801a36c:	3c37      	subs	r4, #55	@ 0x37
 801a36e:	e7de      	b.n	801a32e <_strtol_l.constprop.0+0x72>
 801a370:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801a374:	2f19      	cmp	r7, #25
 801a376:	d804      	bhi.n	801a382 <_strtol_l.constprop.0+0xc6>
 801a378:	3c57      	subs	r4, #87	@ 0x57
 801a37a:	e7d8      	b.n	801a32e <_strtol_l.constprop.0+0x72>
 801a37c:	f04f 32ff 	mov.w	r2, #4294967295
 801a380:	e7e1      	b.n	801a346 <_strtol_l.constprop.0+0x8a>
 801a382:	1c53      	adds	r3, r2, #1
 801a384:	d108      	bne.n	801a398 <_strtol_l.constprop.0+0xdc>
 801a386:	2322      	movs	r3, #34	@ 0x22
 801a388:	f8ce 3000 	str.w	r3, [lr]
 801a38c:	4660      	mov	r0, ip
 801a38e:	f1b8 0f00 	cmp.w	r8, #0
 801a392:	d0a0      	beq.n	801a2d6 <_strtol_l.constprop.0+0x1a>
 801a394:	1e69      	subs	r1, r5, #1
 801a396:	e006      	b.n	801a3a6 <_strtol_l.constprop.0+0xea>
 801a398:	b106      	cbz	r6, 801a39c <_strtol_l.constprop.0+0xe0>
 801a39a:	4240      	negs	r0, r0
 801a39c:	f1b8 0f00 	cmp.w	r8, #0
 801a3a0:	d099      	beq.n	801a2d6 <_strtol_l.constprop.0+0x1a>
 801a3a2:	2a00      	cmp	r2, #0
 801a3a4:	d1f6      	bne.n	801a394 <_strtol_l.constprop.0+0xd8>
 801a3a6:	f8c8 1000 	str.w	r1, [r8]
 801a3aa:	e794      	b.n	801a2d6 <_strtol_l.constprop.0+0x1a>
 801a3ac:	08021e99 	.word	0x08021e99

0801a3b0 <_strtol_r>:
 801a3b0:	f7ff bf84 	b.w	801a2bc <_strtol_l.constprop.0>

0801a3b4 <strtol>:
 801a3b4:	4613      	mov	r3, r2
 801a3b6:	460a      	mov	r2, r1
 801a3b8:	4601      	mov	r1, r0
 801a3ba:	4802      	ldr	r0, [pc, #8]	@ (801a3c4 <strtol+0x10>)
 801a3bc:	6800      	ldr	r0, [r0, #0]
 801a3be:	f7ff bf7d 	b.w	801a2bc <_strtol_l.constprop.0>
 801a3c2:	bf00      	nop
 801a3c4:	200002c0 	.word	0x200002c0

0801a3c8 <__cvt>:
 801a3c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a3cc:	ec57 6b10 	vmov	r6, r7, d0
 801a3d0:	2f00      	cmp	r7, #0
 801a3d2:	460c      	mov	r4, r1
 801a3d4:	4619      	mov	r1, r3
 801a3d6:	463b      	mov	r3, r7
 801a3d8:	bfbb      	ittet	lt
 801a3da:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801a3de:	461f      	movlt	r7, r3
 801a3e0:	2300      	movge	r3, #0
 801a3e2:	232d      	movlt	r3, #45	@ 0x2d
 801a3e4:	700b      	strb	r3, [r1, #0]
 801a3e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a3e8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801a3ec:	4691      	mov	r9, r2
 801a3ee:	f023 0820 	bic.w	r8, r3, #32
 801a3f2:	bfbc      	itt	lt
 801a3f4:	4632      	movlt	r2, r6
 801a3f6:	4616      	movlt	r6, r2
 801a3f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801a3fc:	d005      	beq.n	801a40a <__cvt+0x42>
 801a3fe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801a402:	d100      	bne.n	801a406 <__cvt+0x3e>
 801a404:	3401      	adds	r4, #1
 801a406:	2102      	movs	r1, #2
 801a408:	e000      	b.n	801a40c <__cvt+0x44>
 801a40a:	2103      	movs	r1, #3
 801a40c:	ab03      	add	r3, sp, #12
 801a40e:	9301      	str	r3, [sp, #4]
 801a410:	ab02      	add	r3, sp, #8
 801a412:	9300      	str	r3, [sp, #0]
 801a414:	ec47 6b10 	vmov	d0, r6, r7
 801a418:	4653      	mov	r3, sl
 801a41a:	4622      	mov	r2, r4
 801a41c:	f001 f978 	bl	801b710 <_dtoa_r>
 801a420:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801a424:	4605      	mov	r5, r0
 801a426:	d119      	bne.n	801a45c <__cvt+0x94>
 801a428:	f019 0f01 	tst.w	r9, #1
 801a42c:	d00e      	beq.n	801a44c <__cvt+0x84>
 801a42e:	eb00 0904 	add.w	r9, r0, r4
 801a432:	2200      	movs	r2, #0
 801a434:	2300      	movs	r3, #0
 801a436:	4630      	mov	r0, r6
 801a438:	4639      	mov	r1, r7
 801a43a:	f7e6 fb1d 	bl	8000a78 <__aeabi_dcmpeq>
 801a43e:	b108      	cbz	r0, 801a444 <__cvt+0x7c>
 801a440:	f8cd 900c 	str.w	r9, [sp, #12]
 801a444:	2230      	movs	r2, #48	@ 0x30
 801a446:	9b03      	ldr	r3, [sp, #12]
 801a448:	454b      	cmp	r3, r9
 801a44a:	d31e      	bcc.n	801a48a <__cvt+0xc2>
 801a44c:	9b03      	ldr	r3, [sp, #12]
 801a44e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a450:	1b5b      	subs	r3, r3, r5
 801a452:	4628      	mov	r0, r5
 801a454:	6013      	str	r3, [r2, #0]
 801a456:	b004      	add	sp, #16
 801a458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a45c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801a460:	eb00 0904 	add.w	r9, r0, r4
 801a464:	d1e5      	bne.n	801a432 <__cvt+0x6a>
 801a466:	7803      	ldrb	r3, [r0, #0]
 801a468:	2b30      	cmp	r3, #48	@ 0x30
 801a46a:	d10a      	bne.n	801a482 <__cvt+0xba>
 801a46c:	2200      	movs	r2, #0
 801a46e:	2300      	movs	r3, #0
 801a470:	4630      	mov	r0, r6
 801a472:	4639      	mov	r1, r7
 801a474:	f7e6 fb00 	bl	8000a78 <__aeabi_dcmpeq>
 801a478:	b918      	cbnz	r0, 801a482 <__cvt+0xba>
 801a47a:	f1c4 0401 	rsb	r4, r4, #1
 801a47e:	f8ca 4000 	str.w	r4, [sl]
 801a482:	f8da 3000 	ldr.w	r3, [sl]
 801a486:	4499      	add	r9, r3
 801a488:	e7d3      	b.n	801a432 <__cvt+0x6a>
 801a48a:	1c59      	adds	r1, r3, #1
 801a48c:	9103      	str	r1, [sp, #12]
 801a48e:	701a      	strb	r2, [r3, #0]
 801a490:	e7d9      	b.n	801a446 <__cvt+0x7e>

0801a492 <__exponent>:
 801a492:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a494:	2900      	cmp	r1, #0
 801a496:	bfba      	itte	lt
 801a498:	4249      	neglt	r1, r1
 801a49a:	232d      	movlt	r3, #45	@ 0x2d
 801a49c:	232b      	movge	r3, #43	@ 0x2b
 801a49e:	2909      	cmp	r1, #9
 801a4a0:	7002      	strb	r2, [r0, #0]
 801a4a2:	7043      	strb	r3, [r0, #1]
 801a4a4:	dd29      	ble.n	801a4fa <__exponent+0x68>
 801a4a6:	f10d 0307 	add.w	r3, sp, #7
 801a4aa:	461d      	mov	r5, r3
 801a4ac:	270a      	movs	r7, #10
 801a4ae:	461a      	mov	r2, r3
 801a4b0:	fbb1 f6f7 	udiv	r6, r1, r7
 801a4b4:	fb07 1416 	mls	r4, r7, r6, r1
 801a4b8:	3430      	adds	r4, #48	@ 0x30
 801a4ba:	f802 4c01 	strb.w	r4, [r2, #-1]
 801a4be:	460c      	mov	r4, r1
 801a4c0:	2c63      	cmp	r4, #99	@ 0x63
 801a4c2:	f103 33ff 	add.w	r3, r3, #4294967295
 801a4c6:	4631      	mov	r1, r6
 801a4c8:	dcf1      	bgt.n	801a4ae <__exponent+0x1c>
 801a4ca:	3130      	adds	r1, #48	@ 0x30
 801a4cc:	1e94      	subs	r4, r2, #2
 801a4ce:	f803 1c01 	strb.w	r1, [r3, #-1]
 801a4d2:	1c41      	adds	r1, r0, #1
 801a4d4:	4623      	mov	r3, r4
 801a4d6:	42ab      	cmp	r3, r5
 801a4d8:	d30a      	bcc.n	801a4f0 <__exponent+0x5e>
 801a4da:	f10d 0309 	add.w	r3, sp, #9
 801a4de:	1a9b      	subs	r3, r3, r2
 801a4e0:	42ac      	cmp	r4, r5
 801a4e2:	bf88      	it	hi
 801a4e4:	2300      	movhi	r3, #0
 801a4e6:	3302      	adds	r3, #2
 801a4e8:	4403      	add	r3, r0
 801a4ea:	1a18      	subs	r0, r3, r0
 801a4ec:	b003      	add	sp, #12
 801a4ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a4f0:	f813 6b01 	ldrb.w	r6, [r3], #1
 801a4f4:	f801 6f01 	strb.w	r6, [r1, #1]!
 801a4f8:	e7ed      	b.n	801a4d6 <__exponent+0x44>
 801a4fa:	2330      	movs	r3, #48	@ 0x30
 801a4fc:	3130      	adds	r1, #48	@ 0x30
 801a4fe:	7083      	strb	r3, [r0, #2]
 801a500:	70c1      	strb	r1, [r0, #3]
 801a502:	1d03      	adds	r3, r0, #4
 801a504:	e7f1      	b.n	801a4ea <__exponent+0x58>
	...

0801a508 <_printf_float>:
 801a508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a50c:	b08d      	sub	sp, #52	@ 0x34
 801a50e:	460c      	mov	r4, r1
 801a510:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801a514:	4616      	mov	r6, r2
 801a516:	461f      	mov	r7, r3
 801a518:	4605      	mov	r5, r0
 801a51a:	f000 ffa7 	bl	801b46c <_localeconv_r>
 801a51e:	6803      	ldr	r3, [r0, #0]
 801a520:	9304      	str	r3, [sp, #16]
 801a522:	4618      	mov	r0, r3
 801a524:	f7e5 fe7c 	bl	8000220 <strlen>
 801a528:	2300      	movs	r3, #0
 801a52a:	930a      	str	r3, [sp, #40]	@ 0x28
 801a52c:	f8d8 3000 	ldr.w	r3, [r8]
 801a530:	9005      	str	r0, [sp, #20]
 801a532:	3307      	adds	r3, #7
 801a534:	f023 0307 	bic.w	r3, r3, #7
 801a538:	f103 0208 	add.w	r2, r3, #8
 801a53c:	f894 a018 	ldrb.w	sl, [r4, #24]
 801a540:	f8d4 b000 	ldr.w	fp, [r4]
 801a544:	f8c8 2000 	str.w	r2, [r8]
 801a548:	e9d3 8900 	ldrd	r8, r9, [r3]
 801a54c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801a550:	9307      	str	r3, [sp, #28]
 801a552:	f8cd 8018 	str.w	r8, [sp, #24]
 801a556:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801a55a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801a55e:	4b9c      	ldr	r3, [pc, #624]	@ (801a7d0 <_printf_float+0x2c8>)
 801a560:	f04f 32ff 	mov.w	r2, #4294967295
 801a564:	f7e6 faba 	bl	8000adc <__aeabi_dcmpun>
 801a568:	bb70      	cbnz	r0, 801a5c8 <_printf_float+0xc0>
 801a56a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801a56e:	4b98      	ldr	r3, [pc, #608]	@ (801a7d0 <_printf_float+0x2c8>)
 801a570:	f04f 32ff 	mov.w	r2, #4294967295
 801a574:	f7e6 fa94 	bl	8000aa0 <__aeabi_dcmple>
 801a578:	bb30      	cbnz	r0, 801a5c8 <_printf_float+0xc0>
 801a57a:	2200      	movs	r2, #0
 801a57c:	2300      	movs	r3, #0
 801a57e:	4640      	mov	r0, r8
 801a580:	4649      	mov	r1, r9
 801a582:	f7e6 fa83 	bl	8000a8c <__aeabi_dcmplt>
 801a586:	b110      	cbz	r0, 801a58e <_printf_float+0x86>
 801a588:	232d      	movs	r3, #45	@ 0x2d
 801a58a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a58e:	4a91      	ldr	r2, [pc, #580]	@ (801a7d4 <_printf_float+0x2cc>)
 801a590:	4b91      	ldr	r3, [pc, #580]	@ (801a7d8 <_printf_float+0x2d0>)
 801a592:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801a596:	bf94      	ite	ls
 801a598:	4690      	movls	r8, r2
 801a59a:	4698      	movhi	r8, r3
 801a59c:	2303      	movs	r3, #3
 801a59e:	6123      	str	r3, [r4, #16]
 801a5a0:	f02b 0304 	bic.w	r3, fp, #4
 801a5a4:	6023      	str	r3, [r4, #0]
 801a5a6:	f04f 0900 	mov.w	r9, #0
 801a5aa:	9700      	str	r7, [sp, #0]
 801a5ac:	4633      	mov	r3, r6
 801a5ae:	aa0b      	add	r2, sp, #44	@ 0x2c
 801a5b0:	4621      	mov	r1, r4
 801a5b2:	4628      	mov	r0, r5
 801a5b4:	f000 f9d2 	bl	801a95c <_printf_common>
 801a5b8:	3001      	adds	r0, #1
 801a5ba:	f040 808d 	bne.w	801a6d8 <_printf_float+0x1d0>
 801a5be:	f04f 30ff 	mov.w	r0, #4294967295
 801a5c2:	b00d      	add	sp, #52	@ 0x34
 801a5c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a5c8:	4642      	mov	r2, r8
 801a5ca:	464b      	mov	r3, r9
 801a5cc:	4640      	mov	r0, r8
 801a5ce:	4649      	mov	r1, r9
 801a5d0:	f7e6 fa84 	bl	8000adc <__aeabi_dcmpun>
 801a5d4:	b140      	cbz	r0, 801a5e8 <_printf_float+0xe0>
 801a5d6:	464b      	mov	r3, r9
 801a5d8:	2b00      	cmp	r3, #0
 801a5da:	bfbc      	itt	lt
 801a5dc:	232d      	movlt	r3, #45	@ 0x2d
 801a5de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801a5e2:	4a7e      	ldr	r2, [pc, #504]	@ (801a7dc <_printf_float+0x2d4>)
 801a5e4:	4b7e      	ldr	r3, [pc, #504]	@ (801a7e0 <_printf_float+0x2d8>)
 801a5e6:	e7d4      	b.n	801a592 <_printf_float+0x8a>
 801a5e8:	6863      	ldr	r3, [r4, #4]
 801a5ea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801a5ee:	9206      	str	r2, [sp, #24]
 801a5f0:	1c5a      	adds	r2, r3, #1
 801a5f2:	d13b      	bne.n	801a66c <_printf_float+0x164>
 801a5f4:	2306      	movs	r3, #6
 801a5f6:	6063      	str	r3, [r4, #4]
 801a5f8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801a5fc:	2300      	movs	r3, #0
 801a5fe:	6022      	str	r2, [r4, #0]
 801a600:	9303      	str	r3, [sp, #12]
 801a602:	ab0a      	add	r3, sp, #40	@ 0x28
 801a604:	e9cd a301 	strd	sl, r3, [sp, #4]
 801a608:	ab09      	add	r3, sp, #36	@ 0x24
 801a60a:	9300      	str	r3, [sp, #0]
 801a60c:	6861      	ldr	r1, [r4, #4]
 801a60e:	ec49 8b10 	vmov	d0, r8, r9
 801a612:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801a616:	4628      	mov	r0, r5
 801a618:	f7ff fed6 	bl	801a3c8 <__cvt>
 801a61c:	9b06      	ldr	r3, [sp, #24]
 801a61e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801a620:	2b47      	cmp	r3, #71	@ 0x47
 801a622:	4680      	mov	r8, r0
 801a624:	d129      	bne.n	801a67a <_printf_float+0x172>
 801a626:	1cc8      	adds	r0, r1, #3
 801a628:	db02      	blt.n	801a630 <_printf_float+0x128>
 801a62a:	6863      	ldr	r3, [r4, #4]
 801a62c:	4299      	cmp	r1, r3
 801a62e:	dd41      	ble.n	801a6b4 <_printf_float+0x1ac>
 801a630:	f1aa 0a02 	sub.w	sl, sl, #2
 801a634:	fa5f fa8a 	uxtb.w	sl, sl
 801a638:	3901      	subs	r1, #1
 801a63a:	4652      	mov	r2, sl
 801a63c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801a640:	9109      	str	r1, [sp, #36]	@ 0x24
 801a642:	f7ff ff26 	bl	801a492 <__exponent>
 801a646:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801a648:	1813      	adds	r3, r2, r0
 801a64a:	2a01      	cmp	r2, #1
 801a64c:	4681      	mov	r9, r0
 801a64e:	6123      	str	r3, [r4, #16]
 801a650:	dc02      	bgt.n	801a658 <_printf_float+0x150>
 801a652:	6822      	ldr	r2, [r4, #0]
 801a654:	07d2      	lsls	r2, r2, #31
 801a656:	d501      	bpl.n	801a65c <_printf_float+0x154>
 801a658:	3301      	adds	r3, #1
 801a65a:	6123      	str	r3, [r4, #16]
 801a65c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801a660:	2b00      	cmp	r3, #0
 801a662:	d0a2      	beq.n	801a5aa <_printf_float+0xa2>
 801a664:	232d      	movs	r3, #45	@ 0x2d
 801a666:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a66a:	e79e      	b.n	801a5aa <_printf_float+0xa2>
 801a66c:	9a06      	ldr	r2, [sp, #24]
 801a66e:	2a47      	cmp	r2, #71	@ 0x47
 801a670:	d1c2      	bne.n	801a5f8 <_printf_float+0xf0>
 801a672:	2b00      	cmp	r3, #0
 801a674:	d1c0      	bne.n	801a5f8 <_printf_float+0xf0>
 801a676:	2301      	movs	r3, #1
 801a678:	e7bd      	b.n	801a5f6 <_printf_float+0xee>
 801a67a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801a67e:	d9db      	bls.n	801a638 <_printf_float+0x130>
 801a680:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801a684:	d118      	bne.n	801a6b8 <_printf_float+0x1b0>
 801a686:	2900      	cmp	r1, #0
 801a688:	6863      	ldr	r3, [r4, #4]
 801a68a:	dd0b      	ble.n	801a6a4 <_printf_float+0x19c>
 801a68c:	6121      	str	r1, [r4, #16]
 801a68e:	b913      	cbnz	r3, 801a696 <_printf_float+0x18e>
 801a690:	6822      	ldr	r2, [r4, #0]
 801a692:	07d0      	lsls	r0, r2, #31
 801a694:	d502      	bpl.n	801a69c <_printf_float+0x194>
 801a696:	3301      	adds	r3, #1
 801a698:	440b      	add	r3, r1
 801a69a:	6123      	str	r3, [r4, #16]
 801a69c:	65a1      	str	r1, [r4, #88]	@ 0x58
 801a69e:	f04f 0900 	mov.w	r9, #0
 801a6a2:	e7db      	b.n	801a65c <_printf_float+0x154>
 801a6a4:	b913      	cbnz	r3, 801a6ac <_printf_float+0x1a4>
 801a6a6:	6822      	ldr	r2, [r4, #0]
 801a6a8:	07d2      	lsls	r2, r2, #31
 801a6aa:	d501      	bpl.n	801a6b0 <_printf_float+0x1a8>
 801a6ac:	3302      	adds	r3, #2
 801a6ae:	e7f4      	b.n	801a69a <_printf_float+0x192>
 801a6b0:	2301      	movs	r3, #1
 801a6b2:	e7f2      	b.n	801a69a <_printf_float+0x192>
 801a6b4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801a6b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a6ba:	4299      	cmp	r1, r3
 801a6bc:	db05      	blt.n	801a6ca <_printf_float+0x1c2>
 801a6be:	6823      	ldr	r3, [r4, #0]
 801a6c0:	6121      	str	r1, [r4, #16]
 801a6c2:	07d8      	lsls	r0, r3, #31
 801a6c4:	d5ea      	bpl.n	801a69c <_printf_float+0x194>
 801a6c6:	1c4b      	adds	r3, r1, #1
 801a6c8:	e7e7      	b.n	801a69a <_printf_float+0x192>
 801a6ca:	2900      	cmp	r1, #0
 801a6cc:	bfd4      	ite	le
 801a6ce:	f1c1 0202 	rsble	r2, r1, #2
 801a6d2:	2201      	movgt	r2, #1
 801a6d4:	4413      	add	r3, r2
 801a6d6:	e7e0      	b.n	801a69a <_printf_float+0x192>
 801a6d8:	6823      	ldr	r3, [r4, #0]
 801a6da:	055a      	lsls	r2, r3, #21
 801a6dc:	d407      	bmi.n	801a6ee <_printf_float+0x1e6>
 801a6de:	6923      	ldr	r3, [r4, #16]
 801a6e0:	4642      	mov	r2, r8
 801a6e2:	4631      	mov	r1, r6
 801a6e4:	4628      	mov	r0, r5
 801a6e6:	47b8      	blx	r7
 801a6e8:	3001      	adds	r0, #1
 801a6ea:	d12b      	bne.n	801a744 <_printf_float+0x23c>
 801a6ec:	e767      	b.n	801a5be <_printf_float+0xb6>
 801a6ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801a6f2:	f240 80dd 	bls.w	801a8b0 <_printf_float+0x3a8>
 801a6f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801a6fa:	2200      	movs	r2, #0
 801a6fc:	2300      	movs	r3, #0
 801a6fe:	f7e6 f9bb 	bl	8000a78 <__aeabi_dcmpeq>
 801a702:	2800      	cmp	r0, #0
 801a704:	d033      	beq.n	801a76e <_printf_float+0x266>
 801a706:	4a37      	ldr	r2, [pc, #220]	@ (801a7e4 <_printf_float+0x2dc>)
 801a708:	2301      	movs	r3, #1
 801a70a:	4631      	mov	r1, r6
 801a70c:	4628      	mov	r0, r5
 801a70e:	47b8      	blx	r7
 801a710:	3001      	adds	r0, #1
 801a712:	f43f af54 	beq.w	801a5be <_printf_float+0xb6>
 801a716:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801a71a:	4543      	cmp	r3, r8
 801a71c:	db02      	blt.n	801a724 <_printf_float+0x21c>
 801a71e:	6823      	ldr	r3, [r4, #0]
 801a720:	07d8      	lsls	r0, r3, #31
 801a722:	d50f      	bpl.n	801a744 <_printf_float+0x23c>
 801a724:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a728:	4631      	mov	r1, r6
 801a72a:	4628      	mov	r0, r5
 801a72c:	47b8      	blx	r7
 801a72e:	3001      	adds	r0, #1
 801a730:	f43f af45 	beq.w	801a5be <_printf_float+0xb6>
 801a734:	f04f 0900 	mov.w	r9, #0
 801a738:	f108 38ff 	add.w	r8, r8, #4294967295
 801a73c:	f104 0a1a 	add.w	sl, r4, #26
 801a740:	45c8      	cmp	r8, r9
 801a742:	dc09      	bgt.n	801a758 <_printf_float+0x250>
 801a744:	6823      	ldr	r3, [r4, #0]
 801a746:	079b      	lsls	r3, r3, #30
 801a748:	f100 8103 	bmi.w	801a952 <_printf_float+0x44a>
 801a74c:	68e0      	ldr	r0, [r4, #12]
 801a74e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801a750:	4298      	cmp	r0, r3
 801a752:	bfb8      	it	lt
 801a754:	4618      	movlt	r0, r3
 801a756:	e734      	b.n	801a5c2 <_printf_float+0xba>
 801a758:	2301      	movs	r3, #1
 801a75a:	4652      	mov	r2, sl
 801a75c:	4631      	mov	r1, r6
 801a75e:	4628      	mov	r0, r5
 801a760:	47b8      	blx	r7
 801a762:	3001      	adds	r0, #1
 801a764:	f43f af2b 	beq.w	801a5be <_printf_float+0xb6>
 801a768:	f109 0901 	add.w	r9, r9, #1
 801a76c:	e7e8      	b.n	801a740 <_printf_float+0x238>
 801a76e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a770:	2b00      	cmp	r3, #0
 801a772:	dc39      	bgt.n	801a7e8 <_printf_float+0x2e0>
 801a774:	4a1b      	ldr	r2, [pc, #108]	@ (801a7e4 <_printf_float+0x2dc>)
 801a776:	2301      	movs	r3, #1
 801a778:	4631      	mov	r1, r6
 801a77a:	4628      	mov	r0, r5
 801a77c:	47b8      	blx	r7
 801a77e:	3001      	adds	r0, #1
 801a780:	f43f af1d 	beq.w	801a5be <_printf_float+0xb6>
 801a784:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801a788:	ea59 0303 	orrs.w	r3, r9, r3
 801a78c:	d102      	bne.n	801a794 <_printf_float+0x28c>
 801a78e:	6823      	ldr	r3, [r4, #0]
 801a790:	07d9      	lsls	r1, r3, #31
 801a792:	d5d7      	bpl.n	801a744 <_printf_float+0x23c>
 801a794:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a798:	4631      	mov	r1, r6
 801a79a:	4628      	mov	r0, r5
 801a79c:	47b8      	blx	r7
 801a79e:	3001      	adds	r0, #1
 801a7a0:	f43f af0d 	beq.w	801a5be <_printf_float+0xb6>
 801a7a4:	f04f 0a00 	mov.w	sl, #0
 801a7a8:	f104 0b1a 	add.w	fp, r4, #26
 801a7ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a7ae:	425b      	negs	r3, r3
 801a7b0:	4553      	cmp	r3, sl
 801a7b2:	dc01      	bgt.n	801a7b8 <_printf_float+0x2b0>
 801a7b4:	464b      	mov	r3, r9
 801a7b6:	e793      	b.n	801a6e0 <_printf_float+0x1d8>
 801a7b8:	2301      	movs	r3, #1
 801a7ba:	465a      	mov	r2, fp
 801a7bc:	4631      	mov	r1, r6
 801a7be:	4628      	mov	r0, r5
 801a7c0:	47b8      	blx	r7
 801a7c2:	3001      	adds	r0, #1
 801a7c4:	f43f aefb 	beq.w	801a5be <_printf_float+0xb6>
 801a7c8:	f10a 0a01 	add.w	sl, sl, #1
 801a7cc:	e7ee      	b.n	801a7ac <_printf_float+0x2a4>
 801a7ce:	bf00      	nop
 801a7d0:	7fefffff 	.word	0x7fefffff
 801a7d4:	08021f99 	.word	0x08021f99
 801a7d8:	08021f9d 	.word	0x08021f9d
 801a7dc:	08021fa1 	.word	0x08021fa1
 801a7e0:	08021fa5 	.word	0x08021fa5
 801a7e4:	08021fa9 	.word	0x08021fa9
 801a7e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801a7ea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801a7ee:	4553      	cmp	r3, sl
 801a7f0:	bfa8      	it	ge
 801a7f2:	4653      	movge	r3, sl
 801a7f4:	2b00      	cmp	r3, #0
 801a7f6:	4699      	mov	r9, r3
 801a7f8:	dc36      	bgt.n	801a868 <_printf_float+0x360>
 801a7fa:	f04f 0b00 	mov.w	fp, #0
 801a7fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a802:	f104 021a 	add.w	r2, r4, #26
 801a806:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801a808:	9306      	str	r3, [sp, #24]
 801a80a:	eba3 0309 	sub.w	r3, r3, r9
 801a80e:	455b      	cmp	r3, fp
 801a810:	dc31      	bgt.n	801a876 <_printf_float+0x36e>
 801a812:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a814:	459a      	cmp	sl, r3
 801a816:	dc3a      	bgt.n	801a88e <_printf_float+0x386>
 801a818:	6823      	ldr	r3, [r4, #0]
 801a81a:	07da      	lsls	r2, r3, #31
 801a81c:	d437      	bmi.n	801a88e <_printf_float+0x386>
 801a81e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a820:	ebaa 0903 	sub.w	r9, sl, r3
 801a824:	9b06      	ldr	r3, [sp, #24]
 801a826:	ebaa 0303 	sub.w	r3, sl, r3
 801a82a:	4599      	cmp	r9, r3
 801a82c:	bfa8      	it	ge
 801a82e:	4699      	movge	r9, r3
 801a830:	f1b9 0f00 	cmp.w	r9, #0
 801a834:	dc33      	bgt.n	801a89e <_printf_float+0x396>
 801a836:	f04f 0800 	mov.w	r8, #0
 801a83a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a83e:	f104 0b1a 	add.w	fp, r4, #26
 801a842:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a844:	ebaa 0303 	sub.w	r3, sl, r3
 801a848:	eba3 0309 	sub.w	r3, r3, r9
 801a84c:	4543      	cmp	r3, r8
 801a84e:	f77f af79 	ble.w	801a744 <_printf_float+0x23c>
 801a852:	2301      	movs	r3, #1
 801a854:	465a      	mov	r2, fp
 801a856:	4631      	mov	r1, r6
 801a858:	4628      	mov	r0, r5
 801a85a:	47b8      	blx	r7
 801a85c:	3001      	adds	r0, #1
 801a85e:	f43f aeae 	beq.w	801a5be <_printf_float+0xb6>
 801a862:	f108 0801 	add.w	r8, r8, #1
 801a866:	e7ec      	b.n	801a842 <_printf_float+0x33a>
 801a868:	4642      	mov	r2, r8
 801a86a:	4631      	mov	r1, r6
 801a86c:	4628      	mov	r0, r5
 801a86e:	47b8      	blx	r7
 801a870:	3001      	adds	r0, #1
 801a872:	d1c2      	bne.n	801a7fa <_printf_float+0x2f2>
 801a874:	e6a3      	b.n	801a5be <_printf_float+0xb6>
 801a876:	2301      	movs	r3, #1
 801a878:	4631      	mov	r1, r6
 801a87a:	4628      	mov	r0, r5
 801a87c:	9206      	str	r2, [sp, #24]
 801a87e:	47b8      	blx	r7
 801a880:	3001      	adds	r0, #1
 801a882:	f43f ae9c 	beq.w	801a5be <_printf_float+0xb6>
 801a886:	9a06      	ldr	r2, [sp, #24]
 801a888:	f10b 0b01 	add.w	fp, fp, #1
 801a88c:	e7bb      	b.n	801a806 <_printf_float+0x2fe>
 801a88e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a892:	4631      	mov	r1, r6
 801a894:	4628      	mov	r0, r5
 801a896:	47b8      	blx	r7
 801a898:	3001      	adds	r0, #1
 801a89a:	d1c0      	bne.n	801a81e <_printf_float+0x316>
 801a89c:	e68f      	b.n	801a5be <_printf_float+0xb6>
 801a89e:	9a06      	ldr	r2, [sp, #24]
 801a8a0:	464b      	mov	r3, r9
 801a8a2:	4442      	add	r2, r8
 801a8a4:	4631      	mov	r1, r6
 801a8a6:	4628      	mov	r0, r5
 801a8a8:	47b8      	blx	r7
 801a8aa:	3001      	adds	r0, #1
 801a8ac:	d1c3      	bne.n	801a836 <_printf_float+0x32e>
 801a8ae:	e686      	b.n	801a5be <_printf_float+0xb6>
 801a8b0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801a8b4:	f1ba 0f01 	cmp.w	sl, #1
 801a8b8:	dc01      	bgt.n	801a8be <_printf_float+0x3b6>
 801a8ba:	07db      	lsls	r3, r3, #31
 801a8bc:	d536      	bpl.n	801a92c <_printf_float+0x424>
 801a8be:	2301      	movs	r3, #1
 801a8c0:	4642      	mov	r2, r8
 801a8c2:	4631      	mov	r1, r6
 801a8c4:	4628      	mov	r0, r5
 801a8c6:	47b8      	blx	r7
 801a8c8:	3001      	adds	r0, #1
 801a8ca:	f43f ae78 	beq.w	801a5be <_printf_float+0xb6>
 801a8ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a8d2:	4631      	mov	r1, r6
 801a8d4:	4628      	mov	r0, r5
 801a8d6:	47b8      	blx	r7
 801a8d8:	3001      	adds	r0, #1
 801a8da:	f43f ae70 	beq.w	801a5be <_printf_float+0xb6>
 801a8de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801a8e2:	2200      	movs	r2, #0
 801a8e4:	2300      	movs	r3, #0
 801a8e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a8ea:	f7e6 f8c5 	bl	8000a78 <__aeabi_dcmpeq>
 801a8ee:	b9c0      	cbnz	r0, 801a922 <_printf_float+0x41a>
 801a8f0:	4653      	mov	r3, sl
 801a8f2:	f108 0201 	add.w	r2, r8, #1
 801a8f6:	4631      	mov	r1, r6
 801a8f8:	4628      	mov	r0, r5
 801a8fa:	47b8      	blx	r7
 801a8fc:	3001      	adds	r0, #1
 801a8fe:	d10c      	bne.n	801a91a <_printf_float+0x412>
 801a900:	e65d      	b.n	801a5be <_printf_float+0xb6>
 801a902:	2301      	movs	r3, #1
 801a904:	465a      	mov	r2, fp
 801a906:	4631      	mov	r1, r6
 801a908:	4628      	mov	r0, r5
 801a90a:	47b8      	blx	r7
 801a90c:	3001      	adds	r0, #1
 801a90e:	f43f ae56 	beq.w	801a5be <_printf_float+0xb6>
 801a912:	f108 0801 	add.w	r8, r8, #1
 801a916:	45d0      	cmp	r8, sl
 801a918:	dbf3      	blt.n	801a902 <_printf_float+0x3fa>
 801a91a:	464b      	mov	r3, r9
 801a91c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801a920:	e6df      	b.n	801a6e2 <_printf_float+0x1da>
 801a922:	f04f 0800 	mov.w	r8, #0
 801a926:	f104 0b1a 	add.w	fp, r4, #26
 801a92a:	e7f4      	b.n	801a916 <_printf_float+0x40e>
 801a92c:	2301      	movs	r3, #1
 801a92e:	4642      	mov	r2, r8
 801a930:	e7e1      	b.n	801a8f6 <_printf_float+0x3ee>
 801a932:	2301      	movs	r3, #1
 801a934:	464a      	mov	r2, r9
 801a936:	4631      	mov	r1, r6
 801a938:	4628      	mov	r0, r5
 801a93a:	47b8      	blx	r7
 801a93c:	3001      	adds	r0, #1
 801a93e:	f43f ae3e 	beq.w	801a5be <_printf_float+0xb6>
 801a942:	f108 0801 	add.w	r8, r8, #1
 801a946:	68e3      	ldr	r3, [r4, #12]
 801a948:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801a94a:	1a5b      	subs	r3, r3, r1
 801a94c:	4543      	cmp	r3, r8
 801a94e:	dcf0      	bgt.n	801a932 <_printf_float+0x42a>
 801a950:	e6fc      	b.n	801a74c <_printf_float+0x244>
 801a952:	f04f 0800 	mov.w	r8, #0
 801a956:	f104 0919 	add.w	r9, r4, #25
 801a95a:	e7f4      	b.n	801a946 <_printf_float+0x43e>

0801a95c <_printf_common>:
 801a95c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a960:	4616      	mov	r6, r2
 801a962:	4698      	mov	r8, r3
 801a964:	688a      	ldr	r2, [r1, #8]
 801a966:	690b      	ldr	r3, [r1, #16]
 801a968:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801a96c:	4293      	cmp	r3, r2
 801a96e:	bfb8      	it	lt
 801a970:	4613      	movlt	r3, r2
 801a972:	6033      	str	r3, [r6, #0]
 801a974:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801a978:	4607      	mov	r7, r0
 801a97a:	460c      	mov	r4, r1
 801a97c:	b10a      	cbz	r2, 801a982 <_printf_common+0x26>
 801a97e:	3301      	adds	r3, #1
 801a980:	6033      	str	r3, [r6, #0]
 801a982:	6823      	ldr	r3, [r4, #0]
 801a984:	0699      	lsls	r1, r3, #26
 801a986:	bf42      	ittt	mi
 801a988:	6833      	ldrmi	r3, [r6, #0]
 801a98a:	3302      	addmi	r3, #2
 801a98c:	6033      	strmi	r3, [r6, #0]
 801a98e:	6825      	ldr	r5, [r4, #0]
 801a990:	f015 0506 	ands.w	r5, r5, #6
 801a994:	d106      	bne.n	801a9a4 <_printf_common+0x48>
 801a996:	f104 0a19 	add.w	sl, r4, #25
 801a99a:	68e3      	ldr	r3, [r4, #12]
 801a99c:	6832      	ldr	r2, [r6, #0]
 801a99e:	1a9b      	subs	r3, r3, r2
 801a9a0:	42ab      	cmp	r3, r5
 801a9a2:	dc26      	bgt.n	801a9f2 <_printf_common+0x96>
 801a9a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801a9a8:	6822      	ldr	r2, [r4, #0]
 801a9aa:	3b00      	subs	r3, #0
 801a9ac:	bf18      	it	ne
 801a9ae:	2301      	movne	r3, #1
 801a9b0:	0692      	lsls	r2, r2, #26
 801a9b2:	d42b      	bmi.n	801aa0c <_printf_common+0xb0>
 801a9b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801a9b8:	4641      	mov	r1, r8
 801a9ba:	4638      	mov	r0, r7
 801a9bc:	47c8      	blx	r9
 801a9be:	3001      	adds	r0, #1
 801a9c0:	d01e      	beq.n	801aa00 <_printf_common+0xa4>
 801a9c2:	6823      	ldr	r3, [r4, #0]
 801a9c4:	6922      	ldr	r2, [r4, #16]
 801a9c6:	f003 0306 	and.w	r3, r3, #6
 801a9ca:	2b04      	cmp	r3, #4
 801a9cc:	bf02      	ittt	eq
 801a9ce:	68e5      	ldreq	r5, [r4, #12]
 801a9d0:	6833      	ldreq	r3, [r6, #0]
 801a9d2:	1aed      	subeq	r5, r5, r3
 801a9d4:	68a3      	ldr	r3, [r4, #8]
 801a9d6:	bf0c      	ite	eq
 801a9d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a9dc:	2500      	movne	r5, #0
 801a9de:	4293      	cmp	r3, r2
 801a9e0:	bfc4      	itt	gt
 801a9e2:	1a9b      	subgt	r3, r3, r2
 801a9e4:	18ed      	addgt	r5, r5, r3
 801a9e6:	2600      	movs	r6, #0
 801a9e8:	341a      	adds	r4, #26
 801a9ea:	42b5      	cmp	r5, r6
 801a9ec:	d11a      	bne.n	801aa24 <_printf_common+0xc8>
 801a9ee:	2000      	movs	r0, #0
 801a9f0:	e008      	b.n	801aa04 <_printf_common+0xa8>
 801a9f2:	2301      	movs	r3, #1
 801a9f4:	4652      	mov	r2, sl
 801a9f6:	4641      	mov	r1, r8
 801a9f8:	4638      	mov	r0, r7
 801a9fa:	47c8      	blx	r9
 801a9fc:	3001      	adds	r0, #1
 801a9fe:	d103      	bne.n	801aa08 <_printf_common+0xac>
 801aa00:	f04f 30ff 	mov.w	r0, #4294967295
 801aa04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801aa08:	3501      	adds	r5, #1
 801aa0a:	e7c6      	b.n	801a99a <_printf_common+0x3e>
 801aa0c:	18e1      	adds	r1, r4, r3
 801aa0e:	1c5a      	adds	r2, r3, #1
 801aa10:	2030      	movs	r0, #48	@ 0x30
 801aa12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801aa16:	4422      	add	r2, r4
 801aa18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801aa1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801aa20:	3302      	adds	r3, #2
 801aa22:	e7c7      	b.n	801a9b4 <_printf_common+0x58>
 801aa24:	2301      	movs	r3, #1
 801aa26:	4622      	mov	r2, r4
 801aa28:	4641      	mov	r1, r8
 801aa2a:	4638      	mov	r0, r7
 801aa2c:	47c8      	blx	r9
 801aa2e:	3001      	adds	r0, #1
 801aa30:	d0e6      	beq.n	801aa00 <_printf_common+0xa4>
 801aa32:	3601      	adds	r6, #1
 801aa34:	e7d9      	b.n	801a9ea <_printf_common+0x8e>
	...

0801aa38 <_printf_i>:
 801aa38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801aa3c:	7e0f      	ldrb	r7, [r1, #24]
 801aa3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801aa40:	2f78      	cmp	r7, #120	@ 0x78
 801aa42:	4691      	mov	r9, r2
 801aa44:	4680      	mov	r8, r0
 801aa46:	460c      	mov	r4, r1
 801aa48:	469a      	mov	sl, r3
 801aa4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801aa4e:	d807      	bhi.n	801aa60 <_printf_i+0x28>
 801aa50:	2f62      	cmp	r7, #98	@ 0x62
 801aa52:	d80a      	bhi.n	801aa6a <_printf_i+0x32>
 801aa54:	2f00      	cmp	r7, #0
 801aa56:	f000 80d2 	beq.w	801abfe <_printf_i+0x1c6>
 801aa5a:	2f58      	cmp	r7, #88	@ 0x58
 801aa5c:	f000 80b9 	beq.w	801abd2 <_printf_i+0x19a>
 801aa60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801aa64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801aa68:	e03a      	b.n	801aae0 <_printf_i+0xa8>
 801aa6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801aa6e:	2b15      	cmp	r3, #21
 801aa70:	d8f6      	bhi.n	801aa60 <_printf_i+0x28>
 801aa72:	a101      	add	r1, pc, #4	@ (adr r1, 801aa78 <_printf_i+0x40>)
 801aa74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801aa78:	0801aad1 	.word	0x0801aad1
 801aa7c:	0801aae5 	.word	0x0801aae5
 801aa80:	0801aa61 	.word	0x0801aa61
 801aa84:	0801aa61 	.word	0x0801aa61
 801aa88:	0801aa61 	.word	0x0801aa61
 801aa8c:	0801aa61 	.word	0x0801aa61
 801aa90:	0801aae5 	.word	0x0801aae5
 801aa94:	0801aa61 	.word	0x0801aa61
 801aa98:	0801aa61 	.word	0x0801aa61
 801aa9c:	0801aa61 	.word	0x0801aa61
 801aaa0:	0801aa61 	.word	0x0801aa61
 801aaa4:	0801abe5 	.word	0x0801abe5
 801aaa8:	0801ab0f 	.word	0x0801ab0f
 801aaac:	0801ab9f 	.word	0x0801ab9f
 801aab0:	0801aa61 	.word	0x0801aa61
 801aab4:	0801aa61 	.word	0x0801aa61
 801aab8:	0801ac07 	.word	0x0801ac07
 801aabc:	0801aa61 	.word	0x0801aa61
 801aac0:	0801ab0f 	.word	0x0801ab0f
 801aac4:	0801aa61 	.word	0x0801aa61
 801aac8:	0801aa61 	.word	0x0801aa61
 801aacc:	0801aba7 	.word	0x0801aba7
 801aad0:	6833      	ldr	r3, [r6, #0]
 801aad2:	1d1a      	adds	r2, r3, #4
 801aad4:	681b      	ldr	r3, [r3, #0]
 801aad6:	6032      	str	r2, [r6, #0]
 801aad8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801aadc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801aae0:	2301      	movs	r3, #1
 801aae2:	e09d      	b.n	801ac20 <_printf_i+0x1e8>
 801aae4:	6833      	ldr	r3, [r6, #0]
 801aae6:	6820      	ldr	r0, [r4, #0]
 801aae8:	1d19      	adds	r1, r3, #4
 801aaea:	6031      	str	r1, [r6, #0]
 801aaec:	0606      	lsls	r6, r0, #24
 801aaee:	d501      	bpl.n	801aaf4 <_printf_i+0xbc>
 801aaf0:	681d      	ldr	r5, [r3, #0]
 801aaf2:	e003      	b.n	801aafc <_printf_i+0xc4>
 801aaf4:	0645      	lsls	r5, r0, #25
 801aaf6:	d5fb      	bpl.n	801aaf0 <_printf_i+0xb8>
 801aaf8:	f9b3 5000 	ldrsh.w	r5, [r3]
 801aafc:	2d00      	cmp	r5, #0
 801aafe:	da03      	bge.n	801ab08 <_printf_i+0xd0>
 801ab00:	232d      	movs	r3, #45	@ 0x2d
 801ab02:	426d      	negs	r5, r5
 801ab04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ab08:	4859      	ldr	r0, [pc, #356]	@ (801ac70 <_printf_i+0x238>)
 801ab0a:	230a      	movs	r3, #10
 801ab0c:	e011      	b.n	801ab32 <_printf_i+0xfa>
 801ab0e:	6821      	ldr	r1, [r4, #0]
 801ab10:	6833      	ldr	r3, [r6, #0]
 801ab12:	0608      	lsls	r0, r1, #24
 801ab14:	f853 5b04 	ldr.w	r5, [r3], #4
 801ab18:	d402      	bmi.n	801ab20 <_printf_i+0xe8>
 801ab1a:	0649      	lsls	r1, r1, #25
 801ab1c:	bf48      	it	mi
 801ab1e:	b2ad      	uxthmi	r5, r5
 801ab20:	2f6f      	cmp	r7, #111	@ 0x6f
 801ab22:	4853      	ldr	r0, [pc, #332]	@ (801ac70 <_printf_i+0x238>)
 801ab24:	6033      	str	r3, [r6, #0]
 801ab26:	bf14      	ite	ne
 801ab28:	230a      	movne	r3, #10
 801ab2a:	2308      	moveq	r3, #8
 801ab2c:	2100      	movs	r1, #0
 801ab2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801ab32:	6866      	ldr	r6, [r4, #4]
 801ab34:	60a6      	str	r6, [r4, #8]
 801ab36:	2e00      	cmp	r6, #0
 801ab38:	bfa2      	ittt	ge
 801ab3a:	6821      	ldrge	r1, [r4, #0]
 801ab3c:	f021 0104 	bicge.w	r1, r1, #4
 801ab40:	6021      	strge	r1, [r4, #0]
 801ab42:	b90d      	cbnz	r5, 801ab48 <_printf_i+0x110>
 801ab44:	2e00      	cmp	r6, #0
 801ab46:	d04b      	beq.n	801abe0 <_printf_i+0x1a8>
 801ab48:	4616      	mov	r6, r2
 801ab4a:	fbb5 f1f3 	udiv	r1, r5, r3
 801ab4e:	fb03 5711 	mls	r7, r3, r1, r5
 801ab52:	5dc7      	ldrb	r7, [r0, r7]
 801ab54:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801ab58:	462f      	mov	r7, r5
 801ab5a:	42bb      	cmp	r3, r7
 801ab5c:	460d      	mov	r5, r1
 801ab5e:	d9f4      	bls.n	801ab4a <_printf_i+0x112>
 801ab60:	2b08      	cmp	r3, #8
 801ab62:	d10b      	bne.n	801ab7c <_printf_i+0x144>
 801ab64:	6823      	ldr	r3, [r4, #0]
 801ab66:	07df      	lsls	r7, r3, #31
 801ab68:	d508      	bpl.n	801ab7c <_printf_i+0x144>
 801ab6a:	6923      	ldr	r3, [r4, #16]
 801ab6c:	6861      	ldr	r1, [r4, #4]
 801ab6e:	4299      	cmp	r1, r3
 801ab70:	bfde      	ittt	le
 801ab72:	2330      	movle	r3, #48	@ 0x30
 801ab74:	f806 3c01 	strble.w	r3, [r6, #-1]
 801ab78:	f106 36ff 	addle.w	r6, r6, #4294967295
 801ab7c:	1b92      	subs	r2, r2, r6
 801ab7e:	6122      	str	r2, [r4, #16]
 801ab80:	f8cd a000 	str.w	sl, [sp]
 801ab84:	464b      	mov	r3, r9
 801ab86:	aa03      	add	r2, sp, #12
 801ab88:	4621      	mov	r1, r4
 801ab8a:	4640      	mov	r0, r8
 801ab8c:	f7ff fee6 	bl	801a95c <_printf_common>
 801ab90:	3001      	adds	r0, #1
 801ab92:	d14a      	bne.n	801ac2a <_printf_i+0x1f2>
 801ab94:	f04f 30ff 	mov.w	r0, #4294967295
 801ab98:	b004      	add	sp, #16
 801ab9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ab9e:	6823      	ldr	r3, [r4, #0]
 801aba0:	f043 0320 	orr.w	r3, r3, #32
 801aba4:	6023      	str	r3, [r4, #0]
 801aba6:	4833      	ldr	r0, [pc, #204]	@ (801ac74 <_printf_i+0x23c>)
 801aba8:	2778      	movs	r7, #120	@ 0x78
 801abaa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801abae:	6823      	ldr	r3, [r4, #0]
 801abb0:	6831      	ldr	r1, [r6, #0]
 801abb2:	061f      	lsls	r7, r3, #24
 801abb4:	f851 5b04 	ldr.w	r5, [r1], #4
 801abb8:	d402      	bmi.n	801abc0 <_printf_i+0x188>
 801abba:	065f      	lsls	r7, r3, #25
 801abbc:	bf48      	it	mi
 801abbe:	b2ad      	uxthmi	r5, r5
 801abc0:	6031      	str	r1, [r6, #0]
 801abc2:	07d9      	lsls	r1, r3, #31
 801abc4:	bf44      	itt	mi
 801abc6:	f043 0320 	orrmi.w	r3, r3, #32
 801abca:	6023      	strmi	r3, [r4, #0]
 801abcc:	b11d      	cbz	r5, 801abd6 <_printf_i+0x19e>
 801abce:	2310      	movs	r3, #16
 801abd0:	e7ac      	b.n	801ab2c <_printf_i+0xf4>
 801abd2:	4827      	ldr	r0, [pc, #156]	@ (801ac70 <_printf_i+0x238>)
 801abd4:	e7e9      	b.n	801abaa <_printf_i+0x172>
 801abd6:	6823      	ldr	r3, [r4, #0]
 801abd8:	f023 0320 	bic.w	r3, r3, #32
 801abdc:	6023      	str	r3, [r4, #0]
 801abde:	e7f6      	b.n	801abce <_printf_i+0x196>
 801abe0:	4616      	mov	r6, r2
 801abe2:	e7bd      	b.n	801ab60 <_printf_i+0x128>
 801abe4:	6833      	ldr	r3, [r6, #0]
 801abe6:	6825      	ldr	r5, [r4, #0]
 801abe8:	6961      	ldr	r1, [r4, #20]
 801abea:	1d18      	adds	r0, r3, #4
 801abec:	6030      	str	r0, [r6, #0]
 801abee:	062e      	lsls	r6, r5, #24
 801abf0:	681b      	ldr	r3, [r3, #0]
 801abf2:	d501      	bpl.n	801abf8 <_printf_i+0x1c0>
 801abf4:	6019      	str	r1, [r3, #0]
 801abf6:	e002      	b.n	801abfe <_printf_i+0x1c6>
 801abf8:	0668      	lsls	r0, r5, #25
 801abfa:	d5fb      	bpl.n	801abf4 <_printf_i+0x1bc>
 801abfc:	8019      	strh	r1, [r3, #0]
 801abfe:	2300      	movs	r3, #0
 801ac00:	6123      	str	r3, [r4, #16]
 801ac02:	4616      	mov	r6, r2
 801ac04:	e7bc      	b.n	801ab80 <_printf_i+0x148>
 801ac06:	6833      	ldr	r3, [r6, #0]
 801ac08:	1d1a      	adds	r2, r3, #4
 801ac0a:	6032      	str	r2, [r6, #0]
 801ac0c:	681e      	ldr	r6, [r3, #0]
 801ac0e:	6862      	ldr	r2, [r4, #4]
 801ac10:	2100      	movs	r1, #0
 801ac12:	4630      	mov	r0, r6
 801ac14:	f7e5 fab4 	bl	8000180 <memchr>
 801ac18:	b108      	cbz	r0, 801ac1e <_printf_i+0x1e6>
 801ac1a:	1b80      	subs	r0, r0, r6
 801ac1c:	6060      	str	r0, [r4, #4]
 801ac1e:	6863      	ldr	r3, [r4, #4]
 801ac20:	6123      	str	r3, [r4, #16]
 801ac22:	2300      	movs	r3, #0
 801ac24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ac28:	e7aa      	b.n	801ab80 <_printf_i+0x148>
 801ac2a:	6923      	ldr	r3, [r4, #16]
 801ac2c:	4632      	mov	r2, r6
 801ac2e:	4649      	mov	r1, r9
 801ac30:	4640      	mov	r0, r8
 801ac32:	47d0      	blx	sl
 801ac34:	3001      	adds	r0, #1
 801ac36:	d0ad      	beq.n	801ab94 <_printf_i+0x15c>
 801ac38:	6823      	ldr	r3, [r4, #0]
 801ac3a:	079b      	lsls	r3, r3, #30
 801ac3c:	d413      	bmi.n	801ac66 <_printf_i+0x22e>
 801ac3e:	68e0      	ldr	r0, [r4, #12]
 801ac40:	9b03      	ldr	r3, [sp, #12]
 801ac42:	4298      	cmp	r0, r3
 801ac44:	bfb8      	it	lt
 801ac46:	4618      	movlt	r0, r3
 801ac48:	e7a6      	b.n	801ab98 <_printf_i+0x160>
 801ac4a:	2301      	movs	r3, #1
 801ac4c:	4632      	mov	r2, r6
 801ac4e:	4649      	mov	r1, r9
 801ac50:	4640      	mov	r0, r8
 801ac52:	47d0      	blx	sl
 801ac54:	3001      	adds	r0, #1
 801ac56:	d09d      	beq.n	801ab94 <_printf_i+0x15c>
 801ac58:	3501      	adds	r5, #1
 801ac5a:	68e3      	ldr	r3, [r4, #12]
 801ac5c:	9903      	ldr	r1, [sp, #12]
 801ac5e:	1a5b      	subs	r3, r3, r1
 801ac60:	42ab      	cmp	r3, r5
 801ac62:	dcf2      	bgt.n	801ac4a <_printf_i+0x212>
 801ac64:	e7eb      	b.n	801ac3e <_printf_i+0x206>
 801ac66:	2500      	movs	r5, #0
 801ac68:	f104 0619 	add.w	r6, r4, #25
 801ac6c:	e7f5      	b.n	801ac5a <_printf_i+0x222>
 801ac6e:	bf00      	nop
 801ac70:	08021fab 	.word	0x08021fab
 801ac74:	08021fbc 	.word	0x08021fbc

0801ac78 <_scanf_float>:
 801ac78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac7c:	b087      	sub	sp, #28
 801ac7e:	4617      	mov	r7, r2
 801ac80:	9303      	str	r3, [sp, #12]
 801ac82:	688b      	ldr	r3, [r1, #8]
 801ac84:	1e5a      	subs	r2, r3, #1
 801ac86:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801ac8a:	bf81      	itttt	hi
 801ac8c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801ac90:	eb03 0b05 	addhi.w	fp, r3, r5
 801ac94:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801ac98:	608b      	strhi	r3, [r1, #8]
 801ac9a:	680b      	ldr	r3, [r1, #0]
 801ac9c:	460a      	mov	r2, r1
 801ac9e:	f04f 0500 	mov.w	r5, #0
 801aca2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801aca6:	f842 3b1c 	str.w	r3, [r2], #28
 801acaa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801acae:	4680      	mov	r8, r0
 801acb0:	460c      	mov	r4, r1
 801acb2:	bf98      	it	ls
 801acb4:	f04f 0b00 	movls.w	fp, #0
 801acb8:	9201      	str	r2, [sp, #4]
 801acba:	4616      	mov	r6, r2
 801acbc:	46aa      	mov	sl, r5
 801acbe:	46a9      	mov	r9, r5
 801acc0:	9502      	str	r5, [sp, #8]
 801acc2:	68a2      	ldr	r2, [r4, #8]
 801acc4:	b152      	cbz	r2, 801acdc <_scanf_float+0x64>
 801acc6:	683b      	ldr	r3, [r7, #0]
 801acc8:	781b      	ldrb	r3, [r3, #0]
 801acca:	2b4e      	cmp	r3, #78	@ 0x4e
 801accc:	d864      	bhi.n	801ad98 <_scanf_float+0x120>
 801acce:	2b40      	cmp	r3, #64	@ 0x40
 801acd0:	d83c      	bhi.n	801ad4c <_scanf_float+0xd4>
 801acd2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801acd6:	b2c8      	uxtb	r0, r1
 801acd8:	280e      	cmp	r0, #14
 801acda:	d93a      	bls.n	801ad52 <_scanf_float+0xda>
 801acdc:	f1b9 0f00 	cmp.w	r9, #0
 801ace0:	d003      	beq.n	801acea <_scanf_float+0x72>
 801ace2:	6823      	ldr	r3, [r4, #0]
 801ace4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801ace8:	6023      	str	r3, [r4, #0]
 801acea:	f10a 3aff 	add.w	sl, sl, #4294967295
 801acee:	f1ba 0f01 	cmp.w	sl, #1
 801acf2:	f200 8117 	bhi.w	801af24 <_scanf_float+0x2ac>
 801acf6:	9b01      	ldr	r3, [sp, #4]
 801acf8:	429e      	cmp	r6, r3
 801acfa:	f200 8108 	bhi.w	801af0e <_scanf_float+0x296>
 801acfe:	2001      	movs	r0, #1
 801ad00:	b007      	add	sp, #28
 801ad02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ad06:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801ad0a:	2a0d      	cmp	r2, #13
 801ad0c:	d8e6      	bhi.n	801acdc <_scanf_float+0x64>
 801ad0e:	a101      	add	r1, pc, #4	@ (adr r1, 801ad14 <_scanf_float+0x9c>)
 801ad10:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801ad14:	0801ae5b 	.word	0x0801ae5b
 801ad18:	0801acdd 	.word	0x0801acdd
 801ad1c:	0801acdd 	.word	0x0801acdd
 801ad20:	0801acdd 	.word	0x0801acdd
 801ad24:	0801aebb 	.word	0x0801aebb
 801ad28:	0801ae93 	.word	0x0801ae93
 801ad2c:	0801acdd 	.word	0x0801acdd
 801ad30:	0801acdd 	.word	0x0801acdd
 801ad34:	0801ae69 	.word	0x0801ae69
 801ad38:	0801acdd 	.word	0x0801acdd
 801ad3c:	0801acdd 	.word	0x0801acdd
 801ad40:	0801acdd 	.word	0x0801acdd
 801ad44:	0801acdd 	.word	0x0801acdd
 801ad48:	0801ae21 	.word	0x0801ae21
 801ad4c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801ad50:	e7db      	b.n	801ad0a <_scanf_float+0x92>
 801ad52:	290e      	cmp	r1, #14
 801ad54:	d8c2      	bhi.n	801acdc <_scanf_float+0x64>
 801ad56:	a001      	add	r0, pc, #4	@ (adr r0, 801ad5c <_scanf_float+0xe4>)
 801ad58:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801ad5c:	0801ae11 	.word	0x0801ae11
 801ad60:	0801acdd 	.word	0x0801acdd
 801ad64:	0801ae11 	.word	0x0801ae11
 801ad68:	0801aea7 	.word	0x0801aea7
 801ad6c:	0801acdd 	.word	0x0801acdd
 801ad70:	0801adb9 	.word	0x0801adb9
 801ad74:	0801adf7 	.word	0x0801adf7
 801ad78:	0801adf7 	.word	0x0801adf7
 801ad7c:	0801adf7 	.word	0x0801adf7
 801ad80:	0801adf7 	.word	0x0801adf7
 801ad84:	0801adf7 	.word	0x0801adf7
 801ad88:	0801adf7 	.word	0x0801adf7
 801ad8c:	0801adf7 	.word	0x0801adf7
 801ad90:	0801adf7 	.word	0x0801adf7
 801ad94:	0801adf7 	.word	0x0801adf7
 801ad98:	2b6e      	cmp	r3, #110	@ 0x6e
 801ad9a:	d809      	bhi.n	801adb0 <_scanf_float+0x138>
 801ad9c:	2b60      	cmp	r3, #96	@ 0x60
 801ad9e:	d8b2      	bhi.n	801ad06 <_scanf_float+0x8e>
 801ada0:	2b54      	cmp	r3, #84	@ 0x54
 801ada2:	d07b      	beq.n	801ae9c <_scanf_float+0x224>
 801ada4:	2b59      	cmp	r3, #89	@ 0x59
 801ada6:	d199      	bne.n	801acdc <_scanf_float+0x64>
 801ada8:	2d07      	cmp	r5, #7
 801adaa:	d197      	bne.n	801acdc <_scanf_float+0x64>
 801adac:	2508      	movs	r5, #8
 801adae:	e02c      	b.n	801ae0a <_scanf_float+0x192>
 801adb0:	2b74      	cmp	r3, #116	@ 0x74
 801adb2:	d073      	beq.n	801ae9c <_scanf_float+0x224>
 801adb4:	2b79      	cmp	r3, #121	@ 0x79
 801adb6:	e7f6      	b.n	801ada6 <_scanf_float+0x12e>
 801adb8:	6821      	ldr	r1, [r4, #0]
 801adba:	05c8      	lsls	r0, r1, #23
 801adbc:	d51b      	bpl.n	801adf6 <_scanf_float+0x17e>
 801adbe:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801adc2:	6021      	str	r1, [r4, #0]
 801adc4:	f109 0901 	add.w	r9, r9, #1
 801adc8:	f1bb 0f00 	cmp.w	fp, #0
 801adcc:	d003      	beq.n	801add6 <_scanf_float+0x15e>
 801adce:	3201      	adds	r2, #1
 801add0:	f10b 3bff 	add.w	fp, fp, #4294967295
 801add4:	60a2      	str	r2, [r4, #8]
 801add6:	68a3      	ldr	r3, [r4, #8]
 801add8:	3b01      	subs	r3, #1
 801adda:	60a3      	str	r3, [r4, #8]
 801addc:	6923      	ldr	r3, [r4, #16]
 801adde:	3301      	adds	r3, #1
 801ade0:	6123      	str	r3, [r4, #16]
 801ade2:	687b      	ldr	r3, [r7, #4]
 801ade4:	3b01      	subs	r3, #1
 801ade6:	2b00      	cmp	r3, #0
 801ade8:	607b      	str	r3, [r7, #4]
 801adea:	f340 8087 	ble.w	801aefc <_scanf_float+0x284>
 801adee:	683b      	ldr	r3, [r7, #0]
 801adf0:	3301      	adds	r3, #1
 801adf2:	603b      	str	r3, [r7, #0]
 801adf4:	e765      	b.n	801acc2 <_scanf_float+0x4a>
 801adf6:	eb1a 0105 	adds.w	r1, sl, r5
 801adfa:	f47f af6f 	bne.w	801acdc <_scanf_float+0x64>
 801adfe:	6822      	ldr	r2, [r4, #0]
 801ae00:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801ae04:	6022      	str	r2, [r4, #0]
 801ae06:	460d      	mov	r5, r1
 801ae08:	468a      	mov	sl, r1
 801ae0a:	f806 3b01 	strb.w	r3, [r6], #1
 801ae0e:	e7e2      	b.n	801add6 <_scanf_float+0x15e>
 801ae10:	6822      	ldr	r2, [r4, #0]
 801ae12:	0610      	lsls	r0, r2, #24
 801ae14:	f57f af62 	bpl.w	801acdc <_scanf_float+0x64>
 801ae18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801ae1c:	6022      	str	r2, [r4, #0]
 801ae1e:	e7f4      	b.n	801ae0a <_scanf_float+0x192>
 801ae20:	f1ba 0f00 	cmp.w	sl, #0
 801ae24:	d10e      	bne.n	801ae44 <_scanf_float+0x1cc>
 801ae26:	f1b9 0f00 	cmp.w	r9, #0
 801ae2a:	d10e      	bne.n	801ae4a <_scanf_float+0x1d2>
 801ae2c:	6822      	ldr	r2, [r4, #0]
 801ae2e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801ae32:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801ae36:	d108      	bne.n	801ae4a <_scanf_float+0x1d2>
 801ae38:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801ae3c:	6022      	str	r2, [r4, #0]
 801ae3e:	f04f 0a01 	mov.w	sl, #1
 801ae42:	e7e2      	b.n	801ae0a <_scanf_float+0x192>
 801ae44:	f1ba 0f02 	cmp.w	sl, #2
 801ae48:	d055      	beq.n	801aef6 <_scanf_float+0x27e>
 801ae4a:	2d01      	cmp	r5, #1
 801ae4c:	d002      	beq.n	801ae54 <_scanf_float+0x1dc>
 801ae4e:	2d04      	cmp	r5, #4
 801ae50:	f47f af44 	bne.w	801acdc <_scanf_float+0x64>
 801ae54:	3501      	adds	r5, #1
 801ae56:	b2ed      	uxtb	r5, r5
 801ae58:	e7d7      	b.n	801ae0a <_scanf_float+0x192>
 801ae5a:	f1ba 0f01 	cmp.w	sl, #1
 801ae5e:	f47f af3d 	bne.w	801acdc <_scanf_float+0x64>
 801ae62:	f04f 0a02 	mov.w	sl, #2
 801ae66:	e7d0      	b.n	801ae0a <_scanf_float+0x192>
 801ae68:	b97d      	cbnz	r5, 801ae8a <_scanf_float+0x212>
 801ae6a:	f1b9 0f00 	cmp.w	r9, #0
 801ae6e:	f47f af38 	bne.w	801ace2 <_scanf_float+0x6a>
 801ae72:	6822      	ldr	r2, [r4, #0]
 801ae74:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801ae78:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801ae7c:	f040 8108 	bne.w	801b090 <_scanf_float+0x418>
 801ae80:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801ae84:	6022      	str	r2, [r4, #0]
 801ae86:	2501      	movs	r5, #1
 801ae88:	e7bf      	b.n	801ae0a <_scanf_float+0x192>
 801ae8a:	2d03      	cmp	r5, #3
 801ae8c:	d0e2      	beq.n	801ae54 <_scanf_float+0x1dc>
 801ae8e:	2d05      	cmp	r5, #5
 801ae90:	e7de      	b.n	801ae50 <_scanf_float+0x1d8>
 801ae92:	2d02      	cmp	r5, #2
 801ae94:	f47f af22 	bne.w	801acdc <_scanf_float+0x64>
 801ae98:	2503      	movs	r5, #3
 801ae9a:	e7b6      	b.n	801ae0a <_scanf_float+0x192>
 801ae9c:	2d06      	cmp	r5, #6
 801ae9e:	f47f af1d 	bne.w	801acdc <_scanf_float+0x64>
 801aea2:	2507      	movs	r5, #7
 801aea4:	e7b1      	b.n	801ae0a <_scanf_float+0x192>
 801aea6:	6822      	ldr	r2, [r4, #0]
 801aea8:	0591      	lsls	r1, r2, #22
 801aeaa:	f57f af17 	bpl.w	801acdc <_scanf_float+0x64>
 801aeae:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801aeb2:	6022      	str	r2, [r4, #0]
 801aeb4:	f8cd 9008 	str.w	r9, [sp, #8]
 801aeb8:	e7a7      	b.n	801ae0a <_scanf_float+0x192>
 801aeba:	6822      	ldr	r2, [r4, #0]
 801aebc:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801aec0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801aec4:	d006      	beq.n	801aed4 <_scanf_float+0x25c>
 801aec6:	0550      	lsls	r0, r2, #21
 801aec8:	f57f af08 	bpl.w	801acdc <_scanf_float+0x64>
 801aecc:	f1b9 0f00 	cmp.w	r9, #0
 801aed0:	f000 80de 	beq.w	801b090 <_scanf_float+0x418>
 801aed4:	0591      	lsls	r1, r2, #22
 801aed6:	bf58      	it	pl
 801aed8:	9902      	ldrpl	r1, [sp, #8]
 801aeda:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801aede:	bf58      	it	pl
 801aee0:	eba9 0101 	subpl.w	r1, r9, r1
 801aee4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801aee8:	bf58      	it	pl
 801aeea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801aeee:	6022      	str	r2, [r4, #0]
 801aef0:	f04f 0900 	mov.w	r9, #0
 801aef4:	e789      	b.n	801ae0a <_scanf_float+0x192>
 801aef6:	f04f 0a03 	mov.w	sl, #3
 801aefa:	e786      	b.n	801ae0a <_scanf_float+0x192>
 801aefc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801af00:	4639      	mov	r1, r7
 801af02:	4640      	mov	r0, r8
 801af04:	4798      	blx	r3
 801af06:	2800      	cmp	r0, #0
 801af08:	f43f aedb 	beq.w	801acc2 <_scanf_float+0x4a>
 801af0c:	e6e6      	b.n	801acdc <_scanf_float+0x64>
 801af0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801af12:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801af16:	463a      	mov	r2, r7
 801af18:	4640      	mov	r0, r8
 801af1a:	4798      	blx	r3
 801af1c:	6923      	ldr	r3, [r4, #16]
 801af1e:	3b01      	subs	r3, #1
 801af20:	6123      	str	r3, [r4, #16]
 801af22:	e6e8      	b.n	801acf6 <_scanf_float+0x7e>
 801af24:	1e6b      	subs	r3, r5, #1
 801af26:	2b06      	cmp	r3, #6
 801af28:	d824      	bhi.n	801af74 <_scanf_float+0x2fc>
 801af2a:	2d02      	cmp	r5, #2
 801af2c:	d836      	bhi.n	801af9c <_scanf_float+0x324>
 801af2e:	9b01      	ldr	r3, [sp, #4]
 801af30:	429e      	cmp	r6, r3
 801af32:	f67f aee4 	bls.w	801acfe <_scanf_float+0x86>
 801af36:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801af3a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801af3e:	463a      	mov	r2, r7
 801af40:	4640      	mov	r0, r8
 801af42:	4798      	blx	r3
 801af44:	6923      	ldr	r3, [r4, #16]
 801af46:	3b01      	subs	r3, #1
 801af48:	6123      	str	r3, [r4, #16]
 801af4a:	e7f0      	b.n	801af2e <_scanf_float+0x2b6>
 801af4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801af50:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801af54:	463a      	mov	r2, r7
 801af56:	4640      	mov	r0, r8
 801af58:	4798      	blx	r3
 801af5a:	6923      	ldr	r3, [r4, #16]
 801af5c:	3b01      	subs	r3, #1
 801af5e:	6123      	str	r3, [r4, #16]
 801af60:	f10a 3aff 	add.w	sl, sl, #4294967295
 801af64:	fa5f fa8a 	uxtb.w	sl, sl
 801af68:	f1ba 0f02 	cmp.w	sl, #2
 801af6c:	d1ee      	bne.n	801af4c <_scanf_float+0x2d4>
 801af6e:	3d03      	subs	r5, #3
 801af70:	b2ed      	uxtb	r5, r5
 801af72:	1b76      	subs	r6, r6, r5
 801af74:	6823      	ldr	r3, [r4, #0]
 801af76:	05da      	lsls	r2, r3, #23
 801af78:	d530      	bpl.n	801afdc <_scanf_float+0x364>
 801af7a:	055b      	lsls	r3, r3, #21
 801af7c:	d511      	bpl.n	801afa2 <_scanf_float+0x32a>
 801af7e:	9b01      	ldr	r3, [sp, #4]
 801af80:	429e      	cmp	r6, r3
 801af82:	f67f aebc 	bls.w	801acfe <_scanf_float+0x86>
 801af86:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801af8a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801af8e:	463a      	mov	r2, r7
 801af90:	4640      	mov	r0, r8
 801af92:	4798      	blx	r3
 801af94:	6923      	ldr	r3, [r4, #16]
 801af96:	3b01      	subs	r3, #1
 801af98:	6123      	str	r3, [r4, #16]
 801af9a:	e7f0      	b.n	801af7e <_scanf_float+0x306>
 801af9c:	46aa      	mov	sl, r5
 801af9e:	46b3      	mov	fp, r6
 801afa0:	e7de      	b.n	801af60 <_scanf_float+0x2e8>
 801afa2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801afa6:	6923      	ldr	r3, [r4, #16]
 801afa8:	2965      	cmp	r1, #101	@ 0x65
 801afaa:	f103 33ff 	add.w	r3, r3, #4294967295
 801afae:	f106 35ff 	add.w	r5, r6, #4294967295
 801afb2:	6123      	str	r3, [r4, #16]
 801afb4:	d00c      	beq.n	801afd0 <_scanf_float+0x358>
 801afb6:	2945      	cmp	r1, #69	@ 0x45
 801afb8:	d00a      	beq.n	801afd0 <_scanf_float+0x358>
 801afba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801afbe:	463a      	mov	r2, r7
 801afc0:	4640      	mov	r0, r8
 801afc2:	4798      	blx	r3
 801afc4:	6923      	ldr	r3, [r4, #16]
 801afc6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801afca:	3b01      	subs	r3, #1
 801afcc:	1eb5      	subs	r5, r6, #2
 801afce:	6123      	str	r3, [r4, #16]
 801afd0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801afd4:	463a      	mov	r2, r7
 801afd6:	4640      	mov	r0, r8
 801afd8:	4798      	blx	r3
 801afda:	462e      	mov	r6, r5
 801afdc:	6822      	ldr	r2, [r4, #0]
 801afde:	f012 0210 	ands.w	r2, r2, #16
 801afe2:	d001      	beq.n	801afe8 <_scanf_float+0x370>
 801afe4:	2000      	movs	r0, #0
 801afe6:	e68b      	b.n	801ad00 <_scanf_float+0x88>
 801afe8:	7032      	strb	r2, [r6, #0]
 801afea:	6823      	ldr	r3, [r4, #0]
 801afec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801aff0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801aff4:	d11c      	bne.n	801b030 <_scanf_float+0x3b8>
 801aff6:	9b02      	ldr	r3, [sp, #8]
 801aff8:	454b      	cmp	r3, r9
 801affa:	eba3 0209 	sub.w	r2, r3, r9
 801affe:	d123      	bne.n	801b048 <_scanf_float+0x3d0>
 801b000:	9901      	ldr	r1, [sp, #4]
 801b002:	2200      	movs	r2, #0
 801b004:	4640      	mov	r0, r8
 801b006:	f7ff f8ef 	bl	801a1e8 <_strtod_r>
 801b00a:	9b03      	ldr	r3, [sp, #12]
 801b00c:	6821      	ldr	r1, [r4, #0]
 801b00e:	681b      	ldr	r3, [r3, #0]
 801b010:	f011 0f02 	tst.w	r1, #2
 801b014:	ec57 6b10 	vmov	r6, r7, d0
 801b018:	f103 0204 	add.w	r2, r3, #4
 801b01c:	d01f      	beq.n	801b05e <_scanf_float+0x3e6>
 801b01e:	9903      	ldr	r1, [sp, #12]
 801b020:	600a      	str	r2, [r1, #0]
 801b022:	681b      	ldr	r3, [r3, #0]
 801b024:	e9c3 6700 	strd	r6, r7, [r3]
 801b028:	68e3      	ldr	r3, [r4, #12]
 801b02a:	3301      	adds	r3, #1
 801b02c:	60e3      	str	r3, [r4, #12]
 801b02e:	e7d9      	b.n	801afe4 <_scanf_float+0x36c>
 801b030:	9b04      	ldr	r3, [sp, #16]
 801b032:	2b00      	cmp	r3, #0
 801b034:	d0e4      	beq.n	801b000 <_scanf_float+0x388>
 801b036:	9905      	ldr	r1, [sp, #20]
 801b038:	230a      	movs	r3, #10
 801b03a:	3101      	adds	r1, #1
 801b03c:	4640      	mov	r0, r8
 801b03e:	f7ff f9b7 	bl	801a3b0 <_strtol_r>
 801b042:	9b04      	ldr	r3, [sp, #16]
 801b044:	9e05      	ldr	r6, [sp, #20]
 801b046:	1ac2      	subs	r2, r0, r3
 801b048:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801b04c:	429e      	cmp	r6, r3
 801b04e:	bf28      	it	cs
 801b050:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801b054:	4910      	ldr	r1, [pc, #64]	@ (801b098 <_scanf_float+0x420>)
 801b056:	4630      	mov	r0, r6
 801b058:	f000 f918 	bl	801b28c <siprintf>
 801b05c:	e7d0      	b.n	801b000 <_scanf_float+0x388>
 801b05e:	f011 0f04 	tst.w	r1, #4
 801b062:	9903      	ldr	r1, [sp, #12]
 801b064:	600a      	str	r2, [r1, #0]
 801b066:	d1dc      	bne.n	801b022 <_scanf_float+0x3aa>
 801b068:	681d      	ldr	r5, [r3, #0]
 801b06a:	4632      	mov	r2, r6
 801b06c:	463b      	mov	r3, r7
 801b06e:	4630      	mov	r0, r6
 801b070:	4639      	mov	r1, r7
 801b072:	f7e5 fd33 	bl	8000adc <__aeabi_dcmpun>
 801b076:	b128      	cbz	r0, 801b084 <_scanf_float+0x40c>
 801b078:	4808      	ldr	r0, [pc, #32]	@ (801b09c <_scanf_float+0x424>)
 801b07a:	f000 fa9d 	bl	801b5b8 <nanf>
 801b07e:	ed85 0a00 	vstr	s0, [r5]
 801b082:	e7d1      	b.n	801b028 <_scanf_float+0x3b0>
 801b084:	4630      	mov	r0, r6
 801b086:	4639      	mov	r1, r7
 801b088:	f7e5 fd86 	bl	8000b98 <__aeabi_d2f>
 801b08c:	6028      	str	r0, [r5, #0]
 801b08e:	e7cb      	b.n	801b028 <_scanf_float+0x3b0>
 801b090:	f04f 0900 	mov.w	r9, #0
 801b094:	e629      	b.n	801acea <_scanf_float+0x72>
 801b096:	bf00      	nop
 801b098:	08021fcd 	.word	0x08021fcd
 801b09c:	08022086 	.word	0x08022086

0801b0a0 <std>:
 801b0a0:	2300      	movs	r3, #0
 801b0a2:	b510      	push	{r4, lr}
 801b0a4:	4604      	mov	r4, r0
 801b0a6:	e9c0 3300 	strd	r3, r3, [r0]
 801b0aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b0ae:	6083      	str	r3, [r0, #8]
 801b0b0:	8181      	strh	r1, [r0, #12]
 801b0b2:	6643      	str	r3, [r0, #100]	@ 0x64
 801b0b4:	81c2      	strh	r2, [r0, #14]
 801b0b6:	6183      	str	r3, [r0, #24]
 801b0b8:	4619      	mov	r1, r3
 801b0ba:	2208      	movs	r2, #8
 801b0bc:	305c      	adds	r0, #92	@ 0x5c
 801b0be:	f000 f948 	bl	801b352 <memset>
 801b0c2:	4b0d      	ldr	r3, [pc, #52]	@ (801b0f8 <std+0x58>)
 801b0c4:	6263      	str	r3, [r4, #36]	@ 0x24
 801b0c6:	4b0d      	ldr	r3, [pc, #52]	@ (801b0fc <std+0x5c>)
 801b0c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 801b0ca:	4b0d      	ldr	r3, [pc, #52]	@ (801b100 <std+0x60>)
 801b0cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801b0ce:	4b0d      	ldr	r3, [pc, #52]	@ (801b104 <std+0x64>)
 801b0d0:	6323      	str	r3, [r4, #48]	@ 0x30
 801b0d2:	4b0d      	ldr	r3, [pc, #52]	@ (801b108 <std+0x68>)
 801b0d4:	6224      	str	r4, [r4, #32]
 801b0d6:	429c      	cmp	r4, r3
 801b0d8:	d006      	beq.n	801b0e8 <std+0x48>
 801b0da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801b0de:	4294      	cmp	r4, r2
 801b0e0:	d002      	beq.n	801b0e8 <std+0x48>
 801b0e2:	33d0      	adds	r3, #208	@ 0xd0
 801b0e4:	429c      	cmp	r4, r3
 801b0e6:	d105      	bne.n	801b0f4 <std+0x54>
 801b0e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801b0ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b0f0:	f000 ba40 	b.w	801b574 <__retarget_lock_init_recursive>
 801b0f4:	bd10      	pop	{r4, pc}
 801b0f6:	bf00      	nop
 801b0f8:	0801b2cd 	.word	0x0801b2cd
 801b0fc:	0801b2ef 	.word	0x0801b2ef
 801b100:	0801b327 	.word	0x0801b327
 801b104:	0801b34b 	.word	0x0801b34b
 801b108:	20002ff4 	.word	0x20002ff4

0801b10c <stdio_exit_handler>:
 801b10c:	4a02      	ldr	r2, [pc, #8]	@ (801b118 <stdio_exit_handler+0xc>)
 801b10e:	4903      	ldr	r1, [pc, #12]	@ (801b11c <stdio_exit_handler+0x10>)
 801b110:	4803      	ldr	r0, [pc, #12]	@ (801b120 <stdio_exit_handler+0x14>)
 801b112:	f000 b869 	b.w	801b1e8 <_fwalk_sglue>
 801b116:	bf00      	nop
 801b118:	20000148 	.word	0x20000148
 801b11c:	0801d97d 	.word	0x0801d97d
 801b120:	200002c4 	.word	0x200002c4

0801b124 <cleanup_stdio>:
 801b124:	6841      	ldr	r1, [r0, #4]
 801b126:	4b0c      	ldr	r3, [pc, #48]	@ (801b158 <cleanup_stdio+0x34>)
 801b128:	4299      	cmp	r1, r3
 801b12a:	b510      	push	{r4, lr}
 801b12c:	4604      	mov	r4, r0
 801b12e:	d001      	beq.n	801b134 <cleanup_stdio+0x10>
 801b130:	f002 fc24 	bl	801d97c <_fflush_r>
 801b134:	68a1      	ldr	r1, [r4, #8]
 801b136:	4b09      	ldr	r3, [pc, #36]	@ (801b15c <cleanup_stdio+0x38>)
 801b138:	4299      	cmp	r1, r3
 801b13a:	d002      	beq.n	801b142 <cleanup_stdio+0x1e>
 801b13c:	4620      	mov	r0, r4
 801b13e:	f002 fc1d 	bl	801d97c <_fflush_r>
 801b142:	68e1      	ldr	r1, [r4, #12]
 801b144:	4b06      	ldr	r3, [pc, #24]	@ (801b160 <cleanup_stdio+0x3c>)
 801b146:	4299      	cmp	r1, r3
 801b148:	d004      	beq.n	801b154 <cleanup_stdio+0x30>
 801b14a:	4620      	mov	r0, r4
 801b14c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b150:	f002 bc14 	b.w	801d97c <_fflush_r>
 801b154:	bd10      	pop	{r4, pc}
 801b156:	bf00      	nop
 801b158:	20002ff4 	.word	0x20002ff4
 801b15c:	2000305c 	.word	0x2000305c
 801b160:	200030c4 	.word	0x200030c4

0801b164 <global_stdio_init.part.0>:
 801b164:	b510      	push	{r4, lr}
 801b166:	4b0b      	ldr	r3, [pc, #44]	@ (801b194 <global_stdio_init.part.0+0x30>)
 801b168:	4c0b      	ldr	r4, [pc, #44]	@ (801b198 <global_stdio_init.part.0+0x34>)
 801b16a:	4a0c      	ldr	r2, [pc, #48]	@ (801b19c <global_stdio_init.part.0+0x38>)
 801b16c:	601a      	str	r2, [r3, #0]
 801b16e:	4620      	mov	r0, r4
 801b170:	2200      	movs	r2, #0
 801b172:	2104      	movs	r1, #4
 801b174:	f7ff ff94 	bl	801b0a0 <std>
 801b178:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801b17c:	2201      	movs	r2, #1
 801b17e:	2109      	movs	r1, #9
 801b180:	f7ff ff8e 	bl	801b0a0 <std>
 801b184:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801b188:	2202      	movs	r2, #2
 801b18a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b18e:	2112      	movs	r1, #18
 801b190:	f7ff bf86 	b.w	801b0a0 <std>
 801b194:	2000312c 	.word	0x2000312c
 801b198:	20002ff4 	.word	0x20002ff4
 801b19c:	0801b10d 	.word	0x0801b10d

0801b1a0 <__sfp_lock_acquire>:
 801b1a0:	4801      	ldr	r0, [pc, #4]	@ (801b1a8 <__sfp_lock_acquire+0x8>)
 801b1a2:	f000 b9e8 	b.w	801b576 <__retarget_lock_acquire_recursive>
 801b1a6:	bf00      	nop
 801b1a8:	20003135 	.word	0x20003135

0801b1ac <__sfp_lock_release>:
 801b1ac:	4801      	ldr	r0, [pc, #4]	@ (801b1b4 <__sfp_lock_release+0x8>)
 801b1ae:	f000 b9e3 	b.w	801b578 <__retarget_lock_release_recursive>
 801b1b2:	bf00      	nop
 801b1b4:	20003135 	.word	0x20003135

0801b1b8 <__sinit>:
 801b1b8:	b510      	push	{r4, lr}
 801b1ba:	4604      	mov	r4, r0
 801b1bc:	f7ff fff0 	bl	801b1a0 <__sfp_lock_acquire>
 801b1c0:	6a23      	ldr	r3, [r4, #32]
 801b1c2:	b11b      	cbz	r3, 801b1cc <__sinit+0x14>
 801b1c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b1c8:	f7ff bff0 	b.w	801b1ac <__sfp_lock_release>
 801b1cc:	4b04      	ldr	r3, [pc, #16]	@ (801b1e0 <__sinit+0x28>)
 801b1ce:	6223      	str	r3, [r4, #32]
 801b1d0:	4b04      	ldr	r3, [pc, #16]	@ (801b1e4 <__sinit+0x2c>)
 801b1d2:	681b      	ldr	r3, [r3, #0]
 801b1d4:	2b00      	cmp	r3, #0
 801b1d6:	d1f5      	bne.n	801b1c4 <__sinit+0xc>
 801b1d8:	f7ff ffc4 	bl	801b164 <global_stdio_init.part.0>
 801b1dc:	e7f2      	b.n	801b1c4 <__sinit+0xc>
 801b1de:	bf00      	nop
 801b1e0:	0801b125 	.word	0x0801b125
 801b1e4:	2000312c 	.word	0x2000312c

0801b1e8 <_fwalk_sglue>:
 801b1e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b1ec:	4607      	mov	r7, r0
 801b1ee:	4688      	mov	r8, r1
 801b1f0:	4614      	mov	r4, r2
 801b1f2:	2600      	movs	r6, #0
 801b1f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b1f8:	f1b9 0901 	subs.w	r9, r9, #1
 801b1fc:	d505      	bpl.n	801b20a <_fwalk_sglue+0x22>
 801b1fe:	6824      	ldr	r4, [r4, #0]
 801b200:	2c00      	cmp	r4, #0
 801b202:	d1f7      	bne.n	801b1f4 <_fwalk_sglue+0xc>
 801b204:	4630      	mov	r0, r6
 801b206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b20a:	89ab      	ldrh	r3, [r5, #12]
 801b20c:	2b01      	cmp	r3, #1
 801b20e:	d907      	bls.n	801b220 <_fwalk_sglue+0x38>
 801b210:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b214:	3301      	adds	r3, #1
 801b216:	d003      	beq.n	801b220 <_fwalk_sglue+0x38>
 801b218:	4629      	mov	r1, r5
 801b21a:	4638      	mov	r0, r7
 801b21c:	47c0      	blx	r8
 801b21e:	4306      	orrs	r6, r0
 801b220:	3568      	adds	r5, #104	@ 0x68
 801b222:	e7e9      	b.n	801b1f8 <_fwalk_sglue+0x10>

0801b224 <sniprintf>:
 801b224:	b40c      	push	{r2, r3}
 801b226:	b530      	push	{r4, r5, lr}
 801b228:	4b17      	ldr	r3, [pc, #92]	@ (801b288 <sniprintf+0x64>)
 801b22a:	1e0c      	subs	r4, r1, #0
 801b22c:	681d      	ldr	r5, [r3, #0]
 801b22e:	b09d      	sub	sp, #116	@ 0x74
 801b230:	da08      	bge.n	801b244 <sniprintf+0x20>
 801b232:	238b      	movs	r3, #139	@ 0x8b
 801b234:	602b      	str	r3, [r5, #0]
 801b236:	f04f 30ff 	mov.w	r0, #4294967295
 801b23a:	b01d      	add	sp, #116	@ 0x74
 801b23c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801b240:	b002      	add	sp, #8
 801b242:	4770      	bx	lr
 801b244:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801b248:	f8ad 3014 	strh.w	r3, [sp, #20]
 801b24c:	bf14      	ite	ne
 801b24e:	f104 33ff 	addne.w	r3, r4, #4294967295
 801b252:	4623      	moveq	r3, r4
 801b254:	9304      	str	r3, [sp, #16]
 801b256:	9307      	str	r3, [sp, #28]
 801b258:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801b25c:	9002      	str	r0, [sp, #8]
 801b25e:	9006      	str	r0, [sp, #24]
 801b260:	f8ad 3016 	strh.w	r3, [sp, #22]
 801b264:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801b266:	ab21      	add	r3, sp, #132	@ 0x84
 801b268:	a902      	add	r1, sp, #8
 801b26a:	4628      	mov	r0, r5
 801b26c:	9301      	str	r3, [sp, #4]
 801b26e:	f002 f8c3 	bl	801d3f8 <_svfiprintf_r>
 801b272:	1c43      	adds	r3, r0, #1
 801b274:	bfbc      	itt	lt
 801b276:	238b      	movlt	r3, #139	@ 0x8b
 801b278:	602b      	strlt	r3, [r5, #0]
 801b27a:	2c00      	cmp	r4, #0
 801b27c:	d0dd      	beq.n	801b23a <sniprintf+0x16>
 801b27e:	9b02      	ldr	r3, [sp, #8]
 801b280:	2200      	movs	r2, #0
 801b282:	701a      	strb	r2, [r3, #0]
 801b284:	e7d9      	b.n	801b23a <sniprintf+0x16>
 801b286:	bf00      	nop
 801b288:	200002c0 	.word	0x200002c0

0801b28c <siprintf>:
 801b28c:	b40e      	push	{r1, r2, r3}
 801b28e:	b500      	push	{lr}
 801b290:	b09c      	sub	sp, #112	@ 0x70
 801b292:	ab1d      	add	r3, sp, #116	@ 0x74
 801b294:	9002      	str	r0, [sp, #8]
 801b296:	9006      	str	r0, [sp, #24]
 801b298:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801b29c:	4809      	ldr	r0, [pc, #36]	@ (801b2c4 <siprintf+0x38>)
 801b29e:	9107      	str	r1, [sp, #28]
 801b2a0:	9104      	str	r1, [sp, #16]
 801b2a2:	4909      	ldr	r1, [pc, #36]	@ (801b2c8 <siprintf+0x3c>)
 801b2a4:	f853 2b04 	ldr.w	r2, [r3], #4
 801b2a8:	9105      	str	r1, [sp, #20]
 801b2aa:	6800      	ldr	r0, [r0, #0]
 801b2ac:	9301      	str	r3, [sp, #4]
 801b2ae:	a902      	add	r1, sp, #8
 801b2b0:	f002 f8a2 	bl	801d3f8 <_svfiprintf_r>
 801b2b4:	9b02      	ldr	r3, [sp, #8]
 801b2b6:	2200      	movs	r2, #0
 801b2b8:	701a      	strb	r2, [r3, #0]
 801b2ba:	b01c      	add	sp, #112	@ 0x70
 801b2bc:	f85d eb04 	ldr.w	lr, [sp], #4
 801b2c0:	b003      	add	sp, #12
 801b2c2:	4770      	bx	lr
 801b2c4:	200002c0 	.word	0x200002c0
 801b2c8:	ffff0208 	.word	0xffff0208

0801b2cc <__sread>:
 801b2cc:	b510      	push	{r4, lr}
 801b2ce:	460c      	mov	r4, r1
 801b2d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b2d4:	f000 f8f0 	bl	801b4b8 <_read_r>
 801b2d8:	2800      	cmp	r0, #0
 801b2da:	bfab      	itete	ge
 801b2dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801b2de:	89a3      	ldrhlt	r3, [r4, #12]
 801b2e0:	181b      	addge	r3, r3, r0
 801b2e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801b2e6:	bfac      	ite	ge
 801b2e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 801b2ea:	81a3      	strhlt	r3, [r4, #12]
 801b2ec:	bd10      	pop	{r4, pc}

0801b2ee <__swrite>:
 801b2ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b2f2:	461f      	mov	r7, r3
 801b2f4:	898b      	ldrh	r3, [r1, #12]
 801b2f6:	05db      	lsls	r3, r3, #23
 801b2f8:	4605      	mov	r5, r0
 801b2fa:	460c      	mov	r4, r1
 801b2fc:	4616      	mov	r6, r2
 801b2fe:	d505      	bpl.n	801b30c <__swrite+0x1e>
 801b300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b304:	2302      	movs	r3, #2
 801b306:	2200      	movs	r2, #0
 801b308:	f000 f8c4 	bl	801b494 <_lseek_r>
 801b30c:	89a3      	ldrh	r3, [r4, #12]
 801b30e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b312:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801b316:	81a3      	strh	r3, [r4, #12]
 801b318:	4632      	mov	r2, r6
 801b31a:	463b      	mov	r3, r7
 801b31c:	4628      	mov	r0, r5
 801b31e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b322:	f000 b8eb 	b.w	801b4fc <_write_r>

0801b326 <__sseek>:
 801b326:	b510      	push	{r4, lr}
 801b328:	460c      	mov	r4, r1
 801b32a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b32e:	f000 f8b1 	bl	801b494 <_lseek_r>
 801b332:	1c43      	adds	r3, r0, #1
 801b334:	89a3      	ldrh	r3, [r4, #12]
 801b336:	bf15      	itete	ne
 801b338:	6560      	strne	r0, [r4, #84]	@ 0x54
 801b33a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801b33e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801b342:	81a3      	strheq	r3, [r4, #12]
 801b344:	bf18      	it	ne
 801b346:	81a3      	strhne	r3, [r4, #12]
 801b348:	bd10      	pop	{r4, pc}

0801b34a <__sclose>:
 801b34a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b34e:	f000 b891 	b.w	801b474 <_close_r>

0801b352 <memset>:
 801b352:	4402      	add	r2, r0
 801b354:	4603      	mov	r3, r0
 801b356:	4293      	cmp	r3, r2
 801b358:	d100      	bne.n	801b35c <memset+0xa>
 801b35a:	4770      	bx	lr
 801b35c:	f803 1b01 	strb.w	r1, [r3], #1
 801b360:	e7f9      	b.n	801b356 <memset+0x4>

0801b362 <strncmp>:
 801b362:	b510      	push	{r4, lr}
 801b364:	b16a      	cbz	r2, 801b382 <strncmp+0x20>
 801b366:	3901      	subs	r1, #1
 801b368:	1884      	adds	r4, r0, r2
 801b36a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b36e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801b372:	429a      	cmp	r2, r3
 801b374:	d103      	bne.n	801b37e <strncmp+0x1c>
 801b376:	42a0      	cmp	r0, r4
 801b378:	d001      	beq.n	801b37e <strncmp+0x1c>
 801b37a:	2a00      	cmp	r2, #0
 801b37c:	d1f5      	bne.n	801b36a <strncmp+0x8>
 801b37e:	1ad0      	subs	r0, r2, r3
 801b380:	bd10      	pop	{r4, pc}
 801b382:	4610      	mov	r0, r2
 801b384:	e7fc      	b.n	801b380 <strncmp+0x1e>
	...

0801b388 <strtok>:
 801b388:	4b16      	ldr	r3, [pc, #88]	@ (801b3e4 <strtok+0x5c>)
 801b38a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b38e:	681f      	ldr	r7, [r3, #0]
 801b390:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 801b392:	4605      	mov	r5, r0
 801b394:	460e      	mov	r6, r1
 801b396:	b9ec      	cbnz	r4, 801b3d4 <strtok+0x4c>
 801b398:	2050      	movs	r0, #80	@ 0x50
 801b39a:	f7fe f863 	bl	8019464 <malloc>
 801b39e:	4602      	mov	r2, r0
 801b3a0:	6478      	str	r0, [r7, #68]	@ 0x44
 801b3a2:	b920      	cbnz	r0, 801b3ae <strtok+0x26>
 801b3a4:	4b10      	ldr	r3, [pc, #64]	@ (801b3e8 <strtok+0x60>)
 801b3a6:	4811      	ldr	r0, [pc, #68]	@ (801b3ec <strtok+0x64>)
 801b3a8:	215b      	movs	r1, #91	@ 0x5b
 801b3aa:	f000 f90b 	bl	801b5c4 <__assert_func>
 801b3ae:	e9c0 4400 	strd	r4, r4, [r0]
 801b3b2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801b3b6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 801b3ba:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 801b3be:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 801b3c2:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 801b3c6:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 801b3ca:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 801b3ce:	6184      	str	r4, [r0, #24]
 801b3d0:	7704      	strb	r4, [r0, #28]
 801b3d2:	6244      	str	r4, [r0, #36]	@ 0x24
 801b3d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801b3d6:	4631      	mov	r1, r6
 801b3d8:	4628      	mov	r0, r5
 801b3da:	2301      	movs	r3, #1
 801b3dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b3e0:	f000 b806 	b.w	801b3f0 <__strtok_r>
 801b3e4:	200002c0 	.word	0x200002c0
 801b3e8:	08021fd2 	.word	0x08021fd2
 801b3ec:	08021fe9 	.word	0x08021fe9

0801b3f0 <__strtok_r>:
 801b3f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b3f2:	4604      	mov	r4, r0
 801b3f4:	b908      	cbnz	r0, 801b3fa <__strtok_r+0xa>
 801b3f6:	6814      	ldr	r4, [r2, #0]
 801b3f8:	b144      	cbz	r4, 801b40c <__strtok_r+0x1c>
 801b3fa:	4620      	mov	r0, r4
 801b3fc:	f814 5b01 	ldrb.w	r5, [r4], #1
 801b400:	460f      	mov	r7, r1
 801b402:	f817 6b01 	ldrb.w	r6, [r7], #1
 801b406:	b91e      	cbnz	r6, 801b410 <__strtok_r+0x20>
 801b408:	b965      	cbnz	r5, 801b424 <__strtok_r+0x34>
 801b40a:	6015      	str	r5, [r2, #0]
 801b40c:	2000      	movs	r0, #0
 801b40e:	e005      	b.n	801b41c <__strtok_r+0x2c>
 801b410:	42b5      	cmp	r5, r6
 801b412:	d1f6      	bne.n	801b402 <__strtok_r+0x12>
 801b414:	2b00      	cmp	r3, #0
 801b416:	d1f0      	bne.n	801b3fa <__strtok_r+0xa>
 801b418:	6014      	str	r4, [r2, #0]
 801b41a:	7003      	strb	r3, [r0, #0]
 801b41c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b41e:	461c      	mov	r4, r3
 801b420:	e00c      	b.n	801b43c <__strtok_r+0x4c>
 801b422:	b915      	cbnz	r5, 801b42a <__strtok_r+0x3a>
 801b424:	f814 3b01 	ldrb.w	r3, [r4], #1
 801b428:	460e      	mov	r6, r1
 801b42a:	f816 5b01 	ldrb.w	r5, [r6], #1
 801b42e:	42ab      	cmp	r3, r5
 801b430:	d1f7      	bne.n	801b422 <__strtok_r+0x32>
 801b432:	2b00      	cmp	r3, #0
 801b434:	d0f3      	beq.n	801b41e <__strtok_r+0x2e>
 801b436:	2300      	movs	r3, #0
 801b438:	f804 3c01 	strb.w	r3, [r4, #-1]
 801b43c:	6014      	str	r4, [r2, #0]
 801b43e:	e7ed      	b.n	801b41c <__strtok_r+0x2c>

0801b440 <strstr>:
 801b440:	780a      	ldrb	r2, [r1, #0]
 801b442:	b570      	push	{r4, r5, r6, lr}
 801b444:	b96a      	cbnz	r2, 801b462 <strstr+0x22>
 801b446:	bd70      	pop	{r4, r5, r6, pc}
 801b448:	429a      	cmp	r2, r3
 801b44a:	d109      	bne.n	801b460 <strstr+0x20>
 801b44c:	460c      	mov	r4, r1
 801b44e:	4605      	mov	r5, r0
 801b450:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801b454:	2b00      	cmp	r3, #0
 801b456:	d0f6      	beq.n	801b446 <strstr+0x6>
 801b458:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801b45c:	429e      	cmp	r6, r3
 801b45e:	d0f7      	beq.n	801b450 <strstr+0x10>
 801b460:	3001      	adds	r0, #1
 801b462:	7803      	ldrb	r3, [r0, #0]
 801b464:	2b00      	cmp	r3, #0
 801b466:	d1ef      	bne.n	801b448 <strstr+0x8>
 801b468:	4618      	mov	r0, r3
 801b46a:	e7ec      	b.n	801b446 <strstr+0x6>

0801b46c <_localeconv_r>:
 801b46c:	4800      	ldr	r0, [pc, #0]	@ (801b470 <_localeconv_r+0x4>)
 801b46e:	4770      	bx	lr
 801b470:	20000244 	.word	0x20000244

0801b474 <_close_r>:
 801b474:	b538      	push	{r3, r4, r5, lr}
 801b476:	4d06      	ldr	r5, [pc, #24]	@ (801b490 <_close_r+0x1c>)
 801b478:	2300      	movs	r3, #0
 801b47a:	4604      	mov	r4, r0
 801b47c:	4608      	mov	r0, r1
 801b47e:	602b      	str	r3, [r5, #0]
 801b480:	f7eb f826 	bl	80064d0 <_close>
 801b484:	1c43      	adds	r3, r0, #1
 801b486:	d102      	bne.n	801b48e <_close_r+0x1a>
 801b488:	682b      	ldr	r3, [r5, #0]
 801b48a:	b103      	cbz	r3, 801b48e <_close_r+0x1a>
 801b48c:	6023      	str	r3, [r4, #0]
 801b48e:	bd38      	pop	{r3, r4, r5, pc}
 801b490:	20003130 	.word	0x20003130

0801b494 <_lseek_r>:
 801b494:	b538      	push	{r3, r4, r5, lr}
 801b496:	4d07      	ldr	r5, [pc, #28]	@ (801b4b4 <_lseek_r+0x20>)
 801b498:	4604      	mov	r4, r0
 801b49a:	4608      	mov	r0, r1
 801b49c:	4611      	mov	r1, r2
 801b49e:	2200      	movs	r2, #0
 801b4a0:	602a      	str	r2, [r5, #0]
 801b4a2:	461a      	mov	r2, r3
 801b4a4:	f7eb f83b 	bl	800651e <_lseek>
 801b4a8:	1c43      	adds	r3, r0, #1
 801b4aa:	d102      	bne.n	801b4b2 <_lseek_r+0x1e>
 801b4ac:	682b      	ldr	r3, [r5, #0]
 801b4ae:	b103      	cbz	r3, 801b4b2 <_lseek_r+0x1e>
 801b4b0:	6023      	str	r3, [r4, #0]
 801b4b2:	bd38      	pop	{r3, r4, r5, pc}
 801b4b4:	20003130 	.word	0x20003130

0801b4b8 <_read_r>:
 801b4b8:	b538      	push	{r3, r4, r5, lr}
 801b4ba:	4d07      	ldr	r5, [pc, #28]	@ (801b4d8 <_read_r+0x20>)
 801b4bc:	4604      	mov	r4, r0
 801b4be:	4608      	mov	r0, r1
 801b4c0:	4611      	mov	r1, r2
 801b4c2:	2200      	movs	r2, #0
 801b4c4:	602a      	str	r2, [r5, #0]
 801b4c6:	461a      	mov	r2, r3
 801b4c8:	f7ea ffc9 	bl	800645e <_read>
 801b4cc:	1c43      	adds	r3, r0, #1
 801b4ce:	d102      	bne.n	801b4d6 <_read_r+0x1e>
 801b4d0:	682b      	ldr	r3, [r5, #0]
 801b4d2:	b103      	cbz	r3, 801b4d6 <_read_r+0x1e>
 801b4d4:	6023      	str	r3, [r4, #0]
 801b4d6:	bd38      	pop	{r3, r4, r5, pc}
 801b4d8:	20003130 	.word	0x20003130

0801b4dc <_sbrk_r>:
 801b4dc:	b538      	push	{r3, r4, r5, lr}
 801b4de:	4d06      	ldr	r5, [pc, #24]	@ (801b4f8 <_sbrk_r+0x1c>)
 801b4e0:	2300      	movs	r3, #0
 801b4e2:	4604      	mov	r4, r0
 801b4e4:	4608      	mov	r0, r1
 801b4e6:	602b      	str	r3, [r5, #0]
 801b4e8:	f7eb f826 	bl	8006538 <_sbrk>
 801b4ec:	1c43      	adds	r3, r0, #1
 801b4ee:	d102      	bne.n	801b4f6 <_sbrk_r+0x1a>
 801b4f0:	682b      	ldr	r3, [r5, #0]
 801b4f2:	b103      	cbz	r3, 801b4f6 <_sbrk_r+0x1a>
 801b4f4:	6023      	str	r3, [r4, #0]
 801b4f6:	bd38      	pop	{r3, r4, r5, pc}
 801b4f8:	20003130 	.word	0x20003130

0801b4fc <_write_r>:
 801b4fc:	b538      	push	{r3, r4, r5, lr}
 801b4fe:	4d07      	ldr	r5, [pc, #28]	@ (801b51c <_write_r+0x20>)
 801b500:	4604      	mov	r4, r0
 801b502:	4608      	mov	r0, r1
 801b504:	4611      	mov	r1, r2
 801b506:	2200      	movs	r2, #0
 801b508:	602a      	str	r2, [r5, #0]
 801b50a:	461a      	mov	r2, r3
 801b50c:	f7ea ffc4 	bl	8006498 <_write>
 801b510:	1c43      	adds	r3, r0, #1
 801b512:	d102      	bne.n	801b51a <_write_r+0x1e>
 801b514:	682b      	ldr	r3, [r5, #0]
 801b516:	b103      	cbz	r3, 801b51a <_write_r+0x1e>
 801b518:	6023      	str	r3, [r4, #0]
 801b51a:	bd38      	pop	{r3, r4, r5, pc}
 801b51c:	20003130 	.word	0x20003130

0801b520 <__errno>:
 801b520:	4b01      	ldr	r3, [pc, #4]	@ (801b528 <__errno+0x8>)
 801b522:	6818      	ldr	r0, [r3, #0]
 801b524:	4770      	bx	lr
 801b526:	bf00      	nop
 801b528:	200002c0 	.word	0x200002c0

0801b52c <__libc_init_array>:
 801b52c:	b570      	push	{r4, r5, r6, lr}
 801b52e:	4d0d      	ldr	r5, [pc, #52]	@ (801b564 <__libc_init_array+0x38>)
 801b530:	4c0d      	ldr	r4, [pc, #52]	@ (801b568 <__libc_init_array+0x3c>)
 801b532:	1b64      	subs	r4, r4, r5
 801b534:	10a4      	asrs	r4, r4, #2
 801b536:	2600      	movs	r6, #0
 801b538:	42a6      	cmp	r6, r4
 801b53a:	d109      	bne.n	801b550 <__libc_init_array+0x24>
 801b53c:	4d0b      	ldr	r5, [pc, #44]	@ (801b56c <__libc_init_array+0x40>)
 801b53e:	4c0c      	ldr	r4, [pc, #48]	@ (801b570 <__libc_init_array+0x44>)
 801b540:	f004 f99a 	bl	801f878 <_init>
 801b544:	1b64      	subs	r4, r4, r5
 801b546:	10a4      	asrs	r4, r4, #2
 801b548:	2600      	movs	r6, #0
 801b54a:	42a6      	cmp	r6, r4
 801b54c:	d105      	bne.n	801b55a <__libc_init_array+0x2e>
 801b54e:	bd70      	pop	{r4, r5, r6, pc}
 801b550:	f855 3b04 	ldr.w	r3, [r5], #4
 801b554:	4798      	blx	r3
 801b556:	3601      	adds	r6, #1
 801b558:	e7ee      	b.n	801b538 <__libc_init_array+0xc>
 801b55a:	f855 3b04 	ldr.w	r3, [r5], #4
 801b55e:	4798      	blx	r3
 801b560:	3601      	adds	r6, #1
 801b562:	e7f2      	b.n	801b54a <__libc_init_array+0x1e>
 801b564:	080224c8 	.word	0x080224c8
 801b568:	080224c8 	.word	0x080224c8
 801b56c:	080224c8 	.word	0x080224c8
 801b570:	080224cc 	.word	0x080224cc

0801b574 <__retarget_lock_init_recursive>:
 801b574:	4770      	bx	lr

0801b576 <__retarget_lock_acquire_recursive>:
 801b576:	4770      	bx	lr

0801b578 <__retarget_lock_release_recursive>:
 801b578:	4770      	bx	lr

0801b57a <strcpy>:
 801b57a:	4603      	mov	r3, r0
 801b57c:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b580:	f803 2b01 	strb.w	r2, [r3], #1
 801b584:	2a00      	cmp	r2, #0
 801b586:	d1f9      	bne.n	801b57c <strcpy+0x2>
 801b588:	4770      	bx	lr

0801b58a <memcpy>:
 801b58a:	440a      	add	r2, r1
 801b58c:	4291      	cmp	r1, r2
 801b58e:	f100 33ff 	add.w	r3, r0, #4294967295
 801b592:	d100      	bne.n	801b596 <memcpy+0xc>
 801b594:	4770      	bx	lr
 801b596:	b510      	push	{r4, lr}
 801b598:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b59c:	f803 4f01 	strb.w	r4, [r3, #1]!
 801b5a0:	4291      	cmp	r1, r2
 801b5a2:	d1f9      	bne.n	801b598 <memcpy+0xe>
 801b5a4:	bd10      	pop	{r4, pc}
	...

0801b5a8 <nan>:
 801b5a8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801b5b0 <nan+0x8>
 801b5ac:	4770      	bx	lr
 801b5ae:	bf00      	nop
 801b5b0:	00000000 	.word	0x00000000
 801b5b4:	7ff80000 	.word	0x7ff80000

0801b5b8 <nanf>:
 801b5b8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801b5c0 <nanf+0x8>
 801b5bc:	4770      	bx	lr
 801b5be:	bf00      	nop
 801b5c0:	7fc00000 	.word	0x7fc00000

0801b5c4 <__assert_func>:
 801b5c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b5c6:	4614      	mov	r4, r2
 801b5c8:	461a      	mov	r2, r3
 801b5ca:	4b09      	ldr	r3, [pc, #36]	@ (801b5f0 <__assert_func+0x2c>)
 801b5cc:	681b      	ldr	r3, [r3, #0]
 801b5ce:	4605      	mov	r5, r0
 801b5d0:	68d8      	ldr	r0, [r3, #12]
 801b5d2:	b954      	cbnz	r4, 801b5ea <__assert_func+0x26>
 801b5d4:	4b07      	ldr	r3, [pc, #28]	@ (801b5f4 <__assert_func+0x30>)
 801b5d6:	461c      	mov	r4, r3
 801b5d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801b5dc:	9100      	str	r1, [sp, #0]
 801b5de:	462b      	mov	r3, r5
 801b5e0:	4905      	ldr	r1, [pc, #20]	@ (801b5f8 <__assert_func+0x34>)
 801b5e2:	f002 f9f3 	bl	801d9cc <fiprintf>
 801b5e6:	f002 fab1 	bl	801db4c <abort>
 801b5ea:	4b04      	ldr	r3, [pc, #16]	@ (801b5fc <__assert_func+0x38>)
 801b5ec:	e7f4      	b.n	801b5d8 <__assert_func+0x14>
 801b5ee:	bf00      	nop
 801b5f0:	200002c0 	.word	0x200002c0
 801b5f4:	08022086 	.word	0x08022086
 801b5f8:	08022058 	.word	0x08022058
 801b5fc:	0802204b 	.word	0x0802204b

0801b600 <quorem>:
 801b600:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b604:	6903      	ldr	r3, [r0, #16]
 801b606:	690c      	ldr	r4, [r1, #16]
 801b608:	42a3      	cmp	r3, r4
 801b60a:	4607      	mov	r7, r0
 801b60c:	db7e      	blt.n	801b70c <quorem+0x10c>
 801b60e:	3c01      	subs	r4, #1
 801b610:	f101 0814 	add.w	r8, r1, #20
 801b614:	00a3      	lsls	r3, r4, #2
 801b616:	f100 0514 	add.w	r5, r0, #20
 801b61a:	9300      	str	r3, [sp, #0]
 801b61c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801b620:	9301      	str	r3, [sp, #4]
 801b622:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801b626:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801b62a:	3301      	adds	r3, #1
 801b62c:	429a      	cmp	r2, r3
 801b62e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801b632:	fbb2 f6f3 	udiv	r6, r2, r3
 801b636:	d32e      	bcc.n	801b696 <quorem+0x96>
 801b638:	f04f 0a00 	mov.w	sl, #0
 801b63c:	46c4      	mov	ip, r8
 801b63e:	46ae      	mov	lr, r5
 801b640:	46d3      	mov	fp, sl
 801b642:	f85c 3b04 	ldr.w	r3, [ip], #4
 801b646:	b298      	uxth	r0, r3
 801b648:	fb06 a000 	mla	r0, r6, r0, sl
 801b64c:	0c02      	lsrs	r2, r0, #16
 801b64e:	0c1b      	lsrs	r3, r3, #16
 801b650:	fb06 2303 	mla	r3, r6, r3, r2
 801b654:	f8de 2000 	ldr.w	r2, [lr]
 801b658:	b280      	uxth	r0, r0
 801b65a:	b292      	uxth	r2, r2
 801b65c:	1a12      	subs	r2, r2, r0
 801b65e:	445a      	add	r2, fp
 801b660:	f8de 0000 	ldr.w	r0, [lr]
 801b664:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b668:	b29b      	uxth	r3, r3
 801b66a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801b66e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801b672:	b292      	uxth	r2, r2
 801b674:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801b678:	45e1      	cmp	r9, ip
 801b67a:	f84e 2b04 	str.w	r2, [lr], #4
 801b67e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801b682:	d2de      	bcs.n	801b642 <quorem+0x42>
 801b684:	9b00      	ldr	r3, [sp, #0]
 801b686:	58eb      	ldr	r3, [r5, r3]
 801b688:	b92b      	cbnz	r3, 801b696 <quorem+0x96>
 801b68a:	9b01      	ldr	r3, [sp, #4]
 801b68c:	3b04      	subs	r3, #4
 801b68e:	429d      	cmp	r5, r3
 801b690:	461a      	mov	r2, r3
 801b692:	d32f      	bcc.n	801b6f4 <quorem+0xf4>
 801b694:	613c      	str	r4, [r7, #16]
 801b696:	4638      	mov	r0, r7
 801b698:	f001 fc58 	bl	801cf4c <__mcmp>
 801b69c:	2800      	cmp	r0, #0
 801b69e:	db25      	blt.n	801b6ec <quorem+0xec>
 801b6a0:	4629      	mov	r1, r5
 801b6a2:	2000      	movs	r0, #0
 801b6a4:	f858 2b04 	ldr.w	r2, [r8], #4
 801b6a8:	f8d1 c000 	ldr.w	ip, [r1]
 801b6ac:	fa1f fe82 	uxth.w	lr, r2
 801b6b0:	fa1f f38c 	uxth.w	r3, ip
 801b6b4:	eba3 030e 	sub.w	r3, r3, lr
 801b6b8:	4403      	add	r3, r0
 801b6ba:	0c12      	lsrs	r2, r2, #16
 801b6bc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801b6c0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801b6c4:	b29b      	uxth	r3, r3
 801b6c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801b6ca:	45c1      	cmp	r9, r8
 801b6cc:	f841 3b04 	str.w	r3, [r1], #4
 801b6d0:	ea4f 4022 	mov.w	r0, r2, asr #16
 801b6d4:	d2e6      	bcs.n	801b6a4 <quorem+0xa4>
 801b6d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801b6da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801b6de:	b922      	cbnz	r2, 801b6ea <quorem+0xea>
 801b6e0:	3b04      	subs	r3, #4
 801b6e2:	429d      	cmp	r5, r3
 801b6e4:	461a      	mov	r2, r3
 801b6e6:	d30b      	bcc.n	801b700 <quorem+0x100>
 801b6e8:	613c      	str	r4, [r7, #16]
 801b6ea:	3601      	adds	r6, #1
 801b6ec:	4630      	mov	r0, r6
 801b6ee:	b003      	add	sp, #12
 801b6f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b6f4:	6812      	ldr	r2, [r2, #0]
 801b6f6:	3b04      	subs	r3, #4
 801b6f8:	2a00      	cmp	r2, #0
 801b6fa:	d1cb      	bne.n	801b694 <quorem+0x94>
 801b6fc:	3c01      	subs	r4, #1
 801b6fe:	e7c6      	b.n	801b68e <quorem+0x8e>
 801b700:	6812      	ldr	r2, [r2, #0]
 801b702:	3b04      	subs	r3, #4
 801b704:	2a00      	cmp	r2, #0
 801b706:	d1ef      	bne.n	801b6e8 <quorem+0xe8>
 801b708:	3c01      	subs	r4, #1
 801b70a:	e7ea      	b.n	801b6e2 <quorem+0xe2>
 801b70c:	2000      	movs	r0, #0
 801b70e:	e7ee      	b.n	801b6ee <quorem+0xee>

0801b710 <_dtoa_r>:
 801b710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b714:	69c7      	ldr	r7, [r0, #28]
 801b716:	b099      	sub	sp, #100	@ 0x64
 801b718:	ed8d 0b02 	vstr	d0, [sp, #8]
 801b71c:	ec55 4b10 	vmov	r4, r5, d0
 801b720:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 801b722:	9109      	str	r1, [sp, #36]	@ 0x24
 801b724:	4683      	mov	fp, r0
 801b726:	920e      	str	r2, [sp, #56]	@ 0x38
 801b728:	9313      	str	r3, [sp, #76]	@ 0x4c
 801b72a:	b97f      	cbnz	r7, 801b74c <_dtoa_r+0x3c>
 801b72c:	2010      	movs	r0, #16
 801b72e:	f7fd fe99 	bl	8019464 <malloc>
 801b732:	4602      	mov	r2, r0
 801b734:	f8cb 001c 	str.w	r0, [fp, #28]
 801b738:	b920      	cbnz	r0, 801b744 <_dtoa_r+0x34>
 801b73a:	4ba7      	ldr	r3, [pc, #668]	@ (801b9d8 <_dtoa_r+0x2c8>)
 801b73c:	21ef      	movs	r1, #239	@ 0xef
 801b73e:	48a7      	ldr	r0, [pc, #668]	@ (801b9dc <_dtoa_r+0x2cc>)
 801b740:	f7ff ff40 	bl	801b5c4 <__assert_func>
 801b744:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801b748:	6007      	str	r7, [r0, #0]
 801b74a:	60c7      	str	r7, [r0, #12]
 801b74c:	f8db 301c 	ldr.w	r3, [fp, #28]
 801b750:	6819      	ldr	r1, [r3, #0]
 801b752:	b159      	cbz	r1, 801b76c <_dtoa_r+0x5c>
 801b754:	685a      	ldr	r2, [r3, #4]
 801b756:	604a      	str	r2, [r1, #4]
 801b758:	2301      	movs	r3, #1
 801b75a:	4093      	lsls	r3, r2
 801b75c:	608b      	str	r3, [r1, #8]
 801b75e:	4658      	mov	r0, fp
 801b760:	f001 f970 	bl	801ca44 <_Bfree>
 801b764:	f8db 301c 	ldr.w	r3, [fp, #28]
 801b768:	2200      	movs	r2, #0
 801b76a:	601a      	str	r2, [r3, #0]
 801b76c:	1e2b      	subs	r3, r5, #0
 801b76e:	bfb9      	ittee	lt
 801b770:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801b774:	9303      	strlt	r3, [sp, #12]
 801b776:	2300      	movge	r3, #0
 801b778:	6033      	strge	r3, [r6, #0]
 801b77a:	9f03      	ldr	r7, [sp, #12]
 801b77c:	4b98      	ldr	r3, [pc, #608]	@ (801b9e0 <_dtoa_r+0x2d0>)
 801b77e:	bfbc      	itt	lt
 801b780:	2201      	movlt	r2, #1
 801b782:	6032      	strlt	r2, [r6, #0]
 801b784:	43bb      	bics	r3, r7
 801b786:	d112      	bne.n	801b7ae <_dtoa_r+0x9e>
 801b788:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801b78a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801b78e:	6013      	str	r3, [r2, #0]
 801b790:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801b794:	4323      	orrs	r3, r4
 801b796:	f000 854d 	beq.w	801c234 <_dtoa_r+0xb24>
 801b79a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801b79c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801b9f4 <_dtoa_r+0x2e4>
 801b7a0:	2b00      	cmp	r3, #0
 801b7a2:	f000 854f 	beq.w	801c244 <_dtoa_r+0xb34>
 801b7a6:	f10a 0303 	add.w	r3, sl, #3
 801b7aa:	f000 bd49 	b.w	801c240 <_dtoa_r+0xb30>
 801b7ae:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b7b2:	2200      	movs	r2, #0
 801b7b4:	ec51 0b17 	vmov	r0, r1, d7
 801b7b8:	2300      	movs	r3, #0
 801b7ba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 801b7be:	f7e5 f95b 	bl	8000a78 <__aeabi_dcmpeq>
 801b7c2:	4680      	mov	r8, r0
 801b7c4:	b158      	cbz	r0, 801b7de <_dtoa_r+0xce>
 801b7c6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801b7c8:	2301      	movs	r3, #1
 801b7ca:	6013      	str	r3, [r2, #0]
 801b7cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801b7ce:	b113      	cbz	r3, 801b7d6 <_dtoa_r+0xc6>
 801b7d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801b7d2:	4b84      	ldr	r3, [pc, #528]	@ (801b9e4 <_dtoa_r+0x2d4>)
 801b7d4:	6013      	str	r3, [r2, #0]
 801b7d6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 801b9f8 <_dtoa_r+0x2e8>
 801b7da:	f000 bd33 	b.w	801c244 <_dtoa_r+0xb34>
 801b7de:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801b7e2:	aa16      	add	r2, sp, #88	@ 0x58
 801b7e4:	a917      	add	r1, sp, #92	@ 0x5c
 801b7e6:	4658      	mov	r0, fp
 801b7e8:	f001 fcd0 	bl	801d18c <__d2b>
 801b7ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 801b7f0:	4681      	mov	r9, r0
 801b7f2:	2e00      	cmp	r6, #0
 801b7f4:	d077      	beq.n	801b8e6 <_dtoa_r+0x1d6>
 801b7f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801b7f8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 801b7fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801b800:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801b804:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801b808:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801b80c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 801b810:	4619      	mov	r1, r3
 801b812:	2200      	movs	r2, #0
 801b814:	4b74      	ldr	r3, [pc, #464]	@ (801b9e8 <_dtoa_r+0x2d8>)
 801b816:	f7e4 fd0f 	bl	8000238 <__aeabi_dsub>
 801b81a:	a369      	add	r3, pc, #420	@ (adr r3, 801b9c0 <_dtoa_r+0x2b0>)
 801b81c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b820:	f7e4 fec2 	bl	80005a8 <__aeabi_dmul>
 801b824:	a368      	add	r3, pc, #416	@ (adr r3, 801b9c8 <_dtoa_r+0x2b8>)
 801b826:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b82a:	f7e4 fd07 	bl	800023c <__adddf3>
 801b82e:	4604      	mov	r4, r0
 801b830:	4630      	mov	r0, r6
 801b832:	460d      	mov	r5, r1
 801b834:	f7e4 fe4e 	bl	80004d4 <__aeabi_i2d>
 801b838:	a365      	add	r3, pc, #404	@ (adr r3, 801b9d0 <_dtoa_r+0x2c0>)
 801b83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b83e:	f7e4 feb3 	bl	80005a8 <__aeabi_dmul>
 801b842:	4602      	mov	r2, r0
 801b844:	460b      	mov	r3, r1
 801b846:	4620      	mov	r0, r4
 801b848:	4629      	mov	r1, r5
 801b84a:	f7e4 fcf7 	bl	800023c <__adddf3>
 801b84e:	4604      	mov	r4, r0
 801b850:	460d      	mov	r5, r1
 801b852:	f7e5 f959 	bl	8000b08 <__aeabi_d2iz>
 801b856:	2200      	movs	r2, #0
 801b858:	4607      	mov	r7, r0
 801b85a:	2300      	movs	r3, #0
 801b85c:	4620      	mov	r0, r4
 801b85e:	4629      	mov	r1, r5
 801b860:	f7e5 f914 	bl	8000a8c <__aeabi_dcmplt>
 801b864:	b140      	cbz	r0, 801b878 <_dtoa_r+0x168>
 801b866:	4638      	mov	r0, r7
 801b868:	f7e4 fe34 	bl	80004d4 <__aeabi_i2d>
 801b86c:	4622      	mov	r2, r4
 801b86e:	462b      	mov	r3, r5
 801b870:	f7e5 f902 	bl	8000a78 <__aeabi_dcmpeq>
 801b874:	b900      	cbnz	r0, 801b878 <_dtoa_r+0x168>
 801b876:	3f01      	subs	r7, #1
 801b878:	2f16      	cmp	r7, #22
 801b87a:	d851      	bhi.n	801b920 <_dtoa_r+0x210>
 801b87c:	4b5b      	ldr	r3, [pc, #364]	@ (801b9ec <_dtoa_r+0x2dc>)
 801b87e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801b882:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b886:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801b88a:	f7e5 f8ff 	bl	8000a8c <__aeabi_dcmplt>
 801b88e:	2800      	cmp	r0, #0
 801b890:	d048      	beq.n	801b924 <_dtoa_r+0x214>
 801b892:	3f01      	subs	r7, #1
 801b894:	2300      	movs	r3, #0
 801b896:	9312      	str	r3, [sp, #72]	@ 0x48
 801b898:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801b89a:	1b9b      	subs	r3, r3, r6
 801b89c:	1e5a      	subs	r2, r3, #1
 801b89e:	bf44      	itt	mi
 801b8a0:	f1c3 0801 	rsbmi	r8, r3, #1
 801b8a4:	2300      	movmi	r3, #0
 801b8a6:	9208      	str	r2, [sp, #32]
 801b8a8:	bf54      	ite	pl
 801b8aa:	f04f 0800 	movpl.w	r8, #0
 801b8ae:	9308      	strmi	r3, [sp, #32]
 801b8b0:	2f00      	cmp	r7, #0
 801b8b2:	db39      	blt.n	801b928 <_dtoa_r+0x218>
 801b8b4:	9b08      	ldr	r3, [sp, #32]
 801b8b6:	970f      	str	r7, [sp, #60]	@ 0x3c
 801b8b8:	443b      	add	r3, r7
 801b8ba:	9308      	str	r3, [sp, #32]
 801b8bc:	2300      	movs	r3, #0
 801b8be:	930a      	str	r3, [sp, #40]	@ 0x28
 801b8c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b8c2:	2b09      	cmp	r3, #9
 801b8c4:	d864      	bhi.n	801b990 <_dtoa_r+0x280>
 801b8c6:	2b05      	cmp	r3, #5
 801b8c8:	bfc4      	itt	gt
 801b8ca:	3b04      	subgt	r3, #4
 801b8cc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 801b8ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b8d0:	f1a3 0302 	sub.w	r3, r3, #2
 801b8d4:	bfcc      	ite	gt
 801b8d6:	2400      	movgt	r4, #0
 801b8d8:	2401      	movle	r4, #1
 801b8da:	2b03      	cmp	r3, #3
 801b8dc:	d863      	bhi.n	801b9a6 <_dtoa_r+0x296>
 801b8de:	e8df f003 	tbb	[pc, r3]
 801b8e2:	372a      	.short	0x372a
 801b8e4:	5535      	.short	0x5535
 801b8e6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 801b8ea:	441e      	add	r6, r3
 801b8ec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801b8f0:	2b20      	cmp	r3, #32
 801b8f2:	bfc1      	itttt	gt
 801b8f4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801b8f8:	409f      	lslgt	r7, r3
 801b8fa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801b8fe:	fa24 f303 	lsrgt.w	r3, r4, r3
 801b902:	bfd6      	itet	le
 801b904:	f1c3 0320 	rsble	r3, r3, #32
 801b908:	ea47 0003 	orrgt.w	r0, r7, r3
 801b90c:	fa04 f003 	lslle.w	r0, r4, r3
 801b910:	f7e4 fdd0 	bl	80004b4 <__aeabi_ui2d>
 801b914:	2201      	movs	r2, #1
 801b916:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801b91a:	3e01      	subs	r6, #1
 801b91c:	9214      	str	r2, [sp, #80]	@ 0x50
 801b91e:	e777      	b.n	801b810 <_dtoa_r+0x100>
 801b920:	2301      	movs	r3, #1
 801b922:	e7b8      	b.n	801b896 <_dtoa_r+0x186>
 801b924:	9012      	str	r0, [sp, #72]	@ 0x48
 801b926:	e7b7      	b.n	801b898 <_dtoa_r+0x188>
 801b928:	427b      	negs	r3, r7
 801b92a:	930a      	str	r3, [sp, #40]	@ 0x28
 801b92c:	2300      	movs	r3, #0
 801b92e:	eba8 0807 	sub.w	r8, r8, r7
 801b932:	930f      	str	r3, [sp, #60]	@ 0x3c
 801b934:	e7c4      	b.n	801b8c0 <_dtoa_r+0x1b0>
 801b936:	2300      	movs	r3, #0
 801b938:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b93a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b93c:	2b00      	cmp	r3, #0
 801b93e:	dc35      	bgt.n	801b9ac <_dtoa_r+0x29c>
 801b940:	2301      	movs	r3, #1
 801b942:	9300      	str	r3, [sp, #0]
 801b944:	9307      	str	r3, [sp, #28]
 801b946:	461a      	mov	r2, r3
 801b948:	920e      	str	r2, [sp, #56]	@ 0x38
 801b94a:	e00b      	b.n	801b964 <_dtoa_r+0x254>
 801b94c:	2301      	movs	r3, #1
 801b94e:	e7f3      	b.n	801b938 <_dtoa_r+0x228>
 801b950:	2300      	movs	r3, #0
 801b952:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b954:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b956:	18fb      	adds	r3, r7, r3
 801b958:	9300      	str	r3, [sp, #0]
 801b95a:	3301      	adds	r3, #1
 801b95c:	2b01      	cmp	r3, #1
 801b95e:	9307      	str	r3, [sp, #28]
 801b960:	bfb8      	it	lt
 801b962:	2301      	movlt	r3, #1
 801b964:	f8db 001c 	ldr.w	r0, [fp, #28]
 801b968:	2100      	movs	r1, #0
 801b96a:	2204      	movs	r2, #4
 801b96c:	f102 0514 	add.w	r5, r2, #20
 801b970:	429d      	cmp	r5, r3
 801b972:	d91f      	bls.n	801b9b4 <_dtoa_r+0x2a4>
 801b974:	6041      	str	r1, [r0, #4]
 801b976:	4658      	mov	r0, fp
 801b978:	f001 f824 	bl	801c9c4 <_Balloc>
 801b97c:	4682      	mov	sl, r0
 801b97e:	2800      	cmp	r0, #0
 801b980:	d13c      	bne.n	801b9fc <_dtoa_r+0x2ec>
 801b982:	4b1b      	ldr	r3, [pc, #108]	@ (801b9f0 <_dtoa_r+0x2e0>)
 801b984:	4602      	mov	r2, r0
 801b986:	f240 11af 	movw	r1, #431	@ 0x1af
 801b98a:	e6d8      	b.n	801b73e <_dtoa_r+0x2e>
 801b98c:	2301      	movs	r3, #1
 801b98e:	e7e0      	b.n	801b952 <_dtoa_r+0x242>
 801b990:	2401      	movs	r4, #1
 801b992:	2300      	movs	r3, #0
 801b994:	9309      	str	r3, [sp, #36]	@ 0x24
 801b996:	940b      	str	r4, [sp, #44]	@ 0x2c
 801b998:	f04f 33ff 	mov.w	r3, #4294967295
 801b99c:	9300      	str	r3, [sp, #0]
 801b99e:	9307      	str	r3, [sp, #28]
 801b9a0:	2200      	movs	r2, #0
 801b9a2:	2312      	movs	r3, #18
 801b9a4:	e7d0      	b.n	801b948 <_dtoa_r+0x238>
 801b9a6:	2301      	movs	r3, #1
 801b9a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b9aa:	e7f5      	b.n	801b998 <_dtoa_r+0x288>
 801b9ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b9ae:	9300      	str	r3, [sp, #0]
 801b9b0:	9307      	str	r3, [sp, #28]
 801b9b2:	e7d7      	b.n	801b964 <_dtoa_r+0x254>
 801b9b4:	3101      	adds	r1, #1
 801b9b6:	0052      	lsls	r2, r2, #1
 801b9b8:	e7d8      	b.n	801b96c <_dtoa_r+0x25c>
 801b9ba:	bf00      	nop
 801b9bc:	f3af 8000 	nop.w
 801b9c0:	636f4361 	.word	0x636f4361
 801b9c4:	3fd287a7 	.word	0x3fd287a7
 801b9c8:	8b60c8b3 	.word	0x8b60c8b3
 801b9cc:	3fc68a28 	.word	0x3fc68a28
 801b9d0:	509f79fb 	.word	0x509f79fb
 801b9d4:	3fd34413 	.word	0x3fd34413
 801b9d8:	08021fd2 	.word	0x08021fd2
 801b9dc:	08022094 	.word	0x08022094
 801b9e0:	7ff00000 	.word	0x7ff00000
 801b9e4:	08021faa 	.word	0x08021faa
 801b9e8:	3ff80000 	.word	0x3ff80000
 801b9ec:	080221f0 	.word	0x080221f0
 801b9f0:	080220ec 	.word	0x080220ec
 801b9f4:	08022090 	.word	0x08022090
 801b9f8:	08021fa9 	.word	0x08021fa9
 801b9fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 801ba00:	6018      	str	r0, [r3, #0]
 801ba02:	9b07      	ldr	r3, [sp, #28]
 801ba04:	2b0e      	cmp	r3, #14
 801ba06:	f200 80a4 	bhi.w	801bb52 <_dtoa_r+0x442>
 801ba0a:	2c00      	cmp	r4, #0
 801ba0c:	f000 80a1 	beq.w	801bb52 <_dtoa_r+0x442>
 801ba10:	2f00      	cmp	r7, #0
 801ba12:	dd33      	ble.n	801ba7c <_dtoa_r+0x36c>
 801ba14:	4bad      	ldr	r3, [pc, #692]	@ (801bccc <_dtoa_r+0x5bc>)
 801ba16:	f007 020f 	and.w	r2, r7, #15
 801ba1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ba1e:	ed93 7b00 	vldr	d7, [r3]
 801ba22:	05f8      	lsls	r0, r7, #23
 801ba24:	ed8d 7b04 	vstr	d7, [sp, #16]
 801ba28:	ea4f 1427 	mov.w	r4, r7, asr #4
 801ba2c:	d516      	bpl.n	801ba5c <_dtoa_r+0x34c>
 801ba2e:	4ba8      	ldr	r3, [pc, #672]	@ (801bcd0 <_dtoa_r+0x5c0>)
 801ba30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801ba34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801ba38:	f7e4 fee0 	bl	80007fc <__aeabi_ddiv>
 801ba3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ba40:	f004 040f 	and.w	r4, r4, #15
 801ba44:	2603      	movs	r6, #3
 801ba46:	4da2      	ldr	r5, [pc, #648]	@ (801bcd0 <_dtoa_r+0x5c0>)
 801ba48:	b954      	cbnz	r4, 801ba60 <_dtoa_r+0x350>
 801ba4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801ba4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ba52:	f7e4 fed3 	bl	80007fc <__aeabi_ddiv>
 801ba56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ba5a:	e028      	b.n	801baae <_dtoa_r+0x39e>
 801ba5c:	2602      	movs	r6, #2
 801ba5e:	e7f2      	b.n	801ba46 <_dtoa_r+0x336>
 801ba60:	07e1      	lsls	r1, r4, #31
 801ba62:	d508      	bpl.n	801ba76 <_dtoa_r+0x366>
 801ba64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801ba68:	e9d5 2300 	ldrd	r2, r3, [r5]
 801ba6c:	f7e4 fd9c 	bl	80005a8 <__aeabi_dmul>
 801ba70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801ba74:	3601      	adds	r6, #1
 801ba76:	1064      	asrs	r4, r4, #1
 801ba78:	3508      	adds	r5, #8
 801ba7a:	e7e5      	b.n	801ba48 <_dtoa_r+0x338>
 801ba7c:	f000 80d2 	beq.w	801bc24 <_dtoa_r+0x514>
 801ba80:	427c      	negs	r4, r7
 801ba82:	4b92      	ldr	r3, [pc, #584]	@ (801bccc <_dtoa_r+0x5bc>)
 801ba84:	4d92      	ldr	r5, [pc, #584]	@ (801bcd0 <_dtoa_r+0x5c0>)
 801ba86:	f004 020f 	and.w	r2, r4, #15
 801ba8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ba8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba92:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801ba96:	f7e4 fd87 	bl	80005a8 <__aeabi_dmul>
 801ba9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ba9e:	1124      	asrs	r4, r4, #4
 801baa0:	2300      	movs	r3, #0
 801baa2:	2602      	movs	r6, #2
 801baa4:	2c00      	cmp	r4, #0
 801baa6:	f040 80b2 	bne.w	801bc0e <_dtoa_r+0x4fe>
 801baaa:	2b00      	cmp	r3, #0
 801baac:	d1d3      	bne.n	801ba56 <_dtoa_r+0x346>
 801baae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801bab0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801bab4:	2b00      	cmp	r3, #0
 801bab6:	f000 80b7 	beq.w	801bc28 <_dtoa_r+0x518>
 801baba:	4b86      	ldr	r3, [pc, #536]	@ (801bcd4 <_dtoa_r+0x5c4>)
 801babc:	2200      	movs	r2, #0
 801babe:	4620      	mov	r0, r4
 801bac0:	4629      	mov	r1, r5
 801bac2:	f7e4 ffe3 	bl	8000a8c <__aeabi_dcmplt>
 801bac6:	2800      	cmp	r0, #0
 801bac8:	f000 80ae 	beq.w	801bc28 <_dtoa_r+0x518>
 801bacc:	9b07      	ldr	r3, [sp, #28]
 801bace:	2b00      	cmp	r3, #0
 801bad0:	f000 80aa 	beq.w	801bc28 <_dtoa_r+0x518>
 801bad4:	9b00      	ldr	r3, [sp, #0]
 801bad6:	2b00      	cmp	r3, #0
 801bad8:	dd37      	ble.n	801bb4a <_dtoa_r+0x43a>
 801bada:	1e7b      	subs	r3, r7, #1
 801badc:	9304      	str	r3, [sp, #16]
 801bade:	4620      	mov	r0, r4
 801bae0:	4b7d      	ldr	r3, [pc, #500]	@ (801bcd8 <_dtoa_r+0x5c8>)
 801bae2:	2200      	movs	r2, #0
 801bae4:	4629      	mov	r1, r5
 801bae6:	f7e4 fd5f 	bl	80005a8 <__aeabi_dmul>
 801baea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801baee:	9c00      	ldr	r4, [sp, #0]
 801baf0:	3601      	adds	r6, #1
 801baf2:	4630      	mov	r0, r6
 801baf4:	f7e4 fcee 	bl	80004d4 <__aeabi_i2d>
 801baf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801bafc:	f7e4 fd54 	bl	80005a8 <__aeabi_dmul>
 801bb00:	4b76      	ldr	r3, [pc, #472]	@ (801bcdc <_dtoa_r+0x5cc>)
 801bb02:	2200      	movs	r2, #0
 801bb04:	f7e4 fb9a 	bl	800023c <__adddf3>
 801bb08:	4605      	mov	r5, r0
 801bb0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801bb0e:	2c00      	cmp	r4, #0
 801bb10:	f040 808d 	bne.w	801bc2e <_dtoa_r+0x51e>
 801bb14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bb18:	4b71      	ldr	r3, [pc, #452]	@ (801bce0 <_dtoa_r+0x5d0>)
 801bb1a:	2200      	movs	r2, #0
 801bb1c:	f7e4 fb8c 	bl	8000238 <__aeabi_dsub>
 801bb20:	4602      	mov	r2, r0
 801bb22:	460b      	mov	r3, r1
 801bb24:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801bb28:	462a      	mov	r2, r5
 801bb2a:	4633      	mov	r3, r6
 801bb2c:	f7e4 ffcc 	bl	8000ac8 <__aeabi_dcmpgt>
 801bb30:	2800      	cmp	r0, #0
 801bb32:	f040 828b 	bne.w	801c04c <_dtoa_r+0x93c>
 801bb36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bb3a:	462a      	mov	r2, r5
 801bb3c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801bb40:	f7e4 ffa4 	bl	8000a8c <__aeabi_dcmplt>
 801bb44:	2800      	cmp	r0, #0
 801bb46:	f040 8128 	bne.w	801bd9a <_dtoa_r+0x68a>
 801bb4a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 801bb4e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801bb52:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801bb54:	2b00      	cmp	r3, #0
 801bb56:	f2c0 815a 	blt.w	801be0e <_dtoa_r+0x6fe>
 801bb5a:	2f0e      	cmp	r7, #14
 801bb5c:	f300 8157 	bgt.w	801be0e <_dtoa_r+0x6fe>
 801bb60:	4b5a      	ldr	r3, [pc, #360]	@ (801bccc <_dtoa_r+0x5bc>)
 801bb62:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801bb66:	ed93 7b00 	vldr	d7, [r3]
 801bb6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801bb6c:	2b00      	cmp	r3, #0
 801bb6e:	ed8d 7b00 	vstr	d7, [sp]
 801bb72:	da03      	bge.n	801bb7c <_dtoa_r+0x46c>
 801bb74:	9b07      	ldr	r3, [sp, #28]
 801bb76:	2b00      	cmp	r3, #0
 801bb78:	f340 8101 	ble.w	801bd7e <_dtoa_r+0x66e>
 801bb7c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801bb80:	4656      	mov	r6, sl
 801bb82:	e9dd 2300 	ldrd	r2, r3, [sp]
 801bb86:	4620      	mov	r0, r4
 801bb88:	4629      	mov	r1, r5
 801bb8a:	f7e4 fe37 	bl	80007fc <__aeabi_ddiv>
 801bb8e:	f7e4 ffbb 	bl	8000b08 <__aeabi_d2iz>
 801bb92:	4680      	mov	r8, r0
 801bb94:	f7e4 fc9e 	bl	80004d4 <__aeabi_i2d>
 801bb98:	e9dd 2300 	ldrd	r2, r3, [sp]
 801bb9c:	f7e4 fd04 	bl	80005a8 <__aeabi_dmul>
 801bba0:	4602      	mov	r2, r0
 801bba2:	460b      	mov	r3, r1
 801bba4:	4620      	mov	r0, r4
 801bba6:	4629      	mov	r1, r5
 801bba8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801bbac:	f7e4 fb44 	bl	8000238 <__aeabi_dsub>
 801bbb0:	f806 4b01 	strb.w	r4, [r6], #1
 801bbb4:	9d07      	ldr	r5, [sp, #28]
 801bbb6:	eba6 040a 	sub.w	r4, r6, sl
 801bbba:	42a5      	cmp	r5, r4
 801bbbc:	4602      	mov	r2, r0
 801bbbe:	460b      	mov	r3, r1
 801bbc0:	f040 8117 	bne.w	801bdf2 <_dtoa_r+0x6e2>
 801bbc4:	f7e4 fb3a 	bl	800023c <__adddf3>
 801bbc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 801bbcc:	4604      	mov	r4, r0
 801bbce:	460d      	mov	r5, r1
 801bbd0:	f7e4 ff7a 	bl	8000ac8 <__aeabi_dcmpgt>
 801bbd4:	2800      	cmp	r0, #0
 801bbd6:	f040 80f9 	bne.w	801bdcc <_dtoa_r+0x6bc>
 801bbda:	e9dd 2300 	ldrd	r2, r3, [sp]
 801bbde:	4620      	mov	r0, r4
 801bbe0:	4629      	mov	r1, r5
 801bbe2:	f7e4 ff49 	bl	8000a78 <__aeabi_dcmpeq>
 801bbe6:	b118      	cbz	r0, 801bbf0 <_dtoa_r+0x4e0>
 801bbe8:	f018 0f01 	tst.w	r8, #1
 801bbec:	f040 80ee 	bne.w	801bdcc <_dtoa_r+0x6bc>
 801bbf0:	4649      	mov	r1, r9
 801bbf2:	4658      	mov	r0, fp
 801bbf4:	f000 ff26 	bl	801ca44 <_Bfree>
 801bbf8:	2300      	movs	r3, #0
 801bbfa:	7033      	strb	r3, [r6, #0]
 801bbfc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801bbfe:	3701      	adds	r7, #1
 801bc00:	601f      	str	r7, [r3, #0]
 801bc02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801bc04:	2b00      	cmp	r3, #0
 801bc06:	f000 831d 	beq.w	801c244 <_dtoa_r+0xb34>
 801bc0a:	601e      	str	r6, [r3, #0]
 801bc0c:	e31a      	b.n	801c244 <_dtoa_r+0xb34>
 801bc0e:	07e2      	lsls	r2, r4, #31
 801bc10:	d505      	bpl.n	801bc1e <_dtoa_r+0x50e>
 801bc12:	e9d5 2300 	ldrd	r2, r3, [r5]
 801bc16:	f7e4 fcc7 	bl	80005a8 <__aeabi_dmul>
 801bc1a:	3601      	adds	r6, #1
 801bc1c:	2301      	movs	r3, #1
 801bc1e:	1064      	asrs	r4, r4, #1
 801bc20:	3508      	adds	r5, #8
 801bc22:	e73f      	b.n	801baa4 <_dtoa_r+0x394>
 801bc24:	2602      	movs	r6, #2
 801bc26:	e742      	b.n	801baae <_dtoa_r+0x39e>
 801bc28:	9c07      	ldr	r4, [sp, #28]
 801bc2a:	9704      	str	r7, [sp, #16]
 801bc2c:	e761      	b.n	801baf2 <_dtoa_r+0x3e2>
 801bc2e:	4b27      	ldr	r3, [pc, #156]	@ (801bccc <_dtoa_r+0x5bc>)
 801bc30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801bc32:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801bc36:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801bc3a:	4454      	add	r4, sl
 801bc3c:	2900      	cmp	r1, #0
 801bc3e:	d053      	beq.n	801bce8 <_dtoa_r+0x5d8>
 801bc40:	4928      	ldr	r1, [pc, #160]	@ (801bce4 <_dtoa_r+0x5d4>)
 801bc42:	2000      	movs	r0, #0
 801bc44:	f7e4 fdda 	bl	80007fc <__aeabi_ddiv>
 801bc48:	4633      	mov	r3, r6
 801bc4a:	462a      	mov	r2, r5
 801bc4c:	f7e4 faf4 	bl	8000238 <__aeabi_dsub>
 801bc50:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801bc54:	4656      	mov	r6, sl
 801bc56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bc5a:	f7e4 ff55 	bl	8000b08 <__aeabi_d2iz>
 801bc5e:	4605      	mov	r5, r0
 801bc60:	f7e4 fc38 	bl	80004d4 <__aeabi_i2d>
 801bc64:	4602      	mov	r2, r0
 801bc66:	460b      	mov	r3, r1
 801bc68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bc6c:	f7e4 fae4 	bl	8000238 <__aeabi_dsub>
 801bc70:	3530      	adds	r5, #48	@ 0x30
 801bc72:	4602      	mov	r2, r0
 801bc74:	460b      	mov	r3, r1
 801bc76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801bc7a:	f806 5b01 	strb.w	r5, [r6], #1
 801bc7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801bc82:	f7e4 ff03 	bl	8000a8c <__aeabi_dcmplt>
 801bc86:	2800      	cmp	r0, #0
 801bc88:	d171      	bne.n	801bd6e <_dtoa_r+0x65e>
 801bc8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801bc8e:	4911      	ldr	r1, [pc, #68]	@ (801bcd4 <_dtoa_r+0x5c4>)
 801bc90:	2000      	movs	r0, #0
 801bc92:	f7e4 fad1 	bl	8000238 <__aeabi_dsub>
 801bc96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801bc9a:	f7e4 fef7 	bl	8000a8c <__aeabi_dcmplt>
 801bc9e:	2800      	cmp	r0, #0
 801bca0:	f040 8095 	bne.w	801bdce <_dtoa_r+0x6be>
 801bca4:	42a6      	cmp	r6, r4
 801bca6:	f43f af50 	beq.w	801bb4a <_dtoa_r+0x43a>
 801bcaa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801bcae:	4b0a      	ldr	r3, [pc, #40]	@ (801bcd8 <_dtoa_r+0x5c8>)
 801bcb0:	2200      	movs	r2, #0
 801bcb2:	f7e4 fc79 	bl	80005a8 <__aeabi_dmul>
 801bcb6:	4b08      	ldr	r3, [pc, #32]	@ (801bcd8 <_dtoa_r+0x5c8>)
 801bcb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801bcbc:	2200      	movs	r2, #0
 801bcbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bcc2:	f7e4 fc71 	bl	80005a8 <__aeabi_dmul>
 801bcc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801bcca:	e7c4      	b.n	801bc56 <_dtoa_r+0x546>
 801bccc:	080221f0 	.word	0x080221f0
 801bcd0:	080221c8 	.word	0x080221c8
 801bcd4:	3ff00000 	.word	0x3ff00000
 801bcd8:	40240000 	.word	0x40240000
 801bcdc:	401c0000 	.word	0x401c0000
 801bce0:	40140000 	.word	0x40140000
 801bce4:	3fe00000 	.word	0x3fe00000
 801bce8:	4631      	mov	r1, r6
 801bcea:	4628      	mov	r0, r5
 801bcec:	f7e4 fc5c 	bl	80005a8 <__aeabi_dmul>
 801bcf0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801bcf4:	9415      	str	r4, [sp, #84]	@ 0x54
 801bcf6:	4656      	mov	r6, sl
 801bcf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bcfc:	f7e4 ff04 	bl	8000b08 <__aeabi_d2iz>
 801bd00:	4605      	mov	r5, r0
 801bd02:	f7e4 fbe7 	bl	80004d4 <__aeabi_i2d>
 801bd06:	4602      	mov	r2, r0
 801bd08:	460b      	mov	r3, r1
 801bd0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bd0e:	f7e4 fa93 	bl	8000238 <__aeabi_dsub>
 801bd12:	3530      	adds	r5, #48	@ 0x30
 801bd14:	f806 5b01 	strb.w	r5, [r6], #1
 801bd18:	4602      	mov	r2, r0
 801bd1a:	460b      	mov	r3, r1
 801bd1c:	42a6      	cmp	r6, r4
 801bd1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801bd22:	f04f 0200 	mov.w	r2, #0
 801bd26:	d124      	bne.n	801bd72 <_dtoa_r+0x662>
 801bd28:	4bac      	ldr	r3, [pc, #688]	@ (801bfdc <_dtoa_r+0x8cc>)
 801bd2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801bd2e:	f7e4 fa85 	bl	800023c <__adddf3>
 801bd32:	4602      	mov	r2, r0
 801bd34:	460b      	mov	r3, r1
 801bd36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bd3a:	f7e4 fec5 	bl	8000ac8 <__aeabi_dcmpgt>
 801bd3e:	2800      	cmp	r0, #0
 801bd40:	d145      	bne.n	801bdce <_dtoa_r+0x6be>
 801bd42:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801bd46:	49a5      	ldr	r1, [pc, #660]	@ (801bfdc <_dtoa_r+0x8cc>)
 801bd48:	2000      	movs	r0, #0
 801bd4a:	f7e4 fa75 	bl	8000238 <__aeabi_dsub>
 801bd4e:	4602      	mov	r2, r0
 801bd50:	460b      	mov	r3, r1
 801bd52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bd56:	f7e4 fe99 	bl	8000a8c <__aeabi_dcmplt>
 801bd5a:	2800      	cmp	r0, #0
 801bd5c:	f43f aef5 	beq.w	801bb4a <_dtoa_r+0x43a>
 801bd60:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801bd62:	1e73      	subs	r3, r6, #1
 801bd64:	9315      	str	r3, [sp, #84]	@ 0x54
 801bd66:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801bd6a:	2b30      	cmp	r3, #48	@ 0x30
 801bd6c:	d0f8      	beq.n	801bd60 <_dtoa_r+0x650>
 801bd6e:	9f04      	ldr	r7, [sp, #16]
 801bd70:	e73e      	b.n	801bbf0 <_dtoa_r+0x4e0>
 801bd72:	4b9b      	ldr	r3, [pc, #620]	@ (801bfe0 <_dtoa_r+0x8d0>)
 801bd74:	f7e4 fc18 	bl	80005a8 <__aeabi_dmul>
 801bd78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801bd7c:	e7bc      	b.n	801bcf8 <_dtoa_r+0x5e8>
 801bd7e:	d10c      	bne.n	801bd9a <_dtoa_r+0x68a>
 801bd80:	4b98      	ldr	r3, [pc, #608]	@ (801bfe4 <_dtoa_r+0x8d4>)
 801bd82:	2200      	movs	r2, #0
 801bd84:	e9dd 0100 	ldrd	r0, r1, [sp]
 801bd88:	f7e4 fc0e 	bl	80005a8 <__aeabi_dmul>
 801bd8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801bd90:	f7e4 fe90 	bl	8000ab4 <__aeabi_dcmpge>
 801bd94:	2800      	cmp	r0, #0
 801bd96:	f000 8157 	beq.w	801c048 <_dtoa_r+0x938>
 801bd9a:	2400      	movs	r4, #0
 801bd9c:	4625      	mov	r5, r4
 801bd9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801bda0:	43db      	mvns	r3, r3
 801bda2:	9304      	str	r3, [sp, #16]
 801bda4:	4656      	mov	r6, sl
 801bda6:	2700      	movs	r7, #0
 801bda8:	4621      	mov	r1, r4
 801bdaa:	4658      	mov	r0, fp
 801bdac:	f000 fe4a 	bl	801ca44 <_Bfree>
 801bdb0:	2d00      	cmp	r5, #0
 801bdb2:	d0dc      	beq.n	801bd6e <_dtoa_r+0x65e>
 801bdb4:	b12f      	cbz	r7, 801bdc2 <_dtoa_r+0x6b2>
 801bdb6:	42af      	cmp	r7, r5
 801bdb8:	d003      	beq.n	801bdc2 <_dtoa_r+0x6b2>
 801bdba:	4639      	mov	r1, r7
 801bdbc:	4658      	mov	r0, fp
 801bdbe:	f000 fe41 	bl	801ca44 <_Bfree>
 801bdc2:	4629      	mov	r1, r5
 801bdc4:	4658      	mov	r0, fp
 801bdc6:	f000 fe3d 	bl	801ca44 <_Bfree>
 801bdca:	e7d0      	b.n	801bd6e <_dtoa_r+0x65e>
 801bdcc:	9704      	str	r7, [sp, #16]
 801bdce:	4633      	mov	r3, r6
 801bdd0:	461e      	mov	r6, r3
 801bdd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801bdd6:	2a39      	cmp	r2, #57	@ 0x39
 801bdd8:	d107      	bne.n	801bdea <_dtoa_r+0x6da>
 801bdda:	459a      	cmp	sl, r3
 801bddc:	d1f8      	bne.n	801bdd0 <_dtoa_r+0x6c0>
 801bdde:	9a04      	ldr	r2, [sp, #16]
 801bde0:	3201      	adds	r2, #1
 801bde2:	9204      	str	r2, [sp, #16]
 801bde4:	2230      	movs	r2, #48	@ 0x30
 801bde6:	f88a 2000 	strb.w	r2, [sl]
 801bdea:	781a      	ldrb	r2, [r3, #0]
 801bdec:	3201      	adds	r2, #1
 801bdee:	701a      	strb	r2, [r3, #0]
 801bdf0:	e7bd      	b.n	801bd6e <_dtoa_r+0x65e>
 801bdf2:	4b7b      	ldr	r3, [pc, #492]	@ (801bfe0 <_dtoa_r+0x8d0>)
 801bdf4:	2200      	movs	r2, #0
 801bdf6:	f7e4 fbd7 	bl	80005a8 <__aeabi_dmul>
 801bdfa:	2200      	movs	r2, #0
 801bdfc:	2300      	movs	r3, #0
 801bdfe:	4604      	mov	r4, r0
 801be00:	460d      	mov	r5, r1
 801be02:	f7e4 fe39 	bl	8000a78 <__aeabi_dcmpeq>
 801be06:	2800      	cmp	r0, #0
 801be08:	f43f aebb 	beq.w	801bb82 <_dtoa_r+0x472>
 801be0c:	e6f0      	b.n	801bbf0 <_dtoa_r+0x4e0>
 801be0e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801be10:	2a00      	cmp	r2, #0
 801be12:	f000 80db 	beq.w	801bfcc <_dtoa_r+0x8bc>
 801be16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801be18:	2a01      	cmp	r2, #1
 801be1a:	f300 80bf 	bgt.w	801bf9c <_dtoa_r+0x88c>
 801be1e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801be20:	2a00      	cmp	r2, #0
 801be22:	f000 80b7 	beq.w	801bf94 <_dtoa_r+0x884>
 801be26:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801be2a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801be2c:	4646      	mov	r6, r8
 801be2e:	9a08      	ldr	r2, [sp, #32]
 801be30:	2101      	movs	r1, #1
 801be32:	441a      	add	r2, r3
 801be34:	4658      	mov	r0, fp
 801be36:	4498      	add	r8, r3
 801be38:	9208      	str	r2, [sp, #32]
 801be3a:	f000 ff01 	bl	801cc40 <__i2b>
 801be3e:	4605      	mov	r5, r0
 801be40:	b15e      	cbz	r6, 801be5a <_dtoa_r+0x74a>
 801be42:	9b08      	ldr	r3, [sp, #32]
 801be44:	2b00      	cmp	r3, #0
 801be46:	dd08      	ble.n	801be5a <_dtoa_r+0x74a>
 801be48:	42b3      	cmp	r3, r6
 801be4a:	9a08      	ldr	r2, [sp, #32]
 801be4c:	bfa8      	it	ge
 801be4e:	4633      	movge	r3, r6
 801be50:	eba8 0803 	sub.w	r8, r8, r3
 801be54:	1af6      	subs	r6, r6, r3
 801be56:	1ad3      	subs	r3, r2, r3
 801be58:	9308      	str	r3, [sp, #32]
 801be5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801be5c:	b1f3      	cbz	r3, 801be9c <_dtoa_r+0x78c>
 801be5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801be60:	2b00      	cmp	r3, #0
 801be62:	f000 80b7 	beq.w	801bfd4 <_dtoa_r+0x8c4>
 801be66:	b18c      	cbz	r4, 801be8c <_dtoa_r+0x77c>
 801be68:	4629      	mov	r1, r5
 801be6a:	4622      	mov	r2, r4
 801be6c:	4658      	mov	r0, fp
 801be6e:	f000 ffa7 	bl	801cdc0 <__pow5mult>
 801be72:	464a      	mov	r2, r9
 801be74:	4601      	mov	r1, r0
 801be76:	4605      	mov	r5, r0
 801be78:	4658      	mov	r0, fp
 801be7a:	f000 fef7 	bl	801cc6c <__multiply>
 801be7e:	4649      	mov	r1, r9
 801be80:	9004      	str	r0, [sp, #16]
 801be82:	4658      	mov	r0, fp
 801be84:	f000 fdde 	bl	801ca44 <_Bfree>
 801be88:	9b04      	ldr	r3, [sp, #16]
 801be8a:	4699      	mov	r9, r3
 801be8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801be8e:	1b1a      	subs	r2, r3, r4
 801be90:	d004      	beq.n	801be9c <_dtoa_r+0x78c>
 801be92:	4649      	mov	r1, r9
 801be94:	4658      	mov	r0, fp
 801be96:	f000 ff93 	bl	801cdc0 <__pow5mult>
 801be9a:	4681      	mov	r9, r0
 801be9c:	2101      	movs	r1, #1
 801be9e:	4658      	mov	r0, fp
 801bea0:	f000 fece 	bl	801cc40 <__i2b>
 801bea4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801bea6:	4604      	mov	r4, r0
 801bea8:	2b00      	cmp	r3, #0
 801beaa:	f000 81cf 	beq.w	801c24c <_dtoa_r+0xb3c>
 801beae:	461a      	mov	r2, r3
 801beb0:	4601      	mov	r1, r0
 801beb2:	4658      	mov	r0, fp
 801beb4:	f000 ff84 	bl	801cdc0 <__pow5mult>
 801beb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801beba:	2b01      	cmp	r3, #1
 801bebc:	4604      	mov	r4, r0
 801bebe:	f300 8095 	bgt.w	801bfec <_dtoa_r+0x8dc>
 801bec2:	9b02      	ldr	r3, [sp, #8]
 801bec4:	2b00      	cmp	r3, #0
 801bec6:	f040 8087 	bne.w	801bfd8 <_dtoa_r+0x8c8>
 801beca:	9b03      	ldr	r3, [sp, #12]
 801becc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801bed0:	2b00      	cmp	r3, #0
 801bed2:	f040 8089 	bne.w	801bfe8 <_dtoa_r+0x8d8>
 801bed6:	9b03      	ldr	r3, [sp, #12]
 801bed8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801bedc:	0d1b      	lsrs	r3, r3, #20
 801bede:	051b      	lsls	r3, r3, #20
 801bee0:	b12b      	cbz	r3, 801beee <_dtoa_r+0x7de>
 801bee2:	9b08      	ldr	r3, [sp, #32]
 801bee4:	3301      	adds	r3, #1
 801bee6:	9308      	str	r3, [sp, #32]
 801bee8:	f108 0801 	add.w	r8, r8, #1
 801beec:	2301      	movs	r3, #1
 801beee:	930a      	str	r3, [sp, #40]	@ 0x28
 801bef0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801bef2:	2b00      	cmp	r3, #0
 801bef4:	f000 81b0 	beq.w	801c258 <_dtoa_r+0xb48>
 801bef8:	6923      	ldr	r3, [r4, #16]
 801befa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801befe:	6918      	ldr	r0, [r3, #16]
 801bf00:	f000 fe52 	bl	801cba8 <__hi0bits>
 801bf04:	f1c0 0020 	rsb	r0, r0, #32
 801bf08:	9b08      	ldr	r3, [sp, #32]
 801bf0a:	4418      	add	r0, r3
 801bf0c:	f010 001f 	ands.w	r0, r0, #31
 801bf10:	d077      	beq.n	801c002 <_dtoa_r+0x8f2>
 801bf12:	f1c0 0320 	rsb	r3, r0, #32
 801bf16:	2b04      	cmp	r3, #4
 801bf18:	dd6b      	ble.n	801bff2 <_dtoa_r+0x8e2>
 801bf1a:	9b08      	ldr	r3, [sp, #32]
 801bf1c:	f1c0 001c 	rsb	r0, r0, #28
 801bf20:	4403      	add	r3, r0
 801bf22:	4480      	add	r8, r0
 801bf24:	4406      	add	r6, r0
 801bf26:	9308      	str	r3, [sp, #32]
 801bf28:	f1b8 0f00 	cmp.w	r8, #0
 801bf2c:	dd05      	ble.n	801bf3a <_dtoa_r+0x82a>
 801bf2e:	4649      	mov	r1, r9
 801bf30:	4642      	mov	r2, r8
 801bf32:	4658      	mov	r0, fp
 801bf34:	f000 ff9e 	bl	801ce74 <__lshift>
 801bf38:	4681      	mov	r9, r0
 801bf3a:	9b08      	ldr	r3, [sp, #32]
 801bf3c:	2b00      	cmp	r3, #0
 801bf3e:	dd05      	ble.n	801bf4c <_dtoa_r+0x83c>
 801bf40:	4621      	mov	r1, r4
 801bf42:	461a      	mov	r2, r3
 801bf44:	4658      	mov	r0, fp
 801bf46:	f000 ff95 	bl	801ce74 <__lshift>
 801bf4a:	4604      	mov	r4, r0
 801bf4c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801bf4e:	2b00      	cmp	r3, #0
 801bf50:	d059      	beq.n	801c006 <_dtoa_r+0x8f6>
 801bf52:	4621      	mov	r1, r4
 801bf54:	4648      	mov	r0, r9
 801bf56:	f000 fff9 	bl	801cf4c <__mcmp>
 801bf5a:	2800      	cmp	r0, #0
 801bf5c:	da53      	bge.n	801c006 <_dtoa_r+0x8f6>
 801bf5e:	1e7b      	subs	r3, r7, #1
 801bf60:	9304      	str	r3, [sp, #16]
 801bf62:	4649      	mov	r1, r9
 801bf64:	2300      	movs	r3, #0
 801bf66:	220a      	movs	r2, #10
 801bf68:	4658      	mov	r0, fp
 801bf6a:	f000 fd8d 	bl	801ca88 <__multadd>
 801bf6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801bf70:	4681      	mov	r9, r0
 801bf72:	2b00      	cmp	r3, #0
 801bf74:	f000 8172 	beq.w	801c25c <_dtoa_r+0xb4c>
 801bf78:	2300      	movs	r3, #0
 801bf7a:	4629      	mov	r1, r5
 801bf7c:	220a      	movs	r2, #10
 801bf7e:	4658      	mov	r0, fp
 801bf80:	f000 fd82 	bl	801ca88 <__multadd>
 801bf84:	9b00      	ldr	r3, [sp, #0]
 801bf86:	2b00      	cmp	r3, #0
 801bf88:	4605      	mov	r5, r0
 801bf8a:	dc67      	bgt.n	801c05c <_dtoa_r+0x94c>
 801bf8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bf8e:	2b02      	cmp	r3, #2
 801bf90:	dc41      	bgt.n	801c016 <_dtoa_r+0x906>
 801bf92:	e063      	b.n	801c05c <_dtoa_r+0x94c>
 801bf94:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801bf96:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801bf9a:	e746      	b.n	801be2a <_dtoa_r+0x71a>
 801bf9c:	9b07      	ldr	r3, [sp, #28]
 801bf9e:	1e5c      	subs	r4, r3, #1
 801bfa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801bfa2:	42a3      	cmp	r3, r4
 801bfa4:	bfbf      	itttt	lt
 801bfa6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 801bfa8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 801bfaa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 801bfac:	1ae3      	sublt	r3, r4, r3
 801bfae:	bfb4      	ite	lt
 801bfb0:	18d2      	addlt	r2, r2, r3
 801bfb2:	1b1c      	subge	r4, r3, r4
 801bfb4:	9b07      	ldr	r3, [sp, #28]
 801bfb6:	bfbc      	itt	lt
 801bfb8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 801bfba:	2400      	movlt	r4, #0
 801bfbc:	2b00      	cmp	r3, #0
 801bfbe:	bfb5      	itete	lt
 801bfc0:	eba8 0603 	sublt.w	r6, r8, r3
 801bfc4:	9b07      	ldrge	r3, [sp, #28]
 801bfc6:	2300      	movlt	r3, #0
 801bfc8:	4646      	movge	r6, r8
 801bfca:	e730      	b.n	801be2e <_dtoa_r+0x71e>
 801bfcc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801bfce:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 801bfd0:	4646      	mov	r6, r8
 801bfd2:	e735      	b.n	801be40 <_dtoa_r+0x730>
 801bfd4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801bfd6:	e75c      	b.n	801be92 <_dtoa_r+0x782>
 801bfd8:	2300      	movs	r3, #0
 801bfda:	e788      	b.n	801beee <_dtoa_r+0x7de>
 801bfdc:	3fe00000 	.word	0x3fe00000
 801bfe0:	40240000 	.word	0x40240000
 801bfe4:	40140000 	.word	0x40140000
 801bfe8:	9b02      	ldr	r3, [sp, #8]
 801bfea:	e780      	b.n	801beee <_dtoa_r+0x7de>
 801bfec:	2300      	movs	r3, #0
 801bfee:	930a      	str	r3, [sp, #40]	@ 0x28
 801bff0:	e782      	b.n	801bef8 <_dtoa_r+0x7e8>
 801bff2:	d099      	beq.n	801bf28 <_dtoa_r+0x818>
 801bff4:	9a08      	ldr	r2, [sp, #32]
 801bff6:	331c      	adds	r3, #28
 801bff8:	441a      	add	r2, r3
 801bffa:	4498      	add	r8, r3
 801bffc:	441e      	add	r6, r3
 801bffe:	9208      	str	r2, [sp, #32]
 801c000:	e792      	b.n	801bf28 <_dtoa_r+0x818>
 801c002:	4603      	mov	r3, r0
 801c004:	e7f6      	b.n	801bff4 <_dtoa_r+0x8e4>
 801c006:	9b07      	ldr	r3, [sp, #28]
 801c008:	9704      	str	r7, [sp, #16]
 801c00a:	2b00      	cmp	r3, #0
 801c00c:	dc20      	bgt.n	801c050 <_dtoa_r+0x940>
 801c00e:	9300      	str	r3, [sp, #0]
 801c010:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c012:	2b02      	cmp	r3, #2
 801c014:	dd1e      	ble.n	801c054 <_dtoa_r+0x944>
 801c016:	9b00      	ldr	r3, [sp, #0]
 801c018:	2b00      	cmp	r3, #0
 801c01a:	f47f aec0 	bne.w	801bd9e <_dtoa_r+0x68e>
 801c01e:	4621      	mov	r1, r4
 801c020:	2205      	movs	r2, #5
 801c022:	4658      	mov	r0, fp
 801c024:	f000 fd30 	bl	801ca88 <__multadd>
 801c028:	4601      	mov	r1, r0
 801c02a:	4604      	mov	r4, r0
 801c02c:	4648      	mov	r0, r9
 801c02e:	f000 ff8d 	bl	801cf4c <__mcmp>
 801c032:	2800      	cmp	r0, #0
 801c034:	f77f aeb3 	ble.w	801bd9e <_dtoa_r+0x68e>
 801c038:	4656      	mov	r6, sl
 801c03a:	2331      	movs	r3, #49	@ 0x31
 801c03c:	f806 3b01 	strb.w	r3, [r6], #1
 801c040:	9b04      	ldr	r3, [sp, #16]
 801c042:	3301      	adds	r3, #1
 801c044:	9304      	str	r3, [sp, #16]
 801c046:	e6ae      	b.n	801bda6 <_dtoa_r+0x696>
 801c048:	9c07      	ldr	r4, [sp, #28]
 801c04a:	9704      	str	r7, [sp, #16]
 801c04c:	4625      	mov	r5, r4
 801c04e:	e7f3      	b.n	801c038 <_dtoa_r+0x928>
 801c050:	9b07      	ldr	r3, [sp, #28]
 801c052:	9300      	str	r3, [sp, #0]
 801c054:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c056:	2b00      	cmp	r3, #0
 801c058:	f000 8104 	beq.w	801c264 <_dtoa_r+0xb54>
 801c05c:	2e00      	cmp	r6, #0
 801c05e:	dd05      	ble.n	801c06c <_dtoa_r+0x95c>
 801c060:	4629      	mov	r1, r5
 801c062:	4632      	mov	r2, r6
 801c064:	4658      	mov	r0, fp
 801c066:	f000 ff05 	bl	801ce74 <__lshift>
 801c06a:	4605      	mov	r5, r0
 801c06c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c06e:	2b00      	cmp	r3, #0
 801c070:	d05a      	beq.n	801c128 <_dtoa_r+0xa18>
 801c072:	6869      	ldr	r1, [r5, #4]
 801c074:	4658      	mov	r0, fp
 801c076:	f000 fca5 	bl	801c9c4 <_Balloc>
 801c07a:	4606      	mov	r6, r0
 801c07c:	b928      	cbnz	r0, 801c08a <_dtoa_r+0x97a>
 801c07e:	4b84      	ldr	r3, [pc, #528]	@ (801c290 <_dtoa_r+0xb80>)
 801c080:	4602      	mov	r2, r0
 801c082:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801c086:	f7ff bb5a 	b.w	801b73e <_dtoa_r+0x2e>
 801c08a:	692a      	ldr	r2, [r5, #16]
 801c08c:	3202      	adds	r2, #2
 801c08e:	0092      	lsls	r2, r2, #2
 801c090:	f105 010c 	add.w	r1, r5, #12
 801c094:	300c      	adds	r0, #12
 801c096:	f7ff fa78 	bl	801b58a <memcpy>
 801c09a:	2201      	movs	r2, #1
 801c09c:	4631      	mov	r1, r6
 801c09e:	4658      	mov	r0, fp
 801c0a0:	f000 fee8 	bl	801ce74 <__lshift>
 801c0a4:	f10a 0301 	add.w	r3, sl, #1
 801c0a8:	9307      	str	r3, [sp, #28]
 801c0aa:	9b00      	ldr	r3, [sp, #0]
 801c0ac:	4453      	add	r3, sl
 801c0ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 801c0b0:	9b02      	ldr	r3, [sp, #8]
 801c0b2:	f003 0301 	and.w	r3, r3, #1
 801c0b6:	462f      	mov	r7, r5
 801c0b8:	930a      	str	r3, [sp, #40]	@ 0x28
 801c0ba:	4605      	mov	r5, r0
 801c0bc:	9b07      	ldr	r3, [sp, #28]
 801c0be:	4621      	mov	r1, r4
 801c0c0:	3b01      	subs	r3, #1
 801c0c2:	4648      	mov	r0, r9
 801c0c4:	9300      	str	r3, [sp, #0]
 801c0c6:	f7ff fa9b 	bl	801b600 <quorem>
 801c0ca:	4639      	mov	r1, r7
 801c0cc:	9002      	str	r0, [sp, #8]
 801c0ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801c0d2:	4648      	mov	r0, r9
 801c0d4:	f000 ff3a 	bl	801cf4c <__mcmp>
 801c0d8:	462a      	mov	r2, r5
 801c0da:	9008      	str	r0, [sp, #32]
 801c0dc:	4621      	mov	r1, r4
 801c0de:	4658      	mov	r0, fp
 801c0e0:	f000 ff50 	bl	801cf84 <__mdiff>
 801c0e4:	68c2      	ldr	r2, [r0, #12]
 801c0e6:	4606      	mov	r6, r0
 801c0e8:	bb02      	cbnz	r2, 801c12c <_dtoa_r+0xa1c>
 801c0ea:	4601      	mov	r1, r0
 801c0ec:	4648      	mov	r0, r9
 801c0ee:	f000 ff2d 	bl	801cf4c <__mcmp>
 801c0f2:	4602      	mov	r2, r0
 801c0f4:	4631      	mov	r1, r6
 801c0f6:	4658      	mov	r0, fp
 801c0f8:	920e      	str	r2, [sp, #56]	@ 0x38
 801c0fa:	f000 fca3 	bl	801ca44 <_Bfree>
 801c0fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c100:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801c102:	9e07      	ldr	r6, [sp, #28]
 801c104:	ea43 0102 	orr.w	r1, r3, r2
 801c108:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c10a:	4319      	orrs	r1, r3
 801c10c:	d110      	bne.n	801c130 <_dtoa_r+0xa20>
 801c10e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801c112:	d029      	beq.n	801c168 <_dtoa_r+0xa58>
 801c114:	9b08      	ldr	r3, [sp, #32]
 801c116:	2b00      	cmp	r3, #0
 801c118:	dd02      	ble.n	801c120 <_dtoa_r+0xa10>
 801c11a:	9b02      	ldr	r3, [sp, #8]
 801c11c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 801c120:	9b00      	ldr	r3, [sp, #0]
 801c122:	f883 8000 	strb.w	r8, [r3]
 801c126:	e63f      	b.n	801bda8 <_dtoa_r+0x698>
 801c128:	4628      	mov	r0, r5
 801c12a:	e7bb      	b.n	801c0a4 <_dtoa_r+0x994>
 801c12c:	2201      	movs	r2, #1
 801c12e:	e7e1      	b.n	801c0f4 <_dtoa_r+0x9e4>
 801c130:	9b08      	ldr	r3, [sp, #32]
 801c132:	2b00      	cmp	r3, #0
 801c134:	db04      	blt.n	801c140 <_dtoa_r+0xa30>
 801c136:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801c138:	430b      	orrs	r3, r1
 801c13a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c13c:	430b      	orrs	r3, r1
 801c13e:	d120      	bne.n	801c182 <_dtoa_r+0xa72>
 801c140:	2a00      	cmp	r2, #0
 801c142:	dded      	ble.n	801c120 <_dtoa_r+0xa10>
 801c144:	4649      	mov	r1, r9
 801c146:	2201      	movs	r2, #1
 801c148:	4658      	mov	r0, fp
 801c14a:	f000 fe93 	bl	801ce74 <__lshift>
 801c14e:	4621      	mov	r1, r4
 801c150:	4681      	mov	r9, r0
 801c152:	f000 fefb 	bl	801cf4c <__mcmp>
 801c156:	2800      	cmp	r0, #0
 801c158:	dc03      	bgt.n	801c162 <_dtoa_r+0xa52>
 801c15a:	d1e1      	bne.n	801c120 <_dtoa_r+0xa10>
 801c15c:	f018 0f01 	tst.w	r8, #1
 801c160:	d0de      	beq.n	801c120 <_dtoa_r+0xa10>
 801c162:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801c166:	d1d8      	bne.n	801c11a <_dtoa_r+0xa0a>
 801c168:	9a00      	ldr	r2, [sp, #0]
 801c16a:	2339      	movs	r3, #57	@ 0x39
 801c16c:	7013      	strb	r3, [r2, #0]
 801c16e:	4633      	mov	r3, r6
 801c170:	461e      	mov	r6, r3
 801c172:	3b01      	subs	r3, #1
 801c174:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801c178:	2a39      	cmp	r2, #57	@ 0x39
 801c17a:	d052      	beq.n	801c222 <_dtoa_r+0xb12>
 801c17c:	3201      	adds	r2, #1
 801c17e:	701a      	strb	r2, [r3, #0]
 801c180:	e612      	b.n	801bda8 <_dtoa_r+0x698>
 801c182:	2a00      	cmp	r2, #0
 801c184:	dd07      	ble.n	801c196 <_dtoa_r+0xa86>
 801c186:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801c18a:	d0ed      	beq.n	801c168 <_dtoa_r+0xa58>
 801c18c:	9a00      	ldr	r2, [sp, #0]
 801c18e:	f108 0301 	add.w	r3, r8, #1
 801c192:	7013      	strb	r3, [r2, #0]
 801c194:	e608      	b.n	801bda8 <_dtoa_r+0x698>
 801c196:	9b07      	ldr	r3, [sp, #28]
 801c198:	9a07      	ldr	r2, [sp, #28]
 801c19a:	f803 8c01 	strb.w	r8, [r3, #-1]
 801c19e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c1a0:	4293      	cmp	r3, r2
 801c1a2:	d028      	beq.n	801c1f6 <_dtoa_r+0xae6>
 801c1a4:	4649      	mov	r1, r9
 801c1a6:	2300      	movs	r3, #0
 801c1a8:	220a      	movs	r2, #10
 801c1aa:	4658      	mov	r0, fp
 801c1ac:	f000 fc6c 	bl	801ca88 <__multadd>
 801c1b0:	42af      	cmp	r7, r5
 801c1b2:	4681      	mov	r9, r0
 801c1b4:	f04f 0300 	mov.w	r3, #0
 801c1b8:	f04f 020a 	mov.w	r2, #10
 801c1bc:	4639      	mov	r1, r7
 801c1be:	4658      	mov	r0, fp
 801c1c0:	d107      	bne.n	801c1d2 <_dtoa_r+0xac2>
 801c1c2:	f000 fc61 	bl	801ca88 <__multadd>
 801c1c6:	4607      	mov	r7, r0
 801c1c8:	4605      	mov	r5, r0
 801c1ca:	9b07      	ldr	r3, [sp, #28]
 801c1cc:	3301      	adds	r3, #1
 801c1ce:	9307      	str	r3, [sp, #28]
 801c1d0:	e774      	b.n	801c0bc <_dtoa_r+0x9ac>
 801c1d2:	f000 fc59 	bl	801ca88 <__multadd>
 801c1d6:	4629      	mov	r1, r5
 801c1d8:	4607      	mov	r7, r0
 801c1da:	2300      	movs	r3, #0
 801c1dc:	220a      	movs	r2, #10
 801c1de:	4658      	mov	r0, fp
 801c1e0:	f000 fc52 	bl	801ca88 <__multadd>
 801c1e4:	4605      	mov	r5, r0
 801c1e6:	e7f0      	b.n	801c1ca <_dtoa_r+0xaba>
 801c1e8:	9b00      	ldr	r3, [sp, #0]
 801c1ea:	2b00      	cmp	r3, #0
 801c1ec:	bfcc      	ite	gt
 801c1ee:	461e      	movgt	r6, r3
 801c1f0:	2601      	movle	r6, #1
 801c1f2:	4456      	add	r6, sl
 801c1f4:	2700      	movs	r7, #0
 801c1f6:	4649      	mov	r1, r9
 801c1f8:	2201      	movs	r2, #1
 801c1fa:	4658      	mov	r0, fp
 801c1fc:	f000 fe3a 	bl	801ce74 <__lshift>
 801c200:	4621      	mov	r1, r4
 801c202:	4681      	mov	r9, r0
 801c204:	f000 fea2 	bl	801cf4c <__mcmp>
 801c208:	2800      	cmp	r0, #0
 801c20a:	dcb0      	bgt.n	801c16e <_dtoa_r+0xa5e>
 801c20c:	d102      	bne.n	801c214 <_dtoa_r+0xb04>
 801c20e:	f018 0f01 	tst.w	r8, #1
 801c212:	d1ac      	bne.n	801c16e <_dtoa_r+0xa5e>
 801c214:	4633      	mov	r3, r6
 801c216:	461e      	mov	r6, r3
 801c218:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801c21c:	2a30      	cmp	r2, #48	@ 0x30
 801c21e:	d0fa      	beq.n	801c216 <_dtoa_r+0xb06>
 801c220:	e5c2      	b.n	801bda8 <_dtoa_r+0x698>
 801c222:	459a      	cmp	sl, r3
 801c224:	d1a4      	bne.n	801c170 <_dtoa_r+0xa60>
 801c226:	9b04      	ldr	r3, [sp, #16]
 801c228:	3301      	adds	r3, #1
 801c22a:	9304      	str	r3, [sp, #16]
 801c22c:	2331      	movs	r3, #49	@ 0x31
 801c22e:	f88a 3000 	strb.w	r3, [sl]
 801c232:	e5b9      	b.n	801bda8 <_dtoa_r+0x698>
 801c234:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801c236:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801c294 <_dtoa_r+0xb84>
 801c23a:	b11b      	cbz	r3, 801c244 <_dtoa_r+0xb34>
 801c23c:	f10a 0308 	add.w	r3, sl, #8
 801c240:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801c242:	6013      	str	r3, [r2, #0]
 801c244:	4650      	mov	r0, sl
 801c246:	b019      	add	sp, #100	@ 0x64
 801c248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c24c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c24e:	2b01      	cmp	r3, #1
 801c250:	f77f ae37 	ble.w	801bec2 <_dtoa_r+0x7b2>
 801c254:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c256:	930a      	str	r3, [sp, #40]	@ 0x28
 801c258:	2001      	movs	r0, #1
 801c25a:	e655      	b.n	801bf08 <_dtoa_r+0x7f8>
 801c25c:	9b00      	ldr	r3, [sp, #0]
 801c25e:	2b00      	cmp	r3, #0
 801c260:	f77f aed6 	ble.w	801c010 <_dtoa_r+0x900>
 801c264:	4656      	mov	r6, sl
 801c266:	4621      	mov	r1, r4
 801c268:	4648      	mov	r0, r9
 801c26a:	f7ff f9c9 	bl	801b600 <quorem>
 801c26e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801c272:	f806 8b01 	strb.w	r8, [r6], #1
 801c276:	9b00      	ldr	r3, [sp, #0]
 801c278:	eba6 020a 	sub.w	r2, r6, sl
 801c27c:	4293      	cmp	r3, r2
 801c27e:	ddb3      	ble.n	801c1e8 <_dtoa_r+0xad8>
 801c280:	4649      	mov	r1, r9
 801c282:	2300      	movs	r3, #0
 801c284:	220a      	movs	r2, #10
 801c286:	4658      	mov	r0, fp
 801c288:	f000 fbfe 	bl	801ca88 <__multadd>
 801c28c:	4681      	mov	r9, r0
 801c28e:	e7ea      	b.n	801c266 <_dtoa_r+0xb56>
 801c290:	080220ec 	.word	0x080220ec
 801c294:	08022087 	.word	0x08022087

0801c298 <_free_r>:
 801c298:	b538      	push	{r3, r4, r5, lr}
 801c29a:	4605      	mov	r5, r0
 801c29c:	2900      	cmp	r1, #0
 801c29e:	d041      	beq.n	801c324 <_free_r+0x8c>
 801c2a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c2a4:	1f0c      	subs	r4, r1, #4
 801c2a6:	2b00      	cmp	r3, #0
 801c2a8:	bfb8      	it	lt
 801c2aa:	18e4      	addlt	r4, r4, r3
 801c2ac:	f7fd f98c 	bl	80195c8 <__malloc_lock>
 801c2b0:	4a1d      	ldr	r2, [pc, #116]	@ (801c328 <_free_r+0x90>)
 801c2b2:	6813      	ldr	r3, [r2, #0]
 801c2b4:	b933      	cbnz	r3, 801c2c4 <_free_r+0x2c>
 801c2b6:	6063      	str	r3, [r4, #4]
 801c2b8:	6014      	str	r4, [r2, #0]
 801c2ba:	4628      	mov	r0, r5
 801c2bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c2c0:	f7fd b988 	b.w	80195d4 <__malloc_unlock>
 801c2c4:	42a3      	cmp	r3, r4
 801c2c6:	d908      	bls.n	801c2da <_free_r+0x42>
 801c2c8:	6820      	ldr	r0, [r4, #0]
 801c2ca:	1821      	adds	r1, r4, r0
 801c2cc:	428b      	cmp	r3, r1
 801c2ce:	bf01      	itttt	eq
 801c2d0:	6819      	ldreq	r1, [r3, #0]
 801c2d2:	685b      	ldreq	r3, [r3, #4]
 801c2d4:	1809      	addeq	r1, r1, r0
 801c2d6:	6021      	streq	r1, [r4, #0]
 801c2d8:	e7ed      	b.n	801c2b6 <_free_r+0x1e>
 801c2da:	461a      	mov	r2, r3
 801c2dc:	685b      	ldr	r3, [r3, #4]
 801c2de:	b10b      	cbz	r3, 801c2e4 <_free_r+0x4c>
 801c2e0:	42a3      	cmp	r3, r4
 801c2e2:	d9fa      	bls.n	801c2da <_free_r+0x42>
 801c2e4:	6811      	ldr	r1, [r2, #0]
 801c2e6:	1850      	adds	r0, r2, r1
 801c2e8:	42a0      	cmp	r0, r4
 801c2ea:	d10b      	bne.n	801c304 <_free_r+0x6c>
 801c2ec:	6820      	ldr	r0, [r4, #0]
 801c2ee:	4401      	add	r1, r0
 801c2f0:	1850      	adds	r0, r2, r1
 801c2f2:	4283      	cmp	r3, r0
 801c2f4:	6011      	str	r1, [r2, #0]
 801c2f6:	d1e0      	bne.n	801c2ba <_free_r+0x22>
 801c2f8:	6818      	ldr	r0, [r3, #0]
 801c2fa:	685b      	ldr	r3, [r3, #4]
 801c2fc:	6053      	str	r3, [r2, #4]
 801c2fe:	4408      	add	r0, r1
 801c300:	6010      	str	r0, [r2, #0]
 801c302:	e7da      	b.n	801c2ba <_free_r+0x22>
 801c304:	d902      	bls.n	801c30c <_free_r+0x74>
 801c306:	230c      	movs	r3, #12
 801c308:	602b      	str	r3, [r5, #0]
 801c30a:	e7d6      	b.n	801c2ba <_free_r+0x22>
 801c30c:	6820      	ldr	r0, [r4, #0]
 801c30e:	1821      	adds	r1, r4, r0
 801c310:	428b      	cmp	r3, r1
 801c312:	bf04      	itt	eq
 801c314:	6819      	ldreq	r1, [r3, #0]
 801c316:	685b      	ldreq	r3, [r3, #4]
 801c318:	6063      	str	r3, [r4, #4]
 801c31a:	bf04      	itt	eq
 801c31c:	1809      	addeq	r1, r1, r0
 801c31e:	6021      	streq	r1, [r4, #0]
 801c320:	6054      	str	r4, [r2, #4]
 801c322:	e7ca      	b.n	801c2ba <_free_r+0x22>
 801c324:	bd38      	pop	{r3, r4, r5, pc}
 801c326:	bf00      	nop
 801c328:	20002ff0 	.word	0x20002ff0

0801c32c <rshift>:
 801c32c:	6903      	ldr	r3, [r0, #16]
 801c32e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801c332:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801c336:	ea4f 1261 	mov.w	r2, r1, asr #5
 801c33a:	f100 0414 	add.w	r4, r0, #20
 801c33e:	dd45      	ble.n	801c3cc <rshift+0xa0>
 801c340:	f011 011f 	ands.w	r1, r1, #31
 801c344:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801c348:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801c34c:	d10c      	bne.n	801c368 <rshift+0x3c>
 801c34e:	f100 0710 	add.w	r7, r0, #16
 801c352:	4629      	mov	r1, r5
 801c354:	42b1      	cmp	r1, r6
 801c356:	d334      	bcc.n	801c3c2 <rshift+0x96>
 801c358:	1a9b      	subs	r3, r3, r2
 801c35a:	009b      	lsls	r3, r3, #2
 801c35c:	1eea      	subs	r2, r5, #3
 801c35e:	4296      	cmp	r6, r2
 801c360:	bf38      	it	cc
 801c362:	2300      	movcc	r3, #0
 801c364:	4423      	add	r3, r4
 801c366:	e015      	b.n	801c394 <rshift+0x68>
 801c368:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801c36c:	f1c1 0820 	rsb	r8, r1, #32
 801c370:	40cf      	lsrs	r7, r1
 801c372:	f105 0e04 	add.w	lr, r5, #4
 801c376:	46a1      	mov	r9, r4
 801c378:	4576      	cmp	r6, lr
 801c37a:	46f4      	mov	ip, lr
 801c37c:	d815      	bhi.n	801c3aa <rshift+0x7e>
 801c37e:	1a9a      	subs	r2, r3, r2
 801c380:	0092      	lsls	r2, r2, #2
 801c382:	3a04      	subs	r2, #4
 801c384:	3501      	adds	r5, #1
 801c386:	42ae      	cmp	r6, r5
 801c388:	bf38      	it	cc
 801c38a:	2200      	movcc	r2, #0
 801c38c:	18a3      	adds	r3, r4, r2
 801c38e:	50a7      	str	r7, [r4, r2]
 801c390:	b107      	cbz	r7, 801c394 <rshift+0x68>
 801c392:	3304      	adds	r3, #4
 801c394:	1b1a      	subs	r2, r3, r4
 801c396:	42a3      	cmp	r3, r4
 801c398:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801c39c:	bf08      	it	eq
 801c39e:	2300      	moveq	r3, #0
 801c3a0:	6102      	str	r2, [r0, #16]
 801c3a2:	bf08      	it	eq
 801c3a4:	6143      	streq	r3, [r0, #20]
 801c3a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c3aa:	f8dc c000 	ldr.w	ip, [ip]
 801c3ae:	fa0c fc08 	lsl.w	ip, ip, r8
 801c3b2:	ea4c 0707 	orr.w	r7, ip, r7
 801c3b6:	f849 7b04 	str.w	r7, [r9], #4
 801c3ba:	f85e 7b04 	ldr.w	r7, [lr], #4
 801c3be:	40cf      	lsrs	r7, r1
 801c3c0:	e7da      	b.n	801c378 <rshift+0x4c>
 801c3c2:	f851 cb04 	ldr.w	ip, [r1], #4
 801c3c6:	f847 cf04 	str.w	ip, [r7, #4]!
 801c3ca:	e7c3      	b.n	801c354 <rshift+0x28>
 801c3cc:	4623      	mov	r3, r4
 801c3ce:	e7e1      	b.n	801c394 <rshift+0x68>

0801c3d0 <__hexdig_fun>:
 801c3d0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801c3d4:	2b09      	cmp	r3, #9
 801c3d6:	d802      	bhi.n	801c3de <__hexdig_fun+0xe>
 801c3d8:	3820      	subs	r0, #32
 801c3da:	b2c0      	uxtb	r0, r0
 801c3dc:	4770      	bx	lr
 801c3de:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801c3e2:	2b05      	cmp	r3, #5
 801c3e4:	d801      	bhi.n	801c3ea <__hexdig_fun+0x1a>
 801c3e6:	3847      	subs	r0, #71	@ 0x47
 801c3e8:	e7f7      	b.n	801c3da <__hexdig_fun+0xa>
 801c3ea:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801c3ee:	2b05      	cmp	r3, #5
 801c3f0:	d801      	bhi.n	801c3f6 <__hexdig_fun+0x26>
 801c3f2:	3827      	subs	r0, #39	@ 0x27
 801c3f4:	e7f1      	b.n	801c3da <__hexdig_fun+0xa>
 801c3f6:	2000      	movs	r0, #0
 801c3f8:	4770      	bx	lr
	...

0801c3fc <__gethex>:
 801c3fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c400:	b085      	sub	sp, #20
 801c402:	468a      	mov	sl, r1
 801c404:	9302      	str	r3, [sp, #8]
 801c406:	680b      	ldr	r3, [r1, #0]
 801c408:	9001      	str	r0, [sp, #4]
 801c40a:	4690      	mov	r8, r2
 801c40c:	1c9c      	adds	r4, r3, #2
 801c40e:	46a1      	mov	r9, r4
 801c410:	f814 0b01 	ldrb.w	r0, [r4], #1
 801c414:	2830      	cmp	r0, #48	@ 0x30
 801c416:	d0fa      	beq.n	801c40e <__gethex+0x12>
 801c418:	eba9 0303 	sub.w	r3, r9, r3
 801c41c:	f1a3 0b02 	sub.w	fp, r3, #2
 801c420:	f7ff ffd6 	bl	801c3d0 <__hexdig_fun>
 801c424:	4605      	mov	r5, r0
 801c426:	2800      	cmp	r0, #0
 801c428:	d168      	bne.n	801c4fc <__gethex+0x100>
 801c42a:	49a0      	ldr	r1, [pc, #640]	@ (801c6ac <__gethex+0x2b0>)
 801c42c:	2201      	movs	r2, #1
 801c42e:	4648      	mov	r0, r9
 801c430:	f7fe ff97 	bl	801b362 <strncmp>
 801c434:	4607      	mov	r7, r0
 801c436:	2800      	cmp	r0, #0
 801c438:	d167      	bne.n	801c50a <__gethex+0x10e>
 801c43a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801c43e:	4626      	mov	r6, r4
 801c440:	f7ff ffc6 	bl	801c3d0 <__hexdig_fun>
 801c444:	2800      	cmp	r0, #0
 801c446:	d062      	beq.n	801c50e <__gethex+0x112>
 801c448:	4623      	mov	r3, r4
 801c44a:	7818      	ldrb	r0, [r3, #0]
 801c44c:	2830      	cmp	r0, #48	@ 0x30
 801c44e:	4699      	mov	r9, r3
 801c450:	f103 0301 	add.w	r3, r3, #1
 801c454:	d0f9      	beq.n	801c44a <__gethex+0x4e>
 801c456:	f7ff ffbb 	bl	801c3d0 <__hexdig_fun>
 801c45a:	fab0 f580 	clz	r5, r0
 801c45e:	096d      	lsrs	r5, r5, #5
 801c460:	f04f 0b01 	mov.w	fp, #1
 801c464:	464a      	mov	r2, r9
 801c466:	4616      	mov	r6, r2
 801c468:	3201      	adds	r2, #1
 801c46a:	7830      	ldrb	r0, [r6, #0]
 801c46c:	f7ff ffb0 	bl	801c3d0 <__hexdig_fun>
 801c470:	2800      	cmp	r0, #0
 801c472:	d1f8      	bne.n	801c466 <__gethex+0x6a>
 801c474:	498d      	ldr	r1, [pc, #564]	@ (801c6ac <__gethex+0x2b0>)
 801c476:	2201      	movs	r2, #1
 801c478:	4630      	mov	r0, r6
 801c47a:	f7fe ff72 	bl	801b362 <strncmp>
 801c47e:	2800      	cmp	r0, #0
 801c480:	d13f      	bne.n	801c502 <__gethex+0x106>
 801c482:	b944      	cbnz	r4, 801c496 <__gethex+0x9a>
 801c484:	1c74      	adds	r4, r6, #1
 801c486:	4622      	mov	r2, r4
 801c488:	4616      	mov	r6, r2
 801c48a:	3201      	adds	r2, #1
 801c48c:	7830      	ldrb	r0, [r6, #0]
 801c48e:	f7ff ff9f 	bl	801c3d0 <__hexdig_fun>
 801c492:	2800      	cmp	r0, #0
 801c494:	d1f8      	bne.n	801c488 <__gethex+0x8c>
 801c496:	1ba4      	subs	r4, r4, r6
 801c498:	00a7      	lsls	r7, r4, #2
 801c49a:	7833      	ldrb	r3, [r6, #0]
 801c49c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801c4a0:	2b50      	cmp	r3, #80	@ 0x50
 801c4a2:	d13e      	bne.n	801c522 <__gethex+0x126>
 801c4a4:	7873      	ldrb	r3, [r6, #1]
 801c4a6:	2b2b      	cmp	r3, #43	@ 0x2b
 801c4a8:	d033      	beq.n	801c512 <__gethex+0x116>
 801c4aa:	2b2d      	cmp	r3, #45	@ 0x2d
 801c4ac:	d034      	beq.n	801c518 <__gethex+0x11c>
 801c4ae:	1c71      	adds	r1, r6, #1
 801c4b0:	2400      	movs	r4, #0
 801c4b2:	7808      	ldrb	r0, [r1, #0]
 801c4b4:	f7ff ff8c 	bl	801c3d0 <__hexdig_fun>
 801c4b8:	1e43      	subs	r3, r0, #1
 801c4ba:	b2db      	uxtb	r3, r3
 801c4bc:	2b18      	cmp	r3, #24
 801c4be:	d830      	bhi.n	801c522 <__gethex+0x126>
 801c4c0:	f1a0 0210 	sub.w	r2, r0, #16
 801c4c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801c4c8:	f7ff ff82 	bl	801c3d0 <__hexdig_fun>
 801c4cc:	f100 3cff 	add.w	ip, r0, #4294967295
 801c4d0:	fa5f fc8c 	uxtb.w	ip, ip
 801c4d4:	f1bc 0f18 	cmp.w	ip, #24
 801c4d8:	f04f 030a 	mov.w	r3, #10
 801c4dc:	d91e      	bls.n	801c51c <__gethex+0x120>
 801c4de:	b104      	cbz	r4, 801c4e2 <__gethex+0xe6>
 801c4e0:	4252      	negs	r2, r2
 801c4e2:	4417      	add	r7, r2
 801c4e4:	f8ca 1000 	str.w	r1, [sl]
 801c4e8:	b1ed      	cbz	r5, 801c526 <__gethex+0x12a>
 801c4ea:	f1bb 0f00 	cmp.w	fp, #0
 801c4ee:	bf0c      	ite	eq
 801c4f0:	2506      	moveq	r5, #6
 801c4f2:	2500      	movne	r5, #0
 801c4f4:	4628      	mov	r0, r5
 801c4f6:	b005      	add	sp, #20
 801c4f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c4fc:	2500      	movs	r5, #0
 801c4fe:	462c      	mov	r4, r5
 801c500:	e7b0      	b.n	801c464 <__gethex+0x68>
 801c502:	2c00      	cmp	r4, #0
 801c504:	d1c7      	bne.n	801c496 <__gethex+0x9a>
 801c506:	4627      	mov	r7, r4
 801c508:	e7c7      	b.n	801c49a <__gethex+0x9e>
 801c50a:	464e      	mov	r6, r9
 801c50c:	462f      	mov	r7, r5
 801c50e:	2501      	movs	r5, #1
 801c510:	e7c3      	b.n	801c49a <__gethex+0x9e>
 801c512:	2400      	movs	r4, #0
 801c514:	1cb1      	adds	r1, r6, #2
 801c516:	e7cc      	b.n	801c4b2 <__gethex+0xb6>
 801c518:	2401      	movs	r4, #1
 801c51a:	e7fb      	b.n	801c514 <__gethex+0x118>
 801c51c:	fb03 0002 	mla	r0, r3, r2, r0
 801c520:	e7ce      	b.n	801c4c0 <__gethex+0xc4>
 801c522:	4631      	mov	r1, r6
 801c524:	e7de      	b.n	801c4e4 <__gethex+0xe8>
 801c526:	eba6 0309 	sub.w	r3, r6, r9
 801c52a:	3b01      	subs	r3, #1
 801c52c:	4629      	mov	r1, r5
 801c52e:	2b07      	cmp	r3, #7
 801c530:	dc0a      	bgt.n	801c548 <__gethex+0x14c>
 801c532:	9801      	ldr	r0, [sp, #4]
 801c534:	f000 fa46 	bl	801c9c4 <_Balloc>
 801c538:	4604      	mov	r4, r0
 801c53a:	b940      	cbnz	r0, 801c54e <__gethex+0x152>
 801c53c:	4b5c      	ldr	r3, [pc, #368]	@ (801c6b0 <__gethex+0x2b4>)
 801c53e:	4602      	mov	r2, r0
 801c540:	21e4      	movs	r1, #228	@ 0xe4
 801c542:	485c      	ldr	r0, [pc, #368]	@ (801c6b4 <__gethex+0x2b8>)
 801c544:	f7ff f83e 	bl	801b5c4 <__assert_func>
 801c548:	3101      	adds	r1, #1
 801c54a:	105b      	asrs	r3, r3, #1
 801c54c:	e7ef      	b.n	801c52e <__gethex+0x132>
 801c54e:	f100 0a14 	add.w	sl, r0, #20
 801c552:	2300      	movs	r3, #0
 801c554:	4655      	mov	r5, sl
 801c556:	469b      	mov	fp, r3
 801c558:	45b1      	cmp	r9, r6
 801c55a:	d337      	bcc.n	801c5cc <__gethex+0x1d0>
 801c55c:	f845 bb04 	str.w	fp, [r5], #4
 801c560:	eba5 050a 	sub.w	r5, r5, sl
 801c564:	10ad      	asrs	r5, r5, #2
 801c566:	6125      	str	r5, [r4, #16]
 801c568:	4658      	mov	r0, fp
 801c56a:	f000 fb1d 	bl	801cba8 <__hi0bits>
 801c56e:	016d      	lsls	r5, r5, #5
 801c570:	f8d8 6000 	ldr.w	r6, [r8]
 801c574:	1a2d      	subs	r5, r5, r0
 801c576:	42b5      	cmp	r5, r6
 801c578:	dd54      	ble.n	801c624 <__gethex+0x228>
 801c57a:	1bad      	subs	r5, r5, r6
 801c57c:	4629      	mov	r1, r5
 801c57e:	4620      	mov	r0, r4
 801c580:	f000 feb1 	bl	801d2e6 <__any_on>
 801c584:	4681      	mov	r9, r0
 801c586:	b178      	cbz	r0, 801c5a8 <__gethex+0x1ac>
 801c588:	1e6b      	subs	r3, r5, #1
 801c58a:	1159      	asrs	r1, r3, #5
 801c58c:	f003 021f 	and.w	r2, r3, #31
 801c590:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801c594:	f04f 0901 	mov.w	r9, #1
 801c598:	fa09 f202 	lsl.w	r2, r9, r2
 801c59c:	420a      	tst	r2, r1
 801c59e:	d003      	beq.n	801c5a8 <__gethex+0x1ac>
 801c5a0:	454b      	cmp	r3, r9
 801c5a2:	dc36      	bgt.n	801c612 <__gethex+0x216>
 801c5a4:	f04f 0902 	mov.w	r9, #2
 801c5a8:	4629      	mov	r1, r5
 801c5aa:	4620      	mov	r0, r4
 801c5ac:	f7ff febe 	bl	801c32c <rshift>
 801c5b0:	442f      	add	r7, r5
 801c5b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801c5b6:	42bb      	cmp	r3, r7
 801c5b8:	da42      	bge.n	801c640 <__gethex+0x244>
 801c5ba:	9801      	ldr	r0, [sp, #4]
 801c5bc:	4621      	mov	r1, r4
 801c5be:	f000 fa41 	bl	801ca44 <_Bfree>
 801c5c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801c5c4:	2300      	movs	r3, #0
 801c5c6:	6013      	str	r3, [r2, #0]
 801c5c8:	25a3      	movs	r5, #163	@ 0xa3
 801c5ca:	e793      	b.n	801c4f4 <__gethex+0xf8>
 801c5cc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801c5d0:	2a2e      	cmp	r2, #46	@ 0x2e
 801c5d2:	d012      	beq.n	801c5fa <__gethex+0x1fe>
 801c5d4:	2b20      	cmp	r3, #32
 801c5d6:	d104      	bne.n	801c5e2 <__gethex+0x1e6>
 801c5d8:	f845 bb04 	str.w	fp, [r5], #4
 801c5dc:	f04f 0b00 	mov.w	fp, #0
 801c5e0:	465b      	mov	r3, fp
 801c5e2:	7830      	ldrb	r0, [r6, #0]
 801c5e4:	9303      	str	r3, [sp, #12]
 801c5e6:	f7ff fef3 	bl	801c3d0 <__hexdig_fun>
 801c5ea:	9b03      	ldr	r3, [sp, #12]
 801c5ec:	f000 000f 	and.w	r0, r0, #15
 801c5f0:	4098      	lsls	r0, r3
 801c5f2:	ea4b 0b00 	orr.w	fp, fp, r0
 801c5f6:	3304      	adds	r3, #4
 801c5f8:	e7ae      	b.n	801c558 <__gethex+0x15c>
 801c5fa:	45b1      	cmp	r9, r6
 801c5fc:	d8ea      	bhi.n	801c5d4 <__gethex+0x1d8>
 801c5fe:	492b      	ldr	r1, [pc, #172]	@ (801c6ac <__gethex+0x2b0>)
 801c600:	9303      	str	r3, [sp, #12]
 801c602:	2201      	movs	r2, #1
 801c604:	4630      	mov	r0, r6
 801c606:	f7fe feac 	bl	801b362 <strncmp>
 801c60a:	9b03      	ldr	r3, [sp, #12]
 801c60c:	2800      	cmp	r0, #0
 801c60e:	d1e1      	bne.n	801c5d4 <__gethex+0x1d8>
 801c610:	e7a2      	b.n	801c558 <__gethex+0x15c>
 801c612:	1ea9      	subs	r1, r5, #2
 801c614:	4620      	mov	r0, r4
 801c616:	f000 fe66 	bl	801d2e6 <__any_on>
 801c61a:	2800      	cmp	r0, #0
 801c61c:	d0c2      	beq.n	801c5a4 <__gethex+0x1a8>
 801c61e:	f04f 0903 	mov.w	r9, #3
 801c622:	e7c1      	b.n	801c5a8 <__gethex+0x1ac>
 801c624:	da09      	bge.n	801c63a <__gethex+0x23e>
 801c626:	1b75      	subs	r5, r6, r5
 801c628:	4621      	mov	r1, r4
 801c62a:	9801      	ldr	r0, [sp, #4]
 801c62c:	462a      	mov	r2, r5
 801c62e:	f000 fc21 	bl	801ce74 <__lshift>
 801c632:	1b7f      	subs	r7, r7, r5
 801c634:	4604      	mov	r4, r0
 801c636:	f100 0a14 	add.w	sl, r0, #20
 801c63a:	f04f 0900 	mov.w	r9, #0
 801c63e:	e7b8      	b.n	801c5b2 <__gethex+0x1b6>
 801c640:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801c644:	42bd      	cmp	r5, r7
 801c646:	dd6f      	ble.n	801c728 <__gethex+0x32c>
 801c648:	1bed      	subs	r5, r5, r7
 801c64a:	42ae      	cmp	r6, r5
 801c64c:	dc34      	bgt.n	801c6b8 <__gethex+0x2bc>
 801c64e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801c652:	2b02      	cmp	r3, #2
 801c654:	d022      	beq.n	801c69c <__gethex+0x2a0>
 801c656:	2b03      	cmp	r3, #3
 801c658:	d024      	beq.n	801c6a4 <__gethex+0x2a8>
 801c65a:	2b01      	cmp	r3, #1
 801c65c:	d115      	bne.n	801c68a <__gethex+0x28e>
 801c65e:	42ae      	cmp	r6, r5
 801c660:	d113      	bne.n	801c68a <__gethex+0x28e>
 801c662:	2e01      	cmp	r6, #1
 801c664:	d10b      	bne.n	801c67e <__gethex+0x282>
 801c666:	9a02      	ldr	r2, [sp, #8]
 801c668:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801c66c:	6013      	str	r3, [r2, #0]
 801c66e:	2301      	movs	r3, #1
 801c670:	6123      	str	r3, [r4, #16]
 801c672:	f8ca 3000 	str.w	r3, [sl]
 801c676:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c678:	2562      	movs	r5, #98	@ 0x62
 801c67a:	601c      	str	r4, [r3, #0]
 801c67c:	e73a      	b.n	801c4f4 <__gethex+0xf8>
 801c67e:	1e71      	subs	r1, r6, #1
 801c680:	4620      	mov	r0, r4
 801c682:	f000 fe30 	bl	801d2e6 <__any_on>
 801c686:	2800      	cmp	r0, #0
 801c688:	d1ed      	bne.n	801c666 <__gethex+0x26a>
 801c68a:	9801      	ldr	r0, [sp, #4]
 801c68c:	4621      	mov	r1, r4
 801c68e:	f000 f9d9 	bl	801ca44 <_Bfree>
 801c692:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801c694:	2300      	movs	r3, #0
 801c696:	6013      	str	r3, [r2, #0]
 801c698:	2550      	movs	r5, #80	@ 0x50
 801c69a:	e72b      	b.n	801c4f4 <__gethex+0xf8>
 801c69c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c69e:	2b00      	cmp	r3, #0
 801c6a0:	d1f3      	bne.n	801c68a <__gethex+0x28e>
 801c6a2:	e7e0      	b.n	801c666 <__gethex+0x26a>
 801c6a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c6a6:	2b00      	cmp	r3, #0
 801c6a8:	d1dd      	bne.n	801c666 <__gethex+0x26a>
 801c6aa:	e7ee      	b.n	801c68a <__gethex+0x28e>
 801c6ac:	08021e44 	.word	0x08021e44
 801c6b0:	080220ec 	.word	0x080220ec
 801c6b4:	080220fd 	.word	0x080220fd
 801c6b8:	1e6f      	subs	r7, r5, #1
 801c6ba:	f1b9 0f00 	cmp.w	r9, #0
 801c6be:	d130      	bne.n	801c722 <__gethex+0x326>
 801c6c0:	b127      	cbz	r7, 801c6cc <__gethex+0x2d0>
 801c6c2:	4639      	mov	r1, r7
 801c6c4:	4620      	mov	r0, r4
 801c6c6:	f000 fe0e 	bl	801d2e6 <__any_on>
 801c6ca:	4681      	mov	r9, r0
 801c6cc:	117a      	asrs	r2, r7, #5
 801c6ce:	2301      	movs	r3, #1
 801c6d0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801c6d4:	f007 071f 	and.w	r7, r7, #31
 801c6d8:	40bb      	lsls	r3, r7
 801c6da:	4213      	tst	r3, r2
 801c6dc:	4629      	mov	r1, r5
 801c6de:	4620      	mov	r0, r4
 801c6e0:	bf18      	it	ne
 801c6e2:	f049 0902 	orrne.w	r9, r9, #2
 801c6e6:	f7ff fe21 	bl	801c32c <rshift>
 801c6ea:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801c6ee:	1b76      	subs	r6, r6, r5
 801c6f0:	2502      	movs	r5, #2
 801c6f2:	f1b9 0f00 	cmp.w	r9, #0
 801c6f6:	d047      	beq.n	801c788 <__gethex+0x38c>
 801c6f8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801c6fc:	2b02      	cmp	r3, #2
 801c6fe:	d015      	beq.n	801c72c <__gethex+0x330>
 801c700:	2b03      	cmp	r3, #3
 801c702:	d017      	beq.n	801c734 <__gethex+0x338>
 801c704:	2b01      	cmp	r3, #1
 801c706:	d109      	bne.n	801c71c <__gethex+0x320>
 801c708:	f019 0f02 	tst.w	r9, #2
 801c70c:	d006      	beq.n	801c71c <__gethex+0x320>
 801c70e:	f8da 3000 	ldr.w	r3, [sl]
 801c712:	ea49 0903 	orr.w	r9, r9, r3
 801c716:	f019 0f01 	tst.w	r9, #1
 801c71a:	d10e      	bne.n	801c73a <__gethex+0x33e>
 801c71c:	f045 0510 	orr.w	r5, r5, #16
 801c720:	e032      	b.n	801c788 <__gethex+0x38c>
 801c722:	f04f 0901 	mov.w	r9, #1
 801c726:	e7d1      	b.n	801c6cc <__gethex+0x2d0>
 801c728:	2501      	movs	r5, #1
 801c72a:	e7e2      	b.n	801c6f2 <__gethex+0x2f6>
 801c72c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c72e:	f1c3 0301 	rsb	r3, r3, #1
 801c732:	930f      	str	r3, [sp, #60]	@ 0x3c
 801c734:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c736:	2b00      	cmp	r3, #0
 801c738:	d0f0      	beq.n	801c71c <__gethex+0x320>
 801c73a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801c73e:	f104 0314 	add.w	r3, r4, #20
 801c742:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801c746:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801c74a:	f04f 0c00 	mov.w	ip, #0
 801c74e:	4618      	mov	r0, r3
 801c750:	f853 2b04 	ldr.w	r2, [r3], #4
 801c754:	f1b2 3fff 	cmp.w	r2, #4294967295
 801c758:	d01b      	beq.n	801c792 <__gethex+0x396>
 801c75a:	3201      	adds	r2, #1
 801c75c:	6002      	str	r2, [r0, #0]
 801c75e:	2d02      	cmp	r5, #2
 801c760:	f104 0314 	add.w	r3, r4, #20
 801c764:	d13c      	bne.n	801c7e0 <__gethex+0x3e4>
 801c766:	f8d8 2000 	ldr.w	r2, [r8]
 801c76a:	3a01      	subs	r2, #1
 801c76c:	42b2      	cmp	r2, r6
 801c76e:	d109      	bne.n	801c784 <__gethex+0x388>
 801c770:	1171      	asrs	r1, r6, #5
 801c772:	2201      	movs	r2, #1
 801c774:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801c778:	f006 061f 	and.w	r6, r6, #31
 801c77c:	fa02 f606 	lsl.w	r6, r2, r6
 801c780:	421e      	tst	r6, r3
 801c782:	d13a      	bne.n	801c7fa <__gethex+0x3fe>
 801c784:	f045 0520 	orr.w	r5, r5, #32
 801c788:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c78a:	601c      	str	r4, [r3, #0]
 801c78c:	9b02      	ldr	r3, [sp, #8]
 801c78e:	601f      	str	r7, [r3, #0]
 801c790:	e6b0      	b.n	801c4f4 <__gethex+0xf8>
 801c792:	4299      	cmp	r1, r3
 801c794:	f843 cc04 	str.w	ip, [r3, #-4]
 801c798:	d8d9      	bhi.n	801c74e <__gethex+0x352>
 801c79a:	68a3      	ldr	r3, [r4, #8]
 801c79c:	459b      	cmp	fp, r3
 801c79e:	db17      	blt.n	801c7d0 <__gethex+0x3d4>
 801c7a0:	6861      	ldr	r1, [r4, #4]
 801c7a2:	9801      	ldr	r0, [sp, #4]
 801c7a4:	3101      	adds	r1, #1
 801c7a6:	f000 f90d 	bl	801c9c4 <_Balloc>
 801c7aa:	4681      	mov	r9, r0
 801c7ac:	b918      	cbnz	r0, 801c7b6 <__gethex+0x3ba>
 801c7ae:	4b1a      	ldr	r3, [pc, #104]	@ (801c818 <__gethex+0x41c>)
 801c7b0:	4602      	mov	r2, r0
 801c7b2:	2184      	movs	r1, #132	@ 0x84
 801c7b4:	e6c5      	b.n	801c542 <__gethex+0x146>
 801c7b6:	6922      	ldr	r2, [r4, #16]
 801c7b8:	3202      	adds	r2, #2
 801c7ba:	f104 010c 	add.w	r1, r4, #12
 801c7be:	0092      	lsls	r2, r2, #2
 801c7c0:	300c      	adds	r0, #12
 801c7c2:	f7fe fee2 	bl	801b58a <memcpy>
 801c7c6:	4621      	mov	r1, r4
 801c7c8:	9801      	ldr	r0, [sp, #4]
 801c7ca:	f000 f93b 	bl	801ca44 <_Bfree>
 801c7ce:	464c      	mov	r4, r9
 801c7d0:	6923      	ldr	r3, [r4, #16]
 801c7d2:	1c5a      	adds	r2, r3, #1
 801c7d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801c7d8:	6122      	str	r2, [r4, #16]
 801c7da:	2201      	movs	r2, #1
 801c7dc:	615a      	str	r2, [r3, #20]
 801c7de:	e7be      	b.n	801c75e <__gethex+0x362>
 801c7e0:	6922      	ldr	r2, [r4, #16]
 801c7e2:	455a      	cmp	r2, fp
 801c7e4:	dd0b      	ble.n	801c7fe <__gethex+0x402>
 801c7e6:	2101      	movs	r1, #1
 801c7e8:	4620      	mov	r0, r4
 801c7ea:	f7ff fd9f 	bl	801c32c <rshift>
 801c7ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801c7f2:	3701      	adds	r7, #1
 801c7f4:	42bb      	cmp	r3, r7
 801c7f6:	f6ff aee0 	blt.w	801c5ba <__gethex+0x1be>
 801c7fa:	2501      	movs	r5, #1
 801c7fc:	e7c2      	b.n	801c784 <__gethex+0x388>
 801c7fe:	f016 061f 	ands.w	r6, r6, #31
 801c802:	d0fa      	beq.n	801c7fa <__gethex+0x3fe>
 801c804:	4453      	add	r3, sl
 801c806:	f1c6 0620 	rsb	r6, r6, #32
 801c80a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801c80e:	f000 f9cb 	bl	801cba8 <__hi0bits>
 801c812:	42b0      	cmp	r0, r6
 801c814:	dbe7      	blt.n	801c7e6 <__gethex+0x3ea>
 801c816:	e7f0      	b.n	801c7fa <__gethex+0x3fe>
 801c818:	080220ec 	.word	0x080220ec

0801c81c <L_shift>:
 801c81c:	f1c2 0208 	rsb	r2, r2, #8
 801c820:	0092      	lsls	r2, r2, #2
 801c822:	b570      	push	{r4, r5, r6, lr}
 801c824:	f1c2 0620 	rsb	r6, r2, #32
 801c828:	6843      	ldr	r3, [r0, #4]
 801c82a:	6804      	ldr	r4, [r0, #0]
 801c82c:	fa03 f506 	lsl.w	r5, r3, r6
 801c830:	432c      	orrs	r4, r5
 801c832:	40d3      	lsrs	r3, r2
 801c834:	6004      	str	r4, [r0, #0]
 801c836:	f840 3f04 	str.w	r3, [r0, #4]!
 801c83a:	4288      	cmp	r0, r1
 801c83c:	d3f4      	bcc.n	801c828 <L_shift+0xc>
 801c83e:	bd70      	pop	{r4, r5, r6, pc}

0801c840 <__match>:
 801c840:	b530      	push	{r4, r5, lr}
 801c842:	6803      	ldr	r3, [r0, #0]
 801c844:	3301      	adds	r3, #1
 801c846:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c84a:	b914      	cbnz	r4, 801c852 <__match+0x12>
 801c84c:	6003      	str	r3, [r0, #0]
 801c84e:	2001      	movs	r0, #1
 801c850:	bd30      	pop	{r4, r5, pc}
 801c852:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c856:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801c85a:	2d19      	cmp	r5, #25
 801c85c:	bf98      	it	ls
 801c85e:	3220      	addls	r2, #32
 801c860:	42a2      	cmp	r2, r4
 801c862:	d0f0      	beq.n	801c846 <__match+0x6>
 801c864:	2000      	movs	r0, #0
 801c866:	e7f3      	b.n	801c850 <__match+0x10>

0801c868 <__hexnan>:
 801c868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c86c:	680b      	ldr	r3, [r1, #0]
 801c86e:	6801      	ldr	r1, [r0, #0]
 801c870:	115e      	asrs	r6, r3, #5
 801c872:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801c876:	f013 031f 	ands.w	r3, r3, #31
 801c87a:	b087      	sub	sp, #28
 801c87c:	bf18      	it	ne
 801c87e:	3604      	addne	r6, #4
 801c880:	2500      	movs	r5, #0
 801c882:	1f37      	subs	r7, r6, #4
 801c884:	4682      	mov	sl, r0
 801c886:	4690      	mov	r8, r2
 801c888:	9301      	str	r3, [sp, #4]
 801c88a:	f846 5c04 	str.w	r5, [r6, #-4]
 801c88e:	46b9      	mov	r9, r7
 801c890:	463c      	mov	r4, r7
 801c892:	9502      	str	r5, [sp, #8]
 801c894:	46ab      	mov	fp, r5
 801c896:	784a      	ldrb	r2, [r1, #1]
 801c898:	1c4b      	adds	r3, r1, #1
 801c89a:	9303      	str	r3, [sp, #12]
 801c89c:	b342      	cbz	r2, 801c8f0 <__hexnan+0x88>
 801c89e:	4610      	mov	r0, r2
 801c8a0:	9105      	str	r1, [sp, #20]
 801c8a2:	9204      	str	r2, [sp, #16]
 801c8a4:	f7ff fd94 	bl	801c3d0 <__hexdig_fun>
 801c8a8:	2800      	cmp	r0, #0
 801c8aa:	d151      	bne.n	801c950 <__hexnan+0xe8>
 801c8ac:	9a04      	ldr	r2, [sp, #16]
 801c8ae:	9905      	ldr	r1, [sp, #20]
 801c8b0:	2a20      	cmp	r2, #32
 801c8b2:	d818      	bhi.n	801c8e6 <__hexnan+0x7e>
 801c8b4:	9b02      	ldr	r3, [sp, #8]
 801c8b6:	459b      	cmp	fp, r3
 801c8b8:	dd13      	ble.n	801c8e2 <__hexnan+0x7a>
 801c8ba:	454c      	cmp	r4, r9
 801c8bc:	d206      	bcs.n	801c8cc <__hexnan+0x64>
 801c8be:	2d07      	cmp	r5, #7
 801c8c0:	dc04      	bgt.n	801c8cc <__hexnan+0x64>
 801c8c2:	462a      	mov	r2, r5
 801c8c4:	4649      	mov	r1, r9
 801c8c6:	4620      	mov	r0, r4
 801c8c8:	f7ff ffa8 	bl	801c81c <L_shift>
 801c8cc:	4544      	cmp	r4, r8
 801c8ce:	d952      	bls.n	801c976 <__hexnan+0x10e>
 801c8d0:	2300      	movs	r3, #0
 801c8d2:	f1a4 0904 	sub.w	r9, r4, #4
 801c8d6:	f844 3c04 	str.w	r3, [r4, #-4]
 801c8da:	f8cd b008 	str.w	fp, [sp, #8]
 801c8de:	464c      	mov	r4, r9
 801c8e0:	461d      	mov	r5, r3
 801c8e2:	9903      	ldr	r1, [sp, #12]
 801c8e4:	e7d7      	b.n	801c896 <__hexnan+0x2e>
 801c8e6:	2a29      	cmp	r2, #41	@ 0x29
 801c8e8:	d157      	bne.n	801c99a <__hexnan+0x132>
 801c8ea:	3102      	adds	r1, #2
 801c8ec:	f8ca 1000 	str.w	r1, [sl]
 801c8f0:	f1bb 0f00 	cmp.w	fp, #0
 801c8f4:	d051      	beq.n	801c99a <__hexnan+0x132>
 801c8f6:	454c      	cmp	r4, r9
 801c8f8:	d206      	bcs.n	801c908 <__hexnan+0xa0>
 801c8fa:	2d07      	cmp	r5, #7
 801c8fc:	dc04      	bgt.n	801c908 <__hexnan+0xa0>
 801c8fe:	462a      	mov	r2, r5
 801c900:	4649      	mov	r1, r9
 801c902:	4620      	mov	r0, r4
 801c904:	f7ff ff8a 	bl	801c81c <L_shift>
 801c908:	4544      	cmp	r4, r8
 801c90a:	d936      	bls.n	801c97a <__hexnan+0x112>
 801c90c:	f1a8 0204 	sub.w	r2, r8, #4
 801c910:	4623      	mov	r3, r4
 801c912:	f853 1b04 	ldr.w	r1, [r3], #4
 801c916:	f842 1f04 	str.w	r1, [r2, #4]!
 801c91a:	429f      	cmp	r7, r3
 801c91c:	d2f9      	bcs.n	801c912 <__hexnan+0xaa>
 801c91e:	1b3b      	subs	r3, r7, r4
 801c920:	f023 0303 	bic.w	r3, r3, #3
 801c924:	3304      	adds	r3, #4
 801c926:	3401      	adds	r4, #1
 801c928:	3e03      	subs	r6, #3
 801c92a:	42b4      	cmp	r4, r6
 801c92c:	bf88      	it	hi
 801c92e:	2304      	movhi	r3, #4
 801c930:	4443      	add	r3, r8
 801c932:	2200      	movs	r2, #0
 801c934:	f843 2b04 	str.w	r2, [r3], #4
 801c938:	429f      	cmp	r7, r3
 801c93a:	d2fb      	bcs.n	801c934 <__hexnan+0xcc>
 801c93c:	683b      	ldr	r3, [r7, #0]
 801c93e:	b91b      	cbnz	r3, 801c948 <__hexnan+0xe0>
 801c940:	4547      	cmp	r7, r8
 801c942:	d128      	bne.n	801c996 <__hexnan+0x12e>
 801c944:	2301      	movs	r3, #1
 801c946:	603b      	str	r3, [r7, #0]
 801c948:	2005      	movs	r0, #5
 801c94a:	b007      	add	sp, #28
 801c94c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c950:	3501      	adds	r5, #1
 801c952:	2d08      	cmp	r5, #8
 801c954:	f10b 0b01 	add.w	fp, fp, #1
 801c958:	dd06      	ble.n	801c968 <__hexnan+0x100>
 801c95a:	4544      	cmp	r4, r8
 801c95c:	d9c1      	bls.n	801c8e2 <__hexnan+0x7a>
 801c95e:	2300      	movs	r3, #0
 801c960:	f844 3c04 	str.w	r3, [r4, #-4]
 801c964:	2501      	movs	r5, #1
 801c966:	3c04      	subs	r4, #4
 801c968:	6822      	ldr	r2, [r4, #0]
 801c96a:	f000 000f 	and.w	r0, r0, #15
 801c96e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801c972:	6020      	str	r0, [r4, #0]
 801c974:	e7b5      	b.n	801c8e2 <__hexnan+0x7a>
 801c976:	2508      	movs	r5, #8
 801c978:	e7b3      	b.n	801c8e2 <__hexnan+0x7a>
 801c97a:	9b01      	ldr	r3, [sp, #4]
 801c97c:	2b00      	cmp	r3, #0
 801c97e:	d0dd      	beq.n	801c93c <__hexnan+0xd4>
 801c980:	f1c3 0320 	rsb	r3, r3, #32
 801c984:	f04f 32ff 	mov.w	r2, #4294967295
 801c988:	40da      	lsrs	r2, r3
 801c98a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801c98e:	4013      	ands	r3, r2
 801c990:	f846 3c04 	str.w	r3, [r6, #-4]
 801c994:	e7d2      	b.n	801c93c <__hexnan+0xd4>
 801c996:	3f04      	subs	r7, #4
 801c998:	e7d0      	b.n	801c93c <__hexnan+0xd4>
 801c99a:	2004      	movs	r0, #4
 801c99c:	e7d5      	b.n	801c94a <__hexnan+0xe2>

0801c99e <__ascii_mbtowc>:
 801c99e:	b082      	sub	sp, #8
 801c9a0:	b901      	cbnz	r1, 801c9a4 <__ascii_mbtowc+0x6>
 801c9a2:	a901      	add	r1, sp, #4
 801c9a4:	b142      	cbz	r2, 801c9b8 <__ascii_mbtowc+0x1a>
 801c9a6:	b14b      	cbz	r3, 801c9bc <__ascii_mbtowc+0x1e>
 801c9a8:	7813      	ldrb	r3, [r2, #0]
 801c9aa:	600b      	str	r3, [r1, #0]
 801c9ac:	7812      	ldrb	r2, [r2, #0]
 801c9ae:	1e10      	subs	r0, r2, #0
 801c9b0:	bf18      	it	ne
 801c9b2:	2001      	movne	r0, #1
 801c9b4:	b002      	add	sp, #8
 801c9b6:	4770      	bx	lr
 801c9b8:	4610      	mov	r0, r2
 801c9ba:	e7fb      	b.n	801c9b4 <__ascii_mbtowc+0x16>
 801c9bc:	f06f 0001 	mvn.w	r0, #1
 801c9c0:	e7f8      	b.n	801c9b4 <__ascii_mbtowc+0x16>
	...

0801c9c4 <_Balloc>:
 801c9c4:	b570      	push	{r4, r5, r6, lr}
 801c9c6:	69c6      	ldr	r6, [r0, #28]
 801c9c8:	4604      	mov	r4, r0
 801c9ca:	460d      	mov	r5, r1
 801c9cc:	b976      	cbnz	r6, 801c9ec <_Balloc+0x28>
 801c9ce:	2010      	movs	r0, #16
 801c9d0:	f7fc fd48 	bl	8019464 <malloc>
 801c9d4:	4602      	mov	r2, r0
 801c9d6:	61e0      	str	r0, [r4, #28]
 801c9d8:	b920      	cbnz	r0, 801c9e4 <_Balloc+0x20>
 801c9da:	4b18      	ldr	r3, [pc, #96]	@ (801ca3c <_Balloc+0x78>)
 801c9dc:	4818      	ldr	r0, [pc, #96]	@ (801ca40 <_Balloc+0x7c>)
 801c9de:	216b      	movs	r1, #107	@ 0x6b
 801c9e0:	f7fe fdf0 	bl	801b5c4 <__assert_func>
 801c9e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801c9e8:	6006      	str	r6, [r0, #0]
 801c9ea:	60c6      	str	r6, [r0, #12]
 801c9ec:	69e6      	ldr	r6, [r4, #28]
 801c9ee:	68f3      	ldr	r3, [r6, #12]
 801c9f0:	b183      	cbz	r3, 801ca14 <_Balloc+0x50>
 801c9f2:	69e3      	ldr	r3, [r4, #28]
 801c9f4:	68db      	ldr	r3, [r3, #12]
 801c9f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801c9fa:	b9b8      	cbnz	r0, 801ca2c <_Balloc+0x68>
 801c9fc:	2101      	movs	r1, #1
 801c9fe:	fa01 f605 	lsl.w	r6, r1, r5
 801ca02:	1d72      	adds	r2, r6, #5
 801ca04:	0092      	lsls	r2, r2, #2
 801ca06:	4620      	mov	r0, r4
 801ca08:	f001 f8a7 	bl	801db5a <_calloc_r>
 801ca0c:	b160      	cbz	r0, 801ca28 <_Balloc+0x64>
 801ca0e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801ca12:	e00e      	b.n	801ca32 <_Balloc+0x6e>
 801ca14:	2221      	movs	r2, #33	@ 0x21
 801ca16:	2104      	movs	r1, #4
 801ca18:	4620      	mov	r0, r4
 801ca1a:	f001 f89e 	bl	801db5a <_calloc_r>
 801ca1e:	69e3      	ldr	r3, [r4, #28]
 801ca20:	60f0      	str	r0, [r6, #12]
 801ca22:	68db      	ldr	r3, [r3, #12]
 801ca24:	2b00      	cmp	r3, #0
 801ca26:	d1e4      	bne.n	801c9f2 <_Balloc+0x2e>
 801ca28:	2000      	movs	r0, #0
 801ca2a:	bd70      	pop	{r4, r5, r6, pc}
 801ca2c:	6802      	ldr	r2, [r0, #0]
 801ca2e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801ca32:	2300      	movs	r3, #0
 801ca34:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ca38:	e7f7      	b.n	801ca2a <_Balloc+0x66>
 801ca3a:	bf00      	nop
 801ca3c:	08021fd2 	.word	0x08021fd2
 801ca40:	0802215d 	.word	0x0802215d

0801ca44 <_Bfree>:
 801ca44:	b570      	push	{r4, r5, r6, lr}
 801ca46:	69c6      	ldr	r6, [r0, #28]
 801ca48:	4605      	mov	r5, r0
 801ca4a:	460c      	mov	r4, r1
 801ca4c:	b976      	cbnz	r6, 801ca6c <_Bfree+0x28>
 801ca4e:	2010      	movs	r0, #16
 801ca50:	f7fc fd08 	bl	8019464 <malloc>
 801ca54:	4602      	mov	r2, r0
 801ca56:	61e8      	str	r0, [r5, #28]
 801ca58:	b920      	cbnz	r0, 801ca64 <_Bfree+0x20>
 801ca5a:	4b09      	ldr	r3, [pc, #36]	@ (801ca80 <_Bfree+0x3c>)
 801ca5c:	4809      	ldr	r0, [pc, #36]	@ (801ca84 <_Bfree+0x40>)
 801ca5e:	218f      	movs	r1, #143	@ 0x8f
 801ca60:	f7fe fdb0 	bl	801b5c4 <__assert_func>
 801ca64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ca68:	6006      	str	r6, [r0, #0]
 801ca6a:	60c6      	str	r6, [r0, #12]
 801ca6c:	b13c      	cbz	r4, 801ca7e <_Bfree+0x3a>
 801ca6e:	69eb      	ldr	r3, [r5, #28]
 801ca70:	6862      	ldr	r2, [r4, #4]
 801ca72:	68db      	ldr	r3, [r3, #12]
 801ca74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ca78:	6021      	str	r1, [r4, #0]
 801ca7a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ca7e:	bd70      	pop	{r4, r5, r6, pc}
 801ca80:	08021fd2 	.word	0x08021fd2
 801ca84:	0802215d 	.word	0x0802215d

0801ca88 <__multadd>:
 801ca88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ca8c:	690d      	ldr	r5, [r1, #16]
 801ca8e:	4607      	mov	r7, r0
 801ca90:	460c      	mov	r4, r1
 801ca92:	461e      	mov	r6, r3
 801ca94:	f101 0c14 	add.w	ip, r1, #20
 801ca98:	2000      	movs	r0, #0
 801ca9a:	f8dc 3000 	ldr.w	r3, [ip]
 801ca9e:	b299      	uxth	r1, r3
 801caa0:	fb02 6101 	mla	r1, r2, r1, r6
 801caa4:	0c1e      	lsrs	r6, r3, #16
 801caa6:	0c0b      	lsrs	r3, r1, #16
 801caa8:	fb02 3306 	mla	r3, r2, r6, r3
 801caac:	b289      	uxth	r1, r1
 801caae:	3001      	adds	r0, #1
 801cab0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801cab4:	4285      	cmp	r5, r0
 801cab6:	f84c 1b04 	str.w	r1, [ip], #4
 801caba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801cabe:	dcec      	bgt.n	801ca9a <__multadd+0x12>
 801cac0:	b30e      	cbz	r6, 801cb06 <__multadd+0x7e>
 801cac2:	68a3      	ldr	r3, [r4, #8]
 801cac4:	42ab      	cmp	r3, r5
 801cac6:	dc19      	bgt.n	801cafc <__multadd+0x74>
 801cac8:	6861      	ldr	r1, [r4, #4]
 801caca:	4638      	mov	r0, r7
 801cacc:	3101      	adds	r1, #1
 801cace:	f7ff ff79 	bl	801c9c4 <_Balloc>
 801cad2:	4680      	mov	r8, r0
 801cad4:	b928      	cbnz	r0, 801cae2 <__multadd+0x5a>
 801cad6:	4602      	mov	r2, r0
 801cad8:	4b0c      	ldr	r3, [pc, #48]	@ (801cb0c <__multadd+0x84>)
 801cada:	480d      	ldr	r0, [pc, #52]	@ (801cb10 <__multadd+0x88>)
 801cadc:	21ba      	movs	r1, #186	@ 0xba
 801cade:	f7fe fd71 	bl	801b5c4 <__assert_func>
 801cae2:	6922      	ldr	r2, [r4, #16]
 801cae4:	3202      	adds	r2, #2
 801cae6:	f104 010c 	add.w	r1, r4, #12
 801caea:	0092      	lsls	r2, r2, #2
 801caec:	300c      	adds	r0, #12
 801caee:	f7fe fd4c 	bl	801b58a <memcpy>
 801caf2:	4621      	mov	r1, r4
 801caf4:	4638      	mov	r0, r7
 801caf6:	f7ff ffa5 	bl	801ca44 <_Bfree>
 801cafa:	4644      	mov	r4, r8
 801cafc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801cb00:	3501      	adds	r5, #1
 801cb02:	615e      	str	r6, [r3, #20]
 801cb04:	6125      	str	r5, [r4, #16]
 801cb06:	4620      	mov	r0, r4
 801cb08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cb0c:	080220ec 	.word	0x080220ec
 801cb10:	0802215d 	.word	0x0802215d

0801cb14 <__s2b>:
 801cb14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801cb18:	460c      	mov	r4, r1
 801cb1a:	4615      	mov	r5, r2
 801cb1c:	461f      	mov	r7, r3
 801cb1e:	2209      	movs	r2, #9
 801cb20:	3308      	adds	r3, #8
 801cb22:	4606      	mov	r6, r0
 801cb24:	fb93 f3f2 	sdiv	r3, r3, r2
 801cb28:	2100      	movs	r1, #0
 801cb2a:	2201      	movs	r2, #1
 801cb2c:	429a      	cmp	r2, r3
 801cb2e:	db09      	blt.n	801cb44 <__s2b+0x30>
 801cb30:	4630      	mov	r0, r6
 801cb32:	f7ff ff47 	bl	801c9c4 <_Balloc>
 801cb36:	b940      	cbnz	r0, 801cb4a <__s2b+0x36>
 801cb38:	4602      	mov	r2, r0
 801cb3a:	4b19      	ldr	r3, [pc, #100]	@ (801cba0 <__s2b+0x8c>)
 801cb3c:	4819      	ldr	r0, [pc, #100]	@ (801cba4 <__s2b+0x90>)
 801cb3e:	21d3      	movs	r1, #211	@ 0xd3
 801cb40:	f7fe fd40 	bl	801b5c4 <__assert_func>
 801cb44:	0052      	lsls	r2, r2, #1
 801cb46:	3101      	adds	r1, #1
 801cb48:	e7f0      	b.n	801cb2c <__s2b+0x18>
 801cb4a:	9b08      	ldr	r3, [sp, #32]
 801cb4c:	6143      	str	r3, [r0, #20]
 801cb4e:	2d09      	cmp	r5, #9
 801cb50:	f04f 0301 	mov.w	r3, #1
 801cb54:	6103      	str	r3, [r0, #16]
 801cb56:	dd16      	ble.n	801cb86 <__s2b+0x72>
 801cb58:	f104 0909 	add.w	r9, r4, #9
 801cb5c:	46c8      	mov	r8, r9
 801cb5e:	442c      	add	r4, r5
 801cb60:	f818 3b01 	ldrb.w	r3, [r8], #1
 801cb64:	4601      	mov	r1, r0
 801cb66:	3b30      	subs	r3, #48	@ 0x30
 801cb68:	220a      	movs	r2, #10
 801cb6a:	4630      	mov	r0, r6
 801cb6c:	f7ff ff8c 	bl	801ca88 <__multadd>
 801cb70:	45a0      	cmp	r8, r4
 801cb72:	d1f5      	bne.n	801cb60 <__s2b+0x4c>
 801cb74:	f1a5 0408 	sub.w	r4, r5, #8
 801cb78:	444c      	add	r4, r9
 801cb7a:	1b2d      	subs	r5, r5, r4
 801cb7c:	1963      	adds	r3, r4, r5
 801cb7e:	42bb      	cmp	r3, r7
 801cb80:	db04      	blt.n	801cb8c <__s2b+0x78>
 801cb82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801cb86:	340a      	adds	r4, #10
 801cb88:	2509      	movs	r5, #9
 801cb8a:	e7f6      	b.n	801cb7a <__s2b+0x66>
 801cb8c:	f814 3b01 	ldrb.w	r3, [r4], #1
 801cb90:	4601      	mov	r1, r0
 801cb92:	3b30      	subs	r3, #48	@ 0x30
 801cb94:	220a      	movs	r2, #10
 801cb96:	4630      	mov	r0, r6
 801cb98:	f7ff ff76 	bl	801ca88 <__multadd>
 801cb9c:	e7ee      	b.n	801cb7c <__s2b+0x68>
 801cb9e:	bf00      	nop
 801cba0:	080220ec 	.word	0x080220ec
 801cba4:	0802215d 	.word	0x0802215d

0801cba8 <__hi0bits>:
 801cba8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801cbac:	4603      	mov	r3, r0
 801cbae:	bf36      	itet	cc
 801cbb0:	0403      	lslcc	r3, r0, #16
 801cbb2:	2000      	movcs	r0, #0
 801cbb4:	2010      	movcc	r0, #16
 801cbb6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801cbba:	bf3c      	itt	cc
 801cbbc:	021b      	lslcc	r3, r3, #8
 801cbbe:	3008      	addcc	r0, #8
 801cbc0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801cbc4:	bf3c      	itt	cc
 801cbc6:	011b      	lslcc	r3, r3, #4
 801cbc8:	3004      	addcc	r0, #4
 801cbca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801cbce:	bf3c      	itt	cc
 801cbd0:	009b      	lslcc	r3, r3, #2
 801cbd2:	3002      	addcc	r0, #2
 801cbd4:	2b00      	cmp	r3, #0
 801cbd6:	db05      	blt.n	801cbe4 <__hi0bits+0x3c>
 801cbd8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801cbdc:	f100 0001 	add.w	r0, r0, #1
 801cbe0:	bf08      	it	eq
 801cbe2:	2020      	moveq	r0, #32
 801cbe4:	4770      	bx	lr

0801cbe6 <__lo0bits>:
 801cbe6:	6803      	ldr	r3, [r0, #0]
 801cbe8:	4602      	mov	r2, r0
 801cbea:	f013 0007 	ands.w	r0, r3, #7
 801cbee:	d00b      	beq.n	801cc08 <__lo0bits+0x22>
 801cbf0:	07d9      	lsls	r1, r3, #31
 801cbf2:	d421      	bmi.n	801cc38 <__lo0bits+0x52>
 801cbf4:	0798      	lsls	r0, r3, #30
 801cbf6:	bf49      	itett	mi
 801cbf8:	085b      	lsrmi	r3, r3, #1
 801cbfa:	089b      	lsrpl	r3, r3, #2
 801cbfc:	2001      	movmi	r0, #1
 801cbfe:	6013      	strmi	r3, [r2, #0]
 801cc00:	bf5c      	itt	pl
 801cc02:	6013      	strpl	r3, [r2, #0]
 801cc04:	2002      	movpl	r0, #2
 801cc06:	4770      	bx	lr
 801cc08:	b299      	uxth	r1, r3
 801cc0a:	b909      	cbnz	r1, 801cc10 <__lo0bits+0x2a>
 801cc0c:	0c1b      	lsrs	r3, r3, #16
 801cc0e:	2010      	movs	r0, #16
 801cc10:	b2d9      	uxtb	r1, r3
 801cc12:	b909      	cbnz	r1, 801cc18 <__lo0bits+0x32>
 801cc14:	3008      	adds	r0, #8
 801cc16:	0a1b      	lsrs	r3, r3, #8
 801cc18:	0719      	lsls	r1, r3, #28
 801cc1a:	bf04      	itt	eq
 801cc1c:	091b      	lsreq	r3, r3, #4
 801cc1e:	3004      	addeq	r0, #4
 801cc20:	0799      	lsls	r1, r3, #30
 801cc22:	bf04      	itt	eq
 801cc24:	089b      	lsreq	r3, r3, #2
 801cc26:	3002      	addeq	r0, #2
 801cc28:	07d9      	lsls	r1, r3, #31
 801cc2a:	d403      	bmi.n	801cc34 <__lo0bits+0x4e>
 801cc2c:	085b      	lsrs	r3, r3, #1
 801cc2e:	f100 0001 	add.w	r0, r0, #1
 801cc32:	d003      	beq.n	801cc3c <__lo0bits+0x56>
 801cc34:	6013      	str	r3, [r2, #0]
 801cc36:	4770      	bx	lr
 801cc38:	2000      	movs	r0, #0
 801cc3a:	4770      	bx	lr
 801cc3c:	2020      	movs	r0, #32
 801cc3e:	4770      	bx	lr

0801cc40 <__i2b>:
 801cc40:	b510      	push	{r4, lr}
 801cc42:	460c      	mov	r4, r1
 801cc44:	2101      	movs	r1, #1
 801cc46:	f7ff febd 	bl	801c9c4 <_Balloc>
 801cc4a:	4602      	mov	r2, r0
 801cc4c:	b928      	cbnz	r0, 801cc5a <__i2b+0x1a>
 801cc4e:	4b05      	ldr	r3, [pc, #20]	@ (801cc64 <__i2b+0x24>)
 801cc50:	4805      	ldr	r0, [pc, #20]	@ (801cc68 <__i2b+0x28>)
 801cc52:	f240 1145 	movw	r1, #325	@ 0x145
 801cc56:	f7fe fcb5 	bl	801b5c4 <__assert_func>
 801cc5a:	2301      	movs	r3, #1
 801cc5c:	6144      	str	r4, [r0, #20]
 801cc5e:	6103      	str	r3, [r0, #16]
 801cc60:	bd10      	pop	{r4, pc}
 801cc62:	bf00      	nop
 801cc64:	080220ec 	.word	0x080220ec
 801cc68:	0802215d 	.word	0x0802215d

0801cc6c <__multiply>:
 801cc6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cc70:	4614      	mov	r4, r2
 801cc72:	690a      	ldr	r2, [r1, #16]
 801cc74:	6923      	ldr	r3, [r4, #16]
 801cc76:	429a      	cmp	r2, r3
 801cc78:	bfa8      	it	ge
 801cc7a:	4623      	movge	r3, r4
 801cc7c:	460f      	mov	r7, r1
 801cc7e:	bfa4      	itt	ge
 801cc80:	460c      	movge	r4, r1
 801cc82:	461f      	movge	r7, r3
 801cc84:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801cc88:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801cc8c:	68a3      	ldr	r3, [r4, #8]
 801cc8e:	6861      	ldr	r1, [r4, #4]
 801cc90:	eb0a 0609 	add.w	r6, sl, r9
 801cc94:	42b3      	cmp	r3, r6
 801cc96:	b085      	sub	sp, #20
 801cc98:	bfb8      	it	lt
 801cc9a:	3101      	addlt	r1, #1
 801cc9c:	f7ff fe92 	bl	801c9c4 <_Balloc>
 801cca0:	b930      	cbnz	r0, 801ccb0 <__multiply+0x44>
 801cca2:	4602      	mov	r2, r0
 801cca4:	4b44      	ldr	r3, [pc, #272]	@ (801cdb8 <__multiply+0x14c>)
 801cca6:	4845      	ldr	r0, [pc, #276]	@ (801cdbc <__multiply+0x150>)
 801cca8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801ccac:	f7fe fc8a 	bl	801b5c4 <__assert_func>
 801ccb0:	f100 0514 	add.w	r5, r0, #20
 801ccb4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801ccb8:	462b      	mov	r3, r5
 801ccba:	2200      	movs	r2, #0
 801ccbc:	4543      	cmp	r3, r8
 801ccbe:	d321      	bcc.n	801cd04 <__multiply+0x98>
 801ccc0:	f107 0114 	add.w	r1, r7, #20
 801ccc4:	f104 0214 	add.w	r2, r4, #20
 801ccc8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801cccc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801ccd0:	9302      	str	r3, [sp, #8]
 801ccd2:	1b13      	subs	r3, r2, r4
 801ccd4:	3b15      	subs	r3, #21
 801ccd6:	f023 0303 	bic.w	r3, r3, #3
 801ccda:	3304      	adds	r3, #4
 801ccdc:	f104 0715 	add.w	r7, r4, #21
 801cce0:	42ba      	cmp	r2, r7
 801cce2:	bf38      	it	cc
 801cce4:	2304      	movcc	r3, #4
 801cce6:	9301      	str	r3, [sp, #4]
 801cce8:	9b02      	ldr	r3, [sp, #8]
 801ccea:	9103      	str	r1, [sp, #12]
 801ccec:	428b      	cmp	r3, r1
 801ccee:	d80c      	bhi.n	801cd0a <__multiply+0x9e>
 801ccf0:	2e00      	cmp	r6, #0
 801ccf2:	dd03      	ble.n	801ccfc <__multiply+0x90>
 801ccf4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801ccf8:	2b00      	cmp	r3, #0
 801ccfa:	d05b      	beq.n	801cdb4 <__multiply+0x148>
 801ccfc:	6106      	str	r6, [r0, #16]
 801ccfe:	b005      	add	sp, #20
 801cd00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cd04:	f843 2b04 	str.w	r2, [r3], #4
 801cd08:	e7d8      	b.n	801ccbc <__multiply+0x50>
 801cd0a:	f8b1 a000 	ldrh.w	sl, [r1]
 801cd0e:	f1ba 0f00 	cmp.w	sl, #0
 801cd12:	d024      	beq.n	801cd5e <__multiply+0xf2>
 801cd14:	f104 0e14 	add.w	lr, r4, #20
 801cd18:	46a9      	mov	r9, r5
 801cd1a:	f04f 0c00 	mov.w	ip, #0
 801cd1e:	f85e 7b04 	ldr.w	r7, [lr], #4
 801cd22:	f8d9 3000 	ldr.w	r3, [r9]
 801cd26:	fa1f fb87 	uxth.w	fp, r7
 801cd2a:	b29b      	uxth	r3, r3
 801cd2c:	fb0a 330b 	mla	r3, sl, fp, r3
 801cd30:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801cd34:	f8d9 7000 	ldr.w	r7, [r9]
 801cd38:	4463      	add	r3, ip
 801cd3a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801cd3e:	fb0a c70b 	mla	r7, sl, fp, ip
 801cd42:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801cd46:	b29b      	uxth	r3, r3
 801cd48:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801cd4c:	4572      	cmp	r2, lr
 801cd4e:	f849 3b04 	str.w	r3, [r9], #4
 801cd52:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801cd56:	d8e2      	bhi.n	801cd1e <__multiply+0xb2>
 801cd58:	9b01      	ldr	r3, [sp, #4]
 801cd5a:	f845 c003 	str.w	ip, [r5, r3]
 801cd5e:	9b03      	ldr	r3, [sp, #12]
 801cd60:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801cd64:	3104      	adds	r1, #4
 801cd66:	f1b9 0f00 	cmp.w	r9, #0
 801cd6a:	d021      	beq.n	801cdb0 <__multiply+0x144>
 801cd6c:	682b      	ldr	r3, [r5, #0]
 801cd6e:	f104 0c14 	add.w	ip, r4, #20
 801cd72:	46ae      	mov	lr, r5
 801cd74:	f04f 0a00 	mov.w	sl, #0
 801cd78:	f8bc b000 	ldrh.w	fp, [ip]
 801cd7c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801cd80:	fb09 770b 	mla	r7, r9, fp, r7
 801cd84:	4457      	add	r7, sl
 801cd86:	b29b      	uxth	r3, r3
 801cd88:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801cd8c:	f84e 3b04 	str.w	r3, [lr], #4
 801cd90:	f85c 3b04 	ldr.w	r3, [ip], #4
 801cd94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801cd98:	f8be 3000 	ldrh.w	r3, [lr]
 801cd9c:	fb09 330a 	mla	r3, r9, sl, r3
 801cda0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801cda4:	4562      	cmp	r2, ip
 801cda6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801cdaa:	d8e5      	bhi.n	801cd78 <__multiply+0x10c>
 801cdac:	9f01      	ldr	r7, [sp, #4]
 801cdae:	51eb      	str	r3, [r5, r7]
 801cdb0:	3504      	adds	r5, #4
 801cdb2:	e799      	b.n	801cce8 <__multiply+0x7c>
 801cdb4:	3e01      	subs	r6, #1
 801cdb6:	e79b      	b.n	801ccf0 <__multiply+0x84>
 801cdb8:	080220ec 	.word	0x080220ec
 801cdbc:	0802215d 	.word	0x0802215d

0801cdc0 <__pow5mult>:
 801cdc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801cdc4:	4615      	mov	r5, r2
 801cdc6:	f012 0203 	ands.w	r2, r2, #3
 801cdca:	4607      	mov	r7, r0
 801cdcc:	460e      	mov	r6, r1
 801cdce:	d007      	beq.n	801cde0 <__pow5mult+0x20>
 801cdd0:	4c25      	ldr	r4, [pc, #148]	@ (801ce68 <__pow5mult+0xa8>)
 801cdd2:	3a01      	subs	r2, #1
 801cdd4:	2300      	movs	r3, #0
 801cdd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801cdda:	f7ff fe55 	bl	801ca88 <__multadd>
 801cdde:	4606      	mov	r6, r0
 801cde0:	10ad      	asrs	r5, r5, #2
 801cde2:	d03d      	beq.n	801ce60 <__pow5mult+0xa0>
 801cde4:	69fc      	ldr	r4, [r7, #28]
 801cde6:	b97c      	cbnz	r4, 801ce08 <__pow5mult+0x48>
 801cde8:	2010      	movs	r0, #16
 801cdea:	f7fc fb3b 	bl	8019464 <malloc>
 801cdee:	4602      	mov	r2, r0
 801cdf0:	61f8      	str	r0, [r7, #28]
 801cdf2:	b928      	cbnz	r0, 801ce00 <__pow5mult+0x40>
 801cdf4:	4b1d      	ldr	r3, [pc, #116]	@ (801ce6c <__pow5mult+0xac>)
 801cdf6:	481e      	ldr	r0, [pc, #120]	@ (801ce70 <__pow5mult+0xb0>)
 801cdf8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801cdfc:	f7fe fbe2 	bl	801b5c4 <__assert_func>
 801ce00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801ce04:	6004      	str	r4, [r0, #0]
 801ce06:	60c4      	str	r4, [r0, #12]
 801ce08:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801ce0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801ce10:	b94c      	cbnz	r4, 801ce26 <__pow5mult+0x66>
 801ce12:	f240 2171 	movw	r1, #625	@ 0x271
 801ce16:	4638      	mov	r0, r7
 801ce18:	f7ff ff12 	bl	801cc40 <__i2b>
 801ce1c:	2300      	movs	r3, #0
 801ce1e:	f8c8 0008 	str.w	r0, [r8, #8]
 801ce22:	4604      	mov	r4, r0
 801ce24:	6003      	str	r3, [r0, #0]
 801ce26:	f04f 0900 	mov.w	r9, #0
 801ce2a:	07eb      	lsls	r3, r5, #31
 801ce2c:	d50a      	bpl.n	801ce44 <__pow5mult+0x84>
 801ce2e:	4631      	mov	r1, r6
 801ce30:	4622      	mov	r2, r4
 801ce32:	4638      	mov	r0, r7
 801ce34:	f7ff ff1a 	bl	801cc6c <__multiply>
 801ce38:	4631      	mov	r1, r6
 801ce3a:	4680      	mov	r8, r0
 801ce3c:	4638      	mov	r0, r7
 801ce3e:	f7ff fe01 	bl	801ca44 <_Bfree>
 801ce42:	4646      	mov	r6, r8
 801ce44:	106d      	asrs	r5, r5, #1
 801ce46:	d00b      	beq.n	801ce60 <__pow5mult+0xa0>
 801ce48:	6820      	ldr	r0, [r4, #0]
 801ce4a:	b938      	cbnz	r0, 801ce5c <__pow5mult+0x9c>
 801ce4c:	4622      	mov	r2, r4
 801ce4e:	4621      	mov	r1, r4
 801ce50:	4638      	mov	r0, r7
 801ce52:	f7ff ff0b 	bl	801cc6c <__multiply>
 801ce56:	6020      	str	r0, [r4, #0]
 801ce58:	f8c0 9000 	str.w	r9, [r0]
 801ce5c:	4604      	mov	r4, r0
 801ce5e:	e7e4      	b.n	801ce2a <__pow5mult+0x6a>
 801ce60:	4630      	mov	r0, r6
 801ce62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ce66:	bf00      	nop
 801ce68:	080221b8 	.word	0x080221b8
 801ce6c:	08021fd2 	.word	0x08021fd2
 801ce70:	0802215d 	.word	0x0802215d

0801ce74 <__lshift>:
 801ce74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ce78:	460c      	mov	r4, r1
 801ce7a:	6849      	ldr	r1, [r1, #4]
 801ce7c:	6923      	ldr	r3, [r4, #16]
 801ce7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801ce82:	68a3      	ldr	r3, [r4, #8]
 801ce84:	4607      	mov	r7, r0
 801ce86:	4691      	mov	r9, r2
 801ce88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801ce8c:	f108 0601 	add.w	r6, r8, #1
 801ce90:	42b3      	cmp	r3, r6
 801ce92:	db0b      	blt.n	801ceac <__lshift+0x38>
 801ce94:	4638      	mov	r0, r7
 801ce96:	f7ff fd95 	bl	801c9c4 <_Balloc>
 801ce9a:	4605      	mov	r5, r0
 801ce9c:	b948      	cbnz	r0, 801ceb2 <__lshift+0x3e>
 801ce9e:	4602      	mov	r2, r0
 801cea0:	4b28      	ldr	r3, [pc, #160]	@ (801cf44 <__lshift+0xd0>)
 801cea2:	4829      	ldr	r0, [pc, #164]	@ (801cf48 <__lshift+0xd4>)
 801cea4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801cea8:	f7fe fb8c 	bl	801b5c4 <__assert_func>
 801ceac:	3101      	adds	r1, #1
 801ceae:	005b      	lsls	r3, r3, #1
 801ceb0:	e7ee      	b.n	801ce90 <__lshift+0x1c>
 801ceb2:	2300      	movs	r3, #0
 801ceb4:	f100 0114 	add.w	r1, r0, #20
 801ceb8:	f100 0210 	add.w	r2, r0, #16
 801cebc:	4618      	mov	r0, r3
 801cebe:	4553      	cmp	r3, sl
 801cec0:	db33      	blt.n	801cf2a <__lshift+0xb6>
 801cec2:	6920      	ldr	r0, [r4, #16]
 801cec4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801cec8:	f104 0314 	add.w	r3, r4, #20
 801cecc:	f019 091f 	ands.w	r9, r9, #31
 801ced0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801ced4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801ced8:	d02b      	beq.n	801cf32 <__lshift+0xbe>
 801ceda:	f1c9 0e20 	rsb	lr, r9, #32
 801cede:	468a      	mov	sl, r1
 801cee0:	2200      	movs	r2, #0
 801cee2:	6818      	ldr	r0, [r3, #0]
 801cee4:	fa00 f009 	lsl.w	r0, r0, r9
 801cee8:	4310      	orrs	r0, r2
 801ceea:	f84a 0b04 	str.w	r0, [sl], #4
 801ceee:	f853 2b04 	ldr.w	r2, [r3], #4
 801cef2:	459c      	cmp	ip, r3
 801cef4:	fa22 f20e 	lsr.w	r2, r2, lr
 801cef8:	d8f3      	bhi.n	801cee2 <__lshift+0x6e>
 801cefa:	ebac 0304 	sub.w	r3, ip, r4
 801cefe:	3b15      	subs	r3, #21
 801cf00:	f023 0303 	bic.w	r3, r3, #3
 801cf04:	3304      	adds	r3, #4
 801cf06:	f104 0015 	add.w	r0, r4, #21
 801cf0a:	4584      	cmp	ip, r0
 801cf0c:	bf38      	it	cc
 801cf0e:	2304      	movcc	r3, #4
 801cf10:	50ca      	str	r2, [r1, r3]
 801cf12:	b10a      	cbz	r2, 801cf18 <__lshift+0xa4>
 801cf14:	f108 0602 	add.w	r6, r8, #2
 801cf18:	3e01      	subs	r6, #1
 801cf1a:	4638      	mov	r0, r7
 801cf1c:	612e      	str	r6, [r5, #16]
 801cf1e:	4621      	mov	r1, r4
 801cf20:	f7ff fd90 	bl	801ca44 <_Bfree>
 801cf24:	4628      	mov	r0, r5
 801cf26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cf2a:	f842 0f04 	str.w	r0, [r2, #4]!
 801cf2e:	3301      	adds	r3, #1
 801cf30:	e7c5      	b.n	801cebe <__lshift+0x4a>
 801cf32:	3904      	subs	r1, #4
 801cf34:	f853 2b04 	ldr.w	r2, [r3], #4
 801cf38:	f841 2f04 	str.w	r2, [r1, #4]!
 801cf3c:	459c      	cmp	ip, r3
 801cf3e:	d8f9      	bhi.n	801cf34 <__lshift+0xc0>
 801cf40:	e7ea      	b.n	801cf18 <__lshift+0xa4>
 801cf42:	bf00      	nop
 801cf44:	080220ec 	.word	0x080220ec
 801cf48:	0802215d 	.word	0x0802215d

0801cf4c <__mcmp>:
 801cf4c:	690a      	ldr	r2, [r1, #16]
 801cf4e:	4603      	mov	r3, r0
 801cf50:	6900      	ldr	r0, [r0, #16]
 801cf52:	1a80      	subs	r0, r0, r2
 801cf54:	b530      	push	{r4, r5, lr}
 801cf56:	d10e      	bne.n	801cf76 <__mcmp+0x2a>
 801cf58:	3314      	adds	r3, #20
 801cf5a:	3114      	adds	r1, #20
 801cf5c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801cf60:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801cf64:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801cf68:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801cf6c:	4295      	cmp	r5, r2
 801cf6e:	d003      	beq.n	801cf78 <__mcmp+0x2c>
 801cf70:	d205      	bcs.n	801cf7e <__mcmp+0x32>
 801cf72:	f04f 30ff 	mov.w	r0, #4294967295
 801cf76:	bd30      	pop	{r4, r5, pc}
 801cf78:	42a3      	cmp	r3, r4
 801cf7a:	d3f3      	bcc.n	801cf64 <__mcmp+0x18>
 801cf7c:	e7fb      	b.n	801cf76 <__mcmp+0x2a>
 801cf7e:	2001      	movs	r0, #1
 801cf80:	e7f9      	b.n	801cf76 <__mcmp+0x2a>
	...

0801cf84 <__mdiff>:
 801cf84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cf88:	4689      	mov	r9, r1
 801cf8a:	4606      	mov	r6, r0
 801cf8c:	4611      	mov	r1, r2
 801cf8e:	4648      	mov	r0, r9
 801cf90:	4614      	mov	r4, r2
 801cf92:	f7ff ffdb 	bl	801cf4c <__mcmp>
 801cf96:	1e05      	subs	r5, r0, #0
 801cf98:	d112      	bne.n	801cfc0 <__mdiff+0x3c>
 801cf9a:	4629      	mov	r1, r5
 801cf9c:	4630      	mov	r0, r6
 801cf9e:	f7ff fd11 	bl	801c9c4 <_Balloc>
 801cfa2:	4602      	mov	r2, r0
 801cfa4:	b928      	cbnz	r0, 801cfb2 <__mdiff+0x2e>
 801cfa6:	4b3f      	ldr	r3, [pc, #252]	@ (801d0a4 <__mdiff+0x120>)
 801cfa8:	f240 2137 	movw	r1, #567	@ 0x237
 801cfac:	483e      	ldr	r0, [pc, #248]	@ (801d0a8 <__mdiff+0x124>)
 801cfae:	f7fe fb09 	bl	801b5c4 <__assert_func>
 801cfb2:	2301      	movs	r3, #1
 801cfb4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801cfb8:	4610      	mov	r0, r2
 801cfba:	b003      	add	sp, #12
 801cfbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cfc0:	bfbc      	itt	lt
 801cfc2:	464b      	movlt	r3, r9
 801cfc4:	46a1      	movlt	r9, r4
 801cfc6:	4630      	mov	r0, r6
 801cfc8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801cfcc:	bfba      	itte	lt
 801cfce:	461c      	movlt	r4, r3
 801cfd0:	2501      	movlt	r5, #1
 801cfd2:	2500      	movge	r5, #0
 801cfd4:	f7ff fcf6 	bl	801c9c4 <_Balloc>
 801cfd8:	4602      	mov	r2, r0
 801cfda:	b918      	cbnz	r0, 801cfe4 <__mdiff+0x60>
 801cfdc:	4b31      	ldr	r3, [pc, #196]	@ (801d0a4 <__mdiff+0x120>)
 801cfde:	f240 2145 	movw	r1, #581	@ 0x245
 801cfe2:	e7e3      	b.n	801cfac <__mdiff+0x28>
 801cfe4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801cfe8:	6926      	ldr	r6, [r4, #16]
 801cfea:	60c5      	str	r5, [r0, #12]
 801cfec:	f109 0310 	add.w	r3, r9, #16
 801cff0:	f109 0514 	add.w	r5, r9, #20
 801cff4:	f104 0e14 	add.w	lr, r4, #20
 801cff8:	f100 0b14 	add.w	fp, r0, #20
 801cffc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801d000:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801d004:	9301      	str	r3, [sp, #4]
 801d006:	46d9      	mov	r9, fp
 801d008:	f04f 0c00 	mov.w	ip, #0
 801d00c:	9b01      	ldr	r3, [sp, #4]
 801d00e:	f85e 0b04 	ldr.w	r0, [lr], #4
 801d012:	f853 af04 	ldr.w	sl, [r3, #4]!
 801d016:	9301      	str	r3, [sp, #4]
 801d018:	fa1f f38a 	uxth.w	r3, sl
 801d01c:	4619      	mov	r1, r3
 801d01e:	b283      	uxth	r3, r0
 801d020:	1acb      	subs	r3, r1, r3
 801d022:	0c00      	lsrs	r0, r0, #16
 801d024:	4463      	add	r3, ip
 801d026:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801d02a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801d02e:	b29b      	uxth	r3, r3
 801d030:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801d034:	4576      	cmp	r6, lr
 801d036:	f849 3b04 	str.w	r3, [r9], #4
 801d03a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801d03e:	d8e5      	bhi.n	801d00c <__mdiff+0x88>
 801d040:	1b33      	subs	r3, r6, r4
 801d042:	3b15      	subs	r3, #21
 801d044:	f023 0303 	bic.w	r3, r3, #3
 801d048:	3415      	adds	r4, #21
 801d04a:	3304      	adds	r3, #4
 801d04c:	42a6      	cmp	r6, r4
 801d04e:	bf38      	it	cc
 801d050:	2304      	movcc	r3, #4
 801d052:	441d      	add	r5, r3
 801d054:	445b      	add	r3, fp
 801d056:	461e      	mov	r6, r3
 801d058:	462c      	mov	r4, r5
 801d05a:	4544      	cmp	r4, r8
 801d05c:	d30e      	bcc.n	801d07c <__mdiff+0xf8>
 801d05e:	f108 0103 	add.w	r1, r8, #3
 801d062:	1b49      	subs	r1, r1, r5
 801d064:	f021 0103 	bic.w	r1, r1, #3
 801d068:	3d03      	subs	r5, #3
 801d06a:	45a8      	cmp	r8, r5
 801d06c:	bf38      	it	cc
 801d06e:	2100      	movcc	r1, #0
 801d070:	440b      	add	r3, r1
 801d072:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801d076:	b191      	cbz	r1, 801d09e <__mdiff+0x11a>
 801d078:	6117      	str	r7, [r2, #16]
 801d07a:	e79d      	b.n	801cfb8 <__mdiff+0x34>
 801d07c:	f854 1b04 	ldr.w	r1, [r4], #4
 801d080:	46e6      	mov	lr, ip
 801d082:	0c08      	lsrs	r0, r1, #16
 801d084:	fa1c fc81 	uxtah	ip, ip, r1
 801d088:	4471      	add	r1, lr
 801d08a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801d08e:	b289      	uxth	r1, r1
 801d090:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801d094:	f846 1b04 	str.w	r1, [r6], #4
 801d098:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801d09c:	e7dd      	b.n	801d05a <__mdiff+0xd6>
 801d09e:	3f01      	subs	r7, #1
 801d0a0:	e7e7      	b.n	801d072 <__mdiff+0xee>
 801d0a2:	bf00      	nop
 801d0a4:	080220ec 	.word	0x080220ec
 801d0a8:	0802215d 	.word	0x0802215d

0801d0ac <__ulp>:
 801d0ac:	b082      	sub	sp, #8
 801d0ae:	ed8d 0b00 	vstr	d0, [sp]
 801d0b2:	9a01      	ldr	r2, [sp, #4]
 801d0b4:	4b0f      	ldr	r3, [pc, #60]	@ (801d0f4 <__ulp+0x48>)
 801d0b6:	4013      	ands	r3, r2
 801d0b8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801d0bc:	2b00      	cmp	r3, #0
 801d0be:	dc08      	bgt.n	801d0d2 <__ulp+0x26>
 801d0c0:	425b      	negs	r3, r3
 801d0c2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801d0c6:	ea4f 5223 	mov.w	r2, r3, asr #20
 801d0ca:	da04      	bge.n	801d0d6 <__ulp+0x2a>
 801d0cc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801d0d0:	4113      	asrs	r3, r2
 801d0d2:	2200      	movs	r2, #0
 801d0d4:	e008      	b.n	801d0e8 <__ulp+0x3c>
 801d0d6:	f1a2 0314 	sub.w	r3, r2, #20
 801d0da:	2b1e      	cmp	r3, #30
 801d0dc:	bfda      	itte	le
 801d0de:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801d0e2:	40da      	lsrle	r2, r3
 801d0e4:	2201      	movgt	r2, #1
 801d0e6:	2300      	movs	r3, #0
 801d0e8:	4619      	mov	r1, r3
 801d0ea:	4610      	mov	r0, r2
 801d0ec:	ec41 0b10 	vmov	d0, r0, r1
 801d0f0:	b002      	add	sp, #8
 801d0f2:	4770      	bx	lr
 801d0f4:	7ff00000 	.word	0x7ff00000

0801d0f8 <__b2d>:
 801d0f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d0fc:	6906      	ldr	r6, [r0, #16]
 801d0fe:	f100 0814 	add.w	r8, r0, #20
 801d102:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801d106:	1f37      	subs	r7, r6, #4
 801d108:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801d10c:	4610      	mov	r0, r2
 801d10e:	f7ff fd4b 	bl	801cba8 <__hi0bits>
 801d112:	f1c0 0320 	rsb	r3, r0, #32
 801d116:	280a      	cmp	r0, #10
 801d118:	600b      	str	r3, [r1, #0]
 801d11a:	491b      	ldr	r1, [pc, #108]	@ (801d188 <__b2d+0x90>)
 801d11c:	dc15      	bgt.n	801d14a <__b2d+0x52>
 801d11e:	f1c0 0c0b 	rsb	ip, r0, #11
 801d122:	fa22 f30c 	lsr.w	r3, r2, ip
 801d126:	45b8      	cmp	r8, r7
 801d128:	ea43 0501 	orr.w	r5, r3, r1
 801d12c:	bf34      	ite	cc
 801d12e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801d132:	2300      	movcs	r3, #0
 801d134:	3015      	adds	r0, #21
 801d136:	fa02 f000 	lsl.w	r0, r2, r0
 801d13a:	fa23 f30c 	lsr.w	r3, r3, ip
 801d13e:	4303      	orrs	r3, r0
 801d140:	461c      	mov	r4, r3
 801d142:	ec45 4b10 	vmov	d0, r4, r5
 801d146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d14a:	45b8      	cmp	r8, r7
 801d14c:	bf3a      	itte	cc
 801d14e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801d152:	f1a6 0708 	subcc.w	r7, r6, #8
 801d156:	2300      	movcs	r3, #0
 801d158:	380b      	subs	r0, #11
 801d15a:	d012      	beq.n	801d182 <__b2d+0x8a>
 801d15c:	f1c0 0120 	rsb	r1, r0, #32
 801d160:	fa23 f401 	lsr.w	r4, r3, r1
 801d164:	4082      	lsls	r2, r0
 801d166:	4322      	orrs	r2, r4
 801d168:	4547      	cmp	r7, r8
 801d16a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801d16e:	bf8c      	ite	hi
 801d170:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801d174:	2200      	movls	r2, #0
 801d176:	4083      	lsls	r3, r0
 801d178:	40ca      	lsrs	r2, r1
 801d17a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801d17e:	4313      	orrs	r3, r2
 801d180:	e7de      	b.n	801d140 <__b2d+0x48>
 801d182:	ea42 0501 	orr.w	r5, r2, r1
 801d186:	e7db      	b.n	801d140 <__b2d+0x48>
 801d188:	3ff00000 	.word	0x3ff00000

0801d18c <__d2b>:
 801d18c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801d190:	460f      	mov	r7, r1
 801d192:	2101      	movs	r1, #1
 801d194:	ec59 8b10 	vmov	r8, r9, d0
 801d198:	4616      	mov	r6, r2
 801d19a:	f7ff fc13 	bl	801c9c4 <_Balloc>
 801d19e:	4604      	mov	r4, r0
 801d1a0:	b930      	cbnz	r0, 801d1b0 <__d2b+0x24>
 801d1a2:	4602      	mov	r2, r0
 801d1a4:	4b23      	ldr	r3, [pc, #140]	@ (801d234 <__d2b+0xa8>)
 801d1a6:	4824      	ldr	r0, [pc, #144]	@ (801d238 <__d2b+0xac>)
 801d1a8:	f240 310f 	movw	r1, #783	@ 0x30f
 801d1ac:	f7fe fa0a 	bl	801b5c4 <__assert_func>
 801d1b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801d1b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801d1b8:	b10d      	cbz	r5, 801d1be <__d2b+0x32>
 801d1ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801d1be:	9301      	str	r3, [sp, #4]
 801d1c0:	f1b8 0300 	subs.w	r3, r8, #0
 801d1c4:	d023      	beq.n	801d20e <__d2b+0x82>
 801d1c6:	4668      	mov	r0, sp
 801d1c8:	9300      	str	r3, [sp, #0]
 801d1ca:	f7ff fd0c 	bl	801cbe6 <__lo0bits>
 801d1ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 801d1d2:	b1d0      	cbz	r0, 801d20a <__d2b+0x7e>
 801d1d4:	f1c0 0320 	rsb	r3, r0, #32
 801d1d8:	fa02 f303 	lsl.w	r3, r2, r3
 801d1dc:	430b      	orrs	r3, r1
 801d1de:	40c2      	lsrs	r2, r0
 801d1e0:	6163      	str	r3, [r4, #20]
 801d1e2:	9201      	str	r2, [sp, #4]
 801d1e4:	9b01      	ldr	r3, [sp, #4]
 801d1e6:	61a3      	str	r3, [r4, #24]
 801d1e8:	2b00      	cmp	r3, #0
 801d1ea:	bf0c      	ite	eq
 801d1ec:	2201      	moveq	r2, #1
 801d1ee:	2202      	movne	r2, #2
 801d1f0:	6122      	str	r2, [r4, #16]
 801d1f2:	b1a5      	cbz	r5, 801d21e <__d2b+0x92>
 801d1f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801d1f8:	4405      	add	r5, r0
 801d1fa:	603d      	str	r5, [r7, #0]
 801d1fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801d200:	6030      	str	r0, [r6, #0]
 801d202:	4620      	mov	r0, r4
 801d204:	b003      	add	sp, #12
 801d206:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d20a:	6161      	str	r1, [r4, #20]
 801d20c:	e7ea      	b.n	801d1e4 <__d2b+0x58>
 801d20e:	a801      	add	r0, sp, #4
 801d210:	f7ff fce9 	bl	801cbe6 <__lo0bits>
 801d214:	9b01      	ldr	r3, [sp, #4]
 801d216:	6163      	str	r3, [r4, #20]
 801d218:	3020      	adds	r0, #32
 801d21a:	2201      	movs	r2, #1
 801d21c:	e7e8      	b.n	801d1f0 <__d2b+0x64>
 801d21e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801d222:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801d226:	6038      	str	r0, [r7, #0]
 801d228:	6918      	ldr	r0, [r3, #16]
 801d22a:	f7ff fcbd 	bl	801cba8 <__hi0bits>
 801d22e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801d232:	e7e5      	b.n	801d200 <__d2b+0x74>
 801d234:	080220ec 	.word	0x080220ec
 801d238:	0802215d 	.word	0x0802215d

0801d23c <__ratio>:
 801d23c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d240:	b085      	sub	sp, #20
 801d242:	e9cd 1000 	strd	r1, r0, [sp]
 801d246:	a902      	add	r1, sp, #8
 801d248:	f7ff ff56 	bl	801d0f8 <__b2d>
 801d24c:	9800      	ldr	r0, [sp, #0]
 801d24e:	a903      	add	r1, sp, #12
 801d250:	ec55 4b10 	vmov	r4, r5, d0
 801d254:	f7ff ff50 	bl	801d0f8 <__b2d>
 801d258:	9b01      	ldr	r3, [sp, #4]
 801d25a:	6919      	ldr	r1, [r3, #16]
 801d25c:	9b00      	ldr	r3, [sp, #0]
 801d25e:	691b      	ldr	r3, [r3, #16]
 801d260:	1ac9      	subs	r1, r1, r3
 801d262:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801d266:	1a9b      	subs	r3, r3, r2
 801d268:	ec5b ab10 	vmov	sl, fp, d0
 801d26c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801d270:	2b00      	cmp	r3, #0
 801d272:	bfce      	itee	gt
 801d274:	462a      	movgt	r2, r5
 801d276:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801d27a:	465a      	movle	r2, fp
 801d27c:	462f      	mov	r7, r5
 801d27e:	46d9      	mov	r9, fp
 801d280:	bfcc      	ite	gt
 801d282:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801d286:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801d28a:	464b      	mov	r3, r9
 801d28c:	4652      	mov	r2, sl
 801d28e:	4620      	mov	r0, r4
 801d290:	4639      	mov	r1, r7
 801d292:	f7e3 fab3 	bl	80007fc <__aeabi_ddiv>
 801d296:	ec41 0b10 	vmov	d0, r0, r1
 801d29a:	b005      	add	sp, #20
 801d29c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801d2a0 <__copybits>:
 801d2a0:	3901      	subs	r1, #1
 801d2a2:	b570      	push	{r4, r5, r6, lr}
 801d2a4:	1149      	asrs	r1, r1, #5
 801d2a6:	6914      	ldr	r4, [r2, #16]
 801d2a8:	3101      	adds	r1, #1
 801d2aa:	f102 0314 	add.w	r3, r2, #20
 801d2ae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801d2b2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801d2b6:	1f05      	subs	r5, r0, #4
 801d2b8:	42a3      	cmp	r3, r4
 801d2ba:	d30c      	bcc.n	801d2d6 <__copybits+0x36>
 801d2bc:	1aa3      	subs	r3, r4, r2
 801d2be:	3b11      	subs	r3, #17
 801d2c0:	f023 0303 	bic.w	r3, r3, #3
 801d2c4:	3211      	adds	r2, #17
 801d2c6:	42a2      	cmp	r2, r4
 801d2c8:	bf88      	it	hi
 801d2ca:	2300      	movhi	r3, #0
 801d2cc:	4418      	add	r0, r3
 801d2ce:	2300      	movs	r3, #0
 801d2d0:	4288      	cmp	r0, r1
 801d2d2:	d305      	bcc.n	801d2e0 <__copybits+0x40>
 801d2d4:	bd70      	pop	{r4, r5, r6, pc}
 801d2d6:	f853 6b04 	ldr.w	r6, [r3], #4
 801d2da:	f845 6f04 	str.w	r6, [r5, #4]!
 801d2de:	e7eb      	b.n	801d2b8 <__copybits+0x18>
 801d2e0:	f840 3b04 	str.w	r3, [r0], #4
 801d2e4:	e7f4      	b.n	801d2d0 <__copybits+0x30>

0801d2e6 <__any_on>:
 801d2e6:	f100 0214 	add.w	r2, r0, #20
 801d2ea:	6900      	ldr	r0, [r0, #16]
 801d2ec:	114b      	asrs	r3, r1, #5
 801d2ee:	4298      	cmp	r0, r3
 801d2f0:	b510      	push	{r4, lr}
 801d2f2:	db11      	blt.n	801d318 <__any_on+0x32>
 801d2f4:	dd0a      	ble.n	801d30c <__any_on+0x26>
 801d2f6:	f011 011f 	ands.w	r1, r1, #31
 801d2fa:	d007      	beq.n	801d30c <__any_on+0x26>
 801d2fc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801d300:	fa24 f001 	lsr.w	r0, r4, r1
 801d304:	fa00 f101 	lsl.w	r1, r0, r1
 801d308:	428c      	cmp	r4, r1
 801d30a:	d10b      	bne.n	801d324 <__any_on+0x3e>
 801d30c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801d310:	4293      	cmp	r3, r2
 801d312:	d803      	bhi.n	801d31c <__any_on+0x36>
 801d314:	2000      	movs	r0, #0
 801d316:	bd10      	pop	{r4, pc}
 801d318:	4603      	mov	r3, r0
 801d31a:	e7f7      	b.n	801d30c <__any_on+0x26>
 801d31c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801d320:	2900      	cmp	r1, #0
 801d322:	d0f5      	beq.n	801d310 <__any_on+0x2a>
 801d324:	2001      	movs	r0, #1
 801d326:	e7f6      	b.n	801d316 <__any_on+0x30>

0801d328 <__ascii_wctomb>:
 801d328:	4603      	mov	r3, r0
 801d32a:	4608      	mov	r0, r1
 801d32c:	b141      	cbz	r1, 801d340 <__ascii_wctomb+0x18>
 801d32e:	2aff      	cmp	r2, #255	@ 0xff
 801d330:	d904      	bls.n	801d33c <__ascii_wctomb+0x14>
 801d332:	228a      	movs	r2, #138	@ 0x8a
 801d334:	601a      	str	r2, [r3, #0]
 801d336:	f04f 30ff 	mov.w	r0, #4294967295
 801d33a:	4770      	bx	lr
 801d33c:	700a      	strb	r2, [r1, #0]
 801d33e:	2001      	movs	r0, #1
 801d340:	4770      	bx	lr

0801d342 <__ssputs_r>:
 801d342:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d346:	688e      	ldr	r6, [r1, #8]
 801d348:	461f      	mov	r7, r3
 801d34a:	42be      	cmp	r6, r7
 801d34c:	680b      	ldr	r3, [r1, #0]
 801d34e:	4682      	mov	sl, r0
 801d350:	460c      	mov	r4, r1
 801d352:	4690      	mov	r8, r2
 801d354:	d82d      	bhi.n	801d3b2 <__ssputs_r+0x70>
 801d356:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d35a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801d35e:	d026      	beq.n	801d3ae <__ssputs_r+0x6c>
 801d360:	6965      	ldr	r5, [r4, #20]
 801d362:	6909      	ldr	r1, [r1, #16]
 801d364:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801d368:	eba3 0901 	sub.w	r9, r3, r1
 801d36c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801d370:	1c7b      	adds	r3, r7, #1
 801d372:	444b      	add	r3, r9
 801d374:	106d      	asrs	r5, r5, #1
 801d376:	429d      	cmp	r5, r3
 801d378:	bf38      	it	cc
 801d37a:	461d      	movcc	r5, r3
 801d37c:	0553      	lsls	r3, r2, #21
 801d37e:	d527      	bpl.n	801d3d0 <__ssputs_r+0x8e>
 801d380:	4629      	mov	r1, r5
 801d382:	f7fc f8a1 	bl	80194c8 <_malloc_r>
 801d386:	4606      	mov	r6, r0
 801d388:	b360      	cbz	r0, 801d3e4 <__ssputs_r+0xa2>
 801d38a:	6921      	ldr	r1, [r4, #16]
 801d38c:	464a      	mov	r2, r9
 801d38e:	f7fe f8fc 	bl	801b58a <memcpy>
 801d392:	89a3      	ldrh	r3, [r4, #12]
 801d394:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801d398:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d39c:	81a3      	strh	r3, [r4, #12]
 801d39e:	6126      	str	r6, [r4, #16]
 801d3a0:	6165      	str	r5, [r4, #20]
 801d3a2:	444e      	add	r6, r9
 801d3a4:	eba5 0509 	sub.w	r5, r5, r9
 801d3a8:	6026      	str	r6, [r4, #0]
 801d3aa:	60a5      	str	r5, [r4, #8]
 801d3ac:	463e      	mov	r6, r7
 801d3ae:	42be      	cmp	r6, r7
 801d3b0:	d900      	bls.n	801d3b4 <__ssputs_r+0x72>
 801d3b2:	463e      	mov	r6, r7
 801d3b4:	6820      	ldr	r0, [r4, #0]
 801d3b6:	4632      	mov	r2, r6
 801d3b8:	4641      	mov	r1, r8
 801d3ba:	f000 fbad 	bl	801db18 <memmove>
 801d3be:	68a3      	ldr	r3, [r4, #8]
 801d3c0:	1b9b      	subs	r3, r3, r6
 801d3c2:	60a3      	str	r3, [r4, #8]
 801d3c4:	6823      	ldr	r3, [r4, #0]
 801d3c6:	4433      	add	r3, r6
 801d3c8:	6023      	str	r3, [r4, #0]
 801d3ca:	2000      	movs	r0, #0
 801d3cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d3d0:	462a      	mov	r2, r5
 801d3d2:	f000 fbd6 	bl	801db82 <_realloc_r>
 801d3d6:	4606      	mov	r6, r0
 801d3d8:	2800      	cmp	r0, #0
 801d3da:	d1e0      	bne.n	801d39e <__ssputs_r+0x5c>
 801d3dc:	6921      	ldr	r1, [r4, #16]
 801d3de:	4650      	mov	r0, sl
 801d3e0:	f7fe ff5a 	bl	801c298 <_free_r>
 801d3e4:	230c      	movs	r3, #12
 801d3e6:	f8ca 3000 	str.w	r3, [sl]
 801d3ea:	89a3      	ldrh	r3, [r4, #12]
 801d3ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d3f0:	81a3      	strh	r3, [r4, #12]
 801d3f2:	f04f 30ff 	mov.w	r0, #4294967295
 801d3f6:	e7e9      	b.n	801d3cc <__ssputs_r+0x8a>

0801d3f8 <_svfiprintf_r>:
 801d3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d3fc:	4698      	mov	r8, r3
 801d3fe:	898b      	ldrh	r3, [r1, #12]
 801d400:	061b      	lsls	r3, r3, #24
 801d402:	b09d      	sub	sp, #116	@ 0x74
 801d404:	4607      	mov	r7, r0
 801d406:	460d      	mov	r5, r1
 801d408:	4614      	mov	r4, r2
 801d40a:	d510      	bpl.n	801d42e <_svfiprintf_r+0x36>
 801d40c:	690b      	ldr	r3, [r1, #16]
 801d40e:	b973      	cbnz	r3, 801d42e <_svfiprintf_r+0x36>
 801d410:	2140      	movs	r1, #64	@ 0x40
 801d412:	f7fc f859 	bl	80194c8 <_malloc_r>
 801d416:	6028      	str	r0, [r5, #0]
 801d418:	6128      	str	r0, [r5, #16]
 801d41a:	b930      	cbnz	r0, 801d42a <_svfiprintf_r+0x32>
 801d41c:	230c      	movs	r3, #12
 801d41e:	603b      	str	r3, [r7, #0]
 801d420:	f04f 30ff 	mov.w	r0, #4294967295
 801d424:	b01d      	add	sp, #116	@ 0x74
 801d426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d42a:	2340      	movs	r3, #64	@ 0x40
 801d42c:	616b      	str	r3, [r5, #20]
 801d42e:	2300      	movs	r3, #0
 801d430:	9309      	str	r3, [sp, #36]	@ 0x24
 801d432:	2320      	movs	r3, #32
 801d434:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d438:	f8cd 800c 	str.w	r8, [sp, #12]
 801d43c:	2330      	movs	r3, #48	@ 0x30
 801d43e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801d5dc <_svfiprintf_r+0x1e4>
 801d442:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d446:	f04f 0901 	mov.w	r9, #1
 801d44a:	4623      	mov	r3, r4
 801d44c:	469a      	mov	sl, r3
 801d44e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d452:	b10a      	cbz	r2, 801d458 <_svfiprintf_r+0x60>
 801d454:	2a25      	cmp	r2, #37	@ 0x25
 801d456:	d1f9      	bne.n	801d44c <_svfiprintf_r+0x54>
 801d458:	ebba 0b04 	subs.w	fp, sl, r4
 801d45c:	d00b      	beq.n	801d476 <_svfiprintf_r+0x7e>
 801d45e:	465b      	mov	r3, fp
 801d460:	4622      	mov	r2, r4
 801d462:	4629      	mov	r1, r5
 801d464:	4638      	mov	r0, r7
 801d466:	f7ff ff6c 	bl	801d342 <__ssputs_r>
 801d46a:	3001      	adds	r0, #1
 801d46c:	f000 80a7 	beq.w	801d5be <_svfiprintf_r+0x1c6>
 801d470:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d472:	445a      	add	r2, fp
 801d474:	9209      	str	r2, [sp, #36]	@ 0x24
 801d476:	f89a 3000 	ldrb.w	r3, [sl]
 801d47a:	2b00      	cmp	r3, #0
 801d47c:	f000 809f 	beq.w	801d5be <_svfiprintf_r+0x1c6>
 801d480:	2300      	movs	r3, #0
 801d482:	f04f 32ff 	mov.w	r2, #4294967295
 801d486:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d48a:	f10a 0a01 	add.w	sl, sl, #1
 801d48e:	9304      	str	r3, [sp, #16]
 801d490:	9307      	str	r3, [sp, #28]
 801d492:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d496:	931a      	str	r3, [sp, #104]	@ 0x68
 801d498:	4654      	mov	r4, sl
 801d49a:	2205      	movs	r2, #5
 801d49c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d4a0:	484e      	ldr	r0, [pc, #312]	@ (801d5dc <_svfiprintf_r+0x1e4>)
 801d4a2:	f7e2 fe6d 	bl	8000180 <memchr>
 801d4a6:	9a04      	ldr	r2, [sp, #16]
 801d4a8:	b9d8      	cbnz	r0, 801d4e2 <_svfiprintf_r+0xea>
 801d4aa:	06d0      	lsls	r0, r2, #27
 801d4ac:	bf44      	itt	mi
 801d4ae:	2320      	movmi	r3, #32
 801d4b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d4b4:	0711      	lsls	r1, r2, #28
 801d4b6:	bf44      	itt	mi
 801d4b8:	232b      	movmi	r3, #43	@ 0x2b
 801d4ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d4be:	f89a 3000 	ldrb.w	r3, [sl]
 801d4c2:	2b2a      	cmp	r3, #42	@ 0x2a
 801d4c4:	d015      	beq.n	801d4f2 <_svfiprintf_r+0xfa>
 801d4c6:	9a07      	ldr	r2, [sp, #28]
 801d4c8:	4654      	mov	r4, sl
 801d4ca:	2000      	movs	r0, #0
 801d4cc:	f04f 0c0a 	mov.w	ip, #10
 801d4d0:	4621      	mov	r1, r4
 801d4d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d4d6:	3b30      	subs	r3, #48	@ 0x30
 801d4d8:	2b09      	cmp	r3, #9
 801d4da:	d94b      	bls.n	801d574 <_svfiprintf_r+0x17c>
 801d4dc:	b1b0      	cbz	r0, 801d50c <_svfiprintf_r+0x114>
 801d4de:	9207      	str	r2, [sp, #28]
 801d4e0:	e014      	b.n	801d50c <_svfiprintf_r+0x114>
 801d4e2:	eba0 0308 	sub.w	r3, r0, r8
 801d4e6:	fa09 f303 	lsl.w	r3, r9, r3
 801d4ea:	4313      	orrs	r3, r2
 801d4ec:	9304      	str	r3, [sp, #16]
 801d4ee:	46a2      	mov	sl, r4
 801d4f0:	e7d2      	b.n	801d498 <_svfiprintf_r+0xa0>
 801d4f2:	9b03      	ldr	r3, [sp, #12]
 801d4f4:	1d19      	adds	r1, r3, #4
 801d4f6:	681b      	ldr	r3, [r3, #0]
 801d4f8:	9103      	str	r1, [sp, #12]
 801d4fa:	2b00      	cmp	r3, #0
 801d4fc:	bfbb      	ittet	lt
 801d4fe:	425b      	neglt	r3, r3
 801d500:	f042 0202 	orrlt.w	r2, r2, #2
 801d504:	9307      	strge	r3, [sp, #28]
 801d506:	9307      	strlt	r3, [sp, #28]
 801d508:	bfb8      	it	lt
 801d50a:	9204      	strlt	r2, [sp, #16]
 801d50c:	7823      	ldrb	r3, [r4, #0]
 801d50e:	2b2e      	cmp	r3, #46	@ 0x2e
 801d510:	d10a      	bne.n	801d528 <_svfiprintf_r+0x130>
 801d512:	7863      	ldrb	r3, [r4, #1]
 801d514:	2b2a      	cmp	r3, #42	@ 0x2a
 801d516:	d132      	bne.n	801d57e <_svfiprintf_r+0x186>
 801d518:	9b03      	ldr	r3, [sp, #12]
 801d51a:	1d1a      	adds	r2, r3, #4
 801d51c:	681b      	ldr	r3, [r3, #0]
 801d51e:	9203      	str	r2, [sp, #12]
 801d520:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d524:	3402      	adds	r4, #2
 801d526:	9305      	str	r3, [sp, #20]
 801d528:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801d5ec <_svfiprintf_r+0x1f4>
 801d52c:	7821      	ldrb	r1, [r4, #0]
 801d52e:	2203      	movs	r2, #3
 801d530:	4650      	mov	r0, sl
 801d532:	f7e2 fe25 	bl	8000180 <memchr>
 801d536:	b138      	cbz	r0, 801d548 <_svfiprintf_r+0x150>
 801d538:	9b04      	ldr	r3, [sp, #16]
 801d53a:	eba0 000a 	sub.w	r0, r0, sl
 801d53e:	2240      	movs	r2, #64	@ 0x40
 801d540:	4082      	lsls	r2, r0
 801d542:	4313      	orrs	r3, r2
 801d544:	3401      	adds	r4, #1
 801d546:	9304      	str	r3, [sp, #16]
 801d548:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d54c:	4824      	ldr	r0, [pc, #144]	@ (801d5e0 <_svfiprintf_r+0x1e8>)
 801d54e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d552:	2206      	movs	r2, #6
 801d554:	f7e2 fe14 	bl	8000180 <memchr>
 801d558:	2800      	cmp	r0, #0
 801d55a:	d036      	beq.n	801d5ca <_svfiprintf_r+0x1d2>
 801d55c:	4b21      	ldr	r3, [pc, #132]	@ (801d5e4 <_svfiprintf_r+0x1ec>)
 801d55e:	bb1b      	cbnz	r3, 801d5a8 <_svfiprintf_r+0x1b0>
 801d560:	9b03      	ldr	r3, [sp, #12]
 801d562:	3307      	adds	r3, #7
 801d564:	f023 0307 	bic.w	r3, r3, #7
 801d568:	3308      	adds	r3, #8
 801d56a:	9303      	str	r3, [sp, #12]
 801d56c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d56e:	4433      	add	r3, r6
 801d570:	9309      	str	r3, [sp, #36]	@ 0x24
 801d572:	e76a      	b.n	801d44a <_svfiprintf_r+0x52>
 801d574:	fb0c 3202 	mla	r2, ip, r2, r3
 801d578:	460c      	mov	r4, r1
 801d57a:	2001      	movs	r0, #1
 801d57c:	e7a8      	b.n	801d4d0 <_svfiprintf_r+0xd8>
 801d57e:	2300      	movs	r3, #0
 801d580:	3401      	adds	r4, #1
 801d582:	9305      	str	r3, [sp, #20]
 801d584:	4619      	mov	r1, r3
 801d586:	f04f 0c0a 	mov.w	ip, #10
 801d58a:	4620      	mov	r0, r4
 801d58c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d590:	3a30      	subs	r2, #48	@ 0x30
 801d592:	2a09      	cmp	r2, #9
 801d594:	d903      	bls.n	801d59e <_svfiprintf_r+0x1a6>
 801d596:	2b00      	cmp	r3, #0
 801d598:	d0c6      	beq.n	801d528 <_svfiprintf_r+0x130>
 801d59a:	9105      	str	r1, [sp, #20]
 801d59c:	e7c4      	b.n	801d528 <_svfiprintf_r+0x130>
 801d59e:	fb0c 2101 	mla	r1, ip, r1, r2
 801d5a2:	4604      	mov	r4, r0
 801d5a4:	2301      	movs	r3, #1
 801d5a6:	e7f0      	b.n	801d58a <_svfiprintf_r+0x192>
 801d5a8:	ab03      	add	r3, sp, #12
 801d5aa:	9300      	str	r3, [sp, #0]
 801d5ac:	462a      	mov	r2, r5
 801d5ae:	4b0e      	ldr	r3, [pc, #56]	@ (801d5e8 <_svfiprintf_r+0x1f0>)
 801d5b0:	a904      	add	r1, sp, #16
 801d5b2:	4638      	mov	r0, r7
 801d5b4:	f7fc ffa8 	bl	801a508 <_printf_float>
 801d5b8:	1c42      	adds	r2, r0, #1
 801d5ba:	4606      	mov	r6, r0
 801d5bc:	d1d6      	bne.n	801d56c <_svfiprintf_r+0x174>
 801d5be:	89ab      	ldrh	r3, [r5, #12]
 801d5c0:	065b      	lsls	r3, r3, #25
 801d5c2:	f53f af2d 	bmi.w	801d420 <_svfiprintf_r+0x28>
 801d5c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d5c8:	e72c      	b.n	801d424 <_svfiprintf_r+0x2c>
 801d5ca:	ab03      	add	r3, sp, #12
 801d5cc:	9300      	str	r3, [sp, #0]
 801d5ce:	462a      	mov	r2, r5
 801d5d0:	4b05      	ldr	r3, [pc, #20]	@ (801d5e8 <_svfiprintf_r+0x1f0>)
 801d5d2:	a904      	add	r1, sp, #16
 801d5d4:	4638      	mov	r0, r7
 801d5d6:	f7fd fa2f 	bl	801aa38 <_printf_i>
 801d5da:	e7ed      	b.n	801d5b8 <_svfiprintf_r+0x1c0>
 801d5dc:	080222b8 	.word	0x080222b8
 801d5e0:	080222c2 	.word	0x080222c2
 801d5e4:	0801a509 	.word	0x0801a509
 801d5e8:	0801d343 	.word	0x0801d343
 801d5ec:	080222be 	.word	0x080222be

0801d5f0 <__sfputc_r>:
 801d5f0:	6893      	ldr	r3, [r2, #8]
 801d5f2:	3b01      	subs	r3, #1
 801d5f4:	2b00      	cmp	r3, #0
 801d5f6:	b410      	push	{r4}
 801d5f8:	6093      	str	r3, [r2, #8]
 801d5fa:	da08      	bge.n	801d60e <__sfputc_r+0x1e>
 801d5fc:	6994      	ldr	r4, [r2, #24]
 801d5fe:	42a3      	cmp	r3, r4
 801d600:	db01      	blt.n	801d606 <__sfputc_r+0x16>
 801d602:	290a      	cmp	r1, #10
 801d604:	d103      	bne.n	801d60e <__sfputc_r+0x1e>
 801d606:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d60a:	f000 b9f1 	b.w	801d9f0 <__swbuf_r>
 801d60e:	6813      	ldr	r3, [r2, #0]
 801d610:	1c58      	adds	r0, r3, #1
 801d612:	6010      	str	r0, [r2, #0]
 801d614:	7019      	strb	r1, [r3, #0]
 801d616:	4608      	mov	r0, r1
 801d618:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d61c:	4770      	bx	lr

0801d61e <__sfputs_r>:
 801d61e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d620:	4606      	mov	r6, r0
 801d622:	460f      	mov	r7, r1
 801d624:	4614      	mov	r4, r2
 801d626:	18d5      	adds	r5, r2, r3
 801d628:	42ac      	cmp	r4, r5
 801d62a:	d101      	bne.n	801d630 <__sfputs_r+0x12>
 801d62c:	2000      	movs	r0, #0
 801d62e:	e007      	b.n	801d640 <__sfputs_r+0x22>
 801d630:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d634:	463a      	mov	r2, r7
 801d636:	4630      	mov	r0, r6
 801d638:	f7ff ffda 	bl	801d5f0 <__sfputc_r>
 801d63c:	1c43      	adds	r3, r0, #1
 801d63e:	d1f3      	bne.n	801d628 <__sfputs_r+0xa>
 801d640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801d644 <_vfiprintf_r>:
 801d644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d648:	460d      	mov	r5, r1
 801d64a:	b09d      	sub	sp, #116	@ 0x74
 801d64c:	4614      	mov	r4, r2
 801d64e:	4698      	mov	r8, r3
 801d650:	4606      	mov	r6, r0
 801d652:	b118      	cbz	r0, 801d65c <_vfiprintf_r+0x18>
 801d654:	6a03      	ldr	r3, [r0, #32]
 801d656:	b90b      	cbnz	r3, 801d65c <_vfiprintf_r+0x18>
 801d658:	f7fd fdae 	bl	801b1b8 <__sinit>
 801d65c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d65e:	07d9      	lsls	r1, r3, #31
 801d660:	d405      	bmi.n	801d66e <_vfiprintf_r+0x2a>
 801d662:	89ab      	ldrh	r3, [r5, #12]
 801d664:	059a      	lsls	r2, r3, #22
 801d666:	d402      	bmi.n	801d66e <_vfiprintf_r+0x2a>
 801d668:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d66a:	f7fd ff84 	bl	801b576 <__retarget_lock_acquire_recursive>
 801d66e:	89ab      	ldrh	r3, [r5, #12]
 801d670:	071b      	lsls	r3, r3, #28
 801d672:	d501      	bpl.n	801d678 <_vfiprintf_r+0x34>
 801d674:	692b      	ldr	r3, [r5, #16]
 801d676:	b99b      	cbnz	r3, 801d6a0 <_vfiprintf_r+0x5c>
 801d678:	4629      	mov	r1, r5
 801d67a:	4630      	mov	r0, r6
 801d67c:	f000 f9f6 	bl	801da6c <__swsetup_r>
 801d680:	b170      	cbz	r0, 801d6a0 <_vfiprintf_r+0x5c>
 801d682:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d684:	07dc      	lsls	r4, r3, #31
 801d686:	d504      	bpl.n	801d692 <_vfiprintf_r+0x4e>
 801d688:	f04f 30ff 	mov.w	r0, #4294967295
 801d68c:	b01d      	add	sp, #116	@ 0x74
 801d68e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d692:	89ab      	ldrh	r3, [r5, #12]
 801d694:	0598      	lsls	r0, r3, #22
 801d696:	d4f7      	bmi.n	801d688 <_vfiprintf_r+0x44>
 801d698:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d69a:	f7fd ff6d 	bl	801b578 <__retarget_lock_release_recursive>
 801d69e:	e7f3      	b.n	801d688 <_vfiprintf_r+0x44>
 801d6a0:	2300      	movs	r3, #0
 801d6a2:	9309      	str	r3, [sp, #36]	@ 0x24
 801d6a4:	2320      	movs	r3, #32
 801d6a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d6aa:	f8cd 800c 	str.w	r8, [sp, #12]
 801d6ae:	2330      	movs	r3, #48	@ 0x30
 801d6b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801d860 <_vfiprintf_r+0x21c>
 801d6b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d6b8:	f04f 0901 	mov.w	r9, #1
 801d6bc:	4623      	mov	r3, r4
 801d6be:	469a      	mov	sl, r3
 801d6c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d6c4:	b10a      	cbz	r2, 801d6ca <_vfiprintf_r+0x86>
 801d6c6:	2a25      	cmp	r2, #37	@ 0x25
 801d6c8:	d1f9      	bne.n	801d6be <_vfiprintf_r+0x7a>
 801d6ca:	ebba 0b04 	subs.w	fp, sl, r4
 801d6ce:	d00b      	beq.n	801d6e8 <_vfiprintf_r+0xa4>
 801d6d0:	465b      	mov	r3, fp
 801d6d2:	4622      	mov	r2, r4
 801d6d4:	4629      	mov	r1, r5
 801d6d6:	4630      	mov	r0, r6
 801d6d8:	f7ff ffa1 	bl	801d61e <__sfputs_r>
 801d6dc:	3001      	adds	r0, #1
 801d6de:	f000 80a7 	beq.w	801d830 <_vfiprintf_r+0x1ec>
 801d6e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d6e4:	445a      	add	r2, fp
 801d6e6:	9209      	str	r2, [sp, #36]	@ 0x24
 801d6e8:	f89a 3000 	ldrb.w	r3, [sl]
 801d6ec:	2b00      	cmp	r3, #0
 801d6ee:	f000 809f 	beq.w	801d830 <_vfiprintf_r+0x1ec>
 801d6f2:	2300      	movs	r3, #0
 801d6f4:	f04f 32ff 	mov.w	r2, #4294967295
 801d6f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d6fc:	f10a 0a01 	add.w	sl, sl, #1
 801d700:	9304      	str	r3, [sp, #16]
 801d702:	9307      	str	r3, [sp, #28]
 801d704:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d708:	931a      	str	r3, [sp, #104]	@ 0x68
 801d70a:	4654      	mov	r4, sl
 801d70c:	2205      	movs	r2, #5
 801d70e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d712:	4853      	ldr	r0, [pc, #332]	@ (801d860 <_vfiprintf_r+0x21c>)
 801d714:	f7e2 fd34 	bl	8000180 <memchr>
 801d718:	9a04      	ldr	r2, [sp, #16]
 801d71a:	b9d8      	cbnz	r0, 801d754 <_vfiprintf_r+0x110>
 801d71c:	06d1      	lsls	r1, r2, #27
 801d71e:	bf44      	itt	mi
 801d720:	2320      	movmi	r3, #32
 801d722:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d726:	0713      	lsls	r3, r2, #28
 801d728:	bf44      	itt	mi
 801d72a:	232b      	movmi	r3, #43	@ 0x2b
 801d72c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d730:	f89a 3000 	ldrb.w	r3, [sl]
 801d734:	2b2a      	cmp	r3, #42	@ 0x2a
 801d736:	d015      	beq.n	801d764 <_vfiprintf_r+0x120>
 801d738:	9a07      	ldr	r2, [sp, #28]
 801d73a:	4654      	mov	r4, sl
 801d73c:	2000      	movs	r0, #0
 801d73e:	f04f 0c0a 	mov.w	ip, #10
 801d742:	4621      	mov	r1, r4
 801d744:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d748:	3b30      	subs	r3, #48	@ 0x30
 801d74a:	2b09      	cmp	r3, #9
 801d74c:	d94b      	bls.n	801d7e6 <_vfiprintf_r+0x1a2>
 801d74e:	b1b0      	cbz	r0, 801d77e <_vfiprintf_r+0x13a>
 801d750:	9207      	str	r2, [sp, #28]
 801d752:	e014      	b.n	801d77e <_vfiprintf_r+0x13a>
 801d754:	eba0 0308 	sub.w	r3, r0, r8
 801d758:	fa09 f303 	lsl.w	r3, r9, r3
 801d75c:	4313      	orrs	r3, r2
 801d75e:	9304      	str	r3, [sp, #16]
 801d760:	46a2      	mov	sl, r4
 801d762:	e7d2      	b.n	801d70a <_vfiprintf_r+0xc6>
 801d764:	9b03      	ldr	r3, [sp, #12]
 801d766:	1d19      	adds	r1, r3, #4
 801d768:	681b      	ldr	r3, [r3, #0]
 801d76a:	9103      	str	r1, [sp, #12]
 801d76c:	2b00      	cmp	r3, #0
 801d76e:	bfbb      	ittet	lt
 801d770:	425b      	neglt	r3, r3
 801d772:	f042 0202 	orrlt.w	r2, r2, #2
 801d776:	9307      	strge	r3, [sp, #28]
 801d778:	9307      	strlt	r3, [sp, #28]
 801d77a:	bfb8      	it	lt
 801d77c:	9204      	strlt	r2, [sp, #16]
 801d77e:	7823      	ldrb	r3, [r4, #0]
 801d780:	2b2e      	cmp	r3, #46	@ 0x2e
 801d782:	d10a      	bne.n	801d79a <_vfiprintf_r+0x156>
 801d784:	7863      	ldrb	r3, [r4, #1]
 801d786:	2b2a      	cmp	r3, #42	@ 0x2a
 801d788:	d132      	bne.n	801d7f0 <_vfiprintf_r+0x1ac>
 801d78a:	9b03      	ldr	r3, [sp, #12]
 801d78c:	1d1a      	adds	r2, r3, #4
 801d78e:	681b      	ldr	r3, [r3, #0]
 801d790:	9203      	str	r2, [sp, #12]
 801d792:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d796:	3402      	adds	r4, #2
 801d798:	9305      	str	r3, [sp, #20]
 801d79a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801d870 <_vfiprintf_r+0x22c>
 801d79e:	7821      	ldrb	r1, [r4, #0]
 801d7a0:	2203      	movs	r2, #3
 801d7a2:	4650      	mov	r0, sl
 801d7a4:	f7e2 fcec 	bl	8000180 <memchr>
 801d7a8:	b138      	cbz	r0, 801d7ba <_vfiprintf_r+0x176>
 801d7aa:	9b04      	ldr	r3, [sp, #16]
 801d7ac:	eba0 000a 	sub.w	r0, r0, sl
 801d7b0:	2240      	movs	r2, #64	@ 0x40
 801d7b2:	4082      	lsls	r2, r0
 801d7b4:	4313      	orrs	r3, r2
 801d7b6:	3401      	adds	r4, #1
 801d7b8:	9304      	str	r3, [sp, #16]
 801d7ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d7be:	4829      	ldr	r0, [pc, #164]	@ (801d864 <_vfiprintf_r+0x220>)
 801d7c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d7c4:	2206      	movs	r2, #6
 801d7c6:	f7e2 fcdb 	bl	8000180 <memchr>
 801d7ca:	2800      	cmp	r0, #0
 801d7cc:	d03f      	beq.n	801d84e <_vfiprintf_r+0x20a>
 801d7ce:	4b26      	ldr	r3, [pc, #152]	@ (801d868 <_vfiprintf_r+0x224>)
 801d7d0:	bb1b      	cbnz	r3, 801d81a <_vfiprintf_r+0x1d6>
 801d7d2:	9b03      	ldr	r3, [sp, #12]
 801d7d4:	3307      	adds	r3, #7
 801d7d6:	f023 0307 	bic.w	r3, r3, #7
 801d7da:	3308      	adds	r3, #8
 801d7dc:	9303      	str	r3, [sp, #12]
 801d7de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d7e0:	443b      	add	r3, r7
 801d7e2:	9309      	str	r3, [sp, #36]	@ 0x24
 801d7e4:	e76a      	b.n	801d6bc <_vfiprintf_r+0x78>
 801d7e6:	fb0c 3202 	mla	r2, ip, r2, r3
 801d7ea:	460c      	mov	r4, r1
 801d7ec:	2001      	movs	r0, #1
 801d7ee:	e7a8      	b.n	801d742 <_vfiprintf_r+0xfe>
 801d7f0:	2300      	movs	r3, #0
 801d7f2:	3401      	adds	r4, #1
 801d7f4:	9305      	str	r3, [sp, #20]
 801d7f6:	4619      	mov	r1, r3
 801d7f8:	f04f 0c0a 	mov.w	ip, #10
 801d7fc:	4620      	mov	r0, r4
 801d7fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d802:	3a30      	subs	r2, #48	@ 0x30
 801d804:	2a09      	cmp	r2, #9
 801d806:	d903      	bls.n	801d810 <_vfiprintf_r+0x1cc>
 801d808:	2b00      	cmp	r3, #0
 801d80a:	d0c6      	beq.n	801d79a <_vfiprintf_r+0x156>
 801d80c:	9105      	str	r1, [sp, #20]
 801d80e:	e7c4      	b.n	801d79a <_vfiprintf_r+0x156>
 801d810:	fb0c 2101 	mla	r1, ip, r1, r2
 801d814:	4604      	mov	r4, r0
 801d816:	2301      	movs	r3, #1
 801d818:	e7f0      	b.n	801d7fc <_vfiprintf_r+0x1b8>
 801d81a:	ab03      	add	r3, sp, #12
 801d81c:	9300      	str	r3, [sp, #0]
 801d81e:	462a      	mov	r2, r5
 801d820:	4b12      	ldr	r3, [pc, #72]	@ (801d86c <_vfiprintf_r+0x228>)
 801d822:	a904      	add	r1, sp, #16
 801d824:	4630      	mov	r0, r6
 801d826:	f7fc fe6f 	bl	801a508 <_printf_float>
 801d82a:	4607      	mov	r7, r0
 801d82c:	1c78      	adds	r0, r7, #1
 801d82e:	d1d6      	bne.n	801d7de <_vfiprintf_r+0x19a>
 801d830:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d832:	07d9      	lsls	r1, r3, #31
 801d834:	d405      	bmi.n	801d842 <_vfiprintf_r+0x1fe>
 801d836:	89ab      	ldrh	r3, [r5, #12]
 801d838:	059a      	lsls	r2, r3, #22
 801d83a:	d402      	bmi.n	801d842 <_vfiprintf_r+0x1fe>
 801d83c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d83e:	f7fd fe9b 	bl	801b578 <__retarget_lock_release_recursive>
 801d842:	89ab      	ldrh	r3, [r5, #12]
 801d844:	065b      	lsls	r3, r3, #25
 801d846:	f53f af1f 	bmi.w	801d688 <_vfiprintf_r+0x44>
 801d84a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d84c:	e71e      	b.n	801d68c <_vfiprintf_r+0x48>
 801d84e:	ab03      	add	r3, sp, #12
 801d850:	9300      	str	r3, [sp, #0]
 801d852:	462a      	mov	r2, r5
 801d854:	4b05      	ldr	r3, [pc, #20]	@ (801d86c <_vfiprintf_r+0x228>)
 801d856:	a904      	add	r1, sp, #16
 801d858:	4630      	mov	r0, r6
 801d85a:	f7fd f8ed 	bl	801aa38 <_printf_i>
 801d85e:	e7e4      	b.n	801d82a <_vfiprintf_r+0x1e6>
 801d860:	080222b8 	.word	0x080222b8
 801d864:	080222c2 	.word	0x080222c2
 801d868:	0801a509 	.word	0x0801a509
 801d86c:	0801d61f 	.word	0x0801d61f
 801d870:	080222be 	.word	0x080222be

0801d874 <__sflush_r>:
 801d874:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d87c:	0716      	lsls	r6, r2, #28
 801d87e:	4605      	mov	r5, r0
 801d880:	460c      	mov	r4, r1
 801d882:	d454      	bmi.n	801d92e <__sflush_r+0xba>
 801d884:	684b      	ldr	r3, [r1, #4]
 801d886:	2b00      	cmp	r3, #0
 801d888:	dc02      	bgt.n	801d890 <__sflush_r+0x1c>
 801d88a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801d88c:	2b00      	cmp	r3, #0
 801d88e:	dd48      	ble.n	801d922 <__sflush_r+0xae>
 801d890:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d892:	2e00      	cmp	r6, #0
 801d894:	d045      	beq.n	801d922 <__sflush_r+0xae>
 801d896:	2300      	movs	r3, #0
 801d898:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801d89c:	682f      	ldr	r7, [r5, #0]
 801d89e:	6a21      	ldr	r1, [r4, #32]
 801d8a0:	602b      	str	r3, [r5, #0]
 801d8a2:	d030      	beq.n	801d906 <__sflush_r+0x92>
 801d8a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801d8a6:	89a3      	ldrh	r3, [r4, #12]
 801d8a8:	0759      	lsls	r1, r3, #29
 801d8aa:	d505      	bpl.n	801d8b8 <__sflush_r+0x44>
 801d8ac:	6863      	ldr	r3, [r4, #4]
 801d8ae:	1ad2      	subs	r2, r2, r3
 801d8b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801d8b2:	b10b      	cbz	r3, 801d8b8 <__sflush_r+0x44>
 801d8b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801d8b6:	1ad2      	subs	r2, r2, r3
 801d8b8:	2300      	movs	r3, #0
 801d8ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d8bc:	6a21      	ldr	r1, [r4, #32]
 801d8be:	4628      	mov	r0, r5
 801d8c0:	47b0      	blx	r6
 801d8c2:	1c43      	adds	r3, r0, #1
 801d8c4:	89a3      	ldrh	r3, [r4, #12]
 801d8c6:	d106      	bne.n	801d8d6 <__sflush_r+0x62>
 801d8c8:	6829      	ldr	r1, [r5, #0]
 801d8ca:	291d      	cmp	r1, #29
 801d8cc:	d82b      	bhi.n	801d926 <__sflush_r+0xb2>
 801d8ce:	4a2a      	ldr	r2, [pc, #168]	@ (801d978 <__sflush_r+0x104>)
 801d8d0:	410a      	asrs	r2, r1
 801d8d2:	07d6      	lsls	r6, r2, #31
 801d8d4:	d427      	bmi.n	801d926 <__sflush_r+0xb2>
 801d8d6:	2200      	movs	r2, #0
 801d8d8:	6062      	str	r2, [r4, #4]
 801d8da:	04d9      	lsls	r1, r3, #19
 801d8dc:	6922      	ldr	r2, [r4, #16]
 801d8de:	6022      	str	r2, [r4, #0]
 801d8e0:	d504      	bpl.n	801d8ec <__sflush_r+0x78>
 801d8e2:	1c42      	adds	r2, r0, #1
 801d8e4:	d101      	bne.n	801d8ea <__sflush_r+0x76>
 801d8e6:	682b      	ldr	r3, [r5, #0]
 801d8e8:	b903      	cbnz	r3, 801d8ec <__sflush_r+0x78>
 801d8ea:	6560      	str	r0, [r4, #84]	@ 0x54
 801d8ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801d8ee:	602f      	str	r7, [r5, #0]
 801d8f0:	b1b9      	cbz	r1, 801d922 <__sflush_r+0xae>
 801d8f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d8f6:	4299      	cmp	r1, r3
 801d8f8:	d002      	beq.n	801d900 <__sflush_r+0x8c>
 801d8fa:	4628      	mov	r0, r5
 801d8fc:	f7fe fccc 	bl	801c298 <_free_r>
 801d900:	2300      	movs	r3, #0
 801d902:	6363      	str	r3, [r4, #52]	@ 0x34
 801d904:	e00d      	b.n	801d922 <__sflush_r+0xae>
 801d906:	2301      	movs	r3, #1
 801d908:	4628      	mov	r0, r5
 801d90a:	47b0      	blx	r6
 801d90c:	4602      	mov	r2, r0
 801d90e:	1c50      	adds	r0, r2, #1
 801d910:	d1c9      	bne.n	801d8a6 <__sflush_r+0x32>
 801d912:	682b      	ldr	r3, [r5, #0]
 801d914:	2b00      	cmp	r3, #0
 801d916:	d0c6      	beq.n	801d8a6 <__sflush_r+0x32>
 801d918:	2b1d      	cmp	r3, #29
 801d91a:	d001      	beq.n	801d920 <__sflush_r+0xac>
 801d91c:	2b16      	cmp	r3, #22
 801d91e:	d11e      	bne.n	801d95e <__sflush_r+0xea>
 801d920:	602f      	str	r7, [r5, #0]
 801d922:	2000      	movs	r0, #0
 801d924:	e022      	b.n	801d96c <__sflush_r+0xf8>
 801d926:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d92a:	b21b      	sxth	r3, r3
 801d92c:	e01b      	b.n	801d966 <__sflush_r+0xf2>
 801d92e:	690f      	ldr	r7, [r1, #16]
 801d930:	2f00      	cmp	r7, #0
 801d932:	d0f6      	beq.n	801d922 <__sflush_r+0xae>
 801d934:	0793      	lsls	r3, r2, #30
 801d936:	680e      	ldr	r6, [r1, #0]
 801d938:	bf08      	it	eq
 801d93a:	694b      	ldreq	r3, [r1, #20]
 801d93c:	600f      	str	r7, [r1, #0]
 801d93e:	bf18      	it	ne
 801d940:	2300      	movne	r3, #0
 801d942:	eba6 0807 	sub.w	r8, r6, r7
 801d946:	608b      	str	r3, [r1, #8]
 801d948:	f1b8 0f00 	cmp.w	r8, #0
 801d94c:	dde9      	ble.n	801d922 <__sflush_r+0xae>
 801d94e:	6a21      	ldr	r1, [r4, #32]
 801d950:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801d952:	4643      	mov	r3, r8
 801d954:	463a      	mov	r2, r7
 801d956:	4628      	mov	r0, r5
 801d958:	47b0      	blx	r6
 801d95a:	2800      	cmp	r0, #0
 801d95c:	dc08      	bgt.n	801d970 <__sflush_r+0xfc>
 801d95e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d962:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d966:	81a3      	strh	r3, [r4, #12]
 801d968:	f04f 30ff 	mov.w	r0, #4294967295
 801d96c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d970:	4407      	add	r7, r0
 801d972:	eba8 0800 	sub.w	r8, r8, r0
 801d976:	e7e7      	b.n	801d948 <__sflush_r+0xd4>
 801d978:	dfbffffe 	.word	0xdfbffffe

0801d97c <_fflush_r>:
 801d97c:	b538      	push	{r3, r4, r5, lr}
 801d97e:	690b      	ldr	r3, [r1, #16]
 801d980:	4605      	mov	r5, r0
 801d982:	460c      	mov	r4, r1
 801d984:	b913      	cbnz	r3, 801d98c <_fflush_r+0x10>
 801d986:	2500      	movs	r5, #0
 801d988:	4628      	mov	r0, r5
 801d98a:	bd38      	pop	{r3, r4, r5, pc}
 801d98c:	b118      	cbz	r0, 801d996 <_fflush_r+0x1a>
 801d98e:	6a03      	ldr	r3, [r0, #32]
 801d990:	b90b      	cbnz	r3, 801d996 <_fflush_r+0x1a>
 801d992:	f7fd fc11 	bl	801b1b8 <__sinit>
 801d996:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d99a:	2b00      	cmp	r3, #0
 801d99c:	d0f3      	beq.n	801d986 <_fflush_r+0xa>
 801d99e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801d9a0:	07d0      	lsls	r0, r2, #31
 801d9a2:	d404      	bmi.n	801d9ae <_fflush_r+0x32>
 801d9a4:	0599      	lsls	r1, r3, #22
 801d9a6:	d402      	bmi.n	801d9ae <_fflush_r+0x32>
 801d9a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d9aa:	f7fd fde4 	bl	801b576 <__retarget_lock_acquire_recursive>
 801d9ae:	4628      	mov	r0, r5
 801d9b0:	4621      	mov	r1, r4
 801d9b2:	f7ff ff5f 	bl	801d874 <__sflush_r>
 801d9b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d9b8:	07da      	lsls	r2, r3, #31
 801d9ba:	4605      	mov	r5, r0
 801d9bc:	d4e4      	bmi.n	801d988 <_fflush_r+0xc>
 801d9be:	89a3      	ldrh	r3, [r4, #12]
 801d9c0:	059b      	lsls	r3, r3, #22
 801d9c2:	d4e1      	bmi.n	801d988 <_fflush_r+0xc>
 801d9c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d9c6:	f7fd fdd7 	bl	801b578 <__retarget_lock_release_recursive>
 801d9ca:	e7dd      	b.n	801d988 <_fflush_r+0xc>

0801d9cc <fiprintf>:
 801d9cc:	b40e      	push	{r1, r2, r3}
 801d9ce:	b503      	push	{r0, r1, lr}
 801d9d0:	4601      	mov	r1, r0
 801d9d2:	ab03      	add	r3, sp, #12
 801d9d4:	4805      	ldr	r0, [pc, #20]	@ (801d9ec <fiprintf+0x20>)
 801d9d6:	f853 2b04 	ldr.w	r2, [r3], #4
 801d9da:	6800      	ldr	r0, [r0, #0]
 801d9dc:	9301      	str	r3, [sp, #4]
 801d9de:	f7ff fe31 	bl	801d644 <_vfiprintf_r>
 801d9e2:	b002      	add	sp, #8
 801d9e4:	f85d eb04 	ldr.w	lr, [sp], #4
 801d9e8:	b003      	add	sp, #12
 801d9ea:	4770      	bx	lr
 801d9ec:	200002c0 	.word	0x200002c0

0801d9f0 <__swbuf_r>:
 801d9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d9f2:	460e      	mov	r6, r1
 801d9f4:	4614      	mov	r4, r2
 801d9f6:	4605      	mov	r5, r0
 801d9f8:	b118      	cbz	r0, 801da02 <__swbuf_r+0x12>
 801d9fa:	6a03      	ldr	r3, [r0, #32]
 801d9fc:	b90b      	cbnz	r3, 801da02 <__swbuf_r+0x12>
 801d9fe:	f7fd fbdb 	bl	801b1b8 <__sinit>
 801da02:	69a3      	ldr	r3, [r4, #24]
 801da04:	60a3      	str	r3, [r4, #8]
 801da06:	89a3      	ldrh	r3, [r4, #12]
 801da08:	071a      	lsls	r2, r3, #28
 801da0a:	d501      	bpl.n	801da10 <__swbuf_r+0x20>
 801da0c:	6923      	ldr	r3, [r4, #16]
 801da0e:	b943      	cbnz	r3, 801da22 <__swbuf_r+0x32>
 801da10:	4621      	mov	r1, r4
 801da12:	4628      	mov	r0, r5
 801da14:	f000 f82a 	bl	801da6c <__swsetup_r>
 801da18:	b118      	cbz	r0, 801da22 <__swbuf_r+0x32>
 801da1a:	f04f 37ff 	mov.w	r7, #4294967295
 801da1e:	4638      	mov	r0, r7
 801da20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801da22:	6823      	ldr	r3, [r4, #0]
 801da24:	6922      	ldr	r2, [r4, #16]
 801da26:	1a98      	subs	r0, r3, r2
 801da28:	6963      	ldr	r3, [r4, #20]
 801da2a:	b2f6      	uxtb	r6, r6
 801da2c:	4283      	cmp	r3, r0
 801da2e:	4637      	mov	r7, r6
 801da30:	dc05      	bgt.n	801da3e <__swbuf_r+0x4e>
 801da32:	4621      	mov	r1, r4
 801da34:	4628      	mov	r0, r5
 801da36:	f7ff ffa1 	bl	801d97c <_fflush_r>
 801da3a:	2800      	cmp	r0, #0
 801da3c:	d1ed      	bne.n	801da1a <__swbuf_r+0x2a>
 801da3e:	68a3      	ldr	r3, [r4, #8]
 801da40:	3b01      	subs	r3, #1
 801da42:	60a3      	str	r3, [r4, #8]
 801da44:	6823      	ldr	r3, [r4, #0]
 801da46:	1c5a      	adds	r2, r3, #1
 801da48:	6022      	str	r2, [r4, #0]
 801da4a:	701e      	strb	r6, [r3, #0]
 801da4c:	6962      	ldr	r2, [r4, #20]
 801da4e:	1c43      	adds	r3, r0, #1
 801da50:	429a      	cmp	r2, r3
 801da52:	d004      	beq.n	801da5e <__swbuf_r+0x6e>
 801da54:	89a3      	ldrh	r3, [r4, #12]
 801da56:	07db      	lsls	r3, r3, #31
 801da58:	d5e1      	bpl.n	801da1e <__swbuf_r+0x2e>
 801da5a:	2e0a      	cmp	r6, #10
 801da5c:	d1df      	bne.n	801da1e <__swbuf_r+0x2e>
 801da5e:	4621      	mov	r1, r4
 801da60:	4628      	mov	r0, r5
 801da62:	f7ff ff8b 	bl	801d97c <_fflush_r>
 801da66:	2800      	cmp	r0, #0
 801da68:	d0d9      	beq.n	801da1e <__swbuf_r+0x2e>
 801da6a:	e7d6      	b.n	801da1a <__swbuf_r+0x2a>

0801da6c <__swsetup_r>:
 801da6c:	b538      	push	{r3, r4, r5, lr}
 801da6e:	4b29      	ldr	r3, [pc, #164]	@ (801db14 <__swsetup_r+0xa8>)
 801da70:	4605      	mov	r5, r0
 801da72:	6818      	ldr	r0, [r3, #0]
 801da74:	460c      	mov	r4, r1
 801da76:	b118      	cbz	r0, 801da80 <__swsetup_r+0x14>
 801da78:	6a03      	ldr	r3, [r0, #32]
 801da7a:	b90b      	cbnz	r3, 801da80 <__swsetup_r+0x14>
 801da7c:	f7fd fb9c 	bl	801b1b8 <__sinit>
 801da80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801da84:	0719      	lsls	r1, r3, #28
 801da86:	d422      	bmi.n	801dace <__swsetup_r+0x62>
 801da88:	06da      	lsls	r2, r3, #27
 801da8a:	d407      	bmi.n	801da9c <__swsetup_r+0x30>
 801da8c:	2209      	movs	r2, #9
 801da8e:	602a      	str	r2, [r5, #0]
 801da90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801da94:	81a3      	strh	r3, [r4, #12]
 801da96:	f04f 30ff 	mov.w	r0, #4294967295
 801da9a:	e033      	b.n	801db04 <__swsetup_r+0x98>
 801da9c:	0758      	lsls	r0, r3, #29
 801da9e:	d512      	bpl.n	801dac6 <__swsetup_r+0x5a>
 801daa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801daa2:	b141      	cbz	r1, 801dab6 <__swsetup_r+0x4a>
 801daa4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801daa8:	4299      	cmp	r1, r3
 801daaa:	d002      	beq.n	801dab2 <__swsetup_r+0x46>
 801daac:	4628      	mov	r0, r5
 801daae:	f7fe fbf3 	bl	801c298 <_free_r>
 801dab2:	2300      	movs	r3, #0
 801dab4:	6363      	str	r3, [r4, #52]	@ 0x34
 801dab6:	89a3      	ldrh	r3, [r4, #12]
 801dab8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801dabc:	81a3      	strh	r3, [r4, #12]
 801dabe:	2300      	movs	r3, #0
 801dac0:	6063      	str	r3, [r4, #4]
 801dac2:	6923      	ldr	r3, [r4, #16]
 801dac4:	6023      	str	r3, [r4, #0]
 801dac6:	89a3      	ldrh	r3, [r4, #12]
 801dac8:	f043 0308 	orr.w	r3, r3, #8
 801dacc:	81a3      	strh	r3, [r4, #12]
 801dace:	6923      	ldr	r3, [r4, #16]
 801dad0:	b94b      	cbnz	r3, 801dae6 <__swsetup_r+0x7a>
 801dad2:	89a3      	ldrh	r3, [r4, #12]
 801dad4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801dad8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801dadc:	d003      	beq.n	801dae6 <__swsetup_r+0x7a>
 801dade:	4621      	mov	r1, r4
 801dae0:	4628      	mov	r0, r5
 801dae2:	f000 f8a2 	bl	801dc2a <__smakebuf_r>
 801dae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801daea:	f013 0201 	ands.w	r2, r3, #1
 801daee:	d00a      	beq.n	801db06 <__swsetup_r+0x9a>
 801daf0:	2200      	movs	r2, #0
 801daf2:	60a2      	str	r2, [r4, #8]
 801daf4:	6962      	ldr	r2, [r4, #20]
 801daf6:	4252      	negs	r2, r2
 801daf8:	61a2      	str	r2, [r4, #24]
 801dafa:	6922      	ldr	r2, [r4, #16]
 801dafc:	b942      	cbnz	r2, 801db10 <__swsetup_r+0xa4>
 801dafe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801db02:	d1c5      	bne.n	801da90 <__swsetup_r+0x24>
 801db04:	bd38      	pop	{r3, r4, r5, pc}
 801db06:	0799      	lsls	r1, r3, #30
 801db08:	bf58      	it	pl
 801db0a:	6962      	ldrpl	r2, [r4, #20]
 801db0c:	60a2      	str	r2, [r4, #8]
 801db0e:	e7f4      	b.n	801dafa <__swsetup_r+0x8e>
 801db10:	2000      	movs	r0, #0
 801db12:	e7f7      	b.n	801db04 <__swsetup_r+0x98>
 801db14:	200002c0 	.word	0x200002c0

0801db18 <memmove>:
 801db18:	4288      	cmp	r0, r1
 801db1a:	b510      	push	{r4, lr}
 801db1c:	eb01 0402 	add.w	r4, r1, r2
 801db20:	d902      	bls.n	801db28 <memmove+0x10>
 801db22:	4284      	cmp	r4, r0
 801db24:	4623      	mov	r3, r4
 801db26:	d807      	bhi.n	801db38 <memmove+0x20>
 801db28:	1e43      	subs	r3, r0, #1
 801db2a:	42a1      	cmp	r1, r4
 801db2c:	d008      	beq.n	801db40 <memmove+0x28>
 801db2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 801db32:	f803 2f01 	strb.w	r2, [r3, #1]!
 801db36:	e7f8      	b.n	801db2a <memmove+0x12>
 801db38:	4402      	add	r2, r0
 801db3a:	4601      	mov	r1, r0
 801db3c:	428a      	cmp	r2, r1
 801db3e:	d100      	bne.n	801db42 <memmove+0x2a>
 801db40:	bd10      	pop	{r4, pc}
 801db42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801db46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801db4a:	e7f7      	b.n	801db3c <memmove+0x24>

0801db4c <abort>:
 801db4c:	b508      	push	{r3, lr}
 801db4e:	2006      	movs	r0, #6
 801db50:	f000 f8d0 	bl	801dcf4 <raise>
 801db54:	2001      	movs	r0, #1
 801db56:	f7e8 fc77 	bl	8006448 <_exit>

0801db5a <_calloc_r>:
 801db5a:	b570      	push	{r4, r5, r6, lr}
 801db5c:	fba1 5402 	umull	r5, r4, r1, r2
 801db60:	b93c      	cbnz	r4, 801db72 <_calloc_r+0x18>
 801db62:	4629      	mov	r1, r5
 801db64:	f7fb fcb0 	bl	80194c8 <_malloc_r>
 801db68:	4606      	mov	r6, r0
 801db6a:	b928      	cbnz	r0, 801db78 <_calloc_r+0x1e>
 801db6c:	2600      	movs	r6, #0
 801db6e:	4630      	mov	r0, r6
 801db70:	bd70      	pop	{r4, r5, r6, pc}
 801db72:	220c      	movs	r2, #12
 801db74:	6002      	str	r2, [r0, #0]
 801db76:	e7f9      	b.n	801db6c <_calloc_r+0x12>
 801db78:	462a      	mov	r2, r5
 801db7a:	4621      	mov	r1, r4
 801db7c:	f7fd fbe9 	bl	801b352 <memset>
 801db80:	e7f5      	b.n	801db6e <_calloc_r+0x14>

0801db82 <_realloc_r>:
 801db82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801db86:	4680      	mov	r8, r0
 801db88:	4615      	mov	r5, r2
 801db8a:	460c      	mov	r4, r1
 801db8c:	b921      	cbnz	r1, 801db98 <_realloc_r+0x16>
 801db8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801db92:	4611      	mov	r1, r2
 801db94:	f7fb bc98 	b.w	80194c8 <_malloc_r>
 801db98:	b92a      	cbnz	r2, 801dba6 <_realloc_r+0x24>
 801db9a:	f7fe fb7d 	bl	801c298 <_free_r>
 801db9e:	2400      	movs	r4, #0
 801dba0:	4620      	mov	r0, r4
 801dba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801dba6:	f000 f8e3 	bl	801dd70 <_malloc_usable_size_r>
 801dbaa:	4285      	cmp	r5, r0
 801dbac:	4606      	mov	r6, r0
 801dbae:	d802      	bhi.n	801dbb6 <_realloc_r+0x34>
 801dbb0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801dbb4:	d8f4      	bhi.n	801dba0 <_realloc_r+0x1e>
 801dbb6:	4629      	mov	r1, r5
 801dbb8:	4640      	mov	r0, r8
 801dbba:	f7fb fc85 	bl	80194c8 <_malloc_r>
 801dbbe:	4607      	mov	r7, r0
 801dbc0:	2800      	cmp	r0, #0
 801dbc2:	d0ec      	beq.n	801db9e <_realloc_r+0x1c>
 801dbc4:	42b5      	cmp	r5, r6
 801dbc6:	462a      	mov	r2, r5
 801dbc8:	4621      	mov	r1, r4
 801dbca:	bf28      	it	cs
 801dbcc:	4632      	movcs	r2, r6
 801dbce:	f7fd fcdc 	bl	801b58a <memcpy>
 801dbd2:	4621      	mov	r1, r4
 801dbd4:	4640      	mov	r0, r8
 801dbd6:	f7fe fb5f 	bl	801c298 <_free_r>
 801dbda:	463c      	mov	r4, r7
 801dbdc:	e7e0      	b.n	801dba0 <_realloc_r+0x1e>

0801dbde <__swhatbuf_r>:
 801dbde:	b570      	push	{r4, r5, r6, lr}
 801dbe0:	460c      	mov	r4, r1
 801dbe2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801dbe6:	2900      	cmp	r1, #0
 801dbe8:	b096      	sub	sp, #88	@ 0x58
 801dbea:	4615      	mov	r5, r2
 801dbec:	461e      	mov	r6, r3
 801dbee:	da0d      	bge.n	801dc0c <__swhatbuf_r+0x2e>
 801dbf0:	89a3      	ldrh	r3, [r4, #12]
 801dbf2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801dbf6:	f04f 0100 	mov.w	r1, #0
 801dbfa:	bf14      	ite	ne
 801dbfc:	2340      	movne	r3, #64	@ 0x40
 801dbfe:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801dc02:	2000      	movs	r0, #0
 801dc04:	6031      	str	r1, [r6, #0]
 801dc06:	602b      	str	r3, [r5, #0]
 801dc08:	b016      	add	sp, #88	@ 0x58
 801dc0a:	bd70      	pop	{r4, r5, r6, pc}
 801dc0c:	466a      	mov	r2, sp
 801dc0e:	f000 f879 	bl	801dd04 <_fstat_r>
 801dc12:	2800      	cmp	r0, #0
 801dc14:	dbec      	blt.n	801dbf0 <__swhatbuf_r+0x12>
 801dc16:	9901      	ldr	r1, [sp, #4]
 801dc18:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801dc1c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801dc20:	4259      	negs	r1, r3
 801dc22:	4159      	adcs	r1, r3
 801dc24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801dc28:	e7eb      	b.n	801dc02 <__swhatbuf_r+0x24>

0801dc2a <__smakebuf_r>:
 801dc2a:	898b      	ldrh	r3, [r1, #12]
 801dc2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801dc2e:	079d      	lsls	r5, r3, #30
 801dc30:	4606      	mov	r6, r0
 801dc32:	460c      	mov	r4, r1
 801dc34:	d507      	bpl.n	801dc46 <__smakebuf_r+0x1c>
 801dc36:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801dc3a:	6023      	str	r3, [r4, #0]
 801dc3c:	6123      	str	r3, [r4, #16]
 801dc3e:	2301      	movs	r3, #1
 801dc40:	6163      	str	r3, [r4, #20]
 801dc42:	b003      	add	sp, #12
 801dc44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801dc46:	ab01      	add	r3, sp, #4
 801dc48:	466a      	mov	r2, sp
 801dc4a:	f7ff ffc8 	bl	801dbde <__swhatbuf_r>
 801dc4e:	9f00      	ldr	r7, [sp, #0]
 801dc50:	4605      	mov	r5, r0
 801dc52:	4639      	mov	r1, r7
 801dc54:	4630      	mov	r0, r6
 801dc56:	f7fb fc37 	bl	80194c8 <_malloc_r>
 801dc5a:	b948      	cbnz	r0, 801dc70 <__smakebuf_r+0x46>
 801dc5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801dc60:	059a      	lsls	r2, r3, #22
 801dc62:	d4ee      	bmi.n	801dc42 <__smakebuf_r+0x18>
 801dc64:	f023 0303 	bic.w	r3, r3, #3
 801dc68:	f043 0302 	orr.w	r3, r3, #2
 801dc6c:	81a3      	strh	r3, [r4, #12]
 801dc6e:	e7e2      	b.n	801dc36 <__smakebuf_r+0xc>
 801dc70:	89a3      	ldrh	r3, [r4, #12]
 801dc72:	6020      	str	r0, [r4, #0]
 801dc74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801dc78:	81a3      	strh	r3, [r4, #12]
 801dc7a:	9b01      	ldr	r3, [sp, #4]
 801dc7c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801dc80:	b15b      	cbz	r3, 801dc9a <__smakebuf_r+0x70>
 801dc82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801dc86:	4630      	mov	r0, r6
 801dc88:	f000 f84e 	bl	801dd28 <_isatty_r>
 801dc8c:	b128      	cbz	r0, 801dc9a <__smakebuf_r+0x70>
 801dc8e:	89a3      	ldrh	r3, [r4, #12]
 801dc90:	f023 0303 	bic.w	r3, r3, #3
 801dc94:	f043 0301 	orr.w	r3, r3, #1
 801dc98:	81a3      	strh	r3, [r4, #12]
 801dc9a:	89a3      	ldrh	r3, [r4, #12]
 801dc9c:	431d      	orrs	r5, r3
 801dc9e:	81a5      	strh	r5, [r4, #12]
 801dca0:	e7cf      	b.n	801dc42 <__smakebuf_r+0x18>

0801dca2 <_raise_r>:
 801dca2:	291f      	cmp	r1, #31
 801dca4:	b538      	push	{r3, r4, r5, lr}
 801dca6:	4605      	mov	r5, r0
 801dca8:	460c      	mov	r4, r1
 801dcaa:	d904      	bls.n	801dcb6 <_raise_r+0x14>
 801dcac:	2316      	movs	r3, #22
 801dcae:	6003      	str	r3, [r0, #0]
 801dcb0:	f04f 30ff 	mov.w	r0, #4294967295
 801dcb4:	bd38      	pop	{r3, r4, r5, pc}
 801dcb6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801dcb8:	b112      	cbz	r2, 801dcc0 <_raise_r+0x1e>
 801dcba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801dcbe:	b94b      	cbnz	r3, 801dcd4 <_raise_r+0x32>
 801dcc0:	4628      	mov	r0, r5
 801dcc2:	f000 f853 	bl	801dd6c <_getpid_r>
 801dcc6:	4622      	mov	r2, r4
 801dcc8:	4601      	mov	r1, r0
 801dcca:	4628      	mov	r0, r5
 801dccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801dcd0:	f000 b83a 	b.w	801dd48 <_kill_r>
 801dcd4:	2b01      	cmp	r3, #1
 801dcd6:	d00a      	beq.n	801dcee <_raise_r+0x4c>
 801dcd8:	1c59      	adds	r1, r3, #1
 801dcda:	d103      	bne.n	801dce4 <_raise_r+0x42>
 801dcdc:	2316      	movs	r3, #22
 801dcde:	6003      	str	r3, [r0, #0]
 801dce0:	2001      	movs	r0, #1
 801dce2:	e7e7      	b.n	801dcb4 <_raise_r+0x12>
 801dce4:	2100      	movs	r1, #0
 801dce6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801dcea:	4620      	mov	r0, r4
 801dcec:	4798      	blx	r3
 801dcee:	2000      	movs	r0, #0
 801dcf0:	e7e0      	b.n	801dcb4 <_raise_r+0x12>
	...

0801dcf4 <raise>:
 801dcf4:	4b02      	ldr	r3, [pc, #8]	@ (801dd00 <raise+0xc>)
 801dcf6:	4601      	mov	r1, r0
 801dcf8:	6818      	ldr	r0, [r3, #0]
 801dcfa:	f7ff bfd2 	b.w	801dca2 <_raise_r>
 801dcfe:	bf00      	nop
 801dd00:	200002c0 	.word	0x200002c0

0801dd04 <_fstat_r>:
 801dd04:	b538      	push	{r3, r4, r5, lr}
 801dd06:	4d07      	ldr	r5, [pc, #28]	@ (801dd24 <_fstat_r+0x20>)
 801dd08:	2300      	movs	r3, #0
 801dd0a:	4604      	mov	r4, r0
 801dd0c:	4608      	mov	r0, r1
 801dd0e:	4611      	mov	r1, r2
 801dd10:	602b      	str	r3, [r5, #0]
 801dd12:	f7e8 fbe9 	bl	80064e8 <_fstat>
 801dd16:	1c43      	adds	r3, r0, #1
 801dd18:	d102      	bne.n	801dd20 <_fstat_r+0x1c>
 801dd1a:	682b      	ldr	r3, [r5, #0]
 801dd1c:	b103      	cbz	r3, 801dd20 <_fstat_r+0x1c>
 801dd1e:	6023      	str	r3, [r4, #0]
 801dd20:	bd38      	pop	{r3, r4, r5, pc}
 801dd22:	bf00      	nop
 801dd24:	20003130 	.word	0x20003130

0801dd28 <_isatty_r>:
 801dd28:	b538      	push	{r3, r4, r5, lr}
 801dd2a:	4d06      	ldr	r5, [pc, #24]	@ (801dd44 <_isatty_r+0x1c>)
 801dd2c:	2300      	movs	r3, #0
 801dd2e:	4604      	mov	r4, r0
 801dd30:	4608      	mov	r0, r1
 801dd32:	602b      	str	r3, [r5, #0]
 801dd34:	f7e8 fbe8 	bl	8006508 <_isatty>
 801dd38:	1c43      	adds	r3, r0, #1
 801dd3a:	d102      	bne.n	801dd42 <_isatty_r+0x1a>
 801dd3c:	682b      	ldr	r3, [r5, #0]
 801dd3e:	b103      	cbz	r3, 801dd42 <_isatty_r+0x1a>
 801dd40:	6023      	str	r3, [r4, #0]
 801dd42:	bd38      	pop	{r3, r4, r5, pc}
 801dd44:	20003130 	.word	0x20003130

0801dd48 <_kill_r>:
 801dd48:	b538      	push	{r3, r4, r5, lr}
 801dd4a:	4d07      	ldr	r5, [pc, #28]	@ (801dd68 <_kill_r+0x20>)
 801dd4c:	2300      	movs	r3, #0
 801dd4e:	4604      	mov	r4, r0
 801dd50:	4608      	mov	r0, r1
 801dd52:	4611      	mov	r1, r2
 801dd54:	602b      	str	r3, [r5, #0]
 801dd56:	f7e8 fb67 	bl	8006428 <_kill>
 801dd5a:	1c43      	adds	r3, r0, #1
 801dd5c:	d102      	bne.n	801dd64 <_kill_r+0x1c>
 801dd5e:	682b      	ldr	r3, [r5, #0]
 801dd60:	b103      	cbz	r3, 801dd64 <_kill_r+0x1c>
 801dd62:	6023      	str	r3, [r4, #0]
 801dd64:	bd38      	pop	{r3, r4, r5, pc}
 801dd66:	bf00      	nop
 801dd68:	20003130 	.word	0x20003130

0801dd6c <_getpid_r>:
 801dd6c:	f7e8 bb54 	b.w	8006418 <_getpid>

0801dd70 <_malloc_usable_size_r>:
 801dd70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801dd74:	1f18      	subs	r0, r3, #4
 801dd76:	2b00      	cmp	r3, #0
 801dd78:	bfbc      	itt	lt
 801dd7a:	580b      	ldrlt	r3, [r1, r0]
 801dd7c:	18c0      	addlt	r0, r0, r3
 801dd7e:	4770      	bx	lr

0801dd80 <cos>:
 801dd80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801dd82:	ec53 2b10 	vmov	r2, r3, d0
 801dd86:	4826      	ldr	r0, [pc, #152]	@ (801de20 <cos+0xa0>)
 801dd88:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801dd8c:	4281      	cmp	r1, r0
 801dd8e:	d806      	bhi.n	801dd9e <cos+0x1e>
 801dd90:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801de18 <cos+0x98>
 801dd94:	b005      	add	sp, #20
 801dd96:	f85d eb04 	ldr.w	lr, [sp], #4
 801dd9a:	f000 b9b1 	b.w	801e100 <__kernel_cos>
 801dd9e:	4821      	ldr	r0, [pc, #132]	@ (801de24 <cos+0xa4>)
 801dda0:	4281      	cmp	r1, r0
 801dda2:	d908      	bls.n	801ddb6 <cos+0x36>
 801dda4:	4610      	mov	r0, r2
 801dda6:	4619      	mov	r1, r3
 801dda8:	f7e2 fa46 	bl	8000238 <__aeabi_dsub>
 801ddac:	ec41 0b10 	vmov	d0, r0, r1
 801ddb0:	b005      	add	sp, #20
 801ddb2:	f85d fb04 	ldr.w	pc, [sp], #4
 801ddb6:	4668      	mov	r0, sp
 801ddb8:	f000 fb26 	bl	801e408 <__ieee754_rem_pio2>
 801ddbc:	f000 0003 	and.w	r0, r0, #3
 801ddc0:	2801      	cmp	r0, #1
 801ddc2:	d00b      	beq.n	801dddc <cos+0x5c>
 801ddc4:	2802      	cmp	r0, #2
 801ddc6:	d015      	beq.n	801ddf4 <cos+0x74>
 801ddc8:	b9d8      	cbnz	r0, 801de02 <cos+0x82>
 801ddca:	ed9d 1b02 	vldr	d1, [sp, #8]
 801ddce:	ed9d 0b00 	vldr	d0, [sp]
 801ddd2:	f000 f995 	bl	801e100 <__kernel_cos>
 801ddd6:	ec51 0b10 	vmov	r0, r1, d0
 801ddda:	e7e7      	b.n	801ddac <cos+0x2c>
 801dddc:	ed9d 1b02 	vldr	d1, [sp, #8]
 801dde0:	ed9d 0b00 	vldr	d0, [sp]
 801dde4:	f000 fa54 	bl	801e290 <__kernel_sin>
 801dde8:	ec53 2b10 	vmov	r2, r3, d0
 801ddec:	4610      	mov	r0, r2
 801ddee:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801ddf2:	e7db      	b.n	801ddac <cos+0x2c>
 801ddf4:	ed9d 1b02 	vldr	d1, [sp, #8]
 801ddf8:	ed9d 0b00 	vldr	d0, [sp]
 801ddfc:	f000 f980 	bl	801e100 <__kernel_cos>
 801de00:	e7f2      	b.n	801dde8 <cos+0x68>
 801de02:	ed9d 1b02 	vldr	d1, [sp, #8]
 801de06:	ed9d 0b00 	vldr	d0, [sp]
 801de0a:	2001      	movs	r0, #1
 801de0c:	f000 fa40 	bl	801e290 <__kernel_sin>
 801de10:	e7e1      	b.n	801ddd6 <cos+0x56>
 801de12:	bf00      	nop
 801de14:	f3af 8000 	nop.w
	...
 801de20:	3fe921fb 	.word	0x3fe921fb
 801de24:	7fefffff 	.word	0x7fefffff

0801de28 <sin>:
 801de28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801de2a:	ec53 2b10 	vmov	r2, r3, d0
 801de2e:	4826      	ldr	r0, [pc, #152]	@ (801dec8 <sin+0xa0>)
 801de30:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801de34:	4281      	cmp	r1, r0
 801de36:	d807      	bhi.n	801de48 <sin+0x20>
 801de38:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801dec0 <sin+0x98>
 801de3c:	2000      	movs	r0, #0
 801de3e:	b005      	add	sp, #20
 801de40:	f85d eb04 	ldr.w	lr, [sp], #4
 801de44:	f000 ba24 	b.w	801e290 <__kernel_sin>
 801de48:	4820      	ldr	r0, [pc, #128]	@ (801decc <sin+0xa4>)
 801de4a:	4281      	cmp	r1, r0
 801de4c:	d908      	bls.n	801de60 <sin+0x38>
 801de4e:	4610      	mov	r0, r2
 801de50:	4619      	mov	r1, r3
 801de52:	f7e2 f9f1 	bl	8000238 <__aeabi_dsub>
 801de56:	ec41 0b10 	vmov	d0, r0, r1
 801de5a:	b005      	add	sp, #20
 801de5c:	f85d fb04 	ldr.w	pc, [sp], #4
 801de60:	4668      	mov	r0, sp
 801de62:	f000 fad1 	bl	801e408 <__ieee754_rem_pio2>
 801de66:	f000 0003 	and.w	r0, r0, #3
 801de6a:	2801      	cmp	r0, #1
 801de6c:	d00c      	beq.n	801de88 <sin+0x60>
 801de6e:	2802      	cmp	r0, #2
 801de70:	d011      	beq.n	801de96 <sin+0x6e>
 801de72:	b9e8      	cbnz	r0, 801deb0 <sin+0x88>
 801de74:	ed9d 1b02 	vldr	d1, [sp, #8]
 801de78:	ed9d 0b00 	vldr	d0, [sp]
 801de7c:	2001      	movs	r0, #1
 801de7e:	f000 fa07 	bl	801e290 <__kernel_sin>
 801de82:	ec51 0b10 	vmov	r0, r1, d0
 801de86:	e7e6      	b.n	801de56 <sin+0x2e>
 801de88:	ed9d 1b02 	vldr	d1, [sp, #8]
 801de8c:	ed9d 0b00 	vldr	d0, [sp]
 801de90:	f000 f936 	bl	801e100 <__kernel_cos>
 801de94:	e7f5      	b.n	801de82 <sin+0x5a>
 801de96:	ed9d 1b02 	vldr	d1, [sp, #8]
 801de9a:	ed9d 0b00 	vldr	d0, [sp]
 801de9e:	2001      	movs	r0, #1
 801dea0:	f000 f9f6 	bl	801e290 <__kernel_sin>
 801dea4:	ec53 2b10 	vmov	r2, r3, d0
 801dea8:	4610      	mov	r0, r2
 801deaa:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801deae:	e7d2      	b.n	801de56 <sin+0x2e>
 801deb0:	ed9d 1b02 	vldr	d1, [sp, #8]
 801deb4:	ed9d 0b00 	vldr	d0, [sp]
 801deb8:	f000 f922 	bl	801e100 <__kernel_cos>
 801debc:	e7f2      	b.n	801dea4 <sin+0x7c>
 801debe:	bf00      	nop
	...
 801dec8:	3fe921fb 	.word	0x3fe921fb
 801decc:	7fefffff 	.word	0x7fefffff

0801ded0 <expf>:
 801ded0:	b508      	push	{r3, lr}
 801ded2:	ed2d 8b02 	vpush	{d8}
 801ded6:	eef0 8a40 	vmov.f32	s17, s0
 801deda:	f000 fccd 	bl	801e878 <__ieee754_expf>
 801dede:	eeb0 8a40 	vmov.f32	s16, s0
 801dee2:	eeb0 0a68 	vmov.f32	s0, s17
 801dee6:	f000 f87d 	bl	801dfe4 <finitef>
 801deea:	b160      	cbz	r0, 801df06 <expf+0x36>
 801deec:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 801df2c <expf+0x5c>
 801def0:	eef4 8ae7 	vcmpe.f32	s17, s15
 801def4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801def8:	dd0a      	ble.n	801df10 <expf+0x40>
 801defa:	f7fd fb11 	bl	801b520 <__errno>
 801defe:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 801df30 <expf+0x60>
 801df02:	2322      	movs	r3, #34	@ 0x22
 801df04:	6003      	str	r3, [r0, #0]
 801df06:	eeb0 0a48 	vmov.f32	s0, s16
 801df0a:	ecbd 8b02 	vpop	{d8}
 801df0e:	bd08      	pop	{r3, pc}
 801df10:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801df34 <expf+0x64>
 801df14:	eef4 8ae7 	vcmpe.f32	s17, s15
 801df18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801df1c:	d5f3      	bpl.n	801df06 <expf+0x36>
 801df1e:	f7fd faff 	bl	801b520 <__errno>
 801df22:	2322      	movs	r3, #34	@ 0x22
 801df24:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 801df38 <expf+0x68>
 801df28:	6003      	str	r3, [r0, #0]
 801df2a:	e7ec      	b.n	801df06 <expf+0x36>
 801df2c:	42b17217 	.word	0x42b17217
 801df30:	7f800000 	.word	0x7f800000
 801df34:	c2cff1b5 	.word	0xc2cff1b5
 801df38:	00000000 	.word	0x00000000

0801df3c <fmin>:
 801df3c:	b508      	push	{r3, lr}
 801df3e:	ed2d 8b04 	vpush	{d8-d9}
 801df42:	eeb0 8a40 	vmov.f32	s16, s0
 801df46:	eef0 8a60 	vmov.f32	s17, s1
 801df4a:	eeb0 9a41 	vmov.f32	s18, s2
 801df4e:	eef0 9a61 	vmov.f32	s19, s3
 801df52:	f000 f81d 	bl	801df90 <__fpclassifyd>
 801df56:	b950      	cbnz	r0, 801df6e <fmin+0x32>
 801df58:	eeb0 8a49 	vmov.f32	s16, s18
 801df5c:	eef0 8a69 	vmov.f32	s17, s19
 801df60:	eeb0 0a48 	vmov.f32	s0, s16
 801df64:	eef0 0a68 	vmov.f32	s1, s17
 801df68:	ecbd 8b04 	vpop	{d8-d9}
 801df6c:	bd08      	pop	{r3, pc}
 801df6e:	eeb0 0a49 	vmov.f32	s0, s18
 801df72:	eef0 0a69 	vmov.f32	s1, s19
 801df76:	f000 f80b 	bl	801df90 <__fpclassifyd>
 801df7a:	2800      	cmp	r0, #0
 801df7c:	d0f0      	beq.n	801df60 <fmin+0x24>
 801df7e:	ec53 2b19 	vmov	r2, r3, d9
 801df82:	ec51 0b18 	vmov	r0, r1, d8
 801df86:	f7e2 fd81 	bl	8000a8c <__aeabi_dcmplt>
 801df8a:	2800      	cmp	r0, #0
 801df8c:	d0e4      	beq.n	801df58 <fmin+0x1c>
 801df8e:	e7e7      	b.n	801df60 <fmin+0x24>

0801df90 <__fpclassifyd>:
 801df90:	ec51 0b10 	vmov	r0, r1, d0
 801df94:	b510      	push	{r4, lr}
 801df96:	f031 4400 	bics.w	r4, r1, #2147483648	@ 0x80000000
 801df9a:	460b      	mov	r3, r1
 801df9c:	d019      	beq.n	801dfd2 <__fpclassifyd+0x42>
 801df9e:	f5a1 1280 	sub.w	r2, r1, #1048576	@ 0x100000
 801dfa2:	490e      	ldr	r1, [pc, #56]	@ (801dfdc <__fpclassifyd+0x4c>)
 801dfa4:	428a      	cmp	r2, r1
 801dfa6:	d90e      	bls.n	801dfc6 <__fpclassifyd+0x36>
 801dfa8:	f103 42ff 	add.w	r2, r3, #2139095040	@ 0x7f800000
 801dfac:	f502 02e0 	add.w	r2, r2, #7340032	@ 0x700000
 801dfb0:	428a      	cmp	r2, r1
 801dfb2:	d908      	bls.n	801dfc6 <__fpclassifyd+0x36>
 801dfb4:	4a0a      	ldr	r2, [pc, #40]	@ (801dfe0 <__fpclassifyd+0x50>)
 801dfb6:	4213      	tst	r3, r2
 801dfb8:	d007      	beq.n	801dfca <__fpclassifyd+0x3a>
 801dfba:	4294      	cmp	r4, r2
 801dfbc:	d107      	bne.n	801dfce <__fpclassifyd+0x3e>
 801dfbe:	fab0 f080 	clz	r0, r0
 801dfc2:	0940      	lsrs	r0, r0, #5
 801dfc4:	bd10      	pop	{r4, pc}
 801dfc6:	2004      	movs	r0, #4
 801dfc8:	e7fc      	b.n	801dfc4 <__fpclassifyd+0x34>
 801dfca:	2003      	movs	r0, #3
 801dfcc:	e7fa      	b.n	801dfc4 <__fpclassifyd+0x34>
 801dfce:	2000      	movs	r0, #0
 801dfd0:	e7f8      	b.n	801dfc4 <__fpclassifyd+0x34>
 801dfd2:	2800      	cmp	r0, #0
 801dfd4:	d1ee      	bne.n	801dfb4 <__fpclassifyd+0x24>
 801dfd6:	2002      	movs	r0, #2
 801dfd8:	e7f4      	b.n	801dfc4 <__fpclassifyd+0x34>
 801dfda:	bf00      	nop
 801dfdc:	7fdfffff 	.word	0x7fdfffff
 801dfe0:	7ff00000 	.word	0x7ff00000

0801dfe4 <finitef>:
 801dfe4:	ee10 3a10 	vmov	r3, s0
 801dfe8:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 801dfec:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 801dff0:	bfac      	ite	ge
 801dff2:	2000      	movge	r0, #0
 801dff4:	2001      	movlt	r0, #1
 801dff6:	4770      	bx	lr

0801dff8 <cosl>:
 801dff8:	f7ff bec2 	b.w	801dd80 <cos>

0801dffc <sinl>:
 801dffc:	f7ff bf14 	b.w	801de28 <sin>

0801e000 <acosl>:
 801e000:	f000 bbfe 	b.w	801e800 <acos>
 801e004:	0000      	movs	r0, r0
	...

0801e008 <floor>:
 801e008:	ec51 0b10 	vmov	r0, r1, d0
 801e00c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801e010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e014:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 801e018:	2e13      	cmp	r6, #19
 801e01a:	460c      	mov	r4, r1
 801e01c:	4605      	mov	r5, r0
 801e01e:	4680      	mov	r8, r0
 801e020:	dc34      	bgt.n	801e08c <floor+0x84>
 801e022:	2e00      	cmp	r6, #0
 801e024:	da17      	bge.n	801e056 <floor+0x4e>
 801e026:	a332      	add	r3, pc, #200	@ (adr r3, 801e0f0 <floor+0xe8>)
 801e028:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e02c:	f7e2 f906 	bl	800023c <__adddf3>
 801e030:	2200      	movs	r2, #0
 801e032:	2300      	movs	r3, #0
 801e034:	f7e2 fd48 	bl	8000ac8 <__aeabi_dcmpgt>
 801e038:	b150      	cbz	r0, 801e050 <floor+0x48>
 801e03a:	2c00      	cmp	r4, #0
 801e03c:	da55      	bge.n	801e0ea <floor+0xe2>
 801e03e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801e042:	432c      	orrs	r4, r5
 801e044:	2500      	movs	r5, #0
 801e046:	42ac      	cmp	r4, r5
 801e048:	4c2b      	ldr	r4, [pc, #172]	@ (801e0f8 <floor+0xf0>)
 801e04a:	bf08      	it	eq
 801e04c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801e050:	4621      	mov	r1, r4
 801e052:	4628      	mov	r0, r5
 801e054:	e023      	b.n	801e09e <floor+0x96>
 801e056:	4f29      	ldr	r7, [pc, #164]	@ (801e0fc <floor+0xf4>)
 801e058:	4137      	asrs	r7, r6
 801e05a:	ea01 0307 	and.w	r3, r1, r7
 801e05e:	4303      	orrs	r3, r0
 801e060:	d01d      	beq.n	801e09e <floor+0x96>
 801e062:	a323      	add	r3, pc, #140	@ (adr r3, 801e0f0 <floor+0xe8>)
 801e064:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e068:	f7e2 f8e8 	bl	800023c <__adddf3>
 801e06c:	2200      	movs	r2, #0
 801e06e:	2300      	movs	r3, #0
 801e070:	f7e2 fd2a 	bl	8000ac8 <__aeabi_dcmpgt>
 801e074:	2800      	cmp	r0, #0
 801e076:	d0eb      	beq.n	801e050 <floor+0x48>
 801e078:	2c00      	cmp	r4, #0
 801e07a:	bfbe      	ittt	lt
 801e07c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801e080:	4133      	asrlt	r3, r6
 801e082:	18e4      	addlt	r4, r4, r3
 801e084:	ea24 0407 	bic.w	r4, r4, r7
 801e088:	2500      	movs	r5, #0
 801e08a:	e7e1      	b.n	801e050 <floor+0x48>
 801e08c:	2e33      	cmp	r6, #51	@ 0x33
 801e08e:	dd0a      	ble.n	801e0a6 <floor+0x9e>
 801e090:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801e094:	d103      	bne.n	801e09e <floor+0x96>
 801e096:	4602      	mov	r2, r0
 801e098:	460b      	mov	r3, r1
 801e09a:	f7e2 f8cf 	bl	800023c <__adddf3>
 801e09e:	ec41 0b10 	vmov	d0, r0, r1
 801e0a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e0a6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801e0aa:	f04f 37ff 	mov.w	r7, #4294967295
 801e0ae:	40df      	lsrs	r7, r3
 801e0b0:	4207      	tst	r7, r0
 801e0b2:	d0f4      	beq.n	801e09e <floor+0x96>
 801e0b4:	a30e      	add	r3, pc, #56	@ (adr r3, 801e0f0 <floor+0xe8>)
 801e0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e0ba:	f7e2 f8bf 	bl	800023c <__adddf3>
 801e0be:	2200      	movs	r2, #0
 801e0c0:	2300      	movs	r3, #0
 801e0c2:	f7e2 fd01 	bl	8000ac8 <__aeabi_dcmpgt>
 801e0c6:	2800      	cmp	r0, #0
 801e0c8:	d0c2      	beq.n	801e050 <floor+0x48>
 801e0ca:	2c00      	cmp	r4, #0
 801e0cc:	da0a      	bge.n	801e0e4 <floor+0xdc>
 801e0ce:	2e14      	cmp	r6, #20
 801e0d0:	d101      	bne.n	801e0d6 <floor+0xce>
 801e0d2:	3401      	adds	r4, #1
 801e0d4:	e006      	b.n	801e0e4 <floor+0xdc>
 801e0d6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801e0da:	2301      	movs	r3, #1
 801e0dc:	40b3      	lsls	r3, r6
 801e0de:	441d      	add	r5, r3
 801e0e0:	4545      	cmp	r5, r8
 801e0e2:	d3f6      	bcc.n	801e0d2 <floor+0xca>
 801e0e4:	ea25 0507 	bic.w	r5, r5, r7
 801e0e8:	e7b2      	b.n	801e050 <floor+0x48>
 801e0ea:	2500      	movs	r5, #0
 801e0ec:	462c      	mov	r4, r5
 801e0ee:	e7af      	b.n	801e050 <floor+0x48>
 801e0f0:	8800759c 	.word	0x8800759c
 801e0f4:	7e37e43c 	.word	0x7e37e43c
 801e0f8:	bff00000 	.word	0xbff00000
 801e0fc:	000fffff 	.word	0x000fffff

0801e100 <__kernel_cos>:
 801e100:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e104:	ec57 6b10 	vmov	r6, r7, d0
 801e108:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801e10c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 801e110:	ed8d 1b00 	vstr	d1, [sp]
 801e114:	d206      	bcs.n	801e124 <__kernel_cos+0x24>
 801e116:	4630      	mov	r0, r6
 801e118:	4639      	mov	r1, r7
 801e11a:	f7e2 fcf5 	bl	8000b08 <__aeabi_d2iz>
 801e11e:	2800      	cmp	r0, #0
 801e120:	f000 8088 	beq.w	801e234 <__kernel_cos+0x134>
 801e124:	4632      	mov	r2, r6
 801e126:	463b      	mov	r3, r7
 801e128:	4630      	mov	r0, r6
 801e12a:	4639      	mov	r1, r7
 801e12c:	f7e2 fa3c 	bl	80005a8 <__aeabi_dmul>
 801e130:	4b51      	ldr	r3, [pc, #324]	@ (801e278 <__kernel_cos+0x178>)
 801e132:	2200      	movs	r2, #0
 801e134:	4604      	mov	r4, r0
 801e136:	460d      	mov	r5, r1
 801e138:	f7e2 fa36 	bl	80005a8 <__aeabi_dmul>
 801e13c:	a340      	add	r3, pc, #256	@ (adr r3, 801e240 <__kernel_cos+0x140>)
 801e13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e142:	4682      	mov	sl, r0
 801e144:	468b      	mov	fp, r1
 801e146:	4620      	mov	r0, r4
 801e148:	4629      	mov	r1, r5
 801e14a:	f7e2 fa2d 	bl	80005a8 <__aeabi_dmul>
 801e14e:	a33e      	add	r3, pc, #248	@ (adr r3, 801e248 <__kernel_cos+0x148>)
 801e150:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e154:	f7e2 f872 	bl	800023c <__adddf3>
 801e158:	4622      	mov	r2, r4
 801e15a:	462b      	mov	r3, r5
 801e15c:	f7e2 fa24 	bl	80005a8 <__aeabi_dmul>
 801e160:	a33b      	add	r3, pc, #236	@ (adr r3, 801e250 <__kernel_cos+0x150>)
 801e162:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e166:	f7e2 f867 	bl	8000238 <__aeabi_dsub>
 801e16a:	4622      	mov	r2, r4
 801e16c:	462b      	mov	r3, r5
 801e16e:	f7e2 fa1b 	bl	80005a8 <__aeabi_dmul>
 801e172:	a339      	add	r3, pc, #228	@ (adr r3, 801e258 <__kernel_cos+0x158>)
 801e174:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e178:	f7e2 f860 	bl	800023c <__adddf3>
 801e17c:	4622      	mov	r2, r4
 801e17e:	462b      	mov	r3, r5
 801e180:	f7e2 fa12 	bl	80005a8 <__aeabi_dmul>
 801e184:	a336      	add	r3, pc, #216	@ (adr r3, 801e260 <__kernel_cos+0x160>)
 801e186:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e18a:	f7e2 f855 	bl	8000238 <__aeabi_dsub>
 801e18e:	4622      	mov	r2, r4
 801e190:	462b      	mov	r3, r5
 801e192:	f7e2 fa09 	bl	80005a8 <__aeabi_dmul>
 801e196:	a334      	add	r3, pc, #208	@ (adr r3, 801e268 <__kernel_cos+0x168>)
 801e198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e19c:	f7e2 f84e 	bl	800023c <__adddf3>
 801e1a0:	4622      	mov	r2, r4
 801e1a2:	462b      	mov	r3, r5
 801e1a4:	f7e2 fa00 	bl	80005a8 <__aeabi_dmul>
 801e1a8:	4622      	mov	r2, r4
 801e1aa:	462b      	mov	r3, r5
 801e1ac:	f7e2 f9fc 	bl	80005a8 <__aeabi_dmul>
 801e1b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e1b4:	4604      	mov	r4, r0
 801e1b6:	460d      	mov	r5, r1
 801e1b8:	4630      	mov	r0, r6
 801e1ba:	4639      	mov	r1, r7
 801e1bc:	f7e2 f9f4 	bl	80005a8 <__aeabi_dmul>
 801e1c0:	460b      	mov	r3, r1
 801e1c2:	4602      	mov	r2, r0
 801e1c4:	4629      	mov	r1, r5
 801e1c6:	4620      	mov	r0, r4
 801e1c8:	f7e2 f836 	bl	8000238 <__aeabi_dsub>
 801e1cc:	4b2b      	ldr	r3, [pc, #172]	@ (801e27c <__kernel_cos+0x17c>)
 801e1ce:	4598      	cmp	r8, r3
 801e1d0:	4606      	mov	r6, r0
 801e1d2:	460f      	mov	r7, r1
 801e1d4:	d810      	bhi.n	801e1f8 <__kernel_cos+0xf8>
 801e1d6:	4602      	mov	r2, r0
 801e1d8:	460b      	mov	r3, r1
 801e1da:	4650      	mov	r0, sl
 801e1dc:	4659      	mov	r1, fp
 801e1de:	f7e2 f82b 	bl	8000238 <__aeabi_dsub>
 801e1e2:	460b      	mov	r3, r1
 801e1e4:	4926      	ldr	r1, [pc, #152]	@ (801e280 <__kernel_cos+0x180>)
 801e1e6:	4602      	mov	r2, r0
 801e1e8:	2000      	movs	r0, #0
 801e1ea:	f7e2 f825 	bl	8000238 <__aeabi_dsub>
 801e1ee:	ec41 0b10 	vmov	d0, r0, r1
 801e1f2:	b003      	add	sp, #12
 801e1f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e1f8:	4b22      	ldr	r3, [pc, #136]	@ (801e284 <__kernel_cos+0x184>)
 801e1fa:	4921      	ldr	r1, [pc, #132]	@ (801e280 <__kernel_cos+0x180>)
 801e1fc:	4598      	cmp	r8, r3
 801e1fe:	bf8c      	ite	hi
 801e200:	4d21      	ldrhi	r5, [pc, #132]	@ (801e288 <__kernel_cos+0x188>)
 801e202:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801e206:	2400      	movs	r4, #0
 801e208:	4622      	mov	r2, r4
 801e20a:	462b      	mov	r3, r5
 801e20c:	2000      	movs	r0, #0
 801e20e:	f7e2 f813 	bl	8000238 <__aeabi_dsub>
 801e212:	4622      	mov	r2, r4
 801e214:	4680      	mov	r8, r0
 801e216:	4689      	mov	r9, r1
 801e218:	462b      	mov	r3, r5
 801e21a:	4650      	mov	r0, sl
 801e21c:	4659      	mov	r1, fp
 801e21e:	f7e2 f80b 	bl	8000238 <__aeabi_dsub>
 801e222:	4632      	mov	r2, r6
 801e224:	463b      	mov	r3, r7
 801e226:	f7e2 f807 	bl	8000238 <__aeabi_dsub>
 801e22a:	4602      	mov	r2, r0
 801e22c:	460b      	mov	r3, r1
 801e22e:	4640      	mov	r0, r8
 801e230:	4649      	mov	r1, r9
 801e232:	e7da      	b.n	801e1ea <__kernel_cos+0xea>
 801e234:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 801e270 <__kernel_cos+0x170>
 801e238:	e7db      	b.n	801e1f2 <__kernel_cos+0xf2>
 801e23a:	bf00      	nop
 801e23c:	f3af 8000 	nop.w
 801e240:	be8838d4 	.word	0xbe8838d4
 801e244:	bda8fae9 	.word	0xbda8fae9
 801e248:	bdb4b1c4 	.word	0xbdb4b1c4
 801e24c:	3e21ee9e 	.word	0x3e21ee9e
 801e250:	809c52ad 	.word	0x809c52ad
 801e254:	3e927e4f 	.word	0x3e927e4f
 801e258:	19cb1590 	.word	0x19cb1590
 801e25c:	3efa01a0 	.word	0x3efa01a0
 801e260:	16c15177 	.word	0x16c15177
 801e264:	3f56c16c 	.word	0x3f56c16c
 801e268:	5555554c 	.word	0x5555554c
 801e26c:	3fa55555 	.word	0x3fa55555
 801e270:	00000000 	.word	0x00000000
 801e274:	3ff00000 	.word	0x3ff00000
 801e278:	3fe00000 	.word	0x3fe00000
 801e27c:	3fd33332 	.word	0x3fd33332
 801e280:	3ff00000 	.word	0x3ff00000
 801e284:	3fe90000 	.word	0x3fe90000
 801e288:	3fd20000 	.word	0x3fd20000
 801e28c:	00000000 	.word	0x00000000

0801e290 <__kernel_sin>:
 801e290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e294:	ec55 4b10 	vmov	r4, r5, d0
 801e298:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801e29c:	b085      	sub	sp, #20
 801e29e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801e2a2:	ed8d 1b02 	vstr	d1, [sp, #8]
 801e2a6:	4680      	mov	r8, r0
 801e2a8:	d205      	bcs.n	801e2b6 <__kernel_sin+0x26>
 801e2aa:	4620      	mov	r0, r4
 801e2ac:	4629      	mov	r1, r5
 801e2ae:	f7e2 fc2b 	bl	8000b08 <__aeabi_d2iz>
 801e2b2:	2800      	cmp	r0, #0
 801e2b4:	d052      	beq.n	801e35c <__kernel_sin+0xcc>
 801e2b6:	4622      	mov	r2, r4
 801e2b8:	462b      	mov	r3, r5
 801e2ba:	4620      	mov	r0, r4
 801e2bc:	4629      	mov	r1, r5
 801e2be:	f7e2 f973 	bl	80005a8 <__aeabi_dmul>
 801e2c2:	4682      	mov	sl, r0
 801e2c4:	468b      	mov	fp, r1
 801e2c6:	4602      	mov	r2, r0
 801e2c8:	460b      	mov	r3, r1
 801e2ca:	4620      	mov	r0, r4
 801e2cc:	4629      	mov	r1, r5
 801e2ce:	f7e2 f96b 	bl	80005a8 <__aeabi_dmul>
 801e2d2:	a342      	add	r3, pc, #264	@ (adr r3, 801e3dc <__kernel_sin+0x14c>)
 801e2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e2d8:	e9cd 0100 	strd	r0, r1, [sp]
 801e2dc:	4650      	mov	r0, sl
 801e2de:	4659      	mov	r1, fp
 801e2e0:	f7e2 f962 	bl	80005a8 <__aeabi_dmul>
 801e2e4:	a33f      	add	r3, pc, #252	@ (adr r3, 801e3e4 <__kernel_sin+0x154>)
 801e2e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e2ea:	f7e1 ffa5 	bl	8000238 <__aeabi_dsub>
 801e2ee:	4652      	mov	r2, sl
 801e2f0:	465b      	mov	r3, fp
 801e2f2:	f7e2 f959 	bl	80005a8 <__aeabi_dmul>
 801e2f6:	a33d      	add	r3, pc, #244	@ (adr r3, 801e3ec <__kernel_sin+0x15c>)
 801e2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e2fc:	f7e1 ff9e 	bl	800023c <__adddf3>
 801e300:	4652      	mov	r2, sl
 801e302:	465b      	mov	r3, fp
 801e304:	f7e2 f950 	bl	80005a8 <__aeabi_dmul>
 801e308:	a33a      	add	r3, pc, #232	@ (adr r3, 801e3f4 <__kernel_sin+0x164>)
 801e30a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e30e:	f7e1 ff93 	bl	8000238 <__aeabi_dsub>
 801e312:	4652      	mov	r2, sl
 801e314:	465b      	mov	r3, fp
 801e316:	f7e2 f947 	bl	80005a8 <__aeabi_dmul>
 801e31a:	a338      	add	r3, pc, #224	@ (adr r3, 801e3fc <__kernel_sin+0x16c>)
 801e31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e320:	f7e1 ff8c 	bl	800023c <__adddf3>
 801e324:	4606      	mov	r6, r0
 801e326:	460f      	mov	r7, r1
 801e328:	f1b8 0f00 	cmp.w	r8, #0
 801e32c:	d11b      	bne.n	801e366 <__kernel_sin+0xd6>
 801e32e:	4602      	mov	r2, r0
 801e330:	460b      	mov	r3, r1
 801e332:	4650      	mov	r0, sl
 801e334:	4659      	mov	r1, fp
 801e336:	f7e2 f937 	bl	80005a8 <__aeabi_dmul>
 801e33a:	a325      	add	r3, pc, #148	@ (adr r3, 801e3d0 <__kernel_sin+0x140>)
 801e33c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e340:	f7e1 ff7a 	bl	8000238 <__aeabi_dsub>
 801e344:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e348:	f7e2 f92e 	bl	80005a8 <__aeabi_dmul>
 801e34c:	4602      	mov	r2, r0
 801e34e:	460b      	mov	r3, r1
 801e350:	4620      	mov	r0, r4
 801e352:	4629      	mov	r1, r5
 801e354:	f7e1 ff72 	bl	800023c <__adddf3>
 801e358:	4604      	mov	r4, r0
 801e35a:	460d      	mov	r5, r1
 801e35c:	ec45 4b10 	vmov	d0, r4, r5
 801e360:	b005      	add	sp, #20
 801e362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e366:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e36a:	4b1b      	ldr	r3, [pc, #108]	@ (801e3d8 <__kernel_sin+0x148>)
 801e36c:	2200      	movs	r2, #0
 801e36e:	f7e2 f91b 	bl	80005a8 <__aeabi_dmul>
 801e372:	4632      	mov	r2, r6
 801e374:	4680      	mov	r8, r0
 801e376:	4689      	mov	r9, r1
 801e378:	463b      	mov	r3, r7
 801e37a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e37e:	f7e2 f913 	bl	80005a8 <__aeabi_dmul>
 801e382:	4602      	mov	r2, r0
 801e384:	460b      	mov	r3, r1
 801e386:	4640      	mov	r0, r8
 801e388:	4649      	mov	r1, r9
 801e38a:	f7e1 ff55 	bl	8000238 <__aeabi_dsub>
 801e38e:	4652      	mov	r2, sl
 801e390:	465b      	mov	r3, fp
 801e392:	f7e2 f909 	bl	80005a8 <__aeabi_dmul>
 801e396:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e39a:	f7e1 ff4d 	bl	8000238 <__aeabi_dsub>
 801e39e:	a30c      	add	r3, pc, #48	@ (adr r3, 801e3d0 <__kernel_sin+0x140>)
 801e3a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e3a4:	4606      	mov	r6, r0
 801e3a6:	460f      	mov	r7, r1
 801e3a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e3ac:	f7e2 f8fc 	bl	80005a8 <__aeabi_dmul>
 801e3b0:	4602      	mov	r2, r0
 801e3b2:	460b      	mov	r3, r1
 801e3b4:	4630      	mov	r0, r6
 801e3b6:	4639      	mov	r1, r7
 801e3b8:	f7e1 ff40 	bl	800023c <__adddf3>
 801e3bc:	4602      	mov	r2, r0
 801e3be:	460b      	mov	r3, r1
 801e3c0:	4620      	mov	r0, r4
 801e3c2:	4629      	mov	r1, r5
 801e3c4:	f7e1 ff38 	bl	8000238 <__aeabi_dsub>
 801e3c8:	e7c6      	b.n	801e358 <__kernel_sin+0xc8>
 801e3ca:	bf00      	nop
 801e3cc:	f3af 8000 	nop.w
 801e3d0:	55555549 	.word	0x55555549
 801e3d4:	3fc55555 	.word	0x3fc55555
 801e3d8:	3fe00000 	.word	0x3fe00000
 801e3dc:	5acfd57c 	.word	0x5acfd57c
 801e3e0:	3de5d93a 	.word	0x3de5d93a
 801e3e4:	8a2b9ceb 	.word	0x8a2b9ceb
 801e3e8:	3e5ae5e6 	.word	0x3e5ae5e6
 801e3ec:	57b1fe7d 	.word	0x57b1fe7d
 801e3f0:	3ec71de3 	.word	0x3ec71de3
 801e3f4:	19c161d5 	.word	0x19c161d5
 801e3f8:	3f2a01a0 	.word	0x3f2a01a0
 801e3fc:	1110f8a6 	.word	0x1110f8a6
 801e400:	3f811111 	.word	0x3f811111
 801e404:	00000000 	.word	0x00000000

0801e408 <__ieee754_rem_pio2>:
 801e408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e40c:	ec57 6b10 	vmov	r6, r7, d0
 801e410:	4bc5      	ldr	r3, [pc, #788]	@ (801e728 <__ieee754_rem_pio2+0x320>)
 801e412:	b08d      	sub	sp, #52	@ 0x34
 801e414:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801e418:	4598      	cmp	r8, r3
 801e41a:	4604      	mov	r4, r0
 801e41c:	9704      	str	r7, [sp, #16]
 801e41e:	d807      	bhi.n	801e430 <__ieee754_rem_pio2+0x28>
 801e420:	2200      	movs	r2, #0
 801e422:	2300      	movs	r3, #0
 801e424:	ed80 0b00 	vstr	d0, [r0]
 801e428:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801e42c:	2500      	movs	r5, #0
 801e42e:	e028      	b.n	801e482 <__ieee754_rem_pio2+0x7a>
 801e430:	4bbe      	ldr	r3, [pc, #760]	@ (801e72c <__ieee754_rem_pio2+0x324>)
 801e432:	4598      	cmp	r8, r3
 801e434:	d878      	bhi.n	801e528 <__ieee754_rem_pio2+0x120>
 801e436:	9b04      	ldr	r3, [sp, #16]
 801e438:	4dbd      	ldr	r5, [pc, #756]	@ (801e730 <__ieee754_rem_pio2+0x328>)
 801e43a:	2b00      	cmp	r3, #0
 801e43c:	4630      	mov	r0, r6
 801e43e:	a3ac      	add	r3, pc, #688	@ (adr r3, 801e6f0 <__ieee754_rem_pio2+0x2e8>)
 801e440:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e444:	4639      	mov	r1, r7
 801e446:	dd38      	ble.n	801e4ba <__ieee754_rem_pio2+0xb2>
 801e448:	f7e1 fef6 	bl	8000238 <__aeabi_dsub>
 801e44c:	45a8      	cmp	r8, r5
 801e44e:	4606      	mov	r6, r0
 801e450:	460f      	mov	r7, r1
 801e452:	d01a      	beq.n	801e48a <__ieee754_rem_pio2+0x82>
 801e454:	a3a8      	add	r3, pc, #672	@ (adr r3, 801e6f8 <__ieee754_rem_pio2+0x2f0>)
 801e456:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e45a:	f7e1 feed 	bl	8000238 <__aeabi_dsub>
 801e45e:	4602      	mov	r2, r0
 801e460:	460b      	mov	r3, r1
 801e462:	4680      	mov	r8, r0
 801e464:	4689      	mov	r9, r1
 801e466:	4630      	mov	r0, r6
 801e468:	4639      	mov	r1, r7
 801e46a:	f7e1 fee5 	bl	8000238 <__aeabi_dsub>
 801e46e:	a3a2      	add	r3, pc, #648	@ (adr r3, 801e6f8 <__ieee754_rem_pio2+0x2f0>)
 801e470:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e474:	f7e1 fee0 	bl	8000238 <__aeabi_dsub>
 801e478:	e9c4 8900 	strd	r8, r9, [r4]
 801e47c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e480:	2501      	movs	r5, #1
 801e482:	4628      	mov	r0, r5
 801e484:	b00d      	add	sp, #52	@ 0x34
 801e486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e48a:	a39d      	add	r3, pc, #628	@ (adr r3, 801e700 <__ieee754_rem_pio2+0x2f8>)
 801e48c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e490:	f7e1 fed2 	bl	8000238 <__aeabi_dsub>
 801e494:	a39c      	add	r3, pc, #624	@ (adr r3, 801e708 <__ieee754_rem_pio2+0x300>)
 801e496:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e49a:	4606      	mov	r6, r0
 801e49c:	460f      	mov	r7, r1
 801e49e:	f7e1 fecb 	bl	8000238 <__aeabi_dsub>
 801e4a2:	4602      	mov	r2, r0
 801e4a4:	460b      	mov	r3, r1
 801e4a6:	4680      	mov	r8, r0
 801e4a8:	4689      	mov	r9, r1
 801e4aa:	4630      	mov	r0, r6
 801e4ac:	4639      	mov	r1, r7
 801e4ae:	f7e1 fec3 	bl	8000238 <__aeabi_dsub>
 801e4b2:	a395      	add	r3, pc, #596	@ (adr r3, 801e708 <__ieee754_rem_pio2+0x300>)
 801e4b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e4b8:	e7dc      	b.n	801e474 <__ieee754_rem_pio2+0x6c>
 801e4ba:	f7e1 febf 	bl	800023c <__adddf3>
 801e4be:	45a8      	cmp	r8, r5
 801e4c0:	4606      	mov	r6, r0
 801e4c2:	460f      	mov	r7, r1
 801e4c4:	d018      	beq.n	801e4f8 <__ieee754_rem_pio2+0xf0>
 801e4c6:	a38c      	add	r3, pc, #560	@ (adr r3, 801e6f8 <__ieee754_rem_pio2+0x2f0>)
 801e4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e4cc:	f7e1 feb6 	bl	800023c <__adddf3>
 801e4d0:	4602      	mov	r2, r0
 801e4d2:	460b      	mov	r3, r1
 801e4d4:	4680      	mov	r8, r0
 801e4d6:	4689      	mov	r9, r1
 801e4d8:	4630      	mov	r0, r6
 801e4da:	4639      	mov	r1, r7
 801e4dc:	f7e1 feac 	bl	8000238 <__aeabi_dsub>
 801e4e0:	a385      	add	r3, pc, #532	@ (adr r3, 801e6f8 <__ieee754_rem_pio2+0x2f0>)
 801e4e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e4e6:	f7e1 fea9 	bl	800023c <__adddf3>
 801e4ea:	f04f 35ff 	mov.w	r5, #4294967295
 801e4ee:	e9c4 8900 	strd	r8, r9, [r4]
 801e4f2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e4f6:	e7c4      	b.n	801e482 <__ieee754_rem_pio2+0x7a>
 801e4f8:	a381      	add	r3, pc, #516	@ (adr r3, 801e700 <__ieee754_rem_pio2+0x2f8>)
 801e4fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e4fe:	f7e1 fe9d 	bl	800023c <__adddf3>
 801e502:	a381      	add	r3, pc, #516	@ (adr r3, 801e708 <__ieee754_rem_pio2+0x300>)
 801e504:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e508:	4606      	mov	r6, r0
 801e50a:	460f      	mov	r7, r1
 801e50c:	f7e1 fe96 	bl	800023c <__adddf3>
 801e510:	4602      	mov	r2, r0
 801e512:	460b      	mov	r3, r1
 801e514:	4680      	mov	r8, r0
 801e516:	4689      	mov	r9, r1
 801e518:	4630      	mov	r0, r6
 801e51a:	4639      	mov	r1, r7
 801e51c:	f7e1 fe8c 	bl	8000238 <__aeabi_dsub>
 801e520:	a379      	add	r3, pc, #484	@ (adr r3, 801e708 <__ieee754_rem_pio2+0x300>)
 801e522:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e526:	e7de      	b.n	801e4e6 <__ieee754_rem_pio2+0xde>
 801e528:	4b82      	ldr	r3, [pc, #520]	@ (801e734 <__ieee754_rem_pio2+0x32c>)
 801e52a:	4598      	cmp	r8, r3
 801e52c:	f200 80d1 	bhi.w	801e6d2 <__ieee754_rem_pio2+0x2ca>
 801e530:	f000 f99a 	bl	801e868 <fabs>
 801e534:	ec57 6b10 	vmov	r6, r7, d0
 801e538:	a375      	add	r3, pc, #468	@ (adr r3, 801e710 <__ieee754_rem_pio2+0x308>)
 801e53a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e53e:	4630      	mov	r0, r6
 801e540:	4639      	mov	r1, r7
 801e542:	f7e2 f831 	bl	80005a8 <__aeabi_dmul>
 801e546:	4b7c      	ldr	r3, [pc, #496]	@ (801e738 <__ieee754_rem_pio2+0x330>)
 801e548:	2200      	movs	r2, #0
 801e54a:	f7e1 fe77 	bl	800023c <__adddf3>
 801e54e:	f7e2 fadb 	bl	8000b08 <__aeabi_d2iz>
 801e552:	4605      	mov	r5, r0
 801e554:	f7e1 ffbe 	bl	80004d4 <__aeabi_i2d>
 801e558:	4602      	mov	r2, r0
 801e55a:	460b      	mov	r3, r1
 801e55c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801e560:	a363      	add	r3, pc, #396	@ (adr r3, 801e6f0 <__ieee754_rem_pio2+0x2e8>)
 801e562:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e566:	f7e2 f81f 	bl	80005a8 <__aeabi_dmul>
 801e56a:	4602      	mov	r2, r0
 801e56c:	460b      	mov	r3, r1
 801e56e:	4630      	mov	r0, r6
 801e570:	4639      	mov	r1, r7
 801e572:	f7e1 fe61 	bl	8000238 <__aeabi_dsub>
 801e576:	a360      	add	r3, pc, #384	@ (adr r3, 801e6f8 <__ieee754_rem_pio2+0x2f0>)
 801e578:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e57c:	4682      	mov	sl, r0
 801e57e:	468b      	mov	fp, r1
 801e580:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e584:	f7e2 f810 	bl	80005a8 <__aeabi_dmul>
 801e588:	2d1f      	cmp	r5, #31
 801e58a:	4606      	mov	r6, r0
 801e58c:	460f      	mov	r7, r1
 801e58e:	dc0c      	bgt.n	801e5aa <__ieee754_rem_pio2+0x1a2>
 801e590:	4b6a      	ldr	r3, [pc, #424]	@ (801e73c <__ieee754_rem_pio2+0x334>)
 801e592:	1e6a      	subs	r2, r5, #1
 801e594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e598:	4543      	cmp	r3, r8
 801e59a:	d006      	beq.n	801e5aa <__ieee754_rem_pio2+0x1a2>
 801e59c:	4632      	mov	r2, r6
 801e59e:	463b      	mov	r3, r7
 801e5a0:	4650      	mov	r0, sl
 801e5a2:	4659      	mov	r1, fp
 801e5a4:	f7e1 fe48 	bl	8000238 <__aeabi_dsub>
 801e5a8:	e00e      	b.n	801e5c8 <__ieee754_rem_pio2+0x1c0>
 801e5aa:	463b      	mov	r3, r7
 801e5ac:	4632      	mov	r2, r6
 801e5ae:	4650      	mov	r0, sl
 801e5b0:	4659      	mov	r1, fp
 801e5b2:	f7e1 fe41 	bl	8000238 <__aeabi_dsub>
 801e5b6:	ea4f 5328 	mov.w	r3, r8, asr #20
 801e5ba:	9305      	str	r3, [sp, #20]
 801e5bc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801e5c0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801e5c4:	2b10      	cmp	r3, #16
 801e5c6:	dc02      	bgt.n	801e5ce <__ieee754_rem_pio2+0x1c6>
 801e5c8:	e9c4 0100 	strd	r0, r1, [r4]
 801e5cc:	e039      	b.n	801e642 <__ieee754_rem_pio2+0x23a>
 801e5ce:	a34c      	add	r3, pc, #304	@ (adr r3, 801e700 <__ieee754_rem_pio2+0x2f8>)
 801e5d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e5d8:	f7e1 ffe6 	bl	80005a8 <__aeabi_dmul>
 801e5dc:	4606      	mov	r6, r0
 801e5de:	460f      	mov	r7, r1
 801e5e0:	4602      	mov	r2, r0
 801e5e2:	460b      	mov	r3, r1
 801e5e4:	4650      	mov	r0, sl
 801e5e6:	4659      	mov	r1, fp
 801e5e8:	f7e1 fe26 	bl	8000238 <__aeabi_dsub>
 801e5ec:	4602      	mov	r2, r0
 801e5ee:	460b      	mov	r3, r1
 801e5f0:	4680      	mov	r8, r0
 801e5f2:	4689      	mov	r9, r1
 801e5f4:	4650      	mov	r0, sl
 801e5f6:	4659      	mov	r1, fp
 801e5f8:	f7e1 fe1e 	bl	8000238 <__aeabi_dsub>
 801e5fc:	4632      	mov	r2, r6
 801e5fe:	463b      	mov	r3, r7
 801e600:	f7e1 fe1a 	bl	8000238 <__aeabi_dsub>
 801e604:	a340      	add	r3, pc, #256	@ (adr r3, 801e708 <__ieee754_rem_pio2+0x300>)
 801e606:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e60a:	4606      	mov	r6, r0
 801e60c:	460f      	mov	r7, r1
 801e60e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e612:	f7e1 ffc9 	bl	80005a8 <__aeabi_dmul>
 801e616:	4632      	mov	r2, r6
 801e618:	463b      	mov	r3, r7
 801e61a:	f7e1 fe0d 	bl	8000238 <__aeabi_dsub>
 801e61e:	4602      	mov	r2, r0
 801e620:	460b      	mov	r3, r1
 801e622:	4606      	mov	r6, r0
 801e624:	460f      	mov	r7, r1
 801e626:	4640      	mov	r0, r8
 801e628:	4649      	mov	r1, r9
 801e62a:	f7e1 fe05 	bl	8000238 <__aeabi_dsub>
 801e62e:	9a05      	ldr	r2, [sp, #20]
 801e630:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801e634:	1ad3      	subs	r3, r2, r3
 801e636:	2b31      	cmp	r3, #49	@ 0x31
 801e638:	dc20      	bgt.n	801e67c <__ieee754_rem_pio2+0x274>
 801e63a:	e9c4 0100 	strd	r0, r1, [r4]
 801e63e:	46c2      	mov	sl, r8
 801e640:	46cb      	mov	fp, r9
 801e642:	e9d4 8900 	ldrd	r8, r9, [r4]
 801e646:	4650      	mov	r0, sl
 801e648:	4642      	mov	r2, r8
 801e64a:	464b      	mov	r3, r9
 801e64c:	4659      	mov	r1, fp
 801e64e:	f7e1 fdf3 	bl	8000238 <__aeabi_dsub>
 801e652:	463b      	mov	r3, r7
 801e654:	4632      	mov	r2, r6
 801e656:	f7e1 fdef 	bl	8000238 <__aeabi_dsub>
 801e65a:	9b04      	ldr	r3, [sp, #16]
 801e65c:	2b00      	cmp	r3, #0
 801e65e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e662:	f6bf af0e 	bge.w	801e482 <__ieee754_rem_pio2+0x7a>
 801e666:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801e66a:	6063      	str	r3, [r4, #4]
 801e66c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e670:	f8c4 8000 	str.w	r8, [r4]
 801e674:	60a0      	str	r0, [r4, #8]
 801e676:	60e3      	str	r3, [r4, #12]
 801e678:	426d      	negs	r5, r5
 801e67a:	e702      	b.n	801e482 <__ieee754_rem_pio2+0x7a>
 801e67c:	a326      	add	r3, pc, #152	@ (adr r3, 801e718 <__ieee754_rem_pio2+0x310>)
 801e67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e682:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e686:	f7e1 ff8f 	bl	80005a8 <__aeabi_dmul>
 801e68a:	4606      	mov	r6, r0
 801e68c:	460f      	mov	r7, r1
 801e68e:	4602      	mov	r2, r0
 801e690:	460b      	mov	r3, r1
 801e692:	4640      	mov	r0, r8
 801e694:	4649      	mov	r1, r9
 801e696:	f7e1 fdcf 	bl	8000238 <__aeabi_dsub>
 801e69a:	4602      	mov	r2, r0
 801e69c:	460b      	mov	r3, r1
 801e69e:	4682      	mov	sl, r0
 801e6a0:	468b      	mov	fp, r1
 801e6a2:	4640      	mov	r0, r8
 801e6a4:	4649      	mov	r1, r9
 801e6a6:	f7e1 fdc7 	bl	8000238 <__aeabi_dsub>
 801e6aa:	4632      	mov	r2, r6
 801e6ac:	463b      	mov	r3, r7
 801e6ae:	f7e1 fdc3 	bl	8000238 <__aeabi_dsub>
 801e6b2:	a31b      	add	r3, pc, #108	@ (adr r3, 801e720 <__ieee754_rem_pio2+0x318>)
 801e6b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e6b8:	4606      	mov	r6, r0
 801e6ba:	460f      	mov	r7, r1
 801e6bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e6c0:	f7e1 ff72 	bl	80005a8 <__aeabi_dmul>
 801e6c4:	4632      	mov	r2, r6
 801e6c6:	463b      	mov	r3, r7
 801e6c8:	f7e1 fdb6 	bl	8000238 <__aeabi_dsub>
 801e6cc:	4606      	mov	r6, r0
 801e6ce:	460f      	mov	r7, r1
 801e6d0:	e764      	b.n	801e59c <__ieee754_rem_pio2+0x194>
 801e6d2:	4b1b      	ldr	r3, [pc, #108]	@ (801e740 <__ieee754_rem_pio2+0x338>)
 801e6d4:	4598      	cmp	r8, r3
 801e6d6:	d935      	bls.n	801e744 <__ieee754_rem_pio2+0x33c>
 801e6d8:	4632      	mov	r2, r6
 801e6da:	463b      	mov	r3, r7
 801e6dc:	4630      	mov	r0, r6
 801e6de:	4639      	mov	r1, r7
 801e6e0:	f7e1 fdaa 	bl	8000238 <__aeabi_dsub>
 801e6e4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e6e8:	e9c4 0100 	strd	r0, r1, [r4]
 801e6ec:	e69e      	b.n	801e42c <__ieee754_rem_pio2+0x24>
 801e6ee:	bf00      	nop
 801e6f0:	54400000 	.word	0x54400000
 801e6f4:	3ff921fb 	.word	0x3ff921fb
 801e6f8:	1a626331 	.word	0x1a626331
 801e6fc:	3dd0b461 	.word	0x3dd0b461
 801e700:	1a600000 	.word	0x1a600000
 801e704:	3dd0b461 	.word	0x3dd0b461
 801e708:	2e037073 	.word	0x2e037073
 801e70c:	3ba3198a 	.word	0x3ba3198a
 801e710:	6dc9c883 	.word	0x6dc9c883
 801e714:	3fe45f30 	.word	0x3fe45f30
 801e718:	2e000000 	.word	0x2e000000
 801e71c:	3ba3198a 	.word	0x3ba3198a
 801e720:	252049c1 	.word	0x252049c1
 801e724:	397b839a 	.word	0x397b839a
 801e728:	3fe921fb 	.word	0x3fe921fb
 801e72c:	4002d97b 	.word	0x4002d97b
 801e730:	3ff921fb 	.word	0x3ff921fb
 801e734:	413921fb 	.word	0x413921fb
 801e738:	3fe00000 	.word	0x3fe00000
 801e73c:	080222cc 	.word	0x080222cc
 801e740:	7fefffff 	.word	0x7fefffff
 801e744:	ea4f 5528 	mov.w	r5, r8, asr #20
 801e748:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801e74c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801e750:	4630      	mov	r0, r6
 801e752:	460f      	mov	r7, r1
 801e754:	f7e2 f9d8 	bl	8000b08 <__aeabi_d2iz>
 801e758:	f7e1 febc 	bl	80004d4 <__aeabi_i2d>
 801e75c:	4602      	mov	r2, r0
 801e75e:	460b      	mov	r3, r1
 801e760:	4630      	mov	r0, r6
 801e762:	4639      	mov	r1, r7
 801e764:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e768:	f7e1 fd66 	bl	8000238 <__aeabi_dsub>
 801e76c:	4b22      	ldr	r3, [pc, #136]	@ (801e7f8 <__ieee754_rem_pio2+0x3f0>)
 801e76e:	2200      	movs	r2, #0
 801e770:	f7e1 ff1a 	bl	80005a8 <__aeabi_dmul>
 801e774:	460f      	mov	r7, r1
 801e776:	4606      	mov	r6, r0
 801e778:	f7e2 f9c6 	bl	8000b08 <__aeabi_d2iz>
 801e77c:	f7e1 feaa 	bl	80004d4 <__aeabi_i2d>
 801e780:	4602      	mov	r2, r0
 801e782:	460b      	mov	r3, r1
 801e784:	4630      	mov	r0, r6
 801e786:	4639      	mov	r1, r7
 801e788:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801e78c:	f7e1 fd54 	bl	8000238 <__aeabi_dsub>
 801e790:	4b19      	ldr	r3, [pc, #100]	@ (801e7f8 <__ieee754_rem_pio2+0x3f0>)
 801e792:	2200      	movs	r2, #0
 801e794:	f7e1 ff08 	bl	80005a8 <__aeabi_dmul>
 801e798:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801e79c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801e7a0:	f04f 0803 	mov.w	r8, #3
 801e7a4:	2600      	movs	r6, #0
 801e7a6:	2700      	movs	r7, #0
 801e7a8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801e7ac:	4632      	mov	r2, r6
 801e7ae:	463b      	mov	r3, r7
 801e7b0:	46c2      	mov	sl, r8
 801e7b2:	f108 38ff 	add.w	r8, r8, #4294967295
 801e7b6:	f7e2 f95f 	bl	8000a78 <__aeabi_dcmpeq>
 801e7ba:	2800      	cmp	r0, #0
 801e7bc:	d1f4      	bne.n	801e7a8 <__ieee754_rem_pio2+0x3a0>
 801e7be:	4b0f      	ldr	r3, [pc, #60]	@ (801e7fc <__ieee754_rem_pio2+0x3f4>)
 801e7c0:	9301      	str	r3, [sp, #4]
 801e7c2:	2302      	movs	r3, #2
 801e7c4:	9300      	str	r3, [sp, #0]
 801e7c6:	462a      	mov	r2, r5
 801e7c8:	4653      	mov	r3, sl
 801e7ca:	4621      	mov	r1, r4
 801e7cc:	a806      	add	r0, sp, #24
 801e7ce:	f000 f947 	bl	801ea60 <__kernel_rem_pio2>
 801e7d2:	9b04      	ldr	r3, [sp, #16]
 801e7d4:	2b00      	cmp	r3, #0
 801e7d6:	4605      	mov	r5, r0
 801e7d8:	f6bf ae53 	bge.w	801e482 <__ieee754_rem_pio2+0x7a>
 801e7dc:	e9d4 2100 	ldrd	r2, r1, [r4]
 801e7e0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e7e4:	e9c4 2300 	strd	r2, r3, [r4]
 801e7e8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801e7ec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e7f0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801e7f4:	e740      	b.n	801e678 <__ieee754_rem_pio2+0x270>
 801e7f6:	bf00      	nop
 801e7f8:	41700000 	.word	0x41700000
 801e7fc:	0802234c 	.word	0x0802234c

0801e800 <acos>:
 801e800:	b538      	push	{r3, r4, r5, lr}
 801e802:	ed2d 8b02 	vpush	{d8}
 801e806:	ec55 4b10 	vmov	r4, r5, d0
 801e80a:	f000 fc81 	bl	801f110 <__ieee754_acos>
 801e80e:	4622      	mov	r2, r4
 801e810:	462b      	mov	r3, r5
 801e812:	4620      	mov	r0, r4
 801e814:	4629      	mov	r1, r5
 801e816:	eeb0 8a40 	vmov.f32	s16, s0
 801e81a:	eef0 8a60 	vmov.f32	s17, s1
 801e81e:	f7e2 f95d 	bl	8000adc <__aeabi_dcmpun>
 801e822:	b9a8      	cbnz	r0, 801e850 <acos+0x50>
 801e824:	ec45 4b10 	vmov	d0, r4, r5
 801e828:	f000 f81e 	bl	801e868 <fabs>
 801e82c:	4b0c      	ldr	r3, [pc, #48]	@ (801e860 <acos+0x60>)
 801e82e:	ec51 0b10 	vmov	r0, r1, d0
 801e832:	2200      	movs	r2, #0
 801e834:	f7e2 f948 	bl	8000ac8 <__aeabi_dcmpgt>
 801e838:	b150      	cbz	r0, 801e850 <acos+0x50>
 801e83a:	f7fc fe71 	bl	801b520 <__errno>
 801e83e:	ecbd 8b02 	vpop	{d8}
 801e842:	2321      	movs	r3, #33	@ 0x21
 801e844:	6003      	str	r3, [r0, #0]
 801e846:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e84a:	4806      	ldr	r0, [pc, #24]	@ (801e864 <acos+0x64>)
 801e84c:	f7fc beac 	b.w	801b5a8 <nan>
 801e850:	eeb0 0a48 	vmov.f32	s0, s16
 801e854:	eef0 0a68 	vmov.f32	s1, s17
 801e858:	ecbd 8b02 	vpop	{d8}
 801e85c:	bd38      	pop	{r3, r4, r5, pc}
 801e85e:	bf00      	nop
 801e860:	3ff00000 	.word	0x3ff00000
 801e864:	08022086 	.word	0x08022086

0801e868 <fabs>:
 801e868:	ec51 0b10 	vmov	r0, r1, d0
 801e86c:	4602      	mov	r2, r0
 801e86e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801e872:	ec43 2b10 	vmov	d0, r2, r3
 801e876:	4770      	bx	lr

0801e878 <__ieee754_expf>:
 801e878:	ee10 2a10 	vmov	r2, s0
 801e87c:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 801e880:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801e884:	d902      	bls.n	801e88c <__ieee754_expf+0x14>
 801e886:	ee30 0a00 	vadd.f32	s0, s0, s0
 801e88a:	4770      	bx	lr
 801e88c:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 801e890:	d106      	bne.n	801e8a0 <__ieee754_expf+0x28>
 801e892:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 801e9cc <__ieee754_expf+0x154>
 801e896:	2900      	cmp	r1, #0
 801e898:	bf18      	it	ne
 801e89a:	eeb0 0a67 	vmovne.f32	s0, s15
 801e89e:	4770      	bx	lr
 801e8a0:	484b      	ldr	r0, [pc, #300]	@ (801e9d0 <__ieee754_expf+0x158>)
 801e8a2:	4282      	cmp	r2, r0
 801e8a4:	dd02      	ble.n	801e8ac <__ieee754_expf+0x34>
 801e8a6:	2000      	movs	r0, #0
 801e8a8:	f000 b8d4 	b.w	801ea54 <__math_oflowf>
 801e8ac:	2a00      	cmp	r2, #0
 801e8ae:	da05      	bge.n	801e8bc <__ieee754_expf+0x44>
 801e8b0:	4a48      	ldr	r2, [pc, #288]	@ (801e9d4 <__ieee754_expf+0x15c>)
 801e8b2:	4293      	cmp	r3, r2
 801e8b4:	d902      	bls.n	801e8bc <__ieee754_expf+0x44>
 801e8b6:	2000      	movs	r0, #0
 801e8b8:	f000 b8c6 	b.w	801ea48 <__math_uflowf>
 801e8bc:	4a46      	ldr	r2, [pc, #280]	@ (801e9d8 <__ieee754_expf+0x160>)
 801e8be:	4293      	cmp	r3, r2
 801e8c0:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 801e8c4:	d952      	bls.n	801e96c <__ieee754_expf+0xf4>
 801e8c6:	4a45      	ldr	r2, [pc, #276]	@ (801e9dc <__ieee754_expf+0x164>)
 801e8c8:	4293      	cmp	r3, r2
 801e8ca:	ea4f 0281 	mov.w	r2, r1, lsl #2
 801e8ce:	d834      	bhi.n	801e93a <__ieee754_expf+0xc2>
 801e8d0:	4b43      	ldr	r3, [pc, #268]	@ (801e9e0 <__ieee754_expf+0x168>)
 801e8d2:	4413      	add	r3, r2
 801e8d4:	ed93 7a00 	vldr	s14, [r3]
 801e8d8:	4b42      	ldr	r3, [pc, #264]	@ (801e9e4 <__ieee754_expf+0x16c>)
 801e8da:	4413      	add	r3, r2
 801e8dc:	ee30 7a47 	vsub.f32	s14, s0, s14
 801e8e0:	f1c1 0201 	rsb	r2, r1, #1
 801e8e4:	edd3 7a00 	vldr	s15, [r3]
 801e8e8:	1a52      	subs	r2, r2, r1
 801e8ea:	ee37 0a67 	vsub.f32	s0, s14, s15
 801e8ee:	ee20 6a00 	vmul.f32	s12, s0, s0
 801e8f2:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 801e9e8 <__ieee754_expf+0x170>
 801e8f6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 801e9ec <__ieee754_expf+0x174>
 801e8fa:	eee6 6a05 	vfma.f32	s13, s12, s10
 801e8fe:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 801e9f0 <__ieee754_expf+0x178>
 801e902:	eea6 5a86 	vfma.f32	s10, s13, s12
 801e906:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 801e9f4 <__ieee754_expf+0x17c>
 801e90a:	eee5 6a06 	vfma.f32	s13, s10, s12
 801e90e:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 801e9f8 <__ieee754_expf+0x180>
 801e912:	eea6 5a86 	vfma.f32	s10, s13, s12
 801e916:	eef0 6a40 	vmov.f32	s13, s0
 801e91a:	eee5 6a46 	vfms.f32	s13, s10, s12
 801e91e:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 801e922:	ee20 5a26 	vmul.f32	s10, s0, s13
 801e926:	bb92      	cbnz	r2, 801e98e <__ieee754_expf+0x116>
 801e928:	ee76 6ac6 	vsub.f32	s13, s13, s12
 801e92c:	eec5 7a26 	vdiv.f32	s15, s10, s13
 801e930:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801e934:	ee35 0ac0 	vsub.f32	s0, s11, s0
 801e938:	4770      	bx	lr
 801e93a:	4b30      	ldr	r3, [pc, #192]	@ (801e9fc <__ieee754_expf+0x184>)
 801e93c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 801ea00 <__ieee754_expf+0x188>
 801e940:	eddf 6a30 	vldr	s13, [pc, #192]	@ 801ea04 <__ieee754_expf+0x18c>
 801e944:	4413      	add	r3, r2
 801e946:	edd3 7a00 	vldr	s15, [r3]
 801e94a:	eee0 7a07 	vfma.f32	s15, s0, s14
 801e94e:	eeb0 7a40 	vmov.f32	s14, s0
 801e952:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e956:	ee17 2a90 	vmov	r2, s15
 801e95a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e95e:	eea7 7ae6 	vfms.f32	s14, s15, s13
 801e962:	eddf 6a29 	vldr	s13, [pc, #164]	@ 801ea08 <__ieee754_expf+0x190>
 801e966:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801e96a:	e7be      	b.n	801e8ea <__ieee754_expf+0x72>
 801e96c:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 801e970:	d20b      	bcs.n	801e98a <__ieee754_expf+0x112>
 801e972:	eddf 6a26 	vldr	s13, [pc, #152]	@ 801ea0c <__ieee754_expf+0x194>
 801e976:	ee70 6a26 	vadd.f32	s13, s0, s13
 801e97a:	eef4 6ae5 	vcmpe.f32	s13, s11
 801e97e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e982:	dd02      	ble.n	801e98a <__ieee754_expf+0x112>
 801e984:	ee30 0a25 	vadd.f32	s0, s0, s11
 801e988:	4770      	bx	lr
 801e98a:	2200      	movs	r2, #0
 801e98c:	e7af      	b.n	801e8ee <__ieee754_expf+0x76>
 801e98e:	ee36 6a66 	vsub.f32	s12, s12, s13
 801e992:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 801e996:	eec5 6a06 	vdiv.f32	s13, s10, s12
 801e99a:	bfb8      	it	lt
 801e99c:	3264      	addlt	r2, #100	@ 0x64
 801e99e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801e9a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801e9a6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 801e9aa:	ee17 3a90 	vmov	r3, s15
 801e9ae:	bfab      	itete	ge
 801e9b0:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 801e9b4:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 801e9b8:	ee00 3a10 	vmovge	s0, r3
 801e9bc:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 801ea10 <__ieee754_expf+0x198>
 801e9c0:	bfbc      	itt	lt
 801e9c2:	ee00 3a10 	vmovlt	s0, r3
 801e9c6:	ee20 0a27 	vmullt.f32	s0, s0, s15
 801e9ca:	4770      	bx	lr
 801e9cc:	00000000 	.word	0x00000000
 801e9d0:	42b17217 	.word	0x42b17217
 801e9d4:	42cff1b5 	.word	0x42cff1b5
 801e9d8:	3eb17218 	.word	0x3eb17218
 801e9dc:	3f851591 	.word	0x3f851591
 801e9e0:	0802245c 	.word	0x0802245c
 801e9e4:	08022454 	.word	0x08022454
 801e9e8:	3331bb4c 	.word	0x3331bb4c
 801e9ec:	b5ddea0e 	.word	0xb5ddea0e
 801e9f0:	388ab355 	.word	0x388ab355
 801e9f4:	bb360b61 	.word	0xbb360b61
 801e9f8:	3e2aaaab 	.word	0x3e2aaaab
 801e9fc:	08022464 	.word	0x08022464
 801ea00:	3fb8aa3b 	.word	0x3fb8aa3b
 801ea04:	3f317180 	.word	0x3f317180
 801ea08:	3717f7d1 	.word	0x3717f7d1
 801ea0c:	7149f2ca 	.word	0x7149f2ca
 801ea10:	0d800000 	.word	0x0d800000

0801ea14 <with_errnof>:
 801ea14:	b510      	push	{r4, lr}
 801ea16:	ed2d 8b02 	vpush	{d8}
 801ea1a:	eeb0 8a40 	vmov.f32	s16, s0
 801ea1e:	4604      	mov	r4, r0
 801ea20:	f7fc fd7e 	bl	801b520 <__errno>
 801ea24:	eeb0 0a48 	vmov.f32	s0, s16
 801ea28:	ecbd 8b02 	vpop	{d8}
 801ea2c:	6004      	str	r4, [r0, #0]
 801ea2e:	bd10      	pop	{r4, pc}

0801ea30 <xflowf>:
 801ea30:	b130      	cbz	r0, 801ea40 <xflowf+0x10>
 801ea32:	eef1 7a40 	vneg.f32	s15, s0
 801ea36:	ee27 0a80 	vmul.f32	s0, s15, s0
 801ea3a:	2022      	movs	r0, #34	@ 0x22
 801ea3c:	f7ff bfea 	b.w	801ea14 <with_errnof>
 801ea40:	eef0 7a40 	vmov.f32	s15, s0
 801ea44:	e7f7      	b.n	801ea36 <xflowf+0x6>
	...

0801ea48 <__math_uflowf>:
 801ea48:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801ea50 <__math_uflowf+0x8>
 801ea4c:	f7ff bff0 	b.w	801ea30 <xflowf>
 801ea50:	10000000 	.word	0x10000000

0801ea54 <__math_oflowf>:
 801ea54:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801ea5c <__math_oflowf+0x8>
 801ea58:	f7ff bfea 	b.w	801ea30 <xflowf>
 801ea5c:	70000000 	.word	0x70000000

0801ea60 <__kernel_rem_pio2>:
 801ea60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ea64:	ed2d 8b02 	vpush	{d8}
 801ea68:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801ea6c:	f112 0f14 	cmn.w	r2, #20
 801ea70:	9306      	str	r3, [sp, #24]
 801ea72:	9104      	str	r1, [sp, #16]
 801ea74:	4bbe      	ldr	r3, [pc, #760]	@ (801ed70 <__kernel_rem_pio2+0x310>)
 801ea76:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801ea78:	9008      	str	r0, [sp, #32]
 801ea7a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801ea7e:	9300      	str	r3, [sp, #0]
 801ea80:	9b06      	ldr	r3, [sp, #24]
 801ea82:	f103 33ff 	add.w	r3, r3, #4294967295
 801ea86:	bfa8      	it	ge
 801ea88:	1ed4      	subge	r4, r2, #3
 801ea8a:	9305      	str	r3, [sp, #20]
 801ea8c:	bfb2      	itee	lt
 801ea8e:	2400      	movlt	r4, #0
 801ea90:	2318      	movge	r3, #24
 801ea92:	fb94 f4f3 	sdivge	r4, r4, r3
 801ea96:	f06f 0317 	mvn.w	r3, #23
 801ea9a:	fb04 3303 	mla	r3, r4, r3, r3
 801ea9e:	eb03 0b02 	add.w	fp, r3, r2
 801eaa2:	9b00      	ldr	r3, [sp, #0]
 801eaa4:	9a05      	ldr	r2, [sp, #20]
 801eaa6:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 801ed60 <__kernel_rem_pio2+0x300>
 801eaaa:	eb03 0802 	add.w	r8, r3, r2
 801eaae:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801eab0:	1aa7      	subs	r7, r4, r2
 801eab2:	ae20      	add	r6, sp, #128	@ 0x80
 801eab4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801eab8:	2500      	movs	r5, #0
 801eaba:	4545      	cmp	r5, r8
 801eabc:	dd13      	ble.n	801eae6 <__kernel_rem_pio2+0x86>
 801eabe:	9b06      	ldr	r3, [sp, #24]
 801eac0:	aa20      	add	r2, sp, #128	@ 0x80
 801eac2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801eac6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801eaca:	f04f 0800 	mov.w	r8, #0
 801eace:	9b00      	ldr	r3, [sp, #0]
 801ead0:	4598      	cmp	r8, r3
 801ead2:	dc31      	bgt.n	801eb38 <__kernel_rem_pio2+0xd8>
 801ead4:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 801ed60 <__kernel_rem_pio2+0x300>
 801ead8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801eadc:	ed8d 7b02 	vstr	d7, [sp, #8]
 801eae0:	462f      	mov	r7, r5
 801eae2:	2600      	movs	r6, #0
 801eae4:	e01b      	b.n	801eb1e <__kernel_rem_pio2+0xbe>
 801eae6:	42ef      	cmn	r7, r5
 801eae8:	d407      	bmi.n	801eafa <__kernel_rem_pio2+0x9a>
 801eaea:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801eaee:	f7e1 fcf1 	bl	80004d4 <__aeabi_i2d>
 801eaf2:	e8e6 0102 	strd	r0, r1, [r6], #8
 801eaf6:	3501      	adds	r5, #1
 801eaf8:	e7df      	b.n	801eaba <__kernel_rem_pio2+0x5a>
 801eafa:	ec51 0b18 	vmov	r0, r1, d8
 801eafe:	e7f8      	b.n	801eaf2 <__kernel_rem_pio2+0x92>
 801eb00:	e9d7 2300 	ldrd	r2, r3, [r7]
 801eb04:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801eb08:	f7e1 fd4e 	bl	80005a8 <__aeabi_dmul>
 801eb0c:	4602      	mov	r2, r0
 801eb0e:	460b      	mov	r3, r1
 801eb10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801eb14:	f7e1 fb92 	bl	800023c <__adddf3>
 801eb18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801eb1c:	3601      	adds	r6, #1
 801eb1e:	9b05      	ldr	r3, [sp, #20]
 801eb20:	429e      	cmp	r6, r3
 801eb22:	f1a7 0708 	sub.w	r7, r7, #8
 801eb26:	ddeb      	ble.n	801eb00 <__kernel_rem_pio2+0xa0>
 801eb28:	ed9d 7b02 	vldr	d7, [sp, #8]
 801eb2c:	f108 0801 	add.w	r8, r8, #1
 801eb30:	ecaa 7b02 	vstmia	sl!, {d7}
 801eb34:	3508      	adds	r5, #8
 801eb36:	e7ca      	b.n	801eace <__kernel_rem_pio2+0x6e>
 801eb38:	9b00      	ldr	r3, [sp, #0]
 801eb3a:	f8dd 8000 	ldr.w	r8, [sp]
 801eb3e:	aa0c      	add	r2, sp, #48	@ 0x30
 801eb40:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801eb44:	930a      	str	r3, [sp, #40]	@ 0x28
 801eb46:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801eb48:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801eb4c:	9309      	str	r3, [sp, #36]	@ 0x24
 801eb4e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801eb52:	930b      	str	r3, [sp, #44]	@ 0x2c
 801eb54:	ab98      	add	r3, sp, #608	@ 0x260
 801eb56:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801eb5a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801eb5e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801eb62:	ac0c      	add	r4, sp, #48	@ 0x30
 801eb64:	ab70      	add	r3, sp, #448	@ 0x1c0
 801eb66:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801eb6a:	46a1      	mov	r9, r4
 801eb6c:	46c2      	mov	sl, r8
 801eb6e:	f1ba 0f00 	cmp.w	sl, #0
 801eb72:	f1a5 0508 	sub.w	r5, r5, #8
 801eb76:	dc77      	bgt.n	801ec68 <__kernel_rem_pio2+0x208>
 801eb78:	4658      	mov	r0, fp
 801eb7a:	ed9d 0b02 	vldr	d0, [sp, #8]
 801eb7e:	f000 fd23 	bl	801f5c8 <scalbn>
 801eb82:	ec57 6b10 	vmov	r6, r7, d0
 801eb86:	2200      	movs	r2, #0
 801eb88:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801eb8c:	4630      	mov	r0, r6
 801eb8e:	4639      	mov	r1, r7
 801eb90:	f7e1 fd0a 	bl	80005a8 <__aeabi_dmul>
 801eb94:	ec41 0b10 	vmov	d0, r0, r1
 801eb98:	f7ff fa36 	bl	801e008 <floor>
 801eb9c:	4b75      	ldr	r3, [pc, #468]	@ (801ed74 <__kernel_rem_pio2+0x314>)
 801eb9e:	ec51 0b10 	vmov	r0, r1, d0
 801eba2:	2200      	movs	r2, #0
 801eba4:	f7e1 fd00 	bl	80005a8 <__aeabi_dmul>
 801eba8:	4602      	mov	r2, r0
 801ebaa:	460b      	mov	r3, r1
 801ebac:	4630      	mov	r0, r6
 801ebae:	4639      	mov	r1, r7
 801ebb0:	f7e1 fb42 	bl	8000238 <__aeabi_dsub>
 801ebb4:	460f      	mov	r7, r1
 801ebb6:	4606      	mov	r6, r0
 801ebb8:	f7e1 ffa6 	bl	8000b08 <__aeabi_d2iz>
 801ebbc:	9002      	str	r0, [sp, #8]
 801ebbe:	f7e1 fc89 	bl	80004d4 <__aeabi_i2d>
 801ebc2:	4602      	mov	r2, r0
 801ebc4:	460b      	mov	r3, r1
 801ebc6:	4630      	mov	r0, r6
 801ebc8:	4639      	mov	r1, r7
 801ebca:	f7e1 fb35 	bl	8000238 <__aeabi_dsub>
 801ebce:	f1bb 0f00 	cmp.w	fp, #0
 801ebd2:	4606      	mov	r6, r0
 801ebd4:	460f      	mov	r7, r1
 801ebd6:	dd6c      	ble.n	801ecb2 <__kernel_rem_pio2+0x252>
 801ebd8:	f108 31ff 	add.w	r1, r8, #4294967295
 801ebdc:	ab0c      	add	r3, sp, #48	@ 0x30
 801ebde:	9d02      	ldr	r5, [sp, #8]
 801ebe0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801ebe4:	f1cb 0018 	rsb	r0, fp, #24
 801ebe8:	fa43 f200 	asr.w	r2, r3, r0
 801ebec:	4415      	add	r5, r2
 801ebee:	4082      	lsls	r2, r0
 801ebf0:	1a9b      	subs	r3, r3, r2
 801ebf2:	aa0c      	add	r2, sp, #48	@ 0x30
 801ebf4:	9502      	str	r5, [sp, #8]
 801ebf6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801ebfa:	f1cb 0217 	rsb	r2, fp, #23
 801ebfe:	fa43 f902 	asr.w	r9, r3, r2
 801ec02:	f1b9 0f00 	cmp.w	r9, #0
 801ec06:	dd64      	ble.n	801ecd2 <__kernel_rem_pio2+0x272>
 801ec08:	9b02      	ldr	r3, [sp, #8]
 801ec0a:	2200      	movs	r2, #0
 801ec0c:	3301      	adds	r3, #1
 801ec0e:	9302      	str	r3, [sp, #8]
 801ec10:	4615      	mov	r5, r2
 801ec12:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801ec16:	4590      	cmp	r8, r2
 801ec18:	f300 80b8 	bgt.w	801ed8c <__kernel_rem_pio2+0x32c>
 801ec1c:	f1bb 0f00 	cmp.w	fp, #0
 801ec20:	dd07      	ble.n	801ec32 <__kernel_rem_pio2+0x1d2>
 801ec22:	f1bb 0f01 	cmp.w	fp, #1
 801ec26:	f000 80bf 	beq.w	801eda8 <__kernel_rem_pio2+0x348>
 801ec2a:	f1bb 0f02 	cmp.w	fp, #2
 801ec2e:	f000 80c6 	beq.w	801edbe <__kernel_rem_pio2+0x35e>
 801ec32:	f1b9 0f02 	cmp.w	r9, #2
 801ec36:	d14c      	bne.n	801ecd2 <__kernel_rem_pio2+0x272>
 801ec38:	4632      	mov	r2, r6
 801ec3a:	463b      	mov	r3, r7
 801ec3c:	494e      	ldr	r1, [pc, #312]	@ (801ed78 <__kernel_rem_pio2+0x318>)
 801ec3e:	2000      	movs	r0, #0
 801ec40:	f7e1 fafa 	bl	8000238 <__aeabi_dsub>
 801ec44:	4606      	mov	r6, r0
 801ec46:	460f      	mov	r7, r1
 801ec48:	2d00      	cmp	r5, #0
 801ec4a:	d042      	beq.n	801ecd2 <__kernel_rem_pio2+0x272>
 801ec4c:	4658      	mov	r0, fp
 801ec4e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 801ed68 <__kernel_rem_pio2+0x308>
 801ec52:	f000 fcb9 	bl	801f5c8 <scalbn>
 801ec56:	4630      	mov	r0, r6
 801ec58:	4639      	mov	r1, r7
 801ec5a:	ec53 2b10 	vmov	r2, r3, d0
 801ec5e:	f7e1 faeb 	bl	8000238 <__aeabi_dsub>
 801ec62:	4606      	mov	r6, r0
 801ec64:	460f      	mov	r7, r1
 801ec66:	e034      	b.n	801ecd2 <__kernel_rem_pio2+0x272>
 801ec68:	4b44      	ldr	r3, [pc, #272]	@ (801ed7c <__kernel_rem_pio2+0x31c>)
 801ec6a:	2200      	movs	r2, #0
 801ec6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ec70:	f7e1 fc9a 	bl	80005a8 <__aeabi_dmul>
 801ec74:	f7e1 ff48 	bl	8000b08 <__aeabi_d2iz>
 801ec78:	f7e1 fc2c 	bl	80004d4 <__aeabi_i2d>
 801ec7c:	4b40      	ldr	r3, [pc, #256]	@ (801ed80 <__kernel_rem_pio2+0x320>)
 801ec7e:	2200      	movs	r2, #0
 801ec80:	4606      	mov	r6, r0
 801ec82:	460f      	mov	r7, r1
 801ec84:	f7e1 fc90 	bl	80005a8 <__aeabi_dmul>
 801ec88:	4602      	mov	r2, r0
 801ec8a:	460b      	mov	r3, r1
 801ec8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ec90:	f7e1 fad2 	bl	8000238 <__aeabi_dsub>
 801ec94:	f7e1 ff38 	bl	8000b08 <__aeabi_d2iz>
 801ec98:	e9d5 2300 	ldrd	r2, r3, [r5]
 801ec9c:	f849 0b04 	str.w	r0, [r9], #4
 801eca0:	4639      	mov	r1, r7
 801eca2:	4630      	mov	r0, r6
 801eca4:	f7e1 faca 	bl	800023c <__adddf3>
 801eca8:	f10a 3aff 	add.w	sl, sl, #4294967295
 801ecac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ecb0:	e75d      	b.n	801eb6e <__kernel_rem_pio2+0x10e>
 801ecb2:	d107      	bne.n	801ecc4 <__kernel_rem_pio2+0x264>
 801ecb4:	f108 33ff 	add.w	r3, r8, #4294967295
 801ecb8:	aa0c      	add	r2, sp, #48	@ 0x30
 801ecba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801ecbe:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801ecc2:	e79e      	b.n	801ec02 <__kernel_rem_pio2+0x1a2>
 801ecc4:	4b2f      	ldr	r3, [pc, #188]	@ (801ed84 <__kernel_rem_pio2+0x324>)
 801ecc6:	2200      	movs	r2, #0
 801ecc8:	f7e1 fef4 	bl	8000ab4 <__aeabi_dcmpge>
 801eccc:	2800      	cmp	r0, #0
 801ecce:	d143      	bne.n	801ed58 <__kernel_rem_pio2+0x2f8>
 801ecd0:	4681      	mov	r9, r0
 801ecd2:	2200      	movs	r2, #0
 801ecd4:	2300      	movs	r3, #0
 801ecd6:	4630      	mov	r0, r6
 801ecd8:	4639      	mov	r1, r7
 801ecda:	f7e1 fecd 	bl	8000a78 <__aeabi_dcmpeq>
 801ecde:	2800      	cmp	r0, #0
 801ece0:	f000 80bf 	beq.w	801ee62 <__kernel_rem_pio2+0x402>
 801ece4:	f108 33ff 	add.w	r3, r8, #4294967295
 801ece8:	2200      	movs	r2, #0
 801ecea:	9900      	ldr	r1, [sp, #0]
 801ecec:	428b      	cmp	r3, r1
 801ecee:	da6e      	bge.n	801edce <__kernel_rem_pio2+0x36e>
 801ecf0:	2a00      	cmp	r2, #0
 801ecf2:	f000 8089 	beq.w	801ee08 <__kernel_rem_pio2+0x3a8>
 801ecf6:	f108 38ff 	add.w	r8, r8, #4294967295
 801ecfa:	ab0c      	add	r3, sp, #48	@ 0x30
 801ecfc:	f1ab 0b18 	sub.w	fp, fp, #24
 801ed00:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801ed04:	2b00      	cmp	r3, #0
 801ed06:	d0f6      	beq.n	801ecf6 <__kernel_rem_pio2+0x296>
 801ed08:	4658      	mov	r0, fp
 801ed0a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 801ed68 <__kernel_rem_pio2+0x308>
 801ed0e:	f000 fc5b 	bl	801f5c8 <scalbn>
 801ed12:	f108 0301 	add.w	r3, r8, #1
 801ed16:	00da      	lsls	r2, r3, #3
 801ed18:	9205      	str	r2, [sp, #20]
 801ed1a:	ec55 4b10 	vmov	r4, r5, d0
 801ed1e:	aa70      	add	r2, sp, #448	@ 0x1c0
 801ed20:	f8df b058 	ldr.w	fp, [pc, #88]	@ 801ed7c <__kernel_rem_pio2+0x31c>
 801ed24:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801ed28:	4646      	mov	r6, r8
 801ed2a:	f04f 0a00 	mov.w	sl, #0
 801ed2e:	2e00      	cmp	r6, #0
 801ed30:	f280 80cf 	bge.w	801eed2 <__kernel_rem_pio2+0x472>
 801ed34:	4644      	mov	r4, r8
 801ed36:	2c00      	cmp	r4, #0
 801ed38:	f2c0 80fd 	blt.w	801ef36 <__kernel_rem_pio2+0x4d6>
 801ed3c:	4b12      	ldr	r3, [pc, #72]	@ (801ed88 <__kernel_rem_pio2+0x328>)
 801ed3e:	461f      	mov	r7, r3
 801ed40:	ab70      	add	r3, sp, #448	@ 0x1c0
 801ed42:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ed46:	9306      	str	r3, [sp, #24]
 801ed48:	f04f 0a00 	mov.w	sl, #0
 801ed4c:	f04f 0b00 	mov.w	fp, #0
 801ed50:	2600      	movs	r6, #0
 801ed52:	eba8 0504 	sub.w	r5, r8, r4
 801ed56:	e0e2      	b.n	801ef1e <__kernel_rem_pio2+0x4be>
 801ed58:	f04f 0902 	mov.w	r9, #2
 801ed5c:	e754      	b.n	801ec08 <__kernel_rem_pio2+0x1a8>
 801ed5e:	bf00      	nop
	...
 801ed6c:	3ff00000 	.word	0x3ff00000
 801ed70:	080224b0 	.word	0x080224b0
 801ed74:	40200000 	.word	0x40200000
 801ed78:	3ff00000 	.word	0x3ff00000
 801ed7c:	3e700000 	.word	0x3e700000
 801ed80:	41700000 	.word	0x41700000
 801ed84:	3fe00000 	.word	0x3fe00000
 801ed88:	08022470 	.word	0x08022470
 801ed8c:	f854 3b04 	ldr.w	r3, [r4], #4
 801ed90:	b945      	cbnz	r5, 801eda4 <__kernel_rem_pio2+0x344>
 801ed92:	b123      	cbz	r3, 801ed9e <__kernel_rem_pio2+0x33e>
 801ed94:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801ed98:	f844 3c04 	str.w	r3, [r4, #-4]
 801ed9c:	2301      	movs	r3, #1
 801ed9e:	3201      	adds	r2, #1
 801eda0:	461d      	mov	r5, r3
 801eda2:	e738      	b.n	801ec16 <__kernel_rem_pio2+0x1b6>
 801eda4:	1acb      	subs	r3, r1, r3
 801eda6:	e7f7      	b.n	801ed98 <__kernel_rem_pio2+0x338>
 801eda8:	f108 32ff 	add.w	r2, r8, #4294967295
 801edac:	ab0c      	add	r3, sp, #48	@ 0x30
 801edae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801edb2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801edb6:	a90c      	add	r1, sp, #48	@ 0x30
 801edb8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801edbc:	e739      	b.n	801ec32 <__kernel_rem_pio2+0x1d2>
 801edbe:	f108 32ff 	add.w	r2, r8, #4294967295
 801edc2:	ab0c      	add	r3, sp, #48	@ 0x30
 801edc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801edc8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801edcc:	e7f3      	b.n	801edb6 <__kernel_rem_pio2+0x356>
 801edce:	a90c      	add	r1, sp, #48	@ 0x30
 801edd0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801edd4:	3b01      	subs	r3, #1
 801edd6:	430a      	orrs	r2, r1
 801edd8:	e787      	b.n	801ecea <__kernel_rem_pio2+0x28a>
 801edda:	3401      	adds	r4, #1
 801eddc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801ede0:	2a00      	cmp	r2, #0
 801ede2:	d0fa      	beq.n	801edda <__kernel_rem_pio2+0x37a>
 801ede4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ede6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801edea:	eb0d 0503 	add.w	r5, sp, r3
 801edee:	9b06      	ldr	r3, [sp, #24]
 801edf0:	aa20      	add	r2, sp, #128	@ 0x80
 801edf2:	4443      	add	r3, r8
 801edf4:	f108 0701 	add.w	r7, r8, #1
 801edf8:	3d98      	subs	r5, #152	@ 0x98
 801edfa:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801edfe:	4444      	add	r4, r8
 801ee00:	42bc      	cmp	r4, r7
 801ee02:	da04      	bge.n	801ee0e <__kernel_rem_pio2+0x3ae>
 801ee04:	46a0      	mov	r8, r4
 801ee06:	e6a2      	b.n	801eb4e <__kernel_rem_pio2+0xee>
 801ee08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ee0a:	2401      	movs	r4, #1
 801ee0c:	e7e6      	b.n	801eddc <__kernel_rem_pio2+0x37c>
 801ee0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ee10:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801ee14:	f7e1 fb5e 	bl	80004d4 <__aeabi_i2d>
 801ee18:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 801f0e0 <__kernel_rem_pio2+0x680>
 801ee1c:	e8e6 0102 	strd	r0, r1, [r6], #8
 801ee20:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ee24:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801ee28:	46b2      	mov	sl, r6
 801ee2a:	f04f 0800 	mov.w	r8, #0
 801ee2e:	9b05      	ldr	r3, [sp, #20]
 801ee30:	4598      	cmp	r8, r3
 801ee32:	dd05      	ble.n	801ee40 <__kernel_rem_pio2+0x3e0>
 801ee34:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ee38:	3701      	adds	r7, #1
 801ee3a:	eca5 7b02 	vstmia	r5!, {d7}
 801ee3e:	e7df      	b.n	801ee00 <__kernel_rem_pio2+0x3a0>
 801ee40:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801ee44:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801ee48:	f7e1 fbae 	bl	80005a8 <__aeabi_dmul>
 801ee4c:	4602      	mov	r2, r0
 801ee4e:	460b      	mov	r3, r1
 801ee50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ee54:	f7e1 f9f2 	bl	800023c <__adddf3>
 801ee58:	f108 0801 	add.w	r8, r8, #1
 801ee5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ee60:	e7e5      	b.n	801ee2e <__kernel_rem_pio2+0x3ce>
 801ee62:	f1cb 0000 	rsb	r0, fp, #0
 801ee66:	ec47 6b10 	vmov	d0, r6, r7
 801ee6a:	f000 fbad 	bl	801f5c8 <scalbn>
 801ee6e:	ec55 4b10 	vmov	r4, r5, d0
 801ee72:	4b9d      	ldr	r3, [pc, #628]	@ (801f0e8 <__kernel_rem_pio2+0x688>)
 801ee74:	2200      	movs	r2, #0
 801ee76:	4620      	mov	r0, r4
 801ee78:	4629      	mov	r1, r5
 801ee7a:	f7e1 fe1b 	bl	8000ab4 <__aeabi_dcmpge>
 801ee7e:	b300      	cbz	r0, 801eec2 <__kernel_rem_pio2+0x462>
 801ee80:	4b9a      	ldr	r3, [pc, #616]	@ (801f0ec <__kernel_rem_pio2+0x68c>)
 801ee82:	2200      	movs	r2, #0
 801ee84:	4620      	mov	r0, r4
 801ee86:	4629      	mov	r1, r5
 801ee88:	f7e1 fb8e 	bl	80005a8 <__aeabi_dmul>
 801ee8c:	f7e1 fe3c 	bl	8000b08 <__aeabi_d2iz>
 801ee90:	4606      	mov	r6, r0
 801ee92:	f7e1 fb1f 	bl	80004d4 <__aeabi_i2d>
 801ee96:	4b94      	ldr	r3, [pc, #592]	@ (801f0e8 <__kernel_rem_pio2+0x688>)
 801ee98:	2200      	movs	r2, #0
 801ee9a:	f7e1 fb85 	bl	80005a8 <__aeabi_dmul>
 801ee9e:	460b      	mov	r3, r1
 801eea0:	4602      	mov	r2, r0
 801eea2:	4629      	mov	r1, r5
 801eea4:	4620      	mov	r0, r4
 801eea6:	f7e1 f9c7 	bl	8000238 <__aeabi_dsub>
 801eeaa:	f7e1 fe2d 	bl	8000b08 <__aeabi_d2iz>
 801eeae:	ab0c      	add	r3, sp, #48	@ 0x30
 801eeb0:	f10b 0b18 	add.w	fp, fp, #24
 801eeb4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801eeb8:	f108 0801 	add.w	r8, r8, #1
 801eebc:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801eec0:	e722      	b.n	801ed08 <__kernel_rem_pio2+0x2a8>
 801eec2:	4620      	mov	r0, r4
 801eec4:	4629      	mov	r1, r5
 801eec6:	f7e1 fe1f 	bl	8000b08 <__aeabi_d2iz>
 801eeca:	ab0c      	add	r3, sp, #48	@ 0x30
 801eecc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801eed0:	e71a      	b.n	801ed08 <__kernel_rem_pio2+0x2a8>
 801eed2:	ab0c      	add	r3, sp, #48	@ 0x30
 801eed4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801eed8:	f7e1 fafc 	bl	80004d4 <__aeabi_i2d>
 801eedc:	4622      	mov	r2, r4
 801eede:	462b      	mov	r3, r5
 801eee0:	f7e1 fb62 	bl	80005a8 <__aeabi_dmul>
 801eee4:	4652      	mov	r2, sl
 801eee6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801eeea:	465b      	mov	r3, fp
 801eeec:	4620      	mov	r0, r4
 801eeee:	4629      	mov	r1, r5
 801eef0:	f7e1 fb5a 	bl	80005a8 <__aeabi_dmul>
 801eef4:	3e01      	subs	r6, #1
 801eef6:	4604      	mov	r4, r0
 801eef8:	460d      	mov	r5, r1
 801eefa:	e718      	b.n	801ed2e <__kernel_rem_pio2+0x2ce>
 801eefc:	9906      	ldr	r1, [sp, #24]
 801eefe:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801ef02:	9106      	str	r1, [sp, #24]
 801ef04:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801ef08:	f7e1 fb4e 	bl	80005a8 <__aeabi_dmul>
 801ef0c:	4602      	mov	r2, r0
 801ef0e:	460b      	mov	r3, r1
 801ef10:	4650      	mov	r0, sl
 801ef12:	4659      	mov	r1, fp
 801ef14:	f7e1 f992 	bl	800023c <__adddf3>
 801ef18:	3601      	adds	r6, #1
 801ef1a:	4682      	mov	sl, r0
 801ef1c:	468b      	mov	fp, r1
 801ef1e:	9b00      	ldr	r3, [sp, #0]
 801ef20:	429e      	cmp	r6, r3
 801ef22:	dc01      	bgt.n	801ef28 <__kernel_rem_pio2+0x4c8>
 801ef24:	42b5      	cmp	r5, r6
 801ef26:	dae9      	bge.n	801eefc <__kernel_rem_pio2+0x49c>
 801ef28:	ab48      	add	r3, sp, #288	@ 0x120
 801ef2a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801ef2e:	e9c5 ab00 	strd	sl, fp, [r5]
 801ef32:	3c01      	subs	r4, #1
 801ef34:	e6ff      	b.n	801ed36 <__kernel_rem_pio2+0x2d6>
 801ef36:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801ef38:	2b02      	cmp	r3, #2
 801ef3a:	dc0b      	bgt.n	801ef54 <__kernel_rem_pio2+0x4f4>
 801ef3c:	2b00      	cmp	r3, #0
 801ef3e:	dc39      	bgt.n	801efb4 <__kernel_rem_pio2+0x554>
 801ef40:	d05d      	beq.n	801effe <__kernel_rem_pio2+0x59e>
 801ef42:	9b02      	ldr	r3, [sp, #8]
 801ef44:	f003 0007 	and.w	r0, r3, #7
 801ef48:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801ef4c:	ecbd 8b02 	vpop	{d8}
 801ef50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ef54:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801ef56:	2b03      	cmp	r3, #3
 801ef58:	d1f3      	bne.n	801ef42 <__kernel_rem_pio2+0x4e2>
 801ef5a:	9b05      	ldr	r3, [sp, #20]
 801ef5c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801ef60:	eb0d 0403 	add.w	r4, sp, r3
 801ef64:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801ef68:	4625      	mov	r5, r4
 801ef6a:	46c2      	mov	sl, r8
 801ef6c:	f1ba 0f00 	cmp.w	sl, #0
 801ef70:	f1a5 0508 	sub.w	r5, r5, #8
 801ef74:	dc6b      	bgt.n	801f04e <__kernel_rem_pio2+0x5ee>
 801ef76:	4645      	mov	r5, r8
 801ef78:	2d01      	cmp	r5, #1
 801ef7a:	f1a4 0408 	sub.w	r4, r4, #8
 801ef7e:	f300 8087 	bgt.w	801f090 <__kernel_rem_pio2+0x630>
 801ef82:	9c05      	ldr	r4, [sp, #20]
 801ef84:	ab48      	add	r3, sp, #288	@ 0x120
 801ef86:	441c      	add	r4, r3
 801ef88:	2000      	movs	r0, #0
 801ef8a:	2100      	movs	r1, #0
 801ef8c:	f1b8 0f01 	cmp.w	r8, #1
 801ef90:	f300 809c 	bgt.w	801f0cc <__kernel_rem_pio2+0x66c>
 801ef94:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 801ef98:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 801ef9c:	f1b9 0f00 	cmp.w	r9, #0
 801efa0:	f040 80a6 	bne.w	801f0f0 <__kernel_rem_pio2+0x690>
 801efa4:	9b04      	ldr	r3, [sp, #16]
 801efa6:	e9c3 7800 	strd	r7, r8, [r3]
 801efaa:	e9c3 5602 	strd	r5, r6, [r3, #8]
 801efae:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801efb2:	e7c6      	b.n	801ef42 <__kernel_rem_pio2+0x4e2>
 801efb4:	9d05      	ldr	r5, [sp, #20]
 801efb6:	ab48      	add	r3, sp, #288	@ 0x120
 801efb8:	441d      	add	r5, r3
 801efba:	4644      	mov	r4, r8
 801efbc:	2000      	movs	r0, #0
 801efbe:	2100      	movs	r1, #0
 801efc0:	2c00      	cmp	r4, #0
 801efc2:	da35      	bge.n	801f030 <__kernel_rem_pio2+0x5d0>
 801efc4:	f1b9 0f00 	cmp.w	r9, #0
 801efc8:	d038      	beq.n	801f03c <__kernel_rem_pio2+0x5dc>
 801efca:	4602      	mov	r2, r0
 801efcc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801efd0:	9c04      	ldr	r4, [sp, #16]
 801efd2:	e9c4 2300 	strd	r2, r3, [r4]
 801efd6:	4602      	mov	r2, r0
 801efd8:	460b      	mov	r3, r1
 801efda:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801efde:	f7e1 f92b 	bl	8000238 <__aeabi_dsub>
 801efe2:	ad4a      	add	r5, sp, #296	@ 0x128
 801efe4:	2401      	movs	r4, #1
 801efe6:	45a0      	cmp	r8, r4
 801efe8:	da2b      	bge.n	801f042 <__kernel_rem_pio2+0x5e2>
 801efea:	f1b9 0f00 	cmp.w	r9, #0
 801efee:	d002      	beq.n	801eff6 <__kernel_rem_pio2+0x596>
 801eff0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801eff4:	4619      	mov	r1, r3
 801eff6:	9b04      	ldr	r3, [sp, #16]
 801eff8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801effc:	e7a1      	b.n	801ef42 <__kernel_rem_pio2+0x4e2>
 801effe:	9c05      	ldr	r4, [sp, #20]
 801f000:	ab48      	add	r3, sp, #288	@ 0x120
 801f002:	441c      	add	r4, r3
 801f004:	2000      	movs	r0, #0
 801f006:	2100      	movs	r1, #0
 801f008:	f1b8 0f00 	cmp.w	r8, #0
 801f00c:	da09      	bge.n	801f022 <__kernel_rem_pio2+0x5c2>
 801f00e:	f1b9 0f00 	cmp.w	r9, #0
 801f012:	d002      	beq.n	801f01a <__kernel_rem_pio2+0x5ba>
 801f014:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801f018:	4619      	mov	r1, r3
 801f01a:	9b04      	ldr	r3, [sp, #16]
 801f01c:	e9c3 0100 	strd	r0, r1, [r3]
 801f020:	e78f      	b.n	801ef42 <__kernel_rem_pio2+0x4e2>
 801f022:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801f026:	f7e1 f909 	bl	800023c <__adddf3>
 801f02a:	f108 38ff 	add.w	r8, r8, #4294967295
 801f02e:	e7eb      	b.n	801f008 <__kernel_rem_pio2+0x5a8>
 801f030:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801f034:	f7e1 f902 	bl	800023c <__adddf3>
 801f038:	3c01      	subs	r4, #1
 801f03a:	e7c1      	b.n	801efc0 <__kernel_rem_pio2+0x560>
 801f03c:	4602      	mov	r2, r0
 801f03e:	460b      	mov	r3, r1
 801f040:	e7c6      	b.n	801efd0 <__kernel_rem_pio2+0x570>
 801f042:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801f046:	f7e1 f8f9 	bl	800023c <__adddf3>
 801f04a:	3401      	adds	r4, #1
 801f04c:	e7cb      	b.n	801efe6 <__kernel_rem_pio2+0x586>
 801f04e:	ed95 7b00 	vldr	d7, [r5]
 801f052:	ed8d 7b00 	vstr	d7, [sp]
 801f056:	ed95 7b02 	vldr	d7, [r5, #8]
 801f05a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f05e:	ec53 2b17 	vmov	r2, r3, d7
 801f062:	ed8d 7b06 	vstr	d7, [sp, #24]
 801f066:	f7e1 f8e9 	bl	800023c <__adddf3>
 801f06a:	4602      	mov	r2, r0
 801f06c:	460b      	mov	r3, r1
 801f06e:	4606      	mov	r6, r0
 801f070:	460f      	mov	r7, r1
 801f072:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f076:	f7e1 f8df 	bl	8000238 <__aeabi_dsub>
 801f07a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801f07e:	f7e1 f8dd 	bl	800023c <__adddf3>
 801f082:	f10a 3aff 	add.w	sl, sl, #4294967295
 801f086:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801f08a:	e9c5 6700 	strd	r6, r7, [r5]
 801f08e:	e76d      	b.n	801ef6c <__kernel_rem_pio2+0x50c>
 801f090:	ed94 7b00 	vldr	d7, [r4]
 801f094:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801f098:	ec51 0b17 	vmov	r0, r1, d7
 801f09c:	4652      	mov	r2, sl
 801f09e:	465b      	mov	r3, fp
 801f0a0:	ed8d 7b00 	vstr	d7, [sp]
 801f0a4:	f7e1 f8ca 	bl	800023c <__adddf3>
 801f0a8:	4602      	mov	r2, r0
 801f0aa:	460b      	mov	r3, r1
 801f0ac:	4606      	mov	r6, r0
 801f0ae:	460f      	mov	r7, r1
 801f0b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f0b4:	f7e1 f8c0 	bl	8000238 <__aeabi_dsub>
 801f0b8:	4652      	mov	r2, sl
 801f0ba:	465b      	mov	r3, fp
 801f0bc:	f7e1 f8be 	bl	800023c <__adddf3>
 801f0c0:	3d01      	subs	r5, #1
 801f0c2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801f0c6:	e9c4 6700 	strd	r6, r7, [r4]
 801f0ca:	e755      	b.n	801ef78 <__kernel_rem_pio2+0x518>
 801f0cc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801f0d0:	f7e1 f8b4 	bl	800023c <__adddf3>
 801f0d4:	f108 38ff 	add.w	r8, r8, #4294967295
 801f0d8:	e758      	b.n	801ef8c <__kernel_rem_pio2+0x52c>
 801f0da:	bf00      	nop
 801f0dc:	f3af 8000 	nop.w
	...
 801f0e8:	41700000 	.word	0x41700000
 801f0ec:	3e700000 	.word	0x3e700000
 801f0f0:	9b04      	ldr	r3, [sp, #16]
 801f0f2:	9a04      	ldr	r2, [sp, #16]
 801f0f4:	601f      	str	r7, [r3, #0]
 801f0f6:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 801f0fa:	605c      	str	r4, [r3, #4]
 801f0fc:	609d      	str	r5, [r3, #8]
 801f0fe:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801f102:	60d3      	str	r3, [r2, #12]
 801f104:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801f108:	6110      	str	r0, [r2, #16]
 801f10a:	6153      	str	r3, [r2, #20]
 801f10c:	e719      	b.n	801ef42 <__kernel_rem_pio2+0x4e2>
 801f10e:	bf00      	nop

0801f110 <__ieee754_acos>:
 801f110:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f114:	ec55 4b10 	vmov	r4, r5, d0
 801f118:	49b7      	ldr	r1, [pc, #732]	@ (801f3f8 <__ieee754_acos+0x2e8>)
 801f11a:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801f11e:	428b      	cmp	r3, r1
 801f120:	d919      	bls.n	801f156 <__ieee754_acos+0x46>
 801f122:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 801f126:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 801f12a:	4323      	orrs	r3, r4
 801f12c:	d106      	bne.n	801f13c <__ieee754_acos+0x2c>
 801f12e:	2d00      	cmp	r5, #0
 801f130:	f340 8210 	ble.w	801f554 <__ieee754_acos+0x444>
 801f134:	ed9f 0b94 	vldr	d0, [pc, #592]	@ 801f388 <__ieee754_acos+0x278>
 801f138:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f13c:	4622      	mov	r2, r4
 801f13e:	462b      	mov	r3, r5
 801f140:	4620      	mov	r0, r4
 801f142:	4629      	mov	r1, r5
 801f144:	f7e1 f878 	bl	8000238 <__aeabi_dsub>
 801f148:	4602      	mov	r2, r0
 801f14a:	460b      	mov	r3, r1
 801f14c:	f7e1 fb56 	bl	80007fc <__aeabi_ddiv>
 801f150:	ec41 0b10 	vmov	d0, r0, r1
 801f154:	e7f0      	b.n	801f138 <__ieee754_acos+0x28>
 801f156:	49a9      	ldr	r1, [pc, #676]	@ (801f3fc <__ieee754_acos+0x2ec>)
 801f158:	428b      	cmp	r3, r1
 801f15a:	f200 8085 	bhi.w	801f268 <__ieee754_acos+0x158>
 801f15e:	4aa8      	ldr	r2, [pc, #672]	@ (801f400 <__ieee754_acos+0x2f0>)
 801f160:	4293      	cmp	r3, r2
 801f162:	f240 81fa 	bls.w	801f55a <__ieee754_acos+0x44a>
 801f166:	4622      	mov	r2, r4
 801f168:	462b      	mov	r3, r5
 801f16a:	4620      	mov	r0, r4
 801f16c:	4629      	mov	r1, r5
 801f16e:	f7e1 fa1b 	bl	80005a8 <__aeabi_dmul>
 801f172:	a387      	add	r3, pc, #540	@ (adr r3, 801f390 <__ieee754_acos+0x280>)
 801f174:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f178:	4606      	mov	r6, r0
 801f17a:	460f      	mov	r7, r1
 801f17c:	f7e1 fa14 	bl	80005a8 <__aeabi_dmul>
 801f180:	a385      	add	r3, pc, #532	@ (adr r3, 801f398 <__ieee754_acos+0x288>)
 801f182:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f186:	f7e1 f859 	bl	800023c <__adddf3>
 801f18a:	4632      	mov	r2, r6
 801f18c:	463b      	mov	r3, r7
 801f18e:	f7e1 fa0b 	bl	80005a8 <__aeabi_dmul>
 801f192:	a383      	add	r3, pc, #524	@ (adr r3, 801f3a0 <__ieee754_acos+0x290>)
 801f194:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f198:	f7e1 f84e 	bl	8000238 <__aeabi_dsub>
 801f19c:	4632      	mov	r2, r6
 801f19e:	463b      	mov	r3, r7
 801f1a0:	f7e1 fa02 	bl	80005a8 <__aeabi_dmul>
 801f1a4:	a380      	add	r3, pc, #512	@ (adr r3, 801f3a8 <__ieee754_acos+0x298>)
 801f1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f1aa:	f7e1 f847 	bl	800023c <__adddf3>
 801f1ae:	4632      	mov	r2, r6
 801f1b0:	463b      	mov	r3, r7
 801f1b2:	f7e1 f9f9 	bl	80005a8 <__aeabi_dmul>
 801f1b6:	a37e      	add	r3, pc, #504	@ (adr r3, 801f3b0 <__ieee754_acos+0x2a0>)
 801f1b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f1bc:	f7e1 f83c 	bl	8000238 <__aeabi_dsub>
 801f1c0:	4632      	mov	r2, r6
 801f1c2:	463b      	mov	r3, r7
 801f1c4:	f7e1 f9f0 	bl	80005a8 <__aeabi_dmul>
 801f1c8:	a37b      	add	r3, pc, #492	@ (adr r3, 801f3b8 <__ieee754_acos+0x2a8>)
 801f1ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f1ce:	f7e1 f835 	bl	800023c <__adddf3>
 801f1d2:	4632      	mov	r2, r6
 801f1d4:	463b      	mov	r3, r7
 801f1d6:	f7e1 f9e7 	bl	80005a8 <__aeabi_dmul>
 801f1da:	a379      	add	r3, pc, #484	@ (adr r3, 801f3c0 <__ieee754_acos+0x2b0>)
 801f1dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f1e0:	4680      	mov	r8, r0
 801f1e2:	4689      	mov	r9, r1
 801f1e4:	4630      	mov	r0, r6
 801f1e6:	4639      	mov	r1, r7
 801f1e8:	f7e1 f9de 	bl	80005a8 <__aeabi_dmul>
 801f1ec:	a376      	add	r3, pc, #472	@ (adr r3, 801f3c8 <__ieee754_acos+0x2b8>)
 801f1ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f1f2:	f7e1 f821 	bl	8000238 <__aeabi_dsub>
 801f1f6:	4632      	mov	r2, r6
 801f1f8:	463b      	mov	r3, r7
 801f1fa:	f7e1 f9d5 	bl	80005a8 <__aeabi_dmul>
 801f1fe:	a374      	add	r3, pc, #464	@ (adr r3, 801f3d0 <__ieee754_acos+0x2c0>)
 801f200:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f204:	f7e1 f81a 	bl	800023c <__adddf3>
 801f208:	4632      	mov	r2, r6
 801f20a:	463b      	mov	r3, r7
 801f20c:	f7e1 f9cc 	bl	80005a8 <__aeabi_dmul>
 801f210:	a371      	add	r3, pc, #452	@ (adr r3, 801f3d8 <__ieee754_acos+0x2c8>)
 801f212:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f216:	f7e1 f80f 	bl	8000238 <__aeabi_dsub>
 801f21a:	4632      	mov	r2, r6
 801f21c:	463b      	mov	r3, r7
 801f21e:	f7e1 f9c3 	bl	80005a8 <__aeabi_dmul>
 801f222:	4b78      	ldr	r3, [pc, #480]	@ (801f404 <__ieee754_acos+0x2f4>)
 801f224:	2200      	movs	r2, #0
 801f226:	f7e1 f809 	bl	800023c <__adddf3>
 801f22a:	4602      	mov	r2, r0
 801f22c:	460b      	mov	r3, r1
 801f22e:	4640      	mov	r0, r8
 801f230:	4649      	mov	r1, r9
 801f232:	f7e1 fae3 	bl	80007fc <__aeabi_ddiv>
 801f236:	4622      	mov	r2, r4
 801f238:	462b      	mov	r3, r5
 801f23a:	f7e1 f9b5 	bl	80005a8 <__aeabi_dmul>
 801f23e:	4602      	mov	r2, r0
 801f240:	460b      	mov	r3, r1
 801f242:	a167      	add	r1, pc, #412	@ (adr r1, 801f3e0 <__ieee754_acos+0x2d0>)
 801f244:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f248:	f7e0 fff6 	bl	8000238 <__aeabi_dsub>
 801f24c:	4602      	mov	r2, r0
 801f24e:	460b      	mov	r3, r1
 801f250:	4620      	mov	r0, r4
 801f252:	4629      	mov	r1, r5
 801f254:	f7e0 fff0 	bl	8000238 <__aeabi_dsub>
 801f258:	4602      	mov	r2, r0
 801f25a:	460b      	mov	r3, r1
 801f25c:	a162      	add	r1, pc, #392	@ (adr r1, 801f3e8 <__ieee754_acos+0x2d8>)
 801f25e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f262:	f7e0 ffe9 	bl	8000238 <__aeabi_dsub>
 801f266:	e773      	b.n	801f150 <__ieee754_acos+0x40>
 801f268:	2d00      	cmp	r5, #0
 801f26a:	f280 80cf 	bge.w	801f40c <__ieee754_acos+0x2fc>
 801f26e:	4b65      	ldr	r3, [pc, #404]	@ (801f404 <__ieee754_acos+0x2f4>)
 801f270:	2200      	movs	r2, #0
 801f272:	4620      	mov	r0, r4
 801f274:	4629      	mov	r1, r5
 801f276:	f7e0 ffe1 	bl	800023c <__adddf3>
 801f27a:	4b63      	ldr	r3, [pc, #396]	@ (801f408 <__ieee754_acos+0x2f8>)
 801f27c:	2200      	movs	r2, #0
 801f27e:	f7e1 f993 	bl	80005a8 <__aeabi_dmul>
 801f282:	a343      	add	r3, pc, #268	@ (adr r3, 801f390 <__ieee754_acos+0x280>)
 801f284:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f288:	4604      	mov	r4, r0
 801f28a:	460d      	mov	r5, r1
 801f28c:	f7e1 f98c 	bl	80005a8 <__aeabi_dmul>
 801f290:	a341      	add	r3, pc, #260	@ (adr r3, 801f398 <__ieee754_acos+0x288>)
 801f292:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f296:	f7e0 ffd1 	bl	800023c <__adddf3>
 801f29a:	4622      	mov	r2, r4
 801f29c:	462b      	mov	r3, r5
 801f29e:	f7e1 f983 	bl	80005a8 <__aeabi_dmul>
 801f2a2:	a33f      	add	r3, pc, #252	@ (adr r3, 801f3a0 <__ieee754_acos+0x290>)
 801f2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f2a8:	f7e0 ffc6 	bl	8000238 <__aeabi_dsub>
 801f2ac:	4622      	mov	r2, r4
 801f2ae:	462b      	mov	r3, r5
 801f2b0:	f7e1 f97a 	bl	80005a8 <__aeabi_dmul>
 801f2b4:	a33c      	add	r3, pc, #240	@ (adr r3, 801f3a8 <__ieee754_acos+0x298>)
 801f2b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f2ba:	f7e0 ffbf 	bl	800023c <__adddf3>
 801f2be:	4622      	mov	r2, r4
 801f2c0:	462b      	mov	r3, r5
 801f2c2:	f7e1 f971 	bl	80005a8 <__aeabi_dmul>
 801f2c6:	a33a      	add	r3, pc, #232	@ (adr r3, 801f3b0 <__ieee754_acos+0x2a0>)
 801f2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f2cc:	f7e0 ffb4 	bl	8000238 <__aeabi_dsub>
 801f2d0:	4622      	mov	r2, r4
 801f2d2:	462b      	mov	r3, r5
 801f2d4:	f7e1 f968 	bl	80005a8 <__aeabi_dmul>
 801f2d8:	a337      	add	r3, pc, #220	@ (adr r3, 801f3b8 <__ieee754_acos+0x2a8>)
 801f2da:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f2de:	f7e0 ffad 	bl	800023c <__adddf3>
 801f2e2:	4622      	mov	r2, r4
 801f2e4:	462b      	mov	r3, r5
 801f2e6:	f7e1 f95f 	bl	80005a8 <__aeabi_dmul>
 801f2ea:	a335      	add	r3, pc, #212	@ (adr r3, 801f3c0 <__ieee754_acos+0x2b0>)
 801f2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f2f0:	4606      	mov	r6, r0
 801f2f2:	460f      	mov	r7, r1
 801f2f4:	4620      	mov	r0, r4
 801f2f6:	4629      	mov	r1, r5
 801f2f8:	f7e1 f956 	bl	80005a8 <__aeabi_dmul>
 801f2fc:	a332      	add	r3, pc, #200	@ (adr r3, 801f3c8 <__ieee754_acos+0x2b8>)
 801f2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f302:	f7e0 ff99 	bl	8000238 <__aeabi_dsub>
 801f306:	4622      	mov	r2, r4
 801f308:	462b      	mov	r3, r5
 801f30a:	f7e1 f94d 	bl	80005a8 <__aeabi_dmul>
 801f30e:	a330      	add	r3, pc, #192	@ (adr r3, 801f3d0 <__ieee754_acos+0x2c0>)
 801f310:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f314:	f7e0 ff92 	bl	800023c <__adddf3>
 801f318:	4622      	mov	r2, r4
 801f31a:	462b      	mov	r3, r5
 801f31c:	f7e1 f944 	bl	80005a8 <__aeabi_dmul>
 801f320:	a32d      	add	r3, pc, #180	@ (adr r3, 801f3d8 <__ieee754_acos+0x2c8>)
 801f322:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f326:	f7e0 ff87 	bl	8000238 <__aeabi_dsub>
 801f32a:	4622      	mov	r2, r4
 801f32c:	462b      	mov	r3, r5
 801f32e:	f7e1 f93b 	bl	80005a8 <__aeabi_dmul>
 801f332:	4b34      	ldr	r3, [pc, #208]	@ (801f404 <__ieee754_acos+0x2f4>)
 801f334:	2200      	movs	r2, #0
 801f336:	f7e0 ff81 	bl	800023c <__adddf3>
 801f33a:	ec45 4b10 	vmov	d0, r4, r5
 801f33e:	4680      	mov	r8, r0
 801f340:	4689      	mov	r9, r1
 801f342:	f000 f9bf 	bl	801f6c4 <__ieee754_sqrt>
 801f346:	ec55 4b10 	vmov	r4, r5, d0
 801f34a:	4642      	mov	r2, r8
 801f34c:	464b      	mov	r3, r9
 801f34e:	4630      	mov	r0, r6
 801f350:	4639      	mov	r1, r7
 801f352:	f7e1 fa53 	bl	80007fc <__aeabi_ddiv>
 801f356:	4622      	mov	r2, r4
 801f358:	462b      	mov	r3, r5
 801f35a:	f7e1 f925 	bl	80005a8 <__aeabi_dmul>
 801f35e:	a320      	add	r3, pc, #128	@ (adr r3, 801f3e0 <__ieee754_acos+0x2d0>)
 801f360:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f364:	f7e0 ff68 	bl	8000238 <__aeabi_dsub>
 801f368:	4622      	mov	r2, r4
 801f36a:	462b      	mov	r3, r5
 801f36c:	f7e0 ff66 	bl	800023c <__adddf3>
 801f370:	4602      	mov	r2, r0
 801f372:	460b      	mov	r3, r1
 801f374:	f7e0 ff62 	bl	800023c <__adddf3>
 801f378:	4602      	mov	r2, r0
 801f37a:	460b      	mov	r3, r1
 801f37c:	a11c      	add	r1, pc, #112	@ (adr r1, 801f3f0 <__ieee754_acos+0x2e0>)
 801f37e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f382:	e76e      	b.n	801f262 <__ieee754_acos+0x152>
 801f384:	f3af 8000 	nop.w
	...
 801f390:	0dfdf709 	.word	0x0dfdf709
 801f394:	3f023de1 	.word	0x3f023de1
 801f398:	7501b288 	.word	0x7501b288
 801f39c:	3f49efe0 	.word	0x3f49efe0
 801f3a0:	b5688f3b 	.word	0xb5688f3b
 801f3a4:	3fa48228 	.word	0x3fa48228
 801f3a8:	0e884455 	.word	0x0e884455
 801f3ac:	3fc9c155 	.word	0x3fc9c155
 801f3b0:	03eb6f7d 	.word	0x03eb6f7d
 801f3b4:	3fd4d612 	.word	0x3fd4d612
 801f3b8:	55555555 	.word	0x55555555
 801f3bc:	3fc55555 	.word	0x3fc55555
 801f3c0:	b12e9282 	.word	0xb12e9282
 801f3c4:	3fb3b8c5 	.word	0x3fb3b8c5
 801f3c8:	1b8d0159 	.word	0x1b8d0159
 801f3cc:	3fe6066c 	.word	0x3fe6066c
 801f3d0:	9c598ac8 	.word	0x9c598ac8
 801f3d4:	40002ae5 	.word	0x40002ae5
 801f3d8:	1c8a2d4b 	.word	0x1c8a2d4b
 801f3dc:	40033a27 	.word	0x40033a27
 801f3e0:	33145c07 	.word	0x33145c07
 801f3e4:	3c91a626 	.word	0x3c91a626
 801f3e8:	54442d18 	.word	0x54442d18
 801f3ec:	3ff921fb 	.word	0x3ff921fb
 801f3f0:	54442d18 	.word	0x54442d18
 801f3f4:	400921fb 	.word	0x400921fb
 801f3f8:	3fefffff 	.word	0x3fefffff
 801f3fc:	3fdfffff 	.word	0x3fdfffff
 801f400:	3c600000 	.word	0x3c600000
 801f404:	3ff00000 	.word	0x3ff00000
 801f408:	3fe00000 	.word	0x3fe00000
 801f40c:	4622      	mov	r2, r4
 801f40e:	462b      	mov	r3, r5
 801f410:	496b      	ldr	r1, [pc, #428]	@ (801f5c0 <__ieee754_acos+0x4b0>)
 801f412:	2000      	movs	r0, #0
 801f414:	f7e0 ff10 	bl	8000238 <__aeabi_dsub>
 801f418:	4b6a      	ldr	r3, [pc, #424]	@ (801f5c4 <__ieee754_acos+0x4b4>)
 801f41a:	2200      	movs	r2, #0
 801f41c:	f7e1 f8c4 	bl	80005a8 <__aeabi_dmul>
 801f420:	4604      	mov	r4, r0
 801f422:	460d      	mov	r5, r1
 801f424:	ec45 4b10 	vmov	d0, r4, r5
 801f428:	f000 f94c 	bl	801f6c4 <__ieee754_sqrt>
 801f42c:	a34c      	add	r3, pc, #304	@ (adr r3, 801f560 <__ieee754_acos+0x450>)
 801f42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f432:	4620      	mov	r0, r4
 801f434:	4629      	mov	r1, r5
 801f436:	ec59 8b10 	vmov	r8, r9, d0
 801f43a:	f7e1 f8b5 	bl	80005a8 <__aeabi_dmul>
 801f43e:	a34a      	add	r3, pc, #296	@ (adr r3, 801f568 <__ieee754_acos+0x458>)
 801f440:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f444:	f7e0 fefa 	bl	800023c <__adddf3>
 801f448:	4622      	mov	r2, r4
 801f44a:	462b      	mov	r3, r5
 801f44c:	f7e1 f8ac 	bl	80005a8 <__aeabi_dmul>
 801f450:	a347      	add	r3, pc, #284	@ (adr r3, 801f570 <__ieee754_acos+0x460>)
 801f452:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f456:	f7e0 feef 	bl	8000238 <__aeabi_dsub>
 801f45a:	4622      	mov	r2, r4
 801f45c:	462b      	mov	r3, r5
 801f45e:	f7e1 f8a3 	bl	80005a8 <__aeabi_dmul>
 801f462:	a345      	add	r3, pc, #276	@ (adr r3, 801f578 <__ieee754_acos+0x468>)
 801f464:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f468:	f7e0 fee8 	bl	800023c <__adddf3>
 801f46c:	4622      	mov	r2, r4
 801f46e:	462b      	mov	r3, r5
 801f470:	f7e1 f89a 	bl	80005a8 <__aeabi_dmul>
 801f474:	a342      	add	r3, pc, #264	@ (adr r3, 801f580 <__ieee754_acos+0x470>)
 801f476:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f47a:	f7e0 fedd 	bl	8000238 <__aeabi_dsub>
 801f47e:	4622      	mov	r2, r4
 801f480:	462b      	mov	r3, r5
 801f482:	f7e1 f891 	bl	80005a8 <__aeabi_dmul>
 801f486:	a340      	add	r3, pc, #256	@ (adr r3, 801f588 <__ieee754_acos+0x478>)
 801f488:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f48c:	f7e0 fed6 	bl	800023c <__adddf3>
 801f490:	4622      	mov	r2, r4
 801f492:	462b      	mov	r3, r5
 801f494:	f7e1 f888 	bl	80005a8 <__aeabi_dmul>
 801f498:	a33d      	add	r3, pc, #244	@ (adr r3, 801f590 <__ieee754_acos+0x480>)
 801f49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f49e:	4682      	mov	sl, r0
 801f4a0:	468b      	mov	fp, r1
 801f4a2:	4620      	mov	r0, r4
 801f4a4:	4629      	mov	r1, r5
 801f4a6:	f7e1 f87f 	bl	80005a8 <__aeabi_dmul>
 801f4aa:	a33b      	add	r3, pc, #236	@ (adr r3, 801f598 <__ieee754_acos+0x488>)
 801f4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f4b0:	f7e0 fec2 	bl	8000238 <__aeabi_dsub>
 801f4b4:	4622      	mov	r2, r4
 801f4b6:	462b      	mov	r3, r5
 801f4b8:	f7e1 f876 	bl	80005a8 <__aeabi_dmul>
 801f4bc:	a338      	add	r3, pc, #224	@ (adr r3, 801f5a0 <__ieee754_acos+0x490>)
 801f4be:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f4c2:	f7e0 febb 	bl	800023c <__adddf3>
 801f4c6:	4622      	mov	r2, r4
 801f4c8:	462b      	mov	r3, r5
 801f4ca:	f7e1 f86d 	bl	80005a8 <__aeabi_dmul>
 801f4ce:	a336      	add	r3, pc, #216	@ (adr r3, 801f5a8 <__ieee754_acos+0x498>)
 801f4d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f4d4:	f7e0 feb0 	bl	8000238 <__aeabi_dsub>
 801f4d8:	4622      	mov	r2, r4
 801f4da:	462b      	mov	r3, r5
 801f4dc:	f7e1 f864 	bl	80005a8 <__aeabi_dmul>
 801f4e0:	4b37      	ldr	r3, [pc, #220]	@ (801f5c0 <__ieee754_acos+0x4b0>)
 801f4e2:	2200      	movs	r2, #0
 801f4e4:	f7e0 feaa 	bl	800023c <__adddf3>
 801f4e8:	4602      	mov	r2, r0
 801f4ea:	460b      	mov	r3, r1
 801f4ec:	4650      	mov	r0, sl
 801f4ee:	4659      	mov	r1, fp
 801f4f0:	f7e1 f984 	bl	80007fc <__aeabi_ddiv>
 801f4f4:	4642      	mov	r2, r8
 801f4f6:	464b      	mov	r3, r9
 801f4f8:	f7e1 f856 	bl	80005a8 <__aeabi_dmul>
 801f4fc:	2600      	movs	r6, #0
 801f4fe:	4682      	mov	sl, r0
 801f500:	468b      	mov	fp, r1
 801f502:	4632      	mov	r2, r6
 801f504:	464b      	mov	r3, r9
 801f506:	4630      	mov	r0, r6
 801f508:	4649      	mov	r1, r9
 801f50a:	f7e1 f84d 	bl	80005a8 <__aeabi_dmul>
 801f50e:	4602      	mov	r2, r0
 801f510:	460b      	mov	r3, r1
 801f512:	4620      	mov	r0, r4
 801f514:	4629      	mov	r1, r5
 801f516:	f7e0 fe8f 	bl	8000238 <__aeabi_dsub>
 801f51a:	4632      	mov	r2, r6
 801f51c:	4604      	mov	r4, r0
 801f51e:	460d      	mov	r5, r1
 801f520:	464b      	mov	r3, r9
 801f522:	4640      	mov	r0, r8
 801f524:	4649      	mov	r1, r9
 801f526:	f7e0 fe89 	bl	800023c <__adddf3>
 801f52a:	4602      	mov	r2, r0
 801f52c:	460b      	mov	r3, r1
 801f52e:	4620      	mov	r0, r4
 801f530:	4629      	mov	r1, r5
 801f532:	f7e1 f963 	bl	80007fc <__aeabi_ddiv>
 801f536:	4602      	mov	r2, r0
 801f538:	460b      	mov	r3, r1
 801f53a:	4650      	mov	r0, sl
 801f53c:	4659      	mov	r1, fp
 801f53e:	f7e0 fe7d 	bl	800023c <__adddf3>
 801f542:	4632      	mov	r2, r6
 801f544:	464b      	mov	r3, r9
 801f546:	f7e0 fe79 	bl	800023c <__adddf3>
 801f54a:	4602      	mov	r2, r0
 801f54c:	460b      	mov	r3, r1
 801f54e:	f7e0 fe75 	bl	800023c <__adddf3>
 801f552:	e5fd      	b.n	801f150 <__ieee754_acos+0x40>
 801f554:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 801f5b0 <__ieee754_acos+0x4a0>
 801f558:	e5ee      	b.n	801f138 <__ieee754_acos+0x28>
 801f55a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 801f5b8 <__ieee754_acos+0x4a8>
 801f55e:	e5eb      	b.n	801f138 <__ieee754_acos+0x28>
 801f560:	0dfdf709 	.word	0x0dfdf709
 801f564:	3f023de1 	.word	0x3f023de1
 801f568:	7501b288 	.word	0x7501b288
 801f56c:	3f49efe0 	.word	0x3f49efe0
 801f570:	b5688f3b 	.word	0xb5688f3b
 801f574:	3fa48228 	.word	0x3fa48228
 801f578:	0e884455 	.word	0x0e884455
 801f57c:	3fc9c155 	.word	0x3fc9c155
 801f580:	03eb6f7d 	.word	0x03eb6f7d
 801f584:	3fd4d612 	.word	0x3fd4d612
 801f588:	55555555 	.word	0x55555555
 801f58c:	3fc55555 	.word	0x3fc55555
 801f590:	b12e9282 	.word	0xb12e9282
 801f594:	3fb3b8c5 	.word	0x3fb3b8c5
 801f598:	1b8d0159 	.word	0x1b8d0159
 801f59c:	3fe6066c 	.word	0x3fe6066c
 801f5a0:	9c598ac8 	.word	0x9c598ac8
 801f5a4:	40002ae5 	.word	0x40002ae5
 801f5a8:	1c8a2d4b 	.word	0x1c8a2d4b
 801f5ac:	40033a27 	.word	0x40033a27
 801f5b0:	54442d18 	.word	0x54442d18
 801f5b4:	400921fb 	.word	0x400921fb
 801f5b8:	54442d18 	.word	0x54442d18
 801f5bc:	3ff921fb 	.word	0x3ff921fb
 801f5c0:	3ff00000 	.word	0x3ff00000
 801f5c4:	3fe00000 	.word	0x3fe00000

0801f5c8 <scalbn>:
 801f5c8:	b570      	push	{r4, r5, r6, lr}
 801f5ca:	ec55 4b10 	vmov	r4, r5, d0
 801f5ce:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801f5d2:	4606      	mov	r6, r0
 801f5d4:	462b      	mov	r3, r5
 801f5d6:	b991      	cbnz	r1, 801f5fe <scalbn+0x36>
 801f5d8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801f5dc:	4323      	orrs	r3, r4
 801f5de:	d03d      	beq.n	801f65c <scalbn+0x94>
 801f5e0:	4b35      	ldr	r3, [pc, #212]	@ (801f6b8 <scalbn+0xf0>)
 801f5e2:	4620      	mov	r0, r4
 801f5e4:	4629      	mov	r1, r5
 801f5e6:	2200      	movs	r2, #0
 801f5e8:	f7e0 ffde 	bl	80005a8 <__aeabi_dmul>
 801f5ec:	4b33      	ldr	r3, [pc, #204]	@ (801f6bc <scalbn+0xf4>)
 801f5ee:	429e      	cmp	r6, r3
 801f5f0:	4604      	mov	r4, r0
 801f5f2:	460d      	mov	r5, r1
 801f5f4:	da0f      	bge.n	801f616 <scalbn+0x4e>
 801f5f6:	a328      	add	r3, pc, #160	@ (adr r3, 801f698 <scalbn+0xd0>)
 801f5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f5fc:	e01e      	b.n	801f63c <scalbn+0x74>
 801f5fe:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801f602:	4291      	cmp	r1, r2
 801f604:	d10b      	bne.n	801f61e <scalbn+0x56>
 801f606:	4622      	mov	r2, r4
 801f608:	4620      	mov	r0, r4
 801f60a:	4629      	mov	r1, r5
 801f60c:	f7e0 fe16 	bl	800023c <__adddf3>
 801f610:	4604      	mov	r4, r0
 801f612:	460d      	mov	r5, r1
 801f614:	e022      	b.n	801f65c <scalbn+0x94>
 801f616:	460b      	mov	r3, r1
 801f618:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801f61c:	3936      	subs	r1, #54	@ 0x36
 801f61e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801f622:	4296      	cmp	r6, r2
 801f624:	dd0d      	ble.n	801f642 <scalbn+0x7a>
 801f626:	2d00      	cmp	r5, #0
 801f628:	a11d      	add	r1, pc, #116	@ (adr r1, 801f6a0 <scalbn+0xd8>)
 801f62a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f62e:	da02      	bge.n	801f636 <scalbn+0x6e>
 801f630:	a11d      	add	r1, pc, #116	@ (adr r1, 801f6a8 <scalbn+0xe0>)
 801f632:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f636:	a31a      	add	r3, pc, #104	@ (adr r3, 801f6a0 <scalbn+0xd8>)
 801f638:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f63c:	f7e0 ffb4 	bl	80005a8 <__aeabi_dmul>
 801f640:	e7e6      	b.n	801f610 <scalbn+0x48>
 801f642:	1872      	adds	r2, r6, r1
 801f644:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801f648:	428a      	cmp	r2, r1
 801f64a:	dcec      	bgt.n	801f626 <scalbn+0x5e>
 801f64c:	2a00      	cmp	r2, #0
 801f64e:	dd08      	ble.n	801f662 <scalbn+0x9a>
 801f650:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801f654:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 801f658:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801f65c:	ec45 4b10 	vmov	d0, r4, r5
 801f660:	bd70      	pop	{r4, r5, r6, pc}
 801f662:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801f666:	da08      	bge.n	801f67a <scalbn+0xb2>
 801f668:	2d00      	cmp	r5, #0
 801f66a:	a10b      	add	r1, pc, #44	@ (adr r1, 801f698 <scalbn+0xd0>)
 801f66c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f670:	dac1      	bge.n	801f5f6 <scalbn+0x2e>
 801f672:	a10f      	add	r1, pc, #60	@ (adr r1, 801f6b0 <scalbn+0xe8>)
 801f674:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f678:	e7bd      	b.n	801f5f6 <scalbn+0x2e>
 801f67a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801f67e:	3236      	adds	r2, #54	@ 0x36
 801f680:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 801f684:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801f688:	4620      	mov	r0, r4
 801f68a:	4b0d      	ldr	r3, [pc, #52]	@ (801f6c0 <scalbn+0xf8>)
 801f68c:	4629      	mov	r1, r5
 801f68e:	2200      	movs	r2, #0
 801f690:	e7d4      	b.n	801f63c <scalbn+0x74>
 801f692:	bf00      	nop
 801f694:	f3af 8000 	nop.w
 801f698:	c2f8f359 	.word	0xc2f8f359
 801f69c:	01a56e1f 	.word	0x01a56e1f
 801f6a0:	8800759c 	.word	0x8800759c
 801f6a4:	7e37e43c 	.word	0x7e37e43c
 801f6a8:	8800759c 	.word	0x8800759c
 801f6ac:	fe37e43c 	.word	0xfe37e43c
 801f6b0:	c2f8f359 	.word	0xc2f8f359
 801f6b4:	81a56e1f 	.word	0x81a56e1f
 801f6b8:	43500000 	.word	0x43500000
 801f6bc:	ffff3cb0 	.word	0xffff3cb0
 801f6c0:	3c900000 	.word	0x3c900000

0801f6c4 <__ieee754_sqrt>:
 801f6c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f6c8:	4a68      	ldr	r2, [pc, #416]	@ (801f86c <__ieee754_sqrt+0x1a8>)
 801f6ca:	ec55 4b10 	vmov	r4, r5, d0
 801f6ce:	43aa      	bics	r2, r5
 801f6d0:	462b      	mov	r3, r5
 801f6d2:	4621      	mov	r1, r4
 801f6d4:	d110      	bne.n	801f6f8 <__ieee754_sqrt+0x34>
 801f6d6:	4622      	mov	r2, r4
 801f6d8:	4620      	mov	r0, r4
 801f6da:	4629      	mov	r1, r5
 801f6dc:	f7e0 ff64 	bl	80005a8 <__aeabi_dmul>
 801f6e0:	4602      	mov	r2, r0
 801f6e2:	460b      	mov	r3, r1
 801f6e4:	4620      	mov	r0, r4
 801f6e6:	4629      	mov	r1, r5
 801f6e8:	f7e0 fda8 	bl	800023c <__adddf3>
 801f6ec:	4604      	mov	r4, r0
 801f6ee:	460d      	mov	r5, r1
 801f6f0:	ec45 4b10 	vmov	d0, r4, r5
 801f6f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f6f8:	2d00      	cmp	r5, #0
 801f6fa:	dc0e      	bgt.n	801f71a <__ieee754_sqrt+0x56>
 801f6fc:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801f700:	4322      	orrs	r2, r4
 801f702:	d0f5      	beq.n	801f6f0 <__ieee754_sqrt+0x2c>
 801f704:	b19d      	cbz	r5, 801f72e <__ieee754_sqrt+0x6a>
 801f706:	4622      	mov	r2, r4
 801f708:	4620      	mov	r0, r4
 801f70a:	4629      	mov	r1, r5
 801f70c:	f7e0 fd94 	bl	8000238 <__aeabi_dsub>
 801f710:	4602      	mov	r2, r0
 801f712:	460b      	mov	r3, r1
 801f714:	f7e1 f872 	bl	80007fc <__aeabi_ddiv>
 801f718:	e7e8      	b.n	801f6ec <__ieee754_sqrt+0x28>
 801f71a:	152a      	asrs	r2, r5, #20
 801f71c:	d115      	bne.n	801f74a <__ieee754_sqrt+0x86>
 801f71e:	2000      	movs	r0, #0
 801f720:	e009      	b.n	801f736 <__ieee754_sqrt+0x72>
 801f722:	0acb      	lsrs	r3, r1, #11
 801f724:	3a15      	subs	r2, #21
 801f726:	0549      	lsls	r1, r1, #21
 801f728:	2b00      	cmp	r3, #0
 801f72a:	d0fa      	beq.n	801f722 <__ieee754_sqrt+0x5e>
 801f72c:	e7f7      	b.n	801f71e <__ieee754_sqrt+0x5a>
 801f72e:	462a      	mov	r2, r5
 801f730:	e7fa      	b.n	801f728 <__ieee754_sqrt+0x64>
 801f732:	005b      	lsls	r3, r3, #1
 801f734:	3001      	adds	r0, #1
 801f736:	02dc      	lsls	r4, r3, #11
 801f738:	d5fb      	bpl.n	801f732 <__ieee754_sqrt+0x6e>
 801f73a:	1e44      	subs	r4, r0, #1
 801f73c:	1b12      	subs	r2, r2, r4
 801f73e:	f1c0 0420 	rsb	r4, r0, #32
 801f742:	fa21 f404 	lsr.w	r4, r1, r4
 801f746:	4323      	orrs	r3, r4
 801f748:	4081      	lsls	r1, r0
 801f74a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801f74e:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 801f752:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801f756:	07d2      	lsls	r2, r2, #31
 801f758:	bf5c      	itt	pl
 801f75a:	005b      	lslpl	r3, r3, #1
 801f75c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801f760:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801f764:	bf58      	it	pl
 801f766:	0049      	lslpl	r1, r1, #1
 801f768:	2600      	movs	r6, #0
 801f76a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801f76e:	106d      	asrs	r5, r5, #1
 801f770:	0049      	lsls	r1, r1, #1
 801f772:	2016      	movs	r0, #22
 801f774:	4632      	mov	r2, r6
 801f776:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801f77a:	1917      	adds	r7, r2, r4
 801f77c:	429f      	cmp	r7, r3
 801f77e:	bfde      	ittt	le
 801f780:	193a      	addle	r2, r7, r4
 801f782:	1bdb      	suble	r3, r3, r7
 801f784:	1936      	addle	r6, r6, r4
 801f786:	0fcf      	lsrs	r7, r1, #31
 801f788:	3801      	subs	r0, #1
 801f78a:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 801f78e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801f792:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801f796:	d1f0      	bne.n	801f77a <__ieee754_sqrt+0xb6>
 801f798:	4604      	mov	r4, r0
 801f79a:	2720      	movs	r7, #32
 801f79c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801f7a0:	429a      	cmp	r2, r3
 801f7a2:	eb00 0e0c 	add.w	lr, r0, ip
 801f7a6:	db02      	blt.n	801f7ae <__ieee754_sqrt+0xea>
 801f7a8:	d113      	bne.n	801f7d2 <__ieee754_sqrt+0x10e>
 801f7aa:	458e      	cmp	lr, r1
 801f7ac:	d811      	bhi.n	801f7d2 <__ieee754_sqrt+0x10e>
 801f7ae:	f1be 0f00 	cmp.w	lr, #0
 801f7b2:	eb0e 000c 	add.w	r0, lr, ip
 801f7b6:	da42      	bge.n	801f83e <__ieee754_sqrt+0x17a>
 801f7b8:	2800      	cmp	r0, #0
 801f7ba:	db40      	blt.n	801f83e <__ieee754_sqrt+0x17a>
 801f7bc:	f102 0801 	add.w	r8, r2, #1
 801f7c0:	1a9b      	subs	r3, r3, r2
 801f7c2:	458e      	cmp	lr, r1
 801f7c4:	bf88      	it	hi
 801f7c6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801f7ca:	eba1 010e 	sub.w	r1, r1, lr
 801f7ce:	4464      	add	r4, ip
 801f7d0:	4642      	mov	r2, r8
 801f7d2:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801f7d6:	3f01      	subs	r7, #1
 801f7d8:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801f7dc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801f7e0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801f7e4:	d1dc      	bne.n	801f7a0 <__ieee754_sqrt+0xdc>
 801f7e6:	4319      	orrs	r1, r3
 801f7e8:	d01b      	beq.n	801f822 <__ieee754_sqrt+0x15e>
 801f7ea:	f8df a084 	ldr.w	sl, [pc, #132]	@ 801f870 <__ieee754_sqrt+0x1ac>
 801f7ee:	f8df b084 	ldr.w	fp, [pc, #132]	@ 801f874 <__ieee754_sqrt+0x1b0>
 801f7f2:	e9da 0100 	ldrd	r0, r1, [sl]
 801f7f6:	e9db 2300 	ldrd	r2, r3, [fp]
 801f7fa:	f7e0 fd1d 	bl	8000238 <__aeabi_dsub>
 801f7fe:	e9da 8900 	ldrd	r8, r9, [sl]
 801f802:	4602      	mov	r2, r0
 801f804:	460b      	mov	r3, r1
 801f806:	4640      	mov	r0, r8
 801f808:	4649      	mov	r1, r9
 801f80a:	f7e1 f949 	bl	8000aa0 <__aeabi_dcmple>
 801f80e:	b140      	cbz	r0, 801f822 <__ieee754_sqrt+0x15e>
 801f810:	f1b4 3fff 	cmp.w	r4, #4294967295
 801f814:	e9da 0100 	ldrd	r0, r1, [sl]
 801f818:	e9db 2300 	ldrd	r2, r3, [fp]
 801f81c:	d111      	bne.n	801f842 <__ieee754_sqrt+0x17e>
 801f81e:	3601      	adds	r6, #1
 801f820:	463c      	mov	r4, r7
 801f822:	1072      	asrs	r2, r6, #1
 801f824:	0863      	lsrs	r3, r4, #1
 801f826:	07f1      	lsls	r1, r6, #31
 801f828:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 801f82c:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 801f830:	bf48      	it	mi
 801f832:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 801f836:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 801f83a:	4618      	mov	r0, r3
 801f83c:	e756      	b.n	801f6ec <__ieee754_sqrt+0x28>
 801f83e:	4690      	mov	r8, r2
 801f840:	e7be      	b.n	801f7c0 <__ieee754_sqrt+0xfc>
 801f842:	f7e0 fcfb 	bl	800023c <__adddf3>
 801f846:	e9da 8900 	ldrd	r8, r9, [sl]
 801f84a:	4602      	mov	r2, r0
 801f84c:	460b      	mov	r3, r1
 801f84e:	4640      	mov	r0, r8
 801f850:	4649      	mov	r1, r9
 801f852:	f7e1 f91b 	bl	8000a8c <__aeabi_dcmplt>
 801f856:	b120      	cbz	r0, 801f862 <__ieee754_sqrt+0x19e>
 801f858:	1ca0      	adds	r0, r4, #2
 801f85a:	bf08      	it	eq
 801f85c:	3601      	addeq	r6, #1
 801f85e:	3402      	adds	r4, #2
 801f860:	e7df      	b.n	801f822 <__ieee754_sqrt+0x15e>
 801f862:	1c63      	adds	r3, r4, #1
 801f864:	f023 0401 	bic.w	r4, r3, #1
 801f868:	e7db      	b.n	801f822 <__ieee754_sqrt+0x15e>
 801f86a:	bf00      	nop
 801f86c:	7ff00000 	.word	0x7ff00000
 801f870:	20000318 	.word	0x20000318
 801f874:	20000310 	.word	0x20000310

0801f878 <_init>:
 801f878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f87a:	bf00      	nop
 801f87c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f87e:	bc08      	pop	{r3}
 801f880:	469e      	mov	lr, r3
 801f882:	4770      	bx	lr

0801f884 <_fini>:
 801f884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f886:	bf00      	nop
 801f888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f88a:	bc08      	pop	{r3}
 801f88c:	469e      	mov	lr, r3
 801f88e:	4770      	bx	lr
