/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.2.4
Hash     : d22acb7
Date     : Sep 21 2024
Type     : Engineering
Log Time   : Sat Sep 21 12:07:09 2024 GMT
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/synthesis/fabric_syn2_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/impl_1_1_1/packing/fabric_syn2_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report syn2_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top syn2 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/impl_1_1_1/packing/fabric_syn2_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/impl_1_1_1/placement/fabric_syn2_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/impl_1_1_1/routing/fabric_syn2_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: fabric_syn2_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/impl_1_1_1/packing/fabric_syn2_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/impl_1_1_1/placement/fabric_syn2_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/impl_1_1_1/routing/fabric_syn2_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/impl_1_1_1/packing/fabric_syn2_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: syn2_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/synthesis/fabric_syn2_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.72 seconds (max_rss 62.3 MiB, delta_rss +4.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  314 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 230
Swept block(s)      : 0
Constant Pins Marked: 314
# Clean circuit took 0.01 seconds (max_rss 62.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.06 seconds (max_rss 62.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.01 seconds (max_rss 62.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 11686
    .input                  :     162
    .output                 :     419
    0-LUT                   :       3
    6-LUT                   :    8340
    RS_DSP_MULT_REGIN_REGOUT:       4
    adder_carry             :     530
    dffre                   :    2228
  Nets  : 11675
    Avg Fanout:     4.3
    Max Fanout:  4770.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 62109
  Timing Graph Edges: 106557
  Timing Graph Levels: 82
# Build Timing Graph took 0.19 seconds (max_rss 62.3 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock' Fanout: 2232 pins (3.6%), 2232 blocks (19.1%)
# Load Timing Constraints

Applied 1 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/impl_1_1_1/packing/fabric_syn2_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock' Source: 'clock.inpad[0]'

# Load Timing Constraints took 0.02 seconds (max_rss 62.3 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/impl_1_1_1/packing/fabric_syn2_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 1.84 seconds).
# Load packing took 1.94 seconds (max_rss 173.5 MiB, delta_rss +111.2 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io                            : 581
   io_output                    : 419
    outpad                      : 419
   io_input                     : 162
    inpad                       : 162
  clb                           : 941
   clb_lr                       : 941
    fle                         : 7522
     fast6                      : 3455
      lut6                      : 3455
       lut                      : 3455
     ble6                       : 262
      lut6                      : 262
       lut                      : 262
      ff                        : 262
       DFFRE                    : 262
     ble5                       : 5245
      lut5                      : 4173
       lut                      : 4173
      ff                        : 1836
       DFFRE                    : 1836
     adder                      : 530
      lut5                      : 453
       lut                      : 453
      adder_carry               : 530
      ff                        : 130
       DFFRE                    : 130
  dsp                           : 4
   dsp_lr                       : 4
    RS_DSP_MULT_REGIN_REGOUT    : 4

# Create Device
## Build Device Grid
FPGA sized to 106 x 70: 7420 grid tiles (castor104x68_heterogeneous)

Resource usage...
	Netlist
		581	blocks of type: io
	Architecture
		7344	blocks of type: io_top
		4896	blocks of type: io_right
		7344	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		941	blocks of type: clb
	Architecture
		5676	blocks of type: clb
	Netlist
		4	blocks of type: dsp
	Architecture
		176	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		176	blocks of type: bram

Device Utilization: 0.13 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.08 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.12 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.08 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.12 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.17 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.02 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 173.5 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 36.11 seconds (max_rss 1163.7 MiB, delta_rss +990.2 MiB)
  RR Graph Nodes: 2990612
  RR Graph Edges: 15228438
# Create Device took 37.68 seconds (max_rss 1163.7 MiB, delta_rss +990.2 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/impl_1_1_1/placement/fabric_syn2_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/impl_1_1_1/placement/fabric_syn2_post_synth.place.

# Load Placement took 0.38 seconds (max_rss 1163.7 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 101.84 seconds (max_rss 1163.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more ample locations for SOURCE in io_top
Warning 174: Found no more ample locations for OPIN in io_top
Warning 175: Found no more ample locations for SOURCE in io_right
Warning 176: Found no more ample locations for OPIN in io_right
Warning 177: Found no more ample locations for SOURCE in io_bottom
Warning 178: Found no more ample locations for OPIN in io_bottom
Warning 179: Found no more ample locations for SOURCE in io_left
Warning 180: Found no more ample locations for OPIN in io_left
Warning 181: Found no more ample locations for SOURCE in clb
Warning 182: Found no more ample locations for OPIN in clb
Warning 183: Found no more ample locations for SOURCE in dsp
Warning 184: Found no more ample locations for OPIN in dsp
Warning 185: Found no more ample locations for SOURCE in bram
Warning 186: Found no more ample locations for OPIN in bram
## Computing src/opin lookahead took 0.27 seconds (max_rss 1163.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 102.40 seconds (max_rss 1163.7 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Warning 187: 161 timing startpoints were not constrained during timing analysis
Warning 188: 675 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1) 2292 (  8.3%) |**************************
[      0.1:      0.2) 1328 (  4.8%) |***************
[      0.2:      0.3) 1637 (  6.0%) |*******************
[      0.3:      0.4) 2487 (  9.0%) |****************************
[      0.4:      0.5) 3342 ( 12.2%) |**************************************
[      0.5:      0.6) 3606 ( 13.1%) |*****************************************
[      0.6:      0.7) 4008 ( 14.6%) |**********************************************
[      0.7:      0.8) 3779 ( 13.7%) |*******************************************
[      0.8:      0.9) 4021 ( 14.6%) |**********************************************
[      0.9:        1)  998 (  3.6%) |***********
## Initializing router criticalities took 0.53 seconds (max_rss 1163.7 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 189: 161 timing startpoints were not constrained during timing analysis
Warning 190: 675 timing endpoints were not constrained during timing analysis
   1    1.3     0.0    0 2675038    7679   26773   16416 ( 0.549%)  163034 ( 7.1%)   10.430     -3860.     -7.930      0.000      0.000      N/A
   2    1.6     0.5  133 3195003    6457   24704   11435 ( 0.382%)  162915 ( 7.1%)   10.430     -3857.     -7.930      0.000      0.000      N/A
   3    1.6     0.6   69 3105117    5679   22804    9778 ( 0.327%)  166398 ( 7.3%)   10.430     -3863.     -7.930      0.000      0.000      N/A
   4    1.6     0.8   79 3256067    5159   21723    8172 ( 0.273%)  168893 ( 7.4%)   10.430     -3863.     -7.930      0.000      0.000      N/A
   5    1.7     1.1   53 3210811    4607   20186    6449 ( 0.216%)  171271 ( 7.5%)   10.430     -3871.     -7.930      0.000      0.000      N/A
   6    1.6     1.4   48 3263509    4012   18292    4811 ( 0.161%)  174181 ( 7.6%)   10.430     -3892.     -7.930      0.000      0.000      N/A
   7    1.6     1.9   38 3102684    3344   15777    3516 ( 0.118%)  176238 ( 7.7%)   10.430     -3884.     -7.930      0.000      0.000      N/A
   8    1.4     2.4   32 2537192    2689   13599    2402 ( 0.080%)  178457 ( 7.8%)   10.430     -3908.     -7.930      0.000      0.000      N/A
   9    1.2     3.1   28 2117786    2016   10759    1556 ( 0.052%)  181078 ( 7.9%)   10.430     -3919.     -7.930      0.000      0.000      N/A
  10    1.1     4.1   26 1870400    1386    7851     832 ( 0.028%)  183471 ( 8.0%)   10.430     -3919.     -7.930      0.000      0.000       30
  11    0.8     5.3   18 1260813     882    4617     416 ( 0.014%)  184613 ( 8.1%)   10.430     -3931.     -7.930      0.000      0.000       26
  12    0.5     6.9    9  572288     478    2446     192 ( 0.006%)  185418 ( 8.1%)   10.430     -3936.     -7.930      0.000      0.000       24
  13    0.4     9.0    8  258965     242    1245      80 ( 0.003%)  185935 ( 8.1%)   10.430     -3940.     -7.930      0.000      0.000       21
  14    0.3    11.6    2  106538     104     538      30 ( 0.001%)  186147 ( 8.1%)   10.430     -3940.     -7.930      0.000      0.000       20
  15    0.3    15.1    1   61548      47     265      13 ( 0.000%)  186235 ( 8.1%)   10.430     -3940.     -7.930      0.000      0.000       19
  16    0.3    19.7    1   47057      17      76       3 ( 0.000%)  186313 ( 8.1%)   10.430     -3940.     -7.930      0.000      0.000       19
  17    0.3    25.6    0    4889       4      29       0 ( 0.000%)  186347 ( 8.1%)   10.430     -3940.     -7.930      0.000      0.000       18
Restoring best routing
Critical path: 10.4297 ns
Successfully routed after 17 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 2292 (  8.3%) |*************************
[      0.1:      0.2) 1142 (  4.2%) |************
[      0.2:      0.3) 1569 (  5.7%) |*****************
[      0.3:      0.4) 2187 (  8.0%) |***********************
[      0.4:      0.5) 3400 ( 12.4%) |************************************
[      0.5:      0.6) 3643 ( 13.2%) |***************************************
[      0.6:      0.7) 4069 ( 14.8%) |********************************************
[      0.7:      0.8) 4149 ( 15.1%) |********************************************
[      0.8:      0.9) 4298 ( 15.6%) |**********************************************
[      0.9:        1)  749 (  2.7%) |********
Router Stats: total_nets_routed: 44802 total_connections_routed: 191684 total_heap_pushes: 30645705 total_heap_pops: 7740508 
# Routing took 18.74 seconds (max_rss 1163.7 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.13 seconds (max_rss 1163.7 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1218361412
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 1526 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.03 seconds (max_rss 1163.7 MiB, delta_rss +0.0 MiB)
Found 32887 mismatches between routing and packing results.
Fixed 24084 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 1526 blocks
# Synchronize the packed netlist to routing optimization took 0.49 seconds (max_rss 1163.7 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        581                                0.72117                      0.27883   
       clb        941                                28.5898                      7.82784   
       dsp          4                                     44                           38   
      bram          0                                      0                            0   
Absorbed logical nets 3995 out of 11675 nets, 7680 nets not absorbed.


Average number of bends per net: 5.69827  Maximum # of bends: 641

Number of global nets: 1
Number of routed nets (nonglobal): 7679
Wire length results (in units of 1 clb segments)...
	Total wirelength: 186347, average net length: 24.2671
	Maximum net length: 2692

Wire length results in terms of physical segments...
	Total wiring segments used: 71245, average wire segments per net: 9.27790
	Maximum segments used by a net: 1114
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 55

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     4 (  0.0%) |
[      0.7:      0.8)   608 (  4.2%) |**
[      0.5:      0.6)   624 (  4.3%) |**
[      0.4:      0.5)   496 (  3.4%) |**
[      0.3:      0.4)   306 (  2.1%) |*
[      0.2:      0.3)   164 (  1.1%) |*
[      0.1:      0.2)   266 (  1.8%) |*
[        0:      0.1) 12022 ( 83.0%) |*********************************************
Maximum routing channel utilization:      0.81 at (50,27)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      15   1.585      160
                         1      59  12.132      160
                         2      36   5.717      160
                         3      21   1.962      160
                         4      13   1.538      160
                         5      11   1.538      160
                         6       2   0.292      160
                         7       4   0.802      160
                         8       9   1.642      160
                         9       8   1.085      160
                        10       8   0.453      160
                        11       6   0.575      160
                        12      12   1.575      160
                        13      34   2.821      160
                        14      75   7.792      160
                        15     100  10.387      160
                        16      99  10.962      160
                        17      96  10.349      160
                        18     104  11.783      160
                        19     115  14.208      160
                        20     115  22.264      160
                        21     115  27.415      160
                        22     120  31.472      160
                        23     121  33.132      160
                        24     119  31.689      160
                        25     129  32.538      160
                        26     122  32.830      160
                        27     129  32.557      160
                        28     118  34.000      160
                        29     115  32.774      160
                        30     121  32.453      160
                        31     120  35.226      160
                        32     117  37.104      160
                        33     115  37.981      160
                        34     117  36.000      160
                        35     115  34.519      160
                        36     115  30.491      160
                        37     110  29.434      160
                        38     112  29.085      160
                        39     103  27.160      160
                        40     102  24.745      160
                        41     106  20.415      160
                        42     101  17.802      160
                        43     101  17.906      160
                        44      89  15.528      160
                        45      96  15.915      160
                        46      98  16.179      160
                        47      97  15.642      160
                        48     100  11.547      160
                        49      99   8.057      160
                        50      84   6.387      160
                        51      60   4.358      160
                        52       7   0.302      160
                        53       2   0.075      160
                        54       1   0.047      160
                        55       2   0.028      160
                        56       2   0.066      160
                        57       1   0.009      160
                        58       1   0.019      160
                        59       2   0.038      160
                        60       3   0.075      160
                        61       1   0.038      160
                        62       1   0.009      160
                        63       2   0.038      160
                        64       3   0.123      160
                        65       2   0.028      160
                        66       2   0.028      160
                        67       4   0.094      160
                        68       5   0.198      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   0.057      160
                         1       4   0.157      160
                         2      21   0.886      160
                         3      40   1.800      160
                         4      39   1.671      160
                         5      31   1.329      160
                         6      26   0.957      160
                         7      17   0.486      160
                         8      27   0.943      160
                         9      30   1.271      160
                        10      28   1.014      160
                        11      28   1.100      160
                        12      20   0.543      160
                        13      11   0.400      160
                        14      22   0.600      160
                        15      21   0.829      160
                        16      13   0.500      160
                        17       5   0.129      160
                        18       3   0.043      160
                        19       3   0.057      160
                        20       0   0.000      160
                        21       1   0.014      160
                        22       0   0.000      160
                        23       0   0.000      160
                        24       0   0.000      160
                        25       2   0.257      160
                        26       6   0.714      160
                        27      14   2.014      160
                        28      51   5.057      160
                        29      65  10.343      160
                        30      74  12.157      160
                        31      42   8.543      160
                        32      85  18.614      160
                        33      84  21.043      160
                        34      84  22.871      160
                        35      86  22.643      160
                        36      73  18.829      160
                        37      64  17.257      160
                        38      87  27.629      160
                        39      88  31.300      160
                        40     106  33.529      160
                        41     101  36.443      160
                        42     103  37.714      160
                        43      92  30.957      160
                        44     107  42.657      160
                        45     112  43.657      160
                        46     106  45.514      160
                        47     106  45.943      160
                        48     126  45.643      160
                        49     105  38.557      160
                        50     110  48.043      160
                        51     109  50.400      160
                        52     112  50.686      160
                        53     112  48.829      160
                        54      95  46.971      160
                        55     103  45.114      160
                        56      77  30.143      160
                        57     114  42.629      160
                        58     107  39.786      160
                        59     107  36.100      160
                        60     103  31.986      160
                        61      98  27.857      160
                        62      64  16.857      160
                        63      95  22.743      160
                        64      84  19.400      160
                        65      78  19.486      160
                        66      71  16.157      160
                        67      72  11.343      160
                        68      30   4.729      160
                        69      69  10.643      160
                        70      69  10.814      160
                        71      63   7.157      160
                        72      45   3.371      160
                        73       3   0.471      160
                        74       1   0.114      160
                        75       0   0.000      160
                        76       0   0.000      160
                        77       0   0.000      160
                        78       0   0.000      160
                        79       0   0.000      160
                        80       0   0.000      160
                        81       0   0.000      160
                        82       0   0.000      160
                        83       0   0.000      160
                        84       0   0.000      160
                        85       0   0.000      160
                        86       0   0.000      160
                        87       0   0.000      160
                        88       0   0.000      160
                        89       0   0.000      160
                        90       0   0.000      160
                        91       0   0.000      160
                        92       0   0.000      160
                        93       0   0.000      160
                        94       0   0.000      160
                        95       0   0.000      160
                        96       0   0.000      160
                        97       0   0.000      160
                        98       0   0.000      160
                        99       0   0.000      160
                       100       0   0.000      160
                       101       0   0.000      160
                       102       0   0.000      160
                       103       0   0.000      160
                       104       0   0.000      160

Total tracks in x-direction: 11040, in y-direction: 16800

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.98776e+08
	Total used logic block area: 5.2907e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 9.40852e+07, per logic tile: 12679.9

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1 229632
                                                      Y      1 228480
                                                      X      4 236256
                                                      Y      4 238560

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0749
                                             4      0.0844

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0679
                                             4      0.0779

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1          0.0714
                             L4          0.0812

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0      0.0714
                             L4    1      0.0812
Warning 191: 161 timing startpoints were not constrained during timing analysis
Warning 192: 675 timing endpoints were not constrained during timing analysis

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.4e-10:  4.1e-10) 570 ( 25.1%) |***********************************************
[  4.1e-10:  6.8e-10) 482 ( 21.2%) |****************************************
[  6.8e-10:  9.5e-10) 523 ( 23.0%) |*******************************************
[  9.5e-10:  1.2e-09) 333 ( 14.6%) |***************************
[  1.2e-09:  1.5e-09) 201 (  8.8%) |*****************
[  1.5e-09:  1.8e-09)  87 (  3.8%) |*******
[  1.8e-09:    2e-09)  46 (  2.0%) |****
[    2e-09:  2.3e-09)  20 (  0.9%) |**
[  2.3e-09:  2.6e-09)  10 (  0.4%) |*
[  2.6e-09:  2.8e-09)   3 (  0.1%) |

Final critical path delay (least slack): 10.4297 ns, Fmax: 95.8803 MHz
Final setup Worst Negative Slack (sWNS): -7.92967 ns
Final setup Total Negative Slack (sTNS): -3940.06 ns

Final setup slack histogram:
[ -7.9e-09: -6.9e-09)  68 (  3.0%) |****
[ -6.9e-09: -5.9e-09) 176 (  7.7%) |************
[ -5.9e-09: -4.9e-09) 131 (  5.8%) |*********
[ -4.9e-09: -3.9e-09) 189 (  8.3%) |************
[ -3.9e-09: -2.9e-09) 113 (  5.0%) |*******
[ -2.9e-09: -1.9e-09)  90 (  4.0%) |******
[ -1.9e-09: -8.9e-10) 102 (  4.5%) |*******
[ -8.9e-10:  1.2e-10) 128 (  5.6%) |********
[  1.2e-10:  1.1e-09) 559 ( 24.6%) |*************************************
[  1.1e-09:  2.1e-09) 719 ( 31.6%) |***********************************************

Final geomean non-virtual intra-domain period: 10.4297 ns (95.8803 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 10.4297 ns (95.8803 MHz)

Writing Implementation Netlist: fabric_syn2_post_synthesis.v
Writing Implementation Netlist: fabric_syn2_post_synthesis.blif
Writing Implementation SDF    : fabric_syn2_post_synthesis.sdf
Incr Slack updates 1 in 0.0058647 sec
Full Max Req/Worst Slack updates 1 in 0.000616586 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00784255 sec
Flow timing analysis took 3.61423 seconds (3.13359 STA, 0.480637 slack) (19 full updates: 0 setup, 0 hold, 19 combined).
VPR succeeded
The entire flow of VPR took 168.54 seconds (max_rss 1163.7 MiB)
Incr Slack updates 18 in 0.0943094 sec
Full Max Req/Worst Slack updates 1 in 0.000835001 sec
Incr Max Req/Worst Slack updates 17 in 0.0173916 sec
Incr Criticality updates 16 in 0.0985116 sec
Full Criticality updates 2 in 0.0153741 sec
