

================================================================
== Vitis HLS Report for 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config20_s'
================================================================
* Date:           Mon Apr 28 17:51:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  10.497 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                    Type                   |
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |        5|        6|  0.150 us|  0.180 us|    5|    5|  loop rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |        5|        5|         2|          1|          1|     5|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|     30|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     21|    -|
|Memory           |        1|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      0|    165|    -|
|Register         |        -|   -|    210|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   1|    210|    216|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   1|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_11_3_16_1_1_U681  |sparsemux_11_3_16_1_1  |        0|   0|  0|  21|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  21|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_16s_6s_23s_23_1_1_U682  |mac_muladd_16s_6s_23s_23_1_1  |  i0 * i1 + i2|
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    +-------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w20_U  |dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config20_s_w20_ROM_NP_7jG  |        1|  0|   0|    0|     5|    6|     1|           30|
    +-------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                                                                  |        1|  0|   0|    0|     5|    6|     1|           30|
    +-------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |w_index_fu_289_p2    |         +|   0|  0|  11|           3|           1|
    |ap_condition_115     |       and|   0|  0|   2|           1|           1|
    |ap_condition_37      |       and|   0|  0|   2|           1|           1|
    |icmp_ln46_fu_295_p2  |      icmp|   0|  0|  13|           3|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|           9|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  13|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_phi_mux_data_0_val5_phi_phi_fu_228_p4      |   9|          2|   16|         32|
    |ap_phi_mux_data_1_val6_phi_phi_fu_240_p4      |   9|          2|   16|         32|
    |ap_phi_mux_data_2_val7_phi_phi_fu_252_p4      |   9|          2|   16|         32|
    |ap_phi_mux_data_3_val8_phi_phi_fu_264_p4      |   9|          2|   16|         32|
    |ap_phi_mux_data_4_val9_phi_phi_fu_276_p4      |   9|          2|   16|         32|
    |ap_phi_mux_do_init_phi_fu_113_p6              |  13|          3|    1|          3|
    |ap_phi_mux_w_index3_phi_fu_129_p6             |  13|          3|    3|          9|
    |ap_phi_reg_pp0_iter1_data_0_val5_phi_reg_224  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_data_1_val6_phi_reg_236  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_data_2_val7_phi_reg_248  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_data_3_val8_phi_reg_260  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_data_4_val9_phi_reg_272  |   9|          2|   16|         32|
    |ap_return                                     |   9|          2|   16|         32|
    |empty_reg_210                                 |   9|          2|   23|         46|
    |w_index3_reg_125                              |   9|          2|    3|          6|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 165|         37|  208|        421|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_0_val5_phi_reg_224  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_1_val6_phi_reg_236  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_2_val7_phi_reg_248  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_3_val8_phi_reg_260  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_4_val9_phi_reg_272  |  16|   0|   16|          0|
    |ap_return_preg                                |  16|   0|   16|          0|
    |data_0_val5_rewind_reg_140                    |  16|   0|   16|          0|
    |data_1_val6_rewind_reg_154                    |  16|   0|   16|          0|
    |data_2_val7_rewind_reg_168                    |  16|   0|   16|          0|
    |data_3_val8_rewind_reg_182                    |  16|   0|   16|          0|
    |data_4_val9_rewind_reg_196                    |  16|   0|   16|          0|
    |do_init_reg_109                               |   1|   0|    1|          0|
    |empty_reg_210                                 |  23|   0|   23|          0|
    |icmp_ln46_reg_394                             |   1|   0|    1|          0|
    |w_index3_reg_125                              |   3|   0|    3|          0|
    |w_index_reg_389                               |   3|   0|    3|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 210|   0|  210|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config20>|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config20>|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config20>|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config20>|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config20>|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config20>|  return value|
|ap_return   |  out|   16|  ap_ctrl_hs|  dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config20>|  return value|
|data_0_val  |   in|   16|     ap_none|                                                         data_0_val|        scalar|
|data_1_val  |   in|   16|     ap_none|                                                         data_1_val|        scalar|
|data_2_val  |   in|   16|     ap_none|                                                         data_2_val|        scalar|
|data_3_val  |   in|   16|     ap_none|                                                         data_3_val|        scalar|
|data_4_val  |   in|   16|     ap_none|                                                         data_4_val|        scalar|
+------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (1.61ns)   --->   "%br_ln46 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 4 'br' 'br_ln46' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %MultLoop.split, i1 1, void %Result"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%w_index3 = phi i3 0, void %entry, i3 %w_index, void %MultLoop.split, i3 0, void %Result"   --->   Operation 6 'phi' 'w_index3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %w20, i64 666, i64 38, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 8 'read' 'data_4_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 9 'read' 'data_3_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 10 'read' 'data_2_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 11 'read' 'data_1_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 12 'read' 'data_0_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.61ns)   --->   "%br_ln46 = br void %MultLoop.split" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 13 'br' 'br_ln46' <Predicate = (do_init)> <Delay = 1.61>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %w_index3" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 14 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%w20_addr = getelementptr i6 %w20, i64 0, i64 %zext_ln46" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 15 'getelementptr' 'w20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.25ns)   --->   "%w = load i3 %w20_addr" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 16 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>
ST_2 : Operation 17 [1/1] (1.68ns)   --->   "%w_index = add i3 %w_index3, i3 1" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 17 'add' 'w_index' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.68ns)   --->   "%icmp_ln46 = icmp_eq  i3 %w_index3, i3 4" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 18 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %rewind_header, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 19 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln84 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:84]   --->   Operation 20 'br' 'br_ln84' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.4>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%data_0_val5_rewind = phi i16 0, void %entry, i16 %data_0_val5_phi, void %MultLoop.split, i16 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 21 'phi' 'data_0_val5_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%data_1_val6_rewind = phi i16 0, void %entry, i16 %data_1_val6_phi, void %MultLoop.split, i16 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 22 'phi' 'data_1_val6_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%data_2_val7_rewind = phi i16 0, void %entry, i16 %data_2_val7_phi, void %MultLoop.split, i16 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 23 'phi' 'data_2_val7_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%data_3_val8_rewind = phi i16 0, void %entry, i16 %data_3_val8_phi, void %MultLoop.split, i16 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 24 'phi' 'data_3_val8_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%data_4_val9_rewind = phi i16 0, void %entry, i16 %data_4_val9_phi, void %MultLoop.split, i16 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 25 'phi' 'data_4_val9_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty = phi i23 0, void %entry, i23 %x, void %MultLoop.split, i23 0, void %Result"   --->   Operation 26 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.61ns)   --->   "%br_ln0 = br i1 %do_init, void %MultLoop.split, void %rewind_init"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%data_0_val5_phi = phi i16 %data_0_val_read, void %rewind_init, i16 %data_0_val5_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 28 'phi' 'data_0_val5_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%data_1_val6_phi = phi i16 %data_1_val_read, void %rewind_init, i16 %data_1_val6_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 29 'phi' 'data_1_val6_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%data_2_val7_phi = phi i16 %data_2_val_read, void %rewind_init, i16 %data_2_val7_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 30 'phi' 'data_2_val7_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%data_3_val8_phi = phi i16 %data_3_val_read, void %rewind_init, i16 %data_3_val8_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 31 'phi' 'data_3_val8_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%data_4_val9_phi = phi i16 %data_4_val_read, void %rewind_init, i16 %data_4_val9_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 32 'phi' 'data_4_val9_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_0" [firmware/nnet_utils/nnet_dense_resource.h:47]   --->   Operation 33 'specpipeline' 'specpipeline_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [firmware/nnet_utils/nnet_dense_resource.h:49]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 35 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.70ns)   --->   "%a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %data_0_val5_phi, i3 1, i16 %data_1_val6_phi, i3 2, i16 %data_2_val7_phi, i3 3, i16 %data_3_val8_phi, i3 4, i16 %data_4_val9_phi, i16 0, i3 %w_index3" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 36 'sparsemux' 'a' <Predicate = true> <Delay = 1.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w = load i3 %w20_addr" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 37 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 38 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln73_23 = sext i6 %w" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 39 'sext' 'sext_ln73_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.36ns) (grouped into DSP with root node x)   --->   "%mul_ln73 = mul i22 %sext_ln73, i22 %sext_ln73_23" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 40 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into DSP with root node x)   --->   "%sext_ln58 = sext i22 %mul_ln73" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 41 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (3.82ns) (root node of the DSP)   --->   "%x = add i23 %sext_ln58, i23 %empty" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 42 'add' 'x' <Predicate = true> <Delay = 3.82> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %x, i32 4, i32 19" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%return_ln84 = return void @_ssdm_op_Return, i16 %trunc_ln" [firmware/nnet_utils/nnet_dense_resource.h:84]   --->   Operation 44 'return' 'return_ln84' <Predicate = (icmp_ln46)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln46                (br               ) [ 0111]
do_init                (phi              ) [ 0011]
w_index3               (phi              ) [ 0011]
specmemcore_ln0        (specmemcore      ) [ 0000]
data_4_val_read        (read             ) [ 0011]
data_3_val_read        (read             ) [ 0011]
data_2_val_read        (read             ) [ 0011]
data_1_val_read        (read             ) [ 0011]
data_0_val_read        (read             ) [ 0011]
br_ln46                (br               ) [ 0011]
zext_ln46              (zext             ) [ 0000]
w20_addr               (getelementptr    ) [ 0011]
w_index                (add              ) [ 0111]
icmp_ln46              (icmp             ) [ 0011]
br_ln46                (br               ) [ 0111]
br_ln84                (br               ) [ 0111]
data_0_val5_rewind     (phi              ) [ 0011]
data_1_val6_rewind     (phi              ) [ 0011]
data_2_val7_rewind     (phi              ) [ 0011]
data_3_val8_rewind     (phi              ) [ 0011]
data_4_val9_rewind     (phi              ) [ 0011]
empty                  (phi              ) [ 0011]
br_ln0                 (br               ) [ 0000]
data_0_val5_phi        (phi              ) [ 0111]
data_1_val6_phi        (phi              ) [ 0111]
data_2_val7_phi        (phi              ) [ 0111]
data_3_val8_phi        (phi              ) [ 0111]
data_4_val9_phi        (phi              ) [ 0111]
specpipeline_ln47      (specpipeline     ) [ 0000]
speclooptripcount_ln49 (speclooptripcount) [ 0000]
specloopname_ln46      (specloopname     ) [ 0000]
a                      (sparsemux        ) [ 0000]
w                      (load             ) [ 0000]
sext_ln73              (sext             ) [ 0000]
sext_ln73_23           (sext             ) [ 0000]
mul_ln73               (mul              ) [ 0000]
sext_ln58              (sext             ) [ 0000]
x                      (add              ) [ 0111]
trunc_ln               (partselect       ) [ 0000]
return_ln84            (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w20">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.5i16.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="data_4_val_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_val_read/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="data_3_val_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_val_read/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_2_val_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data_1_val_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="data_0_val_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="w20_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w20_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="do_init_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="do_init_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="4" bw="1" slack="0"/>
<pin id="119" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="w_index3_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="1"/>
<pin id="127" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_index3 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="w_index3_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="3" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="4" bw="1" slack="0"/>
<pin id="135" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index3/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="data_0_val5_rewind_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="1"/>
<pin id="142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_0_val5_rewind (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="data_0_val5_rewind_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="2"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="16" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="4" bw="1" slack="1"/>
<pin id="150" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_val5_rewind/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="data_1_val6_rewind_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="1"/>
<pin id="156" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_1_val6_rewind (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="data_1_val6_rewind_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="2"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="16" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="4" bw="1" slack="1"/>
<pin id="164" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_val6_rewind/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="data_2_val7_rewind_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_2_val7_rewind (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="data_2_val7_rewind_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="2"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="4" bw="1" slack="1"/>
<pin id="178" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_val7_rewind/3 "/>
</bind>
</comp>

<comp id="182" class="1005" name="data_3_val8_rewind_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="1"/>
<pin id="184" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_3_val8_rewind (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="data_3_val8_rewind_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="2"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="16" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="4" bw="1" slack="1"/>
<pin id="192" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_val8_rewind/3 "/>
</bind>
</comp>

<comp id="196" class="1005" name="data_4_val9_rewind_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="1"/>
<pin id="198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_4_val9_rewind (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="data_4_val9_rewind_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="2"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="16" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="4" bw="1" slack="1"/>
<pin id="206" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_val9_rewind/3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="empty_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="23" slack="1"/>
<pin id="212" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="empty_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="2"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="23" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="4" bw="1" slack="1"/>
<pin id="220" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="6" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="data_0_val5_phi_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_0_val5_phi (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="data_0_val5_phi_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="16" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_val5_phi/3 "/>
</bind>
</comp>

<comp id="236" class="1005" name="data_1_val6_phi_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_1_val6_phi (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="data_1_val6_phi_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="16" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_val6_phi/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="data_2_val7_phi_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_2_val7_phi (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="data_2_val7_phi_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="16" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_val7_phi/3 "/>
</bind>
</comp>

<comp id="260" class="1005" name="data_3_val8_phi_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_3_val8_phi (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="data_3_val8_phi_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="16" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_val8_phi/3 "/>
</bind>
</comp>

<comp id="272" class="1005" name="data_4_val9_phi_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_4_val9_phi (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="data_4_val9_phi_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="16" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_val9_phi/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln46_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="w_index_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln46_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="a_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="0" index="1" bw="3" slack="0"/>
<pin id="304" dir="0" index="2" bw="16" slack="0"/>
<pin id="305" dir="0" index="3" bw="3" slack="0"/>
<pin id="306" dir="0" index="4" bw="16" slack="0"/>
<pin id="307" dir="0" index="5" bw="3" slack="0"/>
<pin id="308" dir="0" index="6" bw="16" slack="0"/>
<pin id="309" dir="0" index="7" bw="3" slack="0"/>
<pin id="310" dir="0" index="8" bw="16" slack="0"/>
<pin id="311" dir="0" index="9" bw="3" slack="0"/>
<pin id="312" dir="0" index="10" bw="16" slack="0"/>
<pin id="313" dir="0" index="11" bw="16" slack="0"/>
<pin id="314" dir="0" index="12" bw="3" slack="1"/>
<pin id="315" dir="1" index="13" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln73_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sext_ln73_23_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_23/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="23" slack="0"/>
<pin id="340" dir="0" index="2" bw="4" slack="0"/>
<pin id="341" dir="0" index="3" bw="6" slack="0"/>
<pin id="342" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="return_ln84_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln84/3 "/>
</bind>
</comp>

<comp id="350" class="1007" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="6" slack="0"/>
<pin id="353" dir="0" index="2" bw="23" slack="0"/>
<pin id="354" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln73/3 sext_ln58/3 x/3 "/>
</bind>
</comp>

<comp id="359" class="1005" name="data_4_val_read_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="1"/>
<pin id="361" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_4_val_read "/>
</bind>
</comp>

<comp id="364" class="1005" name="data_3_val_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="1"/>
<pin id="366" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_3_val_read "/>
</bind>
</comp>

<comp id="369" class="1005" name="data_2_val_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="1"/>
<pin id="371" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_2_val_read "/>
</bind>
</comp>

<comp id="374" class="1005" name="data_1_val_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="1"/>
<pin id="376" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_1_val_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="data_0_val_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="1"/>
<pin id="381" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_0_val_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="w20_addr_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="1"/>
<pin id="386" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w20_addr "/>
</bind>
</comp>

<comp id="389" class="1005" name="w_index_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="0"/>
<pin id="391" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="394" class="1005" name="icmp_ln46_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="398" class="1005" name="x_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="23" slack="0"/>
<pin id="400" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="113" pin=4"/></net>

<net id="124"><net_src comp="113" pin="6"/><net_sink comp="109" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="129" pin=4"/></net>

<net id="139"><net_src comp="129" pin="6"/><net_sink comp="125" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="140" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="154" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="172" pin=4"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="182" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="196" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="234"><net_src comp="144" pin="6"/><net_sink comp="228" pin=2"/></net>

<net id="235"><net_src comp="228" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="239"><net_src comp="236" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="246"><net_src comp="158" pin="6"/><net_sink comp="240" pin=2"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="258"><net_src comp="172" pin="6"/><net_sink comp="252" pin=2"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="270"><net_src comp="186" pin="6"/><net_sink comp="264" pin=2"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="282"><net_src comp="200" pin="6"/><net_sink comp="276" pin=2"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="129" pin="6"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="293"><net_src comp="129" pin="6"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="129" pin="6"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="316"><net_src comp="54" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="318"><net_src comp="228" pin="4"/><net_sink comp="301" pin=2"/></net>

<net id="319"><net_src comp="30" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="320"><net_src comp="240" pin="4"/><net_sink comp="301" pin=4"/></net>

<net id="321"><net_src comp="56" pin="0"/><net_sink comp="301" pin=5"/></net>

<net id="322"><net_src comp="252" pin="4"/><net_sink comp="301" pin=6"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="301" pin=7"/></net>

<net id="324"><net_src comp="264" pin="4"/><net_sink comp="301" pin=8"/></net>

<net id="325"><net_src comp="32" pin="0"/><net_sink comp="301" pin=9"/></net>

<net id="326"><net_src comp="276" pin="4"/><net_sink comp="301" pin=10"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="301" pin=11"/></net>

<net id="328"><net_src comp="125" pin="1"/><net_sink comp="301" pin=12"/></net>

<net id="332"><net_src comp="301" pin="13"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="103" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="60" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="62" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="345"><net_src comp="64" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="349"><net_src comp="337" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="329" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="333" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="214" pin="6"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="350" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="362"><net_src comp="66" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="367"><net_src comp="72" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="372"><net_src comp="78" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="377"><net_src comp="84" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="382"><net_src comp="90" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="387"><net_src comp="96" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="392"><net_src comp="289" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="397"><net_src comp="295" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="350" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="214" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w20 | {}
 - Input state : 
	Port: dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config20> : data_0_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config20> : data_1_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config20> : data_2_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config20> : data_3_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config20> : data_4_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config20> : w20 | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln46 : 1
		w20_addr : 2
		w : 3
		w_index : 1
		icmp_ln46 : 1
		br_ln46 : 2
	State 3
		data_0_val5_phi : 1
		data_1_val6_phi : 1
		data_2_val7_phi : 1
		data_3_val8_phi : 1
		data_4_val9_phi : 1
		a : 2
		sext_ln73 : 3
		sext_ln73_23 : 1
		mul_ln73 : 4
		sext_ln58 : 5
		x : 6
		trunc_ln : 7
		return_ln84 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
| sparsemux|          a_fu_301          |    0    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|    add   |       w_index_fu_289       |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln46_fu_295      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_350         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | data_4_val_read_read_fu_66 |    0    |    0    |    0    |
|          | data_3_val_read_read_fu_72 |    0    |    0    |    0    |
|   read   | data_2_val_read_read_fu_78 |    0    |    0    |    0    |
|          | data_1_val_read_read_fu_84 |    0    |    0    |    0    |
|          | data_0_val_read_read_fu_90 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln46_fu_284      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln73_fu_329      |    0    |    0    |    0    |
|          |     sext_ln73_23_fu_333    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       trunc_ln_fu_337      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  return  |     return_ln84_fu_346     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |    43   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  data_0_val5_phi_reg_224 |   16   |
|data_0_val5_rewind_reg_140|   16   |
|  data_0_val_read_reg_379 |   16   |
|  data_1_val6_phi_reg_236 |   16   |
|data_1_val6_rewind_reg_154|   16   |
|  data_1_val_read_reg_374 |   16   |
|  data_2_val7_phi_reg_248 |   16   |
|data_2_val7_rewind_reg_168|   16   |
|  data_2_val_read_reg_369 |   16   |
|  data_3_val8_phi_reg_260 |   16   |
|data_3_val8_rewind_reg_182|   16   |
|  data_3_val_read_reg_364 |   16   |
|  data_4_val9_phi_reg_272 |   16   |
|data_4_val9_rewind_reg_196|   16   |
|  data_4_val_read_reg_359 |   16   |
|      do_init_reg_109     |    1   |
|       empty_reg_210      |   23   |
|     icmp_ln46_reg_394    |    1   |
|     w20_addr_reg_384     |    3   |
|     w_index3_reg_125     |    3   |
|      w_index_reg_389     |    3   |
|         x_reg_398        |   23   |
+--------------------------+--------+
|           Total          |   297  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  do_init_reg_109  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|  w_index3_reg_125 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   14   ||   4.83  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   43   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   27   |
|  Register |    -   |    -   |   297  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   297  |   70   |
+-----------+--------+--------+--------+--------+
