Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul  1 14:45:37 2022
| Host         : HDL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.844        0.000                      0                82631        0.051        0.000                      0                82631        3.000        0.000                       0                  8390  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk_i               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz        7.844        0.000                      0                82631        0.051        0.000                      0                82631       18.750        0.000                       0                  8386  
  clkfbout_clk_wiz                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        7.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.844ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        31.695ns  (logic 3.901ns (12.308%)  route 27.794ns (87.692%))
  Logic Levels:           20  (LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.610    -2.381    IF_exa/clk_out1
    SLICE_X55Y79         FDRE                                         r  IF_exa/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  IF_exa/pc_reg[6]/Q
                         net (fo=2914, routed)        3.378     1.417    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I1_O)        0.299     1.716 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_69/O
                         net (fo=6, routed)           1.749     3.464    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_69_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I5_O)        0.124     3.588 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_83/O
                         net (fo=1, routed)           0.729     4.318    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_83_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.442 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     4.442    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_33_n_0
    SLICE_X15Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     4.659 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.659    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_10_n_0
    SLICE_X15Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     4.753 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           1.479     6.231    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_2_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I1_O)        0.316     6.547 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=83, routed)          2.732     9.279    ID_exa/reg_array_reg_r1_0_31_24_29/ADDRB2
    SLICE_X70Y78         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     9.403 r  ID_exa/reg_array_reg_r1_0_31_24_29/RAMB_D1/O
                         net (fo=11, routed)          1.305    10.708    ID_exa/rdata10[27]
    SLICE_X77Y79         LUT6 (Prop_lut6_I0_O)        0.124    10.832 r  ID_exa/out_reg0_carry__5_i_1/O
                         net (fo=12, routed)          1.241    12.073    ID_exa/rD1[27]
    SLICE_X73Y75         LUT6 (Prop_lut6_I2_O)        0.124    12.197 f  ID_exa/dmem_i_155/O
                         net (fo=6, routed)           0.933    13.130    ID_exa/out_reg0_carry__0_i_12_0
    SLICE_X73Y68         LUT6 (Prop_lut6_I5_O)        0.124    13.254 f  ID_exa/dmem_i_128/O
                         net (fo=4, routed)           0.736    13.990    CONTROL_exa/pc[4]_i_2_1
    SLICE_X69Y69         LUT6 (Prop_lut6_I0_O)        0.124    14.114 f  CONTROL_exa/pc[4]_i_5/O
                         net (fo=1, routed)           0.536    14.650    CONTROL_exa/pc[4]_i_5_n_0
    SLICE_X71Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.774 r  CONTROL_exa/pc[4]_i_2/O
                         net (fo=8196, routed)        6.067    20.842    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_29_29/A2
    SLICE_X34Y172        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.966 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.966    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_29_29/OD
    SLICE_X34Y172        MUXF7 (Prop_muxf7_I0_O)      0.241    21.207 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_29_29/F7.B/O
                         net (fo=1, routed)           0.000    21.207    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_29_29/O0
    SLICE_X34Y172        MUXF8 (Prop_muxf8_I0_O)      0.098    21.305 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_29_29/F8/O
                         net (fo=1, routed)           0.775    22.079    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_29_29_n_0
    SLICE_X31Y169        LUT6 (Prop_lut6_I1_O)        0.319    22.398 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    22.398    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_13_n_0
    SLICE_X31Y169        MUXF7 (Prop_muxf7_I0_O)      0.238    22.636 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    22.636    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_5_n_0
    SLICE_X31Y169        MUXF8 (Prop_muxf8_I0_O)      0.104    22.740 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, routed)           1.531    24.271    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X55Y159        LUT6 (Prop_lut6_I0_O)        0.316    24.587 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=1, routed)           3.515    28.102    CONTROL_exa/spo[29]
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    28.226 r  CONTROL_exa/reg_array_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           1.089    29.314    ID_exa/reg_array_reg_r2_0_31_24_29/DIC1
    SLICE_X70Y79         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.498    38.015    ID_exa/reg_array_reg_r2_0_31_24_29/WCLK
    SLICE_X70Y79         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.428    37.587    
                         clock uncertainty           -0.180    37.407    
    SLICE_X70Y79         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    37.158    ID_exa/reg_array_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         37.158    
                         arrival time                         -29.314    
  -------------------------------------------------------------------
                         slack                                  7.844    

Slack (MET) :             7.947ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        31.591ns  (logic 3.901ns (12.348%)  route 27.690ns (87.652%))
  Logic Levels:           20  (LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 38.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.610    -2.381    IF_exa/clk_out1
    SLICE_X55Y79         FDRE                                         r  IF_exa/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  IF_exa/pc_reg[6]/Q
                         net (fo=2914, routed)        3.378     1.417    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I1_O)        0.299     1.716 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_69/O
                         net (fo=6, routed)           1.749     3.464    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_69_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I5_O)        0.124     3.588 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_83/O
                         net (fo=1, routed)           0.729     4.318    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_83_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.442 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     4.442    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_33_n_0
    SLICE_X15Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     4.659 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.659    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_10_n_0
    SLICE_X15Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     4.753 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           1.479     6.231    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_2_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I1_O)        0.316     6.547 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=83, routed)          2.732     9.279    ID_exa/reg_array_reg_r1_0_31_24_29/ADDRB2
    SLICE_X70Y78         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     9.403 r  ID_exa/reg_array_reg_r1_0_31_24_29/RAMB_D1/O
                         net (fo=11, routed)          1.305    10.708    ID_exa/rdata10[27]
    SLICE_X77Y79         LUT6 (Prop_lut6_I0_O)        0.124    10.832 r  ID_exa/out_reg0_carry__5_i_1/O
                         net (fo=12, routed)          1.241    12.073    ID_exa/rD1[27]
    SLICE_X73Y75         LUT6 (Prop_lut6_I2_O)        0.124    12.197 f  ID_exa/dmem_i_155/O
                         net (fo=6, routed)           0.933    13.130    ID_exa/out_reg0_carry__0_i_12_0
    SLICE_X73Y68         LUT6 (Prop_lut6_I5_O)        0.124    13.254 f  ID_exa/dmem_i_128/O
                         net (fo=4, routed)           0.736    13.990    CONTROL_exa/pc[4]_i_2_1
    SLICE_X69Y69         LUT6 (Prop_lut6_I0_O)        0.124    14.114 f  CONTROL_exa/pc[4]_i_5/O
                         net (fo=1, routed)           0.536    14.650    CONTROL_exa/pc[4]_i_5_n_0
    SLICE_X71Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.774 r  CONTROL_exa/pc[4]_i_2/O
                         net (fo=8196, routed)        6.067    20.842    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_29_29/A2
    SLICE_X34Y172        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.966 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.966    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_29_29/OD
    SLICE_X34Y172        MUXF7 (Prop_muxf7_I0_O)      0.241    21.207 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_29_29/F7.B/O
                         net (fo=1, routed)           0.000    21.207    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_29_29/O0
    SLICE_X34Y172        MUXF8 (Prop_muxf8_I0_O)      0.098    21.305 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_29_29/F8/O
                         net (fo=1, routed)           0.775    22.079    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_29_29_n_0
    SLICE_X31Y169        LUT6 (Prop_lut6_I1_O)        0.319    22.398 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    22.398    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_13_n_0
    SLICE_X31Y169        MUXF7 (Prop_muxf7_I0_O)      0.238    22.636 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    22.636    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_5_n_0
    SLICE_X31Y169        MUXF8 (Prop_muxf8_I0_O)      0.104    22.740 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, routed)           1.531    24.271    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X55Y159        LUT6 (Prop_lut6_I0_O)        0.316    24.587 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=1, routed)           3.515    28.102    CONTROL_exa/spo[29]
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    28.226 r  CONTROL_exa/reg_array_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.984    29.210    ID_exa/reg_array_reg_r1_0_31_24_29/DIC1
    SLICE_X70Y78         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.497    38.014    ID_exa/reg_array_reg_r1_0_31_24_29/WCLK
    SLICE_X70Y78         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.428    37.586    
                         clock uncertainty           -0.180    37.406    
    SLICE_X70Y78         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    37.157    ID_exa/reg_array_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         37.157    
                         arrival time                         -29.210    
  -------------------------------------------------------------------
                         slack                                  7.947    

Slack (MET) :             8.066ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        31.556ns  (logic 4.073ns (12.907%)  route 27.483ns (87.093%))
  Logic Levels:           21  (LUT4=1 LUT5=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 38.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.610    -2.381    IF_exa/clk_out1
    SLICE_X55Y79         FDRE                                         r  IF_exa/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  IF_exa/pc_reg[6]/Q
                         net (fo=2914, routed)        3.378     1.417    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I1_O)        0.299     1.716 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_69/O
                         net (fo=6, routed)           1.749     3.464    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_69_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I5_O)        0.124     3.588 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_83/O
                         net (fo=1, routed)           0.729     4.318    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_83_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.442 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     4.442    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_33_n_0
    SLICE_X15Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     4.659 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.659    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_10_n_0
    SLICE_X15Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     4.753 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           1.479     6.231    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_2_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I1_O)        0.316     6.547 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=83, routed)          2.144     8.692    ID_exa/reg_array_reg_r1_0_31_30_31/ADDRA2
    SLICE_X66Y74         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     8.816 r  ID_exa/reg_array_reg_r1_0_31_30_31/RAMA_D1/O
                         net (fo=26, routed)          1.358    10.174    ID_exa/rdata10[31]
    SLICE_X77Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.298 f  ID_exa/out_reg0_carry__6_i_8/O
                         net (fo=21, routed)          0.990    11.288    CONTROL_exa/out_reg0_carry__6
    SLICE_X65Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.412 f  CONTROL_exa/waddr_tmp_carry_i_19/O
                         net (fo=11, routed)          0.828    12.241    ID_exa/dmem_i_122_0
    SLICE_X69Y71         LUT6 (Prop_lut6_I3_O)        0.124    12.365 f  ID_exa/dmem_i_170/O
                         net (fo=2, routed)           0.732    13.096    ID_exa/dmem_i_170_n_0
    SLICE_X68Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.220 f  ID_exa/dmem_i_105/O
                         net (fo=3, routed)           0.477    13.697    CONTROL_exa/reg_array_reg_r1_0_31_0_5_i_35_0
    SLICE_X65Y68         LUT4 (Prop_lut4_I3_O)        0.124    13.821 f  CONTROL_exa/dmem_i_112/O
                         net (fo=4, routed)           0.526    14.347    CONTROL_exa/dmem_i_112_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124    14.471 f  CONTROL_exa/dmem_i_61/O
                         net (fo=1, routed)           0.992    15.463    CONTROL_exa/dmem_i_61_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.587 r  CONTROL_exa/dmem_i_5/O
                         net (fo=12291, routed)       5.440    21.027    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30/A6
    SLICE_X60Y179        MUXF7 (Prop_muxf7_S_O)       0.292    21.319 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30/F7.A/O
                         net (fo=1, routed)           0.000    21.319    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30/O1
    SLICE_X60Y179        MUXF8 (Prop_muxf8_I1_O)      0.088    21.407 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30/F8/O
                         net (fo=1, routed)           0.777    22.184    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30_n_0
    SLICE_X59Y172        LUT6 (Prop_lut6_I0_O)        0.319    22.503 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    22.503    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_18_n_0
    SLICE_X59Y172        MUXF7 (Prop_muxf7_I1_O)      0.245    22.748 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    22.748    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_7_n_0
    SLICE_X59Y172        MUXF8 (Prop_muxf8_I0_O)      0.104    22.852 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_2/O
                         net (fo=1, routed)           1.580    24.432    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_2_n_0
    SLICE_X47Y159        LUT6 (Prop_lut6_I1_O)        0.316    24.748 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=1, routed)           3.363    28.111    CONTROL_exa/spo[30]
    SLICE_X67Y86         LUT6 (Prop_lut6_I1_O)        0.124    28.235 r  CONTROL_exa/reg_array_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.939    29.175    ID_exa/reg_array_reg_r1_0_31_30_31/DIA0
    SLICE_X66Y74         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.492    38.009    ID_exa/reg_array_reg_r1_0_31_30_31/WCLK
    SLICE_X66Y74         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.428    37.581    
                         clock uncertainty           -0.180    37.401    
    SLICE_X66Y74         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    37.240    ID_exa/reg_array_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         37.240    
                         arrival time                         -29.175    
  -------------------------------------------------------------------
                         slack                                  8.066    

Slack (MET) :             8.109ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        31.514ns  (logic 4.073ns (12.925%)  route 27.441ns (87.075%))
  Logic Levels:           21  (LUT4=1 LUT5=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 38.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.610    -2.381    IF_exa/clk_out1
    SLICE_X55Y79         FDRE                                         r  IF_exa/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  IF_exa/pc_reg[6]/Q
                         net (fo=2914, routed)        3.378     1.417    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I1_O)        0.299     1.716 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_69/O
                         net (fo=6, routed)           1.749     3.464    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_69_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I5_O)        0.124     3.588 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_83/O
                         net (fo=1, routed)           0.729     4.318    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_83_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.442 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     4.442    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_33_n_0
    SLICE_X15Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     4.659 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.659    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_10_n_0
    SLICE_X15Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     4.753 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           1.479     6.231    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_2_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I1_O)        0.316     6.547 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=83, routed)          2.144     8.692    ID_exa/reg_array_reg_r1_0_31_30_31/ADDRA2
    SLICE_X66Y74         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     8.816 r  ID_exa/reg_array_reg_r1_0_31_30_31/RAMA_D1/O
                         net (fo=26, routed)          1.358    10.174    ID_exa/rdata10[31]
    SLICE_X77Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.298 f  ID_exa/out_reg0_carry__6_i_8/O
                         net (fo=21, routed)          0.990    11.288    CONTROL_exa/out_reg0_carry__6
    SLICE_X65Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.412 f  CONTROL_exa/waddr_tmp_carry_i_19/O
                         net (fo=11, routed)          0.828    12.241    ID_exa/dmem_i_122_0
    SLICE_X69Y71         LUT6 (Prop_lut6_I3_O)        0.124    12.365 f  ID_exa/dmem_i_170/O
                         net (fo=2, routed)           0.732    13.096    ID_exa/dmem_i_170_n_0
    SLICE_X68Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.220 f  ID_exa/dmem_i_105/O
                         net (fo=3, routed)           0.477    13.697    CONTROL_exa/reg_array_reg_r1_0_31_0_5_i_35_0
    SLICE_X65Y68         LUT4 (Prop_lut4_I3_O)        0.124    13.821 f  CONTROL_exa/dmem_i_112/O
                         net (fo=4, routed)           0.526    14.347    CONTROL_exa/dmem_i_112_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124    14.471 f  CONTROL_exa/dmem_i_61/O
                         net (fo=1, routed)           0.992    15.463    CONTROL_exa/dmem_i_61_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.587 r  CONTROL_exa/dmem_i_5/O
                         net (fo=12291, routed)       5.440    21.027    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30/A6
    SLICE_X60Y179        MUXF7 (Prop_muxf7_S_O)       0.292    21.319 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30/F7.A/O
                         net (fo=1, routed)           0.000    21.319    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30/O1
    SLICE_X60Y179        MUXF8 (Prop_muxf8_I1_O)      0.088    21.407 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30/F8/O
                         net (fo=1, routed)           0.777    22.184    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30_n_0
    SLICE_X59Y172        LUT6 (Prop_lut6_I0_O)        0.319    22.503 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    22.503    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_18_n_0
    SLICE_X59Y172        MUXF7 (Prop_muxf7_I1_O)      0.245    22.748 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    22.748    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_7_n_0
    SLICE_X59Y172        MUXF8 (Prop_muxf8_I0_O)      0.104    22.852 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_2/O
                         net (fo=1, routed)           1.580    24.432    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_2_n_0
    SLICE_X47Y159        LUT6 (Prop_lut6_I1_O)        0.316    24.748 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=1, routed)           3.363    28.111    CONTROL_exa/spo[30]
    SLICE_X67Y86         LUT6 (Prop_lut6_I1_O)        0.124    28.235 r  CONTROL_exa/reg_array_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.897    29.133    ID_exa/reg_array_reg_r2_0_31_30_31/DIA0
    SLICE_X62Y76         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.493    38.010    ID_exa/reg_array_reg_r2_0_31_30_31/WCLK
    SLICE_X62Y76         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.428    37.582    
                         clock uncertainty           -0.180    37.402    
    SLICE_X62Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    37.241    ID_exa/reg_array_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                         -29.133    
  -------------------------------------------------------------------
                         slack                                  8.109    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        31.402ns  (logic 6.040ns (19.235%)  route 25.362ns (80.765%))
  Logic Levels:           20  (LUT3=1 LUT6=13 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 38.013 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.375ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.616    -2.375    IF_exa/clk_out1
    SLICE_X58Y80         FDRE                                         r  IF_exa/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.518    -1.857 f  IF_exa/pc_reg[15]/Q
                         net (fo=2339, routed)        2.985     1.128    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[13]
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.252 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_110/O
                         net (fo=3, routed)           1.003     2.255    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_110_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.379 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_49/O
                         net (fo=1, routed)           0.667     3.045    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_49_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.169 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_16/O
                         net (fo=1, routed)           1.239     4.409    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_16_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.124     4.533 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_4/O
                         net (fo=1, routed)           0.913     5.446    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_4_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.570 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0/O
                         net (fo=77, routed)          2.392     7.962    ID_exa/reg_array_reg_r2_0_31_0_5/ADDRB2
    SLICE_X62Y73         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.112 f  ID_exa/reg_array_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           1.254     9.366    ID_exa/rdata20_0[2]
    SLICE_X61Y76         LUT6 (Prop_lut6_I5_O)        0.348     9.714 r  ID_exa/out_reg0_carry_i_17/O
                         net (fo=1, routed)           0.687    10.401    CONTROL_exa/out_reg0_carry_i_6
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.525 r  CONTROL_exa/out_reg0_carry_i_11/O
                         net (fo=123, routed)         1.967    12.493    CONTROL_exa/pc_reg[0]_3
    SLICE_X72Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.617 f  CONTROL_exa/dmem_i_187/O
                         net (fo=4, routed)           0.850    13.466    CONTROL_exa/dmem_i_187_n_0
    SLICE_X73Y74         LUT3 (Prop_lut3_I0_O)        0.150    13.616 f  CONTROL_exa/dmem_i_134/O
                         net (fo=3, routed)           0.677    14.294    CONTROL_exa/dmem_i_134_n_0
    SLICE_X71Y71         LUT6 (Prop_lut6_I0_O)        0.332    14.626 f  CONTROL_exa/dmem_i_78/O
                         net (fo=2, routed)           0.697    15.322    CONTROL_exa/dmem_i_78_n_0
    SLICE_X71Y74         LUT6 (Prop_lut6_I3_O)        0.124    15.446 r  CONTROL_exa/dmem_i_10/O
                         net (fo=8194, routed)        4.112    19.558    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_22_22/A1
    SLICE_X30Y154        RAMS64E (Prop_rams64e_ADR1_O)
                                                      2.183    21.741 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    21.741    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_22_22/OA
    SLICE_X30Y154        MUXF7 (Prop_muxf7_I1_O)      0.214    21.955 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_22_22/F7.A/O
                         net (fo=1, routed)           0.000    21.955    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_22_22/O1
    SLICE_X30Y154        MUXF8 (Prop_muxf8_I1_O)      0.088    22.043 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_22_22/F8/O
                         net (fo=1, routed)           1.120    23.163    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_22_22_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I0_O)        0.319    23.482 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    23.482    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_15_n_0
    SLICE_X31Y144        MUXF7 (Prop_muxf7_I0_O)      0.212    23.694 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    23.694    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_6_n_0
    SLICE_X31Y144        MUXF8 (Prop_muxf8_I1_O)      0.094    23.788 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, routed)           1.386    25.174    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_1_n_0
    SLICE_X53Y137        LUT6 (Prop_lut6_I0_O)        0.316    25.490 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=1, routed)           2.510    27.999    CONTROL_exa/spo[22]
    SLICE_X59Y86         LUT6 (Prop_lut6_I1_O)        0.124    28.123 r  CONTROL_exa/reg_array_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.904    29.027    ID_exa/reg_array_reg_r1_0_31_18_23/DIC0
    SLICE_X62Y78         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.496    38.013    ID_exa/reg_array_reg_r1_0_31_18_23/WCLK
    SLICE_X62Y78         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.428    37.585    
                         clock uncertainty           -0.180    37.405    
    SLICE_X62Y78         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    37.230    ID_exa/reg_array_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                         -29.027    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        31.297ns  (logic 5.677ns (18.138%)  route 25.620ns (81.862%))
  Logic Levels:           20  (LUT3=1 LUT6=13 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 38.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.375ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.616    -2.375    IF_exa/clk_out1
    SLICE_X58Y80         FDRE                                         r  IF_exa/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.518    -1.857 f  IF_exa/pc_reg[15]/Q
                         net (fo=2339, routed)        2.985     1.128    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[13]
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.252 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_110/O
                         net (fo=3, routed)           1.003     2.255    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_110_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.379 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_49/O
                         net (fo=1, routed)           0.667     3.045    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_49_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.169 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_16/O
                         net (fo=1, routed)           1.239     4.409    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_16_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.124     4.533 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_4/O
                         net (fo=1, routed)           0.913     5.446    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_4_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.570 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0/O
                         net (fo=77, routed)          2.392     7.962    ID_exa/reg_array_reg_r2_0_31_0_5/ADDRB2
    SLICE_X62Y73         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.112 f  ID_exa/reg_array_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           1.254     9.366    ID_exa/rdata20_0[2]
    SLICE_X61Y76         LUT6 (Prop_lut6_I5_O)        0.348     9.714 r  ID_exa/out_reg0_carry_i_17/O
                         net (fo=1, routed)           0.687    10.401    CONTROL_exa/out_reg0_carry_i_6
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.525 r  CONTROL_exa/out_reg0_carry_i_11/O
                         net (fo=123, routed)         1.967    12.493    CONTROL_exa/pc_reg[0]_3
    SLICE_X72Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.617 f  CONTROL_exa/dmem_i_187/O
                         net (fo=4, routed)           0.850    13.466    CONTROL_exa/dmem_i_187_n_0
    SLICE_X73Y74         LUT3 (Prop_lut3_I0_O)        0.150    13.616 f  CONTROL_exa/dmem_i_134/O
                         net (fo=3, routed)           0.677    14.294    CONTROL_exa/dmem_i_134_n_0
    SLICE_X71Y71         LUT6 (Prop_lut6_I0_O)        0.332    14.626 f  CONTROL_exa/dmem_i_78/O
                         net (fo=2, routed)           0.697    15.322    CONTROL_exa/dmem_i_78_n_0
    SLICE_X71Y74         LUT6 (Prop_lut6_I3_O)        0.124    15.446 r  CONTROL_exa/dmem_i_10/O
                         net (fo=8194, routed)        4.158    19.604    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_31_31/A1
    SLICE_X30Y155        RAMS64E (Prop_rams64e_ADR1_O)
                                                      1.784    21.388 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    21.388    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_31_31/OA
    SLICE_X30Y155        MUXF7 (Prop_muxf7_I1_O)      0.214    21.602 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_31_31/F7.A/O
                         net (fo=1, routed)           0.000    21.602    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_31_31/O1
    SLICE_X30Y155        MUXF8 (Prop_muxf8_I1_O)      0.088    21.690 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_31_31/F8/O
                         net (fo=1, routed)           0.836    22.525    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_31_31_n_0
    SLICE_X35Y150        LUT6 (Prop_lut6_I0_O)        0.319    22.844 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    22.844    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_17_n_0
    SLICE_X35Y150        MUXF7 (Prop_muxf7_I0_O)      0.238    23.082 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    23.082    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_7_n_0
    SLICE_X35Y150        MUXF8 (Prop_muxf8_I0_O)      0.104    23.186 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_2/O
                         net (fo=1, routed)           1.093    24.279    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_2_n_0
    SLICE_X53Y150        LUT6 (Prop_lut6_I1_O)        0.316    24.595 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=1, routed)           3.168    27.763    CONTROL_exa/spo[31]
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.124    27.887 r  CONTROL_exa/reg_array_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           1.035    28.922    ID_exa/reg_array_reg_r2_0_31_30_31/DIA1
    SLICE_X62Y76         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.493    38.010    ID_exa/reg_array_reg_r2_0_31_30_31/WCLK
    SLICE_X62Y76         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.428    37.582    
                         clock uncertainty           -0.180    37.402    
    SLICE_X62Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    37.144    ID_exa/reg_array_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         37.144    
                         arrival time                         -28.922    
  -------------------------------------------------------------------
                         slack                                  8.223    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        31.230ns  (logic 5.677ns (18.177%)  route 25.553ns (81.823%))
  Logic Levels:           20  (LUT3=1 LUT6=13 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 38.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.375ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.616    -2.375    IF_exa/clk_out1
    SLICE_X58Y80         FDRE                                         r  IF_exa/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.518    -1.857 f  IF_exa/pc_reg[15]/Q
                         net (fo=2339, routed)        2.985     1.128    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[13]
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.252 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_110/O
                         net (fo=3, routed)           1.003     2.255    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_110_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.379 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_49/O
                         net (fo=1, routed)           0.667     3.045    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_49_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.169 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_16/O
                         net (fo=1, routed)           1.239     4.409    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_16_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.124     4.533 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_4/O
                         net (fo=1, routed)           0.913     5.446    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_4_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.570 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0/O
                         net (fo=77, routed)          2.392     7.962    ID_exa/reg_array_reg_r2_0_31_0_5/ADDRB2
    SLICE_X62Y73         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.112 f  ID_exa/reg_array_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           1.254     9.366    ID_exa/rdata20_0[2]
    SLICE_X61Y76         LUT6 (Prop_lut6_I5_O)        0.348     9.714 r  ID_exa/out_reg0_carry_i_17/O
                         net (fo=1, routed)           0.687    10.401    CONTROL_exa/out_reg0_carry_i_6
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.525 r  CONTROL_exa/out_reg0_carry_i_11/O
                         net (fo=123, routed)         1.967    12.493    CONTROL_exa/pc_reg[0]_3
    SLICE_X72Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.617 f  CONTROL_exa/dmem_i_187/O
                         net (fo=4, routed)           0.850    13.466    CONTROL_exa/dmem_i_187_n_0
    SLICE_X73Y74         LUT3 (Prop_lut3_I0_O)        0.150    13.616 f  CONTROL_exa/dmem_i_134/O
                         net (fo=3, routed)           0.677    14.294    CONTROL_exa/dmem_i_134_n_0
    SLICE_X71Y71         LUT6 (Prop_lut6_I0_O)        0.332    14.626 f  CONTROL_exa/dmem_i_78/O
                         net (fo=2, routed)           0.697    15.322    CONTROL_exa/dmem_i_78_n_0
    SLICE_X71Y74         LUT6 (Prop_lut6_I3_O)        0.124    15.446 r  CONTROL_exa/dmem_i_10/O
                         net (fo=8194, routed)        4.158    19.604    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_31_31/A1
    SLICE_X30Y155        RAMS64E (Prop_rams64e_ADR1_O)
                                                      1.784    21.388 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    21.388    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_31_31/OA
    SLICE_X30Y155        MUXF7 (Prop_muxf7_I1_O)      0.214    21.602 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_31_31/F7.A/O
                         net (fo=1, routed)           0.000    21.602    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_31_31/O1
    SLICE_X30Y155        MUXF8 (Prop_muxf8_I1_O)      0.088    21.690 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_31_31/F8/O
                         net (fo=1, routed)           0.836    22.525    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_31_31_n_0
    SLICE_X35Y150        LUT6 (Prop_lut6_I0_O)        0.319    22.844 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    22.844    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_17_n_0
    SLICE_X35Y150        MUXF7 (Prop_muxf7_I0_O)      0.238    23.082 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    23.082    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_7_n_0
    SLICE_X35Y150        MUXF8 (Prop_muxf8_I0_O)      0.104    23.186 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_2/O
                         net (fo=1, routed)           1.093    24.279    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_2_n_0
    SLICE_X53Y150        LUT6 (Prop_lut6_I1_O)        0.316    24.595 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=1, routed)           3.168    27.763    CONTROL_exa/spo[31]
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.124    27.887 r  CONTROL_exa/reg_array_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.968    28.855    ID_exa/reg_array_reg_r1_0_31_30_31/DIA1
    SLICE_X66Y74         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.492    38.009    ID_exa/reg_array_reg_r1_0_31_30_31/WCLK
    SLICE_X66Y74         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.428    37.581    
                         clock uncertainty           -0.180    37.401    
    SLICE_X66Y74         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    37.143    ID_exa/reg_array_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         37.143    
                         arrival time                         -28.855    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        31.240ns  (logic 4.035ns (12.916%)  route 27.205ns (87.084%))
  Logic Levels:           21  (LUT4=1 LUT5=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 38.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.610    -2.381    IF_exa/clk_out1
    SLICE_X55Y79         FDRE                                         r  IF_exa/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  IF_exa/pc_reg[6]/Q
                         net (fo=2914, routed)        3.378     1.417    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I1_O)        0.299     1.716 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_69/O
                         net (fo=6, routed)           1.749     3.464    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_69_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I5_O)        0.124     3.588 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_83/O
                         net (fo=1, routed)           0.729     4.318    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_83_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.442 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     4.442    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_33_n_0
    SLICE_X15Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     4.659 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.659    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_10_n_0
    SLICE_X15Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     4.753 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           1.479     6.231    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_2_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I1_O)        0.316     6.547 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=83, routed)          2.144     8.692    ID_exa/reg_array_reg_r1_0_31_30_31/ADDRA2
    SLICE_X66Y74         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     8.816 r  ID_exa/reg_array_reg_r1_0_31_30_31/RAMA_D1/O
                         net (fo=26, routed)          1.358    10.174    ID_exa/rdata10[31]
    SLICE_X77Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.298 f  ID_exa/out_reg0_carry__6_i_8/O
                         net (fo=21, routed)          0.990    11.288    CONTROL_exa/out_reg0_carry__6
    SLICE_X65Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.412 f  CONTROL_exa/waddr_tmp_carry_i_19/O
                         net (fo=11, routed)          0.828    12.241    ID_exa/dmem_i_122_0
    SLICE_X69Y71         LUT6 (Prop_lut6_I3_O)        0.124    12.365 f  ID_exa/dmem_i_170/O
                         net (fo=2, routed)           0.732    13.096    ID_exa/dmem_i_170_n_0
    SLICE_X68Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.220 f  ID_exa/dmem_i_105/O
                         net (fo=3, routed)           0.477    13.697    CONTROL_exa/reg_array_reg_r1_0_31_0_5_i_35_0
    SLICE_X65Y68         LUT4 (Prop_lut4_I3_O)        0.124    13.821 f  CONTROL_exa/dmem_i_112/O
                         net (fo=4, routed)           0.526    14.347    CONTROL_exa/dmem_i_112_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124    14.471 f  CONTROL_exa/dmem_i_61/O
                         net (fo=1, routed)           0.992    15.463    CONTROL_exa/dmem_i_61_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.587 r  CONTROL_exa/dmem_i_5/O
                         net (fo=12291, routed)       5.363    20.950    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_27_27/A6
    SLICE_X62Y181        MUXF7 (Prop_muxf7_S_O)       0.292    21.242 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_27_27/F7.A/O
                         net (fo=1, routed)           0.000    21.242    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_27_27/O1
    SLICE_X62Y181        MUXF8 (Prop_muxf8_I1_O)      0.088    21.330 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_27_27/F8/O
                         net (fo=1, routed)           0.921    22.251    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_27_27_n_0
    SLICE_X63Y176        LUT6 (Prop_lut6_I0_O)        0.319    22.570 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.570    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_24_n_0
    SLICE_X63Y176        MUXF7 (Prop_muxf7_I1_O)      0.217    22.787 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.787    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_10_n_0
    SLICE_X63Y176        MUXF8 (Prop_muxf8_I1_O)      0.094    22.881 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           1.748    24.628    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X68Y149        LUT6 (Prop_lut6_I3_O)        0.316    24.944 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=1, routed)           2.924    27.868    CONTROL_exa/spo[27]
    SLICE_X68Y84         LUT6 (Prop_lut6_I1_O)        0.124    27.992 r  CONTROL_exa/reg_array_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.867    28.859    ID_exa/reg_array_reg_r1_0_31_24_29/DIB1
    SLICE_X70Y78         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.497    38.014    ID_exa/reg_array_reg_r1_0_31_24_29/WCLK
    SLICE_X70Y78         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.428    37.586    
                         clock uncertainty           -0.180    37.406    
    SLICE_X70Y78         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    37.178    ID_exa/reg_array_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         37.178    
                         arrival time                         -28.860    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.441ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        31.179ns  (logic 6.040ns (19.373%)  route 25.139ns (80.627%))
  Logic Levels:           20  (LUT3=1 LUT6=13 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 38.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.375ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.616    -2.375    IF_exa/clk_out1
    SLICE_X58Y80         FDRE                                         r  IF_exa/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.518    -1.857 f  IF_exa/pc_reg[15]/Q
                         net (fo=2339, routed)        2.985     1.128    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[13]
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.252 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_110/O
                         net (fo=3, routed)           1.003     2.255    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_110_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.379 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_49/O
                         net (fo=1, routed)           0.667     3.045    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_49_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.169 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_16/O
                         net (fo=1, routed)           1.239     4.409    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_16_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.124     4.533 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_4/O
                         net (fo=1, routed)           0.913     5.446    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0_i_4_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.570 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0/O
                         net (fo=77, routed)          2.392     7.962    ID_exa/reg_array_reg_r2_0_31_0_5/ADDRB2
    SLICE_X62Y73         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.112 f  ID_exa/reg_array_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           1.254     9.366    ID_exa/rdata20_0[2]
    SLICE_X61Y76         LUT6 (Prop_lut6_I5_O)        0.348     9.714 r  ID_exa/out_reg0_carry_i_17/O
                         net (fo=1, routed)           0.687    10.401    CONTROL_exa/out_reg0_carry_i_6
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.525 r  CONTROL_exa/out_reg0_carry_i_11/O
                         net (fo=123, routed)         1.967    12.493    CONTROL_exa/pc_reg[0]_3
    SLICE_X72Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.617 f  CONTROL_exa/dmem_i_187/O
                         net (fo=4, routed)           0.850    13.466    CONTROL_exa/dmem_i_187_n_0
    SLICE_X73Y74         LUT3 (Prop_lut3_I0_O)        0.150    13.616 f  CONTROL_exa/dmem_i_134/O
                         net (fo=3, routed)           0.677    14.294    CONTROL_exa/dmem_i_134_n_0
    SLICE_X71Y71         LUT6 (Prop_lut6_I0_O)        0.332    14.626 f  CONTROL_exa/dmem_i_78/O
                         net (fo=2, routed)           0.697    15.322    CONTROL_exa/dmem_i_78_n_0
    SLICE_X71Y74         LUT6 (Prop_lut6_I3_O)        0.124    15.446 r  CONTROL_exa/dmem_i_10/O
                         net (fo=8194, routed)        4.112    19.558    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_22_22/A1
    SLICE_X30Y154        RAMS64E (Prop_rams64e_ADR1_O)
                                                      2.183    21.741 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    21.741    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_22_22/OA
    SLICE_X30Y154        MUXF7 (Prop_muxf7_I1_O)      0.214    21.955 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_22_22/F7.A/O
                         net (fo=1, routed)           0.000    21.955    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_22_22/O1
    SLICE_X30Y154        MUXF8 (Prop_muxf8_I1_O)      0.088    22.043 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_22_22/F8/O
                         net (fo=1, routed)           1.120    23.163    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_22_22_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I0_O)        0.319    23.482 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    23.482    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_15_n_0
    SLICE_X31Y144        MUXF7 (Prop_muxf7_I0_O)      0.212    23.694 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    23.694    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_6_n_0
    SLICE_X31Y144        MUXF8 (Prop_muxf8_I1_O)      0.094    23.788 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, routed)           1.386    25.174    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_1_n_0
    SLICE_X53Y137        LUT6 (Prop_lut6_I0_O)        0.316    25.490 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=1, routed)           2.510    27.999    CONTROL_exa/spo[22]
    SLICE_X59Y86         LUT6 (Prop_lut6_I1_O)        0.124    28.123 r  CONTROL_exa/reg_array_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.681    28.804    ID_exa/reg_array_reg_r2_0_31_18_23/DIC0
    SLICE_X60Y78         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.494    38.011    ID_exa/reg_array_reg_r2_0_31_18_23/WCLK
    SLICE_X60Y78         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.411    37.600    
                         clock uncertainty           -0.180    37.420    
    SLICE_X60Y78         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    37.245    ID_exa/reg_array_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         37.245    
                         arrival time                         -28.804    
  -------------------------------------------------------------------
                         slack                                  8.441    

Slack (MET) :             8.461ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        31.100ns  (logic 4.035ns (12.974%)  route 27.065ns (87.026%))
  Logic Levels:           21  (LUT4=1 LUT5=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.610    -2.381    IF_exa/clk_out1
    SLICE_X55Y79         FDRE                                         r  IF_exa/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  IF_exa/pc_reg[6]/Q
                         net (fo=2914, routed)        3.378     1.417    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I1_O)        0.299     1.716 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_69/O
                         net (fo=6, routed)           1.749     3.464    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_69_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I5_O)        0.124     3.588 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_83/O
                         net (fo=1, routed)           0.729     4.318    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_83_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.442 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     4.442    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_33_n_0
    SLICE_X15Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     4.659 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.659    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_10_n_0
    SLICE_X15Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     4.753 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           1.479     6.231    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_2_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I1_O)        0.316     6.547 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=83, routed)          2.144     8.692    ID_exa/reg_array_reg_r1_0_31_30_31/ADDRA2
    SLICE_X66Y74         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     8.816 r  ID_exa/reg_array_reg_r1_0_31_30_31/RAMA_D1/O
                         net (fo=26, routed)          1.358    10.174    ID_exa/rdata10[31]
    SLICE_X77Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.298 f  ID_exa/out_reg0_carry__6_i_8/O
                         net (fo=21, routed)          0.990    11.288    CONTROL_exa/out_reg0_carry__6
    SLICE_X65Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.412 f  CONTROL_exa/waddr_tmp_carry_i_19/O
                         net (fo=11, routed)          0.828    12.241    ID_exa/dmem_i_122_0
    SLICE_X69Y71         LUT6 (Prop_lut6_I3_O)        0.124    12.365 f  ID_exa/dmem_i_170/O
                         net (fo=2, routed)           0.732    13.096    ID_exa/dmem_i_170_n_0
    SLICE_X68Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.220 f  ID_exa/dmem_i_105/O
                         net (fo=3, routed)           0.477    13.697    CONTROL_exa/reg_array_reg_r1_0_31_0_5_i_35_0
    SLICE_X65Y68         LUT4 (Prop_lut4_I3_O)        0.124    13.821 f  CONTROL_exa/dmem_i_112/O
                         net (fo=4, routed)           0.526    14.347    CONTROL_exa/dmem_i_112_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124    14.471 f  CONTROL_exa/dmem_i_61/O
                         net (fo=1, routed)           0.992    15.463    CONTROL_exa/dmem_i_61_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.587 r  CONTROL_exa/dmem_i_5/O
                         net (fo=12291, routed)       5.363    20.950    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_27_27/A6
    SLICE_X62Y181        MUXF7 (Prop_muxf7_S_O)       0.292    21.242 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_27_27/F7.A/O
                         net (fo=1, routed)           0.000    21.242    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_27_27/O1
    SLICE_X62Y181        MUXF8 (Prop_muxf8_I1_O)      0.088    21.330 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_27_27/F8/O
                         net (fo=1, routed)           0.921    22.251    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_27_27_n_0
    SLICE_X63Y176        LUT6 (Prop_lut6_I0_O)        0.319    22.570 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.570    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_24_n_0
    SLICE_X63Y176        MUXF7 (Prop_muxf7_I1_O)      0.217    22.787 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.787    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_10_n_0
    SLICE_X63Y176        MUXF8 (Prop_muxf8_I1_O)      0.094    22.881 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           1.748    24.628    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X68Y149        LUT6 (Prop_lut6_I3_O)        0.316    24.944 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=1, routed)           2.924    27.868    CONTROL_exa/spo[27]
    SLICE_X68Y84         LUT6 (Prop_lut6_I1_O)        0.124    27.992 r  CONTROL_exa/reg_array_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.726    28.719    ID_exa/reg_array_reg_r2_0_31_24_29/DIB1
    SLICE_X70Y79         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        1.498    38.015    ID_exa/reg_array_reg_r2_0_31_24_29/WCLK
    SLICE_X70Y79         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.428    37.587    
                         clock uncertainty           -0.180    37.407    
    SLICE_X70Y79         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    37.179    ID_exa/reg_array_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         37.179    
                         arrival time                         -28.719    
  -------------------------------------------------------------------
                         slack                                  8.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.675%)  route 0.221ns (54.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.559    -0.492    mem_or_io/led_dis/clk_out1
    SLICE_X51Y111        FDRE                                         r  mem_or_io/led_dis/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  mem_or_io/led_dis/counter_reg[1]/Q
                         net (fo=17, routed)          0.221    -0.129    mem_or_io/led_dis/counter[1]
    SLICE_X53Y109        LUT6 (Prop_lut6_I4_O)        0.045    -0.084 r  mem_or_io/led_dis/led[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    mem_or_io/led_dis/led[5]
    SLICE_X53Y109        FDRE                                         r  mem_or_io/led_dis/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.828    -0.262    mem_or_io/led_dis/clk_out1
    SLICE_X53Y109        FDRE                                         r  mem_or_io/led_dis/led_reg[5]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.091    -0.136    mem_or_io/led_dis/led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.922%)  route 0.269ns (59.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.559    -0.492    mem_or_io/led_dis/clk_out1
    SLICE_X51Y111        FDRE                                         r  mem_or_io/led_dis/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  mem_or_io/led_dis/counter_reg[1]/Q
                         net (fo=17, routed)          0.269    -0.082    mem_or_io/led_dis/counter[1]
    SLICE_X53Y108        LUT6 (Prop_lut6_I4_O)        0.045    -0.037 r  mem_or_io/led_dis/led[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.037    mem_or_io/led_dis/led[7]
    SLICE_X53Y108        FDRE                                         r  mem_or_io/led_dis/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.828    -0.262    mem_or_io/led_dis/clk_out1
    SLICE_X53Y108        FDRE                                         r  mem_or_io/led_dis/led_reg[7]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X53Y108        FDRE (Hold_fdre_C_D)         0.092    -0.135    mem_or_io/led_dis/led_reg[7]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.181%)  route 0.277ns (59.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.559    -0.492    mem_or_io/led_dis/clk_out1
    SLICE_X51Y111        FDRE                                         r  mem_or_io/led_dis/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  mem_or_io/led_dis/counter_reg[1]/Q
                         net (fo=17, routed)          0.277    -0.074    mem_or_io/led_dis/counter[1]
    SLICE_X52Y108        LUT6 (Prop_lut6_I4_O)        0.045    -0.029 r  mem_or_io/led_dis/led[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    mem_or_io/led_dis/led[6]
    SLICE_X52Y108        FDRE                                         r  mem_or_io/led_dis/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.828    -0.262    mem_or_io/led_dis/clk_out1
    SLICE_X52Y108        FDRE                                         r  mem_or_io/led_dis/led_reg[6]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X52Y108        FDRE (Hold_fdre_C_D)         0.092    -0.135    mem_or_io/led_dis/led_reg[6]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.549%)  route 0.284ns (60.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.559    -0.492    mem_or_io/led_dis/clk_out1
    SLICE_X51Y111        FDRE                                         r  mem_or_io/led_dis/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  mem_or_io/led_dis/counter_reg[1]/Q
                         net (fo=17, routed)          0.284    -0.066    mem_or_io/led_dis/counter[1]
    SLICE_X53Y108        LUT6 (Prop_lut6_I4_O)        0.045    -0.021 r  mem_or_io/led_dis/led[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    mem_or_io/led_dis/led[3]
    SLICE_X53Y108        FDRE                                         r  mem_or_io/led_dis/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.828    -0.262    mem_or_io/led_dis/clk_out1
    SLICE_X53Y108        FDRE                                         r  mem_or_io/led_dis/led_reg[3]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X53Y108        FDRE (Hold_fdre_C_D)         0.092    -0.135    mem_or_io/led_dis/led_reg[3]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.425%)  route 0.298ns (61.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.559    -0.492    mem_or_io/led_dis/clk_out1
    SLICE_X51Y111        FDRE                                         r  mem_or_io/led_dis/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  mem_or_io/led_dis/counter_reg[1]/Q
                         net (fo=17, routed)          0.298    -0.052    mem_or_io/led_dis/counter[1]
    SLICE_X52Y108        LUT6 (Prop_lut6_I4_O)        0.045    -0.007 r  mem_or_io/led_dis/led[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    mem_or_io/led_dis/led[4]
    SLICE_X52Y108        FDRE                                         r  mem_or_io/led_dis/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.828    -0.262    mem_or_io/led_dis/clk_out1
    SLICE_X52Y108        FDRE                                         r  mem_or_io/led_dis/led_reg[4]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X52Y108        FDRE (Hold_fdre_C_D)         0.091    -0.136    mem_or_io/led_dis/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.559    -0.492    mem_or_io/led_dis/clk_out1
    SLICE_X51Y111        FDRE                                         r  mem_or_io/led_dis/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  mem_or_io/led_dis/counter_reg[1]/Q
                         net (fo=17, routed)          0.181    -0.170    mem_or_io/led_dis/counter[1]
    SLICE_X51Y111        LUT4 (Prop_lut4_I0_O)        0.042    -0.128 r  mem_or_io/led_dis/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    mem_or_io/led_dis/counter[2]_i_1_n_0
    SLICE_X51Y111        FDRE                                         r  mem_or_io/led_dis/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.829    -0.262    mem_or_io/led_dis/clk_out1
    SLICE_X51Y111        FDRE                                         r  mem_or_io/led_dis/counter_reg[2]/C
                         clock pessimism             -0.229    -0.492    
    SLICE_X51Y111        FDRE (Hold_fdre_C_D)         0.107    -0.385    mem_or_io/led_dis/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.227ns (36.310%)  route 0.398ns (63.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.559    -0.492    mem_or_io/led_dis/clk_out1
    SLICE_X51Y111        FDRE                                         r  mem_or_io/led_dis/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.128    -0.364 r  mem_or_io/led_dis/counter_reg[2]/Q
                         net (fo=15, routed)          0.398     0.035    mem_or_io/led_dis/counter[2]
    SLICE_X53Y108        LUT6 (Prop_lut6_I2_O)        0.099     0.134 r  mem_or_io/led_dis/led[1]_i_1/O
                         net (fo=1, routed)           0.000     0.134    mem_or_io/led_dis/led[1]
    SLICE_X53Y108        FDRE                                         r  mem_or_io/led_dis/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.828    -0.262    mem_or_io/led_dis/clk_out1
    SLICE_X53Y108        FDRE                                         r  mem_or_io/led_dis/led_reg[1]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X53Y108        FDRE (Hold_fdre_C_D)         0.092    -0.135    mem_or_io/led_dis/led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.782%)  route 0.439ns (70.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.559    -0.492    mem_or_io/led_dis/clk_out1
    SLICE_X51Y111        FDRE                                         r  mem_or_io/led_dis/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  mem_or_io/led_dis/counter_reg[1]/Q
                         net (fo=17, routed)          0.439     0.088    mem_or_io/led_dis/counter[1]
    SLICE_X53Y108        LUT6 (Prop_lut6_I4_O)        0.045     0.133 r  mem_or_io/led_dis/led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.133    mem_or_io/led_dis/led[2]
    SLICE_X53Y108        FDRE                                         r  mem_or_io/led_dis/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.828    -0.262    mem_or_io/led_dis/clk_out1
    SLICE_X53Y108        FDRE                                         r  mem_or_io/led_dis/led_reg[2]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X53Y108        FDRE (Hold_fdre_C_D)         0.091    -0.136    mem_or_io/led_dis/led_reg[2]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 IF_exa/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IF_exa/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.841%)  route 0.180ns (49.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.552    -0.499    IF_exa/clk_out1
    SLICE_X61Y76         FDRE                                         r  IF_exa/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  IF_exa/pc_reg[0]/Q
                         net (fo=6, routed)           0.180    -0.178    CONTROL_exa/Bimm[0]
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.133 r  CONTROL_exa/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    IF_exa/npc[0]
    SLICE_X61Y76         FDRE                                         r  IF_exa/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.820    -0.271    IF_exa/clk_out1
    SLICE_X61Y76         FDRE                                         r  IF_exa/pc_reg[0]/C
                         clock pessimism             -0.227    -0.499    
    SLICE_X61Y76         FDRE (Hold_fdre_C_D)         0.092    -0.407    IF_exa/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.559    -0.492    mem_or_io/led_dis/clk_out1
    SLICE_X51Y111        FDRE                                         r  mem_or_io/led_dis/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  mem_or_io/led_dis/counter_reg[1]/Q
                         net (fo=17, routed)          0.181    -0.170    mem_or_io/led_dis/counter[1]
    SLICE_X51Y111        LUT3 (Prop_lut3_I2_O)        0.045    -0.125 r  mem_or_io/led_dis/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    mem_or_io/led_dis/counter[1]_i_1_n_0
    SLICE_X51Y111        FDRE                                         r  mem_or_io/led_dis/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8384, routed)        0.829    -0.262    mem_or_io/led_dis/clk_out1
    SLICE_X51Y111        FDRE                                         r  mem_or_io/led_dis/counter_reg[1]/C
                         clock pessimism             -0.229    -0.492    
    SLICE_X51Y111        FDRE (Hold_fdre_C_D)         0.091    -0.401    mem_or_io/led_dis/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_WIZ/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   CLK_WIZ/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X61Y76    IF_exa/pc_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X57Y79    IF_exa/pc_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X65Y80    IF_exa/pc_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X55Y80    IF_exa/pc_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X65Y81    IF_exa/pc_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X63Y77    IF_exa/pc_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X58Y80    IF_exa/pc_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X57Y82    IF_exa/pc_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y161   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_29_29/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y161   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_29_29/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y161   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_29_29/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y161   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_29_29/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y178   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_30_30/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y178   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_30_30/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y178   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_30_30/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y178   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_30_30/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y158   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_29_29/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y158   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_29_29/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y84    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_15_15/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y84    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y114   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y114   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y114   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y114   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y114   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y114   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y114   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y114   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_WIZ/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKFBOUT



