
---------- Begin Simulation Statistics ----------
final_tick                               1040065186000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59049                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701892                       # Number of bytes of host memory used
host_op_rate                                    59243                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18730.23                       # Real time elapsed on the host
host_tick_rate                               55528684                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1106001203                       # Number of instructions simulated
sim_ops                                    1109626567                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.040065                       # Number of seconds simulated
sim_ticks                                1040065186000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.921662                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143418214                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163120453                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12767715                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        226078402                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18228884                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18490009                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          261125                       # Number of indirect misses.
system.cpu0.branchPred.lookups              287567016                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864427                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811465                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8483088                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260722190                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26303646                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441368                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       81164489                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050899645                       # Number of instructions committed
system.cpu0.commit.committedOps            1052713633                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1932977668                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.544607                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.277225                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1411612514     73.03%     73.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    307341940     15.90%     88.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     82117080      4.25%     93.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     75799981      3.92%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17293417      0.89%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5041462      0.26%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3345952      0.17%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4121676      0.21%     98.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26303646      1.36%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1932977668                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20859714                       # Number of function calls committed.
system.cpu0.commit.int_insts               1016081597                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326243773                       # Number of loads committed
system.cpu0.commit.membars                    3625344                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625350      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       584023223     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328055230     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127168384     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052713633                       # Class of committed instruction
system.cpu0.commit.refs                     455223642                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050899645                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052713633                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.976058                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.976058                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            316638506                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4295388                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           141387151                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1158341110                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               833151421                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                784318338                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8496657                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12990546                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5475356                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  287567016                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                207430231                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1120378722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3192433                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1188729662                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           95                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25562598                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138477                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         814920099                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161647098                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572430                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1948080278                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.612714                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.921333                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1123374466     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               605146917     31.06%     88.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               114676142      5.89%     94.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                80129145      4.11%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14227153      0.73%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5281153      0.27%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1406085      0.07%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3734894      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  104323      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1948080278                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      128558191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8579042                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269309739                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.527172                       # Inst execution rate
system.cpu0.iew.exec_refs                   477091186                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133065768                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              263474653                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            355795389                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3591036                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4445056                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           137745293                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1133859802                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            344025418                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7294920                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1094746423                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2322874                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6119598                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8496657                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10606223                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        96858                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15452756                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39945                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13838                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4223917                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     29551616                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8765424                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13838                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1169887                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7409155                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                459779786                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1086451627                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.880522                       # average fanout of values written-back
system.cpu0.iew.wb_producers                404846340                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.523178                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1086542247                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1340375869                       # number of integer regfile reads
system.cpu0.int_regfile_writes              692014366                       # number of integer regfile writes
system.cpu0.ipc                              0.506058                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506058                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626835      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            607841461     55.16%     55.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8036211      0.73%     56.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811524      0.16%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           349196797     31.69%     88.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131528466     11.93%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1102041344                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2394741                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002173                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 416681     17.40%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1754373     73.26%     90.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               223685      9.34%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1100809198                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4154684739                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1086451577                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1215018894                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1123093610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1102041344                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10766192                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       81146165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           127135                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5324824                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     48687421                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1948080278                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.565706                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799510                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1142071680     58.63%     58.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          574893743     29.51%     88.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181675686      9.33%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38184990      1.96%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8901677      0.46%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1120336      0.06%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             743807      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             336843      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             151516      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1948080278                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.530685                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         28505913                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4740491                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           355795389                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          137745293                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1502                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2076638469                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3493261                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              285195688                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670713867                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10073398                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               843840271                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12665760                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                38448                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1400485943                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1145691115                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          734408779                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                777709069                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9274176                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8496657                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             32714454                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                63694907                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1400485899                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        124139                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4712                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21502099                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4667                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3040533125                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2282878127                       # The number of ROB writes
system.cpu0.timesIdled                       26910690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1469                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.543857                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9935458                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10853222                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2283792                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19103502                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            393854                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         859193                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          465339                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21184815                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4663                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1308547                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12207181                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1173749                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434264                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23689048                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55101558                       # Number of instructions committed
system.cpu1.commit.committedOps              56912934                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    329270982                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172845                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.807253                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    304921266     92.60%     92.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12382678      3.76%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4200967      1.28%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3621441      1.10%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       888859      0.27%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       295552      0.09%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1664479      0.51%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       121991      0.04%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1173749      0.36%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    329270982                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              503240                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52998348                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16129784                       # Number of loads committed
system.cpu1.commit.membars                    3622523                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622523      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32027995     56.28%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17940982     31.52%     94.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3321293      5.84%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56912934                       # Class of committed instruction
system.cpu1.commit.refs                      21262287                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55101558                       # Number of Instructions Simulated
system.cpu1.committedOps                     56912934                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.052940                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.052940                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            283636727                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               981495                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8946209                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              89102605                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14533246                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 29190647                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1308965                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1369392                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4381903                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21184815                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13712111                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    315481997                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               129431                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     104427424                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4568420                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.063518                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15285280                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10329312                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.313101                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         333051488                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.325457                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.837341                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               272255390     81.75%     81.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33155002      9.95%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16016475      4.81%     96.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6986689      2.10%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1548827      0.47%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2493890      0.75%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  588284      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3879      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3052      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           333051488                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         474954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1369893                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14792549                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195538                       # Inst execution rate
system.cpu1.iew.exec_refs                    22634683                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5228659                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              246220359                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22818952                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712388                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1726639                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7106068                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80593985                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17406024                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1172700                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             65216985                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1595022                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3524833                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1308965                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7189396                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        23610                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          289136                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7059                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          478                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2012                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6689168                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1973565                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           478                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       203553                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1166340                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37489985                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64736420                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.854090                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 32019820                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.194097                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64752416                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                81370084                       # number of integer regfile reads
system.cpu1.int_regfile_writes               43208082                       # number of integer regfile writes
system.cpu1.ipc                              0.165209                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165209                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622623      5.46%      5.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39966356     60.20%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19371210     29.18%     94.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3429353      5.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              66389685                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1923720                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028976                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 324913     16.89%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1430084     74.34%     91.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               168721      8.77%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64690768                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         467884313                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64736408                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        104275375                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  72457794                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 66389685                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8136191                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23681050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           129761                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701927                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15570567                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    333051488                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.199338                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652156                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          291623232     87.56%     87.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27950039      8.39%     95.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7105888      2.13%     98.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2950560      0.89%     98.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2480765      0.74%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             396520      0.12%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             391347      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             102648      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              50489      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      333051488                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.199054                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16053502                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1937824                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22818952                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7106068                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       333526442                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1746596022                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              265349459                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38011663                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10897062                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                17307399                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1694798                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                19499                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            104197942                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              84725163                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57501209                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 29059856                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6162591                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1308965                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             19998676                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19489546                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       104197930                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27133                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               600                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22472710                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           596                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   408699033                       # The number of ROB reads
system.cpu1.rob.rob_writes                  164990631                       # The number of ROB writes
system.cpu1.timesIdled                           9679                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3902803                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               734661                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5025241                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               6290                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1361122                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6051287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12037950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       162310                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        59154                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58458736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3727429                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116899288                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3786583                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3610922                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2794080                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3192484                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              343                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            245                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2439715                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2439712                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3610923                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           158                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18088582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18088582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    566061696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               566061696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              522                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6051384                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6051384    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6051384                       # Request fanout histogram
system.membus.respLayer1.occupancy        31806076093                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         24754287461                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    249519142.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   375692379.862802                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    982717000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1038318552000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1746634000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    175867362                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       175867362                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    175867362                       # number of overall hits
system.cpu0.icache.overall_hits::total      175867362                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31562868                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31562868                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31562868                       # number of overall misses
system.cpu0.icache.overall_misses::total     31562868                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 413894633498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 413894633498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 413894633498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 413894633498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    207430230                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    207430230                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    207430230                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    207430230                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.152161                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.152161                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.152161                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.152161                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13113.340445                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13113.340445                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13113.340445                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13113.340445                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1866                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.172414                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29757141                       # number of writebacks
system.cpu0.icache.writebacks::total         29757141                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1805692                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1805692                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1805692                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1805692                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29757176                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29757176                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29757176                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29757176                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 366720396999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 366720396999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 366720396999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 366720396999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143456                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143456                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143456                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143456                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12323.763418                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12323.763418                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12323.763418                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12323.763418                       # average overall mshr miss latency
system.cpu0.icache.replacements              29757141                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    175867362                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      175867362                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31562868                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31562868                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 413894633498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 413894633498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    207430230                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    207430230                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.152161                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.152161                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13113.340445                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13113.340445                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1805692                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1805692                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29757176                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29757176                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 366720396999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 366720396999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143456                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143456                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12323.763418                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12323.763418                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999945                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          205624296                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29757141                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.910082                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999945                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        444617633                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       444617633                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    411694564                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       411694564                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    411694564                       # number of overall hits
system.cpu0.dcache.overall_hits::total      411694564                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39424979                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39424979                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39424979                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39424979                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 983799096930                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 983799096930                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 983799096930                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 983799096930                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    451119543                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    451119543                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    451119543                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    451119543                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.087394                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.087394                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.087394                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.087394                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24953.699961                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24953.699961                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24953.699961                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24953.699961                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4674964                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       393167                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           106368                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4994                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.950850                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.727873                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     26885228                       # number of writebacks
system.cpu0.dcache.writebacks::total         26885228                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13287512                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13287512                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13287512                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13287512                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26137467                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26137467                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26137467                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26137467                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 461363494613                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 461363494613                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 461363494613                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 461363494613                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057939                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057939                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057939                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057939                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17651.423323                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17651.423323                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17651.423323                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17651.423323                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26885228                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    291857709                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      291857709                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32096514                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32096514                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 690639797000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 690639797000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    323954223                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    323954223                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.099077                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.099077                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21517.595244                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21517.595244                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8886583                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8886583                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23209931                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23209931                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 361553335000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 361553335000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071646                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071646                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15577.527352                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15577.527352                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    119836855                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     119836855                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7328465                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7328465                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 293159299930                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 293159299930                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127165320                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127165320                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.057629                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.057629                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40002.824593                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40002.824593                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4400929                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4400929                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2927536                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2927536                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  99810159613                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  99810159613                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34093.572073                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34093.572073                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1783                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1783                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1373                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1373                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8360000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8360000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.435044                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.435044                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6088.856519                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6088.856519                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1355                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1355                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1137500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1137500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005703                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005703                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 63194.444444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63194.444444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2933                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2933                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       641000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       641000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.048962                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048962                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4245.033113                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4245.033113                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          150                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       491000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       491000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.048638                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.048638                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3273.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3273.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054080                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054080                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757385                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757385                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  67245897500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  67245897500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811465                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811465                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418106                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418106                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88786.941252                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88786.941252                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757385                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757385                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  66488512500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  66488512500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418106                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418106                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87786.941252                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87786.941252                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987164                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439646596                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26894606                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.347018                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987164                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999599                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999599                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932769134                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932769134                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29674455                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24711503                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9172                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              333449                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54728579                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29674455                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24711503                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9172                       # number of overall hits
system.l2.overall_hits::.cpu1.data             333449                       # number of overall hits
system.l2.overall_hits::total                54728579                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             82720                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2173173                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3324                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1450878                       # number of demand (read+write) misses
system.l2.demand_misses::total                3710095                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            82720                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2173173                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3324                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1450878                       # number of overall misses
system.l2.overall_misses::total               3710095                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7241109993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 212147949170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    325354492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 146375504279                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     366089917934                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7241109993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 212147949170                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    325354492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 146375504279                       # number of overall miss cycles
system.l2.overall_miss_latency::total    366089917934                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29757175                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        26884676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           12496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1784327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58438674                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29757175                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       26884676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          12496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1784327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58438674                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002780                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.080833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.266005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.813123                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063487                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002780                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.080833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.266005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.813123                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063487                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87537.596627                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97621.288857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97880.412756                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100887.534499                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98674.001052                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87537.596627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97621.288857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97880.412756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100887.534499                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98674.001052                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             129823                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3274                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.652718                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1896390                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2794080                       # number of writebacks
system.l2.writebacks::total                   2794080                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          43249                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            129                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9813                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               53273                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         43249                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           129                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9813                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              53273                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        82638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2129924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1441065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3656822                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        82638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2129924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1441065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2420821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6077643                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6411092995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 187920209713                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    285747993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 131238965290                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 325856015991                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6411092995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 187920209713                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    285747993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 131238965290                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 220896345086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 546752361077                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.079224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.255682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.807624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062575                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.079224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.255682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.807624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77580.447191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88228.598632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89435.991549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91070.815883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89109.072301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77580.447191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88228.598632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89435.991549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91070.815883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91248.524813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89961.249958                       # average overall mshr miss latency
system.l2.replacements                        9726993                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6475344                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6475344                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6475344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6475344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51803500                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51803500                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51803500                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51803500                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2420821                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2420821                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 220896345086                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 220896345086                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91248.524813                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91248.524813                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 61                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       391000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       391000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.884615                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.517241                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.753086                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         8500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6409.836066                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       919500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       288500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1208000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.884615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.517241                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.753086                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19989.130435                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19233.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19803.278689                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        61000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        61000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2292068                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           153591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2445659                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1388549                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1078769                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2467318                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 135524162882                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 107876991963                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  243401154845                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3680617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1232360                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4912977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.377260                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.502204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97601.282261                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100000.085248                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98650.094899                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        22200                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5851                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            28051                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1366349                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1072918                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2439267                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 120166238401                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96685837470                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 216852075871                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.371228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.870621                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.496495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87946.958208                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90114.843324                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88900.508174                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29674455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29683627                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        82720                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3324                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            86044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7241109993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    325354492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7566464485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29757175                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        12496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29769671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002780                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.266005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87537.596627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97880.412756                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87937.154072                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           82                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          129                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           211                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        82638                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        85833                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6411092995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    285747993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6696840988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.255682                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002883                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77580.447191                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89435.991549                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78021.751401                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     22419435                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       179858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22599293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       784624                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       372109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1156733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  76623786288                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  38498512316                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 115122298604                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23204059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       551967                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23756026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033814                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.674151                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97656.694529                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103460.309522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99523.657235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        21049                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3962                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        25011                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       763575                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       368147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1131722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  67753971312                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  34553127820                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 102307099132                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.666973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88732.568919                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93856.877334                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90399.496636                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          134                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               144                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          174                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             196                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1900499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       289499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2189998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          308                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           340                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.564935                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.687500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.576471                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10922.408046                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13159.045455                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11173.459184                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           33                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           38                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          141                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          158                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2800494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       351996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3152490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.457792                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.531250                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.464706                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19861.659574                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20705.647059                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19952.468354                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999906                       # Cycle average of tags in use
system.l2.tags.total_refs                   119058101                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9727175                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.239741                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.097731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.221545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.854877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.594544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.222486                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.407777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.081587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.169607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.040540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.300351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 943470855                       # Number of tag accesses
system.l2.tags.data_accesses                943470855                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5288704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     136344960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        204480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      92235648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    153166784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          387240576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5288704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       204480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5493184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    178821120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       178821120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          82636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2130390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1441182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2393231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6050634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2794080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2794080                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5084974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        131092706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           196603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88682565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    147266523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             372323371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5084974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       196603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5281577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      171932608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171932608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      171932608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5084974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       131092706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          196603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88682565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    147266523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            544255979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2753637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     82636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2069752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1423933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2390740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007696187250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168080                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168080                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12317268                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2592252                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6050635                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2794080                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6050635                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2794080                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  80379                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 40443                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            276480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            287523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            277719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            318030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            930182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            413884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            384421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            383294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            346399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            441746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           356779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           336724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           293145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           304330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           321762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           297838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            138860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            128863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            157811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            219843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            218443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            197479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            248752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           211819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           186536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           156515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           179649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           139496                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 207177236866                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29851280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            319119536866                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34701.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53451.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3907889                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1610427                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6050635                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2794080                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2246885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1266052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  439398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  315891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  264188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  225930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  198531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  174235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  150459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  129188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 125088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 173924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  90707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  56853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  43586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  32904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  23036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  11649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 133631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 165082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 172819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 173816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 179837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 180481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 181675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 184254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 178274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 176206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 171804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 171048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3205554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.175097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.846704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.884779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2038517     63.59%     63.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       610674     19.05%     82.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       159217      4.97%     87.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        88487      2.76%     90.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        64024      2.00%     92.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        47796      1.49%     93.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        35174      1.10%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25201      0.79%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       136464      4.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3205554                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.520312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.344460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    305.133643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168075    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::118784-122879            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168080                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.382794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.356067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.992409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           140865     83.81%     83.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4115      2.45%     86.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14540      8.65%     94.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5734      3.41%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1633      0.97%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              590      0.35%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              262      0.16%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              151      0.09%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               74      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               46      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               33      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168080                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              382096384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5144256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176231680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               387240640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            178821120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       367.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       169.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    372.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1040065027000                       # Total gap between requests
system.mem_ctrls.avgGap                     117591.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5288704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    132464128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       204480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     91131712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    153007360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176231680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5084973.587415125221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 127361370.982376083732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 196603.061762323021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 87621154.161004662514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 147113240.650283604860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 169442917.974950850010                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        82637                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2130390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1441182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2393231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2794080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2986997586                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  99845160313                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    151404940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  71366727543                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 144769246484                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24851080212990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36146.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46867.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47388.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49519.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60491.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8894190.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11618236560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6175227795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19268882220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7689561120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82101767280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     196741329390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     233708122560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       557303126925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.834806                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 605296087036                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34730020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 400039078964                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11269461840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5989849635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23358745620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6684335280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82101767280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     313540796610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     135350676480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       578295632745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.018642                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 348371704999                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34730020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 656963461001                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10150781616.279070                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46736078804.622772                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 347488284500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   167097967000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 872967219000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13696753                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13696753                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13696753                       # number of overall hits
system.cpu1.icache.overall_hits::total       13696753                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15358                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15358                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15358                       # number of overall misses
system.cpu1.icache.overall_misses::total        15358                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    572268000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    572268000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    572268000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    572268000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13712111                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13712111                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13712111                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13712111                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001120                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001120                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001120                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001120                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 37261.883058                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 37261.883058                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 37261.883058                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 37261.883058                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          118                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    23.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        12464                       # number of writebacks
system.cpu1.icache.writebacks::total            12464                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2862                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2862                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2862                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2862                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        12496                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12496                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        12496                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12496                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    448699500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    448699500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    448699500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    448699500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000911                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000911                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000911                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000911                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 35907.450384                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35907.450384                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 35907.450384                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35907.450384                       # average overall mshr miss latency
system.cpu1.icache.replacements                 12464                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13696753                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13696753                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15358                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15358                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    572268000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    572268000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13712111                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13712111                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001120                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001120                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 37261.883058                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 37261.883058                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2862                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2862                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        12496                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12496                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    448699500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    448699500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000911                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000911                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 35907.450384                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35907.450384                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.202705                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13569066                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12464                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1088.660623                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        334803000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.202705                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975085                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975085                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         27436718                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        27436718                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16080103                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16080103                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16080103                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16080103                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4258454                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4258454                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4258454                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4258454                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 356238852614                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 356238852614                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 356238852614                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 356238852614                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20338557                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20338557                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20338557                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20338557                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209378                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209378                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209378                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209378                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83654.502929                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83654.502929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83654.502929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83654.502929                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1188477                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       305049                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            22985                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3860                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    51.706635                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.028238                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1784236                       # number of writebacks
system.cpu1.dcache.writebacks::total          1784236                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3172009                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3172009                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3172009                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3172009                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1086445                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1086445                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1086445                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1086445                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  92022626052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  92022626052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  92022626052                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  92022626052                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053418                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053418                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053418                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053418                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84700.676106                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84700.676106                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84700.676106                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84700.676106                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1784236                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14493787                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14493787                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2523908                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2523908                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 197427033500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 197427033500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     17017695                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17017695                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.148311                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.148311                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78222.753563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78222.753563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1971595                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1971595                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       552313                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       552313                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  41717901500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  41717901500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032455                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032455                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75533.079069                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75533.079069                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1586316                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1586316                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1734546                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1734546                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 158811819114                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 158811819114                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3320862                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3320862                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.522318                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.522318                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 91558.147846                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91558.147846                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1200414                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1200414                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       534132                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       534132                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  50304724552                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  50304724552                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.160841                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.160841                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94180.323501                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94180.323501                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          286                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          286                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6736500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6736500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.374179                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.374179                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39394.736842                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39394.736842                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3260500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3260500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094092                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094092                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75825.581395                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75825.581395                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          102                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       512000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       512000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.230248                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.230248                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5019.607843                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5019.607843                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          102                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          102                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       411000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       411000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.230248                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.230248                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4029.411765                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4029.411765                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103663                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103663                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707535                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707535                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62378250000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62378250000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390645                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390645                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88162.776400                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88162.776400                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707535                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707535                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61670715000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61670715000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390645                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390645                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87162.776400                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87162.776400                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.949638                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18976750                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1793874                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.578642                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        334814500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.949638                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.904676                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.904676                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46095210                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46095210                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1040065186000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          53526541                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9269424                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51963716                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6932913                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4370220                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             358                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           251                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            609                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4931325                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4931325                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29769671                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23756872                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          340                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          340                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89271489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     80665288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        37456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5362749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175336982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3808916096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3441273792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1597440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    228387648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7480174976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14116929                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180049728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         72556807                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055502                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.232490                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               68588945     94.53%     94.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3908707      5.39%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  59155      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72556807                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116889384135                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40344686795                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44641284428                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2691694968                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          18836315                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1153117032000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 461940                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714552                       # Number of bytes of host memory used
host_op_rate                                   464176                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2730.95                       # Real time elapsed on the host
host_tick_rate                               41396486                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261536312                       # Number of instructions simulated
sim_ops                                    1267641429                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.113052                       # Number of seconds simulated
sim_ticks                                113051846000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.148527                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12614279                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14310255                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           577867                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18067063                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1472563                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1488293                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15730                       # Number of indirect misses.
system.cpu0.branchPred.lookups               24967839                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6080                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4439                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           520795                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20709566                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4708647                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2603966                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11843267                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            82058278                       # Number of instructions committed
system.cpu0.commit.committedOps              83355945                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    217178493                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.383813                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.350571                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    188946055     87.00%     87.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11698852      5.39%     92.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6290252      2.90%     95.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2850029      1.31%     96.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1522338      0.70%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       374270      0.17%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       619726      0.29%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       168324      0.08%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4708647      2.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    217178493                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2458631                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78232784                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18893919                       # Number of loads committed
system.cpu0.commit.membars                    1947387                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1947870      2.34%      2.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60544444     72.63%     74.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     75.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18898046     22.67%     97.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1879767      2.26%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83355945                       # Class of committed instruction
system.cpu0.commit.refs                      20778191                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   82058278                       # Number of Instructions Simulated
system.cpu0.committedOps                     83355945                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.732031                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.732031                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            165248539                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                57424                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12059294                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              97094234                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                13760243                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 37493908                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                521494                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               114779                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1965287                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   24967839                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16026411                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    197836901                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               138921                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     100045229                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          152                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1157172                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.111371                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          20573762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14086842                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.446260                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         218989471                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.463194                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.868817                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               153617048     70.15%     70.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39249207     17.92%     88.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20679122      9.44%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3761669      1.72%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  284773      0.13%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  681360      0.31%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   21899      0.01%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  690279      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4114      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           218989471                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1411                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     939                       # number of floating regfile writes
system.cpu0.idleCycles                        5196260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              548644                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22662336                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.413248                       # Inst execution rate
system.cpu0.iew.exec_refs                    23903348                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2075425                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                7594620                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21867508                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            700128                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           140205                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2197517                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           95086967                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21827923                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           414964                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92644259                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                126363                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             24635838                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                521494                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             24860719                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       293472                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           45225                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          169                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          419                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2831                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2973589                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       313245                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           419                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       327201                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        221443                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 71337278                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91373853                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.742371                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 52958731                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.407581                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91479814                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               119616558                       # number of integer regfile reads
system.cpu0.int_regfile_writes               66927503                       # number of integer regfile writes
system.cpu0.ipc                              0.366028                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.366028                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1948262      2.09%      2.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             66953636     71.95%     74.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28637      0.03%     74.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57123      0.06%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 51      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                554      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                47      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               211      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21994045     23.63%     97.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2076008      2.23%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            371      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              93059222                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1543                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3054                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1504                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1783                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     438320                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004710                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 373834     85.29%     85.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    32      0.01%     85.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     46      0.01%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     85.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 57378     13.09%     98.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6998      1.60%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91547737                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         405573519                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91372349                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106816609                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  92378740                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 93059222                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2708227                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11731025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            30337                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        104261                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4810333                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    218989471                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.424948                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.981553                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          166904455     76.22%     76.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           30100289     13.75%     89.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           13532332      6.18%     96.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2855202      1.30%     97.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3086794      1.41%     98.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             742948      0.34%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1308607      0.60%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             255647      0.12%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             203197      0.09%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      218989471                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.415099                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           869472                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          145215                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21867508                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2197517                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2070                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       224185731                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1919648                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               33876325                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60701765                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                568080                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14753255                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16759105                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                86095                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            124772066                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              96049852                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70359757                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 38174504                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1627745                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                521494                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20110153                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9657997                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1558                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       124770508                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     111553740                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            695117                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6329909                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        694985                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   307664859                       # The number of ROB reads
system.cpu0.rob.rob_writes                  192274901                       # The number of ROB writes
system.cpu0.timesIdled                         171488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  367                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.511269                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13088887                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14303033                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           615741                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17928371                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1059019                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1060745                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1726                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24275296                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1024                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1049                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           614569                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18865202                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4104713                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2366038                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15596922                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73476831                       # Number of instructions committed
system.cpu1.commit.committedOps              74658917                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    171593670                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.435091                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.414598                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    145570144     84.83%     84.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11046328      6.44%     91.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5811143      3.39%     94.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2867428      1.67%     96.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1249420      0.73%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       275921      0.16%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       506981      0.30%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       161592      0.09%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4104713      2.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    171593670                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1681195                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69747240                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16410842                       # Number of loads committed
system.cpu1.commit.membars                    1773238                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1773238      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55105973     73.81%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16411891     21.98%     98.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1367639      1.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74658917                       # Class of committed instruction
system.cpu1.commit.refs                      17779530                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73476831                       # Number of Instructions Simulated
system.cpu1.committedOps                     74658917                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.371664                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.371664                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            122892595                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1334                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12398460                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              92511462                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10223636                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38462697                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                614874                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1776                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1687302                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24275296                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14936113                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    157999813                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                76559                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      96091157                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1232092                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.139303                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15265245                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14147906                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.551417                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         173881104                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.560213                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.924229                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               111266657     63.99%     63.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                37056695     21.31%     85.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20483776     11.78%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3576952      2.06%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  148694      0.09%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  688917      0.40%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     331      0.00%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  658662      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     420      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           173881104                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         381238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              658410                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21346441                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.492588                       # Inst execution rate
system.cpu1.iew.exec_refs                    20886452                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1398910                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                8878110                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20273417                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            652525                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           138674                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1528748                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           90158644                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19487542                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           512884                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85839616                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                180821                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             13295047                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                614874                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13581485                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        67706                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             699                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3862575                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       160060                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            32                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       376163                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        282247                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 66879399                       # num instructions consuming a value
system.cpu1.iew.wb_count                     85014005                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.736426                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49251703                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.487851                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85171149                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               111418500                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62329310                       # number of integer regfile writes
system.cpu1.ipc                              0.421645                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.421645                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1773526      2.05%      2.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63534497     73.58%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 103      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19645568     22.75%     98.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1398710      1.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86352500                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     475498                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005506                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 449021     94.43%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     94.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 26436      5.56%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   41      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85054472                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         347128785                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     85014005                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        105658392                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87613857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86352500                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2544787                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15499727                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            67183                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        178749                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6747215                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    173881104                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.496618                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.053593                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          126519990     72.76%     72.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26112058     15.02%     87.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13502422      7.77%     95.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2650256      1.52%     97.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2552635      1.47%     98.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             791955      0.46%     98.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1334918      0.77%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             229953      0.13%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             186917      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      173881104                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.495532                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           839920                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          151946                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20273417                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1528748                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    288                       # number of misc regfile reads
system.cpu1.numCycles                       174262342                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    51729841                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               25647024                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54085182                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                691532                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11036954                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7849293                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                65374                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            119486645                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              91346273                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66838431                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38990936                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1590912                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                614874                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11161827                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12753249                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       119486645                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      86429489                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            653621                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4485283                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        653628                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   257743769                       # The number of ROB reads
system.cpu1.rob.rob_writes                  182876267                       # The number of ROB writes
system.cpu1.timesIdled                           4482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1932103                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               564668                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2927823                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                245                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                621901                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3714590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7379729                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       114177                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        48348                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3305898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2209477                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6612575                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2257825                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3631579                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       259591                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3405748                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              941                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            912                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80716                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80701                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3631579                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           242                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11092009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11092009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    254199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               254199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1473                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3714390                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3714390    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3714390                       # Request fanout histogram
system.membus.respLayer1.occupancy        19481409681                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9236419889                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   113051846000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   113051846000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 86                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    22321988.372093                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   21059025.231955                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           43    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     50101500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             43                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   112092000500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    959845500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15771749                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15771749                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15771749                       # number of overall hits
system.cpu0.icache.overall_hits::total       15771749                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       254662                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        254662                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       254662                       # number of overall misses
system.cpu0.icache.overall_misses::total       254662                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6165939499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6165939499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6165939499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6165939499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16026411                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16026411                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16026411                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16026411                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015890                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015890                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015890                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015890                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24212.247995                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24212.247995                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24212.247995                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24212.247995                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2046                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.625000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       220321                       # number of writebacks
system.cpu0.icache.writebacks::total           220321                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        34340                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        34340                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        34340                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        34340                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       220322                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       220322                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       220322                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       220322                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5312630999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5312630999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5312630999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5312630999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.013747                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013747                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.013747                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013747                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24113.030015                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24113.030015                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24113.030015                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24113.030015                       # average overall mshr miss latency
system.cpu0.icache.replacements                220321                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15771749                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15771749                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       254662                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       254662                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6165939499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6165939499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16026411                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16026411                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015890                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015890                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24212.247995                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24212.247995                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        34340                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        34340                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       220322                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       220322                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5312630999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5312630999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.013747                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013747                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24113.030015                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24113.030015                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999092                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           15992311                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           220355                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            72.575213                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999092                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999972                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32273145                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32273145                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16970705                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16970705                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16970705                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16970705                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4567961                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4567961                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4567961                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4567961                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 305260603058                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 305260603058                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 305260603058                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 305260603058                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21538666                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21538666                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21538666                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21538666                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.212082                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.212082                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.212082                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.212082                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66826.446867                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66826.446867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66826.446867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66826.446867                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     18978376                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2838                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           362215                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             32                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.395334                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.687500                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1911769                       # number of writebacks
system.cpu0.dcache.writebacks::total          1911769                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2662434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2662434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2662434                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2662434                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1905527                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1905527                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1905527                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1905527                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 147814831571                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 147814831571                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 147814831571                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 147814831571                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088470                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088470                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088470                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088470                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 77571.627991                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77571.627991                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 77571.627991                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77571.627991                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1911769                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16369147                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16369147                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3940976                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3940976                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 258842906500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 258842906500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20310123                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20310123                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.194040                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.194040                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 65679.899218                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65679.899218                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2088558                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2088558                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1852418                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1852418                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 143332913500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 143332913500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091207                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091207                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 77376.117863                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77376.117863                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       601558                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        601558                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       626985                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       626985                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  46417696558                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  46417696558                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1228543                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1228543                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.510348                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.510348                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 74033.185097                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74033.185097                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       573876                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       573876                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        53109                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53109                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4481918071                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4481918071                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043229                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043229                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84390.933194                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84390.933194                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       651170                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       651170                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12016                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12016                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    207557500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    207557500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       663186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       663186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.018119                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018119                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17273.427097                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17273.427097                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         4945                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         4945                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7071                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7071                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    166932000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    166932000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010662                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010662                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23607.976241                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23607.976241                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       650132                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       650132                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1157                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1157                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     17429500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     17429500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       651289                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       651289                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001776                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001776                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 15064.390666                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15064.390666                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1157                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1157                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     16273500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16273500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001776                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001776                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 14065.254970                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14065.254970                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3715                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3715                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          724                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          724                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     26594000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     26594000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4439                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4439                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.163100                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.163100                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 36732.044199                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 36732.044199                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          724                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          724                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     25870000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     25870000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.163100                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.163100                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 35732.044199                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 35732.044199                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993414                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20192347                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1912779                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.556550                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993414                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999794                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999794                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47627907                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47627907                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              189633                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              465364                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1705                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              193204                       # number of demand (read+write) hits
system.l2.demand_hits::total                   849906                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             189633                       # number of overall hits
system.l2.overall_hits::.cpu0.data             465364                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1705                       # number of overall hits
system.l2.overall_hits::.cpu1.data             193204                       # number of overall hits
system.l2.overall_hits::total                  849906                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             30690                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1445298                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3281                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            973282                       # number of demand (read+write) misses
system.l2.demand_misses::total                2452551                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            30690                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1445298                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3281                       # number of overall misses
system.l2.overall_misses::.cpu1.data           973282                       # number of overall misses
system.l2.overall_misses::total               2452551                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2510004000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 139024942431                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    281978000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  91867569394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     233684493825                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2510004000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 139024942431                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    281978000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  91867569394                       # number of overall miss cycles
system.l2.overall_miss_latency::total    233684493825                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          220323                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1910662                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1166486                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3302457                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         220323                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1910662                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1166486                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3302457                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.139295                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.756438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.658043                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.834371                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.742644                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.139295                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.756438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.658043                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.834371                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.742644                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81785.728250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96191.195470                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85942.700396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94389.467178                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95282.215874                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81785.728250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96191.195470                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85942.700396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94389.467178                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95282.215874                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              41142                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1527                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.943026                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    946052                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              259591                       # number of writebacks
system.l2.writebacks::total                    259591                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          11672                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1006                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               12824                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         11672                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1006                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              12824                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        30620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1433626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       972276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2439727                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        30620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1433626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       972276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1274563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3714290                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2199091500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 124040802437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    246766000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  82092765394                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 208579425331                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2199091500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 124040802437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    246766000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  82092765394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 108865098980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 317444524311                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.138978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.750329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.642800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.833509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.738761                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.138978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.750329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.642800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.833509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.124705                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71818.794905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86522.428051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76994.071763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84433.602592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85492.936436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71818.794905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86522.428051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76994.071763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84433.602592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85413.666472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85465.734854                       # average overall mshr miss latency
system.l2.replacements                        5915552                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       316618                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           316618                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       316618                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       316618                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2879314                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2879314                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2879314                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2879314                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1274563                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1274563                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 108865098980                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 108865098980                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85413.666472                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85413.666472                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              74                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   96                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 99                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       809000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       452000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1261000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          116                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.721519                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.362069                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.507692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14192.982456                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10761.904762                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12737.373737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           57                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            99                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1142000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       851000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1993000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.721519                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.362069                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.507692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20035.087719                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20261.904762                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20131.313131                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           564                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                580                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          250                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              287                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4948500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       177000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5125500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          814                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            867                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.307125                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.698113                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.331027                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        19794                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4783.783784                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 17858.885017                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          250                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           37                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          287                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5038500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       756000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5794500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.307125                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.698113                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.331027                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20154                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20432.432432                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20189.895470                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             8225                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1855                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10080                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          44299                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          37843                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               82142                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4308248000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3820232500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8128480500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.843405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.953272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.890699                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97253.843202                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100949.515102                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98956.447372                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1089                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          346                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1435                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        43210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        37497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          80707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3823152000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3425809000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7248961000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.822672                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.944556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.875138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88478.407776                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91362.215644                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89818.243771                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        189633                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1705                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             191338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        30690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            33971                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2510004000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    281978000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2791982000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       220323                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         225309                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.139295                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.658043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.150775                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81785.728250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85942.700396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82187.218510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           146                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        30620                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3205                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        33825                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2199091500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    246766000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2445857500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.138978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.642800                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.150127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71818.794905                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76994.071763                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72309.164819                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       457139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       191349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            648488                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1400999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       935439                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2336438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 134716694431                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  88047336894                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 222764031325                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1858138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1126788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2984926                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.753980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.830182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.782746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96157.594995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94124.081735                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95343.437885                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        10583                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          660                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        11243                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1390416                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       934779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2325195                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 120217650437                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  78666956394                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 198884606831                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.748285                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.829596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.778979                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86461.642010                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84155.673581                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85534.592510                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          349                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               349                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          242                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             242                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          591                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           591                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.409475                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.409475                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          242                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          242                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4633500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4633500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.409475                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.409475                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19146.694215                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19146.694215                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997831                       # Cycle average of tags in use
system.l2.tags.total_refs                     7759510                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5915965                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.311622                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.686105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.863237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.995684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.041485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.896750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.514570                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.354470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.013488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.234308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.154637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.242415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999966                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  57916261                       # Number of tag accesses
system.l2.tags.data_accesses                 57916261                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1959680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      91760128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        205120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      62225728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     81435264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          237585920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1959680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       205120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2164800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16613824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16613824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          30620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1433752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         972277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1272426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3712280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       259591                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             259591                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17334348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        811664128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1814389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        550417620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    720335553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2101566037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17334348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1814389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19148736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      146957565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            146957565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      146957565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17334348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       811664128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1814389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       550417620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    720335553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2248523602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    256402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     30620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1425405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    969404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1269940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001799641750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15500                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15500                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6483706                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             241647                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3712280                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     259591                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3712280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   259591                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  13706                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3189                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            195176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            199695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            196294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            172343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            173314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            292079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            374659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            339985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            272969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            302437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           223217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           189140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           172609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           180390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           202428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           211839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11712                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 106831034544                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18492870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            176179297044                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28884.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47634.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2731126                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  234981                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3712280                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               259591                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1037748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  707987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  453456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  337257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  250363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  190063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  145606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  118685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   97007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   78006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  64639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  80016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  46117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  30424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  23709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  12616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       988851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.969387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.449039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.422370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       512803     51.86%     51.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       202170     20.44%     72.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57846      5.85%     78.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        35312      3.57%     81.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        26883      2.72%     84.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20786      2.10%     86.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16092      1.63%     88.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12972      1.31%     89.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       103987     10.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       988851                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     238.612065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.377986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1268.532991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        15324     98.86%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           25      0.16%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           31      0.20%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191           38      0.25%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239           22      0.14%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287           29      0.19%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            9      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            5      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623            2      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            3      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            5      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15500                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.541355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.503963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.230054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11812     76.21%     76.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              448      2.89%     79.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2509     16.19%     95.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              514      3.32%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              111      0.72%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               32      0.21%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.09%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.08%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.05%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.04%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.02%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                4      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15500                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              236708736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  877184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16409024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               237585920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16613824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2093.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       145.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2101.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    146.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  113051981500                       # Total gap between requests
system.mem_ctrls.avgGap                      28463.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1959680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     91225920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       205120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     62041856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     81276160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16409024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17334347.640816055238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 806938791.605401992798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1814388.771679146215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 548791180.287317037582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 718928198.660285472870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 145146006.726860523224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        30620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1433752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3205                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       972277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1272426                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       259591                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    934064194                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  64739807346                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    113577046                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41888815686                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  68503032772                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2751456334113                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30505.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45154.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35437.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43083.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53836.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10599197.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3433326120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1824848520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12530907060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          602654220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       8923958160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      49942663560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1354929120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        78613286760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        695.373756                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3065275316                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3774940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 106211630684                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3627112860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1927841025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13876904160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          735706800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       8923958160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      50053874550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1261277760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        80406675315                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        711.237173                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2831034296                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3774940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 106445871704                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                418                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          210                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    123432283.333333                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   223225297.318896                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          210    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    694523500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            210                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    87131066500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  25920779500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14930940                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14930940                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14930940                       # number of overall hits
system.cpu1.icache.overall_hits::total       14930940                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5173                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5173                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5173                       # number of overall misses
system.cpu1.icache.overall_misses::total         5173                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    323949500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    323949500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    323949500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    323949500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14936113                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14936113                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14936113                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14936113                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000346                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000346                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000346                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000346                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62623.139378                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62623.139378                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62623.139378                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62623.139378                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4986                       # number of writebacks
system.cpu1.icache.writebacks::total             4986                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          187                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          187                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          187                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          187                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4986                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4986                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4986                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4986                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    308749000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    308749000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    308749000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    308749000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000334                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000334                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000334                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000334                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61923.184918                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61923.184918                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61923.184918                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61923.184918                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4986                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14930940                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14930940                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5173                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5173                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    323949500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    323949500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14936113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14936113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000346                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000346                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62623.139378                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62623.139378                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          187                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          187                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4986                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4986                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    308749000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    308749000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000334                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000334                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61923.184918                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61923.184918                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15076109                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5018                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3004.405939                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29877212                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29877212                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15491797                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15491797                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15491797                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15491797                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3981752                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3981752                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3981752                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3981752                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 267972214499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 267972214499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 267972214499                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 267972214499                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19473549                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19473549                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19473549                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19473549                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.204470                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.204470                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.204470                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.204470                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67300.076574                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67300.076574                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67300.076574                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67300.076574                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5515484                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         8039                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            77717                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            110                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.968823                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.081818                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1166238                       # number of writebacks
system.cpu1.dcache.writebacks::total          1166238                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2821403                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2821403                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2821403                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2821403                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1160349                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1160349                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1160349                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1160349                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  96364777000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  96364777000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  96364777000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  96364777000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059586                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059586                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059586                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059586                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83048.097598                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83048.097598                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83048.097598                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83048.097598                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1166238                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15297417                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15297417                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3399956                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3399956                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 223487907000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 223487907000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18697373                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18697373                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.181841                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.181841                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65732.588010                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65732.588010                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2279360                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2279360                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1120596                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1120596                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  92480001500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  92480001500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.059933                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.059933                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82527.513484                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82527.513484                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       194380                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        194380                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       581796                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       581796                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  44484307499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  44484307499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       776176                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       776176                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.749567                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.749567                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 76460.318564                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76460.318564                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       542043                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       542043                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39753                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39753                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3884775500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3884775500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051216                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051216                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97722.825950                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97722.825950                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       583602                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       583602                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8038                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8038                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    203529500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    203529500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       591640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       591640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013586                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013586                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25320.913162                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25320.913162                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         7939                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7939                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    187296000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    187296000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013419                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013419                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23591.888147                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23591.888147                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       591092                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       591092                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          336                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          336                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2583000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2583000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       591428                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       591428                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000568                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000568                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7687.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7687.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          336                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          336                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2247000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2247000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000568                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000568                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6687.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6687.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          497                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            497                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          552                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          552                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     20352500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     20352500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1049                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1049                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.526215                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.526215                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 36870.471014                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 36870.471014                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          552                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          552                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     19800500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     19800500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.526215                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.526215                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 35870.471014                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 35870.471014                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.816487                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17838133                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1168424                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.266832                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.816487                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994265                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994265                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42483730                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42483730                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 113051846000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3213238                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       576209                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2986693                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5655961                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2306023                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1028                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1492                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2520                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92624                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92624                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        225309                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2987929                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          591                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          591                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       660967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5738395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3502075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9916395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28201216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    244635584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       638208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    149294144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              422769152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8226439                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16831808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11530690                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.210066                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.417522                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9156833     79.41%     79.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2325509     20.17%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  48348      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11530690                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6609743210                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2870600087                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         330568831                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1754015449                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7520417                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
