
---------- Begin Simulation Statistics ----------
final_tick                               2541875716500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224446                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   224444                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.70                       # Real time elapsed on the host
host_tick_rate                              634680200                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196169                       # Number of instructions simulated
sim_ops                                       4196169                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011866                       # Number of seconds simulated
sim_ticks                                 11865871500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.374953                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391133                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               862002                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2394                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81522                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            806380                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53029                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279158                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226129                       # Number of indirect misses.
system.cpu.branchPred.lookups                  980593                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64989                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26797                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196169                       # Number of instructions committed
system.cpu.committedOps                       4196169                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.652375                       # CPI: cycles per instruction
system.cpu.discardedOps                        191473                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606742                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451777                       # DTB hits
system.cpu.dtb.data_misses                       7544                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405112                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849174                       # DTB read hits
system.cpu.dtb.read_misses                       6689                       # DTB read misses
system.cpu.dtb.write_accesses                  201630                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602603                       # DTB write hits
system.cpu.dtb.write_misses                       855                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18054                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3389778                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1033277                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662686                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16730314                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176917                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  978696                       # ITB accesses
system.cpu.itb.fetch_acv                          697                       # ITB acv
system.cpu.itb.fetch_hits                      971802                       # ITB hits
system.cpu.itb.fetch_misses                      6894                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4224     69.39%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.02% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.09% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.14% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.72%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6087                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14430                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2436     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2684     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5137                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2423     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2423     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4863                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10948253000     92.23%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8881500      0.07%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17588000      0.15%     92.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               895485500      7.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11870208000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994663                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902757                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7998739500     67.38%     67.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3871468500     32.62%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23718319                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85418      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541546     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839360     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592640     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104875      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196169                       # Class of committed instruction
system.cpu.quiesceCycles                        13424                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6988005                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312743                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22787453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22787453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22787453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22787453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116858.733333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116858.733333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116858.733333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116858.733333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13024487                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13024487                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13024487                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13024487                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66792.241026                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66792.241026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66792.241026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66792.241026                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22437956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22437956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116864.354167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116864.354167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12824990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12824990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66796.822917                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66796.822917                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.259650                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539457227000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.259650                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203728                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203728                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128093                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34847                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86535                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34165                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29000                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29000                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87125                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40863                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11110208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11110208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17811697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157403                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002814                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052977                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156960     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157403                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820738037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375803750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461941250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5571968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10042816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5571968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5571968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469579331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376782102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846361432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469579331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469579331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187951471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187951471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187951471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469579331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376782102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034312903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000181866750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7324                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7324                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406615                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111679                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121166                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156919                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121166                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10324                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2229                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5713                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2010003000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4758659250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13711.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32461.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103914                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80070                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156919                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121166                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.443436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.130648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.207120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34507     42.34%     42.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24368     29.90%     72.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9876     12.12%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4589      5.63%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2411      2.96%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1431      1.76%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          939      1.15%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          580      0.71%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2808      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81509                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.014746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.408782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.718265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1311     17.90%     17.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5538     75.61%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           281      3.84%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            96      1.31%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.44%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.25%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7324                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.236073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.220625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.741913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6563     89.61%     89.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      1.30%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              436      5.95%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              165      2.25%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.83%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7324                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9382080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  660736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7610432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10042816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7754624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11865866500                       # Total gap between requests
system.mem_ctrls.avgGap                      42669.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4943040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4439040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7610432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416576228.724539935589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374101472.445576369762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641371516.622272610664                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87062                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121166                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2513056750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2245602500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291459426750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28865.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32145.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2405455.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313852980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166786455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559247640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308528100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5197914930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        179303520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7661730345                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.694701                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    414024750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11055866750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268228380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142540200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487440660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312197760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5124044640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        241510080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7512058440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.081054                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    574346500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10895545000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1009453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11858671500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1665568                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1665568                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1665568                       # number of overall hits
system.cpu.icache.overall_hits::total         1665568                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87126                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87126                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87126                       # number of overall misses
system.cpu.icache.overall_misses::total         87126                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5363169000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5363169000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5363169000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5363169000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1752694                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1752694                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1752694                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1752694                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049710                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049710                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049710                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049710                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61556.469940                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61556.469940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61556.469940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61556.469940                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86535                       # number of writebacks
system.cpu.icache.writebacks::total             86535                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87126                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87126                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87126                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5276044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5276044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5276044000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5276044000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049710                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049710                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049710                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049710                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60556.481418                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60556.481418                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60556.481418                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60556.481418                       # average overall mshr miss latency
system.cpu.icache.replacements                  86535                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1665568                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1665568                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87126                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87126                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5363169000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5363169000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1752694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1752694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049710                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049710                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61556.469940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61556.469940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5276044000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5276044000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60556.481418                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60556.481418                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.818385                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1687482                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86613                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.483011                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.818385                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3592513                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3592513                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312862                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312862                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312862                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312862                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105636                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105636                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105636                       # number of overall misses
system.cpu.dcache.overall_misses::total        105636                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6774575500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6774575500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6774575500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6774575500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418498                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418498                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418498                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418498                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074470                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074470                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074470                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074470                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64131.314135                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64131.314135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64131.314135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64131.314135                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34671                       # number of writebacks
system.cpu.dcache.writebacks::total             34671                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36660                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36660                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68976                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68976                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4393278000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4393278000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4393278000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4393278000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048626                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048626                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048626                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048626                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63692.849687                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63692.849687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63692.849687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63692.849687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68833                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3300697500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3300697500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67144.666178                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67144.666178                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672485500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672485500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66875.669386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66875.669386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473878000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473878000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587410                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587410                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61508.516591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61508.516591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720792500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720792500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049393                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049393                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59309.040463                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59309.040463                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63766500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63766500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080465                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080465                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70851.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70851.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62866500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62866500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080465                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080465                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69851.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69851.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.483668                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374460                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68833                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.968039                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.483668                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951459                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951459                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548517171500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1026410                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                  1026391                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.05                       # Real time elapsed on the host
host_tick_rate                              722857470                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6213506                       # Number of instructions simulated
sim_ops                                       6213506                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004376                       # Number of seconds simulated
sim_ticks                                  4376008000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             34.603962                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  103234                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               298330                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                864                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26796                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            271033                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19457                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          132602                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           113145                       # Number of indirect misses.
system.cpu.branchPred.lookups                  339397                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27387                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10953                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1276017                       # Number of instructions committed
system.cpu.committedOps                       1276017                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.798634                       # CPI: cycles per instruction
system.cpu.discardedOps                         63831                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57031                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       415640                       # DTB hits
system.cpu.dtb.data_misses                       1499                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36583                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       249677                       # DTB read hits
system.cpu.dtb.read_misses                       1238                       # DTB read misses
system.cpu.dtb.write_accesses                   20448                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      165963                       # DTB write hits
system.cpu.dtb.write_misses                       261                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 646                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1030539                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            296216                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           182508                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6527409                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147088                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  162236                       # ITB accesses
system.cpu.itb.fetch_acv                          109                       # ITB acv
system.cpu.itb.fetch_hits                      160855                       # ITB hits
system.cpu.itb.fetch_misses                      1381                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.35%      4.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.57% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2980     79.59%     84.16% # number of callpals executed
system.cpu.kern.callpal::rdps                     103      2.75%     86.91% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.94% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.97% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.17%     93.14% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.34% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.44% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.53%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3744                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1324     40.89%     40.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.60% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1887     58.28%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3238                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1323     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1323     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2673                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2892284500     66.05%     66.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40782500      0.93%     66.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4301000      0.10%     67.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1441375000     32.92%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4378743000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999245                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.701113                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.825510                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 206                      
system.cpu.kern.mode_good::user                   206                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               394                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 206                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.522843                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.686667                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3855692500     88.05%     88.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            523050500     11.95%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8675172                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21449      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  803059     62.93%     64.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2340      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 250970     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165410     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30547      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1276017                       # Class of committed instruction
system.cpu.quiesceCycles                        76844                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2147763                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        150688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2202374899                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2202374899                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2202374899                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2202374899                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117994.904849                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117994.904849                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117994.904849                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117994.904849                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1268076486                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1268076486                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1268076486                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1268076486                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67938.734851                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67938.734851                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67938.734851                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67938.734851                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4725483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4725483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115255.682927                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115255.682927                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2675483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2675483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65255.682927                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65255.682927                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2197649416                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2197649416                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118000.935137                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118000.935137                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1265401003                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1265401003                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67944.641484                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67944.641484                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50702                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27347                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41822                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6132                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6445                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6445                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41823                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8410                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       125468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       125468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 209024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5353280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5353280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1506240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1507719                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8052935                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76199                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001509                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038819                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76084     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     115      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76199                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1500500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           434132600                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81415000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          222232500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2676672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         947968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3624640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2676672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2676672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1750208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1750208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27347                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27347                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         611669814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         216628489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             828298303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    611669814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        611669814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      399955393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            399955393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      399955393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        611669814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        216628489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1228253696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000087306500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4195                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4195                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154553                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64483                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56635                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69127                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56635                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69127                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2843                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   789                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3317                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    854763250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  268960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1863363250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15890.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34640.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        77                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38300                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48365                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56635                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69127                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    251                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.439231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.755221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.213946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14409     40.63%     40.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10743     30.29%     70.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4419     12.46%     83.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1953      5.51%     88.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1079      3.04%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          548      1.55%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          360      1.02%     94.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          272      0.77%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1679      4.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35462                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.821931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.822641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.322081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1175     28.01%     28.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              34      0.81%     28.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             94      2.24%     31.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           426     10.15%     41.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2017     48.08%     89.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           288      6.87%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            69      1.64%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            35      0.83%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            22      0.52%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            13      0.31%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             8      0.19%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             2      0.05%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             3      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4195                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.289392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.267887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.899939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3614     86.15%     86.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              237      5.65%     91.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              198      4.72%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               89      2.12%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.62%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.21%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.12%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.21%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4195                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3442688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  181952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4373376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3624640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4424128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       999.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    828.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1011.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4376008000                       # Total gap between requests
system.mem_ctrls.avgGap                      34795.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2497856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       944832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4373376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 570807000.352833032608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 215911853.908859401941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 999398538.576712012291                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41823                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69127                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1336449500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    526913750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 110958735000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31954.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35573.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1605143.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            145320420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             77209275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           218062740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          187361460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     345427680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1906866600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         77038080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2957286255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        675.795441                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    183656250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    146120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4052568250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            108363780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             57581535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           166690440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          169843140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     345427680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1877546370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        101868480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2827321425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.096037                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    248515750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    146120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3988072500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               107500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97286899                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              787000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              541000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6600655000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       473104                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           473104                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       473104                       # number of overall hits
system.cpu.icache.overall_hits::total          473104                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41823                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41823                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41823                       # number of overall misses
system.cpu.icache.overall_misses::total         41823                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2735618000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2735618000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2735618000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2735618000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       514927                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       514927                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       514927                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       514927                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081221                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081221                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081221                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081221                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65409.415872                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65409.415872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65409.415872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65409.415872                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41822                       # number of writebacks
system.cpu.icache.writebacks::total             41822                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41823                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41823                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41823                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41823                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2693795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2693795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2693795000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2693795000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.081221                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081221                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.081221                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081221                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64409.415872                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64409.415872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64409.415872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64409.415872                       # average overall mshr miss latency
system.cpu.icache.replacements                  41822                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       473104                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          473104                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41823                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41823                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2735618000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2735618000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       514927                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       514927                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65409.415872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65409.415872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41823                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41823                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2693795000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2693795000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.081221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64409.415872                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64409.415872                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997310                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              539543                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41822                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.900937                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997310                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1071677                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1071677                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       380456                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           380456                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       380456                       # number of overall hits
system.cpu.dcache.overall_hits::total          380456                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21775                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21775                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21775                       # number of overall misses
system.cpu.dcache.overall_misses::total         21775                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1444957000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1444957000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1444957000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1444957000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       402231                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       402231                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       402231                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       402231                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054136                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054136                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054136                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054136                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66358.530425                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66358.530425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66358.530425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66358.530425                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8723                       # number of writebacks
system.cpu.dcache.writebacks::total              8723                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7258                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14517                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14517                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14517                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14517                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    975173000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    975173000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    975173000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    975173000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91325500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91325500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036091                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036091                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036091                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036091                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67174.553971                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67174.553971                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67174.553971                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67174.553971                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102728.346457                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102728.346457                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14814                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       233219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          233219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    682622000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    682622000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       242692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       242692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039033                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039033                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72059.748760                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72059.748760                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1408                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1408                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    586065000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    586065000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91325500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91325500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72667.699938                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72667.699938                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194723.880597                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194723.880597                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147237                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147237                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12302                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12302                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    762335000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    762335000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61968.379125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61968.379125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5850                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5850                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6452                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6452                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    389108000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    389108000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60308.121513                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60308.121513                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5007                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5007                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24091500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24091500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057417                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057417                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78988.524590                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78988.524590                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23786500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23786500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057417                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057417                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77988.524590                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77988.524590                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5193                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5193                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6641455000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              362456                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14814                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.467126                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          630                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            840286                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           840286                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2868716979500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 272882                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   272882                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1769.78                       # Real time elapsed on the host
host_tick_rate                              180925983                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   482942564                       # Number of instructions simulated
sim_ops                                     482942564                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.320200                       # Number of seconds simulated
sim_ticks                                320199808000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             20.565863                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                29145148                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            141716142                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2078                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2083827                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         148290448                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10807489                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        84418625                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         73611136                       # Number of indirect misses.
system.cpu.branchPred.lookups               160458485                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5400594                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       242435                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   476729058                       # Number of instructions committed
system.cpu.committedOps                     476729058                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.342866                       # CPI: cycles per instruction
system.cpu.discardedOps                      21775563                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                166808087                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    169563439                       # DTB hits
system.cpu.dtb.data_misses                       2134                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                110665355                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    112175259                       # DTB read hits
system.cpu.dtb.read_misses                        740                       # DTB read misses
system.cpu.dtb.write_accesses                56142732                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    57388180                       # DTB write hits
system.cpu.dtb.write_misses                      1394                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1638                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          275613063                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         124800763                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         63548271                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        74440051                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.744676                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               142888809                       # ITB accesses
system.cpu.itb.fetch_acv                          136                       # ITB acv
system.cpu.itb.fetch_hits                   142888522                       # ITB hits
system.cpu.itb.fetch_misses                       287                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    27      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13606      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     895      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::rti                     2117      0.04%      0.31% # number of callpals executed
system.cpu.kern.callpal::callsys                 1079      0.02%      0.33% # number of callpals executed
system.cpu.kern.callpal::rdunique             5290666     99.67%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5308391                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5310644                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      144                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5795     36.00%     36.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      48      0.30%     36.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     328      2.04%     38.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9928     61.67%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16099                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5794     48.43%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       48      0.40%     48.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      328      2.74%     51.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5794     48.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11964                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             312568540000     97.69%     97.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                91437500      0.03%     97.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               343641000      0.11%     97.82% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6966285000      2.18%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         319969903500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999827                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.583602                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.743152                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2051                      
system.cpu.kern.mode_good::user                  2049                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2140                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2049                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.958411                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.978297                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        29777858500      9.31%      9.31% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         290114987000     90.67%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77058000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       27                       # number of times the context was actually changed
system.cpu.numCycles                        640183116                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       144                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            21906000      4.60%      4.60% # Class of committed instruction
system.cpu.op_class_0::IntAlu               265663916     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13322      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1304      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              126358066     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              57389231     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               600      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              582      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5396029      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                476729058                       # Class of committed instruction
system.cpu.quiesceCycles                       216500                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       565743065                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4657152                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 567                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        570                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          140                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       686128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1372003                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        72919                       # number of demand (read+write) misses
system.iocache.demand_misses::total             72919                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        72919                       # number of overall misses
system.iocache.overall_misses::total            72919                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8602228864                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8602228864                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8602228864                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8602228864                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        72919                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           72919                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        72919                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          72919                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117969.649392                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117969.649392                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117969.649392                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117969.649392                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           539                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   23                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    23.434783                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          72768                       # number of writebacks
system.iocache.writebacks::total                72768                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        72919                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        72919                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        72919                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        72919                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4952184569                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4952184569                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4952184569                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4952184569                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67913.500857                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67913.500857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67913.500857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67913.500857                       # average overall mshr miss latency
system.iocache.replacements                     72919                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          151                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              151                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     18789952                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     18789952                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          151                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            151                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124436.768212                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124436.768212                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          151                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          151                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     11239952                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11239952                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74436.768212                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74436.768212                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        72768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        72768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8583438912                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8583438912                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        72768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        72768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117956.229551                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117956.229551                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        72768                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        72768                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4940944617                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4940944617                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67899.964504                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67899.964504                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  72935                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                72935                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               656271                       # Number of tag accesses
system.iocache.tags.data_accesses              656271                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 490                       # Transaction distribution
system.membus.trans_dist::ReadResp             498528                       # Transaction distribution
system.membus.trans_dist::WriteReq               1154                       # Transaction distribution
system.membus.trans_dist::WriteResp              1154                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       334876                       # Transaction distribution
system.membus.trans_dist::WritebackClean       223437                       # Transaction distribution
system.membus.trans_dist::CleanEvict           127561                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            115068                       # Transaction distribution
system.membus.trans_dist::ReadExResp           115068                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         223437                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        274602                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         72768                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       145850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       145850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       670311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       670311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1168563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1171853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1988014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4657920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4657920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     28599936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     28599936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     41704064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     41709296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74967152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              139                       # Total snoops (count)
system.membus.snoopTraffic                       8896                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            687528                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000204                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014268                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  687388     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     140      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              687528                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3335500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3690528753                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             807202                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2097428750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1191776000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       14299968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       24929152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39229888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     14299968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14299968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     21432064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21432064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          223437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          389518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              612967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       334876                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             334876                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          44659515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          77854987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             122516900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     44659515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44659515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       66933407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             66933407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       66933407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         44659515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         77854987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            189450307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    557088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    211105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    379114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000631626500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33592                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33592                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1706386                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             525692                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      612967                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     558313                       # Number of write requests accepted
system.mem_ctrls.readBursts                    612967                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   558313                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22736                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1225                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            42881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            61109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             36245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28314                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9144244500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2951155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20211075750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15492.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34242.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       245                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   349424                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  383814                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                612967                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               558313                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  535306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    795                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       414085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.329389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.676740                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.648092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       211569     51.09%     51.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       119550     28.87%     79.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37617      9.08%     89.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14867      3.59%     92.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7651      1.85%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3981      0.96%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2513      0.61%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1969      0.48%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14368      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       414085                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.570166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.685260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4300     12.80%     12.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3644     10.85%     23.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         20010     59.57%     83.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3766     11.21%     94.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1365      4.06%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           366      1.09%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            99      0.29%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            22      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33592                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.583740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.497552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.849632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33024     98.31%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           438      1.30%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            50      0.15%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             9      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            15      0.04%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             6      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             3      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             2      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             6      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             4      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             4      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             4      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33592                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               37774784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1455104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35653184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39229888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35732032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       117.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    122.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  320195370000                       # Total gap between requests
system.mem_ctrls.avgGap                     273372.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     13510720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     24263296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35653184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 42194653.658255785704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 75775485.786674812436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2398.502375116977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111346675.136045068502                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       223437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       389518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       558313                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7340057000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12869819000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1199750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7568073566500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32850.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33040.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     99979.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13555252.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1791861540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            952423560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2401010640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1581560820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25276455360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     100065066930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38691406560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       170759785410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.291342                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  99655342000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10692240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 209852226000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1164626820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            619029015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1813238700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1326402000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25276455360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      61786800150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70925736480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       162912288525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.783217                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 183761117250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10692240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 125746450750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  641                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 641                       # Transaction distribution
system.iobus.trans_dist::WriteReq               73922                       # Transaction distribution
system.iobus.trans_dist::WriteResp              73922                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       145838                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       145838                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  149126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4658360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4658360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4663592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1067500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                35000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            73070000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2134000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           379906864                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2233000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 288                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283829.950075                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          144    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    320084608000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    115200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    145942263                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        145942263                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    145942263                       # number of overall hits
system.cpu.icache.overall_hits::total       145942263                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       223436                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         223436                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       223436                       # number of overall misses
system.cpu.icache.overall_misses::total        223436                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14817447000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14817447000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14817447000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14817447000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    146165699                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    146165699                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    146165699                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    146165699                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001529                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001529                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001529                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001529                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66316.291914                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66316.291914                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66316.291914                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66316.291914                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       223437                       # number of writebacks
system.cpu.icache.writebacks::total            223437                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       223436                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       223436                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       223436                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       223436                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14594010000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14594010000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14594010000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14594010000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001529                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001529                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001529                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001529                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65316.287438                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65316.287438                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65316.287438                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65316.287438                       # average overall mshr miss latency
system.cpu.icache.replacements                 223437                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    145942263                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       145942263                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       223436                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        223436                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14817447000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14817447000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    146165699                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    146165699                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001529                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001529                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66316.291914                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66316.291914                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       223436                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       223436                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14594010000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14594010000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001529                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001529                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65316.287438                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65316.287438                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           146173866                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            223949                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            652.710510                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         292554835                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        292554835                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    152636567                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        152636567                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    152636567                       # number of overall hits
system.cpu.dcache.overall_hits::total       152636567                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       483880                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         483880                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       483880                       # number of overall misses
system.cpu.dcache.overall_misses::total        483880                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31250742000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31250742000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31250742000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31250742000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    153120447                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    153120447                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    153120447                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    153120447                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003160                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003160                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003160                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64583.661238                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64583.661238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64583.661238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64583.661238                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       262108                       # number of writebacks
system.cpu.dcache.writebacks::total            262108                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        97030                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        97030                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        97030                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        97030                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       386850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       386850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       386850                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       386850                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1644                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1644                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24917754000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24917754000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24917754000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24917754000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     76412500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     76412500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002526                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002526                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64411.927104                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64411.927104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64411.927104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64411.927104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 46479.622871                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 46479.622871                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 389518                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    106068775                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       106068775                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       272237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        272237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18504579500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18504579500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    106341012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    106341012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67972.316401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67972.316401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          464                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          464                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       271773                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       271773                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          490                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          490                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18200115000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18200115000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     76412500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     76412500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66968.076299                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66968.076299                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 155943.877551                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 155943.877551                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     46567792                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       46567792                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       211643                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       211643                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12746162500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12746162500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     46779435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     46779435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004524                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004524                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60224.824350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60224.824350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        96566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        96566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       115077                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       115077                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1154                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1154                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6717639000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6717639000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58375.166193                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58375.166193                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     10600493                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     10600493                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2690                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2690                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    215609500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    215609500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     10603183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     10603183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000254                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000254                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 80152.230483                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80152.230483                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2678                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2678                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    211856500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    211856500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000253                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79109.970127                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79109.970127                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     10603160                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     10603160                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     10603160                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     10603160                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 320199808000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           174304447                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            390542                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            446.314217                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          565                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          398                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         349043098                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        349043098                       # Number of data accesses

---------- End Simulation Statistics   ----------
