#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6050259787f0 .scope module, "top_ultra_tb" "top_ultra_tb" 2 3;
 .timescale -12 -12;
P_0x6050259664a0 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000010000>;
P_0x6050259664e0 .param/l "SAMPLE_DELAY" 0 2 5, C4<00000000>;
v0x6050259aafe0_0 .var "clk", 0 0;
L_0x7cb967649060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6050259ab0a0_0 .net "delay_v", 7 0, L_0x7cb967649060;  1 drivers
v0x6050259ab160_0 .net "dout", 15 0, v0x6050259a9fb0_0;  1 drivers
v0x6050259ab250_0 .var "reset", 0 0;
v0x6050259ab2f0_0 .net "val", 15 0, L_0x605025968880;  1 drivers
S_0x605025940cf0 .scope module, "uut" "top_ultra" 2 28, 3 1 0, S_0x6050259787f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "file_v";
    .port_info 3 /OUTPUT 8 "delay_v";
    .port_info 4 /OUTPUT 16 "dout";
P_0x6050259668d0 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000010000>;
P_0x605025966910 .param/l "SAMPLE_DELAY" 0 3 2, C4<00000000>;
L_0x605025968880 .functor BUFZ 16, v0x6050259aa870_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6050259aa9c0_0 .net "clk", 0 0, v0x6050259aafe0_0;  1 drivers
v0x6050259aaab0_0 .net "delay_v", 7 0, L_0x7cb967649060;  alias, 1 drivers
v0x6050259aab90_0 .net "dout", 15 0, v0x6050259a9fb0_0;  alias, 1 drivers
v0x6050259aac30_0 .net "file_v", 15 0, L_0x605025968880;  alias, 1 drivers
v0x6050259aacf0_0 .net "reset", 0 0, v0x6050259ab250_0;  1 drivers
v0x6050259aae30_0 .net "val", 15 0, v0x6050259aa870_0;  1 drivers
S_0x605025941000 .scope module, "dut" "sample_delay" 3 20, 4 1 0, S_0x605025940cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "din";
    .port_info 3 /INPUT 8 "delay";
    .port_info 4 /OUTPUT 16 "dout";
P_0x605025940f20 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_0x605025940f60 .param/l "MAX_DELAY" 0 4 3, +C4<00000000000000000000000100000000>;
v0x605025981490 .array "buffer", 255 0, 15 0;
v0x60502596b410_0 .net "clk", 0 0, v0x6050259aafe0_0;  alias, 1 drivers
L_0x7cb967649018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6050259a9ce0_0 .net "delay", 7 0, L_0x7cb967649018;  1 drivers
v0x6050259a9da0_0 .var "delayed_read_ptr", 7 0;
v0x6050259a9e80_0 .net "din", 15 0, v0x6050259aa870_0;  alias, 1 drivers
v0x6050259a9fb0_0 .var "dout", 15 0;
v0x6050259aa090_0 .var "read_ptr", 7 0;
v0x6050259aa170_0 .net "reset", 0 0, v0x6050259ab250_0;  alias, 1 drivers
v0x6050259aa230_0 .var "write_ptr", 7 0;
v0x605025981490_0 .array/port v0x605025981490, 0;
E_0x605025983020/0 .event edge, v0x6050259a9ce0_0, v0x6050259a9e80_0, v0x6050259aa090_0, v0x605025981490_0;
v0x605025981490_1 .array/port v0x605025981490, 1;
v0x605025981490_2 .array/port v0x605025981490, 2;
v0x605025981490_3 .array/port v0x605025981490, 3;
v0x605025981490_4 .array/port v0x605025981490, 4;
E_0x605025983020/1 .event edge, v0x605025981490_1, v0x605025981490_2, v0x605025981490_3, v0x605025981490_4;
v0x605025981490_5 .array/port v0x605025981490, 5;
v0x605025981490_6 .array/port v0x605025981490, 6;
v0x605025981490_7 .array/port v0x605025981490, 7;
v0x605025981490_8 .array/port v0x605025981490, 8;
E_0x605025983020/2 .event edge, v0x605025981490_5, v0x605025981490_6, v0x605025981490_7, v0x605025981490_8;
v0x605025981490_9 .array/port v0x605025981490, 9;
v0x605025981490_10 .array/port v0x605025981490, 10;
v0x605025981490_11 .array/port v0x605025981490, 11;
v0x605025981490_12 .array/port v0x605025981490, 12;
E_0x605025983020/3 .event edge, v0x605025981490_9, v0x605025981490_10, v0x605025981490_11, v0x605025981490_12;
v0x605025981490_13 .array/port v0x605025981490, 13;
v0x605025981490_14 .array/port v0x605025981490, 14;
v0x605025981490_15 .array/port v0x605025981490, 15;
v0x605025981490_16 .array/port v0x605025981490, 16;
E_0x605025983020/4 .event edge, v0x605025981490_13, v0x605025981490_14, v0x605025981490_15, v0x605025981490_16;
v0x605025981490_17 .array/port v0x605025981490, 17;
v0x605025981490_18 .array/port v0x605025981490, 18;
v0x605025981490_19 .array/port v0x605025981490, 19;
v0x605025981490_20 .array/port v0x605025981490, 20;
E_0x605025983020/5 .event edge, v0x605025981490_17, v0x605025981490_18, v0x605025981490_19, v0x605025981490_20;
v0x605025981490_21 .array/port v0x605025981490, 21;
v0x605025981490_22 .array/port v0x605025981490, 22;
v0x605025981490_23 .array/port v0x605025981490, 23;
v0x605025981490_24 .array/port v0x605025981490, 24;
E_0x605025983020/6 .event edge, v0x605025981490_21, v0x605025981490_22, v0x605025981490_23, v0x605025981490_24;
v0x605025981490_25 .array/port v0x605025981490, 25;
v0x605025981490_26 .array/port v0x605025981490, 26;
v0x605025981490_27 .array/port v0x605025981490, 27;
v0x605025981490_28 .array/port v0x605025981490, 28;
E_0x605025983020/7 .event edge, v0x605025981490_25, v0x605025981490_26, v0x605025981490_27, v0x605025981490_28;
v0x605025981490_29 .array/port v0x605025981490, 29;
v0x605025981490_30 .array/port v0x605025981490, 30;
v0x605025981490_31 .array/port v0x605025981490, 31;
v0x605025981490_32 .array/port v0x605025981490, 32;
E_0x605025983020/8 .event edge, v0x605025981490_29, v0x605025981490_30, v0x605025981490_31, v0x605025981490_32;
v0x605025981490_33 .array/port v0x605025981490, 33;
v0x605025981490_34 .array/port v0x605025981490, 34;
v0x605025981490_35 .array/port v0x605025981490, 35;
v0x605025981490_36 .array/port v0x605025981490, 36;
E_0x605025983020/9 .event edge, v0x605025981490_33, v0x605025981490_34, v0x605025981490_35, v0x605025981490_36;
v0x605025981490_37 .array/port v0x605025981490, 37;
v0x605025981490_38 .array/port v0x605025981490, 38;
v0x605025981490_39 .array/port v0x605025981490, 39;
v0x605025981490_40 .array/port v0x605025981490, 40;
E_0x605025983020/10 .event edge, v0x605025981490_37, v0x605025981490_38, v0x605025981490_39, v0x605025981490_40;
v0x605025981490_41 .array/port v0x605025981490, 41;
v0x605025981490_42 .array/port v0x605025981490, 42;
v0x605025981490_43 .array/port v0x605025981490, 43;
v0x605025981490_44 .array/port v0x605025981490, 44;
E_0x605025983020/11 .event edge, v0x605025981490_41, v0x605025981490_42, v0x605025981490_43, v0x605025981490_44;
v0x605025981490_45 .array/port v0x605025981490, 45;
v0x605025981490_46 .array/port v0x605025981490, 46;
v0x605025981490_47 .array/port v0x605025981490, 47;
v0x605025981490_48 .array/port v0x605025981490, 48;
E_0x605025983020/12 .event edge, v0x605025981490_45, v0x605025981490_46, v0x605025981490_47, v0x605025981490_48;
v0x605025981490_49 .array/port v0x605025981490, 49;
v0x605025981490_50 .array/port v0x605025981490, 50;
v0x605025981490_51 .array/port v0x605025981490, 51;
v0x605025981490_52 .array/port v0x605025981490, 52;
E_0x605025983020/13 .event edge, v0x605025981490_49, v0x605025981490_50, v0x605025981490_51, v0x605025981490_52;
v0x605025981490_53 .array/port v0x605025981490, 53;
v0x605025981490_54 .array/port v0x605025981490, 54;
v0x605025981490_55 .array/port v0x605025981490, 55;
v0x605025981490_56 .array/port v0x605025981490, 56;
E_0x605025983020/14 .event edge, v0x605025981490_53, v0x605025981490_54, v0x605025981490_55, v0x605025981490_56;
v0x605025981490_57 .array/port v0x605025981490, 57;
v0x605025981490_58 .array/port v0x605025981490, 58;
v0x605025981490_59 .array/port v0x605025981490, 59;
v0x605025981490_60 .array/port v0x605025981490, 60;
E_0x605025983020/15 .event edge, v0x605025981490_57, v0x605025981490_58, v0x605025981490_59, v0x605025981490_60;
v0x605025981490_61 .array/port v0x605025981490, 61;
v0x605025981490_62 .array/port v0x605025981490, 62;
v0x605025981490_63 .array/port v0x605025981490, 63;
v0x605025981490_64 .array/port v0x605025981490, 64;
E_0x605025983020/16 .event edge, v0x605025981490_61, v0x605025981490_62, v0x605025981490_63, v0x605025981490_64;
v0x605025981490_65 .array/port v0x605025981490, 65;
v0x605025981490_66 .array/port v0x605025981490, 66;
v0x605025981490_67 .array/port v0x605025981490, 67;
v0x605025981490_68 .array/port v0x605025981490, 68;
E_0x605025983020/17 .event edge, v0x605025981490_65, v0x605025981490_66, v0x605025981490_67, v0x605025981490_68;
v0x605025981490_69 .array/port v0x605025981490, 69;
v0x605025981490_70 .array/port v0x605025981490, 70;
v0x605025981490_71 .array/port v0x605025981490, 71;
v0x605025981490_72 .array/port v0x605025981490, 72;
E_0x605025983020/18 .event edge, v0x605025981490_69, v0x605025981490_70, v0x605025981490_71, v0x605025981490_72;
v0x605025981490_73 .array/port v0x605025981490, 73;
v0x605025981490_74 .array/port v0x605025981490, 74;
v0x605025981490_75 .array/port v0x605025981490, 75;
v0x605025981490_76 .array/port v0x605025981490, 76;
E_0x605025983020/19 .event edge, v0x605025981490_73, v0x605025981490_74, v0x605025981490_75, v0x605025981490_76;
v0x605025981490_77 .array/port v0x605025981490, 77;
v0x605025981490_78 .array/port v0x605025981490, 78;
v0x605025981490_79 .array/port v0x605025981490, 79;
v0x605025981490_80 .array/port v0x605025981490, 80;
E_0x605025983020/20 .event edge, v0x605025981490_77, v0x605025981490_78, v0x605025981490_79, v0x605025981490_80;
v0x605025981490_81 .array/port v0x605025981490, 81;
v0x605025981490_82 .array/port v0x605025981490, 82;
v0x605025981490_83 .array/port v0x605025981490, 83;
v0x605025981490_84 .array/port v0x605025981490, 84;
E_0x605025983020/21 .event edge, v0x605025981490_81, v0x605025981490_82, v0x605025981490_83, v0x605025981490_84;
v0x605025981490_85 .array/port v0x605025981490, 85;
v0x605025981490_86 .array/port v0x605025981490, 86;
v0x605025981490_87 .array/port v0x605025981490, 87;
v0x605025981490_88 .array/port v0x605025981490, 88;
E_0x605025983020/22 .event edge, v0x605025981490_85, v0x605025981490_86, v0x605025981490_87, v0x605025981490_88;
v0x605025981490_89 .array/port v0x605025981490, 89;
v0x605025981490_90 .array/port v0x605025981490, 90;
v0x605025981490_91 .array/port v0x605025981490, 91;
v0x605025981490_92 .array/port v0x605025981490, 92;
E_0x605025983020/23 .event edge, v0x605025981490_89, v0x605025981490_90, v0x605025981490_91, v0x605025981490_92;
v0x605025981490_93 .array/port v0x605025981490, 93;
v0x605025981490_94 .array/port v0x605025981490, 94;
v0x605025981490_95 .array/port v0x605025981490, 95;
v0x605025981490_96 .array/port v0x605025981490, 96;
E_0x605025983020/24 .event edge, v0x605025981490_93, v0x605025981490_94, v0x605025981490_95, v0x605025981490_96;
v0x605025981490_97 .array/port v0x605025981490, 97;
v0x605025981490_98 .array/port v0x605025981490, 98;
v0x605025981490_99 .array/port v0x605025981490, 99;
v0x605025981490_100 .array/port v0x605025981490, 100;
E_0x605025983020/25 .event edge, v0x605025981490_97, v0x605025981490_98, v0x605025981490_99, v0x605025981490_100;
v0x605025981490_101 .array/port v0x605025981490, 101;
v0x605025981490_102 .array/port v0x605025981490, 102;
v0x605025981490_103 .array/port v0x605025981490, 103;
v0x605025981490_104 .array/port v0x605025981490, 104;
E_0x605025983020/26 .event edge, v0x605025981490_101, v0x605025981490_102, v0x605025981490_103, v0x605025981490_104;
v0x605025981490_105 .array/port v0x605025981490, 105;
v0x605025981490_106 .array/port v0x605025981490, 106;
v0x605025981490_107 .array/port v0x605025981490, 107;
v0x605025981490_108 .array/port v0x605025981490, 108;
E_0x605025983020/27 .event edge, v0x605025981490_105, v0x605025981490_106, v0x605025981490_107, v0x605025981490_108;
v0x605025981490_109 .array/port v0x605025981490, 109;
v0x605025981490_110 .array/port v0x605025981490, 110;
v0x605025981490_111 .array/port v0x605025981490, 111;
v0x605025981490_112 .array/port v0x605025981490, 112;
E_0x605025983020/28 .event edge, v0x605025981490_109, v0x605025981490_110, v0x605025981490_111, v0x605025981490_112;
v0x605025981490_113 .array/port v0x605025981490, 113;
v0x605025981490_114 .array/port v0x605025981490, 114;
v0x605025981490_115 .array/port v0x605025981490, 115;
v0x605025981490_116 .array/port v0x605025981490, 116;
E_0x605025983020/29 .event edge, v0x605025981490_113, v0x605025981490_114, v0x605025981490_115, v0x605025981490_116;
v0x605025981490_117 .array/port v0x605025981490, 117;
v0x605025981490_118 .array/port v0x605025981490, 118;
v0x605025981490_119 .array/port v0x605025981490, 119;
v0x605025981490_120 .array/port v0x605025981490, 120;
E_0x605025983020/30 .event edge, v0x605025981490_117, v0x605025981490_118, v0x605025981490_119, v0x605025981490_120;
v0x605025981490_121 .array/port v0x605025981490, 121;
v0x605025981490_122 .array/port v0x605025981490, 122;
v0x605025981490_123 .array/port v0x605025981490, 123;
v0x605025981490_124 .array/port v0x605025981490, 124;
E_0x605025983020/31 .event edge, v0x605025981490_121, v0x605025981490_122, v0x605025981490_123, v0x605025981490_124;
v0x605025981490_125 .array/port v0x605025981490, 125;
v0x605025981490_126 .array/port v0x605025981490, 126;
v0x605025981490_127 .array/port v0x605025981490, 127;
v0x605025981490_128 .array/port v0x605025981490, 128;
E_0x605025983020/32 .event edge, v0x605025981490_125, v0x605025981490_126, v0x605025981490_127, v0x605025981490_128;
v0x605025981490_129 .array/port v0x605025981490, 129;
v0x605025981490_130 .array/port v0x605025981490, 130;
v0x605025981490_131 .array/port v0x605025981490, 131;
v0x605025981490_132 .array/port v0x605025981490, 132;
E_0x605025983020/33 .event edge, v0x605025981490_129, v0x605025981490_130, v0x605025981490_131, v0x605025981490_132;
v0x605025981490_133 .array/port v0x605025981490, 133;
v0x605025981490_134 .array/port v0x605025981490, 134;
v0x605025981490_135 .array/port v0x605025981490, 135;
v0x605025981490_136 .array/port v0x605025981490, 136;
E_0x605025983020/34 .event edge, v0x605025981490_133, v0x605025981490_134, v0x605025981490_135, v0x605025981490_136;
v0x605025981490_137 .array/port v0x605025981490, 137;
v0x605025981490_138 .array/port v0x605025981490, 138;
v0x605025981490_139 .array/port v0x605025981490, 139;
v0x605025981490_140 .array/port v0x605025981490, 140;
E_0x605025983020/35 .event edge, v0x605025981490_137, v0x605025981490_138, v0x605025981490_139, v0x605025981490_140;
v0x605025981490_141 .array/port v0x605025981490, 141;
v0x605025981490_142 .array/port v0x605025981490, 142;
v0x605025981490_143 .array/port v0x605025981490, 143;
v0x605025981490_144 .array/port v0x605025981490, 144;
E_0x605025983020/36 .event edge, v0x605025981490_141, v0x605025981490_142, v0x605025981490_143, v0x605025981490_144;
v0x605025981490_145 .array/port v0x605025981490, 145;
v0x605025981490_146 .array/port v0x605025981490, 146;
v0x605025981490_147 .array/port v0x605025981490, 147;
v0x605025981490_148 .array/port v0x605025981490, 148;
E_0x605025983020/37 .event edge, v0x605025981490_145, v0x605025981490_146, v0x605025981490_147, v0x605025981490_148;
v0x605025981490_149 .array/port v0x605025981490, 149;
v0x605025981490_150 .array/port v0x605025981490, 150;
v0x605025981490_151 .array/port v0x605025981490, 151;
v0x605025981490_152 .array/port v0x605025981490, 152;
E_0x605025983020/38 .event edge, v0x605025981490_149, v0x605025981490_150, v0x605025981490_151, v0x605025981490_152;
v0x605025981490_153 .array/port v0x605025981490, 153;
v0x605025981490_154 .array/port v0x605025981490, 154;
v0x605025981490_155 .array/port v0x605025981490, 155;
v0x605025981490_156 .array/port v0x605025981490, 156;
E_0x605025983020/39 .event edge, v0x605025981490_153, v0x605025981490_154, v0x605025981490_155, v0x605025981490_156;
v0x605025981490_157 .array/port v0x605025981490, 157;
v0x605025981490_158 .array/port v0x605025981490, 158;
v0x605025981490_159 .array/port v0x605025981490, 159;
v0x605025981490_160 .array/port v0x605025981490, 160;
E_0x605025983020/40 .event edge, v0x605025981490_157, v0x605025981490_158, v0x605025981490_159, v0x605025981490_160;
v0x605025981490_161 .array/port v0x605025981490, 161;
v0x605025981490_162 .array/port v0x605025981490, 162;
v0x605025981490_163 .array/port v0x605025981490, 163;
v0x605025981490_164 .array/port v0x605025981490, 164;
E_0x605025983020/41 .event edge, v0x605025981490_161, v0x605025981490_162, v0x605025981490_163, v0x605025981490_164;
v0x605025981490_165 .array/port v0x605025981490, 165;
v0x605025981490_166 .array/port v0x605025981490, 166;
v0x605025981490_167 .array/port v0x605025981490, 167;
v0x605025981490_168 .array/port v0x605025981490, 168;
E_0x605025983020/42 .event edge, v0x605025981490_165, v0x605025981490_166, v0x605025981490_167, v0x605025981490_168;
v0x605025981490_169 .array/port v0x605025981490, 169;
v0x605025981490_170 .array/port v0x605025981490, 170;
v0x605025981490_171 .array/port v0x605025981490, 171;
v0x605025981490_172 .array/port v0x605025981490, 172;
E_0x605025983020/43 .event edge, v0x605025981490_169, v0x605025981490_170, v0x605025981490_171, v0x605025981490_172;
v0x605025981490_173 .array/port v0x605025981490, 173;
v0x605025981490_174 .array/port v0x605025981490, 174;
v0x605025981490_175 .array/port v0x605025981490, 175;
v0x605025981490_176 .array/port v0x605025981490, 176;
E_0x605025983020/44 .event edge, v0x605025981490_173, v0x605025981490_174, v0x605025981490_175, v0x605025981490_176;
v0x605025981490_177 .array/port v0x605025981490, 177;
v0x605025981490_178 .array/port v0x605025981490, 178;
v0x605025981490_179 .array/port v0x605025981490, 179;
v0x605025981490_180 .array/port v0x605025981490, 180;
E_0x605025983020/45 .event edge, v0x605025981490_177, v0x605025981490_178, v0x605025981490_179, v0x605025981490_180;
v0x605025981490_181 .array/port v0x605025981490, 181;
v0x605025981490_182 .array/port v0x605025981490, 182;
v0x605025981490_183 .array/port v0x605025981490, 183;
v0x605025981490_184 .array/port v0x605025981490, 184;
E_0x605025983020/46 .event edge, v0x605025981490_181, v0x605025981490_182, v0x605025981490_183, v0x605025981490_184;
v0x605025981490_185 .array/port v0x605025981490, 185;
v0x605025981490_186 .array/port v0x605025981490, 186;
v0x605025981490_187 .array/port v0x605025981490, 187;
v0x605025981490_188 .array/port v0x605025981490, 188;
E_0x605025983020/47 .event edge, v0x605025981490_185, v0x605025981490_186, v0x605025981490_187, v0x605025981490_188;
v0x605025981490_189 .array/port v0x605025981490, 189;
v0x605025981490_190 .array/port v0x605025981490, 190;
v0x605025981490_191 .array/port v0x605025981490, 191;
v0x605025981490_192 .array/port v0x605025981490, 192;
E_0x605025983020/48 .event edge, v0x605025981490_189, v0x605025981490_190, v0x605025981490_191, v0x605025981490_192;
v0x605025981490_193 .array/port v0x605025981490, 193;
v0x605025981490_194 .array/port v0x605025981490, 194;
v0x605025981490_195 .array/port v0x605025981490, 195;
v0x605025981490_196 .array/port v0x605025981490, 196;
E_0x605025983020/49 .event edge, v0x605025981490_193, v0x605025981490_194, v0x605025981490_195, v0x605025981490_196;
v0x605025981490_197 .array/port v0x605025981490, 197;
v0x605025981490_198 .array/port v0x605025981490, 198;
v0x605025981490_199 .array/port v0x605025981490, 199;
v0x605025981490_200 .array/port v0x605025981490, 200;
E_0x605025983020/50 .event edge, v0x605025981490_197, v0x605025981490_198, v0x605025981490_199, v0x605025981490_200;
v0x605025981490_201 .array/port v0x605025981490, 201;
v0x605025981490_202 .array/port v0x605025981490, 202;
v0x605025981490_203 .array/port v0x605025981490, 203;
v0x605025981490_204 .array/port v0x605025981490, 204;
E_0x605025983020/51 .event edge, v0x605025981490_201, v0x605025981490_202, v0x605025981490_203, v0x605025981490_204;
v0x605025981490_205 .array/port v0x605025981490, 205;
v0x605025981490_206 .array/port v0x605025981490, 206;
v0x605025981490_207 .array/port v0x605025981490, 207;
v0x605025981490_208 .array/port v0x605025981490, 208;
E_0x605025983020/52 .event edge, v0x605025981490_205, v0x605025981490_206, v0x605025981490_207, v0x605025981490_208;
v0x605025981490_209 .array/port v0x605025981490, 209;
v0x605025981490_210 .array/port v0x605025981490, 210;
v0x605025981490_211 .array/port v0x605025981490, 211;
v0x605025981490_212 .array/port v0x605025981490, 212;
E_0x605025983020/53 .event edge, v0x605025981490_209, v0x605025981490_210, v0x605025981490_211, v0x605025981490_212;
v0x605025981490_213 .array/port v0x605025981490, 213;
v0x605025981490_214 .array/port v0x605025981490, 214;
v0x605025981490_215 .array/port v0x605025981490, 215;
v0x605025981490_216 .array/port v0x605025981490, 216;
E_0x605025983020/54 .event edge, v0x605025981490_213, v0x605025981490_214, v0x605025981490_215, v0x605025981490_216;
v0x605025981490_217 .array/port v0x605025981490, 217;
v0x605025981490_218 .array/port v0x605025981490, 218;
v0x605025981490_219 .array/port v0x605025981490, 219;
v0x605025981490_220 .array/port v0x605025981490, 220;
E_0x605025983020/55 .event edge, v0x605025981490_217, v0x605025981490_218, v0x605025981490_219, v0x605025981490_220;
v0x605025981490_221 .array/port v0x605025981490, 221;
v0x605025981490_222 .array/port v0x605025981490, 222;
v0x605025981490_223 .array/port v0x605025981490, 223;
v0x605025981490_224 .array/port v0x605025981490, 224;
E_0x605025983020/56 .event edge, v0x605025981490_221, v0x605025981490_222, v0x605025981490_223, v0x605025981490_224;
v0x605025981490_225 .array/port v0x605025981490, 225;
v0x605025981490_226 .array/port v0x605025981490, 226;
v0x605025981490_227 .array/port v0x605025981490, 227;
v0x605025981490_228 .array/port v0x605025981490, 228;
E_0x605025983020/57 .event edge, v0x605025981490_225, v0x605025981490_226, v0x605025981490_227, v0x605025981490_228;
v0x605025981490_229 .array/port v0x605025981490, 229;
v0x605025981490_230 .array/port v0x605025981490, 230;
v0x605025981490_231 .array/port v0x605025981490, 231;
v0x605025981490_232 .array/port v0x605025981490, 232;
E_0x605025983020/58 .event edge, v0x605025981490_229, v0x605025981490_230, v0x605025981490_231, v0x605025981490_232;
v0x605025981490_233 .array/port v0x605025981490, 233;
v0x605025981490_234 .array/port v0x605025981490, 234;
v0x605025981490_235 .array/port v0x605025981490, 235;
v0x605025981490_236 .array/port v0x605025981490, 236;
E_0x605025983020/59 .event edge, v0x605025981490_233, v0x605025981490_234, v0x605025981490_235, v0x605025981490_236;
v0x605025981490_237 .array/port v0x605025981490, 237;
v0x605025981490_238 .array/port v0x605025981490, 238;
v0x605025981490_239 .array/port v0x605025981490, 239;
v0x605025981490_240 .array/port v0x605025981490, 240;
E_0x605025983020/60 .event edge, v0x605025981490_237, v0x605025981490_238, v0x605025981490_239, v0x605025981490_240;
v0x605025981490_241 .array/port v0x605025981490, 241;
v0x605025981490_242 .array/port v0x605025981490, 242;
v0x605025981490_243 .array/port v0x605025981490, 243;
v0x605025981490_244 .array/port v0x605025981490, 244;
E_0x605025983020/61 .event edge, v0x605025981490_241, v0x605025981490_242, v0x605025981490_243, v0x605025981490_244;
v0x605025981490_245 .array/port v0x605025981490, 245;
v0x605025981490_246 .array/port v0x605025981490, 246;
v0x605025981490_247 .array/port v0x605025981490, 247;
v0x605025981490_248 .array/port v0x605025981490, 248;
E_0x605025983020/62 .event edge, v0x605025981490_245, v0x605025981490_246, v0x605025981490_247, v0x605025981490_248;
v0x605025981490_249 .array/port v0x605025981490, 249;
v0x605025981490_250 .array/port v0x605025981490, 250;
v0x605025981490_251 .array/port v0x605025981490, 251;
v0x605025981490_252 .array/port v0x605025981490, 252;
E_0x605025983020/63 .event edge, v0x605025981490_249, v0x605025981490_250, v0x605025981490_251, v0x605025981490_252;
v0x605025981490_253 .array/port v0x605025981490, 253;
v0x605025981490_254 .array/port v0x605025981490, 254;
v0x605025981490_255 .array/port v0x605025981490, 255;
E_0x605025983020/64 .event edge, v0x605025981490_253, v0x605025981490_254, v0x605025981490_255;
E_0x605025983020 .event/or E_0x605025983020/0, E_0x605025983020/1, E_0x605025983020/2, E_0x605025983020/3, E_0x605025983020/4, E_0x605025983020/5, E_0x605025983020/6, E_0x605025983020/7, E_0x605025983020/8, E_0x605025983020/9, E_0x605025983020/10, E_0x605025983020/11, E_0x605025983020/12, E_0x605025983020/13, E_0x605025983020/14, E_0x605025983020/15, E_0x605025983020/16, E_0x605025983020/17, E_0x605025983020/18, E_0x605025983020/19, E_0x605025983020/20, E_0x605025983020/21, E_0x605025983020/22, E_0x605025983020/23, E_0x605025983020/24, E_0x605025983020/25, E_0x605025983020/26, E_0x605025983020/27, E_0x605025983020/28, E_0x605025983020/29, E_0x605025983020/30, E_0x605025983020/31, E_0x605025983020/32, E_0x605025983020/33, E_0x605025983020/34, E_0x605025983020/35, E_0x605025983020/36, E_0x605025983020/37, E_0x605025983020/38, E_0x605025983020/39, E_0x605025983020/40, E_0x605025983020/41, E_0x605025983020/42, E_0x605025983020/43, E_0x605025983020/44, E_0x605025983020/45, E_0x605025983020/46, E_0x605025983020/47, E_0x605025983020/48, E_0x605025983020/49, E_0x605025983020/50, E_0x605025983020/51, E_0x605025983020/52, E_0x605025983020/53, E_0x605025983020/54, E_0x605025983020/55, E_0x605025983020/56, E_0x605025983020/57, E_0x605025983020/58, E_0x605025983020/59, E_0x605025983020/60, E_0x605025983020/61, E_0x605025983020/62, E_0x605025983020/63, E_0x605025983020/64;
E_0x605025982b90 .event posedge, v0x60502596b410_0;
S_0x6050259aa3b0 .scope module, "uut" "readrf_vals" 3 14, 5 1 0, S_0x605025940cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "val";
v0x6050259aa5b0_0 .net "clk", 0 0, v0x6050259aafe0_0;  alias, 1 drivers
v0x6050259aa670_0 .var "count", 15 0;
v0x6050259aa730_0 .net "reset", 0 0, v0x6050259ab250_0;  alias, 1 drivers
v0x6050259aa7d0 .array "rf_vals", 24099 0, 15 0;
v0x6050259aa870_0 .var "val", 15 0;
    .scope S_0x6050259aa3b0;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6050259aa670_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x6050259aa3b0;
T_1 ;
    %vpi_call 5 11 "$readmemh", "RF_DATA_24100.txt", v0x6050259aa7d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000101111000100011 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x6050259aa3b0;
T_2 ;
    %wait E_0x605025982b90;
    %load/vec4 v0x6050259aa730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6050259aa870_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6050259aa670_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %ix/getv 4, v0x6050259aa670_0;
    %load/vec4a v0x6050259aa7d0, 4;
    %assign/vec4 v0x6050259aa870_0, 0;
    %load/vec4 v0x6050259aa670_0;
    %cmpi/e 24099, 0, 16;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6050259aa670_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x6050259aa670_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6050259aa670_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x605025941000;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6050259aa230_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6050259aa090_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x605025941000;
T_4 ;
    %wait E_0x605025982b90;
    %load/vec4 v0x6050259aa170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6050259aa230_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6050259aa090_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6050259a9e80_0;
    %load/vec4 v0x6050259aa230_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x605025981490, 0, 4;
    %load/vec4 v0x6050259aa230_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6050259aa230_0, 0;
    %load/vec4 v0x6050259aa230_0;
    %load/vec4 v0x6050259a9ce0_0;
    %sub;
    %addi 1, 0, 8;
    %assign/vec4 v0x6050259aa090_0, 0;
    %load/vec4 v0x6050259aa090_0;
    %assign/vec4 v0x6050259a9da0_0, 0;
    %load/vec4 v0x6050259a9da0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x605025981490, 4;
    %assign/vec4 v0x6050259a9fb0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x605025941000;
T_5 ;
    %wait E_0x605025983020;
    %load/vec4 v0x6050259a9ce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x6050259a9e80_0;
    %store/vec4 v0x6050259a9fb0_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6050259aa090_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x605025981490, 4;
    %store/vec4 v0x6050259a9fb0_0, 0, 16;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x6050259787f0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6050259ab250_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x6050259787f0;
T_7 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6050259aafe0_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x6050259aafe0_0;
    %inv;
    %store/vec4 v0x6050259aafe0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x6050259787f0;
T_8 ;
    %vpi_call 2 21 "$dumpfile", "./top_ultra_tb.vcb" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6050259787f0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6050259ab250_0, 0, 1;
    %delay 24500, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb/top_ultra_tb.v";
    "verilog/top_ultra.v";
    "verilog/beamforming/sample_delay.v";
    "verilog/readrf_vals.v";
