

================================================================
== Vitis HLS Report for 'mp_mul_6_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:37:30 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       16|  0.100 us|  0.160 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        8|       14|         9|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1177|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|    1152|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1216|   1349|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |                             Module                             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Montgomery_R2_1_U  |mp_mul_6_Pipeline_VITIS_LOOP_144_2_Montgomery_R2_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +-------------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                                                |        0|  64|   8|    0|     8|   64|     1|          512|
    +-------------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_356_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_75_fu_404_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_392_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_460_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_232_p2     |         +|   0|  0|  13|           4|           1|
    |t_fu_627_p2             |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_532_p2       |         +|   0|  0|  71|          64|          64|
    |temp_35_fu_413_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_366_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_547_p2             |         +|   0|  0|  71|          64|          64|
    |v_125_fu_472_p2         |         +|   0|  0|  71|          64|          64|
    |sub_ln158_fu_221_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln160_fu_599_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln157_fu_206_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln105_6_fu_490_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_5_fu_609_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_fu_569_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_28_fu_478_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_29_fu_484_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_30_fu_496_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_13_fu_565_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_14_fu_582_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_15_fu_604_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_fu_561_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1177|        1078|        1078|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_12_fu_90               |   9|          2|    4|          8|
    |t_33_fu_82               |   9|          2|    3|          6|
    |u_34_out_o               |  14|          3|   64|        192|
    |v_35_fu_86               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  141|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_778                    |  33|   0|   33|          0|
    |add_ln133_reg_793                    |  32|   0|   64|         32|
    |add_ln133_reg_793_pp0_iter7_reg      |  32|   0|   64|         32|
    |ah_reg_693                           |  32|   0|   32|          0|
    |al_reg_683                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |bh_reg_698                           |  32|   0|   32|          0|
    |bl_reg_688                           |  32|   0|   32|          0|
    |icmp_ln157_reg_669                   |   1|   0|    1|          0|
    |j_12_fu_90                           |   4|   0|    4|          0|
    |t_33_fu_82                           |   3|   0|    3|          0|
    |tempReg_reg_798                      |  64|   0|   64|          0|
    |tempReg_reg_798_pp0_iter7_reg        |  64|   0|   64|          0|
    |temp_35_reg_783                      |  34|   0|   34|          0|
    |tmp_179_reg_767                      |   2|   0|    2|          0|
    |tmp_180_reg_752                      |  32|   0|   32|          0|
    |tmp_181_reg_762                      |  32|   0|   32|          0|
    |tmp_182_reg_788                      |   2|   0|    2|          0|
    |tmp_s_reg_747                        |  32|   0|   32|          0|
    |trunc_ln106_108_reg_732              |  32|   0|   32|          0|
    |trunc_ln106_109_reg_737              |  32|   0|   32|          0|
    |trunc_ln106_110_reg_742              |  32|   0|   32|          0|
    |trunc_ln106_reg_727                  |  32|   0|   32|          0|
    |trunc_ln106_s_reg_757                |  32|   0|   32|          0|
    |trunc_ln106_s_reg_757_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln125_reg_772                  |  32|   0|   32|          0|
    |trunc_ln125_reg_772_pp0_iter5_reg    |  32|   0|   32|          0|
    |u_34_out_load_reg_807                |  64|   0|   64|          0|
    |u_reg_812                            |  64|   0|   64|          0|
    |v_35_fu_86                           |  64|   0|   64|          0|
    |icmp_ln157_reg_669                   |  64|  32|    1|          0|
    |tmp_181_reg_762                      |  64|  32|   32|          0|
    |trunc_ln106_reg_727                  |  64|  32|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1152|  96| 1089|         64|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_433_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_433_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_433_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_433_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_437_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_437_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_437_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_437_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_441_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_441_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_441_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_441_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_445_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_445_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_445_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_445_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_157_4|  return value|
|indvars_iv          |   in|    3|     ap_none|                          indvars_iv|        scalar|
|v                   |   in|   64|     ap_none|                                   v|        scalar|
|zext_ln156          |   in|    4|     ap_none|                          zext_ln156|        scalar|
|PKB_address0        |  out|    6|   ap_memory|                                 PKB|         array|
|PKB_ce0             |  out|    1|   ap_memory|                                 PKB|         array|
|PKB_q0              |   in|   64|   ap_memory|                                 PKB|         array|
|empty               |   in|    3|     ap_none|                               empty|        scalar|
|v_35_out            |  out|   64|      ap_vld|                            v_35_out|       pointer|
|v_35_out_ap_vld     |  out|    1|      ap_vld|                            v_35_out|       pointer|
|u_34_out_i          |   in|   64|     ap_ovld|                            u_34_out|       pointer|
|u_34_out_o          |  out|   64|     ap_ovld|                            u_34_out|       pointer|
|u_34_out_o_ap_vld   |  out|    1|     ap_ovld|                            u_34_out|       pointer|
|t_33_out            |  out|    3|      ap_vld|                            t_33_out|       pointer|
|t_33_out_ap_vld     |  out|    1|      ap_vld|                            t_33_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_12 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 17 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 18 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 19 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 20 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 21 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_12" [src/generic/fp_generic.c:139]   --->   Operation 22 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j = load i4 %j_12" [src/generic/fp_generic.c:157]   --->   Operation 27 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 28 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 29 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i4 %j" [src/generic/fp_generic.c:157]   --->   Operation 30 'trunc' 'trunc_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 31 'zext' 'zext_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln158" [src/generic/fp_generic.c:158]   --->   Operation 32 'getelementptr' 'PKB_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:158]   --->   Operation 33 'load' 'PKB_load' <Predicate = (!icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 34 [1/1] (1.65ns)   --->   "%sub_ln158 = sub i3 %tmp, i3 %trunc_ln157" [src/generic/fp_generic.c:158]   --->   Operation 34 'sub' 'sub_ln158' <Predicate = (!icmp_ln157)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln158_8 = zext i3 %sub_ln158" [src/generic/fp_generic.c:158]   --->   Operation 35 'zext' 'zext_ln158_8' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Montgomery_R2_1_addr = getelementptr i64 %Montgomery_R2_1, i32 0, i32 %zext_ln158_8" [src/generic/fp_generic.c:158]   --->   Operation 36 'getelementptr' 'Montgomery_R2_1_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%Montgomery_R2_1_load = load i3 %Montgomery_R2_1_addr" [src/generic/fp_generic.c:158]   --->   Operation 37 'load' 'Montgomery_R2_1_load' <Predicate = (!icmp_ln157)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 38 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_12" [src/generic/fp_generic.c:139]   --->   Operation 39 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 40 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:158]   --->   Operation 40 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%al = trunc i64 %PKB_load" [src/generic/fp_generic.c:158]   --->   Operation 41 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] ( I:2.32ns O:2.32ns )   --->   "%Montgomery_R2_1_load = load i3 %Montgomery_R2_1_addr" [src/generic/fp_generic.c:158]   --->   Operation 42 'load' 'Montgomery_R2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bl = trunc i64 %Montgomery_R2_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 43 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 44 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %Montgomery_R2_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 45 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 46 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 47 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln105_73 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 48 'zext' 'zext_ln105_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 49 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_73, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 50 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 51 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_73, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 52 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 53 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 54 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_73, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 54 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 55 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 56 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln106_108 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 57 'trunc' 'trunc_ln106_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_73, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 58 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln106_109 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 59 'trunc' 'trunc_ln106_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 60 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln106_110 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 61 'trunc' 'trunc_ln106_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 62 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 63 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 64 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 65 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 66 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_109" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 67 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln123_63 = zext i32 %trunc_ln106_108" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 68 'zext' 'zext_ln123_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_63" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 69 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln123_64 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 70 'zext' 'zext_ln123_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_64, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 71 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 72 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 73 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln106_76 = zext i32 %tmp_180" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 74 'zext' 'zext_ln106_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_110" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 75 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_76" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 76 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln106_75 = zext i2 %tmp_179" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 77 'zext' 'zext_ln106_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln130_63 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 78 'zext' 'zext_ln130_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln130_75 = add i32 %trunc_ln106_s, i32 %zext_ln106_75" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 79 'add' 'add_ln130_75' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln130_64 = zext i32 %add_ln130_75" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 80 'zext' 'zext_ln130_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (2.59ns)   --->   "%temp_35 = add i34 %zext_ln130_64, i34 %zext_ln130_63" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 81 'add' 'temp_35' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_35, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 82 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 83 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln125_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 84 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%trunc_ln105 = trunc i34 %temp_35" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 85 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%and_ln133_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_181, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 86 'bitconcatenate' 'and_ln133_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%and_ln133_8 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_182, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 87 'bitconcatenate' 'and_ln133_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_8" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 88 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_7" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 89 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 90 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (3.52ns)   --->   "%v_125 = add i64 %or_ln, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 91 'add' 'v_125' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_28 = xor i64 %v_125, i64 %shl_ln125_s" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 92 'xor' 'xor_ln105_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_29 = xor i64 %shl_ln125_s, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 93 'xor' 'xor_ln105_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_6 = or i64 %xor_ln105_28, i64 %xor_ln105_29" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 94 'or' 'or_ln105_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_30 = xor i64 %or_ln105_6, i64 %v_125" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 95 'xor' 'xor_ln105_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_30, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 96 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_74 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 97 'zext' 'zext_ln105_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 98 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_16, i32 %trunc_ln105" [src/generic/fp_generic.c:160]   --->   Operation 99 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln3, i64 %zext_ln105_74" [src/generic/fp_generic.c:160]   --->   Operation 100 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_125, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 101 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 102 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 103 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 104 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%t_33_load_6 = load i3 %t_33"   --->   Operation 124 'load' 't_33_load_6' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%v_35_load_5 = load i64 %v_35"   --->   Operation 125 'load' 'v_35_load_5' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load_5"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load_6"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.22>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 105 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 106 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 108 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_15)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 109 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_15)   --->   "%xor_ln160_13 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 110 'xor' 'xor_ln160_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_15)   --->   "%or_ln160 = or i64 %xor_ln160, i64 %xor_ln160_13" [src/generic/fp_generic.c:160]   --->   Operation 111 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 112 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_14 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 113 'xor' 'xor_ln160_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 114 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_14, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 115 'bitconcatenate' 'xor_ln160_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_s, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 116 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_15 = xor i64 %or_ln160, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 117 'xor' 'xor_ln160_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160_5 = or i64 %xor_ln160_15, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 118 'or' 'or_ln160_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160_5, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 119 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp_130" [src/generic/fp_generic.c:161]   --->   Operation 120 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 121 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 122 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 123 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Montgomery_R2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                       (alloca                ) [ 0111111111]
v_35                       (alloca                ) [ 0111111110]
j_12                       (alloca                ) [ 0100000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000]
tmp                        (read                  ) [ 0000000000]
zext_ln156_read            (read                  ) [ 0000000000]
v_read                     (read                  ) [ 0000000000]
indvars_iv_read            (read                  ) [ 0000000000]
zext_ln156_cast            (zext                  ) [ 0000000000]
indvars_iv_cast            (zext                  ) [ 0000000000]
store_ln139                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
br_ln0                     (br                    ) [ 0000000000]
j                          (load                  ) [ 0000000000]
icmp_ln157                 (icmp                  ) [ 0111111110]
br_ln157                   (br                    ) [ 0000000000]
trunc_ln157                (trunc                 ) [ 0000000000]
zext_ln158                 (zext                  ) [ 0000000000]
PKB_addr                   (getelementptr         ) [ 0110000000]
sub_ln158                  (sub                   ) [ 0000000000]
zext_ln158_8               (zext                  ) [ 0000000000]
Montgomery_R2_1_addr       (getelementptr         ) [ 0110000000]
add_ln157                  (add                   ) [ 0000000000]
store_ln139                (store                 ) [ 0000000000]
PKB_load                   (load                  ) [ 0000000000]
al                         (trunc                 ) [ 0101000000]
Montgomery_R2_1_load       (load                  ) [ 0000000000]
bl                         (trunc                 ) [ 0101000000]
ah                         (partselect            ) [ 0101000000]
bh                         (partselect            ) [ 0101000000]
zext_ln105                 (zext                  ) [ 0100100000]
zext_ln110                 (zext                  ) [ 0100100000]
zext_ln105_73              (zext                  ) [ 0100100000]
zext_ln112                 (zext                  ) [ 0100100000]
albl                       (mul                   ) [ 0000000000]
trunc_ln106                (trunc                 ) [ 0100011100]
albh                       (mul                   ) [ 0000000000]
trunc_ln106_108            (trunc                 ) [ 0100010000]
ahbl                       (mul                   ) [ 0000000000]
trunc_ln106_109            (trunc                 ) [ 0100010000]
ahbh                       (mul                   ) [ 0000000000]
trunc_ln106_110            (trunc                 ) [ 0100010000]
tmp_s                      (partselect            ) [ 0100010000]
tmp_180                    (partselect            ) [ 0100010000]
trunc_ln106_s              (partselect            ) [ 0100011000]
tmp_181                    (partselect            ) [ 0100011100]
zext_ln106                 (zext                  ) [ 0000000000]
zext_ln123                 (zext                  ) [ 0000000000]
zext_ln123_63              (zext                  ) [ 0000000000]
add_ln123                  (add                   ) [ 0000000000]
zext_ln123_64              (zext                  ) [ 0000000000]
temp                       (add                   ) [ 0000000000]
tmp_179                    (partselect            ) [ 0100001000]
trunc_ln125                (trunc                 ) [ 0100001100]
zext_ln106_76              (zext                  ) [ 0000000000]
zext_ln130                 (zext                  ) [ 0000000000]
add_ln130                  (add                   ) [ 0100001000]
zext_ln106_75              (zext                  ) [ 0000000000]
zext_ln130_63              (zext                  ) [ 0000000000]
add_ln130_75               (add                   ) [ 0000000000]
zext_ln130_64              (zext                  ) [ 0000000000]
temp_35                    (add                   ) [ 0100000100]
tmp_182                    (partselect            ) [ 0100000100]
v_35_load                  (load                  ) [ 0000000000]
shl_ln125_s                (bitconcatenate        ) [ 0000000000]
trunc_ln105                (trunc                 ) [ 0000000000]
and_ln133_7                (bitconcatenate        ) [ 0000000000]
and_ln133_8                (bitconcatenate        ) [ 0000000000]
zext_ln133                 (zext                  ) [ 0000000000]
add_ln133                  (add                   ) [ 0100000011]
or_ln                      (bitconcatenate        ) [ 0000000000]
v_125                      (add                   ) [ 0000000000]
xor_ln105_28               (xor                   ) [ 0000000000]
xor_ln105_29               (xor                   ) [ 0000000000]
or_ln105_6                 (or                    ) [ 0000000000]
xor_ln105_30               (xor                   ) [ 0000000000]
carry                      (bitselect             ) [ 0000000000]
zext_ln105_74              (zext                  ) [ 0000000000]
tmp_16                     (partselect            ) [ 0000000000]
or_ln3                     (bitconcatenate        ) [ 0000000000]
tempReg                    (add                   ) [ 0100000011]
store_ln140                (store                 ) [ 0000000000]
u_34_out_load              (load                  ) [ 0100000001]
u                          (add                   ) [ 0100000001]
store_ln140                (store                 ) [ 0000000000]
t_33_load                  (load                  ) [ 0000000000]
specpipeline_ln139         (specpipeline          ) [ 0000000000]
speclooptripcount_ln139    (speclooptripcount     ) [ 0000000000]
specloopname_ln157         (specloopname          ) [ 0000000000]
xor_ln160                  (xor                   ) [ 0000000000]
xor_ln160_13               (xor                   ) [ 0000000000]
or_ln160                   (or                    ) [ 0000000000]
bit_sel1                   (bitselect             ) [ 0000000000]
xor_ln160_14               (xor                   ) [ 0000000000]
trunc_ln160                (trunc                 ) [ 0000000000]
xor_ln160_s                (bitconcatenate        ) [ 0000000000]
and_ln160                  (and                   ) [ 0000000000]
xor_ln160_15               (xor                   ) [ 0000000000]
or_ln160_5                 (or                    ) [ 0000000000]
tmp_130                    (bitselect             ) [ 0000000000]
zext_ln161                 (zext                  ) [ 0000000000]
t                          (add                   ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
br_ln157                   (br                    ) [ 0000000000]
t_33_load_6                (load                  ) [ 0000000000]
v_35_load_5                (load                  ) [ 0000000000]
write_ln0                  (write                 ) [ 0000000000]
write_ln0                  (write                 ) [ 0000000000]
ret_ln0                    (ret                   ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="PKB">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_35_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="u_34_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="t_33_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Montgomery_R2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Montgomery_R2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="t_33_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="v_35_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_12_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_12/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln156_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="v_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvars_iv_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln0_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="0" index="2" bw="64" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="write_ln0_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="3" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="132" class="1004" name="PKB_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PKB_load/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="Montgomery_R2_1_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Montgomery_R2_1_addr/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Montgomery_R2_1_load/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln156_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvars_iv_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln139_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln140_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln140_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln140_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="3" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="j_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln157_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln157_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln157/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln158_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sub_ln158_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="3" slack="0"/>
<pin id="224" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln158_8_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_8/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln157_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln139_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="al_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="bl_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="ah_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="0" index="3" bw="7" slack="0"/>
<pin id="256" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="bh_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="0" index="3" bw="7" slack="0"/>
<pin id="266" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln105_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln110_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln105_73_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_73/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln112_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln106_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln106_108_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_108/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln106_109_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_109/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln106_110_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_110/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="0" index="3" bw="7" slack="0"/>
<pin id="312" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_180_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="0"/>
<pin id="320" dir="0" index="2" bw="7" slack="0"/>
<pin id="321" dir="0" index="3" bw="7" slack="0"/>
<pin id="322" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_180/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln106_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="7" slack="0"/>
<pin id="331" dir="0" index="3" bw="7" slack="0"/>
<pin id="332" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_s/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_181_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_181/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln106_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln123_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln123_63_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_63/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln123_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln123_64_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="33" slack="0"/>
<pin id="364" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_64/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="temp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="33" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_179_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="0" index="1" bw="34" slack="0"/>
<pin id="375" dir="0" index="2" bw="7" slack="0"/>
<pin id="376" dir="0" index="3" bw="7" slack="0"/>
<pin id="377" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_179/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln125_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="34" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln106_76_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_76/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln130_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln130_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln106_75_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_75/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln130_63_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="33" slack="1"/>
<pin id="403" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_63/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln130_75_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="2"/>
<pin id="406" dir="0" index="1" bw="2" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_75/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln130_64_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_64/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="temp_35_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="33" slack="0"/>
<pin id="416" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_35/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_182_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="0"/>
<pin id="421" dir="0" index="1" bw="34" slack="0"/>
<pin id="422" dir="0" index="2" bw="7" slack="0"/>
<pin id="423" dir="0" index="3" bw="7" slack="0"/>
<pin id="424" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_182/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="v_35_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="6"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="shl_ln125_s_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="2"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_s/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln105_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="34" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="and_ln133_7_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="3"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_7/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="and_ln133_8_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="34" slack="0"/>
<pin id="451" dir="0" index="1" bw="2" slack="1"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_8/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln133_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="34" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln133_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="34" slack="0"/>
<pin id="462" dir="0" index="1" bw="64" slack="0"/>
<pin id="463" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_ln_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="2"/>
<pin id="469" dir="0" index="2" bw="32" slack="3"/>
<pin id="470" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="v_125_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_125/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="xor_ln105_28_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="0" index="1" bw="64" slack="0"/>
<pin id="481" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_28/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xor_ln105_29_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="0"/>
<pin id="487" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_29/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln105_6_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="0"/>
<pin id="493" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_6/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xor_ln105_30_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="0"/>
<pin id="499" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_30/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="carry_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="64" slack="0"/>
<pin id="505" dir="0" index="2" bw="7" slack="0"/>
<pin id="506" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln105_74_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_74/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_16_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="64" slack="0"/>
<pin id="517" dir="0" index="2" bw="7" slack="0"/>
<pin id="518" dir="0" index="3" bw="7" slack="0"/>
<pin id="519" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="or_ln3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="32" slack="0"/>
<pin id="528" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tempReg_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln140_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="0"/>
<pin id="540" dir="0" index="1" bw="64" slack="6"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="u_34_out_load_load_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/8 "/>
</bind>
</comp>

<comp id="547" class="1004" name="u_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="1"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln140_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="0"/>
<pin id="554" dir="0" index="1" bw="64" slack="0"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="t_33_load_load_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="8"/>
<pin id="560" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="xor_ln160_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="1"/>
<pin id="563" dir="0" index="1" bw="64" slack="2"/>
<pin id="564" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="xor_ln160_13_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="2"/>
<pin id="567" dir="0" index="1" bw="64" slack="1"/>
<pin id="568" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_13/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln160_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="0"/>
<pin id="571" dir="0" index="1" bw="64" slack="0"/>
<pin id="572" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="bit_sel1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="64" slack="2"/>
<pin id="578" dir="0" index="2" bw="7" slack="0"/>
<pin id="579" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="xor_ln160_14_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_14/9 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln160_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="2"/>
<pin id="590" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="xor_ln160_s_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="0" index="2" bw="63" slack="0"/>
<pin id="595" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_s/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="and_ln160_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="2"/>
<pin id="602" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="xor_ln160_15_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="0"/>
<pin id="606" dir="0" index="1" bw="64" slack="1"/>
<pin id="607" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_15/9 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln160_5_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="0"/>
<pin id="611" dir="0" index="1" bw="64" slack="0"/>
<pin id="612" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_5/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_130_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="0"/>
<pin id="618" dir="0" index="2" bw="7" slack="0"/>
<pin id="619" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_130/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln161_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="t_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="3" slack="0"/>
<pin id="630" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="store_ln140_store_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="0"/>
<pin id="635" dir="0" index="1" bw="3" slack="8"/>
<pin id="636" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="t_33_load_6_load_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="7"/>
<pin id="640" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load_6/8 "/>
</bind>
</comp>

<comp id="642" class="1004" name="v_35_load_5_load_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="7"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load_5/8 "/>
</bind>
</comp>

<comp id="646" class="1005" name="t_33_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="654" class="1005" name="v_35_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="662" class="1005" name="j_12_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="0"/>
<pin id="664" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_12 "/>
</bind>
</comp>

<comp id="669" class="1005" name="icmp_ln157_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="7"/>
<pin id="671" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="673" class="1005" name="PKB_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="6" slack="1"/>
<pin id="675" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr "/>
</bind>
</comp>

<comp id="678" class="1005" name="Montgomery_R2_1_addr_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="1"/>
<pin id="680" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Montgomery_R2_1_addr "/>
</bind>
</comp>

<comp id="683" class="1005" name="al_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="688" class="1005" name="bl_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="693" class="1005" name="ah_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="698" class="1005" name="bh_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="703" class="1005" name="zext_ln105_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="1"/>
<pin id="705" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="709" class="1005" name="zext_ln110_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="1"/>
<pin id="711" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="715" class="1005" name="zext_ln105_73_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="1"/>
<pin id="717" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_73 "/>
</bind>
</comp>

<comp id="721" class="1005" name="zext_ln112_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="64" slack="1"/>
<pin id="723" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="727" class="1005" name="trunc_ln106_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="3"/>
<pin id="729" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="732" class="1005" name="trunc_ln106_108_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_108 "/>
</bind>
</comp>

<comp id="737" class="1005" name="trunc_ln106_109_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_109 "/>
</bind>
</comp>

<comp id="742" class="1005" name="trunc_ln106_110_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_110 "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmp_s_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_180_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_180 "/>
</bind>
</comp>

<comp id="757" class="1005" name="trunc_ln106_s_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="2"/>
<pin id="759" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_s "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_181_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="3"/>
<pin id="764" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_181 "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_179_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="2" slack="1"/>
<pin id="769" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_179 "/>
</bind>
</comp>

<comp id="772" class="1005" name="trunc_ln125_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="2"/>
<pin id="774" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="778" class="1005" name="add_ln130_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="33" slack="1"/>
<pin id="780" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="783" class="1005" name="temp_35_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="34" slack="1"/>
<pin id="785" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="temp_35 "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_182_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="2" slack="1"/>
<pin id="790" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_182 "/>
</bind>
</comp>

<comp id="793" class="1005" name="add_ln133_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="64" slack="2"/>
<pin id="795" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="798" class="1005" name="tempReg_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="1"/>
<pin id="800" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="807" class="1005" name="u_34_out_load_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="1"/>
<pin id="809" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="812" class="1005" name="u_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="64" slack="1"/>
<pin id="814" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="78" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="80" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="177"><net_src comp="100" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="112" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="106" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="174" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="203" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="203" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="225"><net_src comp="94" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="212" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="236"><net_src comp="203" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="139" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="152" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="139" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="152" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="294"><net_src comp="158" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="162" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="166" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="170" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="158" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="166" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="162" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="170" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="38" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="347" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="42" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="44" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="385"><net_src comp="366" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="386" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="401" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="42" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="38" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="44" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="437"><net_src comp="46" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="32" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="32" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="48" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="32" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="459"><net_src comp="449" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="442" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="46" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="466" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="429" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="432" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="432" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="429" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="478" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="472" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="50" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="40" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="36" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="460" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="38" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="40" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="529"><net_src comp="46" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="514" pin="4"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="439" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="510" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="472" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="12" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="547" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="12" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="573"><net_src comp="561" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="565" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="70" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="72" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="575" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="74" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="596"><net_src comp="76" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="582" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="588" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="603"><net_src comp="591" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="569" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="599" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="50" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="609" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="40" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="623" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="558" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="638" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="645"><net_src comp="642" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="649"><net_src comp="82" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="657"><net_src comp="86" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="660"><net_src comp="654" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="661"><net_src comp="654" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="665"><net_src comp="90" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="672"><net_src comp="206" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="132" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="681"><net_src comp="145" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="686"><net_src comp="243" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="691"><net_src comp="247" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="696"><net_src comp="251" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="701"><net_src comp="261" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="706"><net_src comp="271" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="712"><net_src comp="276" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="718"><net_src comp="281" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="724"><net_src comp="286" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="730"><net_src comp="291" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="735"><net_src comp="295" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="740"><net_src comp="299" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="745"><net_src comp="303" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="750"><net_src comp="307" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="755"><net_src comp="317" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="760"><net_src comp="327" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="765"><net_src comp="337" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="770"><net_src comp="372" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="775"><net_src comp="382" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="781"><net_src comp="392" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="786"><net_src comp="413" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="791"><net_src comp="419" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="796"><net_src comp="460" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="801"><net_src comp="532" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="804"><net_src comp="798" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="805"><net_src comp="798" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="806"><net_src comp="798" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="810"><net_src comp="543" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="815"><net_src comp="547" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="604" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PKB | {}
	Port: v_35_out | {8 }
	Port: u_34_out | {1 8 }
	Port: t_33_out | {8 }
	Port: Montgomery_R2_1 | {}
 - Input state : 
	Port: mp_mul.6_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.6_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.6_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.6_Pipeline_VITIS_LOOP_157_4 : PKB | {1 2 }
	Port: mp_mul.6_Pipeline_VITIS_LOOP_157_4 : empty | {1 }
	Port: mp_mul.6_Pipeline_VITIS_LOOP_157_4 : u_34_out | {8 }
	Port: mp_mul.6_Pipeline_VITIS_LOOP_157_4 : Montgomery_R2_1 | {1 2 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		trunc_ln157 : 2
		zext_ln158 : 2
		PKB_addr : 3
		PKB_load : 4
		sub_ln158 : 3
		zext_ln158_8 : 4
		Montgomery_R2_1_addr : 5
		Montgomery_R2_1_load : 6
		add_ln157 : 2
		store_ln139 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_108 : 1
		trunc_ln106_109 : 1
		trunc_ln106_110 : 1
		tmp_s : 1
		tmp_180 : 1
		trunc_ln106_s : 1
		tmp_181 : 1
	State 5
		add_ln123 : 1
		zext_ln123_64 : 2
		temp : 3
		tmp_179 : 4
		trunc_ln125 : 4
		add_ln130 : 1
	State 6
		add_ln130_75 : 1
		zext_ln130_64 : 2
		temp_35 : 3
		tmp_182 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_125 : 1
		xor_ln105_28 : 2
		xor_ln105_29 : 1
		or_ln105_6 : 2
		xor_ln105_30 : 2
		carry : 2
		zext_ln105_74 : 3
		tmp_16 : 3
		or_ln3 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 9
		xor_ln160_14 : 1
		xor_ln160_s : 1
		and_ln160 : 2
		or_ln160_5 : 2
		tmp_130 : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_158         |    4    |   165   |    50   |
|    mul   |          grp_fu_162         |    4    |   165   |    50   |
|          |          grp_fu_166         |    4    |   165   |    50   |
|          |          grp_fu_170         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln157_fu_232      |    0    |    0    |    13   |
|          |       add_ln123_fu_356      |    0    |    0    |    39   |
|          |         temp_fu_366         |    0    |    0    |    40   |
|          |       add_ln130_fu_392      |    0    |    0    |    39   |
|          |     add_ln130_75_fu_404     |    0    |    0    |    39   |
|    add   |        temp_35_fu_413       |    0    |    0    |    40   |
|          |       add_ln133_fu_460      |    0    |    0    |    71   |
|          |         v_125_fu_472        |    0    |    0    |    71   |
|          |        tempReg_fu_532       |    0    |    0    |    71   |
|          |           u_fu_547          |    0    |    0    |    71   |
|          |           t_fu_627          |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |     xor_ln105_28_fu_478     |    0    |    0    |    64   |
|          |     xor_ln105_29_fu_484     |    0    |    0    |    64   |
|          |     xor_ln105_30_fu_496     |    0    |    0    |    64   |
|    xor   |       xor_ln160_fu_561      |    0    |    0    |    64   |
|          |     xor_ln160_13_fu_565     |    0    |    0    |    64   |
|          |     xor_ln160_14_fu_582     |    0    |    0    |    2    |
|          |     xor_ln160_15_fu_604     |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |      or_ln105_6_fu_490      |    0    |    0    |    64   |
|    or    |       or_ln160_fu_569       |    0    |    0    |    64   |
|          |      or_ln160_5_fu_609      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln160_fu_599      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln157_fu_206      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln158_fu_221      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_read_fu_94       |    0    |    0    |    0    |
|   read   | zext_ln156_read_read_fu_100 |    0    |    0    |    0    |
|          |      v_read_read_fu_106     |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_112 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_118   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_125   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    zext_ln156_cast_fu_174   |    0    |    0    |    0    |
|          |    indvars_iv_cast_fu_178   |    0    |    0    |    0    |
|          |      zext_ln158_fu_216      |    0    |    0    |    0    |
|          |     zext_ln158_8_fu_227     |    0    |    0    |    0    |
|          |      zext_ln105_fu_271      |    0    |    0    |    0    |
|          |      zext_ln110_fu_276      |    0    |    0    |    0    |
|          |     zext_ln105_73_fu_281    |    0    |    0    |    0    |
|          |      zext_ln112_fu_286      |    0    |    0    |    0    |
|          |      zext_ln106_fu_347      |    0    |    0    |    0    |
|   zext   |      zext_ln123_fu_350      |    0    |    0    |    0    |
|          |     zext_ln123_63_fu_353    |    0    |    0    |    0    |
|          |     zext_ln123_64_fu_362    |    0    |    0    |    0    |
|          |     zext_ln106_76_fu_386    |    0    |    0    |    0    |
|          |      zext_ln130_fu_389      |    0    |    0    |    0    |
|          |     zext_ln106_75_fu_398    |    0    |    0    |    0    |
|          |     zext_ln130_63_fu_401    |    0    |    0    |    0    |
|          |     zext_ln130_64_fu_409    |    0    |    0    |    0    |
|          |      zext_ln133_fu_456      |    0    |    0    |    0    |
|          |     zext_ln105_74_fu_510    |    0    |    0    |    0    |
|          |      zext_ln161_fu_623      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln157_fu_212     |    0    |    0    |    0    |
|          |          al_fu_243          |    0    |    0    |    0    |
|          |          bl_fu_247          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_291     |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_108_fu_295   |    0    |    0    |    0    |
|          |    trunc_ln106_109_fu_299   |    0    |    0    |    0    |
|          |    trunc_ln106_110_fu_303   |    0    |    0    |    0    |
|          |      trunc_ln125_fu_382     |    0    |    0    |    0    |
|          |      trunc_ln105_fu_439     |    0    |    0    |    0    |
|          |      trunc_ln160_fu_588     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          ah_fu_251          |    0    |    0    |    0    |
|          |          bh_fu_261          |    0    |    0    |    0    |
|          |         tmp_s_fu_307        |    0    |    0    |    0    |
|          |        tmp_180_fu_317       |    0    |    0    |    0    |
|partselect|     trunc_ln106_s_fu_327    |    0    |    0    |    0    |
|          |        tmp_181_fu_337       |    0    |    0    |    0    |
|          |        tmp_179_fu_372       |    0    |    0    |    0    |
|          |        tmp_182_fu_419       |    0    |    0    |    0    |
|          |        tmp_16_fu_514        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      shl_ln125_s_fu_432     |    0    |    0    |    0    |
|          |      and_ln133_7_fu_442     |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_8_fu_449     |    0    |    0    |    0    |
|          |         or_ln_fu_466        |    0    |    0    |    0    |
|          |        or_ln3_fu_524        |    0    |    0    |    0    |
|          |      xor_ln160_s_fu_591     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_502        |    0    |    0    |    0    |
| bitselect|       bit_sel1_fu_575       |    0    |    0    |    0    |
|          |        tmp_130_fu_615       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1371  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|Montgomery_R2_1_addr_reg_678|    3   |
|      PKB_addr_reg_673      |    6   |
|      add_ln130_reg_778     |   33   |
|      add_ln133_reg_793     |   64   |
|         ah_reg_693         |   32   |
|         al_reg_683         |   32   |
|         bh_reg_698         |   32   |
|         bl_reg_688         |   32   |
|     icmp_ln157_reg_669     |    1   |
|        j_12_reg_662        |    4   |
|        t_33_reg_646        |    3   |
|       tempReg_reg_798      |   64   |
|       temp_35_reg_783      |   34   |
|       tmp_179_reg_767      |    2   |
|       tmp_180_reg_752      |   32   |
|       tmp_181_reg_762      |   32   |
|       tmp_182_reg_788      |    2   |
|        tmp_s_reg_747       |   32   |
|   trunc_ln106_108_reg_732  |   32   |
|   trunc_ln106_109_reg_737  |   32   |
|   trunc_ln106_110_reg_742  |   32   |
|     trunc_ln106_reg_727    |   32   |
|    trunc_ln106_s_reg_757   |   32   |
|     trunc_ln125_reg_772    |   32   |
|    u_34_out_load_reg_807   |   64   |
|          u_reg_812         |   64   |
|        v_35_reg_654        |   64   |
|    zext_ln105_73_reg_715   |   64   |
|     zext_ln105_reg_703     |   64   |
|     zext_ln110_reg_709     |   64   |
|     zext_ln112_reg_721     |   64   |
+----------------------------+--------+
|            Total           |  1080  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_139 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_152 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_158    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_158    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_162    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_162    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_166    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_166    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_170    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_170    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   530  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1371  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1080  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1740  |  1461  |
+-----------+--------+--------+--------+--------+
