Source Block: verilog-ethernet/rtl/axis_frame_length_adjust.v@100:110@HdlIdDef

reg [15:0] frame_ptr_reg = 0, frame_ptr_next;

// frame length counters
reg [15:0] short_counter_reg = 0, short_counter_next = 0;
reg [15:0] long_counter_reg = 0, long_counter_next = 0;

reg [DATA_WIDTH-1:0] last_word_data_reg = 0;
reg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;

reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;

Diff Content:
- 105 reg [15:0] long_counter_reg = 0, long_counter_next = 0;
+ 105 reg [15:0] short_counter_reg = 16'd0, short_counter_next = 16'd0;
+ 105 reg [15:0] long_counter_reg = 16'd0, long_counter_next = 16'd0;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/axis_frame_length_adjust.v@99:109
reg store_last_word;

reg [15:0] frame_ptr_reg = 0, frame_ptr_next;

// frame length counters
reg [15:0] short_counter_reg = 0, short_counter_next = 0;
reg [15:0] long_counter_reg = 0, long_counter_next = 0;

reg [DATA_WIDTH-1:0] last_word_data_reg = 0;
reg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;


Clone Blocks 2:
verilog-ethernet/rtl/axis_frame_length_adjust.v@100:110

reg [15:0] frame_ptr_reg = 0, frame_ptr_next;

// frame length counters
reg [15:0] short_counter_reg = 0, short_counter_next = 0;
reg [15:0] long_counter_reg = 0, long_counter_next = 0;

reg [DATA_WIDTH-1:0] last_word_data_reg = 0;
reg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;

reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;

Clone Blocks 3:
verilog-ethernet/rtl/axis_frame_length_adjust.v@99:109
reg store_last_word;

reg [15:0] frame_ptr_reg = 0, frame_ptr_next;

// frame length counters
reg [15:0] short_counter_reg = 0, short_counter_next = 0;
reg [15:0] long_counter_reg = 0, long_counter_next = 0;

reg [DATA_WIDTH-1:0] last_word_data_reg = 0;
reg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;


Clone Blocks 4:
verilog-ethernet/rtl/axis_frame_length_adjust.v@102:112

// frame length counters
reg [15:0] short_counter_reg = 0, short_counter_next = 0;
reg [15:0] long_counter_reg = 0, long_counter_next = 0;

reg [DATA_WIDTH-1:0] last_word_data_reg = 0;
reg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;

reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;

reg status_valid_reg = 0, status_valid_next;

Clone Blocks 5:
verilog-ethernet/rtl/axis_frame_length_adjust.v@103:113
// frame length counters
reg [15:0] short_counter_reg = 0, short_counter_next = 0;
reg [15:0] long_counter_reg = 0, long_counter_next = 0;

reg [DATA_WIDTH-1:0] last_word_data_reg = 0;
reg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;

reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;

reg status_valid_reg = 0, status_valid_next;
reg status_frame_pad_reg = 0, status_frame_pad_next;

