VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob052_gates100_test.sv:63: $finish called at 2166 (1ps)
Hint: Output 'out_and' has no mismatches.
Hint: Output 'out_or' has no mismatches.
Hint: Output 'out_xor' has no mismatches.
Hint: Total mismatched samples is 0 out of 433 samples

Simulation finished at 2166 ps
Mismatches: 0 in 433 samples
