// Seed: 955953128
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input wor id_2,
    input wand id_3,
    input supply1 id_4
);
  assign id_1 = (id_3);
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_20 = 32'd61,
    parameter id_4  = 32'd30,
    parameter id_46 = 32'd78
) (
    input wand id_0,
    output tri0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    output tri1 _id_4,
    input tri id_5,
    input wire id_6,
    output wand id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10,
    output tri0 id_11,
    input tri id_12,
    input wor id_13,
    output wand id_14,
    output tri1 id_15,
    input tri0 id_16,
    input wor id_17,
    output tri id_18,
    output wire id_19,
    input uwire _id_20,
    output wand id_21,
    input tri0 id_22,
    output tri0 id_23
    , id_55,
    input tri0 id_24,
    output wor id_25[~  id_4  *  (  id_20  )  *  1 'b0 : id_46],
    input wand id_26,
    input tri0 id_27,
    input wire id_28,
    input wor id_29,
    output wor id_30,
    input supply0 id_31,
    output wor id_32,
    input wor id_33,
    output supply0 id_34,
    input supply1 id_35,
    output uwire id_36,
    output tri1 id_37,
    input wire id_38,
    output supply1 id_39,
    output wor id_40,
    input wor id_41,
    input supply1 id_42,
    input tri0 id_43,
    input wor id_44,
    output tri id_45,
    input supply1 _id_46,
    output uwire id_47,
    input wor id_48,
    output tri1 id_49,
    input wand id_50,
    input uwire id_51,
    input tri1 id_52,
    input supply1 id_53
);
  always
    {  id_55  / "" ,  id_51  ,  -1 'b0 ,  -1  ,  id_55  ,  1  ,  id_24  ,  id_33  ,  id_24  ,  id_52  ,  1  ,  1  ,  id_13  ,  id_10  ,  id_53  ,  -1  }  =  id_24  ;
  module_0 modCall_1 (
      id_45,
      id_23,
      id_13,
      id_43,
      id_53
  );
endmodule
