Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec  5 12:31:05 2023
| Host         : LAPTOP-BA9EVQUE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   136 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             108 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |           20 |
| Yes          | No                    | No                     |            2495 |          518 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             585 |          148 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                                                     Enable Signal                                                    |                                                                                  Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  aclk_IBUF_BUFG |                                                                                                                      | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                 |                1 |              1 |         1.00 |
|  aclk_IBUF_BUFG |                                                                                                                      | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                 |                1 |              1 |         1.00 |
|  aclk_IBUF_BUFG |                                                                                                                      | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                |                1 |              1 |         1.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                          |                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  aclk_IBUF_BUFG |                                                                                                                      | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                |                1 |              2 |         2.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/count_ce_1                                                                                | FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                |                2 |              3 |         1.50 |
|  aclk_IBUF_BUFG |                                                                                                                      | FFT/U0/i_synth/axi_wrapper/sclr_int_reg_3                                                                                                                                          |                2 |              4 |         2.00 |
|  aclk_IBUF_BUFG |                                                                                                                      | FFT/U0/i_synth/axi_wrapper/sclr_int_reg_2                                                                                                                                          |                1 |              4 |         4.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/symbols_out_remaining[3]_i_1_n_0                                                          | FFT/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                           |                1 |              4 |         4.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/count_ce_2                                                                                | FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                |                2 |              4 |         2.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                    | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/gen_ce_non_real_time.ce_predicted_reg |                1 |              4 |         4.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                    | FFT/U0/i_synth/axi_wrapper/sclr_int_reg_6                                                                                                                                          |                2 |              4 |         2.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                    | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/gen_ce_non_real_time.ce_predicted_reg |                1 |              4 |         4.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                    | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/reset_delays[0].first.reset_del_reg_n_0_[0]                                              |                3 |              4 |         1.33 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_5[0]                                                | FFT/U0/i_synth/axi_wrapper/sclr_int_reg_1[0]                                                                                                                                       |                1 |              4 |         4.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/count_ce                                                                                  | FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                |                2 |              5 |         2.50 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_3                                                   | FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                |                3 |              6 |         2.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_2                                                   | FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                |                3 |              6 |         2.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_1                                                   | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/reset_delays[0].first.reset_del_reg_n_0_[0]                                              |                3 |              6 |         2.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0                                                   | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/reset_delays[0].first.reset_del_reg_n_0_[0]                                              |                3 |              6 |         2.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/CE                                                                                        | FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                |                3 |              6 |         2.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/count_ce_0                                                                                | FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                |                3 |              6 |         2.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                    | FFT/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                           |                2 |              6 |         3.00 |
|  aclk_IBUF_BUFG |                                                                                                                      | FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                |                4 |              8 |         2.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                    | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_real_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/gen_ce_non_real_time.ce_predicted_reg                              |                2 |              8 |         4.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_clear_max_exp/E[0]                           | FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                |                2 |              8 |         4.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/E[0]                                                                                      | FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                |                2 |              9 |         4.50 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_6[0]                                                | FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                |                2 |              9 |         4.50 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_4[0]                                                | FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                |                2 |             14 |         7.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                    | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[25]_i_1_n_0                   |                2 |             15 |         7.50 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                    | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[25]_i_1_n_0                   |                2 |             15 |         7.50 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/WE |                                                                                                                                                                                    |                5 |             20 |         4.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                    | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_real_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0                        |                6 |             23 |         3.83 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                    | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                  |                8 |             26 |         3.25 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                    | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                  |                7 |             26 |         3.71 |
|  aclk_IBUF_BUFG |                                                                                                                      | FFT/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                           |                9 |             31 |         3.44 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                    | FFT/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                   |                5 |             31 |         6.20 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                    | FFT/U0/i_synth/axi_wrapper/sclr_int_reg_5[0]                                                                                                                                       |                5 |             32 |         6.40 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/rd_valid_2_reg[0]                 | FFT/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                           |                5 |             32 |         6.40 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                         |                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/block_enable_reg[0]               | FFT/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                           |                5 |             32 |         6.40 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                      |                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                   |                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  aclk_IBUF_BUFG |                                                                                                                      |                                                                                                                                                                                    |               27 |            108 |         4.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/delay_addr_in_en_d                               |                                                                                                                                                                                    |               32 |            128 |         4.00 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                    | FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                |               58 |            227 |         3.91 |
|  aclk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                    |                                                                                                                                                                                    |              539 |           3147 |         5.84 |
+-----------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


