/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [17:0] _01_;
  reg [13:0] _02_;
  reg [27:0] _03_;
  wire [10:0] _04_;
  reg [3:0] _05_;
  wire [28:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire [18:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [22:0] celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [9:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [19:0] celloutsig_0_43z;
  wire [5:0] celloutsig_0_44z;
  wire [16:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [15:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire celloutsig_0_55z;
  wire [14:0] celloutsig_0_57z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [5:0] celloutsig_0_65z;
  wire [5:0] celloutsig_0_72z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_82z;
  wire [14:0] celloutsig_0_85z;
  wire [5:0] celloutsig_0_87z;
  wire celloutsig_0_89z;
  wire celloutsig_0_91z;
  wire [11:0] celloutsig_0_94z;
  wire [3:0] celloutsig_0_95z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [18:0] celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~(celloutsig_0_22z | celloutsig_0_9z[3]);
  assign celloutsig_0_35z = ~(1'h1 | celloutsig_0_16z[1]);
  assign celloutsig_0_55z = ~(celloutsig_0_46z[1] | celloutsig_0_2z[4]);
  assign celloutsig_0_61z = ~(celloutsig_0_21z | celloutsig_0_34z[16]);
  assign celloutsig_0_75z = ~(celloutsig_0_47z | celloutsig_0_65z[3]);
  assign celloutsig_0_91z = ~(_00_ | celloutsig_0_82z[6]);
  assign celloutsig_1_0z = ~(in_data[155] | in_data[168]);
  assign celloutsig_1_10z = ~(celloutsig_1_2z[5] | celloutsig_1_8z[6]);
  assign celloutsig_1_11z = ~(celloutsig_1_5z[8] | celloutsig_1_1z);
  assign celloutsig_1_19z = ~(celloutsig_1_14z[0] | celloutsig_1_10z);
  assign celloutsig_0_13z = ~(1'h1 | 1'h1);
  assign celloutsig_0_15z = ~(celloutsig_0_4z[1] | celloutsig_0_4z[1]);
  assign celloutsig_0_20z = ~(celloutsig_0_9z[1] | celloutsig_0_14z);
  assign celloutsig_0_21z = ~(celloutsig_0_18z[6] | celloutsig_0_7z);
  assign celloutsig_0_22z = ~(in_data[10] | celloutsig_0_12z);
  assign celloutsig_0_27z = ~(celloutsig_0_18z[8] | celloutsig_0_12z);
  assign celloutsig_0_28z = ~(celloutsig_0_25z | celloutsig_0_19z);
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 18'h00000;
    else _01_ <= celloutsig_0_36z[17:0];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 14'h0000;
    else _02_ <= { celloutsig_0_18z[12:1], celloutsig_0_22z, celloutsig_0_32z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 28'h0000000;
    else _03_ <= { celloutsig_0_3z[0], celloutsig_0_48z, 11'h7ff };
  reg [10:0] _26_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _26_ <= 11'h000;
    else _26_ <= celloutsig_0_1z[13:3];
  assign { _04_[10:9], _00_, _04_[7:0] } = _26_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 4'h0;
    else _05_ <= in_data[166:163];
  assign celloutsig_0_3z = celloutsig_0_1z[12:8] % { 1'h1, in_data[65:62] };
  assign celloutsig_0_33z = celloutsig_0_18z[10:5] % { 1'h1, celloutsig_0_16z[4:0] };
  assign celloutsig_0_34z = { celloutsig_0_16z, celloutsig_0_30z, 4'h0, celloutsig_0_24z[7:1], celloutsig_0_24z[1] } % { 1'h1, celloutsig_0_24z[6:1], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_48z = { celloutsig_0_34z[13:0], celloutsig_0_32z, celloutsig_0_28z } % { 1'h1, celloutsig_0_0z[15:14], celloutsig_0_21z, celloutsig_0_31z[10:2], 1'h0, celloutsig_0_31z[0], celloutsig_0_15z };
  assign celloutsig_0_72z = { celloutsig_0_46z[14:10], celloutsig_0_42z } % { 1'h1, celloutsig_0_33z[4:0] };
  assign celloutsig_0_9z = { celloutsig_0_2z[1:0], celloutsig_0_4z } % { 1'h1, celloutsig_0_3z[3:0] };
  assign celloutsig_1_5z = celloutsig_1_4z[16:0] % { 1'h1, celloutsig_1_4z[16:5], _05_ };
  assign celloutsig_1_7z = celloutsig_1_2z[7:2] % { 1'h1, celloutsig_1_4z[2], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_5z[14:0] % { 1'h1, in_data[161:148] };
  assign celloutsig_1_14z = celloutsig_1_5z[6:3] % { 1'h1, celloutsig_1_7z[2:1], celloutsig_1_11z };
  assign celloutsig_1_18z = celloutsig_1_4z[14:3] % { 1'h1, celloutsig_1_4z[14:9], celloutsig_1_0z, celloutsig_1_14z };
  assign celloutsig_0_18z = celloutsig_0_0z[23:10] % { 2'h2, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_0_36z = { celloutsig_0_9z[4:2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_28z } << celloutsig_0_0z[24:2];
  assign celloutsig_0_37z = { celloutsig_0_4z[1], celloutsig_0_25z, celloutsig_0_22z, 4'h0, celloutsig_0_19z, celloutsig_0_21z } << { celloutsig_0_31z[5], celloutsig_0_27z, celloutsig_0_35z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_4z = celloutsig_0_0z[9:7] << celloutsig_0_0z[23:21];
  assign celloutsig_0_43z = { celloutsig_0_34z[13:11], celloutsig_0_2z[3:2], 1'h1, celloutsig_0_29z[0], celloutsig_0_42z, celloutsig_0_41z, celloutsig_0_25z, celloutsig_0_20z } << { celloutsig_0_36z[19:1], celloutsig_0_40z };
  assign celloutsig_0_46z = celloutsig_0_43z[19:3] << { celloutsig_0_4z[2:1], celloutsig_0_41z, celloutsig_0_3z };
  assign celloutsig_0_5z = celloutsig_0_1z[5:0] << celloutsig_0_1z[8:3];
  assign celloutsig_0_50z = celloutsig_0_37z[5:1] << _01_[17:13];
  assign celloutsig_0_57z = { _03_[26:13], celloutsig_0_21z } << { 10'h3ff, celloutsig_0_50z };
  assign celloutsig_0_65z = celloutsig_0_57z[9:4] << { celloutsig_0_31z[9:5], celloutsig_0_14z };
  assign celloutsig_0_85z = in_data[14:0] << { _02_, celloutsig_0_75z };
  assign celloutsig_0_94z = { _03_[25:19], celloutsig_0_42z, celloutsig_0_4z, celloutsig_0_89z } << { celloutsig_0_87z[5:2], celloutsig_0_16z, celloutsig_0_89z, celloutsig_0_61z };
  assign celloutsig_1_2z = { in_data[184:178], celloutsig_1_1z } << { in_data[153:148], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[170:163], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } << { _05_[2], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[93:65] ~^ in_data[53:25];
  assign celloutsig_0_44z = { _02_[6:4], celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_20z } ~^ { celloutsig_0_43z[18:15], celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_82z = { celloutsig_0_5z[4:2], celloutsig_0_15z, celloutsig_0_5z } ~^ celloutsig_0_41z;
  assign celloutsig_0_87z = { celloutsig_0_33z[4:0], celloutsig_0_13z } ~^ celloutsig_0_85z[6:1];
  assign celloutsig_0_95z = { celloutsig_0_44z[3:1], celloutsig_0_91z } ~^ { celloutsig_0_43z[9:8], celloutsig_0_55z, celloutsig_0_14z };
  assign celloutsig_0_1z = in_data[20:7] ~^ in_data[75:62];
  assign celloutsig_0_16z = celloutsig_0_1z[13:8] ~^ { celloutsig_0_4z[2:1], celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_2z = celloutsig_0_0z[27:23] ~^ celloutsig_0_0z[6:2];
  assign celloutsig_0_40z = ~((celloutsig_0_34z[7] & celloutsig_0_4z[2]) | 1'h0);
  assign celloutsig_0_42z = ~((1'h0 & celloutsig_0_27z) | celloutsig_0_2z[2]);
  assign celloutsig_0_47z = ~((celloutsig_0_24z[1] & celloutsig_0_12z) | celloutsig_0_16z[4]);
  assign celloutsig_0_7z = ~((celloutsig_0_4z[1] & celloutsig_0_3z[1]) | celloutsig_0_3z[0]);
  assign celloutsig_0_89z = ~((celloutsig_0_22z & celloutsig_0_0z[3]) | celloutsig_0_72z[1]);
  assign celloutsig_0_10z = ~((celloutsig_0_7z & celloutsig_0_9z[2]) | celloutsig_0_2z[2]);
  assign celloutsig_1_1z = ~((in_data[157] & in_data[122]) | in_data[128]);
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_5z[10]) | _05_[2]);
  assign celloutsig_0_11z = ~((celloutsig_0_4z[0] & in_data[88]) | celloutsig_0_7z);
  assign celloutsig_0_12z = ~((1'h1 & celloutsig_0_3z[1]) | celloutsig_0_4z[1]);
  assign celloutsig_0_14z = ~((celloutsig_0_9z[2] & celloutsig_0_7z) | celloutsig_0_4z[1]);
  assign celloutsig_0_19z = ~((celloutsig_0_0z[22] & celloutsig_0_0z[1]) | 1'h0);
  assign celloutsig_0_25z = ~((celloutsig_0_10z & celloutsig_0_19z) | celloutsig_0_3z[3]);
  assign celloutsig_0_30z = ~((celloutsig_0_15z & celloutsig_0_0z[1]) | celloutsig_0_2z[4]);
  assign celloutsig_0_24z[2] = ~ celloutsig_0_2z[0];
  assign celloutsig_0_24z[3] = ~ celloutsig_0_2z[1];
  assign celloutsig_0_24z[1] = ~ celloutsig_0_19z;
  assign celloutsig_0_41z[6] = ~ celloutsig_0_12z;
  assign celloutsig_0_41z[7] = ~ celloutsig_0_28z;
  assign celloutsig_0_41z[8] = ~ _02_[10];
  assign celloutsig_0_41z[9] = ~ _02_[11];
  assign celloutsig_0_31z[2] = ~ celloutsig_0_2z[2];
  assign celloutsig_0_31z[3] = ~ celloutsig_0_2z[3];
  assign celloutsig_0_31z[0] = ~ celloutsig_0_29z[0];
  assign celloutsig_0_29z[0] = celloutsig_0_20z ~^ celloutsig_0_19z;
  assign { celloutsig_0_24z[6:5], celloutsig_0_24z[7], celloutsig_0_24z[4] } = { celloutsig_0_2z[4:3], celloutsig_0_2z[3:2] } ~^ { celloutsig_0_3z[0], celloutsig_0_13z, celloutsig_0_3z[1], celloutsig_0_7z };
  assign celloutsig_0_41z[5:0] = celloutsig_0_5z ~^ celloutsig_0_16z;
  assign { celloutsig_0_31z[7], celloutsig_0_31z[4], celloutsig_0_31z[6:5], celloutsig_0_31z[10:8] } = { celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_2z[2:0] } ~^ { celloutsig_0_18z[2], celloutsig_0_19z, celloutsig_0_18z[1:0], celloutsig_0_18z[5:3] };
  assign _04_[8] = _00_;
  assign celloutsig_0_24z[0] = celloutsig_0_24z[1];
  assign celloutsig_0_29z[3:1] = { celloutsig_0_2z[3:2], 1'h1 };
  assign celloutsig_0_31z[1] = 1'h0;
  assign { out_data[139:128], out_data[96], out_data[43:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
