
Demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060e4  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000318  08006224  08006224  00016224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800653c  0800653c  0001653c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006544  08006544  00016544  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006548  08006548  00016548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000005c  20000008  0800654c  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000578  20000064  080065a8  00020064  2**2
                  ALLOC
  8 ._user_heap_stack 00000c04  200005dc  080065a8  000205dc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 11 .debug_info   00014aa7  00000000  00000000  000200d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00002f51  00000000  00000000  00034b7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001678  00000000  00000000  00037ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000010fa  00000000  00000000  00039148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000229af  00000000  00000000  0003a242  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00015094  00000000  00000000  0005cbf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000d91f4  00000000  00000000  00071c85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000661c  00000000  00000000  0014ae7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000078  00000000  00000000  00151498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000064 	.word	0x20000064
 800015c:	00000000 	.word	0x00000000
 8000160:	0800620c 	.word	0x0800620c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000068 	.word	0x20000068
 800017c:	0800620c 	.word	0x0800620c

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__aeabi_d2uiz>:
 80009cc:	004a      	lsls	r2, r1, #1
 80009ce:	d211      	bcs.n	80009f4 <__aeabi_d2uiz+0x28>
 80009d0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009d4:	d211      	bcs.n	80009fa <__aeabi_d2uiz+0x2e>
 80009d6:	d50d      	bpl.n	80009f4 <__aeabi_d2uiz+0x28>
 80009d8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009dc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009e0:	d40e      	bmi.n	8000a00 <__aeabi_d2uiz+0x34>
 80009e2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009ea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ee:	fa23 f002 	lsr.w	r0, r3, r2
 80009f2:	4770      	bx	lr
 80009f4:	f04f 0000 	mov.w	r0, #0
 80009f8:	4770      	bx	lr
 80009fa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009fe:	d102      	bne.n	8000a06 <__aeabi_d2uiz+0x3a>
 8000a00:	f04f 30ff 	mov.w	r0, #4294967295
 8000a04:	4770      	bx	lr
 8000a06:	f04f 0000 	mov.w	r0, #0
 8000a0a:	4770      	bx	lr

08000a0c <__aeabi_uldivmod>:
 8000a0c:	b953      	cbnz	r3, 8000a24 <__aeabi_uldivmod+0x18>
 8000a0e:	b94a      	cbnz	r2, 8000a24 <__aeabi_uldivmod+0x18>
 8000a10:	2900      	cmp	r1, #0
 8000a12:	bf08      	it	eq
 8000a14:	2800      	cmpeq	r0, #0
 8000a16:	bf1c      	itt	ne
 8000a18:	f04f 31ff 	movne.w	r1, #4294967295
 8000a1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a20:	f000 b970 	b.w	8000d04 <__aeabi_idiv0>
 8000a24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a2c:	f000 f806 	bl	8000a3c <__udivmoddi4>
 8000a30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a38:	b004      	add	sp, #16
 8000a3a:	4770      	bx	lr

08000a3c <__udivmoddi4>:
 8000a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a40:	9e08      	ldr	r6, [sp, #32]
 8000a42:	460d      	mov	r5, r1
 8000a44:	4604      	mov	r4, r0
 8000a46:	460f      	mov	r7, r1
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d14a      	bne.n	8000ae2 <__udivmoddi4+0xa6>
 8000a4c:	428a      	cmp	r2, r1
 8000a4e:	4694      	mov	ip, r2
 8000a50:	d965      	bls.n	8000b1e <__udivmoddi4+0xe2>
 8000a52:	fab2 f382 	clz	r3, r2
 8000a56:	b143      	cbz	r3, 8000a6a <__udivmoddi4+0x2e>
 8000a58:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a5c:	f1c3 0220 	rsb	r2, r3, #32
 8000a60:	409f      	lsls	r7, r3
 8000a62:	fa20 f202 	lsr.w	r2, r0, r2
 8000a66:	4317      	orrs	r7, r2
 8000a68:	409c      	lsls	r4, r3
 8000a6a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000a6e:	fa1f f58c 	uxth.w	r5, ip
 8000a72:	fbb7 f1fe 	udiv	r1, r7, lr
 8000a76:	0c22      	lsrs	r2, r4, #16
 8000a78:	fb0e 7711 	mls	r7, lr, r1, r7
 8000a7c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000a80:	fb01 f005 	mul.w	r0, r1, r5
 8000a84:	4290      	cmp	r0, r2
 8000a86:	d90a      	bls.n	8000a9e <__udivmoddi4+0x62>
 8000a88:	eb1c 0202 	adds.w	r2, ip, r2
 8000a8c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000a90:	f080 811c 	bcs.w	8000ccc <__udivmoddi4+0x290>
 8000a94:	4290      	cmp	r0, r2
 8000a96:	f240 8119 	bls.w	8000ccc <__udivmoddi4+0x290>
 8000a9a:	3902      	subs	r1, #2
 8000a9c:	4462      	add	r2, ip
 8000a9e:	1a12      	subs	r2, r2, r0
 8000aa0:	b2a4      	uxth	r4, r4
 8000aa2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000aa6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000aaa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000aae:	fb00 f505 	mul.w	r5, r0, r5
 8000ab2:	42a5      	cmp	r5, r4
 8000ab4:	d90a      	bls.n	8000acc <__udivmoddi4+0x90>
 8000ab6:	eb1c 0404 	adds.w	r4, ip, r4
 8000aba:	f100 32ff 	add.w	r2, r0, #4294967295
 8000abe:	f080 8107 	bcs.w	8000cd0 <__udivmoddi4+0x294>
 8000ac2:	42a5      	cmp	r5, r4
 8000ac4:	f240 8104 	bls.w	8000cd0 <__udivmoddi4+0x294>
 8000ac8:	4464      	add	r4, ip
 8000aca:	3802      	subs	r0, #2
 8000acc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ad0:	1b64      	subs	r4, r4, r5
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	b11e      	cbz	r6, 8000ade <__udivmoddi4+0xa2>
 8000ad6:	40dc      	lsrs	r4, r3
 8000ad8:	2300      	movs	r3, #0
 8000ada:	e9c6 4300 	strd	r4, r3, [r6]
 8000ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ae2:	428b      	cmp	r3, r1
 8000ae4:	d908      	bls.n	8000af8 <__udivmoddi4+0xbc>
 8000ae6:	2e00      	cmp	r6, #0
 8000ae8:	f000 80ed 	beq.w	8000cc6 <__udivmoddi4+0x28a>
 8000aec:	2100      	movs	r1, #0
 8000aee:	e9c6 0500 	strd	r0, r5, [r6]
 8000af2:	4608      	mov	r0, r1
 8000af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af8:	fab3 f183 	clz	r1, r3
 8000afc:	2900      	cmp	r1, #0
 8000afe:	d149      	bne.n	8000b94 <__udivmoddi4+0x158>
 8000b00:	42ab      	cmp	r3, r5
 8000b02:	d302      	bcc.n	8000b0a <__udivmoddi4+0xce>
 8000b04:	4282      	cmp	r2, r0
 8000b06:	f200 80f8 	bhi.w	8000cfa <__udivmoddi4+0x2be>
 8000b0a:	1a84      	subs	r4, r0, r2
 8000b0c:	eb65 0203 	sbc.w	r2, r5, r3
 8000b10:	2001      	movs	r0, #1
 8000b12:	4617      	mov	r7, r2
 8000b14:	2e00      	cmp	r6, #0
 8000b16:	d0e2      	beq.n	8000ade <__udivmoddi4+0xa2>
 8000b18:	e9c6 4700 	strd	r4, r7, [r6]
 8000b1c:	e7df      	b.n	8000ade <__udivmoddi4+0xa2>
 8000b1e:	b902      	cbnz	r2, 8000b22 <__udivmoddi4+0xe6>
 8000b20:	deff      	udf	#255	; 0xff
 8000b22:	fab2 f382 	clz	r3, r2
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	f040 8090 	bne.w	8000c4c <__udivmoddi4+0x210>
 8000b2c:	1a8a      	subs	r2, r1, r2
 8000b2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b32:	fa1f fe8c 	uxth.w	lr, ip
 8000b36:	2101      	movs	r1, #1
 8000b38:	fbb2 f5f7 	udiv	r5, r2, r7
 8000b3c:	fb07 2015 	mls	r0, r7, r5, r2
 8000b40:	0c22      	lsrs	r2, r4, #16
 8000b42:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000b46:	fb0e f005 	mul.w	r0, lr, r5
 8000b4a:	4290      	cmp	r0, r2
 8000b4c:	d908      	bls.n	8000b60 <__udivmoddi4+0x124>
 8000b4e:	eb1c 0202 	adds.w	r2, ip, r2
 8000b52:	f105 38ff 	add.w	r8, r5, #4294967295
 8000b56:	d202      	bcs.n	8000b5e <__udivmoddi4+0x122>
 8000b58:	4290      	cmp	r0, r2
 8000b5a:	f200 80cb 	bhi.w	8000cf4 <__udivmoddi4+0x2b8>
 8000b5e:	4645      	mov	r5, r8
 8000b60:	1a12      	subs	r2, r2, r0
 8000b62:	b2a4      	uxth	r4, r4
 8000b64:	fbb2 f0f7 	udiv	r0, r2, r7
 8000b68:	fb07 2210 	mls	r2, r7, r0, r2
 8000b6c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b70:	fb0e fe00 	mul.w	lr, lr, r0
 8000b74:	45a6      	cmp	lr, r4
 8000b76:	d908      	bls.n	8000b8a <__udivmoddi4+0x14e>
 8000b78:	eb1c 0404 	adds.w	r4, ip, r4
 8000b7c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b80:	d202      	bcs.n	8000b88 <__udivmoddi4+0x14c>
 8000b82:	45a6      	cmp	lr, r4
 8000b84:	f200 80bb 	bhi.w	8000cfe <__udivmoddi4+0x2c2>
 8000b88:	4610      	mov	r0, r2
 8000b8a:	eba4 040e 	sub.w	r4, r4, lr
 8000b8e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000b92:	e79f      	b.n	8000ad4 <__udivmoddi4+0x98>
 8000b94:	f1c1 0720 	rsb	r7, r1, #32
 8000b98:	408b      	lsls	r3, r1
 8000b9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000b9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ba2:	fa05 f401 	lsl.w	r4, r5, r1
 8000ba6:	fa20 f307 	lsr.w	r3, r0, r7
 8000baa:	40fd      	lsrs	r5, r7
 8000bac:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bb0:	4323      	orrs	r3, r4
 8000bb2:	fbb5 f8f9 	udiv	r8, r5, r9
 8000bb6:	fa1f fe8c 	uxth.w	lr, ip
 8000bba:	fb09 5518 	mls	r5, r9, r8, r5
 8000bbe:	0c1c      	lsrs	r4, r3, #16
 8000bc0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bc4:	fb08 f50e 	mul.w	r5, r8, lr
 8000bc8:	42a5      	cmp	r5, r4
 8000bca:	fa02 f201 	lsl.w	r2, r2, r1
 8000bce:	fa00 f001 	lsl.w	r0, r0, r1
 8000bd2:	d90b      	bls.n	8000bec <__udivmoddi4+0x1b0>
 8000bd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000bd8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000bdc:	f080 8088 	bcs.w	8000cf0 <__udivmoddi4+0x2b4>
 8000be0:	42a5      	cmp	r5, r4
 8000be2:	f240 8085 	bls.w	8000cf0 <__udivmoddi4+0x2b4>
 8000be6:	f1a8 0802 	sub.w	r8, r8, #2
 8000bea:	4464      	add	r4, ip
 8000bec:	1b64      	subs	r4, r4, r5
 8000bee:	b29d      	uxth	r5, r3
 8000bf0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000bf4:	fb09 4413 	mls	r4, r9, r3, r4
 8000bf8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000bfc:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c00:	45a6      	cmp	lr, r4
 8000c02:	d908      	bls.n	8000c16 <__udivmoddi4+0x1da>
 8000c04:	eb1c 0404 	adds.w	r4, ip, r4
 8000c08:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c0c:	d26c      	bcs.n	8000ce8 <__udivmoddi4+0x2ac>
 8000c0e:	45a6      	cmp	lr, r4
 8000c10:	d96a      	bls.n	8000ce8 <__udivmoddi4+0x2ac>
 8000c12:	3b02      	subs	r3, #2
 8000c14:	4464      	add	r4, ip
 8000c16:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1a:	fba3 9502 	umull	r9, r5, r3, r2
 8000c1e:	eba4 040e 	sub.w	r4, r4, lr
 8000c22:	42ac      	cmp	r4, r5
 8000c24:	46c8      	mov	r8, r9
 8000c26:	46ae      	mov	lr, r5
 8000c28:	d356      	bcc.n	8000cd8 <__udivmoddi4+0x29c>
 8000c2a:	d053      	beq.n	8000cd4 <__udivmoddi4+0x298>
 8000c2c:	b156      	cbz	r6, 8000c44 <__udivmoddi4+0x208>
 8000c2e:	ebb0 0208 	subs.w	r2, r0, r8
 8000c32:	eb64 040e 	sbc.w	r4, r4, lr
 8000c36:	fa04 f707 	lsl.w	r7, r4, r7
 8000c3a:	40ca      	lsrs	r2, r1
 8000c3c:	40cc      	lsrs	r4, r1
 8000c3e:	4317      	orrs	r7, r2
 8000c40:	e9c6 7400 	strd	r7, r4, [r6]
 8000c44:	4618      	mov	r0, r3
 8000c46:	2100      	movs	r1, #0
 8000c48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4c:	f1c3 0120 	rsb	r1, r3, #32
 8000c50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c54:	fa20 f201 	lsr.w	r2, r0, r1
 8000c58:	fa25 f101 	lsr.w	r1, r5, r1
 8000c5c:	409d      	lsls	r5, r3
 8000c5e:	432a      	orrs	r2, r5
 8000c60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c64:	fa1f fe8c 	uxth.w	lr, ip
 8000c68:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c6c:	fb07 1510 	mls	r5, r7, r0, r1
 8000c70:	0c11      	lsrs	r1, r2, #16
 8000c72:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000c76:	fb00 f50e 	mul.w	r5, r0, lr
 8000c7a:	428d      	cmp	r5, r1
 8000c7c:	fa04 f403 	lsl.w	r4, r4, r3
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0x258>
 8000c82:	eb1c 0101 	adds.w	r1, ip, r1
 8000c86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c8a:	d22f      	bcs.n	8000cec <__udivmoddi4+0x2b0>
 8000c8c:	428d      	cmp	r5, r1
 8000c8e:	d92d      	bls.n	8000cec <__udivmoddi4+0x2b0>
 8000c90:	3802      	subs	r0, #2
 8000c92:	4461      	add	r1, ip
 8000c94:	1b49      	subs	r1, r1, r5
 8000c96:	b292      	uxth	r2, r2
 8000c98:	fbb1 f5f7 	udiv	r5, r1, r7
 8000c9c:	fb07 1115 	mls	r1, r7, r5, r1
 8000ca0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ca4:	fb05 f10e 	mul.w	r1, r5, lr
 8000ca8:	4291      	cmp	r1, r2
 8000caa:	d908      	bls.n	8000cbe <__udivmoddi4+0x282>
 8000cac:	eb1c 0202 	adds.w	r2, ip, r2
 8000cb0:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cb4:	d216      	bcs.n	8000ce4 <__udivmoddi4+0x2a8>
 8000cb6:	4291      	cmp	r1, r2
 8000cb8:	d914      	bls.n	8000ce4 <__udivmoddi4+0x2a8>
 8000cba:	3d02      	subs	r5, #2
 8000cbc:	4462      	add	r2, ip
 8000cbe:	1a52      	subs	r2, r2, r1
 8000cc0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000cc4:	e738      	b.n	8000b38 <__udivmoddi4+0xfc>
 8000cc6:	4631      	mov	r1, r6
 8000cc8:	4630      	mov	r0, r6
 8000cca:	e708      	b.n	8000ade <__udivmoddi4+0xa2>
 8000ccc:	4639      	mov	r1, r7
 8000cce:	e6e6      	b.n	8000a9e <__udivmoddi4+0x62>
 8000cd0:	4610      	mov	r0, r2
 8000cd2:	e6fb      	b.n	8000acc <__udivmoddi4+0x90>
 8000cd4:	4548      	cmp	r0, r9
 8000cd6:	d2a9      	bcs.n	8000c2c <__udivmoddi4+0x1f0>
 8000cd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000cdc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ce0:	3b01      	subs	r3, #1
 8000ce2:	e7a3      	b.n	8000c2c <__udivmoddi4+0x1f0>
 8000ce4:	4645      	mov	r5, r8
 8000ce6:	e7ea      	b.n	8000cbe <__udivmoddi4+0x282>
 8000ce8:	462b      	mov	r3, r5
 8000cea:	e794      	b.n	8000c16 <__udivmoddi4+0x1da>
 8000cec:	4640      	mov	r0, r8
 8000cee:	e7d1      	b.n	8000c94 <__udivmoddi4+0x258>
 8000cf0:	46d0      	mov	r8, sl
 8000cf2:	e77b      	b.n	8000bec <__udivmoddi4+0x1b0>
 8000cf4:	3d02      	subs	r5, #2
 8000cf6:	4462      	add	r2, ip
 8000cf8:	e732      	b.n	8000b60 <__udivmoddi4+0x124>
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	e70a      	b.n	8000b14 <__udivmoddi4+0xd8>
 8000cfe:	4464      	add	r4, ip
 8000d00:	3802      	subs	r0, #2
 8000d02:	e742      	b.n	8000b8a <__udivmoddi4+0x14e>

08000d04 <__aeabi_idiv0>:
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop

08000d08 <Digital_Mode>:
	char buff[]={'@', MOTOR_ADDRESS, 'A', '\r'};
	Motor_Transmit(buff, sizeof(buff));
}

void Digital_Mode()
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
	char buff[]={'@', MOTOR_ADDRESS, 'D', '\r'};
 8000d0e:	4b05      	ldr	r3, [pc, #20]	; (8000d24 <Digital_Mode+0x1c>)
 8000d10:	607b      	str	r3, [r7, #4]
	Motor_Transmit(buff, sizeof(buff));
 8000d12:	1d3b      	adds	r3, r7, #4
 8000d14:	2104      	movs	r1, #4
 8000d16:	4618      	mov	r0, r3
 8000d18:	f000 fbcc 	bl	80014b4 <Motor_Transmit>
}
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	0d443040 	.word	0x0d443040

08000d28 <Set_Digital_Speed>:
	uint8_t size = sprintf(buff, "@%cKP%c\r", MOTOR_ADDRESS, pc);
	Motor_Transmit(buff, size);
}

void Set_Digital_Speed(uint16_t ds)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b090      	sub	sp, #64	; 0x40
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	80fb      	strh	r3, [r7, #6]
	if (ds < 100)
 8000d32:	88fb      	ldrh	r3, [r7, #6]
 8000d34:	2b63      	cmp	r3, #99	; 0x63
 8000d36:	d802      	bhi.n	8000d3e <Set_Digital_Speed+0x16>
	{
		ds = 100;
 8000d38:	2364      	movs	r3, #100	; 0x64
 8000d3a:	80fb      	strh	r3, [r7, #6]
 8000d3c:	e007      	b.n	8000d4e <Set_Digital_Speed+0x26>
	}
	else if (ds > 9999)
 8000d3e:	88fb      	ldrh	r3, [r7, #6]
 8000d40:	f242 720f 	movw	r2, #9999	; 0x270f
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d902      	bls.n	8000d4e <Set_Digital_Speed+0x26>
	{
		ds = 9999;
 8000d48:	f242 730f 	movw	r3, #9999	; 0x270f
 8000d4c:	80fb      	strh	r3, [r7, #6]
	}

	char buff[50];
	uint8_t size = sprintf(buff, "@%cM%d\r", MOTOR_ADDRESS, ds);
 8000d4e:	88fb      	ldrh	r3, [r7, #6]
 8000d50:	f107 000c 	add.w	r0, r7, #12
 8000d54:	2230      	movs	r2, #48	; 0x30
 8000d56:	4909      	ldr	r1, [pc, #36]	; (8000d7c <Set_Digital_Speed+0x54>)
 8000d58:	f004 f8fa 	bl	8004f50 <siprintf>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	Motor_Transmit(buff, size);
 8000d62:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8000d66:	f107 030c 	add.w	r3, r7, #12
 8000d6a:	4611      	mov	r1, r2
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f000 fba1 	bl	80014b4 <Motor_Transmit>
}
 8000d72:	bf00      	nop
 8000d74:	3740      	adds	r7, #64	; 0x40
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	08006254 	.word	0x08006254

08000d80 <Start_Motor>:

void Start_Motor()
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
	char buff[]={'@', MOTOR_ADDRESS, 'S', '\r'};
 8000d86:	4b05      	ldr	r3, [pc, #20]	; (8000d9c <Start_Motor+0x1c>)
 8000d88:	607b      	str	r3, [r7, #4]
	Motor_Transmit(buff, sizeof(buff));
 8000d8a:	1d3b      	adds	r3, r7, #4
 8000d8c:	2104      	movs	r1, #4
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f000 fb90 	bl	80014b4 <Motor_Transmit>
}
 8000d94:	bf00      	nop
 8000d96:	3708      	adds	r7, #8
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	0d533040 	.word	0x0d533040

08000da0 <Verify_Current_Speed>:

	return Array_To_Int(subbuff);
}

uint16_t Verify_Current_Speed()
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b088      	sub	sp, #32
 8000da4:	af00      	add	r7, sp, #0
	char tx_buff[]={'@', MOTOR_ADDRESS, 'V','M', '\r'};
 8000da6:	4a1a      	ldr	r2, [pc, #104]	; (8000e10 <Verify_Current_Speed+0x70>)
 8000da8:	f107 0318 	add.w	r3, r7, #24
 8000dac:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000db0:	6018      	str	r0, [r3, #0]
 8000db2:	3304      	adds	r3, #4
 8000db4:	7019      	strb	r1, [r3, #0]
	Motor_Transmit(tx_buff, sizeof(tx_buff));
 8000db6:	f107 0318 	add.w	r3, r7, #24
 8000dba:	2105      	movs	r1, #5
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f000 fb79 	bl	80014b4 <Motor_Transmit>

	uint8_t rx_buff[10];
	uint8_t size = Motor_Receive(rx_buff); //M9999
 8000dc2:	f107 030c 	add.w	r3, r7, #12
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f000 fb88 	bl	80014dc <Motor_Receive>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	77fb      	strb	r3, [r7, #31]
	if (size == 0)
 8000dd0:	7ffb      	ldrb	r3, [r7, #31]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d101      	bne.n	8000dda <Verify_Current_Speed+0x3a>
	{
		return 0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	e015      	b.n	8000e06 <Verify_Current_Speed+0x66>
	}

	char subbuff[5];
	memcpy( subbuff, &rx_buff[1], size - 2 );
 8000dda:	7ffb      	ldrb	r3, [r7, #31]
 8000ddc:	3b02      	subs	r3, #2
 8000dde:	461a      	mov	r2, r3
 8000de0:	f107 030c 	add.w	r3, r7, #12
 8000de4:	1c59      	adds	r1, r3, #1
 8000de6:	1d3b      	adds	r3, r7, #4
 8000de8:	4618      	mov	r0, r3
 8000dea:	f004 f933 	bl	8005054 <memcpy>
	subbuff[size - 2] = '\0';
 8000dee:	7ffb      	ldrb	r3, [r7, #31]
 8000df0:	3b02      	subs	r3, #2
 8000df2:	3320      	adds	r3, #32
 8000df4:	443b      	add	r3, r7
 8000df6:	2200      	movs	r2, #0
 8000df8:	f803 2c1c 	strb.w	r2, [r3, #-28]

	return Array_To_Int(subbuff);
 8000dfc:	1d3b      	adds	r3, r7, #4
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f000 fe94 	bl	8001b2c <Array_To_Int>
 8000e04:	4603      	mov	r3, r0
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3720      	adds	r7, #32
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	0800628c 	.word	0x0800628c

08000e14 <Coast>:
	Motor_Transmit(tx_buff, sizeof(tx_buff));
	return;
}

void Coast()
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
	char buff[]={'@', MOTOR_ADDRESS, ',', '\r'};
 8000e1a:	4b05      	ldr	r3, [pc, #20]	; (8000e30 <Coast+0x1c>)
 8000e1c:	607b      	str	r3, [r7, #4]
	Motor_Transmit(buff, sizeof(buff));
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	2104      	movs	r1, #4
 8000e22:	4618      	mov	r0, r3
 8000e24:	f000 fb46 	bl	80014b4 <Motor_Transmit>
}
 8000e28:	bf00      	nop
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	0d2c3040 	.word	0x0d2c3040

08000e34 <Hard_Brake>:

void Hard_Brake()
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
	char buff[]={'@', MOTOR_ADDRESS, '.', '\r'};
 8000e3a:	4b05      	ldr	r3, [pc, #20]	; (8000e50 <Hard_Brake+0x1c>)
 8000e3c:	607b      	str	r3, [r7, #4]
	Motor_Transmit(buff, sizeof(buff));
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	2104      	movs	r1, #4
 8000e42:	4618      	mov	r0, r3
 8000e44:	f000 fb36 	bl	80014b4 <Motor_Transmit>
}
 8000e48:	bf00      	nop
 8000e4a:	3708      	adds	r7, #8
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	0d2e3040 	.word	0x0d2e3040

08000e54 <Set_Counterclockwise_Direction>:
	char buff[]={'@', MOTOR_ADDRESS, '+', '\r'};
	Motor_Transmit(buff, sizeof(buff));
}

void Set_Counterclockwise_Direction()
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
	char buff[]={'@', MOTOR_ADDRESS, '-', '\r'};
 8000e5a:	4b05      	ldr	r3, [pc, #20]	; (8000e70 <Set_Counterclockwise_Direction+0x1c>)
 8000e5c:	607b      	str	r3, [r7, #4]
	Motor_Transmit(buff, sizeof(buff));
 8000e5e:	1d3b      	adds	r3, r7, #4
 8000e60:	2104      	movs	r1, #4
 8000e62:	4618      	mov	r0, r3
 8000e64:	f000 fb26 	bl	80014b4 <Motor_Transmit>
}
 8000e68:	bf00      	nop
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	0d2d3040 	.word	0x0d2d3040

08000e74 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000e7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000e84:	f023 0218 	bic.w	r2, r3, #24
 8000e88:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000e94:	bf00      	nop
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr

08000ea0 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ea8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000eac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000eae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000eb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ebc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ec4:	68fb      	ldr	r3, [r7, #12]
}
 8000ec6:	bf00      	nop
 8000ec8:	3714      	adds	r7, #20
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
	...

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed8:	f000 febc 	bl	8001c54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000edc:	f000 f8bc 	bl	8001058 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000ee0:	f000 f930 	bl	8001144 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee4:	f000 fa0e 	bl	8001304 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000ee8:	f000 f94a 	bl	8001180 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8000eec:	f000 f994 	bl	8001218 <MX_USART1_UART_Init>
  MX_USB_PCD_Init();
 8000ef0:	f000 f9e0 	bl	80012b4 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */
  state = 0;
 8000ef4:	4b56      	ldr	r3, [pc, #344]	; (8001050 <main+0x17c>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
  state_changed = 1;
 8000efa:	4b56      	ldr	r3, [pc, #344]	; (8001054 <main+0x180>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (state == 0){
 8000f00:	4b53      	ldr	r3, [pc, #332]	; (8001050 <main+0x17c>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d10d      	bne.n	8000f24 <main+0x50>
		  //nothing running, waiting for input
		  if (state_changed == 1)
 8000f08:	4b52      	ldr	r3, [pc, #328]	; (8001054 <main+0x180>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d102      	bne.n	8000f16 <main+0x42>
		  {
			  state_changed = 0;
 8000f10:	4b50      	ldr	r3, [pc, #320]	; (8001054 <main+0x180>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
		  }

		  Blue_Off();
 8000f16:	f000 fe57 	bl	8001bc8 <Blue_Off>
		  Green_Off();
 8000f1a:	f000 fe3d 	bl	8001b98 <Green_Off>
		  Red_Off();
 8000f1e:	f000 fe23 	bl	8001b68 <Red_Off>
 8000f22:	e7ed      	b.n	8000f00 <main+0x2c>
	  }
	  else if (state == 1){
 8000f24:	4b4a      	ldr	r3, [pc, #296]	; (8001050 <main+0x17c>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2b01      	cmp	r3, #1
 8000f2a:	d11f      	bne.n	8000f6c <main+0x98>
		  //start motor spinning
		  if (state_changed == 1)
 8000f2c:	4b49      	ldr	r3, [pc, #292]	; (8001054 <main+0x180>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d105      	bne.n	8000f40 <main+0x6c>
		  {
			  Arm_Spin_State(ARM_SPEED);
 8000f34:	2064      	movs	r0, #100	; 0x64
 8000f36:	f000 fb44 	bl	80015c2 <Arm_Spin_State>
			  state_changed = 0;
 8000f3a:	4b46      	ldr	r3, [pc, #280]	; (8001054 <main+0x180>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
		  }

		  if (Arm_Done_Spinning(ARM_SPEED) == 1)
 8000f40:	2064      	movs	r0, #100	; 0x64
 8000f42:	f000 fb5b 	bl	80015fc <Arm_Done_Spinning>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d105      	bne.n	8000f58 <main+0x84>
		  {
			  state = 2;
 8000f4c:	4b40      	ldr	r3, [pc, #256]	; (8001050 <main+0x17c>)
 8000f4e:	2202      	movs	r2, #2
 8000f50:	601a      	str	r2, [r3, #0]
			  state_changed = 1;
 8000f52:	4b40      	ldr	r3, [pc, #256]	; (8001054 <main+0x180>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	601a      	str	r2, [r3, #0]
		  }

		  Blue_Off();
 8000f58:	f000 fe36 	bl	8001bc8 <Blue_Off>
		  Green_Off();
 8000f5c:	f000 fe1c 	bl	8001b98 <Green_Off>
		  Red_On();
 8000f60:	f000 fdf6 	bl	8001b50 <Red_On>
		  HAL_Delay(100);
 8000f64:	2064      	movs	r0, #100	; 0x64
 8000f66:	f000 fefb 	bl	8001d60 <HAL_Delay>
 8000f6a:	e7c9      	b.n	8000f00 <main+0x2c>
	  }
	  else if (state == 2){
 8000f6c:	4b38      	ldr	r3, [pc, #224]	; (8001050 <main+0x17c>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2b02      	cmp	r3, #2
 8000f72:	d10d      	bne.n	8000f90 <main+0xbc>
		  //motor is up to speed
		  if (state_changed == 1)
 8000f74:	4b37      	ldr	r3, [pc, #220]	; (8001054 <main+0x180>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d102      	bne.n	8000f82 <main+0xae>
		  {
			  state_changed = 0;
 8000f7c:	4b35      	ldr	r3, [pc, #212]	; (8001054 <main+0x180>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
		  }

		  Blue_Off();
 8000f82:	f000 fe21 	bl	8001bc8 <Blue_Off>
		  Green_On();
 8000f86:	f000 fdfb 	bl	8001b80 <Green_On>
		  Red_Off();
 8000f8a:	f000 fded 	bl	8001b68 <Red_Off>
 8000f8e:	e7b7      	b.n	8000f00 <main+0x2c>
	  }
	  else if (state == 3){
 8000f90:	4b2f      	ldr	r3, [pc, #188]	; (8001050 <main+0x17c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2b03      	cmp	r3, #3
 8000f96:	d10d      	bne.n	8000fb4 <main+0xe0>
		  //ready to launch, waiting for right position
		  if (state_changed == 1)
 8000f98:	4b2e      	ldr	r3, [pc, #184]	; (8001054 <main+0x180>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d102      	bne.n	8000fa6 <main+0xd2>
		  {
			  state_changed = 0;
 8000fa0:	4b2c      	ldr	r3, [pc, #176]	; (8001054 <main+0x180>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
		  {
			  state = 4;
			  state_changed = 1;
		  }*/

		  Blue_Off();
 8000fa6:	f000 fe0f 	bl	8001bc8 <Blue_Off>
		  Green_On();
 8000faa:	f000 fde9 	bl	8001b80 <Green_On>
		  Red_On();
 8000fae:	f000 fdcf 	bl	8001b50 <Red_On>
 8000fb2:	e7a5      	b.n	8000f00 <main+0x2c>
	  }
	  else if (state == 4){
 8000fb4:	4b26      	ldr	r3, [pc, #152]	; (8001050 <main+0x17c>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	2b04      	cmp	r3, #4
 8000fba:	d11a      	bne.n	8000ff2 <main+0x11e>
		  //after launching, slow motor
		  if (state_changed == 1)
 8000fbc:	4b25      	ldr	r3, [pc, #148]	; (8001054 <main+0x180>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d104      	bne.n	8000fce <main+0xfa>
		  {
			  Hard_Brake();
 8000fc4:	f7ff ff36 	bl	8000e34 <Hard_Brake>
			  //Coast();
			  state_changed = 0;
 8000fc8:	4b22      	ldr	r3, [pc, #136]	; (8001054 <main+0x180>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
		  }

		  if (Arm_Stopped() == 1)
 8000fce:	f000 fb36 	bl	800163e <Arm_Stopped>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d105      	bne.n	8000fe4 <main+0x110>
		  {
			  state = 5;
 8000fd8:	4b1d      	ldr	r3, [pc, #116]	; (8001050 <main+0x17c>)
 8000fda:	2205      	movs	r2, #5
 8000fdc:	601a      	str	r2, [r3, #0]
			  state_changed = 1;
 8000fde:	4b1d      	ldr	r3, [pc, #116]	; (8001054 <main+0x180>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	601a      	str	r2, [r3, #0]
		  }

		  Blue_On();
 8000fe4:	f000 fde4 	bl	8001bb0 <Blue_On>
		  Green_Off();
 8000fe8:	f000 fdd6 	bl	8001b98 <Green_Off>
		  Red_Off();
 8000fec:	f000 fdbc 	bl	8001b68 <Red_Off>
 8000ff0:	e786      	b.n	8000f00 <main+0x2c>
	  }
	  else if (state == 5){
 8000ff2:	4b17      	ldr	r3, [pc, #92]	; (8001050 <main+0x17c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	2b05      	cmp	r3, #5
 8000ff8:	d10d      	bne.n	8001016 <main+0x142>
		  //motor stopped, disc launched
		  if (state_changed == 1)
 8000ffa:	4b16      	ldr	r3, [pc, #88]	; (8001054 <main+0x180>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d102      	bne.n	8001008 <main+0x134>
		  {
			  state_changed = 0;
 8001002:	4b14      	ldr	r3, [pc, #80]	; (8001054 <main+0x180>)
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
		  }

		  Blue_On();
 8001008:	f000 fdd2 	bl	8001bb0 <Blue_On>
		  Green_Off();
 800100c:	f000 fdc4 	bl	8001b98 <Green_Off>
		  Red_On();
 8001010:	f000 fd9e 	bl	8001b50 <Red_On>
 8001014:	e774      	b.n	8000f00 <main+0x2c>
	  }
	  else if (state == 6){
 8001016:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <main+0x17c>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	2b06      	cmp	r3, #6
 800101c:	d113      	bne.n	8001046 <main+0x172>
		  //launch disc
		  if (state_changed == 1)
 800101e:	4b0d      	ldr	r3, [pc, #52]	; (8001054 <main+0x180>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	2b01      	cmp	r3, #1
 8001024:	d108      	bne.n	8001038 <main+0x164>
		  {
			  Launch_Disc_State(ARM_SPEED);
 8001026:	2064      	movs	r0, #100	; 0x64
 8001028:	f000 fb1a 	bl	8001660 <Launch_Disc_State>
			  state = 4;
 800102c:	4b08      	ldr	r3, [pc, #32]	; (8001050 <main+0x17c>)
 800102e:	2204      	movs	r2, #4
 8001030:	601a      	str	r2, [r3, #0]
			  state_changed = 1;
 8001032:	4b08      	ldr	r3, [pc, #32]	; (8001054 <main+0x180>)
 8001034:	2201      	movs	r2, #1
 8001036:	601a      	str	r2, [r3, #0]
			  //state_changed = 0;
		  }

		  Blue_On();
 8001038:	f000 fdba 	bl	8001bb0 <Blue_On>
		  Green_On();
 800103c:	f000 fda0 	bl	8001b80 <Green_On>
		  Red_Off();
 8001040:	f000 fd92 	bl	8001b68 <Red_Off>
 8001044:	e75c      	b.n	8000f00 <main+0x2c>
	  }
	  else{
		  state = 0;
 8001046:	4b02      	ldr	r3, [pc, #8]	; (8001050 <main+0x17c>)
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
	  if (state == 0){
 800104c:	e758      	b.n	8000f00 <main+0x2c>
 800104e:	bf00      	nop
 8001050:	20000484 	.word	0x20000484
 8001054:	20000488 	.word	0x20000488

08001058 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b09a      	sub	sp, #104	; 0x68
 800105c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800105e:	f107 0320 	add.w	r3, r7, #32
 8001062:	2248      	movs	r2, #72	; 0x48
 8001064:	2100      	movs	r1, #0
 8001066:	4618      	mov	r0, r3
 8001068:	f003 ffc0 	bl	8004fec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800106c:	1d3b      	adds	r3, r7, #4
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]
 8001072:	605a      	str	r2, [r3, #4]
 8001074:	609a      	str	r2, [r3, #8]
 8001076:	60da      	str	r2, [r3, #12]
 8001078:	611a      	str	r2, [r3, #16]
 800107a:	615a      	str	r2, [r3, #20]
 800107c:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 800107e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001088:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800108c:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 800108e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	f023 0303 	bic.w	r3, r3, #3
 8001098:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	60d3      	str	r3, [r2, #12]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80010a2:	f001 fa29 	bl	80024f8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80010a6:	2000      	movs	r0, #0
 80010a8:	f7ff fee4 	bl	8000e74 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010ac:	4b24      	ldr	r3, [pc, #144]	; (8001140 <SystemClock_Config+0xe8>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80010b4:	4a22      	ldr	r2, [pc, #136]	; (8001140 <SystemClock_Config+0xe8>)
 80010b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010ba:	6013      	str	r3, [r2, #0]
 80010bc:	4b20      	ldr	r3, [pc, #128]	; (8001140 <SystemClock_Config+0xe8>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80010c4:	603b      	str	r3, [r7, #0]
 80010c6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 80010c8:	2327      	movs	r3, #39	; 0x27
 80010ca:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010d0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80010d2:	2301      	movs	r3, #1
 80010d4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010dc:	2301      	movs	r3, #1
 80010de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010e0:	2340      	movs	r3, #64	; 0x40
 80010e2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80010e4:	2300      	movs	r3, #0
 80010e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80010e8:	2360      	movs	r3, #96	; 0x60
 80010ea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010ec:	2300      	movs	r3, #0
 80010ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010f0:	f107 0320 	add.w	r3, r7, #32
 80010f4:	4618      	mov	r0, r3
 80010f6:	f001 fd93 	bl	8002c20 <HAL_RCC_OscConfig>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001100:	f000 fa46 	bl	8001590 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8001104:	236f      	movs	r3, #111	; 0x6f
 8001106:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001108:	2302      	movs	r3, #2
 800110a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800110c:	2300      	movs	r3, #0
 800110e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001110:	2300      	movs	r3, #0
 8001112:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001114:	2300      	movs	r3, #0
 8001116:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001118:	2300      	movs	r3, #0
 800111a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 800111c:	2300      	movs	r3, #0
 800111e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001120:	1d3b      	adds	r3, r7, #4
 8001122:	2101      	movs	r1, #1
 8001124:	4618      	mov	r0, r3
 8001126:	f002 f8ef 	bl	8003308 <HAL_RCC_ClockConfig>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8001130:	f000 fa2e 	bl	8001590 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001134:	f002 feaa 	bl	8003e8c <HAL_RCCEx_EnableMSIPLLMode>
}
 8001138:	bf00      	nop
 800113a:	3768      	adds	r7, #104	; 0x68
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	58000400 	.word	0x58000400

08001144 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b094      	sub	sp, #80	; 0x50
 8001148:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800114a:	463b      	mov	r3, r7
 800114c:	2250      	movs	r2, #80	; 0x50
 800114e:	2100      	movs	r1, #0
 8001150:	4618      	mov	r0, r3
 8001152:	f003 ff4b 	bl	8004fec <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8001156:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800115a:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 800115c:	2300      	movs	r3, #0
 800115e:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8001160:	2300      	movs	r3, #0
 8001162:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001164:	463b      	mov	r3, r7
 8001166:	4618      	mov	r0, r3
 8001168:	f002 fd1a 	bl	8003ba0 <HAL_RCCEx_PeriphCLKConfig>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8001172:	f000 fa0d 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8001176:	bf00      	nop
 8001178:	3750      	adds	r7, #80	; 0x50
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
	...

08001180 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001184:	4b22      	ldr	r3, [pc, #136]	; (8001210 <MX_LPUART1_UART_Init+0x90>)
 8001186:	4a23      	ldr	r2, [pc, #140]	; (8001214 <MX_LPUART1_UART_Init+0x94>)
 8001188:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 38400;
 800118a:	4b21      	ldr	r3, [pc, #132]	; (8001210 <MX_LPUART1_UART_Init+0x90>)
 800118c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001190:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001192:	4b1f      	ldr	r3, [pc, #124]	; (8001210 <MX_LPUART1_UART_Init+0x90>)
 8001194:	2200      	movs	r2, #0
 8001196:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001198:	4b1d      	ldr	r3, [pc, #116]	; (8001210 <MX_LPUART1_UART_Init+0x90>)
 800119a:	2200      	movs	r2, #0
 800119c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800119e:	4b1c      	ldr	r3, [pc, #112]	; (8001210 <MX_LPUART1_UART_Init+0x90>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80011a4:	4b1a      	ldr	r3, [pc, #104]	; (8001210 <MX_LPUART1_UART_Init+0x90>)
 80011a6:	220c      	movs	r2, #12
 80011a8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011aa:	4b19      	ldr	r3, [pc, #100]	; (8001210 <MX_LPUART1_UART_Init+0x90>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011b0:	4b17      	ldr	r3, [pc, #92]	; (8001210 <MX_LPUART1_UART_Init+0x90>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011b6:	4b16      	ldr	r3, [pc, #88]	; (8001210 <MX_LPUART1_UART_Init+0x90>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011bc:	4b14      	ldr	r3, [pc, #80]	; (8001210 <MX_LPUART1_UART_Init+0x90>)
 80011be:	2200      	movs	r2, #0
 80011c0:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80011c2:	4b13      	ldr	r3, [pc, #76]	; (8001210 <MX_LPUART1_UART_Init+0x90>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80011c8:	4811      	ldr	r0, [pc, #68]	; (8001210 <MX_LPUART1_UART_Init+0x90>)
 80011ca:	f002 ff96 	bl	80040fa <HAL_UART_Init>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80011d4:	f000 f9dc 	bl	8001590 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011d8:	2100      	movs	r1, #0
 80011da:	480d      	ldr	r0, [pc, #52]	; (8001210 <MX_LPUART1_UART_Init+0x90>)
 80011dc:	f003 fdb4 	bl	8004d48 <HAL_UARTEx_SetTxFifoThreshold>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80011e6:	f000 f9d3 	bl	8001590 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011ea:	2100      	movs	r1, #0
 80011ec:	4808      	ldr	r0, [pc, #32]	; (8001210 <MX_LPUART1_UART_Init+0x90>)
 80011ee:	f003 fde9 	bl	8004dc4 <HAL_UARTEx_SetRxFifoThreshold>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80011f8:	f000 f9ca 	bl	8001590 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80011fc:	4804      	ldr	r0, [pc, #16]	; (8001210 <MX_LPUART1_UART_Init+0x90>)
 80011fe:	f003 fd6a 	bl	8004cd6 <HAL_UARTEx_DisableFifoMode>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001208:	f000 f9c2 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20000080 	.word	0x20000080
 8001214:	40008000 	.word	0x40008000

08001218 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800121c:	4b23      	ldr	r3, [pc, #140]	; (80012ac <MX_USART1_UART_Init+0x94>)
 800121e:	4a24      	ldr	r2, [pc, #144]	; (80012b0 <MX_USART1_UART_Init+0x98>)
 8001220:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001222:	4b22      	ldr	r3, [pc, #136]	; (80012ac <MX_USART1_UART_Init+0x94>)
 8001224:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001228:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_7B;
 800122a:	4b20      	ldr	r3, [pc, #128]	; (80012ac <MX_USART1_UART_Init+0x94>)
 800122c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001230:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001232:	4b1e      	ldr	r3, [pc, #120]	; (80012ac <MX_USART1_UART_Init+0x94>)
 8001234:	2200      	movs	r2, #0
 8001236:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001238:	4b1c      	ldr	r3, [pc, #112]	; (80012ac <MX_USART1_UART_Init+0x94>)
 800123a:	2200      	movs	r2, #0
 800123c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800123e:	4b1b      	ldr	r3, [pc, #108]	; (80012ac <MX_USART1_UART_Init+0x94>)
 8001240:	220c      	movs	r2, #12
 8001242:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001244:	4b19      	ldr	r3, [pc, #100]	; (80012ac <MX_USART1_UART_Init+0x94>)
 8001246:	2200      	movs	r2, #0
 8001248:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800124a:	4b18      	ldr	r3, [pc, #96]	; (80012ac <MX_USART1_UART_Init+0x94>)
 800124c:	2200      	movs	r2, #0
 800124e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001250:	4b16      	ldr	r3, [pc, #88]	; (80012ac <MX_USART1_UART_Init+0x94>)
 8001252:	2200      	movs	r2, #0
 8001254:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001256:	4b15      	ldr	r3, [pc, #84]	; (80012ac <MX_USART1_UART_Init+0x94>)
 8001258:	2200      	movs	r2, #0
 800125a:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800125c:	4b13      	ldr	r3, [pc, #76]	; (80012ac <MX_USART1_UART_Init+0x94>)
 800125e:	2200      	movs	r2, #0
 8001260:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001262:	4812      	ldr	r0, [pc, #72]	; (80012ac <MX_USART1_UART_Init+0x94>)
 8001264:	f002 ff49 	bl	80040fa <HAL_UART_Init>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800126e:	f000 f98f 	bl	8001590 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001272:	2100      	movs	r1, #0
 8001274:	480d      	ldr	r0, [pc, #52]	; (80012ac <MX_USART1_UART_Init+0x94>)
 8001276:	f003 fd67 	bl	8004d48 <HAL_UARTEx_SetTxFifoThreshold>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8001280:	f000 f986 	bl	8001590 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001284:	2100      	movs	r1, #0
 8001286:	4809      	ldr	r0, [pc, #36]	; (80012ac <MX_USART1_UART_Init+0x94>)
 8001288:	f003 fd9c 	bl	8004dc4 <HAL_UARTEx_SetRxFifoThreshold>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8001292:	f000 f97d 	bl	8001590 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001296:	4805      	ldr	r0, [pc, #20]	; (80012ac <MX_USART1_UART_Init+0x94>)
 8001298:	f003 fd1d 	bl	8004cd6 <HAL_UARTEx_DisableFifoMode>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80012a2:	f000 f975 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	20000114 	.word	0x20000114
 80012b0:	40013800 	.word	0x40013800

080012b4 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80012b8:	4b10      	ldr	r3, [pc, #64]	; (80012fc <MX_USB_PCD_Init+0x48>)
 80012ba:	4a11      	ldr	r2, [pc, #68]	; (8001300 <MX_USB_PCD_Init+0x4c>)
 80012bc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80012be:	4b0f      	ldr	r3, [pc, #60]	; (80012fc <MX_USB_PCD_Init+0x48>)
 80012c0:	2208      	movs	r2, #8
 80012c2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80012c4:	4b0d      	ldr	r3, [pc, #52]	; (80012fc <MX_USB_PCD_Init+0x48>)
 80012c6:	2202      	movs	r2, #2
 80012c8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80012ca:	4b0c      	ldr	r3, [pc, #48]	; (80012fc <MX_USB_PCD_Init+0x48>)
 80012cc:	2202      	movs	r2, #2
 80012ce:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80012d0:	4b0a      	ldr	r3, [pc, #40]	; (80012fc <MX_USB_PCD_Init+0x48>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80012d6:	4b09      	ldr	r3, [pc, #36]	; (80012fc <MX_USB_PCD_Init+0x48>)
 80012d8:	2200      	movs	r2, #0
 80012da:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80012dc:	4b07      	ldr	r3, [pc, #28]	; (80012fc <MX_USB_PCD_Init+0x48>)
 80012de:	2200      	movs	r2, #0
 80012e0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80012e2:	4b06      	ldr	r3, [pc, #24]	; (80012fc <MX_USB_PCD_Init+0x48>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80012e8:	4804      	ldr	r0, [pc, #16]	; (80012fc <MX_USB_PCD_Init+0x48>)
 80012ea:	f001 f80d 	bl	8002308 <HAL_PCD_Init>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 80012f4:	f000 f94c 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80012f8:	bf00      	nop
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	200001a8 	.word	0x200001a8
 8001300:	40006800 	.word	0x40006800

08001304 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]
 8001316:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001318:	2004      	movs	r0, #4
 800131a:	f7ff fdc1 	bl	8000ea0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800131e:	2001      	movs	r0, #1
 8001320:	f7ff fdbe 	bl	8000ea0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001324:	2002      	movs	r0, #2
 8001326:	f7ff fdbb 	bl	8000ea0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800132a:	2008      	movs	r0, #8
 800132c:	f7ff fdb8 	bl	8000ea0 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Solenoid_GPIO_Port, Solenoid_Pin, GPIO_PIN_RESET);
 8001330:	2200      	movs	r2, #0
 8001332:	2101      	movs	r1, #1
 8001334:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001338:	f000 ffb6 	bl	80022a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 800133c:	2200      	movs	r2, #0
 800133e:	2123      	movs	r1, #35	; 0x23
 8001340:	482f      	ldr	r0, [pc, #188]	; (8001400 <MX_GPIO_Init+0xfc>)
 8001342:	f000 ffb1 	bl	80022a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Solenoid_Pin */
  GPIO_InitStruct.Pin = Solenoid_Pin;
 8001346:	2301      	movs	r3, #1
 8001348:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800134a:	2301      	movs	r3, #1
 800134c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800134e:	2301      	movs	r3, #1
 8001350:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001352:	2300      	movs	r3, #0
 8001354:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(Solenoid_GPIO_Port, &GPIO_InitStruct);
 8001356:	1d3b      	adds	r3, r7, #4
 8001358:	4619      	mov	r1, r3
 800135a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800135e:	f000 fe33 	bl	8001fc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : HALL_SENSOR_Pin */
  GPIO_InitStruct.Pin = HALL_SENSOR_Pin;
 8001362:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001366:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001368:	2300      	movs	r3, #0
 800136a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800136c:	2301      	movs	r3, #1
 800136e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(HALL_SENSOR_GPIO_Port, &GPIO_InitStruct);
 8001370:	1d3b      	adds	r3, r7, #4
 8001372:	4619      	mov	r1, r3
 8001374:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001378:	f000 fe26 	bl	8001fc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800137c:	2310      	movs	r3, #16
 800137e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001380:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001384:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001386:	2301      	movs	r3, #1
 8001388:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800138a:	1d3b      	adds	r3, r7, #4
 800138c:	4619      	mov	r1, r3
 800138e:	481d      	ldr	r0, [pc, #116]	; (8001404 <MX_GPIO_Init+0x100>)
 8001390:	f000 fe1a 	bl	8001fc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 8001394:	2323      	movs	r3, #35	; 0x23
 8001396:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001398:	2301      	movs	r3, #1
 800139a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a0:	2300      	movs	r3, #0
 80013a2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a4:	1d3b      	adds	r3, r7, #4
 80013a6:	4619      	mov	r1, r3
 80013a8:	4815      	ldr	r0, [pc, #84]	; (8001400 <MX_GPIO_Init+0xfc>)
 80013aa:	f000 fe0d 	bl	8001fc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 80013ae:	2303      	movs	r3, #3
 80013b0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013b2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80013b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013b8:	2301      	movs	r3, #1
 80013ba:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	4619      	mov	r1, r3
 80013c0:	4811      	ldr	r0, [pc, #68]	; (8001408 <MX_GPIO_Init+0x104>)
 80013c2:	f000 fe01 	bl	8001fc8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2100      	movs	r1, #0
 80013ca:	2006      	movs	r0, #6
 80013cc:	f000 fdc7 	bl	8001f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80013d0:	2006      	movs	r0, #6
 80013d2:	f000 fdde 	bl	8001f92 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2100      	movs	r1, #0
 80013da:	2007      	movs	r0, #7
 80013dc:	f000 fdbf 	bl	8001f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80013e0:	2007      	movs	r0, #7
 80013e2:	f000 fdd6 	bl	8001f92 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80013e6:	2200      	movs	r2, #0
 80013e8:	2100      	movs	r1, #0
 80013ea:	200a      	movs	r0, #10
 80013ec:	f000 fdb7 	bl	8001f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80013f0:	200a      	movs	r0, #10
 80013f2:	f000 fdce 	bl	8001f92 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013f6:	bf00      	nop
 80013f8:	3718      	adds	r7, #24
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	48000400 	.word	0x48000400
 8001404:	48000800 	.word	0x48000800
 8001408:	48000c00 	.word	0x48000c00

0800140c <B1_Pressed>:

/* USER CODE BEGIN 4 */
void B1_Pressed()
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
	if (state == 0)
 8001410:	4b12      	ldr	r3, [pc, #72]	; (800145c <B1_Pressed+0x50>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d106      	bne.n	8001426 <B1_Pressed+0x1a>
	{
		state = 1;
 8001418:	4b10      	ldr	r3, [pc, #64]	; (800145c <B1_Pressed+0x50>)
 800141a:	2201      	movs	r2, #1
 800141c:	601a      	str	r2, [r3, #0]
		state_changed = 1;
 800141e:	4b10      	ldr	r3, [pc, #64]	; (8001460 <B1_Pressed+0x54>)
 8001420:	2201      	movs	r2, #1
 8001422:	601a      	str	r2, [r3, #0]
	else if (state == 5)
	{
		state = 0;
		state_changed = 1;
	}
}
 8001424:	e014      	b.n	8001450 <B1_Pressed+0x44>
	else if (state == 2)
 8001426:	4b0d      	ldr	r3, [pc, #52]	; (800145c <B1_Pressed+0x50>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	2b02      	cmp	r3, #2
 800142c:	d106      	bne.n	800143c <B1_Pressed+0x30>
		state = 3;
 800142e:	4b0b      	ldr	r3, [pc, #44]	; (800145c <B1_Pressed+0x50>)
 8001430:	2203      	movs	r2, #3
 8001432:	601a      	str	r2, [r3, #0]
		state_changed = 1;
 8001434:	4b0a      	ldr	r3, [pc, #40]	; (8001460 <B1_Pressed+0x54>)
 8001436:	2201      	movs	r2, #1
 8001438:	601a      	str	r2, [r3, #0]
}
 800143a:	e009      	b.n	8001450 <B1_Pressed+0x44>
	else if (state == 5)
 800143c:	4b07      	ldr	r3, [pc, #28]	; (800145c <B1_Pressed+0x50>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2b05      	cmp	r3, #5
 8001442:	d105      	bne.n	8001450 <B1_Pressed+0x44>
		state = 0;
 8001444:	4b05      	ldr	r3, [pc, #20]	; (800145c <B1_Pressed+0x50>)
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
		state_changed = 1;
 800144a:	4b05      	ldr	r3, [pc, #20]	; (8001460 <B1_Pressed+0x54>)
 800144c:	2201      	movs	r2, #1
 800144e:	601a      	str	r2, [r3, #0]
}
 8001450:	bf00      	nop
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	20000484 	.word	0x20000484
 8001460:	20000488 	.word	0x20000488

08001464 <B2_Pressed>:

void B2_Pressed()
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
	if(state == 3)
 8001468:	4b07      	ldr	r3, [pc, #28]	; (8001488 <B2_Pressed+0x24>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2b03      	cmp	r3, #3
 800146e:	d105      	bne.n	800147c <B2_Pressed+0x18>
	{
		state = 6;
 8001470:	4b05      	ldr	r3, [pc, #20]	; (8001488 <B2_Pressed+0x24>)
 8001472:	2206      	movs	r2, #6
 8001474:	601a      	str	r2, [r3, #0]
		state_changed = 1;
 8001476:	4b05      	ldr	r3, [pc, #20]	; (800148c <B2_Pressed+0x28>)
 8001478:	2201      	movs	r2, #1
 800147a:	601a      	str	r2, [r3, #0]
		Launch_Disc_State(ARM_SPEED);
		state = 4;
		state_changed = 1;
		*/
	}
}
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	20000484 	.word	0x20000484
 800148c:	20000488 	.word	0x20000488

08001490 <B3_Pressed>:

void B3_Pressed()
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
	state = 4;
 8001494:	4b05      	ldr	r3, [pc, #20]	; (80014ac <B3_Pressed+0x1c>)
 8001496:	2204      	movs	r2, #4
 8001498:	601a      	str	r2, [r3, #0]
	state_changed = 1;
 800149a:	4b05      	ldr	r3, [pc, #20]	; (80014b0 <B3_Pressed+0x20>)
 800149c:	2201      	movs	r2, #1
 800149e:	601a      	str	r2, [r3, #0]
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	20000484 	.word	0x20000484
 80014b0:	20000488 	.word	0x20000488

080014b4 <Motor_Transmit>:

void Motor_Transmit(char tx_buff[], uint8_t size)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	460b      	mov	r3, r1
 80014be:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)tx_buff, size, 10);
 80014c0:	78fb      	ldrb	r3, [r7, #3]
 80014c2:	b29a      	uxth	r2, r3
 80014c4:	230a      	movs	r3, #10
 80014c6:	6879      	ldr	r1, [r7, #4]
 80014c8:	4803      	ldr	r0, [pc, #12]	; (80014d8 <Motor_Transmit+0x24>)
 80014ca:	f002 fe66 	bl	800419a <HAL_UART_Transmit>
	//HAL_UART_Transmit(&huart1, (uint8_t*)tx_buff, size, 10);
}
 80014ce:	bf00      	nop
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20000080 	.word	0x20000080

080014dc <Motor_Receive>:

HAL_StatusTypeDef Motor_Receive(uint8_t rx_buff[])
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
	//return HAL_UART_Receive(&hlpuart1, rx_buff, size, 10);
	//return HAL_UART_Receive(&huart1, rx_buff, size, 10);

	uint8_t rx_char[1];
	uint8_t i = 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, rx_char, 1, 10000);
 80014e8:	f107 010c 	add.w	r1, r7, #12
 80014ec:	f242 7310 	movw	r3, #10000	; 0x2710
 80014f0:	2201      	movs	r2, #1
 80014f2:	4819      	ldr	r0, [pc, #100]	; (8001558 <Motor_Receive+0x7c>)
 80014f4:	f002 fedf 	bl	80042b6 <HAL_UART_Receive>
 80014f8:	4603      	mov	r3, r0
 80014fa:	73bb      	strb	r3, [r7, #14]
	if (status != HAL_OK)
 80014fc:	7bbb      	ldrb	r3, [r7, #14]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <Motor_Receive+0x2a>
	{
		return 0;
 8001502:	2300      	movs	r3, #0
 8001504:	e023      	b.n	800154e <Motor_Receive+0x72>
	}
	rx_buff[i] = rx_char[0];
 8001506:	7bfb      	ldrb	r3, [r7, #15]
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	4413      	add	r3, r2
 800150c:	7b3a      	ldrb	r2, [r7, #12]
 800150e:	701a      	strb	r2, [r3, #0]
	i++;
 8001510:	7bfb      	ldrb	r3, [r7, #15]
 8001512:	3301      	adds	r3, #1
 8001514:	73fb      	strb	r3, [r7, #15]
	while (rx_char[0] != '\r')
 8001516:	e016      	b.n	8001546 <Motor_Receive+0x6a>
	{
		status = HAL_UART_Receive(&hlpuart1, rx_char, 1, 10000);
 8001518:	f107 010c 	add.w	r1, r7, #12
 800151c:	f242 7310 	movw	r3, #10000	; 0x2710
 8001520:	2201      	movs	r2, #1
 8001522:	480d      	ldr	r0, [pc, #52]	; (8001558 <Motor_Receive+0x7c>)
 8001524:	f002 fec7 	bl	80042b6 <HAL_UART_Receive>
 8001528:	4603      	mov	r3, r0
 800152a:	73bb      	strb	r3, [r7, #14]
		if (status != HAL_OK)
 800152c:	7bbb      	ldrb	r3, [r7, #14]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <Motor_Receive+0x5a>
		{
			return 0;
 8001532:	2300      	movs	r3, #0
 8001534:	e00b      	b.n	800154e <Motor_Receive+0x72>
		}
		rx_buff[i] = rx_char[0];
 8001536:	7bfb      	ldrb	r3, [r7, #15]
 8001538:	687a      	ldr	r2, [r7, #4]
 800153a:	4413      	add	r3, r2
 800153c:	7b3a      	ldrb	r2, [r7, #12]
 800153e:	701a      	strb	r2, [r3, #0]
		i++;
 8001540:	7bfb      	ldrb	r3, [r7, #15]
 8001542:	3301      	adds	r3, #1
 8001544:	73fb      	strb	r3, [r7, #15]
	while (rx_char[0] != '\r')
 8001546:	7b3b      	ldrb	r3, [r7, #12]
 8001548:	2b0d      	cmp	r3, #13
 800154a:	d1e5      	bne.n	8001518 <Motor_Receive+0x3c>
	}
	return i;
 800154c:	7bfb      	ldrb	r3, [r7, #15]
}
 800154e:	4618      	mov	r0, r3
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20000080 	.word	0x20000080

0800155c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	80fb      	strh	r3, [r7, #6]
	if(GPIO_PIN == B1_Pin){B1_Pressed();}
 8001566:	88fb      	ldrh	r3, [r7, #6]
 8001568:	2b10      	cmp	r3, #16
 800156a:	d102      	bne.n	8001572 <HAL_GPIO_EXTI_Callback+0x16>
 800156c:	f7ff ff4e 	bl	800140c <B1_Pressed>
	else if(GPIO_PIN == B2_Pin){B2_Pressed();}
	else if(GPIO_PIN == B3_Pin){B3_Pressed();}
}
 8001570:	e00a      	b.n	8001588 <HAL_GPIO_EXTI_Callback+0x2c>
	else if(GPIO_PIN == B2_Pin){B2_Pressed();}
 8001572:	88fb      	ldrh	r3, [r7, #6]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d102      	bne.n	800157e <HAL_GPIO_EXTI_Callback+0x22>
 8001578:	f7ff ff74 	bl	8001464 <B2_Pressed>
}
 800157c:	e004      	b.n	8001588 <HAL_GPIO_EXTI_Callback+0x2c>
	else if(GPIO_PIN == B3_Pin){B3_Pressed();}
 800157e:	88fb      	ldrh	r3, [r7, #6]
 8001580:	2b02      	cmp	r3, #2
 8001582:	d101      	bne.n	8001588 <HAL_GPIO_EXTI_Callback+0x2c>
 8001584:	f7ff ff84 	bl	8001490 <B3_Pressed>
}
 8001588:	bf00      	nop
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001594:	b672      	cpsid	i
}
 8001596:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001598:	e7fe      	b.n	8001598 <Error_Handler+0x8>

0800159a <Solenoid_Up>:

#include "main.h"
#include "solenoid.h"

void Solenoid_Up()
{
 800159a:	b580      	push	{r7, lr}
 800159c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Solenoid_GPIO_Port, Solenoid_Pin, GPIO_PIN_SET);
 800159e:	2201      	movs	r2, #1
 80015a0:	2101      	movs	r1, #1
 80015a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015a6:	f000 fe7f 	bl	80022a8 <HAL_GPIO_WritePin>
}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}

080015ae <Solenoid_Down>:

void Solenoid_Down()
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Solenoid_GPIO_Port, Solenoid_Pin, GPIO_PIN_RESET);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2101      	movs	r1, #1
 80015b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ba:	f000 fe75 	bl	80022a8 <HAL_GPIO_WritePin>
}
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}

080015c2 <Arm_Spin_State>:
uint16_t Calc_Big_Motor_Speed(uint16_t);
uint16_t Calc_Launch_Delay(uint16_t);
void Motor_Init();

void Arm_Spin_State(uint16_t arm_speed)
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b084      	sub	sp, #16
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	4603      	mov	r3, r0
 80015ca:	80fb      	strh	r3, [r7, #6]
	Motor_Init();
 80015cc:	f000 f8a0 	bl	8001710 <Motor_Init>

	uint16_t motor_speed = Calc_Big_Motor_Speed(arm_speed);
 80015d0:	88fb      	ldrh	r3, [r7, #6]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f000 f865 	bl	80016a2 <Calc_Big_Motor_Speed>
 80015d8:	4603      	mov	r3, r0
 80015da:	81fb      	strh	r3, [r7, #14]

	Set_Digital_Speed(motor_speed);
 80015dc:	89fb      	ldrh	r3, [r7, #14]
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff fba2 	bl	8000d28 <Set_Digital_Speed>
	HAL_Delay(COMMAND_DELAY);
 80015e4:	2064      	movs	r0, #100	; 0x64
 80015e6:	f000 fbbb 	bl	8001d60 <HAL_Delay>
	Start_Motor();
 80015ea:	f7ff fbc9 	bl	8000d80 <Start_Motor>
	HAL_Delay(COMMAND_DELAY);
 80015ee:	2064      	movs	r0, #100	; 0x64
 80015f0:	f000 fbb6 	bl	8001d60 <HAL_Delay>
}
 80015f4:	bf00      	nop
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <Arm_Done_Spinning>:

uint8_t Arm_Done_Spinning(uint16_t set_arm_speed)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	80fb      	strh	r3, [r7, #6]
	uint16_t set_motor_speed = Calc_Big_Motor_Speed(set_arm_speed);
 8001606:	88fb      	ldrh	r3, [r7, #6]
 8001608:	4618      	mov	r0, r3
 800160a:	f000 f84a 	bl	80016a2 <Calc_Big_Motor_Speed>
 800160e:	4603      	mov	r3, r0
 8001610:	81fb      	strh	r3, [r7, #14]
	uint16_t cur_motor_speed = Verify_Current_Speed();
 8001612:	f7ff fbc5 	bl	8000da0 <Verify_Current_Speed>
 8001616:	4603      	mov	r3, r0
 8001618:	81bb      	strh	r3, [r7, #12]

	if (abs(set_motor_speed - cur_motor_speed) < MOTOR_SPEED_TOL)
 800161a:	89fa      	ldrh	r2, [r7, #14]
 800161c:	89bb      	ldrh	r3, [r7, #12]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	f113 0f09 	cmn.w	r3, #9
 8001624:	db06      	blt.n	8001634 <Arm_Done_Spinning+0x38>
 8001626:	89fa      	ldrh	r2, [r7, #14]
 8001628:	89bb      	ldrh	r3, [r7, #12]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	2b09      	cmp	r3, #9
 800162e:	dc01      	bgt.n	8001634 <Arm_Done_Spinning+0x38>
	{
		return 1;
 8001630:	2301      	movs	r3, #1
 8001632:	e000      	b.n	8001636 <Arm_Done_Spinning+0x3a>
	}
	else
	{
		return 0;
 8001634:	2300      	movs	r3, #0
	}
}
 8001636:	4618      	mov	r0, r3
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}

0800163e <Arm_Stopped>:

uint8_t Arm_Stopped()
{
 800163e:	b580      	push	{r7, lr}
 8001640:	b082      	sub	sp, #8
 8001642:	af00      	add	r7, sp, #0
	uint16_t cur_motor_speed = Verify_Current_Speed();
 8001644:	f7ff fbac 	bl	8000da0 <Verify_Current_Speed>
 8001648:	4603      	mov	r3, r0
 800164a:	80fb      	strh	r3, [r7, #6]

	if (cur_motor_speed < MOTOR_STOP_TOL)
 800164c:	88fb      	ldrh	r3, [r7, #6]
 800164e:	2b04      	cmp	r3, #4
 8001650:	d801      	bhi.n	8001656 <Arm_Stopped+0x18>
	{
		return 1;
 8001652:	2301      	movs	r3, #1
 8001654:	e000      	b.n	8001658 <Arm_Stopped+0x1a>
	}
	else
	{
		return 0;
 8001656:	2300      	movs	r3, #0
	}
}
 8001658:	4618      	mov	r0, r3
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}

08001660 <Launch_Disc_State>:
		return 0;
	}
}

void Launch_Disc_State(uint16_t set_arm_speed)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	80fb      	strh	r3, [r7, #6]
	uint16_t set_motor_speed = Calc_Big_Motor_Speed(set_arm_speed);
 800166a:	88fb      	ldrh	r3, [r7, #6]
 800166c:	4618      	mov	r0, r3
 800166e:	f000 f818 	bl	80016a2 <Calc_Big_Motor_Speed>
 8001672:	4603      	mov	r3, r0
 8001674:	81fb      	strh	r3, [r7, #14]
	uint16_t launch_delay = Calc_Launch_Delay(set_motor_speed);
 8001676:	89fb      	ldrh	r3, [r7, #14]
 8001678:	4618      	mov	r0, r3
 800167a:	f000 f821 	bl	80016c0 <Calc_Launch_Delay>
 800167e:	4603      	mov	r3, r0
 8001680:	81bb      	strh	r3, [r7, #12]

	HAL_Delay(launch_delay);
 8001682:	89bb      	ldrh	r3, [r7, #12]
 8001684:	4618      	mov	r0, r3
 8001686:	f000 fb6b 	bl	8001d60 <HAL_Delay>
	//Blue_On();
	//HAL_Delay(500);
	//Blue_Off();
	//Green_On();
	Solenoid_Up();
 800168a:	f7ff ff86 	bl	800159a <Solenoid_Up>
	//HAL_Delay(500);

	//Green_Off();
	//Red_On();
	//HAL_Delay(launch_delay*LAUNCH_DELAY_DIV); //wait for full rev to confirm launched
	HAL_Delay(500);
 800168e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001692:	f000 fb65 	bl	8001d60 <HAL_Delay>
	//Red_Off();
	Solenoid_Down();
 8001696:	f7ff ff8a 	bl	80015ae <Solenoid_Down>
}
 800169a:	bf00      	nop
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}

080016a2 <Calc_Big_Motor_Speed>:

uint16_t Calc_Big_Motor_Speed(uint16_t arm_speed)
{
 80016a2:	b480      	push	{r7}
 80016a4:	b083      	sub	sp, #12
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	4603      	mov	r3, r0
 80016aa:	80fb      	strh	r3, [r7, #6]
	return arm_speed * BIG_MOTOR_GEAR_RATIO;
 80016ac:	88fb      	ldrh	r3, [r7, #6]
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	b29b      	uxth	r3, r3
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	370c      	adds	r7, #12
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
	...

080016c0 <Calc_Launch_Delay>:

uint16_t Calc_Launch_Delay(uint16_t motor_speed)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	80fb      	strh	r3, [r7, #6]
	uint16_t rev_period = 1000.0/(motor_speed/60.0);
 80016ca:	88fb      	ldrh	r3, [r7, #6]
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7fe ff01 	bl	80004d4 <__aeabi_i2d>
 80016d2:	f04f 0200 	mov.w	r2, #0
 80016d6:	4b0c      	ldr	r3, [pc, #48]	; (8001708 <Calc_Launch_Delay+0x48>)
 80016d8:	f7ff f890 	bl	80007fc <__aeabi_ddiv>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	f04f 0000 	mov.w	r0, #0
 80016e4:	4909      	ldr	r1, [pc, #36]	; (800170c <Calc_Launch_Delay+0x4c>)
 80016e6:	f7ff f889 	bl	80007fc <__aeabi_ddiv>
 80016ea:	4602      	mov	r2, r0
 80016ec:	460b      	mov	r3, r1
 80016ee:	4610      	mov	r0, r2
 80016f0:	4619      	mov	r1, r3
 80016f2:	f7ff f96b 	bl	80009cc <__aeabi_d2uiz>
 80016f6:	4603      	mov	r3, r0
 80016f8:	81fb      	strh	r3, [r7, #14]
	return rev_period /LAUNCH_DELAY_DIV;
 80016fa:	89fb      	ldrh	r3, [r7, #14]
 80016fc:	089b      	lsrs	r3, r3, #2
 80016fe:	b29b      	uxth	r3, r3
}
 8001700:	4618      	mov	r0, r3
 8001702:	3710      	adds	r7, #16
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	404e0000 	.word	0x404e0000
 800170c:	408f4000 	.word	0x408f4000

08001710 <Motor_Init>:

void Motor_Init()
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
	Digital_Mode();
 8001714:	f7ff faf8 	bl	8000d08 <Digital_Mode>
	HAL_Delay(COMMAND_DELAY);
 8001718:	2064      	movs	r0, #100	; 0x64
 800171a:	f000 fb21 	bl	8001d60 <HAL_Delay>
	Set_Counterclockwise_Direction();
 800171e:	f7ff fb99 	bl	8000e54 <Set_Counterclockwise_Direction>
	HAL_Delay(COMMAND_DELAY);
 8001722:	2064      	movs	r0, #100	; 0x64
 8001724:	f000 fb1c 	bl	8001d60 <HAL_Delay>
	Coast();
 8001728:	f7ff fb74 	bl	8000e14 <Coast>
	HAL_Delay(COMMAND_DELAY);
 800172c:	2064      	movs	r0, #100	; 0x64
 800172e:	f000 fb17 	bl	8001d60 <HAL_Delay>
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}

08001736 <LL_AHB2_GRP1_EnableClock>:
{
 8001736:	b480      	push	{r7}
 8001738:	b085      	sub	sp, #20
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800173e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001742:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001744:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	4313      	orrs	r3, r2
 800174c:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800174e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001752:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	4013      	ands	r3, r2
 8001758:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800175a:	68fb      	ldr	r3, [r7, #12]
}
 800175c:	bf00      	nop
 800175e:	3714      	adds	r7, #20
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001770:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001774:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001776:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4313      	orrs	r3, r2
 800177e:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001780:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001784:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4013      	ands	r3, r2
 800178a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800178c:	68fb      	ldr	r3, [r7, #12]
}
 800178e:	bf00      	nop
 8001790:	3714      	adds	r7, #20
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 800179a:	b480      	push	{r7}
 800179c:	b085      	sub	sp, #20
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 80017a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017a6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80017a8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80017b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017b6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4013      	ands	r3, r2
 80017bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017be:	68fb      	ldr	r3, [r7, #12]
}
 80017c0:	bf00      	nop
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr

080017cc <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b085      	sub	sp, #20
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80017d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017d8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80017da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80017e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017e8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4013      	ands	r3, r2
 80017ee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017f0:	68fb      	ldr	r3, [r7, #12]
}
 80017f2:	bf00      	nop
 80017f4:	3714      	adds	r7, #20
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr

080017fe <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017fe:	b480      	push	{r7}
 8001800:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001802:	bf00      	nop
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b09c      	sub	sp, #112	; 0x70
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001814:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	609a      	str	r2, [r3, #8]
 8001820:	60da      	str	r2, [r3, #12]
 8001822:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001824:	f107 030c 	add.w	r3, r7, #12
 8001828:	2250      	movs	r2, #80	; 0x50
 800182a:	2100      	movs	r1, #0
 800182c:	4618      	mov	r0, r3
 800182e:	f003 fbdd 	bl	8004fec <memset>
  if(huart->Instance==LPUART1)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a2b      	ldr	r2, [pc, #172]	; (80018e4 <HAL_UART_MspInit+0xd8>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d125      	bne.n	8001888 <HAL_UART_MspInit+0x7c>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800183c:	2302      	movs	r3, #2
 800183e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001840:	2300      	movs	r3, #0
 8001842:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001844:	f107 030c 	add.w	r3, r7, #12
 8001848:	4618      	mov	r0, r3
 800184a:	f002 f9a9 	bl	8003ba0 <HAL_RCCEx_PeriphCLKConfig>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001854:	f7ff fe9c 	bl	8001590 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001858:	2001      	movs	r0, #1
 800185a:	f7ff ff9e 	bl	800179a <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800185e:	2001      	movs	r0, #1
 8001860:	f7ff ff69 	bl	8001736 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = MOTOR_TX_Pin|MOTOR_RX_Pin;
 8001864:	230c      	movs	r3, #12
 8001866:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001868:	2302      	movs	r3, #2
 800186a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800186c:	2301      	movs	r3, #1
 800186e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001870:	2300      	movs	r3, #0
 8001872:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001874:	2308      	movs	r3, #8
 8001876:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001878:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800187c:	4619      	mov	r1, r3
 800187e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001882:	f000 fba1 	bl	8001fc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001886:	e029      	b.n	80018dc <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART1)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a16      	ldr	r2, [pc, #88]	; (80018e8 <HAL_UART_MspInit+0xdc>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d124      	bne.n	80018dc <HAL_UART_MspInit+0xd0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001892:	2301      	movs	r3, #1
 8001894:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001896:	2300      	movs	r3, #0
 8001898:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800189a:	f107 030c 	add.w	r3, r7, #12
 800189e:	4618      	mov	r0, r3
 80018a0:	f002 f97e 	bl	8003ba0 <HAL_RCCEx_PeriphCLKConfig>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <HAL_UART_MspInit+0xa2>
      Error_Handler();
 80018aa:	f7ff fe71 	bl	8001590 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80018ae:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80018b2:	f7ff ff8b 	bl	80017cc <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b6:	2002      	movs	r0, #2
 80018b8:	f7ff ff3d 	bl	8001736 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = STLINERX_Pin|STLINK_TX_Pin;
 80018bc:	23c0      	movs	r3, #192	; 0xc0
 80018be:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c0:	2302      	movs	r3, #2
 80018c2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018c4:	2301      	movs	r3, #1
 80018c6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c8:	2300      	movs	r3, #0
 80018ca:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018cc:	2307      	movs	r3, #7
 80018ce:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80018d4:	4619      	mov	r1, r3
 80018d6:	4805      	ldr	r0, [pc, #20]	; (80018ec <HAL_UART_MspInit+0xe0>)
 80018d8:	f000 fb76 	bl	8001fc8 <HAL_GPIO_Init>
}
 80018dc:	bf00      	nop
 80018de:	3770      	adds	r7, #112	; 0x70
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	40008000 	.word	0x40008000
 80018e8:	40013800 	.word	0x40013800
 80018ec:	48000400 	.word	0x48000400

080018f0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b09c      	sub	sp, #112	; 0x70
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
 8001906:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001908:	f107 030c 	add.w	r3, r7, #12
 800190c:	2250      	movs	r2, #80	; 0x50
 800190e:	2100      	movs	r1, #0
 8001910:	4618      	mov	r0, r3
 8001912:	f003 fb6b 	bl	8004fec <memset>
  if(hpcd->Instance==USB)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a1f      	ldr	r2, [pc, #124]	; (8001998 <HAL_PCD_MspInit+0xa8>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d136      	bne.n	800198e <HAL_PCD_MspInit+0x9e>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001920:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001924:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8001926:	2318      	movs	r3, #24
 8001928:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 800192a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800192e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8001930:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001934:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8001936:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800193a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 800193c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001940:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001942:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001946:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001948:	f107 030c 	add.w	r3, r7, #12
 800194c:	4618      	mov	r0, r3
 800194e:	f002 f927 	bl	8003ba0 <HAL_RCCEx_PeriphCLKConfig>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <HAL_PCD_MspInit+0x6c>
    {
      Error_Handler();
 8001958:	f7ff fe1a 	bl	8001590 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195c:	2001      	movs	r0, #1
 800195e:	f7ff feea 	bl	8001736 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001962:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001966:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001968:	2302      	movs	r3, #2
 800196a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001970:	2300      	movs	r3, #0
 8001972:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001974:	230a      	movs	r3, #10
 8001976:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001978:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800197c:	4619      	mov	r1, r3
 800197e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001982:	f000 fb21 	bl	8001fc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001986:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800198a:	f7ff feed 	bl	8001768 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 800198e:	bf00      	nop
 8001990:	3770      	adds	r7, #112	; 0x70
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40006800 	.word	0x40006800

0800199c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019a0:	e7fe      	b.n	80019a0 <NMI_Handler+0x4>

080019a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019a6:	e7fe      	b.n	80019a6 <HardFault_Handler+0x4>

080019a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019ac:	e7fe      	b.n	80019ac <MemManage_Handler+0x4>

080019ae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019ae:	b480      	push	{r7}
 80019b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019b2:	e7fe      	b.n	80019b2 <BusFault_Handler+0x4>

080019b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019b8:	e7fe      	b.n	80019b8 <UsageFault_Handler+0x4>

080019ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019ba:	b480      	push	{r7}
 80019bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019be:	bf00      	nop
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019da:	bf00      	nop
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019e8:	f000 f98e 	bl	8001d08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019ec:	bf00      	nop
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B2_Pin);
 80019f4:	2001      	movs	r0, #1
 80019f6:	f000 fc6f 	bl	80022d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}

080019fe <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B3_Pin);
 8001a02:	2002      	movs	r0, #2
 8001a04:	f000 fc68 	bl	80022d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001a08:	bf00      	nop
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001a10:	2010      	movs	r0, #16
 8001a12:	f000 fc61 	bl	80022d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}
	...

08001a1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a24:	4a14      	ldr	r2, [pc, #80]	; (8001a78 <_sbrk+0x5c>)
 8001a26:	4b15      	ldr	r3, [pc, #84]	; (8001a7c <_sbrk+0x60>)
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a30:	4b13      	ldr	r3, [pc, #76]	; (8001a80 <_sbrk+0x64>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d102      	bne.n	8001a3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a38:	4b11      	ldr	r3, [pc, #68]	; (8001a80 <_sbrk+0x64>)
 8001a3a:	4a12      	ldr	r2, [pc, #72]	; (8001a84 <_sbrk+0x68>)
 8001a3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a3e:	4b10      	ldr	r3, [pc, #64]	; (8001a80 <_sbrk+0x64>)
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4413      	add	r3, r2
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d207      	bcs.n	8001a5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a4c:	f003 fad6 	bl	8004ffc <__errno>
 8001a50:	4603      	mov	r3, r0
 8001a52:	220c      	movs	r2, #12
 8001a54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a56:	f04f 33ff 	mov.w	r3, #4294967295
 8001a5a:	e009      	b.n	8001a70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a5c:	4b08      	ldr	r3, [pc, #32]	; (8001a80 <_sbrk+0x64>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a62:	4b07      	ldr	r3, [pc, #28]	; (8001a80 <_sbrk+0x64>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4413      	add	r3, r2
 8001a6a:	4a05      	ldr	r2, [pc, #20]	; (8001a80 <_sbrk+0x64>)
 8001a6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3718      	adds	r7, #24
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	20030000 	.word	0x20030000
 8001a7c:	00000800 	.word	0x00000800
 8001a80:	2000048c 	.word	0x2000048c
 8001a84:	200005e0 	.word	0x200005e0

08001a88 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001a8c:	4b24      	ldr	r3, [pc, #144]	; (8001b20 <SystemInit+0x98>)
 8001a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a92:	4a23      	ldr	r2, [pc, #140]	; (8001b20 <SystemInit+0x98>)
 8001a94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001a9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001aa6:	f043 0301 	orr.w	r3, r3, #1
 8001aaa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001aac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ab0:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001ab4:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001ab6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ac0:	4b18      	ldr	r3, [pc, #96]	; (8001b24 <SystemInit+0x9c>)
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001ac6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001aca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ace:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ad2:	f023 0305 	bic.w	r3, r3, #5
 8001ad6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001ada:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ade:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ae2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ae6:	f023 0301 	bic.w	r3, r3, #1
 8001aea:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001aee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001af2:	4a0d      	ldr	r2, [pc, #52]	; (8001b28 <SystemInit+0xa0>)
 8001af4:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8001af6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001afa:	4a0b      	ldr	r2, [pc, #44]	; (8001b28 <SystemInit+0xa0>)
 8001afc:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001afe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b0c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001b0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b12:	2200      	movs	r2, #0
 8001b14:	619a      	str	r2, [r3, #24]
}
 8001b16:	bf00      	nop
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr
 8001b20:	e000ed00 	.word	0xe000ed00
 8001b24:	faf6fefb 	.word	0xfaf6fefb
 8001b28:	22041000 	.word	0x22041000

08001b2c <Array_To_Int>:

#include "utilities.h"
#include <stdio.h>

uint16_t Array_To_Int(char array[])
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
	uint16_t i;
	sscanf(array, "%hd", &i);
 8001b34:	f107 030e 	add.w	r3, r7, #14
 8001b38:	461a      	mov	r2, r3
 8001b3a:	4904      	ldr	r1, [pc, #16]	; (8001b4c <Array_To_Int+0x20>)
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f003 fa27 	bl	8004f90 <siscanf>
	return i;
 8001b42:	89fb      	ldrh	r3, [r7, #14]
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3710      	adds	r7, #16
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	080062e8 	.word	0x080062e8

08001b50 <Red_On>:

void Red_On()
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001b54:	2201      	movs	r2, #1
 8001b56:	2102      	movs	r1, #2
 8001b58:	4802      	ldr	r0, [pc, #8]	; (8001b64 <Red_On+0x14>)
 8001b5a:	f000 fba5 	bl	80022a8 <HAL_GPIO_WritePin>
}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	48000400 	.word	0x48000400

08001b68 <Red_Off>:

void Red_Off()
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	2102      	movs	r1, #2
 8001b70:	4802      	ldr	r0, [pc, #8]	; (8001b7c <Red_Off+0x14>)
 8001b72:	f000 fb99 	bl	80022a8 <HAL_GPIO_WritePin>
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	48000400 	.word	0x48000400

08001b80 <Green_On>:

void Green_On()
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001b84:	2201      	movs	r2, #1
 8001b86:	2101      	movs	r1, #1
 8001b88:	4802      	ldr	r0, [pc, #8]	; (8001b94 <Green_On+0x14>)
 8001b8a:	f000 fb8d 	bl	80022a8 <HAL_GPIO_WritePin>
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	48000400 	.word	0x48000400

08001b98 <Green_Off>:

void Green_Off()
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	2101      	movs	r1, #1
 8001ba0:	4802      	ldr	r0, [pc, #8]	; (8001bac <Green_Off+0x14>)
 8001ba2:	f000 fb81 	bl	80022a8 <HAL_GPIO_WritePin>
}
 8001ba6:	bf00      	nop
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	48000400 	.word	0x48000400

08001bb0 <Blue_On>:

void Blue_On()
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	2120      	movs	r1, #32
 8001bb8:	4802      	ldr	r0, [pc, #8]	; (8001bc4 <Blue_On+0x14>)
 8001bba:	f000 fb75 	bl	80022a8 <HAL_GPIO_WritePin>
}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	48000400 	.word	0x48000400

08001bc8 <Blue_Off>:

void Blue_Off()
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001bcc:	2200      	movs	r2, #0
 8001bce:	2120      	movs	r1, #32
 8001bd0:	4802      	ldr	r0, [pc, #8]	; (8001bdc <Blue_Off+0x14>)
 8001bd2:	f000 fb69 	bl	80022a8 <HAL_GPIO_WritePin>
}
 8001bd6:	bf00      	nop
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	48000400 	.word	0x48000400

08001be0 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001be0:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001be2:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001be4:	3304      	adds	r3, #4

08001be6 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001be6:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001be8:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001bea:	d3f9      	bcc.n	8001be0 <CopyDataInit>
  bx lr
 8001bec:	4770      	bx	lr

08001bee <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001bee:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001bf0:	3004      	adds	r0, #4

08001bf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001bf2:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001bf4:	d3fb      	bcc.n	8001bee <FillZerobss>
  bx lr
 8001bf6:	4770      	bx	lr

08001bf8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001bf8:	480c      	ldr	r0, [pc, #48]	; (8001c2c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001bfa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001bfc:	f7ff ff44 	bl	8001a88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001c00:	480b      	ldr	r0, [pc, #44]	; (8001c30 <LoopForever+0x6>)
 8001c02:	490c      	ldr	r1, [pc, #48]	; (8001c34 <LoopForever+0xa>)
 8001c04:	4a0c      	ldr	r2, [pc, #48]	; (8001c38 <LoopForever+0xe>)
 8001c06:	2300      	movs	r3, #0
 8001c08:	f7ff ffed 	bl	8001be6 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001c0c:	480b      	ldr	r0, [pc, #44]	; (8001c3c <LoopForever+0x12>)
 8001c0e:	490c      	ldr	r1, [pc, #48]	; (8001c40 <LoopForever+0x16>)
 8001c10:	4a0c      	ldr	r2, [pc, #48]	; (8001c44 <LoopForever+0x1a>)
 8001c12:	2300      	movs	r3, #0
 8001c14:	f7ff ffe7 	bl	8001be6 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001c18:	480b      	ldr	r0, [pc, #44]	; (8001c48 <LoopForever+0x1e>)
 8001c1a:	490c      	ldr	r1, [pc, #48]	; (8001c4c <LoopForever+0x22>)
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	f7ff ffe8 	bl	8001bf2 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001c22:	f003 f9f1 	bl	8005008 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001c26:	f7ff f955 	bl	8000ed4 <main>

08001c2a <LoopForever>:

LoopForever:
  b LoopForever
 8001c2a:	e7fe      	b.n	8001c2a <LoopForever>
  ldr   r0, =_estack
 8001c2c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001c30:	20000008 	.word	0x20000008
 8001c34:	20000064 	.word	0x20000064
 8001c38:	0800654c 	.word	0x0800654c
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001c3c:	20030000 	.word	0x20030000
 8001c40:	20030000 	.word	0x20030000
 8001c44:	080065a8 	.word	0x080065a8
  INIT_BSS _sbss, _ebss
 8001c48:	20000064 	.word	0x20000064
 8001c4c:	200005dc 	.word	0x200005dc

08001c50 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c50:	e7fe      	b.n	8001c50 <ADC1_IRQHandler>
	...

08001c54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c5e:	4b0c      	ldr	r3, [pc, #48]	; (8001c90 <HAL_Init+0x3c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a0b      	ldr	r2, [pc, #44]	; (8001c90 <HAL_Init+0x3c>)
 8001c64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c68:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c6a:	2003      	movs	r0, #3
 8001c6c:	f000 f96c 	bl	8001f48 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c70:	2000      	movs	r0, #0
 8001c72:	f000 f80f 	bl	8001c94 <HAL_InitTick>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d002      	beq.n	8001c82 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	71fb      	strb	r3, [r7, #7]
 8001c80:	e001      	b.n	8001c86 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c82:	f7ff fdbc 	bl	80017fe <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c86:	79fb      	ldrb	r3, [r7, #7]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	58004000 	.word	0x58004000

08001c94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8001ca0:	4b17      	ldr	r3, [pc, #92]	; (8001d00 <HAL_InitTick+0x6c>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d024      	beq.n	8001cf2 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001ca8:	f001 fcda 	bl	8003660 <HAL_RCC_GetHCLKFreq>
 8001cac:	4602      	mov	r2, r0
 8001cae:	4b14      	ldr	r3, [pc, #80]	; (8001d00 <HAL_InitTick+0x6c>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cb8:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f000 f974 	bl	8001fae <HAL_SYSTICK_Config>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d10f      	bne.n	8001cec <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b0f      	cmp	r3, #15
 8001cd0:	d809      	bhi.n	8001ce6 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	6879      	ldr	r1, [r7, #4]
 8001cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8001cda:	f000 f940 	bl	8001f5e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cde:	4a09      	ldr	r2, [pc, #36]	; (8001d04 <HAL_InitTick+0x70>)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6013      	str	r3, [r2, #0]
 8001ce4:	e007      	b.n	8001cf6 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	73fb      	strb	r3, [r7, #15]
 8001cea:	e004      	b.n	8001cf6 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	73fb      	strb	r3, [r7, #15]
 8001cf0:	e001      	b.n	8001cf6 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001cf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3710      	adds	r7, #16
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	20000010 	.word	0x20000010
 8001d04:	2000000c 	.word	0x2000000c

08001d08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d0c:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <HAL_IncTick+0x20>)
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	461a      	mov	r2, r3
 8001d12:	4b06      	ldr	r3, [pc, #24]	; (8001d2c <HAL_IncTick+0x24>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4413      	add	r3, r2
 8001d18:	4a04      	ldr	r2, [pc, #16]	; (8001d2c <HAL_IncTick+0x24>)
 8001d1a:	6013      	str	r3, [r2, #0]
}
 8001d1c:	bf00      	nop
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	20000010 	.word	0x20000010
 8001d2c:	20000490 	.word	0x20000490

08001d30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  return uwTick;
 8001d34:	4b03      	ldr	r3, [pc, #12]	; (8001d44 <HAL_GetTick+0x14>)
 8001d36:	681b      	ldr	r3, [r3, #0]
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	20000490 	.word	0x20000490

08001d48 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001d4c:	4b03      	ldr	r3, [pc, #12]	; (8001d5c <HAL_GetTickPrio+0x14>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	2000000c 	.word	0x2000000c

08001d60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d68:	f7ff ffe2 	bl	8001d30 <HAL_GetTick>
 8001d6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d78:	d005      	beq.n	8001d86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d7a:	4b0a      	ldr	r3, [pc, #40]	; (8001da4 <HAL_Delay+0x44>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	461a      	mov	r2, r3
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	4413      	add	r3, r2
 8001d84:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d86:	bf00      	nop
 8001d88:	f7ff ffd2 	bl	8001d30 <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	68fa      	ldr	r2, [r7, #12]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d8f7      	bhi.n	8001d88 <HAL_Delay+0x28>
  {
  }
}
 8001d98:	bf00      	nop
 8001d9a:	bf00      	nop
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	20000010 	.word	0x20000010

08001da8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f003 0307 	and.w	r3, r3, #7
 8001db6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001db8:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <__NVIC_SetPriorityGrouping+0x44>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dbe:	68ba      	ldr	r2, [r7, #8]
 8001dc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001dd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dda:	4a04      	ldr	r2, [pc, #16]	; (8001dec <__NVIC_SetPriorityGrouping+0x44>)
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	60d3      	str	r3, [r2, #12]
}
 8001de0:	bf00      	nop
 8001de2:	3714      	adds	r7, #20
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001df4:	4b04      	ldr	r3, [pc, #16]	; (8001e08 <__NVIC_GetPriorityGrouping+0x18>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	0a1b      	lsrs	r3, r3, #8
 8001dfa:	f003 0307 	and.w	r3, r3, #7
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	e000ed00 	.word	0xe000ed00

08001e0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	db0b      	blt.n	8001e36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	f003 021f 	and.w	r2, r3, #31
 8001e24:	4907      	ldr	r1, [pc, #28]	; (8001e44 <__NVIC_EnableIRQ+0x38>)
 8001e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2a:	095b      	lsrs	r3, r3, #5
 8001e2c:	2001      	movs	r0, #1
 8001e2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	e000e100 	.word	0xe000e100

08001e48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	4603      	mov	r3, r0
 8001e50:	6039      	str	r1, [r7, #0]
 8001e52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	db0a      	blt.n	8001e72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	b2da      	uxtb	r2, r3
 8001e60:	490c      	ldr	r1, [pc, #48]	; (8001e94 <__NVIC_SetPriority+0x4c>)
 8001e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e66:	0112      	lsls	r2, r2, #4
 8001e68:	b2d2      	uxtb	r2, r2
 8001e6a:	440b      	add	r3, r1
 8001e6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e70:	e00a      	b.n	8001e88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	b2da      	uxtb	r2, r3
 8001e76:	4908      	ldr	r1, [pc, #32]	; (8001e98 <__NVIC_SetPriority+0x50>)
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	f003 030f 	and.w	r3, r3, #15
 8001e7e:	3b04      	subs	r3, #4
 8001e80:	0112      	lsls	r2, r2, #4
 8001e82:	b2d2      	uxtb	r2, r2
 8001e84:	440b      	add	r3, r1
 8001e86:	761a      	strb	r2, [r3, #24]
}
 8001e88:	bf00      	nop
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	e000e100 	.word	0xe000e100
 8001e98:	e000ed00 	.word	0xe000ed00

08001e9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b089      	sub	sp, #36	; 0x24
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	f1c3 0307 	rsb	r3, r3, #7
 8001eb6:	2b04      	cmp	r3, #4
 8001eb8:	bf28      	it	cs
 8001eba:	2304      	movcs	r3, #4
 8001ebc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	3304      	adds	r3, #4
 8001ec2:	2b06      	cmp	r3, #6
 8001ec4:	d902      	bls.n	8001ecc <NVIC_EncodePriority+0x30>
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	3b03      	subs	r3, #3
 8001eca:	e000      	b.n	8001ece <NVIC_EncodePriority+0x32>
 8001ecc:	2300      	movs	r3, #0
 8001ece:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	43da      	mvns	r2, r3
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	401a      	ands	r2, r3
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	fa01 f303 	lsl.w	r3, r1, r3
 8001eee:	43d9      	mvns	r1, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef4:	4313      	orrs	r3, r2
         );
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3724      	adds	r7, #36	; 0x24
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
	...

08001f04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	3b01      	subs	r3, #1
 8001f10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f14:	d301      	bcc.n	8001f1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f16:	2301      	movs	r3, #1
 8001f18:	e00f      	b.n	8001f3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f1a:	4a0a      	ldr	r2, [pc, #40]	; (8001f44 <SysTick_Config+0x40>)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	3b01      	subs	r3, #1
 8001f20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f22:	210f      	movs	r1, #15
 8001f24:	f04f 30ff 	mov.w	r0, #4294967295
 8001f28:	f7ff ff8e 	bl	8001e48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f2c:	4b05      	ldr	r3, [pc, #20]	; (8001f44 <SysTick_Config+0x40>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f32:	4b04      	ldr	r3, [pc, #16]	; (8001f44 <SysTick_Config+0x40>)
 8001f34:	2207      	movs	r2, #7
 8001f36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	e000e010 	.word	0xe000e010

08001f48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f7ff ff29 	bl	8001da8 <__NVIC_SetPriorityGrouping>
}
 8001f56:	bf00      	nop
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b086      	sub	sp, #24
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	4603      	mov	r3, r0
 8001f66:	60b9      	str	r1, [r7, #8]
 8001f68:	607a      	str	r2, [r7, #4]
 8001f6a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f6c:	f7ff ff40 	bl	8001df0 <__NVIC_GetPriorityGrouping>
 8001f70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	68b9      	ldr	r1, [r7, #8]
 8001f76:	6978      	ldr	r0, [r7, #20]
 8001f78:	f7ff ff90 	bl	8001e9c <NVIC_EncodePriority>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f82:	4611      	mov	r1, r2
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff ff5f 	bl	8001e48 <__NVIC_SetPriority>
}
 8001f8a:	bf00      	nop
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b082      	sub	sp, #8
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	4603      	mov	r3, r0
 8001f9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f7ff ff33 	bl	8001e0c <__NVIC_EnableIRQ>
}
 8001fa6:	bf00      	nop
 8001fa8:	3708      	adds	r7, #8
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}

08001fae <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fae:	b580      	push	{r7, lr}
 8001fb0:	b082      	sub	sp, #8
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f7ff ffa4 	bl	8001f04 <SysTick_Config>
 8001fbc:	4603      	mov	r3, r0
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3708      	adds	r7, #8
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
	...

08001fc8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b087      	sub	sp, #28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fd6:	e14c      	b.n	8002272 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	2101      	movs	r1, #1
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f000 813e 	beq.w	800226c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f003 0303 	and.w	r3, r3, #3
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d005      	beq.n	8002008 <HAL_GPIO_Init+0x40>
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f003 0303 	and.w	r3, r3, #3
 8002004:	2b02      	cmp	r3, #2
 8002006:	d130      	bne.n	800206a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	2203      	movs	r2, #3
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	43db      	mvns	r3, r3
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	4013      	ands	r3, r2
 800201e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	68da      	ldr	r2, [r3, #12]
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	fa02 f303 	lsl.w	r3, r2, r3
 800202c:	693a      	ldr	r2, [r7, #16]
 800202e:	4313      	orrs	r3, r2
 8002030:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	693a      	ldr	r2, [r7, #16]
 8002036:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800203e:	2201      	movs	r2, #1
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	fa02 f303 	lsl.w	r3, r2, r3
 8002046:	43db      	mvns	r3, r3
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	4013      	ands	r3, r2
 800204c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	091b      	lsrs	r3, r3, #4
 8002054:	f003 0201 	and.w	r2, r3, #1
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	fa02 f303 	lsl.w	r3, r2, r3
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	4313      	orrs	r3, r2
 8002062:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f003 0303 	and.w	r3, r3, #3
 8002072:	2b03      	cmp	r3, #3
 8002074:	d017      	beq.n	80020a6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	2203      	movs	r2, #3
 8002082:	fa02 f303 	lsl.w	r3, r2, r3
 8002086:	43db      	mvns	r3, r3
 8002088:	693a      	ldr	r2, [r7, #16]
 800208a:	4013      	ands	r3, r2
 800208c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	689a      	ldr	r2, [r3, #8]
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	693a      	ldr	r2, [r7, #16]
 800209c:	4313      	orrs	r3, r2
 800209e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f003 0303 	and.w	r3, r3, #3
 80020ae:	2b02      	cmp	r3, #2
 80020b0:	d123      	bne.n	80020fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	08da      	lsrs	r2, r3, #3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	3208      	adds	r2, #8
 80020ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	f003 0307 	and.w	r3, r3, #7
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	220f      	movs	r2, #15
 80020ca:	fa02 f303 	lsl.w	r3, r2, r3
 80020ce:	43db      	mvns	r3, r3
 80020d0:	693a      	ldr	r2, [r7, #16]
 80020d2:	4013      	ands	r3, r2
 80020d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	691a      	ldr	r2, [r3, #16]
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	f003 0307 	and.w	r3, r3, #7
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	fa02 f303 	lsl.w	r3, r2, r3
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	08da      	lsrs	r2, r3, #3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	3208      	adds	r2, #8
 80020f4:	6939      	ldr	r1, [r7, #16]
 80020f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	2203      	movs	r2, #3
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	43db      	mvns	r3, r3
 800210c:	693a      	ldr	r2, [r7, #16]
 800210e:	4013      	ands	r3, r2
 8002110:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f003 0203 	and.w	r2, r3, #3
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	fa02 f303 	lsl.w	r3, r2, r3
 8002122:	693a      	ldr	r2, [r7, #16]
 8002124:	4313      	orrs	r3, r2
 8002126:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002136:	2b00      	cmp	r3, #0
 8002138:	f000 8098 	beq.w	800226c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800213c:	4a54      	ldr	r2, [pc, #336]	; (8002290 <HAL_GPIO_Init+0x2c8>)
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	089b      	lsrs	r3, r3, #2
 8002142:	3302      	adds	r3, #2
 8002144:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002148:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	f003 0303 	and.w	r3, r3, #3
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	220f      	movs	r2, #15
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	43db      	mvns	r3, r3
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	4013      	ands	r3, r2
 800215e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002166:	d019      	beq.n	800219c <HAL_GPIO_Init+0x1d4>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	4a4a      	ldr	r2, [pc, #296]	; (8002294 <HAL_GPIO_Init+0x2cc>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d013      	beq.n	8002198 <HAL_GPIO_Init+0x1d0>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	4a49      	ldr	r2, [pc, #292]	; (8002298 <HAL_GPIO_Init+0x2d0>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d00d      	beq.n	8002194 <HAL_GPIO_Init+0x1cc>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	4a48      	ldr	r2, [pc, #288]	; (800229c <HAL_GPIO_Init+0x2d4>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d007      	beq.n	8002190 <HAL_GPIO_Init+0x1c8>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a47      	ldr	r2, [pc, #284]	; (80022a0 <HAL_GPIO_Init+0x2d8>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d101      	bne.n	800218c <HAL_GPIO_Init+0x1c4>
 8002188:	2304      	movs	r3, #4
 800218a:	e008      	b.n	800219e <HAL_GPIO_Init+0x1d6>
 800218c:	2307      	movs	r3, #7
 800218e:	e006      	b.n	800219e <HAL_GPIO_Init+0x1d6>
 8002190:	2303      	movs	r3, #3
 8002192:	e004      	b.n	800219e <HAL_GPIO_Init+0x1d6>
 8002194:	2302      	movs	r3, #2
 8002196:	e002      	b.n	800219e <HAL_GPIO_Init+0x1d6>
 8002198:	2301      	movs	r3, #1
 800219a:	e000      	b.n	800219e <HAL_GPIO_Init+0x1d6>
 800219c:	2300      	movs	r3, #0
 800219e:	697a      	ldr	r2, [r7, #20]
 80021a0:	f002 0203 	and.w	r2, r2, #3
 80021a4:	0092      	lsls	r2, r2, #2
 80021a6:	4093      	lsls	r3, r2
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80021ae:	4938      	ldr	r1, [pc, #224]	; (8002290 <HAL_GPIO_Init+0x2c8>)
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	089b      	lsrs	r3, r3, #2
 80021b4:	3302      	adds	r3, #2
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021bc:	4b39      	ldr	r3, [pc, #228]	; (80022a4 <HAL_GPIO_Init+0x2dc>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	43db      	mvns	r3, r3
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	4013      	ands	r3, r2
 80021ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d003      	beq.n	80021e0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	4313      	orrs	r3, r2
 80021de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80021e0:	4a30      	ldr	r2, [pc, #192]	; (80022a4 <HAL_GPIO_Init+0x2dc>)
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80021e6:	4b2f      	ldr	r3, [pc, #188]	; (80022a4 <HAL_GPIO_Init+0x2dc>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	43db      	mvns	r3, r3
 80021f0:	693a      	ldr	r2, [r7, #16]
 80021f2:	4013      	ands	r3, r2
 80021f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d003      	beq.n	800220a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	4313      	orrs	r3, r2
 8002208:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800220a:	4a26      	ldr	r2, [pc, #152]	; (80022a4 <HAL_GPIO_Init+0x2dc>)
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002210:	4b24      	ldr	r3, [pc, #144]	; (80022a4 <HAL_GPIO_Init+0x2dc>)
 8002212:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002216:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	43db      	mvns	r3, r3
 800221c:	693a      	ldr	r2, [r7, #16]
 800221e:	4013      	ands	r3, r2
 8002220:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d003      	beq.n	8002236 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	4313      	orrs	r3, r2
 8002234:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002236:	4a1b      	ldr	r2, [pc, #108]	; (80022a4 <HAL_GPIO_Init+0x2dc>)
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800223e:	4b19      	ldr	r3, [pc, #100]	; (80022a4 <HAL_GPIO_Init+0x2dc>)
 8002240:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002244:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	43db      	mvns	r3, r3
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	4013      	ands	r3, r2
 800224e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d003      	beq.n	8002264 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800225c:	693a      	ldr	r2, [r7, #16]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	4313      	orrs	r3, r2
 8002262:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002264:	4a0f      	ldr	r2, [pc, #60]	; (80022a4 <HAL_GPIO_Init+0x2dc>)
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	3301      	adds	r3, #1
 8002270:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	fa22 f303 	lsr.w	r3, r2, r3
 800227c:	2b00      	cmp	r3, #0
 800227e:	f47f aeab 	bne.w	8001fd8 <HAL_GPIO_Init+0x10>
  }
}
 8002282:	bf00      	nop
 8002284:	bf00      	nop
 8002286:	371c      	adds	r7, #28
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	40010000 	.word	0x40010000
 8002294:	48000400 	.word	0x48000400
 8002298:	48000800 	.word	0x48000800
 800229c:	48000c00 	.word	0x48000c00
 80022a0:	48001000 	.word	0x48001000
 80022a4:	58000800 	.word	0x58000800

080022a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	460b      	mov	r3, r1
 80022b2:	807b      	strh	r3, [r7, #2]
 80022b4:	4613      	mov	r3, r2
 80022b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022b8:	787b      	ldrb	r3, [r7, #1]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d003      	beq.n	80022c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022be:	887a      	ldrh	r2, [r7, #2]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022c4:	e002      	b.n	80022cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022c6:	887a      	ldrh	r2, [r7, #2]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80022e2:	4b08      	ldr	r3, [pc, #32]	; (8002304 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022e4:	68da      	ldr	r2, [r3, #12]
 80022e6:	88fb      	ldrh	r3, [r7, #6]
 80022e8:	4013      	ands	r3, r2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d006      	beq.n	80022fc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80022ee:	4a05      	ldr	r2, [pc, #20]	; (8002304 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022f0:	88fb      	ldrh	r3, [r7, #6]
 80022f2:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80022f4:	88fb      	ldrh	r3, [r7, #6]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7ff f930 	bl	800155c <HAL_GPIO_EXTI_Callback>
  }
}
 80022fc:	bf00      	nop
 80022fe:	3708      	adds	r7, #8
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	58000800 	.word	0x58000800

08002308 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d101      	bne.n	800231a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e0c0      	b.n	800249c <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f893 3291 	ldrb.w	r3, [r3, #657]	; 0x291
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2b00      	cmp	r3, #0
 8002324:	d106      	bne.n	8002334 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f7ff fade 	bl	80018f0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2203      	movs	r2, #3
 8002338:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	f002 fdcb 	bl	8004edc <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002346:	2300      	movs	r3, #0
 8002348:	73fb      	strb	r3, [r7, #15]
 800234a:	e03e      	b.n	80023ca <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800234c:	7bfa      	ldrb	r2, [r7, #15]
 800234e:	6879      	ldr	r1, [r7, #4]
 8002350:	4613      	mov	r3, r2
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	4413      	add	r3, r2
 8002356:	00db      	lsls	r3, r3, #3
 8002358:	440b      	add	r3, r1
 800235a:	3311      	adds	r3, #17
 800235c:	2201      	movs	r2, #1
 800235e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002360:	7bfa      	ldrb	r2, [r7, #15]
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	4613      	mov	r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	4413      	add	r3, r2
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	440b      	add	r3, r1
 800236e:	3310      	adds	r3, #16
 8002370:	7bfa      	ldrb	r2, [r7, #15]
 8002372:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002374:	7bfa      	ldrb	r2, [r7, #15]
 8002376:	6879      	ldr	r1, [r7, #4]
 8002378:	4613      	mov	r3, r2
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	4413      	add	r3, r2
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	440b      	add	r3, r1
 8002382:	3313      	adds	r3, #19
 8002384:	2200      	movs	r2, #0
 8002386:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002388:	7bfa      	ldrb	r2, [r7, #15]
 800238a:	6879      	ldr	r1, [r7, #4]
 800238c:	4613      	mov	r3, r2
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	4413      	add	r3, r2
 8002392:	00db      	lsls	r3, r3, #3
 8002394:	440b      	add	r3, r1
 8002396:	3320      	adds	r3, #32
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800239c:	7bfa      	ldrb	r2, [r7, #15]
 800239e:	6879      	ldr	r1, [r7, #4]
 80023a0:	4613      	mov	r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	4413      	add	r3, r2
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	440b      	add	r3, r1
 80023aa:	3324      	adds	r3, #36	; 0x24
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80023b0:	7bfb      	ldrb	r3, [r7, #15]
 80023b2:	6879      	ldr	r1, [r7, #4]
 80023b4:	1c5a      	adds	r2, r3, #1
 80023b6:	4613      	mov	r3, r2
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	00db      	lsls	r3, r3, #3
 80023be:	440b      	add	r3, r1
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023c4:	7bfb      	ldrb	r3, [r7, #15]
 80023c6:	3301      	adds	r3, #1
 80023c8:	73fb      	strb	r3, [r7, #15]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	791b      	ldrb	r3, [r3, #4]
 80023ce:	7bfa      	ldrb	r2, [r7, #15]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d3bb      	bcc.n	800234c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023d4:	2300      	movs	r3, #0
 80023d6:	73fb      	strb	r3, [r7, #15]
 80023d8:	e044      	b.n	8002464 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80023da:	7bfa      	ldrb	r2, [r7, #15]
 80023dc:	6879      	ldr	r1, [r7, #4]
 80023de:	4613      	mov	r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	4413      	add	r3, r2
 80023e4:	00db      	lsls	r3, r3, #3
 80023e6:	440b      	add	r3, r1
 80023e8:	f203 1351 	addw	r3, r3, #337	; 0x151
 80023ec:	2200      	movs	r2, #0
 80023ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80023f0:	7bfa      	ldrb	r2, [r7, #15]
 80023f2:	6879      	ldr	r1, [r7, #4]
 80023f4:	4613      	mov	r3, r2
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	4413      	add	r3, r2
 80023fa:	00db      	lsls	r3, r3, #3
 80023fc:	440b      	add	r3, r1
 80023fe:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8002402:	7bfa      	ldrb	r2, [r7, #15]
 8002404:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002406:	7bfa      	ldrb	r2, [r7, #15]
 8002408:	6879      	ldr	r1, [r7, #4]
 800240a:	4613      	mov	r3, r2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	4413      	add	r3, r2
 8002410:	00db      	lsls	r3, r3, #3
 8002412:	440b      	add	r3, r1
 8002414:	f203 1353 	addw	r3, r3, #339	; 0x153
 8002418:	2200      	movs	r2, #0
 800241a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800241c:	7bfa      	ldrb	r2, [r7, #15]
 800241e:	6879      	ldr	r1, [r7, #4]
 8002420:	4613      	mov	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4413      	add	r3, r2
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	440b      	add	r3, r1
 800242a:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800242e:	2200      	movs	r2, #0
 8002430:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002432:	7bfa      	ldrb	r2, [r7, #15]
 8002434:	6879      	ldr	r1, [r7, #4]
 8002436:	4613      	mov	r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	4413      	add	r3, r2
 800243c:	00db      	lsls	r3, r3, #3
 800243e:	440b      	add	r3, r1
 8002440:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8002444:	2200      	movs	r2, #0
 8002446:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002448:	7bfa      	ldrb	r2, [r7, #15]
 800244a:	6879      	ldr	r1, [r7, #4]
 800244c:	4613      	mov	r3, r2
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	4413      	add	r3, r2
 8002452:	00db      	lsls	r3, r3, #3
 8002454:	440b      	add	r3, r1
 8002456:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800245a:	2200      	movs	r2, #0
 800245c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800245e:	7bfb      	ldrb	r3, [r7, #15]
 8002460:	3301      	adds	r3, #1
 8002462:	73fb      	strb	r3, [r7, #15]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	791b      	ldrb	r3, [r3, #4]
 8002468:	7bfa      	ldrb	r2, [r7, #15]
 800246a:	429a      	cmp	r2, r3
 800246c:	d3b5      	bcc.n	80023da <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6818      	ldr	r0, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	3304      	adds	r3, #4
 8002476:	e893 0006 	ldmia.w	r3, {r1, r2}
 800247a:	f002 fd4a 	bl	8004f12 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2201      	movs	r2, #1
 8002488:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	7a9b      	ldrb	r3, [r3, #10]
 8002490:	2b01      	cmp	r3, #1
 8002492:	d102      	bne.n	800249a <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f000 f805 	bl	80024a4 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  hpcd->LPM_State = LPM_L0;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80024c8:	b29b      	uxth	r3, r3
 80024ca:	f043 0301 	orr.w	r3, r3, #1
 80024ce:	b29a      	uxth	r2, r3
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80024dc:	b29b      	uxth	r3, r3
 80024de:	f043 0302 	orr.w	r3, r3, #2
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3714      	adds	r7, #20
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024fc:	4b05      	ldr	r3, [pc, #20]	; (8002514 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a04      	ldr	r2, [pc, #16]	; (8002514 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002502:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002506:	6013      	str	r3, [r2, #0]
}
 8002508:	bf00      	nop
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	58000400 	.word	0x58000400

08002518 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800251c:	4b04      	ldr	r3, [pc, #16]	; (8002530 <HAL_PWREx_GetVoltageRange+0x18>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8002524:	4618      	mov	r0, r3
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	58000400 	.word	0x58000400

08002534 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002538:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002542:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002546:	d101      	bne.n	800254c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8002548:	2301      	movs	r3, #1
 800254a:	e000      	b.n	800254e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <LL_RCC_HSE_Enable>:
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800255c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002566:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800256a:	6013      	str	r3, [r2, #0]
}
 800256c:	bf00      	nop
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr

08002576 <LL_RCC_HSE_Disable>:
{
 8002576:	b480      	push	{r7}
 8002578:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800257a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002584:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002588:	6013      	str	r3, [r2, #0]
}
 800258a:	bf00      	nop
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <LL_RCC_HSE_IsReady>:
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002598:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025a2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80025a6:	d101      	bne.n	80025ac <LL_RCC_HSE_IsReady+0x18>
 80025a8:	2301      	movs	r3, #1
 80025aa:	e000      	b.n	80025ae <LL_RCC_HSE_IsReady+0x1a>
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <LL_RCC_HSI_Enable>:
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80025bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025ca:	6013      	str	r3, [r2, #0]
}
 80025cc:	bf00      	nop
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr

080025d6 <LL_RCC_HSI_Disable>:
{
 80025d6:	b480      	push	{r7}
 80025d8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80025da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025e8:	6013      	str	r3, [r2, #0]
}
 80025ea:	bf00      	nop
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <LL_RCC_HSI_IsReady>:
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80025f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002602:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002606:	d101      	bne.n	800260c <LL_RCC_HSI_IsReady+0x18>
 8002608:	2301      	movs	r3, #1
 800260a:	e000      	b.n	800260e <LL_RCC_HSI_IsReady+0x1a>
 800260c:	2300      	movs	r3, #0
}
 800260e:	4618      	mov	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <LL_RCC_HSI_SetCalibTrimming>:
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002620:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	061b      	lsls	r3, r3, #24
 800262e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002632:	4313      	orrs	r3, r2
 8002634:	604b      	str	r3, [r1, #4]
}
 8002636:	bf00      	nop
 8002638:	370c      	adds	r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr

08002642 <LL_RCC_HSI48_Enable>:
{
 8002642:	b480      	push	{r7}
 8002644:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8002646:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800264a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800264e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002652:	f043 0301 	orr.w	r3, r3, #1
 8002656:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 800265a:	bf00      	nop
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <LL_RCC_HSI48_Disable>:
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8002668:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800266c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002670:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002674:	f023 0301 	bic.w	r3, r3, #1
 8002678:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 800267c:	bf00      	nop
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr

08002686 <LL_RCC_HSI48_IsReady>:
{
 8002686:	b480      	push	{r7}
 8002688:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800268a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800268e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b02      	cmp	r3, #2
 8002698:	d101      	bne.n	800269e <LL_RCC_HSI48_IsReady+0x18>
 800269a:	2301      	movs	r3, #1
 800269c:	e000      	b.n	80026a0 <LL_RCC_HSI48_IsReady+0x1a>
 800269e:	2300      	movs	r3, #0
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr

080026aa <LL_RCC_LSE_Enable>:
{
 80026aa:	b480      	push	{r7}
 80026ac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80026ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80026ba:	f043 0301 	orr.w	r3, r3, #1
 80026be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80026c2:	bf00      	nop
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <LL_RCC_LSE_Disable>:
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80026d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80026dc:	f023 0301 	bic.w	r3, r3, #1
 80026e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80026e4:	bf00      	nop
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <LL_RCC_LSE_EnableBypass>:
{
 80026ee:	b480      	push	{r7}
 80026f0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80026f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026fa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80026fe:	f043 0304 	orr.w	r3, r3, #4
 8002702:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002706:	bf00      	nop
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <LL_RCC_LSE_DisableBypass>:
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002714:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800271c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002720:	f023 0304 	bic.w	r3, r3, #4
 8002724:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002728:	bf00      	nop
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr

08002732 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8002732:	b480      	push	{r7}
 8002734:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002736:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800273a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800273e:	f003 0302 	and.w	r3, r3, #2
 8002742:	2b02      	cmp	r3, #2
 8002744:	d101      	bne.n	800274a <LL_RCC_LSE_IsReady+0x18>
 8002746:	2301      	movs	r3, #1
 8002748:	e000      	b.n	800274c <LL_RCC_LSE_IsReady+0x1a>
 800274a:	2300      	movs	r3, #0
}
 800274c:	4618      	mov	r0, r3
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr

08002756 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8002756:	b480      	push	{r7}
 8002758:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800275a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800275e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002762:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002766:	f043 0301 	orr.w	r3, r3, #1
 800276a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800276e:	bf00      	nop
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800277c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002780:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002784:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002788:	f023 0301 	bic.w	r3, r3, #1
 800278c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002790:	bf00      	nop
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr

0800279a <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 800279a:	b480      	push	{r7}
 800279c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800279e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027a6:	f003 0302 	and.w	r3, r3, #2
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d101      	bne.n	80027b2 <LL_RCC_LSI1_IsReady+0x18>
 80027ae:	2301      	movs	r3, #1
 80027b0:	e000      	b.n	80027b4 <LL_RCC_LSI1_IsReady+0x1a>
 80027b2:	2300      	movs	r3, #0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr

080027be <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 80027be:	b480      	push	{r7}
 80027c0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80027c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80027ce:	f043 0304 	orr.w	r3, r3, #4
 80027d2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80027d6:	bf00      	nop
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80027e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80027f0:	f023 0304 	bic.w	r3, r3, #4
 80027f4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80027f8:	bf00      	nop
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr

08002802 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8002802:	b480      	push	{r7}
 8002804:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8002806:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800280a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800280e:	f003 0308 	and.w	r3, r3, #8
 8002812:	2b08      	cmp	r3, #8
 8002814:	d101      	bne.n	800281a <LL_RCC_LSI2_IsReady+0x18>
 8002816:	2301      	movs	r3, #1
 8002818:	e000      	b.n	800281c <LL_RCC_LSI2_IsReady+0x1a>
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr

08002826 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8002826:	b480      	push	{r7}
 8002828:	b083      	sub	sp, #12
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800282e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002832:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002836:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	021b      	lsls	r3, r3, #8
 800283e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002842:	4313      	orrs	r3, r2
 8002844:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002858:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002862:	f043 0301 	orr.w	r3, r3, #1
 8002866:	6013      	str	r3, [r2, #0]
}
 8002868:	bf00      	nop
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr

08002872 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8002872:	b480      	push	{r7}
 8002874:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002876:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002880:	f023 0301 	bic.w	r3, r3, #1
 8002884:	6013      	str	r3, [r2, #0]
}
 8002886:	bf00      	nop
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002894:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d101      	bne.n	80028a6 <LL_RCC_MSI_IsReady+0x16>
 80028a2:	2301      	movs	r3, #1
 80028a4:	e000      	b.n	80028a8 <LL_RCC_MSI_IsReady+0x18>
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr

080028b2 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 80028b2:	b480      	push	{r7}
 80028b4:	b083      	sub	sp, #12
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80028ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	600b      	str	r3, [r1, #0]
}
 80028ce:	bf00      	nop
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr

080028da <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 80028da:	b480      	push	{r7}
 80028dc:	b083      	sub	sp, #12
 80028de:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80028e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028ea:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2bb0      	cmp	r3, #176	; 0xb0
 80028f0:	d901      	bls.n	80028f6 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 80028f2:	23b0      	movs	r3, #176	; 0xb0
 80028f4:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 80028f6:	687b      	ldr	r3, [r7, #4]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	370c      	adds	r7, #12
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800290c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	021b      	lsls	r3, r3, #8
 800291a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800291e:	4313      	orrs	r3, r2
 8002920:	604b      	str	r3, [r1, #4]
}
 8002922:	bf00      	nop
 8002924:	370c      	adds	r7, #12
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr

0800292e <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800292e:	b480      	push	{r7}
 8002930:	b083      	sub	sp, #12
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002936:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	f023 0203 	bic.w	r2, r3, #3
 8002940:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4313      	orrs	r3, r2
 8002948:	608b      	str	r3, [r1, #8]
}
 800294a:	bf00      	nop
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002956:	b480      	push	{r7}
 8002958:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800295a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f003 030c 	and.w	r3, r3, #12
}
 8002964:	4618      	mov	r0, r3
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr

0800296e <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800296e:	b480      	push	{r7}
 8002970:	b083      	sub	sp, #12
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002976:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002980:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4313      	orrs	r3, r2
 8002988:	608b      	str	r3, [r1, #8]
}
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800299e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029a2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80029a6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80029b6:	bf00      	nop
 80029b8:	370c      	adds	r7, #12
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr

080029c2 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 80029c2:	b480      	push	{r7}
 80029c4:	b083      	sub	sp, #12
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80029ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029ce:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80029d2:	f023 020f 	bic.w	r2, r3, #15
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	091b      	lsrs	r3, r3, #4
 80029da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029de:	4313      	orrs	r3, r2
 80029e0:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80029f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a02:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	608b      	str	r3, [r1, #8]
}
 8002a0c:	bf00      	nop
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002a20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a2a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	608b      	str	r3, [r1, #8]
}
 8002a34:	bf00      	nop
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002a44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002a5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a60:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002a64:	011b      	lsls	r3, r3, #4
 8002a66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002a74:	b480      	push	{r7}
 8002a76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002a78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002a90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002aa8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ab2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ab6:	6013      	str	r3, [r2, #0]
}
 8002ab8:	bf00      	nop
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr

08002ac2 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002ac6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ad0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ad4:	6013      	str	r3, [r2, #0]
}
 8002ad6:	bf00      	nop
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr

08002ae0 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002ae4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002af2:	d101      	bne.n	8002af8 <LL_RCC_PLL_IsReady+0x18>
 8002af4:	2301      	movs	r3, #1
 8002af6:	e000      	b.n	8002afa <LL_RCC_PLL_IsReady+0x1a>
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002b08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	0a1b      	lsrs	r3, r3, #8
 8002b10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr

08002b1e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002b1e:	b480      	push	{r7}
 8002b20:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002b22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr

08002b36 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002b36:	b480      	push	{r7}
 8002b38:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002b3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr

08002b4e <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002b4e:	b480      	push	{r7}
 8002b50:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002b52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	f003 0303 	and.w	r3, r3, #3
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr

08002b66 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002b66:	b480      	push	{r7}
 8002b68:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002b6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b78:	d101      	bne.n	8002b7e <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e000      	b.n	8002b80 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002b7e:	2300      	movs	r3, #0
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr

08002b8a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002b8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b92:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b9a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002b9e:	d101      	bne.n	8002ba4 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e000      	b.n	8002ba6 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002bb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bb8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002bbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bc4:	d101      	bne.n	8002bca <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e000      	b.n	8002bcc <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr

08002bd6 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002bda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002be4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002be8:	d101      	bne.n	8002bee <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002bea:	2301      	movs	r3, #1
 8002bec:	e000      	b.n	8002bf0 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002bee:	2300      	movs	r3, #0
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr

08002bfa <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002bfa:	b480      	push	{r7}
 8002bfc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002bfe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c08:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002c0c:	d101      	bne.n	8002c12 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e000      	b.n	8002c14 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002c12:	2300      	movs	r3, #0
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
	...

08002c20 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c20:	b590      	push	{r4, r7, lr}
 8002c22:	b08d      	sub	sp, #52	; 0x34
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e363      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0320 	and.w	r3, r3, #32
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	f000 808d 	beq.w	8002d5a <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c40:	f7ff fe89 	bl	8002956 <LL_RCC_GetSysClkSource>
 8002c44:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c46:	f7ff ff82 	bl	8002b4e <LL_RCC_PLL_GetMainSource>
 8002c4a:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d005      	beq.n	8002c5e <HAL_RCC_OscConfig+0x3e>
 8002c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c54:	2b0c      	cmp	r3, #12
 8002c56:	d147      	bne.n	8002ce8 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8002c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d144      	bne.n	8002ce8 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	69db      	ldr	r3, [r3, #28]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d101      	bne.n	8002c6a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e347      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8002c6e:	f7ff fe34 	bl	80028da <LL_RCC_MSI_GetRange>
 8002c72:	4603      	mov	r3, r0
 8002c74:	429c      	cmp	r4, r3
 8002c76:	d914      	bls.n	8002ca2 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f000 fd2f 	bl	80036e0 <RCC_SetFlashLatencyFromMSIRange>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d001      	beq.n	8002c8c <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e336      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7ff fe0e 	bl	80028b2 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a1b      	ldr	r3, [r3, #32]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff fe32 	bl	8002904 <LL_RCC_MSI_SetCalibTrimming>
 8002ca0:	e013      	b.n	8002cca <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7ff fe03 	bl	80028b2 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6a1b      	ldr	r3, [r3, #32]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff fe27 	bl	8002904 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f000 fd10 	bl	80036e0 <RCC_SetFlashLatencyFromMSIRange>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e317      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002cca:	f000 fcc9 	bl	8003660 <HAL_RCC_GetHCLKFreq>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	4aa4      	ldr	r2, [pc, #656]	; (8002f64 <HAL_RCC_OscConfig+0x344>)
 8002cd2:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002cd4:	4ba4      	ldr	r3, [pc, #656]	; (8002f68 <HAL_RCC_OscConfig+0x348>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7fe ffdb 	bl	8001c94 <HAL_InitTick>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d039      	beq.n	8002d58 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e308      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	69db      	ldr	r3, [r3, #28]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d01e      	beq.n	8002d2e <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002cf0:	f7ff fdb0 	bl	8002854 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002cf4:	f7ff f81c 	bl	8001d30 <HAL_GetTick>
 8002cf8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002cfa:	e008      	b.n	8002d0e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cfc:	f7ff f818 	bl	8001d30 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d901      	bls.n	8002d0e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	e2f5      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002d0e:	f7ff fdbf 	bl	8002890 <LL_RCC_MSI_IsReady>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d0f1      	beq.n	8002cfc <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff fdc8 	bl	80028b2 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a1b      	ldr	r3, [r3, #32]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff fdec 	bl	8002904 <LL_RCC_MSI_SetCalibTrimming>
 8002d2c:	e015      	b.n	8002d5a <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d2e:	f7ff fda0 	bl	8002872 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d32:	f7fe fffd 	bl	8001d30 <HAL_GetTick>
 8002d36:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002d38:	e008      	b.n	8002d4c <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d3a:	f7fe fff9 	bl	8001d30 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d901      	bls.n	8002d4c <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e2d6      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002d4c:	f7ff fda0 	bl	8002890 <LL_RCC_MSI_IsReady>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d1f1      	bne.n	8002d3a <HAL_RCC_OscConfig+0x11a>
 8002d56:	e000      	b.n	8002d5a <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002d58:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0301 	and.w	r3, r3, #1
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d047      	beq.n	8002df6 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d66:	f7ff fdf6 	bl	8002956 <LL_RCC_GetSysClkSource>
 8002d6a:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d6c:	f7ff feef 	bl	8002b4e <LL_RCC_PLL_GetMainSource>
 8002d70:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002d72:	6a3b      	ldr	r3, [r7, #32]
 8002d74:	2b08      	cmp	r3, #8
 8002d76:	d005      	beq.n	8002d84 <HAL_RCC_OscConfig+0x164>
 8002d78:	6a3b      	ldr	r3, [r7, #32]
 8002d7a:	2b0c      	cmp	r3, #12
 8002d7c:	d108      	bne.n	8002d90 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	2b03      	cmp	r3, #3
 8002d82:	d105      	bne.n	8002d90 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d134      	bne.n	8002df6 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e2b4      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d98:	d102      	bne.n	8002da0 <HAL_RCC_OscConfig+0x180>
 8002d9a:	f7ff fbdd 	bl	8002558 <LL_RCC_HSE_Enable>
 8002d9e:	e001      	b.n	8002da4 <HAL_RCC_OscConfig+0x184>
 8002da0:	f7ff fbe9 	bl	8002576 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d012      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dac:	f7fe ffc0 	bl	8001d30 <HAL_GetTick>
 8002db0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002db2:	e008      	b.n	8002dc6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002db4:	f7fe ffbc 	bl	8001d30 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b64      	cmp	r3, #100	; 0x64
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e299      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002dc6:	f7ff fbe5 	bl	8002594 <LL_RCC_HSE_IsReady>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d0f1      	beq.n	8002db4 <HAL_RCC_OscConfig+0x194>
 8002dd0:	e011      	b.n	8002df6 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd2:	f7fe ffad 	bl	8001d30 <HAL_GetTick>
 8002dd6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002dd8:	e008      	b.n	8002dec <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dda:	f7fe ffa9 	bl	8001d30 <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	2b64      	cmp	r3, #100	; 0x64
 8002de6:	d901      	bls.n	8002dec <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	e286      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002dec:	f7ff fbd2 	bl	8002594 <LL_RCC_HSE_IsReady>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d1f1      	bne.n	8002dda <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d04c      	beq.n	8002e9c <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e02:	f7ff fda8 	bl	8002956 <LL_RCC_GetSysClkSource>
 8002e06:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e08:	f7ff fea1 	bl	8002b4e <LL_RCC_PLL_GetMainSource>
 8002e0c:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	2b04      	cmp	r3, #4
 8002e12:	d005      	beq.n	8002e20 <HAL_RCC_OscConfig+0x200>
 8002e14:	69bb      	ldr	r3, [r7, #24]
 8002e16:	2b0c      	cmp	r3, #12
 8002e18:	d10e      	bne.n	8002e38 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	2b02      	cmp	r3, #2
 8002e1e:	d10b      	bne.n	8002e38 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d101      	bne.n	8002e2c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e266      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	691b      	ldr	r3, [r3, #16]
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7ff fbf1 	bl	8002618 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002e36:	e031      	b.n	8002e9c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d019      	beq.n	8002e74 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e40:	f7ff fbba 	bl	80025b8 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e44:	f7fe ff74 	bl	8001d30 <HAL_GetTick>
 8002e48:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e4c:	f7fe ff70 	bl	8001d30 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e24d      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002e5e:	f7ff fbc9 	bl	80025f4 <LL_RCC_HSI_IsReady>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d0f1      	beq.n	8002e4c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7ff fbd3 	bl	8002618 <LL_RCC_HSI_SetCalibTrimming>
 8002e72:	e013      	b.n	8002e9c <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e74:	f7ff fbaf 	bl	80025d6 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e78:	f7fe ff5a 	bl	8001d30 <HAL_GetTick>
 8002e7c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e80:	f7fe ff56 	bl	8001d30 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e233      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002e92:	f7ff fbaf 	bl	80025f4 <LL_RCC_HSI_IsReady>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1f1      	bne.n	8002e80 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0308 	and.w	r3, r3, #8
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d106      	bne.n	8002eb6 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	f000 80a3 	beq.w	8002ffc <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d076      	beq.n	8002fac <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0310 	and.w	r3, r3, #16
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d046      	beq.n	8002f58 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8002eca:	f7ff fc66 	bl	800279a <LL_RCC_LSI1_IsReady>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d113      	bne.n	8002efc <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002ed4:	f7ff fc3f 	bl	8002756 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ed8:	f7fe ff2a 	bl	8001d30 <HAL_GetTick>
 8002edc:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002ee0:	f7fe ff26 	bl	8001d30 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e203      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002ef2:	f7ff fc52 	bl	800279a <LL_RCC_LSI1_IsReady>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d0f1      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002efc:	f7ff fc5f 	bl	80027be <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f00:	f7fe ff16 	bl	8001d30 <HAL_GetTick>
 8002f04:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002f08:	f7fe ff12 	bl	8001d30 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b03      	cmp	r3, #3
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e1ef      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002f1a:	f7ff fc72 	bl	8002802 <LL_RCC_LSI2_IsReady>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d0f1      	beq.n	8002f08 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	699b      	ldr	r3, [r3, #24]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7ff fc7c 	bl	8002826 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8002f2e:	f7ff fc23 	bl	8002778 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f32:	f7fe fefd 	bl	8001d30 <HAL_GetTick>
 8002f36:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002f38:	e008      	b.n	8002f4c <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002f3a:	f7fe fef9 	bl	8001d30 <HAL_GetTick>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d901      	bls.n	8002f4c <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8002f48:	2303      	movs	r3, #3
 8002f4a:	e1d6      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002f4c:	f7ff fc25 	bl	800279a <LL_RCC_LSI1_IsReady>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1f1      	bne.n	8002f3a <HAL_RCC_OscConfig+0x31a>
 8002f56:	e051      	b.n	8002ffc <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8002f58:	f7ff fbfd 	bl	8002756 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f5c:	f7fe fee8 	bl	8001d30 <HAL_GetTick>
 8002f60:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002f62:	e00c      	b.n	8002f7e <HAL_RCC_OscConfig+0x35e>
 8002f64:	20000008 	.word	0x20000008
 8002f68:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002f6c:	f7fe fee0 	bl	8001d30 <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d901      	bls.n	8002f7e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e1bd      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002f7e:	f7ff fc0c 	bl	800279a <LL_RCC_LSI1_IsReady>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d0f1      	beq.n	8002f6c <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8002f88:	f7ff fc2a 	bl	80027e0 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002f8c:	e008      	b.n	8002fa0 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002f8e:	f7fe fecf 	bl	8001d30 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	2b03      	cmp	r3, #3
 8002f9a:	d901      	bls.n	8002fa0 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e1ac      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002fa0:	f7ff fc2f 	bl	8002802 <LL_RCC_LSI2_IsReady>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1f1      	bne.n	8002f8e <HAL_RCC_OscConfig+0x36e>
 8002faa:	e027      	b.n	8002ffc <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8002fac:	f7ff fc18 	bl	80027e0 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fb0:	f7fe febe 	bl	8001d30 <HAL_GetTick>
 8002fb4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002fb6:	e008      	b.n	8002fca <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002fb8:	f7fe feba 	bl	8001d30 <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	2b03      	cmp	r3, #3
 8002fc4:	d901      	bls.n	8002fca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e197      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002fca:	f7ff fc1a 	bl	8002802 <LL_RCC_LSI2_IsReady>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d1f1      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002fd4:	f7ff fbd0 	bl	8002778 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fd8:	f7fe feaa 	bl	8001d30 <HAL_GetTick>
 8002fdc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002fde:	e008      	b.n	8002ff2 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002fe0:	f7fe fea6 	bl	8001d30 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d901      	bls.n	8002ff2 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e183      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002ff2:	f7ff fbd2 	bl	800279a <LL_RCC_LSI1_IsReady>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1f1      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0304 	and.w	r3, r3, #4
 8003004:	2b00      	cmp	r3, #0
 8003006:	d05b      	beq.n	80030c0 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003008:	4ba7      	ldr	r3, [pc, #668]	; (80032a8 <HAL_RCC_OscConfig+0x688>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003010:	2b00      	cmp	r3, #0
 8003012:	d114      	bne.n	800303e <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003014:	f7ff fa70 	bl	80024f8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003018:	f7fe fe8a 	bl	8001d30 <HAL_GetTick>
 800301c:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003020:	f7fe fe86 	bl	8001d30 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b02      	cmp	r3, #2
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e163      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003032:	4b9d      	ldr	r3, [pc, #628]	; (80032a8 <HAL_RCC_OscConfig+0x688>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800303a:	2b00      	cmp	r3, #0
 800303c:	d0f0      	beq.n	8003020 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d102      	bne.n	800304c <HAL_RCC_OscConfig+0x42c>
 8003046:	f7ff fb30 	bl	80026aa <LL_RCC_LSE_Enable>
 800304a:	e00c      	b.n	8003066 <HAL_RCC_OscConfig+0x446>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	2b05      	cmp	r3, #5
 8003052:	d104      	bne.n	800305e <HAL_RCC_OscConfig+0x43e>
 8003054:	f7ff fb4b 	bl	80026ee <LL_RCC_LSE_EnableBypass>
 8003058:	f7ff fb27 	bl	80026aa <LL_RCC_LSE_Enable>
 800305c:	e003      	b.n	8003066 <HAL_RCC_OscConfig+0x446>
 800305e:	f7ff fb35 	bl	80026cc <LL_RCC_LSE_Disable>
 8003062:	f7ff fb55 	bl	8002710 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d014      	beq.n	8003098 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800306e:	f7fe fe5f 	bl	8001d30 <HAL_GetTick>
 8003072:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8003074:	e00a      	b.n	800308c <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003076:	f7fe fe5b 	bl	8001d30 <HAL_GetTick>
 800307a:	4602      	mov	r2, r0
 800307c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	f241 3288 	movw	r2, #5000	; 0x1388
 8003084:	4293      	cmp	r3, r2
 8003086:	d901      	bls.n	800308c <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e136      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800308c:	f7ff fb51 	bl	8002732 <LL_RCC_LSE_IsReady>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d0ef      	beq.n	8003076 <HAL_RCC_OscConfig+0x456>
 8003096:	e013      	b.n	80030c0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003098:	f7fe fe4a 	bl	8001d30 <HAL_GetTick>
 800309c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800309e:	e00a      	b.n	80030b6 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030a0:	f7fe fe46 	bl	8001d30 <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e121      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80030b6:	f7ff fb3c 	bl	8002732 <LL_RCC_LSE_IsReady>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d1ef      	bne.n	80030a0 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d02c      	beq.n	8003126 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d014      	beq.n	80030fe <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80030d4:	f7ff fab5 	bl	8002642 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030d8:	f7fe fe2a 	bl	8001d30 <HAL_GetTick>
 80030dc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80030de:	e008      	b.n	80030f2 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030e0:	f7fe fe26 	bl	8001d30 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e103      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80030f2:	f7ff fac8 	bl	8002686 <LL_RCC_HSI48_IsReady>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d0f1      	beq.n	80030e0 <HAL_RCC_OscConfig+0x4c0>
 80030fc:	e013      	b.n	8003126 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80030fe:	f7ff fab1 	bl	8002664 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003102:	f7fe fe15 	bl	8001d30 <HAL_GetTick>
 8003106:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8003108:	e008      	b.n	800311c <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800310a:	f7fe fe11 	bl	8001d30 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	2b02      	cmp	r3, #2
 8003116:	d901      	bls.n	800311c <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8003118:	2303      	movs	r3, #3
 800311a:	e0ee      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800311c:	f7ff fab3 	bl	8002686 <LL_RCC_HSI48_IsReady>
 8003120:	4603      	mov	r3, r0
 8003122:	2b00      	cmp	r3, #0
 8003124:	d1f1      	bne.n	800310a <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312a:	2b00      	cmp	r3, #0
 800312c:	f000 80e4 	beq.w	80032f8 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003130:	f7ff fc11 	bl	8002956 <LL_RCC_GetSysClkSource>
 8003134:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8003136:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003142:	2b02      	cmp	r3, #2
 8003144:	f040 80b4 	bne.w	80032b0 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f003 0203 	and.w	r2, r3, #3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003152:	429a      	cmp	r2, r3
 8003154:	d123      	bne.n	800319e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003160:	429a      	cmp	r2, r3
 8003162:	d11c      	bne.n	800319e <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	0a1b      	lsrs	r3, r3, #8
 8003168:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003170:	429a      	cmp	r2, r3
 8003172:	d114      	bne.n	800319e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800317e:	429a      	cmp	r2, r3
 8003180:	d10d      	bne.n	800319e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800318c:	429a      	cmp	r2, r3
 800318e:	d106      	bne.n	800319e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800319a:	429a      	cmp	r2, r3
 800319c:	d05d      	beq.n	800325a <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	2b0c      	cmp	r3, #12
 80031a2:	d058      	beq.n	8003256 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80031a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d001      	beq.n	80031b6 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e0a1      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80031b6:	f7ff fc84 	bl	8002ac2 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031ba:	f7fe fdb9 	bl	8001d30 <HAL_GetTick>
 80031be:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031c0:	e008      	b.n	80031d4 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031c2:	f7fe fdb5 	bl	8001d30 <HAL_GetTick>
 80031c6:	4602      	mov	r2, r0
 80031c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d901      	bls.n	80031d4 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e092      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1ef      	bne.n	80031c2 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031e6:	68da      	ldr	r2, [r3, #12]
 80031e8:	4b30      	ldr	r3, [pc, #192]	; (80032ac <HAL_RCC_OscConfig+0x68c>)
 80031ea:	4013      	ands	r3, r2
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80031f4:	4311      	orrs	r1, r2
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80031fa:	0212      	lsls	r2, r2, #8
 80031fc:	4311      	orrs	r1, r2
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003202:	4311      	orrs	r1, r2
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003208:	4311      	orrs	r1, r2
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800320e:	430a      	orrs	r2, r1
 8003210:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003214:	4313      	orrs	r3, r2
 8003216:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003218:	f7ff fc44 	bl	8002aa4 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800321c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003226:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800322a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800322c:	f7fe fd80 	bl	8001d30 <HAL_GetTick>
 8003230:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003232:	e008      	b.n	8003246 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003234:	f7fe fd7c 	bl	8001d30 <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b02      	cmp	r3, #2
 8003240:	d901      	bls.n	8003246 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e059      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003246:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d0ef      	beq.n	8003234 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003254:	e050      	b.n	80032f8 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e04f      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800325a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d147      	bne.n	80032f8 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003268:	f7ff fc1c 	bl	8002aa4 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800326c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003276:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800327a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800327c:	f7fe fd58 	bl	8001d30 <HAL_GetTick>
 8003280:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003282:	e008      	b.n	8003296 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003284:	f7fe fd54 	bl	8001d30 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b02      	cmp	r3, #2
 8003290:	d901      	bls.n	8003296 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	e031      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003296:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d0ef      	beq.n	8003284 <HAL_RCC_OscConfig+0x664>
 80032a4:	e028      	b.n	80032f8 <HAL_RCC_OscConfig+0x6d8>
 80032a6:	bf00      	nop
 80032a8:	58000400 	.word	0x58000400
 80032ac:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	2b0c      	cmp	r3, #12
 80032b4:	d01e      	beq.n	80032f4 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032b6:	f7ff fc04 	bl	8002ac2 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ba:	f7fe fd39 	bl	8001d30 <HAL_GetTick>
 80032be:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032c0:	e008      	b.n	80032d4 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c2:	f7fe fd35 	bl	8001d30 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d901      	bls.n	80032d4 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e012      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1ef      	bne.n	80032c2 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80032e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032e6:	68da      	ldr	r2, [r3, #12]
 80032e8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80032ec:	4b05      	ldr	r3, [pc, #20]	; (8003304 <HAL_RCC_OscConfig+0x6e4>)
 80032ee:	4013      	ands	r3, r2
 80032f0:	60cb      	str	r3, [r1, #12]
 80032f2:	e001      	b.n	80032f8 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e000      	b.n	80032fa <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3734      	adds	r7, #52	; 0x34
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd90      	pop	{r4, r7, pc}
 8003302:	bf00      	nop
 8003304:	eefefffc 	.word	0xeefefffc

08003308 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d101      	bne.n	800331c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e12d      	b.n	8003578 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800331c:	4b98      	ldr	r3, [pc, #608]	; (8003580 <HAL_RCC_ClockConfig+0x278>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0307 	and.w	r3, r3, #7
 8003324:	683a      	ldr	r2, [r7, #0]
 8003326:	429a      	cmp	r2, r3
 8003328:	d91b      	bls.n	8003362 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800332a:	4b95      	ldr	r3, [pc, #596]	; (8003580 <HAL_RCC_ClockConfig+0x278>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f023 0207 	bic.w	r2, r3, #7
 8003332:	4993      	ldr	r1, [pc, #588]	; (8003580 <HAL_RCC_ClockConfig+0x278>)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	4313      	orrs	r3, r2
 8003338:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800333a:	f7fe fcf9 	bl	8001d30 <HAL_GetTick>
 800333e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003340:	e008      	b.n	8003354 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003342:	f7fe fcf5 	bl	8001d30 <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d901      	bls.n	8003354 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e111      	b.n	8003578 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003354:	4b8a      	ldr	r3, [pc, #552]	; (8003580 <HAL_RCC_ClockConfig+0x278>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0307 	and.w	r3, r3, #7
 800335c:	683a      	ldr	r2, [r7, #0]
 800335e:	429a      	cmp	r2, r3
 8003360:	d1ef      	bne.n	8003342 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0302 	and.w	r3, r3, #2
 800336a:	2b00      	cmp	r3, #0
 800336c:	d016      	beq.n	800339c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	4618      	mov	r0, r3
 8003374:	f7ff fafb 	bl	800296e <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003378:	f7fe fcda 	bl	8001d30 <HAL_GetTick>
 800337c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800337e:	e008      	b.n	8003392 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003380:	f7fe fcd6 	bl	8001d30 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b02      	cmp	r3, #2
 800338c:	d901      	bls.n	8003392 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e0f2      	b.n	8003578 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003392:	f7ff fbe8 	bl	8002b66 <LL_RCC_IsActiveFlag_HPRE>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0f1      	beq.n	8003380 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0320 	and.w	r3, r3, #32
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d016      	beq.n	80033d6 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	695b      	ldr	r3, [r3, #20]
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7ff faf2 	bl	8002996 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80033b2:	f7fe fcbd 	bl	8001d30 <HAL_GetTick>
 80033b6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80033b8:	e008      	b.n	80033cc <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80033ba:	f7fe fcb9 	bl	8001d30 <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d901      	bls.n	80033cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e0d5      	b.n	8003578 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80033cc:	f7ff fbdd 	bl	8002b8a <LL_RCC_IsActiveFlag_C2HPRE>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d0f1      	beq.n	80033ba <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d016      	beq.n	8003410 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	4618      	mov	r0, r3
 80033e8:	f7ff faeb 	bl	80029c2 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80033ec:	f7fe fca0 	bl	8001d30 <HAL_GetTick>
 80033f0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80033f2:	e008      	b.n	8003406 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80033f4:	f7fe fc9c 	bl	8001d30 <HAL_GetTick>
 80033f8:	4602      	mov	r2, r0
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d901      	bls.n	8003406 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e0b8      	b.n	8003578 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003406:	f7ff fbd3 	bl	8002bb0 <LL_RCC_IsActiveFlag_SHDHPRE>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d0f1      	beq.n	80033f4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0304 	and.w	r3, r3, #4
 8003418:	2b00      	cmp	r3, #0
 800341a:	d016      	beq.n	800344a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	4618      	mov	r0, r3
 8003422:	f7ff fae5 	bl	80029f0 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003426:	f7fe fc83 	bl	8001d30 <HAL_GetTick>
 800342a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800342c:	e008      	b.n	8003440 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800342e:	f7fe fc7f 	bl	8001d30 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	2b02      	cmp	r3, #2
 800343a:	d901      	bls.n	8003440 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e09b      	b.n	8003578 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003440:	f7ff fbc9 	bl	8002bd6 <LL_RCC_IsActiveFlag_PPRE1>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d0f1      	beq.n	800342e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0308 	and.w	r3, r3, #8
 8003452:	2b00      	cmp	r3, #0
 8003454:	d017      	beq.n	8003486 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	691b      	ldr	r3, [r3, #16]
 800345a:	00db      	lsls	r3, r3, #3
 800345c:	4618      	mov	r0, r3
 800345e:	f7ff fadb 	bl	8002a18 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003462:	f7fe fc65 	bl	8001d30 <HAL_GetTick>
 8003466:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003468:	e008      	b.n	800347c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800346a:	f7fe fc61 	bl	8001d30 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	2b02      	cmp	r3, #2
 8003476:	d901      	bls.n	800347c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e07d      	b.n	8003578 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800347c:	f7ff fbbd 	bl	8002bfa <LL_RCC_IsActiveFlag_PPRE2>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d0f1      	beq.n	800346a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d043      	beq.n	800351a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	2b02      	cmp	r3, #2
 8003498:	d106      	bne.n	80034a8 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800349a:	f7ff f87b 	bl	8002594 <LL_RCC_HSE_IsReady>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d11e      	bne.n	80034e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e067      	b.n	8003578 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	2b03      	cmp	r3, #3
 80034ae:	d106      	bne.n	80034be <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80034b0:	f7ff fb16 	bl	8002ae0 <LL_RCC_PLL_IsReady>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d113      	bne.n	80034e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e05c      	b.n	8003578 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d106      	bne.n	80034d4 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80034c6:	f7ff f9e3 	bl	8002890 <LL_RCC_MSI_IsReady>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d108      	bne.n	80034e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e051      	b.n	8003578 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80034d4:	f7ff f88e 	bl	80025f4 <LL_RCC_HSI_IsReady>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d101      	bne.n	80034e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e04a      	b.n	8003578 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7ff fa21 	bl	800292e <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034ec:	f7fe fc20 	bl	8001d30 <HAL_GetTick>
 80034f0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034f2:	e00a      	b.n	800350a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034f4:	f7fe fc1c 	bl	8001d30 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003502:	4293      	cmp	r3, r2
 8003504:	d901      	bls.n	800350a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e036      	b.n	8003578 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800350a:	f7ff fa24 	bl	8002956 <LL_RCC_GetSysClkSource>
 800350e:	4602      	mov	r2, r0
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	429a      	cmp	r2, r3
 8003518:	d1ec      	bne.n	80034f4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800351a:	4b19      	ldr	r3, [pc, #100]	; (8003580 <HAL_RCC_ClockConfig+0x278>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0307 	and.w	r3, r3, #7
 8003522:	683a      	ldr	r2, [r7, #0]
 8003524:	429a      	cmp	r2, r3
 8003526:	d21b      	bcs.n	8003560 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003528:	4b15      	ldr	r3, [pc, #84]	; (8003580 <HAL_RCC_ClockConfig+0x278>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f023 0207 	bic.w	r2, r3, #7
 8003530:	4913      	ldr	r1, [pc, #76]	; (8003580 <HAL_RCC_ClockConfig+0x278>)
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	4313      	orrs	r3, r2
 8003536:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003538:	f7fe fbfa 	bl	8001d30 <HAL_GetTick>
 800353c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800353e:	e008      	b.n	8003552 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003540:	f7fe fbf6 	bl	8001d30 <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b02      	cmp	r3, #2
 800354c:	d901      	bls.n	8003552 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e012      	b.n	8003578 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003552:	4b0b      	ldr	r3, [pc, #44]	; (8003580 <HAL_RCC_ClockConfig+0x278>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0307 	and.w	r3, r3, #7
 800355a:	683a      	ldr	r2, [r7, #0]
 800355c:	429a      	cmp	r2, r3
 800355e:	d1ef      	bne.n	8003540 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003560:	f000 f87e 	bl	8003660 <HAL_RCC_GetHCLKFreq>
 8003564:	4603      	mov	r3, r0
 8003566:	4a07      	ldr	r2, [pc, #28]	; (8003584 <HAL_RCC_ClockConfig+0x27c>)
 8003568:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800356a:	f7fe fbed 	bl	8001d48 <HAL_GetTickPrio>
 800356e:	4603      	mov	r3, r0
 8003570:	4618      	mov	r0, r3
 8003572:	f7fe fb8f 	bl	8001c94 <HAL_InitTick>
 8003576:	4603      	mov	r3, r0
}
 8003578:	4618      	mov	r0, r3
 800357a:	3710      	adds	r7, #16
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	58004000 	.word	0x58004000
 8003584:	20000008 	.word	0x20000008

08003588 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003588:	b590      	push	{r4, r7, lr}
 800358a:	b085      	sub	sp, #20
 800358c:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800358e:	f7ff f9e2 	bl	8002956 <LL_RCC_GetSysClkSource>
 8003592:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d10a      	bne.n	80035b0 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800359a:	f7ff f99e 	bl	80028da <LL_RCC_MSI_GetRange>
 800359e:	4603      	mov	r3, r0
 80035a0:	091b      	lsrs	r3, r3, #4
 80035a2:	f003 030f 	and.w	r3, r3, #15
 80035a6:	4a2b      	ldr	r2, [pc, #172]	; (8003654 <HAL_RCC_GetSysClockFreq+0xcc>)
 80035a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ac:	60fb      	str	r3, [r7, #12]
 80035ae:	e04b      	b.n	8003648 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b04      	cmp	r3, #4
 80035b4:	d102      	bne.n	80035bc <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80035b6:	4b28      	ldr	r3, [pc, #160]	; (8003658 <HAL_RCC_GetSysClockFreq+0xd0>)
 80035b8:	60fb      	str	r3, [r7, #12]
 80035ba:	e045      	b.n	8003648 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b08      	cmp	r3, #8
 80035c0:	d10a      	bne.n	80035d8 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80035c2:	f7fe ffb7 	bl	8002534 <LL_RCC_HSE_IsEnabledDiv2>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d102      	bne.n	80035d2 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80035cc:	4b22      	ldr	r3, [pc, #136]	; (8003658 <HAL_RCC_GetSysClockFreq+0xd0>)
 80035ce:	60fb      	str	r3, [r7, #12]
 80035d0:	e03a      	b.n	8003648 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80035d2:	4b22      	ldr	r3, [pc, #136]	; (800365c <HAL_RCC_GetSysClockFreq+0xd4>)
 80035d4:	60fb      	str	r3, [r7, #12]
 80035d6:	e037      	b.n	8003648 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80035d8:	f7ff fab9 	bl	8002b4e <LL_RCC_PLL_GetMainSource>
 80035dc:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d003      	beq.n	80035ec <HAL_RCC_GetSysClockFreq+0x64>
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	2b03      	cmp	r3, #3
 80035e8:	d003      	beq.n	80035f2 <HAL_RCC_GetSysClockFreq+0x6a>
 80035ea:	e00d      	b.n	8003608 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80035ec:	4b1a      	ldr	r3, [pc, #104]	; (8003658 <HAL_RCC_GetSysClockFreq+0xd0>)
 80035ee:	60bb      	str	r3, [r7, #8]
        break;
 80035f0:	e015      	b.n	800361e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80035f2:	f7fe ff9f 	bl	8002534 <LL_RCC_HSE_IsEnabledDiv2>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d102      	bne.n	8003602 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80035fc:	4b16      	ldr	r3, [pc, #88]	; (8003658 <HAL_RCC_GetSysClockFreq+0xd0>)
 80035fe:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8003600:	e00d      	b.n	800361e <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8003602:	4b16      	ldr	r3, [pc, #88]	; (800365c <HAL_RCC_GetSysClockFreq+0xd4>)
 8003604:	60bb      	str	r3, [r7, #8]
        break;
 8003606:	e00a      	b.n	800361e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8003608:	f7ff f967 	bl	80028da <LL_RCC_MSI_GetRange>
 800360c:	4603      	mov	r3, r0
 800360e:	091b      	lsrs	r3, r3, #4
 8003610:	f003 030f 	and.w	r3, r3, #15
 8003614:	4a0f      	ldr	r2, [pc, #60]	; (8003654 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800361a:	60bb      	str	r3, [r7, #8]
        break;
 800361c:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800361e:	f7ff fa71 	bl	8002b04 <LL_RCC_PLL_GetN>
 8003622:	4602      	mov	r2, r0
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	fb03 f402 	mul.w	r4, r3, r2
 800362a:	f7ff fa84 	bl	8002b36 <LL_RCC_PLL_GetDivider>
 800362e:	4603      	mov	r3, r0
 8003630:	091b      	lsrs	r3, r3, #4
 8003632:	3301      	adds	r3, #1
 8003634:	fbb4 f4f3 	udiv	r4, r4, r3
 8003638:	f7ff fa71 	bl	8002b1e <LL_RCC_PLL_GetR>
 800363c:	4603      	mov	r3, r0
 800363e:	0f5b      	lsrs	r3, r3, #29
 8003640:	3301      	adds	r3, #1
 8003642:	fbb4 f3f3 	udiv	r3, r4, r3
 8003646:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8003648:	68fb      	ldr	r3, [r7, #12]
}
 800364a:	4618      	mov	r0, r3
 800364c:	3714      	adds	r7, #20
 800364e:	46bd      	mov	sp, r7
 8003650:	bd90      	pop	{r4, r7, pc}
 8003652:	bf00      	nop
 8003654:	08006384 	.word	0x08006384
 8003658:	00f42400 	.word	0x00f42400
 800365c:	01e84800 	.word	0x01e84800

08003660 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003660:	b598      	push	{r3, r4, r7, lr}
 8003662:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003664:	f7ff ff90 	bl	8003588 <HAL_RCC_GetSysClockFreq>
 8003668:	4604      	mov	r4, r0
 800366a:	f7ff f9e9 	bl	8002a40 <LL_RCC_GetAHBPrescaler>
 800366e:	4603      	mov	r3, r0
 8003670:	091b      	lsrs	r3, r3, #4
 8003672:	f003 030f 	and.w	r3, r3, #15
 8003676:	4a03      	ldr	r2, [pc, #12]	; (8003684 <HAL_RCC_GetHCLKFreq+0x24>)
 8003678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800367c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003680:	4618      	mov	r0, r3
 8003682:	bd98      	pop	{r3, r4, r7, pc}
 8003684:	08006324 	.word	0x08006324

08003688 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003688:	b598      	push	{r3, r4, r7, lr}
 800368a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800368c:	f7ff ffe8 	bl	8003660 <HAL_RCC_GetHCLKFreq>
 8003690:	4604      	mov	r4, r0
 8003692:	f7ff f9ef 	bl	8002a74 <LL_RCC_GetAPB1Prescaler>
 8003696:	4603      	mov	r3, r0
 8003698:	0a1b      	lsrs	r3, r3, #8
 800369a:	f003 0307 	and.w	r3, r3, #7
 800369e:	4a04      	ldr	r2, [pc, #16]	; (80036b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80036a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036a4:	f003 031f 	and.w	r3, r3, #31
 80036a8:	fa24 f303 	lsr.w	r3, r4, r3
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	bd98      	pop	{r3, r4, r7, pc}
 80036b0:	08006364 	.word	0x08006364

080036b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036b4:	b598      	push	{r3, r4, r7, lr}
 80036b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80036b8:	f7ff ffd2 	bl	8003660 <HAL_RCC_GetHCLKFreq>
 80036bc:	4604      	mov	r4, r0
 80036be:	f7ff f9e5 	bl	8002a8c <LL_RCC_GetAPB2Prescaler>
 80036c2:	4603      	mov	r3, r0
 80036c4:	0adb      	lsrs	r3, r3, #11
 80036c6:	f003 0307 	and.w	r3, r3, #7
 80036ca:	4a04      	ldr	r2, [pc, #16]	; (80036dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80036cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036d0:	f003 031f 	and.w	r3, r3, #31
 80036d4:	fa24 f303 	lsr.w	r3, r4, r3
}
 80036d8:	4618      	mov	r0, r3
 80036da:	bd98      	pop	{r3, r4, r7, pc}
 80036dc:	08006364 	.word	0x08006364

080036e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80036e0:	b590      	push	{r4, r7, lr}
 80036e2:	b085      	sub	sp, #20
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2bb0      	cmp	r3, #176	; 0xb0
 80036ec:	d903      	bls.n	80036f6 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80036ee:	4b15      	ldr	r3, [pc, #84]	; (8003744 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80036f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f2:	60fb      	str	r3, [r7, #12]
 80036f4:	e007      	b.n	8003706 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	091b      	lsrs	r3, r3, #4
 80036fa:	f003 030f 	and.w	r3, r3, #15
 80036fe:	4a11      	ldr	r2, [pc, #68]	; (8003744 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8003700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003704:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8003706:	f7ff f9a7 	bl	8002a58 <LL_RCC_GetAHB4Prescaler>
 800370a:	4603      	mov	r3, r0
 800370c:	091b      	lsrs	r3, r3, #4
 800370e:	f003 030f 	and.w	r3, r3, #15
 8003712:	4a0d      	ldr	r2, [pc, #52]	; (8003748 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8003714:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003718:	68fa      	ldr	r2, [r7, #12]
 800371a:	fbb2 f3f3 	udiv	r3, r2, r3
 800371e:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	4a0a      	ldr	r2, [pc, #40]	; (800374c <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8003724:	fba2 2303 	umull	r2, r3, r2, r3
 8003728:	0c9c      	lsrs	r4, r3, #18
 800372a:	f7fe fef5 	bl	8002518 <HAL_PWREx_GetVoltageRange>
 800372e:	4603      	mov	r3, r0
 8003730:	4619      	mov	r1, r3
 8003732:	4620      	mov	r0, r4
 8003734:	f000 f80c 	bl	8003750 <RCC_SetFlashLatency>
 8003738:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800373a:	4618      	mov	r0, r3
 800373c:	3714      	adds	r7, #20
 800373e:	46bd      	mov	sp, r7
 8003740:	bd90      	pop	{r4, r7, pc}
 8003742:	bf00      	nop
 8003744:	08006384 	.word	0x08006384
 8003748:	08006324 	.word	0x08006324
 800374c:	431bde83 	.word	0x431bde83

08003750 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8003750:	b590      	push	{r4, r7, lr}
 8003752:	b093      	sub	sp, #76	; 0x4c
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800375a:	4b37      	ldr	r3, [pc, #220]	; (8003838 <RCC_SetFlashLatency+0xe8>)
 800375c:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8003760:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003762:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8003766:	4a35      	ldr	r2, [pc, #212]	; (800383c <RCC_SetFlashLatency+0xec>)
 8003768:	f107 031c 	add.w	r3, r7, #28
 800376c:	ca07      	ldmia	r2, {r0, r1, r2}
 800376e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8003772:	4b33      	ldr	r3, [pc, #204]	; (8003840 <RCC_SetFlashLatency+0xf0>)
 8003774:	f107 040c 	add.w	r4, r7, #12
 8003778:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800377a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800377e:	2300      	movs	r3, #0
 8003780:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003788:	d11a      	bne.n	80037c0 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800378a:	2300      	movs	r3, #0
 800378c:	643b      	str	r3, [r7, #64]	; 0x40
 800378e:	e013      	b.n	80037b8 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003790:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	3348      	adds	r3, #72	; 0x48
 8003796:	443b      	add	r3, r7
 8003798:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	429a      	cmp	r2, r3
 80037a0:	d807      	bhi.n	80037b2 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80037a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	3348      	adds	r3, #72	; 0x48
 80037a8:	443b      	add	r3, r7
 80037aa:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80037ae:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 80037b0:	e020      	b.n	80037f4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80037b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037b4:	3301      	adds	r3, #1
 80037b6:	643b      	str	r3, [r7, #64]	; 0x40
 80037b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037ba:	2b03      	cmp	r3, #3
 80037bc:	d9e8      	bls.n	8003790 <RCC_SetFlashLatency+0x40>
 80037be:	e019      	b.n	80037f4 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80037c0:	2300      	movs	r3, #0
 80037c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037c4:	e013      	b.n	80037ee <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80037c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	3348      	adds	r3, #72	; 0x48
 80037cc:	443b      	add	r3, r7
 80037ce:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d807      	bhi.n	80037e8 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80037d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	3348      	adds	r3, #72	; 0x48
 80037de:	443b      	add	r3, r7
 80037e0:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80037e4:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 80037e6:	e005      	b.n	80037f4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80037e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037ea:	3301      	adds	r3, #1
 80037ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037f0:	2b02      	cmp	r3, #2
 80037f2:	d9e8      	bls.n	80037c6 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80037f4:	4b13      	ldr	r3, [pc, #76]	; (8003844 <RCC_SetFlashLatency+0xf4>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f023 0207 	bic.w	r2, r3, #7
 80037fc:	4911      	ldr	r1, [pc, #68]	; (8003844 <RCC_SetFlashLatency+0xf4>)
 80037fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003800:	4313      	orrs	r3, r2
 8003802:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003804:	f7fe fa94 	bl	8001d30 <HAL_GetTick>
 8003808:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800380a:	e008      	b.n	800381e <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800380c:	f7fe fa90 	bl	8001d30 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d901      	bls.n	800381e <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e007      	b.n	800382e <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800381e:	4b09      	ldr	r3, [pc, #36]	; (8003844 <RCC_SetFlashLatency+0xf4>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0307 	and.w	r3, r3, #7
 8003826:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003828:	429a      	cmp	r2, r3
 800382a:	d1ef      	bne.n	800380c <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	374c      	adds	r7, #76	; 0x4c
 8003832:	46bd      	mov	sp, r7
 8003834:	bd90      	pop	{r4, r7, pc}
 8003836:	bf00      	nop
 8003838:	080062ec 	.word	0x080062ec
 800383c:	080062fc 	.word	0x080062fc
 8003840:	08006308 	.word	0x08006308
 8003844:	58004000 	.word	0x58004000

08003848 <LL_RCC_LSE_IsEnabled>:
{
 8003848:	b480      	push	{r7}
 800384a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800384c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003850:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	2b01      	cmp	r3, #1
 800385a:	d101      	bne.n	8003860 <LL_RCC_LSE_IsEnabled+0x18>
 800385c:	2301      	movs	r3, #1
 800385e:	e000      	b.n	8003862 <LL_RCC_LSE_IsEnabled+0x1a>
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <LL_RCC_LSE_IsReady>:
{
 800386c:	b480      	push	{r7}
 800386e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003870:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b02      	cmp	r3, #2
 800387e:	d101      	bne.n	8003884 <LL_RCC_LSE_IsReady+0x18>
 8003880:	2301      	movs	r3, #1
 8003882:	e000      	b.n	8003886 <LL_RCC_LSE_IsReady+0x1a>
 8003884:	2300      	movs	r3, #0
}
 8003886:	4618      	mov	r0, r3
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr

08003890 <LL_RCC_MSI_EnablePLLMode>:
{
 8003890:	b480      	push	{r7}
 8003892:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8003894:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800389e:	f043 0304 	orr.w	r3, r3, #4
 80038a2:	6013      	str	r3, [r2, #0]
}
 80038a4:	bf00      	nop
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr

080038ae <LL_RCC_SetRFWKPClockSource>:
{
 80038ae:	b480      	push	{r7}
 80038b0:	b083      	sub	sp, #12
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80038b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038be:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4313      	orrs	r3, r2
 80038ca:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80038ce:	bf00      	nop
 80038d0:	370c      	adds	r7, #12
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr

080038da <LL_RCC_SetSMPSClockSource>:
{
 80038da:	b480      	push	{r7}
 80038dc:	b083      	sub	sp, #12
 80038de:	af00      	add	r7, sp, #0
 80038e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80038e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e8:	f023 0203 	bic.w	r2, r3, #3
 80038ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	624b      	str	r3, [r1, #36]	; 0x24
}
 80038f6:	bf00      	nop
 80038f8:	370c      	adds	r7, #12
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr

08003902 <LL_RCC_SetSMPSPrescaler>:
{
 8003902:	b480      	push	{r7}
 8003904:	b083      	sub	sp, #12
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800390a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800390e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003910:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003914:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4313      	orrs	r3, r2
 800391c:	624b      	str	r3, [r1, #36]	; 0x24
}
 800391e:	bf00      	nop
 8003920:	370c      	adds	r7, #12
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr

0800392a <LL_RCC_SetUSARTClockSource>:
{
 800392a:	b480      	push	{r7}
 800392c:	b083      	sub	sp, #12
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8003932:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800393a:	f023 0203 	bic.w	r2, r3, #3
 800393e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4313      	orrs	r3, r2
 8003946:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800394a:	bf00      	nop
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr

08003956 <LL_RCC_SetLPUARTClockSource>:
{
 8003956:	b480      	push	{r7}
 8003958:	b083      	sub	sp, #12
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800395e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003966:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800396a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4313      	orrs	r3, r2
 8003972:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr

08003982 <LL_RCC_SetI2CClockSource>:
{
 8003982:	b480      	push	{r7}
 8003984:	b083      	sub	sp, #12
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800398a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800398e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	091b      	lsrs	r3, r3, #4
 8003996:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800399a:	43db      	mvns	r3, r3
 800399c:	401a      	ands	r2, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	011b      	lsls	r3, r3, #4
 80039a2:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80039a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80039aa:	4313      	orrs	r3, r2
 80039ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <LL_RCC_SetLPTIMClockSource>:
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80039c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039c8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	0c1b      	lsrs	r3, r3, #16
 80039d0:	041b      	lsls	r3, r3, #16
 80039d2:	43db      	mvns	r3, r3
 80039d4:	401a      	ands	r2, r3
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	041b      	lsls	r3, r3, #16
 80039da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80039de:	4313      	orrs	r3, r2
 80039e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80039e4:	bf00      	nop
 80039e6:	370c      	adds	r7, #12
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr

080039f0 <LL_RCC_SetSAIClockSource>:
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80039f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a00:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003a04:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003a10:	bf00      	nop
 8003a12:	370c      	adds	r7, #12
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr

08003a1c <LL_RCC_SetRNGClockSource>:
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003a24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a2c:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8003a30:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003a3c:	bf00      	nop
 8003a3e:	370c      	adds	r7, #12
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr

08003a48 <LL_RCC_SetCLK48ClockSource>:
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8003a50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a58:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a5c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <LL_RCC_SetUSBClockSource>:
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f7ff ffe3 	bl	8003a48 <LL_RCC_SetCLK48ClockSource>
}
 8003a82:	bf00      	nop
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <LL_RCC_SetADCClockSource>:
{
 8003a8a:	b480      	push	{r7}
 8003a8c:	b083      	sub	sp, #12
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003a92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a9a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003a9e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003aaa:	bf00      	nop
 8003aac:	370c      	adds	r7, #12
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr

08003ab6 <LL_RCC_SetRTCClockSource>:
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	b083      	sub	sp, #12
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003abe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ac6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003aca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003ad6:	bf00      	nop
 8003ad8:	370c      	adds	r7, #12
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr

08003ae2 <LL_RCC_GetRTCClockSource>:
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003ae6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aee:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <LL_RCC_ForceBackupDomainReset>:
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003b00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003b14:	bf00      	nop
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <LL_RCC_ReleaseBackupDomainReset>:
{
 8003b1e:	b480      	push	{r7}
 8003b20:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003b22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b2a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003b36:	bf00      	nop
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <LL_RCC_PLLSAI1_Enable>:
{
 8003b40:	b480      	push	{r7}
 8003b42:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003b44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b4e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b52:	6013      	str	r3, [r2, #0]
}
 8003b54:	bf00      	nop
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr

08003b5e <LL_RCC_PLLSAI1_Disable>:
{
 8003b5e:	b480      	push	{r7}
 8003b60:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003b62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b6c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003b70:	6013      	str	r3, [r2, #0]
}
 8003b72:	bf00      	nop
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <LL_RCC_PLLSAI1_IsReady>:
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8003b80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b8e:	d101      	bne.n	8003b94 <LL_RCC_PLLSAI1_IsReady+0x18>
 8003b90:	2301      	movs	r3, #1
 8003b92:	e000      	b.n	8003b96 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b088      	sub	sp, #32
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8003ba8:	2300      	movs	r3, #0
 8003baa:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003bac:	2300      	movs	r3, #0
 8003bae:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d034      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003bc4:	d021      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8003bc6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003bca:	d81b      	bhi.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003bcc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003bd0:	d01d      	beq.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8003bd2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003bd6:	d815      	bhi.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00b      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8003bdc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003be0:	d110      	bne.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8003be2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003bec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bf0:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8003bf2:	e00d      	b.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	3304      	adds	r3, #4
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f000 f94d 	bl	8003e98 <RCCEx_PLLSAI1_ConfigNP>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003c02:	e005      	b.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	77fb      	strb	r3, [r7, #31]
        break;
 8003c08:	e002      	b.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003c0a:	bf00      	nop
 8003c0c:	e000      	b.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003c0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c10:	7ffb      	ldrb	r3, [r7, #31]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d105      	bne.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7ff fee8 	bl	80039f0 <LL_RCC_SetSAIClockSource>
 8003c20:	e001      	b.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c22:	7ffb      	ldrb	r3, [r7, #31]
 8003c24:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d046      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8003c32:	f7ff ff56 	bl	8003ae2 <LL_RCC_GetRTCClockSource>
 8003c36:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d03c      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003c42:	f7fe fc59 	bl	80024f8 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d105      	bne.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7ff ff30 	bl	8003ab6 <LL_RCC_SetRTCClockSource>
 8003c56:	e02e      	b.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8003c58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c60:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8003c62:	f7ff ff4b 	bl	8003afc <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8003c66:	f7ff ff5a 	bl	8003b1e <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c74:	4313      	orrs	r3, r2
 8003c76:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8003c78:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8003c82:	f7ff fde1 	bl	8003848 <LL_RCC_LSE_IsEnabled>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d114      	bne.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003c8c:	f7fe f850 	bl	8001d30 <HAL_GetTick>
 8003c90:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8003c92:	e00b      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c94:	f7fe f84c 	bl	8001d30 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d902      	bls.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	77fb      	strb	r3, [r7, #31]
              break;
 8003caa:	e004      	b.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8003cac:	f7ff fdde 	bl	800386c <LL_RCC_LSE_IsReady>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d1ee      	bne.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8003cb6:	7ffb      	ldrb	r3, [r7, #31]
 8003cb8:	77bb      	strb	r3, [r7, #30]
 8003cba:	e001      	b.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cbc:	7ffb      	ldrb	r3, [r7, #31]
 8003cbe:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0301 	and.w	r3, r3, #1
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d004      	beq.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	699b      	ldr	r3, [r3, #24]
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7ff fe2a 	bl	800392a <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0302 	and.w	r3, r3, #2
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d004      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	69db      	ldr	r3, [r3, #28]
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f7ff fe35 	bl	8003956 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0310 	and.w	r3, r3, #16
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d004      	beq.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7ff fe5d 	bl	80039bc <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0320 	and.w	r3, r3, #32
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d004      	beq.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d12:	4618      	mov	r0, r3
 8003d14:	f7ff fe52 	bl	80039bc <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0304 	and.w	r3, r3, #4
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d004      	beq.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7ff fe2a 	bl	8003982 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0308 	and.w	r3, r3, #8
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d004      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f7ff fe1f 	bl	8003982 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d022      	beq.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7ff fe8d 	bl	8003a74 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d62:	d107      	bne.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8003d64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d72:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d78:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d7c:	d10b      	bne.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	3304      	adds	r3, #4
 8003d82:	4618      	mov	r0, r3
 8003d84:	f000 f8e3 	bl	8003f4e <RCCEx_PLLSAI1_ConfigNQ>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003d8c:	7ffb      	ldrb	r3, [r7, #31]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d001      	beq.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8003d92:	7ffb      	ldrb	r3, [r7, #31]
 8003d94:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d02b      	beq.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003da6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003daa:	d008      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003db4:	d003      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d105      	bne.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7ff fe2a 	bl	8003a1c <LL_RCC_SetRNGClockSource>
 8003dc8:	e00a      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dd2:	60fb      	str	r3, [r7, #12]
 8003dd4:	2000      	movs	r0, #0
 8003dd6:	f7ff fe21 	bl	8003a1c <LL_RCC_SetRNGClockSource>
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f7ff fe34 	bl	8003a48 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8003de8:	d107      	bne.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003dea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003df4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003df8:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d022      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7ff fe3d 	bl	8003a8a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e18:	d107      	bne.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003e1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e28:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e2e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003e32:	d10b      	bne.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	3304      	adds	r3, #4
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f000 f8e3 	bl	8004004 <RCCEx_PLLSAI1_ConfigNR>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003e42:	7ffb      	ldrb	r3, [r7, #31]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8003e48:	7ffb      	ldrb	r3, [r7, #31]
 8003e4a:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d004      	beq.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7ff fd26 	bl	80038ae <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d009      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7ff fd45 	bl	8003902 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f7ff fd2c 	bl	80038da <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8003e82:	7fbb      	ldrb	r3, [r7, #30]
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3720      	adds	r7, #32
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 8003e90:	f7ff fcfe 	bl	8003890 <LL_RCC_MSI_EnablePLLMode>
}
 8003e94:	bf00      	nop
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003ea4:	f7ff fe5b 	bl	8003b5e <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003ea8:	f7fd ff42 	bl	8001d30 <HAL_GetTick>
 8003eac:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003eae:	e009      	b.n	8003ec4 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003eb0:	f7fd ff3e 	bl	8001d30 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b02      	cmp	r3, #2
 8003ebc:	d902      	bls.n	8003ec4 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	73fb      	strb	r3, [r7, #15]
      break;
 8003ec2:	e004      	b.n	8003ece <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003ec4:	f7ff fe5a 	bl	8003b7c <LL_RCC_PLLSAI1_IsReady>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1f0      	bne.n	8003eb0 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8003ece:	7bfb      	ldrb	r3, [r7, #15]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d137      	bne.n	8003f44 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003ed4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ed8:	691b      	ldr	r3, [r3, #16]
 8003eda:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	021b      	lsls	r3, r3, #8
 8003ee4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8003eec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ef0:	691b      	ldr	r3, [r3, #16]
 8003ef2:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003efe:	4313      	orrs	r3, r2
 8003f00:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003f02:	f7ff fe1d 	bl	8003b40 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f06:	f7fd ff13 	bl	8001d30 <HAL_GetTick>
 8003f0a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003f0c:	e009      	b.n	8003f22 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f0e:	f7fd ff0f 	bl	8001d30 <HAL_GetTick>
 8003f12:	4602      	mov	r2, r0
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d902      	bls.n	8003f22 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	73fb      	strb	r3, [r7, #15]
        break;
 8003f20:	e004      	b.n	8003f2c <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003f22:	f7ff fe2b 	bl	8003b7c <LL_RCC_PLLSAI1_IsReady>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d1f0      	bne.n	8003f0e <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8003f2c:	7bfb      	ldrb	r3, [r7, #15]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d108      	bne.n	8003f44 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003f32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f36:	691a      	ldr	r2, [r3, #16]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	691b      	ldr	r3, [r3, #16]
 8003f3c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f40:	4313      	orrs	r3, r2
 8003f42:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3710      	adds	r7, #16
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}

08003f4e <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	b084      	sub	sp, #16
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f56:	2300      	movs	r3, #0
 8003f58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003f5a:	f7ff fe00 	bl	8003b5e <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003f5e:	f7fd fee7 	bl	8001d30 <HAL_GetTick>
 8003f62:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003f64:	e009      	b.n	8003f7a <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f66:	f7fd fee3 	bl	8001d30 <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d902      	bls.n	8003f7a <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	73fb      	strb	r3, [r7, #15]
      break;
 8003f78:	e004      	b.n	8003f84 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003f7a:	f7ff fdff 	bl	8003b7c <LL_RCC_PLLSAI1_IsReady>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1f0      	bne.n	8003f66 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8003f84:	7bfb      	ldrb	r3, [r7, #15]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d137      	bne.n	8003ffa <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003f8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	021b      	lsls	r3, r3, #8
 8003f9a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8003fa2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003fb8:	f7ff fdc2 	bl	8003b40 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fbc:	f7fd feb8 	bl	8001d30 <HAL_GetTick>
 8003fc0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003fc2:	e009      	b.n	8003fd8 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003fc4:	f7fd feb4 	bl	8001d30 <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	2b02      	cmp	r3, #2
 8003fd0:	d902      	bls.n	8003fd8 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	73fb      	strb	r3, [r7, #15]
        break;
 8003fd6:	e004      	b.n	8003fe2 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003fd8:	f7ff fdd0 	bl	8003b7c <LL_RCC_PLLSAI1_IsReady>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d1f0      	bne.n	8003fc4 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8003fe2:	7bfb      	ldrb	r3, [r7, #15]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d108      	bne.n	8003ffa <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003fe8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fec:	691a      	ldr	r2, [r3, #16]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3710      	adds	r7, #16
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800400c:	2300      	movs	r3, #0
 800400e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8004010:	f7ff fda5 	bl	8003b5e <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004014:	f7fd fe8c 	bl	8001d30 <HAL_GetTick>
 8004018:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800401a:	e009      	b.n	8004030 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800401c:	f7fd fe88 	bl	8001d30 <HAL_GetTick>
 8004020:	4602      	mov	r2, r0
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	2b02      	cmp	r3, #2
 8004028:	d902      	bls.n	8004030 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	73fb      	strb	r3, [r7, #15]
      break;
 800402e:	e004      	b.n	800403a <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004030:	f7ff fda4 	bl	8003b7c <LL_RCC_PLLSAI1_IsReady>
 8004034:	4603      	mov	r3, r0
 8004036:	2b00      	cmp	r3, #0
 8004038:	d1f0      	bne.n	800401c <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800403a:	7bfb      	ldrb	r3, [r7, #15]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d137      	bne.n	80040b0 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8004040:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004044:	691b      	ldr	r3, [r3, #16]
 8004046:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	021b      	lsls	r3, r3, #8
 8004050:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004054:	4313      	orrs	r3, r2
 8004056:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8004058:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800405c:	691b      	ldr	r3, [r3, #16]
 800405e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800406a:	4313      	orrs	r3, r2
 800406c:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800406e:	f7ff fd67 	bl	8003b40 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004072:	f7fd fe5d 	bl	8001d30 <HAL_GetTick>
 8004076:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004078:	e009      	b.n	800408e <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800407a:	f7fd fe59 	bl	8001d30 <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	2b02      	cmp	r3, #2
 8004086:	d902      	bls.n	800408e <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	73fb      	strb	r3, [r7, #15]
        break;
 800408c:	e004      	b.n	8004098 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800408e:	f7ff fd75 	bl	8003b7c <LL_RCC_PLLSAI1_IsReady>
 8004092:	4603      	mov	r3, r0
 8004094:	2b01      	cmp	r3, #1
 8004096:	d1f0      	bne.n	800407a <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8004098:	7bfb      	ldrb	r3, [r7, #15]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d108      	bne.n	80040b0 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800409e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040a2:	691a      	ldr	r2, [r3, #16]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80040ac:	4313      	orrs	r3, r2
 80040ae:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80040b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3710      	adds	r7, #16
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <LL_RCC_GetUSARTClockSource>:
{
 80040ba:	b480      	push	{r7}
 80040bc:	b083      	sub	sp, #12
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80040c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040c6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4013      	ands	r3, r2
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	370c      	adds	r7, #12
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr

080040da <LL_RCC_GetLPUARTClockSource>:
{
 80040da:	b480      	push	{r7}
 80040dc:	b083      	sub	sp, #12
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80040e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040e6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4013      	ands	r3, r2
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	370c      	adds	r7, #12
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr

080040fa <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040fa:	b580      	push	{r7, lr}
 80040fc:	b082      	sub	sp, #8
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d101      	bne.n	800410c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e042      	b.n	8004192 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004112:	2b00      	cmp	r3, #0
 8004114:	d106      	bne.n	8004124 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f7fd fb74 	bl	800180c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2224      	movs	r2, #36	; 0x24
 8004128:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f022 0201 	bic.w	r2, r2, #1
 800413a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004140:	2b00      	cmp	r3, #0
 8004142:	d002      	beq.n	800414a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004144:	6878      	ldr	r0, [r7, #4]
 8004146:	f000 fba7 	bl	8004898 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 f97c 	bl	8004448 <UART_SetConfig>
 8004150:	4603      	mov	r3, r0
 8004152:	2b01      	cmp	r3, #1
 8004154:	d101      	bne.n	800415a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e01b      	b.n	8004192 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	685a      	ldr	r2, [r3, #4]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004168:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	689a      	ldr	r2, [r3, #8]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004178:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f042 0201 	orr.w	r2, r2, #1
 8004188:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f000 fc26 	bl	80049dc <UART_CheckIdleState>
 8004190:	4603      	mov	r3, r0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3708      	adds	r7, #8
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800419a:	b580      	push	{r7, lr}
 800419c:	b08a      	sub	sp, #40	; 0x28
 800419e:	af02      	add	r7, sp, #8
 80041a0:	60f8      	str	r0, [r7, #12]
 80041a2:	60b9      	str	r1, [r7, #8]
 80041a4:	603b      	str	r3, [r7, #0]
 80041a6:	4613      	mov	r3, r2
 80041a8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041b0:	2b20      	cmp	r3, #32
 80041b2:	d17b      	bne.n	80042ac <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d002      	beq.n	80041c0 <HAL_UART_Transmit+0x26>
 80041ba:	88fb      	ldrh	r3, [r7, #6]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d101      	bne.n	80041c4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e074      	b.n	80042ae <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2221      	movs	r2, #33	; 0x21
 80041d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041d4:	f7fd fdac 	bl	8001d30 <HAL_GetTick>
 80041d8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	88fa      	ldrh	r2, [r7, #6]
 80041de:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	88fa      	ldrh	r2, [r7, #6]
 80041e6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041f2:	d108      	bne.n	8004206 <HAL_UART_Transmit+0x6c>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	691b      	ldr	r3, [r3, #16]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d104      	bne.n	8004206 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80041fc:	2300      	movs	r3, #0
 80041fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	61bb      	str	r3, [r7, #24]
 8004204:	e003      	b.n	800420e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800420a:	2300      	movs	r3, #0
 800420c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800420e:	e030      	b.n	8004272 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	9300      	str	r3, [sp, #0]
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	2200      	movs	r2, #0
 8004218:	2180      	movs	r1, #128	; 0x80
 800421a:	68f8      	ldr	r0, [r7, #12]
 800421c:	f000 fc88 	bl	8004b30 <UART_WaitOnFlagUntilTimeout>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d005      	beq.n	8004232 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2220      	movs	r2, #32
 800422a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e03d      	b.n	80042ae <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d10b      	bne.n	8004250 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004238:	69bb      	ldr	r3, [r7, #24]
 800423a:	881b      	ldrh	r3, [r3, #0]
 800423c:	461a      	mov	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004246:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	3302      	adds	r3, #2
 800424c:	61bb      	str	r3, [r7, #24]
 800424e:	e007      	b.n	8004260 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004250:	69fb      	ldr	r3, [r7, #28]
 8004252:	781a      	ldrb	r2, [r3, #0]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	3301      	adds	r3, #1
 800425e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004266:	b29b      	uxth	r3, r3
 8004268:	3b01      	subs	r3, #1
 800426a:	b29a      	uxth	r2, r3
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004278:	b29b      	uxth	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1c8      	bne.n	8004210 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	9300      	str	r3, [sp, #0]
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	2200      	movs	r2, #0
 8004286:	2140      	movs	r1, #64	; 0x40
 8004288:	68f8      	ldr	r0, [r7, #12]
 800428a:	f000 fc51 	bl	8004b30 <UART_WaitOnFlagUntilTimeout>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d005      	beq.n	80042a0 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2220      	movs	r2, #32
 8004298:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e006      	b.n	80042ae <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2220      	movs	r2, #32
 80042a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80042a8:	2300      	movs	r3, #0
 80042aa:	e000      	b.n	80042ae <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80042ac:	2302      	movs	r3, #2
  }
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3720      	adds	r7, #32
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}

080042b6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b08a      	sub	sp, #40	; 0x28
 80042ba:	af02      	add	r7, sp, #8
 80042bc:	60f8      	str	r0, [r7, #12]
 80042be:	60b9      	str	r1, [r7, #8]
 80042c0:	603b      	str	r3, [r7, #0]
 80042c2:	4613      	mov	r3, r2
 80042c4:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042cc:	2b20      	cmp	r3, #32
 80042ce:	f040 80b5 	bne.w	800443c <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d002      	beq.n	80042de <HAL_UART_Receive+0x28>
 80042d8:	88fb      	ldrh	r3, [r7, #6]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d101      	bne.n	80042e2 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e0ad      	b.n	800443e <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2222      	movs	r2, #34	; 0x22
 80042ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80042f8:	f7fd fd1a 	bl	8001d30 <HAL_GetTick>
 80042fc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	88fa      	ldrh	r2, [r7, #6]
 8004302:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	88fa      	ldrh	r2, [r7, #6]
 800430a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004316:	d10e      	bne.n	8004336 <HAL_UART_Receive+0x80>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d105      	bne.n	800432c <HAL_UART_Receive+0x76>
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004326:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800432a:	e02d      	b.n	8004388 <HAL_UART_Receive+0xd2>
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	22ff      	movs	r2, #255	; 0xff
 8004330:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004334:	e028      	b.n	8004388 <HAL_UART_Receive+0xd2>
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d10d      	bne.n	800435a <HAL_UART_Receive+0xa4>
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d104      	bne.n	8004350 <HAL_UART_Receive+0x9a>
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	22ff      	movs	r2, #255	; 0xff
 800434a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800434e:	e01b      	b.n	8004388 <HAL_UART_Receive+0xd2>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	227f      	movs	r2, #127	; 0x7f
 8004354:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004358:	e016      	b.n	8004388 <HAL_UART_Receive+0xd2>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004362:	d10d      	bne.n	8004380 <HAL_UART_Receive+0xca>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	691b      	ldr	r3, [r3, #16]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d104      	bne.n	8004376 <HAL_UART_Receive+0xc0>
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	227f      	movs	r2, #127	; 0x7f
 8004370:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004374:	e008      	b.n	8004388 <HAL_UART_Receive+0xd2>
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	223f      	movs	r2, #63	; 0x3f
 800437a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800437e:	e003      	b.n	8004388 <HAL_UART_Receive+0xd2>
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2200      	movs	r2, #0
 8004384:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800438e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004398:	d108      	bne.n	80043ac <HAL_UART_Receive+0xf6>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	691b      	ldr	r3, [r3, #16]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d104      	bne.n	80043ac <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80043a2:	2300      	movs	r3, #0
 80043a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	61bb      	str	r3, [r7, #24]
 80043aa:	e003      	b.n	80043b4 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043b0:	2300      	movs	r3, #0
 80043b2:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80043b4:	e036      	b.n	8004424 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	9300      	str	r3, [sp, #0]
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	2200      	movs	r2, #0
 80043be:	2120      	movs	r1, #32
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f000 fbb5 	bl	8004b30 <UART_WaitOnFlagUntilTimeout>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d005      	beq.n	80043d8 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2220      	movs	r2, #32
 80043d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 80043d4:	2303      	movs	r3, #3
 80043d6:	e032      	b.n	800443e <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10c      	bne.n	80043f8 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e4:	b29a      	uxth	r2, r3
 80043e6:	8a7b      	ldrh	r3, [r7, #18]
 80043e8:	4013      	ands	r3, r2
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	69bb      	ldr	r3, [r7, #24]
 80043ee:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	3302      	adds	r3, #2
 80043f4:	61bb      	str	r3, [r7, #24]
 80043f6:	e00c      	b.n	8004412 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fe:	b2da      	uxtb	r2, r3
 8004400:	8a7b      	ldrh	r3, [r7, #18]
 8004402:	b2db      	uxtb	r3, r3
 8004404:	4013      	ands	r3, r2
 8004406:	b2da      	uxtb	r2, r3
 8004408:	69fb      	ldr	r3, [r7, #28]
 800440a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	3301      	adds	r3, #1
 8004410:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004418:	b29b      	uxth	r3, r3
 800441a:	3b01      	subs	r3, #1
 800441c:	b29a      	uxth	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800442a:	b29b      	uxth	r3, r3
 800442c:	2b00      	cmp	r3, #0
 800442e:	d1c2      	bne.n	80043b6 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2220      	movs	r2, #32
 8004434:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 8004438:	2300      	movs	r3, #0
 800443a:	e000      	b.n	800443e <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800443c:	2302      	movs	r3, #2
  }
}
 800443e:	4618      	mov	r0, r3
 8004440:	3720      	adds	r7, #32
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
	...

08004448 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004448:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800444c:	b08c      	sub	sp, #48	; 0x30
 800444e:	af00      	add	r7, sp, #0
 8004450:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004452:	2300      	movs	r3, #0
 8004454:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	689a      	ldr	r2, [r3, #8]
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	691b      	ldr	r3, [r3, #16]
 8004460:	431a      	orrs	r2, r3
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	695b      	ldr	r3, [r3, #20]
 8004466:	431a      	orrs	r2, r3
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	69db      	ldr	r3, [r3, #28]
 800446c:	4313      	orrs	r3, r2
 800446e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	4baf      	ldr	r3, [pc, #700]	; (8004734 <UART_SetConfig+0x2ec>)
 8004478:	4013      	ands	r3, r2
 800447a:	697a      	ldr	r2, [r7, #20]
 800447c:	6812      	ldr	r2, [r2, #0]
 800447e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004480:	430b      	orrs	r3, r1
 8004482:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	68da      	ldr	r2, [r3, #12]
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	430a      	orrs	r2, r1
 8004498:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4aa4      	ldr	r2, [pc, #656]	; (8004738 <UART_SetConfig+0x2f0>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d004      	beq.n	80044b4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	6a1b      	ldr	r3, [r3, #32]
 80044ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044b0:	4313      	orrs	r3, r2
 80044b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80044be:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80044c2:	697a      	ldr	r2, [r7, #20]
 80044c4:	6812      	ldr	r2, [r2, #0]
 80044c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80044c8:	430b      	orrs	r3, r1
 80044ca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d2:	f023 010f 	bic.w	r1, r3, #15
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	430a      	orrs	r2, r1
 80044e0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a95      	ldr	r2, [pc, #596]	; (800473c <UART_SetConfig+0x2f4>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d125      	bne.n	8004538 <UART_SetConfig+0xf0>
 80044ec:	2003      	movs	r0, #3
 80044ee:	f7ff fde4 	bl	80040ba <LL_RCC_GetUSARTClockSource>
 80044f2:	4603      	mov	r3, r0
 80044f4:	2b03      	cmp	r3, #3
 80044f6:	d81b      	bhi.n	8004530 <UART_SetConfig+0xe8>
 80044f8:	a201      	add	r2, pc, #4	; (adr r2, 8004500 <UART_SetConfig+0xb8>)
 80044fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044fe:	bf00      	nop
 8004500:	08004511 	.word	0x08004511
 8004504:	08004521 	.word	0x08004521
 8004508:	08004519 	.word	0x08004519
 800450c:	08004529 	.word	0x08004529
 8004510:	2301      	movs	r3, #1
 8004512:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004516:	e042      	b.n	800459e <UART_SetConfig+0x156>
 8004518:	2302      	movs	r3, #2
 800451a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800451e:	e03e      	b.n	800459e <UART_SetConfig+0x156>
 8004520:	2304      	movs	r3, #4
 8004522:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004526:	e03a      	b.n	800459e <UART_SetConfig+0x156>
 8004528:	2308      	movs	r3, #8
 800452a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800452e:	e036      	b.n	800459e <UART_SetConfig+0x156>
 8004530:	2310      	movs	r3, #16
 8004532:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004536:	e032      	b.n	800459e <UART_SetConfig+0x156>
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a7e      	ldr	r2, [pc, #504]	; (8004738 <UART_SetConfig+0x2f0>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d12a      	bne.n	8004598 <UART_SetConfig+0x150>
 8004542:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8004546:	f7ff fdc8 	bl	80040da <LL_RCC_GetLPUARTClockSource>
 800454a:	4603      	mov	r3, r0
 800454c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004550:	d01a      	beq.n	8004588 <UART_SetConfig+0x140>
 8004552:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004556:	d81b      	bhi.n	8004590 <UART_SetConfig+0x148>
 8004558:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800455c:	d00c      	beq.n	8004578 <UART_SetConfig+0x130>
 800455e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004562:	d815      	bhi.n	8004590 <UART_SetConfig+0x148>
 8004564:	2b00      	cmp	r3, #0
 8004566:	d003      	beq.n	8004570 <UART_SetConfig+0x128>
 8004568:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800456c:	d008      	beq.n	8004580 <UART_SetConfig+0x138>
 800456e:	e00f      	b.n	8004590 <UART_SetConfig+0x148>
 8004570:	2300      	movs	r3, #0
 8004572:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004576:	e012      	b.n	800459e <UART_SetConfig+0x156>
 8004578:	2302      	movs	r3, #2
 800457a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800457e:	e00e      	b.n	800459e <UART_SetConfig+0x156>
 8004580:	2304      	movs	r3, #4
 8004582:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004586:	e00a      	b.n	800459e <UART_SetConfig+0x156>
 8004588:	2308      	movs	r3, #8
 800458a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800458e:	e006      	b.n	800459e <UART_SetConfig+0x156>
 8004590:	2310      	movs	r3, #16
 8004592:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004596:	e002      	b.n	800459e <UART_SetConfig+0x156>
 8004598:	2310      	movs	r3, #16
 800459a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a65      	ldr	r2, [pc, #404]	; (8004738 <UART_SetConfig+0x2f0>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	f040 8097 	bne.w	80046d8 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80045aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80045ae:	2b08      	cmp	r3, #8
 80045b0:	d823      	bhi.n	80045fa <UART_SetConfig+0x1b2>
 80045b2:	a201      	add	r2, pc, #4	; (adr r2, 80045b8 <UART_SetConfig+0x170>)
 80045b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b8:	080045dd 	.word	0x080045dd
 80045bc:	080045fb 	.word	0x080045fb
 80045c0:	080045e5 	.word	0x080045e5
 80045c4:	080045fb 	.word	0x080045fb
 80045c8:	080045eb 	.word	0x080045eb
 80045cc:	080045fb 	.word	0x080045fb
 80045d0:	080045fb 	.word	0x080045fb
 80045d4:	080045fb 	.word	0x080045fb
 80045d8:	080045f3 	.word	0x080045f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045dc:	f7ff f854 	bl	8003688 <HAL_RCC_GetPCLK1Freq>
 80045e0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80045e2:	e010      	b.n	8004606 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045e4:	4b56      	ldr	r3, [pc, #344]	; (8004740 <UART_SetConfig+0x2f8>)
 80045e6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80045e8:	e00d      	b.n	8004606 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045ea:	f7fe ffcd 	bl	8003588 <HAL_RCC_GetSysClockFreq>
 80045ee:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80045f0:	e009      	b.n	8004606 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045f6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80045f8:	e005      	b.n	8004606 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 80045fa:	2300      	movs	r3, #0
 80045fc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004604:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004608:	2b00      	cmp	r3, #0
 800460a:	f000 812b 	beq.w	8004864 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004612:	4a4c      	ldr	r2, [pc, #304]	; (8004744 <UART_SetConfig+0x2fc>)
 8004614:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004618:	461a      	mov	r2, r3
 800461a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004620:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	685a      	ldr	r2, [r3, #4]
 8004626:	4613      	mov	r3, r2
 8004628:	005b      	lsls	r3, r3, #1
 800462a:	4413      	add	r3, r2
 800462c:	69ba      	ldr	r2, [r7, #24]
 800462e:	429a      	cmp	r2, r3
 8004630:	d305      	bcc.n	800463e <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004638:	69ba      	ldr	r2, [r7, #24]
 800463a:	429a      	cmp	r2, r3
 800463c:	d903      	bls.n	8004646 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004644:	e10e      	b.n	8004864 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004648:	2200      	movs	r2, #0
 800464a:	60bb      	str	r3, [r7, #8]
 800464c:	60fa      	str	r2, [r7, #12]
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004652:	4a3c      	ldr	r2, [pc, #240]	; (8004744 <UART_SetConfig+0x2fc>)
 8004654:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004658:	b29b      	uxth	r3, r3
 800465a:	2200      	movs	r2, #0
 800465c:	603b      	str	r3, [r7, #0]
 800465e:	607a      	str	r2, [r7, #4]
 8004660:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004664:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004668:	f7fc f9d0 	bl	8000a0c <__aeabi_uldivmod>
 800466c:	4602      	mov	r2, r0
 800466e:	460b      	mov	r3, r1
 8004670:	4610      	mov	r0, r2
 8004672:	4619      	mov	r1, r3
 8004674:	f04f 0200 	mov.w	r2, #0
 8004678:	f04f 0300 	mov.w	r3, #0
 800467c:	020b      	lsls	r3, r1, #8
 800467e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004682:	0202      	lsls	r2, r0, #8
 8004684:	6979      	ldr	r1, [r7, #20]
 8004686:	6849      	ldr	r1, [r1, #4]
 8004688:	0849      	lsrs	r1, r1, #1
 800468a:	2000      	movs	r0, #0
 800468c:	460c      	mov	r4, r1
 800468e:	4605      	mov	r5, r0
 8004690:	eb12 0804 	adds.w	r8, r2, r4
 8004694:	eb43 0905 	adc.w	r9, r3, r5
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	469a      	mov	sl, r3
 80046a0:	4693      	mov	fp, r2
 80046a2:	4652      	mov	r2, sl
 80046a4:	465b      	mov	r3, fp
 80046a6:	4640      	mov	r0, r8
 80046a8:	4649      	mov	r1, r9
 80046aa:	f7fc f9af 	bl	8000a0c <__aeabi_uldivmod>
 80046ae:	4602      	mov	r2, r0
 80046b0:	460b      	mov	r3, r1
 80046b2:	4613      	mov	r3, r2
 80046b4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80046b6:	6a3b      	ldr	r3, [r7, #32]
 80046b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046bc:	d308      	bcc.n	80046d0 <UART_SetConfig+0x288>
 80046be:	6a3b      	ldr	r3, [r7, #32]
 80046c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046c4:	d204      	bcs.n	80046d0 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	6a3a      	ldr	r2, [r7, #32]
 80046cc:	60da      	str	r2, [r3, #12]
 80046ce:	e0c9      	b.n	8004864 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80046d6:	e0c5      	b.n	8004864 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	69db      	ldr	r3, [r3, #28]
 80046dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046e0:	d16d      	bne.n	80047be <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 80046e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80046e6:	3b01      	subs	r3, #1
 80046e8:	2b07      	cmp	r3, #7
 80046ea:	d82d      	bhi.n	8004748 <UART_SetConfig+0x300>
 80046ec:	a201      	add	r2, pc, #4	; (adr r2, 80046f4 <UART_SetConfig+0x2ac>)
 80046ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f2:	bf00      	nop
 80046f4:	08004715 	.word	0x08004715
 80046f8:	0800471d 	.word	0x0800471d
 80046fc:	08004749 	.word	0x08004749
 8004700:	08004723 	.word	0x08004723
 8004704:	08004749 	.word	0x08004749
 8004708:	08004749 	.word	0x08004749
 800470c:	08004749 	.word	0x08004749
 8004710:	0800472b 	.word	0x0800472b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004714:	f7fe ffce 	bl	80036b4 <HAL_RCC_GetPCLK2Freq>
 8004718:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800471a:	e01b      	b.n	8004754 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800471c:	4b08      	ldr	r3, [pc, #32]	; (8004740 <UART_SetConfig+0x2f8>)
 800471e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004720:	e018      	b.n	8004754 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004722:	f7fe ff31 	bl	8003588 <HAL_RCC_GetSysClockFreq>
 8004726:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004728:	e014      	b.n	8004754 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800472a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800472e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004730:	e010      	b.n	8004754 <UART_SetConfig+0x30c>
 8004732:	bf00      	nop
 8004734:	cfff69f3 	.word	0xcfff69f3
 8004738:	40008000 	.word	0x40008000
 800473c:	40013800 	.word	0x40013800
 8004740:	00f42400 	.word	0x00f42400
 8004744:	080063c4 	.word	0x080063c4
      default:
        pclk = 0U;
 8004748:	2300      	movs	r3, #0
 800474a:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004752:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004756:	2b00      	cmp	r3, #0
 8004758:	f000 8084 	beq.w	8004864 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004760:	4a4b      	ldr	r2, [pc, #300]	; (8004890 <UART_SetConfig+0x448>)
 8004762:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004766:	461a      	mov	r2, r3
 8004768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476a:	fbb3 f3f2 	udiv	r3, r3, r2
 800476e:	005a      	lsls	r2, r3, #1
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	085b      	lsrs	r3, r3, #1
 8004776:	441a      	add	r2, r3
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004780:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004782:	6a3b      	ldr	r3, [r7, #32]
 8004784:	2b0f      	cmp	r3, #15
 8004786:	d916      	bls.n	80047b6 <UART_SetConfig+0x36e>
 8004788:	6a3b      	ldr	r3, [r7, #32]
 800478a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800478e:	d212      	bcs.n	80047b6 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004790:	6a3b      	ldr	r3, [r7, #32]
 8004792:	b29b      	uxth	r3, r3
 8004794:	f023 030f 	bic.w	r3, r3, #15
 8004798:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800479a:	6a3b      	ldr	r3, [r7, #32]
 800479c:	085b      	lsrs	r3, r3, #1
 800479e:	b29b      	uxth	r3, r3
 80047a0:	f003 0307 	and.w	r3, r3, #7
 80047a4:	b29a      	uxth	r2, r3
 80047a6:	8bfb      	ldrh	r3, [r7, #30]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	8bfa      	ldrh	r2, [r7, #30]
 80047b2:	60da      	str	r2, [r3, #12]
 80047b4:	e056      	b.n	8004864 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80047bc:	e052      	b.n	8004864 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80047be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80047c2:	3b01      	subs	r3, #1
 80047c4:	2b07      	cmp	r3, #7
 80047c6:	d822      	bhi.n	800480e <UART_SetConfig+0x3c6>
 80047c8:	a201      	add	r2, pc, #4	; (adr r2, 80047d0 <UART_SetConfig+0x388>)
 80047ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ce:	bf00      	nop
 80047d0:	080047f1 	.word	0x080047f1
 80047d4:	080047f9 	.word	0x080047f9
 80047d8:	0800480f 	.word	0x0800480f
 80047dc:	080047ff 	.word	0x080047ff
 80047e0:	0800480f 	.word	0x0800480f
 80047e4:	0800480f 	.word	0x0800480f
 80047e8:	0800480f 	.word	0x0800480f
 80047ec:	08004807 	.word	0x08004807
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047f0:	f7fe ff60 	bl	80036b4 <HAL_RCC_GetPCLK2Freq>
 80047f4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80047f6:	e010      	b.n	800481a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047f8:	4b26      	ldr	r3, [pc, #152]	; (8004894 <UART_SetConfig+0x44c>)
 80047fa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80047fc:	e00d      	b.n	800481a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047fe:	f7fe fec3 	bl	8003588 <HAL_RCC_GetSysClockFreq>
 8004802:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004804:	e009      	b.n	800481a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004806:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800480a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800480c:	e005      	b.n	800481a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800480e:	2300      	movs	r3, #0
 8004810:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004818:	bf00      	nop
    }

    if (pclk != 0U)
 800481a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481c:	2b00      	cmp	r3, #0
 800481e:	d021      	beq.n	8004864 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004824:	4a1a      	ldr	r2, [pc, #104]	; (8004890 <UART_SetConfig+0x448>)
 8004826:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800482a:	461a      	mov	r2, r3
 800482c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	085b      	lsrs	r3, r3, #1
 8004838:	441a      	add	r2, r3
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004842:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004844:	6a3b      	ldr	r3, [r7, #32]
 8004846:	2b0f      	cmp	r3, #15
 8004848:	d909      	bls.n	800485e <UART_SetConfig+0x416>
 800484a:	6a3b      	ldr	r3, [r7, #32]
 800484c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004850:	d205      	bcs.n	800485e <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004852:	6a3b      	ldr	r3, [r7, #32]
 8004854:	b29a      	uxth	r2, r3
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	60da      	str	r2, [r3, #12]
 800485c:	e002      	b.n	8004864 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	2201      	movs	r2, #1
 8004868:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	2201      	movs	r2, #1
 8004870:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	2200      	movs	r2, #0
 8004878:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	2200      	movs	r2, #0
 800487e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004880:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004884:	4618      	mov	r0, r3
 8004886:	3730      	adds	r7, #48	; 0x30
 8004888:	46bd      	mov	sp, r7
 800488a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800488e:	bf00      	nop
 8004890:	080063c4 	.word	0x080063c4
 8004894:	00f42400 	.word	0x00f42400

08004898 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004898:	b480      	push	{r7}
 800489a:	b083      	sub	sp, #12
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a4:	f003 0308 	and.w	r3, r3, #8
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d00a      	beq.n	80048c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	430a      	orrs	r2, r1
 80048c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c6:	f003 0301 	and.w	r3, r3, #1
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d00a      	beq.n	80048e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	430a      	orrs	r2, r1
 80048e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e8:	f003 0302 	and.w	r3, r3, #2
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d00a      	beq.n	8004906 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	430a      	orrs	r2, r1
 8004904:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800490a:	f003 0304 	and.w	r3, r3, #4
 800490e:	2b00      	cmp	r3, #0
 8004910:	d00a      	beq.n	8004928 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	430a      	orrs	r2, r1
 8004926:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800492c:	f003 0310 	and.w	r3, r3, #16
 8004930:	2b00      	cmp	r3, #0
 8004932:	d00a      	beq.n	800494a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	430a      	orrs	r2, r1
 8004948:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800494e:	f003 0320 	and.w	r3, r3, #32
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00a      	beq.n	800496c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	430a      	orrs	r2, r1
 800496a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004974:	2b00      	cmp	r3, #0
 8004976:	d01a      	beq.n	80049ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	430a      	orrs	r2, r1
 800498c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004992:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004996:	d10a      	bne.n	80049ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	430a      	orrs	r2, r1
 80049ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00a      	beq.n	80049d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	430a      	orrs	r2, r1
 80049ce:	605a      	str	r2, [r3, #4]
  }
}
 80049d0:	bf00      	nop
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr

080049dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b098      	sub	sp, #96	; 0x60
 80049e0:	af02      	add	r7, sp, #8
 80049e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80049ec:	f7fd f9a0 	bl	8001d30 <HAL_GetTick>
 80049f0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0308 	and.w	r3, r3, #8
 80049fc:	2b08      	cmp	r3, #8
 80049fe:	d12f      	bne.n	8004a60 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a04:	9300      	str	r3, [sp, #0]
 8004a06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f000 f88e 	bl	8004b30 <UART_WaitOnFlagUntilTimeout>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d022      	beq.n	8004a60 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a22:	e853 3f00 	ldrex	r3, [r3]
 8004a26:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004a28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a2e:	653b      	str	r3, [r7, #80]	; 0x50
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	461a      	mov	r2, r3
 8004a36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a38:	647b      	str	r3, [r7, #68]	; 0x44
 8004a3a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a3c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004a3e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004a40:	e841 2300 	strex	r3, r2, [r1]
 8004a44:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004a46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d1e6      	bne.n	8004a1a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2220      	movs	r2, #32
 8004a50:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a5c:	2303      	movs	r3, #3
 8004a5e:	e063      	b.n	8004b28 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0304 	and.w	r3, r3, #4
 8004a6a:	2b04      	cmp	r3, #4
 8004a6c:	d149      	bne.n	8004b02 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a6e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a72:	9300      	str	r3, [sp, #0]
 8004a74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a76:	2200      	movs	r2, #0
 8004a78:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 f857 	bl	8004b30 <UART_WaitOnFlagUntilTimeout>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d03c      	beq.n	8004b02 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a90:	e853 3f00 	ldrex	r3, [r3]
 8004a94:	623b      	str	r3, [r7, #32]
   return(result);
 8004a96:	6a3b      	ldr	r3, [r7, #32]
 8004a98:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a9c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004aa6:	633b      	str	r3, [r7, #48]	; 0x30
 8004aa8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aaa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004aac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004aae:	e841 2300 	strex	r3, r2, [r1]
 8004ab2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d1e6      	bne.n	8004a88 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	3308      	adds	r3, #8
 8004ac0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	e853 3f00 	ldrex	r3, [r3]
 8004ac8:	60fb      	str	r3, [r7, #12]
   return(result);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f023 0301 	bic.w	r3, r3, #1
 8004ad0:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	3308      	adds	r3, #8
 8004ad8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ada:	61fa      	str	r2, [r7, #28]
 8004adc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ade:	69b9      	ldr	r1, [r7, #24]
 8004ae0:	69fa      	ldr	r2, [r7, #28]
 8004ae2:	e841 2300 	strex	r3, r2, [r1]
 8004ae6:	617b      	str	r3, [r7, #20]
   return(result);
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1e5      	bne.n	8004aba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2220      	movs	r2, #32
 8004af2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e012      	b.n	8004b28 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2220      	movs	r2, #32
 8004b06:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2220      	movs	r2, #32
 8004b0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004b26:	2300      	movs	r3, #0
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3758      	adds	r7, #88	; 0x58
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	603b      	str	r3, [r7, #0]
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b40:	e04f      	b.n	8004be2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b48:	d04b      	beq.n	8004be2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b4a:	f7fd f8f1 	bl	8001d30 <HAL_GetTick>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	69ba      	ldr	r2, [r7, #24]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d302      	bcc.n	8004b60 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d101      	bne.n	8004b64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b60:	2303      	movs	r3, #3
 8004b62:	e04e      	b.n	8004c02 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0304 	and.w	r3, r3, #4
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d037      	beq.n	8004be2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	2b80      	cmp	r3, #128	; 0x80
 8004b76:	d034      	beq.n	8004be2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	2b40      	cmp	r3, #64	; 0x40
 8004b7c:	d031      	beq.n	8004be2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	69db      	ldr	r3, [r3, #28]
 8004b84:	f003 0308 	and.w	r3, r3, #8
 8004b88:	2b08      	cmp	r3, #8
 8004b8a:	d110      	bne.n	8004bae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2208      	movs	r2, #8
 8004b92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b94:	68f8      	ldr	r0, [r7, #12]
 8004b96:	f000 f838 	bl	8004c0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2208      	movs	r2, #8
 8004b9e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e029      	b.n	8004c02 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	69db      	ldr	r3, [r3, #28]
 8004bb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004bb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004bbc:	d111      	bne.n	8004be2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004bc6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bc8:	68f8      	ldr	r0, [r7, #12]
 8004bca:	f000 f81e 	bl	8004c0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2220      	movs	r2, #32
 8004bd2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e00f      	b.n	8004c02 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	69da      	ldr	r2, [r3, #28]
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	4013      	ands	r3, r2
 8004bec:	68ba      	ldr	r2, [r7, #8]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	bf0c      	ite	eq
 8004bf2:	2301      	moveq	r3, #1
 8004bf4:	2300      	movne	r3, #0
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	79fb      	ldrb	r3, [r7, #7]
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d0a0      	beq.n	8004b42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c00:	2300      	movs	r3, #0
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3710      	adds	r7, #16
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}

08004c0a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c0a:	b480      	push	{r7}
 8004c0c:	b095      	sub	sp, #84	; 0x54
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c1a:	e853 3f00 	ldrex	r3, [r3]
 8004c1e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004c20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c22:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	461a      	mov	r2, r3
 8004c2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c30:	643b      	str	r3, [r7, #64]	; 0x40
 8004c32:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c34:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004c36:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004c38:	e841 2300 	strex	r3, r2, [r1]
 8004c3c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d1e6      	bne.n	8004c12 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	3308      	adds	r3, #8
 8004c4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c4c:	6a3b      	ldr	r3, [r7, #32]
 8004c4e:	e853 3f00 	ldrex	r3, [r3]
 8004c52:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c54:	69fb      	ldr	r3, [r7, #28]
 8004c56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c5a:	f023 0301 	bic.w	r3, r3, #1
 8004c5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	3308      	adds	r3, #8
 8004c66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c68:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c70:	e841 2300 	strex	r3, r2, [r1]
 8004c74:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d1e3      	bne.n	8004c44 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d118      	bne.n	8004cb6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	e853 3f00 	ldrex	r3, [r3]
 8004c90:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	f023 0310 	bic.w	r3, r3, #16
 8004c98:	647b      	str	r3, [r7, #68]	; 0x44
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	461a      	mov	r2, r3
 8004ca0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ca2:	61bb      	str	r3, [r7, #24]
 8004ca4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca6:	6979      	ldr	r1, [r7, #20]
 8004ca8:	69ba      	ldr	r2, [r7, #24]
 8004caa:	e841 2300 	strex	r3, r2, [r1]
 8004cae:	613b      	str	r3, [r7, #16]
   return(result);
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d1e6      	bne.n	8004c84 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2220      	movs	r2, #32
 8004cba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004cca:	bf00      	nop
 8004ccc:	3754      	adds	r7, #84	; 0x54
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr

08004cd6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004cd6:	b480      	push	{r7}
 8004cd8:	b085      	sub	sp, #20
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d101      	bne.n	8004cec <HAL_UARTEx_DisableFifoMode+0x16>
 8004ce8:	2302      	movs	r3, #2
 8004cea:	e027      	b.n	8004d3c <HAL_UARTEx_DisableFifoMode+0x66>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2224      	movs	r2, #36	; 0x24
 8004cf8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f022 0201 	bic.w	r2, r2, #1
 8004d12:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004d1a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68fa      	ldr	r2, [r7, #12]
 8004d28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2220      	movs	r2, #32
 8004d2e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004d3a:	2300      	movs	r3, #0
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3714      	adds	r7, #20
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b084      	sub	sp, #16
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d101      	bne.n	8004d60 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004d5c:	2302      	movs	r3, #2
 8004d5e:	e02d      	b.n	8004dbc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2224      	movs	r2, #36	; 0x24
 8004d6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f022 0201 	bic.w	r2, r2, #1
 8004d86:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	683a      	ldr	r2, [r7, #0]
 8004d98:	430a      	orrs	r2, r1
 8004d9a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f000 f84f 	bl	8004e40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	68fa      	ldr	r2, [r7, #12]
 8004da8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2220      	movs	r2, #32
 8004dae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004dba:	2300      	movs	r3, #0
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3710      	adds	r7, #16
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d101      	bne.n	8004ddc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004dd8:	2302      	movs	r3, #2
 8004dda:	e02d      	b.n	8004e38 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2224      	movs	r2, #36	; 0x24
 8004de8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f022 0201 	bic.w	r2, r2, #1
 8004e02:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	683a      	ldr	r2, [r7, #0]
 8004e14:	430a      	orrs	r2, r1
 8004e16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f000 f811 	bl	8004e40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3710      	adds	r7, #16
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b085      	sub	sp, #20
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d108      	bne.n	8004e62 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004e60:	e031      	b.n	8004ec6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004e62:	2308      	movs	r3, #8
 8004e64:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004e66:	2308      	movs	r3, #8
 8004e68:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	0e5b      	lsrs	r3, r3, #25
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	f003 0307 	and.w	r3, r3, #7
 8004e78:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	0f5b      	lsrs	r3, r3, #29
 8004e82:	b2db      	uxtb	r3, r3
 8004e84:	f003 0307 	and.w	r3, r3, #7
 8004e88:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004e8a:	7bbb      	ldrb	r3, [r7, #14]
 8004e8c:	7b3a      	ldrb	r2, [r7, #12]
 8004e8e:	4911      	ldr	r1, [pc, #68]	; (8004ed4 <UARTEx_SetNbDataToProcess+0x94>)
 8004e90:	5c8a      	ldrb	r2, [r1, r2]
 8004e92:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004e96:	7b3a      	ldrb	r2, [r7, #12]
 8004e98:	490f      	ldr	r1, [pc, #60]	; (8004ed8 <UARTEx_SetNbDataToProcess+0x98>)
 8004e9a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004e9c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004ea0:	b29a      	uxth	r2, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004ea8:	7bfb      	ldrb	r3, [r7, #15]
 8004eaa:	7b7a      	ldrb	r2, [r7, #13]
 8004eac:	4909      	ldr	r1, [pc, #36]	; (8004ed4 <UARTEx_SetNbDataToProcess+0x94>)
 8004eae:	5c8a      	ldrb	r2, [r1, r2]
 8004eb0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004eb4:	7b7a      	ldrb	r2, [r7, #13]
 8004eb6:	4908      	ldr	r1, [pc, #32]	; (8004ed8 <UARTEx_SetNbDataToProcess+0x98>)
 8004eb8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004eba:	fb93 f3f2 	sdiv	r3, r3, r2
 8004ebe:	b29a      	uxth	r2, r3
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004ec6:	bf00      	nop
 8004ec8:	3714      	adds	r7, #20
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	080063dc 	.word	0x080063dc
 8004ed8:	080063e4 	.word	0x080063e4

08004edc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b085      	sub	sp, #20
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004ee4:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8004ee8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004ef0:	b29a      	uxth	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	43db      	mvns	r3, r3
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	4013      	ands	r3, r2
 8004efc:	b29a      	uxth	r2, r3
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3714      	adds	r7, #20
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr

08004f12 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004f12:	b480      	push	{r7}
 8004f14:	b085      	sub	sp, #20
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	60f8      	str	r0, [r7, #12]
 8004f1a:	1d3b      	adds	r3, r7, #4
 8004f1c:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004f40:	2300      	movs	r3, #0
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3714      	adds	r7, #20
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
	...

08004f50 <siprintf>:
 8004f50:	b40e      	push	{r1, r2, r3}
 8004f52:	b500      	push	{lr}
 8004f54:	b09c      	sub	sp, #112	; 0x70
 8004f56:	ab1d      	add	r3, sp, #116	; 0x74
 8004f58:	9002      	str	r0, [sp, #8]
 8004f5a:	9006      	str	r0, [sp, #24]
 8004f5c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004f60:	4809      	ldr	r0, [pc, #36]	; (8004f88 <siprintf+0x38>)
 8004f62:	9107      	str	r1, [sp, #28]
 8004f64:	9104      	str	r1, [sp, #16]
 8004f66:	4909      	ldr	r1, [pc, #36]	; (8004f8c <siprintf+0x3c>)
 8004f68:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f6c:	9105      	str	r1, [sp, #20]
 8004f6e:	6800      	ldr	r0, [r0, #0]
 8004f70:	9301      	str	r3, [sp, #4]
 8004f72:	a902      	add	r1, sp, #8
 8004f74:	f000 f9ce 	bl	8005314 <_svfiprintf_r>
 8004f78:	9b02      	ldr	r3, [sp, #8]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	701a      	strb	r2, [r3, #0]
 8004f7e:	b01c      	add	sp, #112	; 0x70
 8004f80:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f84:	b003      	add	sp, #12
 8004f86:	4770      	bx	lr
 8004f88:	20000060 	.word	0x20000060
 8004f8c:	ffff0208 	.word	0xffff0208

08004f90 <siscanf>:
 8004f90:	b40e      	push	{r1, r2, r3}
 8004f92:	b510      	push	{r4, lr}
 8004f94:	b09f      	sub	sp, #124	; 0x7c
 8004f96:	ac21      	add	r4, sp, #132	; 0x84
 8004f98:	f44f 7101 	mov.w	r1, #516	; 0x204
 8004f9c:	f854 2b04 	ldr.w	r2, [r4], #4
 8004fa0:	9201      	str	r2, [sp, #4]
 8004fa2:	f8ad 101c 	strh.w	r1, [sp, #28]
 8004fa6:	9004      	str	r0, [sp, #16]
 8004fa8:	9008      	str	r0, [sp, #32]
 8004faa:	f7fb f8e9 	bl	8000180 <strlen>
 8004fae:	4b0c      	ldr	r3, [pc, #48]	; (8004fe0 <siscanf+0x50>)
 8004fb0:	9005      	str	r0, [sp, #20]
 8004fb2:	9009      	str	r0, [sp, #36]	; 0x24
 8004fb4:	930d      	str	r3, [sp, #52]	; 0x34
 8004fb6:	480b      	ldr	r0, [pc, #44]	; (8004fe4 <siscanf+0x54>)
 8004fb8:	9a01      	ldr	r2, [sp, #4]
 8004fba:	6800      	ldr	r0, [r0, #0]
 8004fbc:	9403      	str	r4, [sp, #12]
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	9311      	str	r3, [sp, #68]	; 0x44
 8004fc2:	9316      	str	r3, [sp, #88]	; 0x58
 8004fc4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004fc8:	f8ad 301e 	strh.w	r3, [sp, #30]
 8004fcc:	a904      	add	r1, sp, #16
 8004fce:	4623      	mov	r3, r4
 8004fd0:	f000 faf8 	bl	80055c4 <__ssvfiscanf_r>
 8004fd4:	b01f      	add	sp, #124	; 0x7c
 8004fd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fda:	b003      	add	sp, #12
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	08004fe9 	.word	0x08004fe9
 8004fe4:	20000060 	.word	0x20000060

08004fe8 <__seofread>:
 8004fe8:	2000      	movs	r0, #0
 8004fea:	4770      	bx	lr

08004fec <memset>:
 8004fec:	4402      	add	r2, r0
 8004fee:	4603      	mov	r3, r0
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d100      	bne.n	8004ff6 <memset+0xa>
 8004ff4:	4770      	bx	lr
 8004ff6:	f803 1b01 	strb.w	r1, [r3], #1
 8004ffa:	e7f9      	b.n	8004ff0 <memset+0x4>

08004ffc <__errno>:
 8004ffc:	4b01      	ldr	r3, [pc, #4]	; (8005004 <__errno+0x8>)
 8004ffe:	6818      	ldr	r0, [r3, #0]
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	20000060 	.word	0x20000060

08005008 <__libc_init_array>:
 8005008:	b570      	push	{r4, r5, r6, lr}
 800500a:	4d0d      	ldr	r5, [pc, #52]	; (8005040 <__libc_init_array+0x38>)
 800500c:	4c0d      	ldr	r4, [pc, #52]	; (8005044 <__libc_init_array+0x3c>)
 800500e:	1b64      	subs	r4, r4, r5
 8005010:	10a4      	asrs	r4, r4, #2
 8005012:	2600      	movs	r6, #0
 8005014:	42a6      	cmp	r6, r4
 8005016:	d109      	bne.n	800502c <__libc_init_array+0x24>
 8005018:	4d0b      	ldr	r5, [pc, #44]	; (8005048 <__libc_init_array+0x40>)
 800501a:	4c0c      	ldr	r4, [pc, #48]	; (800504c <__libc_init_array+0x44>)
 800501c:	f001 f8f6 	bl	800620c <_init>
 8005020:	1b64      	subs	r4, r4, r5
 8005022:	10a4      	asrs	r4, r4, #2
 8005024:	2600      	movs	r6, #0
 8005026:	42a6      	cmp	r6, r4
 8005028:	d105      	bne.n	8005036 <__libc_init_array+0x2e>
 800502a:	bd70      	pop	{r4, r5, r6, pc}
 800502c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005030:	4798      	blx	r3
 8005032:	3601      	adds	r6, #1
 8005034:	e7ee      	b.n	8005014 <__libc_init_array+0xc>
 8005036:	f855 3b04 	ldr.w	r3, [r5], #4
 800503a:	4798      	blx	r3
 800503c:	3601      	adds	r6, #1
 800503e:	e7f2      	b.n	8005026 <__libc_init_array+0x1e>
 8005040:	08006544 	.word	0x08006544
 8005044:	08006544 	.word	0x08006544
 8005048:	08006544 	.word	0x08006544
 800504c:	08006548 	.word	0x08006548

08005050 <__retarget_lock_acquire_recursive>:
 8005050:	4770      	bx	lr

08005052 <__retarget_lock_release_recursive>:
 8005052:	4770      	bx	lr

08005054 <memcpy>:
 8005054:	440a      	add	r2, r1
 8005056:	4291      	cmp	r1, r2
 8005058:	f100 33ff 	add.w	r3, r0, #4294967295
 800505c:	d100      	bne.n	8005060 <memcpy+0xc>
 800505e:	4770      	bx	lr
 8005060:	b510      	push	{r4, lr}
 8005062:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005066:	f803 4f01 	strb.w	r4, [r3, #1]!
 800506a:	4291      	cmp	r1, r2
 800506c:	d1f9      	bne.n	8005062 <memcpy+0xe>
 800506e:	bd10      	pop	{r4, pc}

08005070 <_free_r>:
 8005070:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005072:	2900      	cmp	r1, #0
 8005074:	d044      	beq.n	8005100 <_free_r+0x90>
 8005076:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800507a:	9001      	str	r0, [sp, #4]
 800507c:	2b00      	cmp	r3, #0
 800507e:	f1a1 0404 	sub.w	r4, r1, #4
 8005082:	bfb8      	it	lt
 8005084:	18e4      	addlt	r4, r4, r3
 8005086:	f000 f8df 	bl	8005248 <__malloc_lock>
 800508a:	4a1e      	ldr	r2, [pc, #120]	; (8005104 <_free_r+0x94>)
 800508c:	9801      	ldr	r0, [sp, #4]
 800508e:	6813      	ldr	r3, [r2, #0]
 8005090:	b933      	cbnz	r3, 80050a0 <_free_r+0x30>
 8005092:	6063      	str	r3, [r4, #4]
 8005094:	6014      	str	r4, [r2, #0]
 8005096:	b003      	add	sp, #12
 8005098:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800509c:	f000 b8da 	b.w	8005254 <__malloc_unlock>
 80050a0:	42a3      	cmp	r3, r4
 80050a2:	d908      	bls.n	80050b6 <_free_r+0x46>
 80050a4:	6825      	ldr	r5, [r4, #0]
 80050a6:	1961      	adds	r1, r4, r5
 80050a8:	428b      	cmp	r3, r1
 80050aa:	bf01      	itttt	eq
 80050ac:	6819      	ldreq	r1, [r3, #0]
 80050ae:	685b      	ldreq	r3, [r3, #4]
 80050b0:	1949      	addeq	r1, r1, r5
 80050b2:	6021      	streq	r1, [r4, #0]
 80050b4:	e7ed      	b.n	8005092 <_free_r+0x22>
 80050b6:	461a      	mov	r2, r3
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	b10b      	cbz	r3, 80050c0 <_free_r+0x50>
 80050bc:	42a3      	cmp	r3, r4
 80050be:	d9fa      	bls.n	80050b6 <_free_r+0x46>
 80050c0:	6811      	ldr	r1, [r2, #0]
 80050c2:	1855      	adds	r5, r2, r1
 80050c4:	42a5      	cmp	r5, r4
 80050c6:	d10b      	bne.n	80050e0 <_free_r+0x70>
 80050c8:	6824      	ldr	r4, [r4, #0]
 80050ca:	4421      	add	r1, r4
 80050cc:	1854      	adds	r4, r2, r1
 80050ce:	42a3      	cmp	r3, r4
 80050d0:	6011      	str	r1, [r2, #0]
 80050d2:	d1e0      	bne.n	8005096 <_free_r+0x26>
 80050d4:	681c      	ldr	r4, [r3, #0]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	6053      	str	r3, [r2, #4]
 80050da:	440c      	add	r4, r1
 80050dc:	6014      	str	r4, [r2, #0]
 80050de:	e7da      	b.n	8005096 <_free_r+0x26>
 80050e0:	d902      	bls.n	80050e8 <_free_r+0x78>
 80050e2:	230c      	movs	r3, #12
 80050e4:	6003      	str	r3, [r0, #0]
 80050e6:	e7d6      	b.n	8005096 <_free_r+0x26>
 80050e8:	6825      	ldr	r5, [r4, #0]
 80050ea:	1961      	adds	r1, r4, r5
 80050ec:	428b      	cmp	r3, r1
 80050ee:	bf04      	itt	eq
 80050f0:	6819      	ldreq	r1, [r3, #0]
 80050f2:	685b      	ldreq	r3, [r3, #4]
 80050f4:	6063      	str	r3, [r4, #4]
 80050f6:	bf04      	itt	eq
 80050f8:	1949      	addeq	r1, r1, r5
 80050fa:	6021      	streq	r1, [r4, #0]
 80050fc:	6054      	str	r4, [r2, #4]
 80050fe:	e7ca      	b.n	8005096 <_free_r+0x26>
 8005100:	b003      	add	sp, #12
 8005102:	bd30      	pop	{r4, r5, pc}
 8005104:	200005d4 	.word	0x200005d4

08005108 <sbrk_aligned>:
 8005108:	b570      	push	{r4, r5, r6, lr}
 800510a:	4e0e      	ldr	r6, [pc, #56]	; (8005144 <sbrk_aligned+0x3c>)
 800510c:	460c      	mov	r4, r1
 800510e:	6831      	ldr	r1, [r6, #0]
 8005110:	4605      	mov	r5, r0
 8005112:	b911      	cbnz	r1, 800511a <sbrk_aligned+0x12>
 8005114:	f000 ff3a 	bl	8005f8c <_sbrk_r>
 8005118:	6030      	str	r0, [r6, #0]
 800511a:	4621      	mov	r1, r4
 800511c:	4628      	mov	r0, r5
 800511e:	f000 ff35 	bl	8005f8c <_sbrk_r>
 8005122:	1c43      	adds	r3, r0, #1
 8005124:	d00a      	beq.n	800513c <sbrk_aligned+0x34>
 8005126:	1cc4      	adds	r4, r0, #3
 8005128:	f024 0403 	bic.w	r4, r4, #3
 800512c:	42a0      	cmp	r0, r4
 800512e:	d007      	beq.n	8005140 <sbrk_aligned+0x38>
 8005130:	1a21      	subs	r1, r4, r0
 8005132:	4628      	mov	r0, r5
 8005134:	f000 ff2a 	bl	8005f8c <_sbrk_r>
 8005138:	3001      	adds	r0, #1
 800513a:	d101      	bne.n	8005140 <sbrk_aligned+0x38>
 800513c:	f04f 34ff 	mov.w	r4, #4294967295
 8005140:	4620      	mov	r0, r4
 8005142:	bd70      	pop	{r4, r5, r6, pc}
 8005144:	200005d8 	.word	0x200005d8

08005148 <_malloc_r>:
 8005148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800514c:	1ccd      	adds	r5, r1, #3
 800514e:	f025 0503 	bic.w	r5, r5, #3
 8005152:	3508      	adds	r5, #8
 8005154:	2d0c      	cmp	r5, #12
 8005156:	bf38      	it	cc
 8005158:	250c      	movcc	r5, #12
 800515a:	2d00      	cmp	r5, #0
 800515c:	4607      	mov	r7, r0
 800515e:	db01      	blt.n	8005164 <_malloc_r+0x1c>
 8005160:	42a9      	cmp	r1, r5
 8005162:	d905      	bls.n	8005170 <_malloc_r+0x28>
 8005164:	230c      	movs	r3, #12
 8005166:	603b      	str	r3, [r7, #0]
 8005168:	2600      	movs	r6, #0
 800516a:	4630      	mov	r0, r6
 800516c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005170:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005244 <_malloc_r+0xfc>
 8005174:	f000 f868 	bl	8005248 <__malloc_lock>
 8005178:	f8d8 3000 	ldr.w	r3, [r8]
 800517c:	461c      	mov	r4, r3
 800517e:	bb5c      	cbnz	r4, 80051d8 <_malloc_r+0x90>
 8005180:	4629      	mov	r1, r5
 8005182:	4638      	mov	r0, r7
 8005184:	f7ff ffc0 	bl	8005108 <sbrk_aligned>
 8005188:	1c43      	adds	r3, r0, #1
 800518a:	4604      	mov	r4, r0
 800518c:	d155      	bne.n	800523a <_malloc_r+0xf2>
 800518e:	f8d8 4000 	ldr.w	r4, [r8]
 8005192:	4626      	mov	r6, r4
 8005194:	2e00      	cmp	r6, #0
 8005196:	d145      	bne.n	8005224 <_malloc_r+0xdc>
 8005198:	2c00      	cmp	r4, #0
 800519a:	d048      	beq.n	800522e <_malloc_r+0xe6>
 800519c:	6823      	ldr	r3, [r4, #0]
 800519e:	4631      	mov	r1, r6
 80051a0:	4638      	mov	r0, r7
 80051a2:	eb04 0903 	add.w	r9, r4, r3
 80051a6:	f000 fef1 	bl	8005f8c <_sbrk_r>
 80051aa:	4581      	cmp	r9, r0
 80051ac:	d13f      	bne.n	800522e <_malloc_r+0xe6>
 80051ae:	6821      	ldr	r1, [r4, #0]
 80051b0:	1a6d      	subs	r5, r5, r1
 80051b2:	4629      	mov	r1, r5
 80051b4:	4638      	mov	r0, r7
 80051b6:	f7ff ffa7 	bl	8005108 <sbrk_aligned>
 80051ba:	3001      	adds	r0, #1
 80051bc:	d037      	beq.n	800522e <_malloc_r+0xe6>
 80051be:	6823      	ldr	r3, [r4, #0]
 80051c0:	442b      	add	r3, r5
 80051c2:	6023      	str	r3, [r4, #0]
 80051c4:	f8d8 3000 	ldr.w	r3, [r8]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d038      	beq.n	800523e <_malloc_r+0xf6>
 80051cc:	685a      	ldr	r2, [r3, #4]
 80051ce:	42a2      	cmp	r2, r4
 80051d0:	d12b      	bne.n	800522a <_malloc_r+0xe2>
 80051d2:	2200      	movs	r2, #0
 80051d4:	605a      	str	r2, [r3, #4]
 80051d6:	e00f      	b.n	80051f8 <_malloc_r+0xb0>
 80051d8:	6822      	ldr	r2, [r4, #0]
 80051da:	1b52      	subs	r2, r2, r5
 80051dc:	d41f      	bmi.n	800521e <_malloc_r+0xd6>
 80051de:	2a0b      	cmp	r2, #11
 80051e0:	d917      	bls.n	8005212 <_malloc_r+0xca>
 80051e2:	1961      	adds	r1, r4, r5
 80051e4:	42a3      	cmp	r3, r4
 80051e6:	6025      	str	r5, [r4, #0]
 80051e8:	bf18      	it	ne
 80051ea:	6059      	strne	r1, [r3, #4]
 80051ec:	6863      	ldr	r3, [r4, #4]
 80051ee:	bf08      	it	eq
 80051f0:	f8c8 1000 	streq.w	r1, [r8]
 80051f4:	5162      	str	r2, [r4, r5]
 80051f6:	604b      	str	r3, [r1, #4]
 80051f8:	4638      	mov	r0, r7
 80051fa:	f104 060b 	add.w	r6, r4, #11
 80051fe:	f000 f829 	bl	8005254 <__malloc_unlock>
 8005202:	f026 0607 	bic.w	r6, r6, #7
 8005206:	1d23      	adds	r3, r4, #4
 8005208:	1af2      	subs	r2, r6, r3
 800520a:	d0ae      	beq.n	800516a <_malloc_r+0x22>
 800520c:	1b9b      	subs	r3, r3, r6
 800520e:	50a3      	str	r3, [r4, r2]
 8005210:	e7ab      	b.n	800516a <_malloc_r+0x22>
 8005212:	42a3      	cmp	r3, r4
 8005214:	6862      	ldr	r2, [r4, #4]
 8005216:	d1dd      	bne.n	80051d4 <_malloc_r+0x8c>
 8005218:	f8c8 2000 	str.w	r2, [r8]
 800521c:	e7ec      	b.n	80051f8 <_malloc_r+0xb0>
 800521e:	4623      	mov	r3, r4
 8005220:	6864      	ldr	r4, [r4, #4]
 8005222:	e7ac      	b.n	800517e <_malloc_r+0x36>
 8005224:	4634      	mov	r4, r6
 8005226:	6876      	ldr	r6, [r6, #4]
 8005228:	e7b4      	b.n	8005194 <_malloc_r+0x4c>
 800522a:	4613      	mov	r3, r2
 800522c:	e7cc      	b.n	80051c8 <_malloc_r+0x80>
 800522e:	230c      	movs	r3, #12
 8005230:	603b      	str	r3, [r7, #0]
 8005232:	4638      	mov	r0, r7
 8005234:	f000 f80e 	bl	8005254 <__malloc_unlock>
 8005238:	e797      	b.n	800516a <_malloc_r+0x22>
 800523a:	6025      	str	r5, [r4, #0]
 800523c:	e7dc      	b.n	80051f8 <_malloc_r+0xb0>
 800523e:	605b      	str	r3, [r3, #4]
 8005240:	deff      	udf	#255	; 0xff
 8005242:	bf00      	nop
 8005244:	200005d4 	.word	0x200005d4

08005248 <__malloc_lock>:
 8005248:	4801      	ldr	r0, [pc, #4]	; (8005250 <__malloc_lock+0x8>)
 800524a:	f7ff bf01 	b.w	8005050 <__retarget_lock_acquire_recursive>
 800524e:	bf00      	nop
 8005250:	200005d0 	.word	0x200005d0

08005254 <__malloc_unlock>:
 8005254:	4801      	ldr	r0, [pc, #4]	; (800525c <__malloc_unlock+0x8>)
 8005256:	f7ff befc 	b.w	8005052 <__retarget_lock_release_recursive>
 800525a:	bf00      	nop
 800525c:	200005d0 	.word	0x200005d0

08005260 <__ssputs_r>:
 8005260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005264:	688e      	ldr	r6, [r1, #8]
 8005266:	461f      	mov	r7, r3
 8005268:	42be      	cmp	r6, r7
 800526a:	680b      	ldr	r3, [r1, #0]
 800526c:	4682      	mov	sl, r0
 800526e:	460c      	mov	r4, r1
 8005270:	4690      	mov	r8, r2
 8005272:	d82c      	bhi.n	80052ce <__ssputs_r+0x6e>
 8005274:	898a      	ldrh	r2, [r1, #12]
 8005276:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800527a:	d026      	beq.n	80052ca <__ssputs_r+0x6a>
 800527c:	6965      	ldr	r5, [r4, #20]
 800527e:	6909      	ldr	r1, [r1, #16]
 8005280:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005284:	eba3 0901 	sub.w	r9, r3, r1
 8005288:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800528c:	1c7b      	adds	r3, r7, #1
 800528e:	444b      	add	r3, r9
 8005290:	106d      	asrs	r5, r5, #1
 8005292:	429d      	cmp	r5, r3
 8005294:	bf38      	it	cc
 8005296:	461d      	movcc	r5, r3
 8005298:	0553      	lsls	r3, r2, #21
 800529a:	d527      	bpl.n	80052ec <__ssputs_r+0x8c>
 800529c:	4629      	mov	r1, r5
 800529e:	f7ff ff53 	bl	8005148 <_malloc_r>
 80052a2:	4606      	mov	r6, r0
 80052a4:	b360      	cbz	r0, 8005300 <__ssputs_r+0xa0>
 80052a6:	6921      	ldr	r1, [r4, #16]
 80052a8:	464a      	mov	r2, r9
 80052aa:	f7ff fed3 	bl	8005054 <memcpy>
 80052ae:	89a3      	ldrh	r3, [r4, #12]
 80052b0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80052b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052b8:	81a3      	strh	r3, [r4, #12]
 80052ba:	6126      	str	r6, [r4, #16]
 80052bc:	6165      	str	r5, [r4, #20]
 80052be:	444e      	add	r6, r9
 80052c0:	eba5 0509 	sub.w	r5, r5, r9
 80052c4:	6026      	str	r6, [r4, #0]
 80052c6:	60a5      	str	r5, [r4, #8]
 80052c8:	463e      	mov	r6, r7
 80052ca:	42be      	cmp	r6, r7
 80052cc:	d900      	bls.n	80052d0 <__ssputs_r+0x70>
 80052ce:	463e      	mov	r6, r7
 80052d0:	6820      	ldr	r0, [r4, #0]
 80052d2:	4632      	mov	r2, r6
 80052d4:	4641      	mov	r1, r8
 80052d6:	f000 fe3e 	bl	8005f56 <memmove>
 80052da:	68a3      	ldr	r3, [r4, #8]
 80052dc:	1b9b      	subs	r3, r3, r6
 80052de:	60a3      	str	r3, [r4, #8]
 80052e0:	6823      	ldr	r3, [r4, #0]
 80052e2:	4433      	add	r3, r6
 80052e4:	6023      	str	r3, [r4, #0]
 80052e6:	2000      	movs	r0, #0
 80052e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052ec:	462a      	mov	r2, r5
 80052ee:	f000 fe5d 	bl	8005fac <_realloc_r>
 80052f2:	4606      	mov	r6, r0
 80052f4:	2800      	cmp	r0, #0
 80052f6:	d1e0      	bne.n	80052ba <__ssputs_r+0x5a>
 80052f8:	6921      	ldr	r1, [r4, #16]
 80052fa:	4650      	mov	r0, sl
 80052fc:	f7ff feb8 	bl	8005070 <_free_r>
 8005300:	230c      	movs	r3, #12
 8005302:	f8ca 3000 	str.w	r3, [sl]
 8005306:	89a3      	ldrh	r3, [r4, #12]
 8005308:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800530c:	81a3      	strh	r3, [r4, #12]
 800530e:	f04f 30ff 	mov.w	r0, #4294967295
 8005312:	e7e9      	b.n	80052e8 <__ssputs_r+0x88>

08005314 <_svfiprintf_r>:
 8005314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005318:	4698      	mov	r8, r3
 800531a:	898b      	ldrh	r3, [r1, #12]
 800531c:	061b      	lsls	r3, r3, #24
 800531e:	b09d      	sub	sp, #116	; 0x74
 8005320:	4607      	mov	r7, r0
 8005322:	460d      	mov	r5, r1
 8005324:	4614      	mov	r4, r2
 8005326:	d50e      	bpl.n	8005346 <_svfiprintf_r+0x32>
 8005328:	690b      	ldr	r3, [r1, #16]
 800532a:	b963      	cbnz	r3, 8005346 <_svfiprintf_r+0x32>
 800532c:	2140      	movs	r1, #64	; 0x40
 800532e:	f7ff ff0b 	bl	8005148 <_malloc_r>
 8005332:	6028      	str	r0, [r5, #0]
 8005334:	6128      	str	r0, [r5, #16]
 8005336:	b920      	cbnz	r0, 8005342 <_svfiprintf_r+0x2e>
 8005338:	230c      	movs	r3, #12
 800533a:	603b      	str	r3, [r7, #0]
 800533c:	f04f 30ff 	mov.w	r0, #4294967295
 8005340:	e0d0      	b.n	80054e4 <_svfiprintf_r+0x1d0>
 8005342:	2340      	movs	r3, #64	; 0x40
 8005344:	616b      	str	r3, [r5, #20]
 8005346:	2300      	movs	r3, #0
 8005348:	9309      	str	r3, [sp, #36]	; 0x24
 800534a:	2320      	movs	r3, #32
 800534c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005350:	f8cd 800c 	str.w	r8, [sp, #12]
 8005354:	2330      	movs	r3, #48	; 0x30
 8005356:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80054fc <_svfiprintf_r+0x1e8>
 800535a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800535e:	f04f 0901 	mov.w	r9, #1
 8005362:	4623      	mov	r3, r4
 8005364:	469a      	mov	sl, r3
 8005366:	f813 2b01 	ldrb.w	r2, [r3], #1
 800536a:	b10a      	cbz	r2, 8005370 <_svfiprintf_r+0x5c>
 800536c:	2a25      	cmp	r2, #37	; 0x25
 800536e:	d1f9      	bne.n	8005364 <_svfiprintf_r+0x50>
 8005370:	ebba 0b04 	subs.w	fp, sl, r4
 8005374:	d00b      	beq.n	800538e <_svfiprintf_r+0x7a>
 8005376:	465b      	mov	r3, fp
 8005378:	4622      	mov	r2, r4
 800537a:	4629      	mov	r1, r5
 800537c:	4638      	mov	r0, r7
 800537e:	f7ff ff6f 	bl	8005260 <__ssputs_r>
 8005382:	3001      	adds	r0, #1
 8005384:	f000 80a9 	beq.w	80054da <_svfiprintf_r+0x1c6>
 8005388:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800538a:	445a      	add	r2, fp
 800538c:	9209      	str	r2, [sp, #36]	; 0x24
 800538e:	f89a 3000 	ldrb.w	r3, [sl]
 8005392:	2b00      	cmp	r3, #0
 8005394:	f000 80a1 	beq.w	80054da <_svfiprintf_r+0x1c6>
 8005398:	2300      	movs	r3, #0
 800539a:	f04f 32ff 	mov.w	r2, #4294967295
 800539e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80053a2:	f10a 0a01 	add.w	sl, sl, #1
 80053a6:	9304      	str	r3, [sp, #16]
 80053a8:	9307      	str	r3, [sp, #28]
 80053aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80053ae:	931a      	str	r3, [sp, #104]	; 0x68
 80053b0:	4654      	mov	r4, sl
 80053b2:	2205      	movs	r2, #5
 80053b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053b8:	4850      	ldr	r0, [pc, #320]	; (80054fc <_svfiprintf_r+0x1e8>)
 80053ba:	f7fa fee9 	bl	8000190 <memchr>
 80053be:	9a04      	ldr	r2, [sp, #16]
 80053c0:	b9d8      	cbnz	r0, 80053fa <_svfiprintf_r+0xe6>
 80053c2:	06d0      	lsls	r0, r2, #27
 80053c4:	bf44      	itt	mi
 80053c6:	2320      	movmi	r3, #32
 80053c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053cc:	0711      	lsls	r1, r2, #28
 80053ce:	bf44      	itt	mi
 80053d0:	232b      	movmi	r3, #43	; 0x2b
 80053d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053d6:	f89a 3000 	ldrb.w	r3, [sl]
 80053da:	2b2a      	cmp	r3, #42	; 0x2a
 80053dc:	d015      	beq.n	800540a <_svfiprintf_r+0xf6>
 80053de:	9a07      	ldr	r2, [sp, #28]
 80053e0:	4654      	mov	r4, sl
 80053e2:	2000      	movs	r0, #0
 80053e4:	f04f 0c0a 	mov.w	ip, #10
 80053e8:	4621      	mov	r1, r4
 80053ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80053ee:	3b30      	subs	r3, #48	; 0x30
 80053f0:	2b09      	cmp	r3, #9
 80053f2:	d94d      	bls.n	8005490 <_svfiprintf_r+0x17c>
 80053f4:	b1b0      	cbz	r0, 8005424 <_svfiprintf_r+0x110>
 80053f6:	9207      	str	r2, [sp, #28]
 80053f8:	e014      	b.n	8005424 <_svfiprintf_r+0x110>
 80053fa:	eba0 0308 	sub.w	r3, r0, r8
 80053fe:	fa09 f303 	lsl.w	r3, r9, r3
 8005402:	4313      	orrs	r3, r2
 8005404:	9304      	str	r3, [sp, #16]
 8005406:	46a2      	mov	sl, r4
 8005408:	e7d2      	b.n	80053b0 <_svfiprintf_r+0x9c>
 800540a:	9b03      	ldr	r3, [sp, #12]
 800540c:	1d19      	adds	r1, r3, #4
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	9103      	str	r1, [sp, #12]
 8005412:	2b00      	cmp	r3, #0
 8005414:	bfbb      	ittet	lt
 8005416:	425b      	neglt	r3, r3
 8005418:	f042 0202 	orrlt.w	r2, r2, #2
 800541c:	9307      	strge	r3, [sp, #28]
 800541e:	9307      	strlt	r3, [sp, #28]
 8005420:	bfb8      	it	lt
 8005422:	9204      	strlt	r2, [sp, #16]
 8005424:	7823      	ldrb	r3, [r4, #0]
 8005426:	2b2e      	cmp	r3, #46	; 0x2e
 8005428:	d10c      	bne.n	8005444 <_svfiprintf_r+0x130>
 800542a:	7863      	ldrb	r3, [r4, #1]
 800542c:	2b2a      	cmp	r3, #42	; 0x2a
 800542e:	d134      	bne.n	800549a <_svfiprintf_r+0x186>
 8005430:	9b03      	ldr	r3, [sp, #12]
 8005432:	1d1a      	adds	r2, r3, #4
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	9203      	str	r2, [sp, #12]
 8005438:	2b00      	cmp	r3, #0
 800543a:	bfb8      	it	lt
 800543c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005440:	3402      	adds	r4, #2
 8005442:	9305      	str	r3, [sp, #20]
 8005444:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800550c <_svfiprintf_r+0x1f8>
 8005448:	7821      	ldrb	r1, [r4, #0]
 800544a:	2203      	movs	r2, #3
 800544c:	4650      	mov	r0, sl
 800544e:	f7fa fe9f 	bl	8000190 <memchr>
 8005452:	b138      	cbz	r0, 8005464 <_svfiprintf_r+0x150>
 8005454:	9b04      	ldr	r3, [sp, #16]
 8005456:	eba0 000a 	sub.w	r0, r0, sl
 800545a:	2240      	movs	r2, #64	; 0x40
 800545c:	4082      	lsls	r2, r0
 800545e:	4313      	orrs	r3, r2
 8005460:	3401      	adds	r4, #1
 8005462:	9304      	str	r3, [sp, #16]
 8005464:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005468:	4825      	ldr	r0, [pc, #148]	; (8005500 <_svfiprintf_r+0x1ec>)
 800546a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800546e:	2206      	movs	r2, #6
 8005470:	f7fa fe8e 	bl	8000190 <memchr>
 8005474:	2800      	cmp	r0, #0
 8005476:	d038      	beq.n	80054ea <_svfiprintf_r+0x1d6>
 8005478:	4b22      	ldr	r3, [pc, #136]	; (8005504 <_svfiprintf_r+0x1f0>)
 800547a:	bb1b      	cbnz	r3, 80054c4 <_svfiprintf_r+0x1b0>
 800547c:	9b03      	ldr	r3, [sp, #12]
 800547e:	3307      	adds	r3, #7
 8005480:	f023 0307 	bic.w	r3, r3, #7
 8005484:	3308      	adds	r3, #8
 8005486:	9303      	str	r3, [sp, #12]
 8005488:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800548a:	4433      	add	r3, r6
 800548c:	9309      	str	r3, [sp, #36]	; 0x24
 800548e:	e768      	b.n	8005362 <_svfiprintf_r+0x4e>
 8005490:	fb0c 3202 	mla	r2, ip, r2, r3
 8005494:	460c      	mov	r4, r1
 8005496:	2001      	movs	r0, #1
 8005498:	e7a6      	b.n	80053e8 <_svfiprintf_r+0xd4>
 800549a:	2300      	movs	r3, #0
 800549c:	3401      	adds	r4, #1
 800549e:	9305      	str	r3, [sp, #20]
 80054a0:	4619      	mov	r1, r3
 80054a2:	f04f 0c0a 	mov.w	ip, #10
 80054a6:	4620      	mov	r0, r4
 80054a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80054ac:	3a30      	subs	r2, #48	; 0x30
 80054ae:	2a09      	cmp	r2, #9
 80054b0:	d903      	bls.n	80054ba <_svfiprintf_r+0x1a6>
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d0c6      	beq.n	8005444 <_svfiprintf_r+0x130>
 80054b6:	9105      	str	r1, [sp, #20]
 80054b8:	e7c4      	b.n	8005444 <_svfiprintf_r+0x130>
 80054ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80054be:	4604      	mov	r4, r0
 80054c0:	2301      	movs	r3, #1
 80054c2:	e7f0      	b.n	80054a6 <_svfiprintf_r+0x192>
 80054c4:	ab03      	add	r3, sp, #12
 80054c6:	9300      	str	r3, [sp, #0]
 80054c8:	462a      	mov	r2, r5
 80054ca:	4b0f      	ldr	r3, [pc, #60]	; (8005508 <_svfiprintf_r+0x1f4>)
 80054cc:	a904      	add	r1, sp, #16
 80054ce:	4638      	mov	r0, r7
 80054d0:	f3af 8000 	nop.w
 80054d4:	1c42      	adds	r2, r0, #1
 80054d6:	4606      	mov	r6, r0
 80054d8:	d1d6      	bne.n	8005488 <_svfiprintf_r+0x174>
 80054da:	89ab      	ldrh	r3, [r5, #12]
 80054dc:	065b      	lsls	r3, r3, #25
 80054de:	f53f af2d 	bmi.w	800533c <_svfiprintf_r+0x28>
 80054e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80054e4:	b01d      	add	sp, #116	; 0x74
 80054e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054ea:	ab03      	add	r3, sp, #12
 80054ec:	9300      	str	r3, [sp, #0]
 80054ee:	462a      	mov	r2, r5
 80054f0:	4b05      	ldr	r3, [pc, #20]	; (8005508 <_svfiprintf_r+0x1f4>)
 80054f2:	a904      	add	r1, sp, #16
 80054f4:	4638      	mov	r0, r7
 80054f6:	f000 fa4b 	bl	8005990 <_printf_i>
 80054fa:	e7eb      	b.n	80054d4 <_svfiprintf_r+0x1c0>
 80054fc:	080063ec 	.word	0x080063ec
 8005500:	080063f6 	.word	0x080063f6
 8005504:	00000000 	.word	0x00000000
 8005508:	08005261 	.word	0x08005261
 800550c:	080063f2 	.word	0x080063f2

08005510 <_sungetc_r>:
 8005510:	b538      	push	{r3, r4, r5, lr}
 8005512:	1c4b      	adds	r3, r1, #1
 8005514:	4614      	mov	r4, r2
 8005516:	d103      	bne.n	8005520 <_sungetc_r+0x10>
 8005518:	f04f 35ff 	mov.w	r5, #4294967295
 800551c:	4628      	mov	r0, r5
 800551e:	bd38      	pop	{r3, r4, r5, pc}
 8005520:	8993      	ldrh	r3, [r2, #12]
 8005522:	f023 0320 	bic.w	r3, r3, #32
 8005526:	8193      	strh	r3, [r2, #12]
 8005528:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800552a:	6852      	ldr	r2, [r2, #4]
 800552c:	b2cd      	uxtb	r5, r1
 800552e:	b18b      	cbz	r3, 8005554 <_sungetc_r+0x44>
 8005530:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005532:	4293      	cmp	r3, r2
 8005534:	dd08      	ble.n	8005548 <_sungetc_r+0x38>
 8005536:	6823      	ldr	r3, [r4, #0]
 8005538:	1e5a      	subs	r2, r3, #1
 800553a:	6022      	str	r2, [r4, #0]
 800553c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8005540:	6863      	ldr	r3, [r4, #4]
 8005542:	3301      	adds	r3, #1
 8005544:	6063      	str	r3, [r4, #4]
 8005546:	e7e9      	b.n	800551c <_sungetc_r+0xc>
 8005548:	4621      	mov	r1, r4
 800554a:	f000 fcca 	bl	8005ee2 <__submore>
 800554e:	2800      	cmp	r0, #0
 8005550:	d0f1      	beq.n	8005536 <_sungetc_r+0x26>
 8005552:	e7e1      	b.n	8005518 <_sungetc_r+0x8>
 8005554:	6921      	ldr	r1, [r4, #16]
 8005556:	6823      	ldr	r3, [r4, #0]
 8005558:	b151      	cbz	r1, 8005570 <_sungetc_r+0x60>
 800555a:	4299      	cmp	r1, r3
 800555c:	d208      	bcs.n	8005570 <_sungetc_r+0x60>
 800555e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8005562:	42a9      	cmp	r1, r5
 8005564:	d104      	bne.n	8005570 <_sungetc_r+0x60>
 8005566:	3b01      	subs	r3, #1
 8005568:	3201      	adds	r2, #1
 800556a:	6023      	str	r3, [r4, #0]
 800556c:	6062      	str	r2, [r4, #4]
 800556e:	e7d5      	b.n	800551c <_sungetc_r+0xc>
 8005570:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8005574:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005578:	6363      	str	r3, [r4, #52]	; 0x34
 800557a:	2303      	movs	r3, #3
 800557c:	63a3      	str	r3, [r4, #56]	; 0x38
 800557e:	4623      	mov	r3, r4
 8005580:	f803 5f46 	strb.w	r5, [r3, #70]!
 8005584:	6023      	str	r3, [r4, #0]
 8005586:	2301      	movs	r3, #1
 8005588:	e7dc      	b.n	8005544 <_sungetc_r+0x34>

0800558a <__ssrefill_r>:
 800558a:	b510      	push	{r4, lr}
 800558c:	460c      	mov	r4, r1
 800558e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8005590:	b169      	cbz	r1, 80055ae <__ssrefill_r+0x24>
 8005592:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005596:	4299      	cmp	r1, r3
 8005598:	d001      	beq.n	800559e <__ssrefill_r+0x14>
 800559a:	f7ff fd69 	bl	8005070 <_free_r>
 800559e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80055a0:	6063      	str	r3, [r4, #4]
 80055a2:	2000      	movs	r0, #0
 80055a4:	6360      	str	r0, [r4, #52]	; 0x34
 80055a6:	b113      	cbz	r3, 80055ae <__ssrefill_r+0x24>
 80055a8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80055aa:	6023      	str	r3, [r4, #0]
 80055ac:	bd10      	pop	{r4, pc}
 80055ae:	6923      	ldr	r3, [r4, #16]
 80055b0:	6023      	str	r3, [r4, #0]
 80055b2:	2300      	movs	r3, #0
 80055b4:	6063      	str	r3, [r4, #4]
 80055b6:	89a3      	ldrh	r3, [r4, #12]
 80055b8:	f043 0320 	orr.w	r3, r3, #32
 80055bc:	81a3      	strh	r3, [r4, #12]
 80055be:	f04f 30ff 	mov.w	r0, #4294967295
 80055c2:	e7f3      	b.n	80055ac <__ssrefill_r+0x22>

080055c4 <__ssvfiscanf_r>:
 80055c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055c8:	460c      	mov	r4, r1
 80055ca:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80055ce:	2100      	movs	r1, #0
 80055d0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80055d4:	49a6      	ldr	r1, [pc, #664]	; (8005870 <__ssvfiscanf_r+0x2ac>)
 80055d6:	91a0      	str	r1, [sp, #640]	; 0x280
 80055d8:	f10d 0804 	add.w	r8, sp, #4
 80055dc:	49a5      	ldr	r1, [pc, #660]	; (8005874 <__ssvfiscanf_r+0x2b0>)
 80055de:	4fa6      	ldr	r7, [pc, #664]	; (8005878 <__ssvfiscanf_r+0x2b4>)
 80055e0:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800587c <__ssvfiscanf_r+0x2b8>
 80055e4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80055e8:	4606      	mov	r6, r0
 80055ea:	91a1      	str	r1, [sp, #644]	; 0x284
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	7813      	ldrb	r3, [r2, #0]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	f000 815a 	beq.w	80058aa <__ssvfiscanf_r+0x2e6>
 80055f6:	5cf9      	ldrb	r1, [r7, r3]
 80055f8:	f011 0108 	ands.w	r1, r1, #8
 80055fc:	f102 0501 	add.w	r5, r2, #1
 8005600:	d019      	beq.n	8005636 <__ssvfiscanf_r+0x72>
 8005602:	6863      	ldr	r3, [r4, #4]
 8005604:	2b00      	cmp	r3, #0
 8005606:	dd0f      	ble.n	8005628 <__ssvfiscanf_r+0x64>
 8005608:	6823      	ldr	r3, [r4, #0]
 800560a:	781a      	ldrb	r2, [r3, #0]
 800560c:	5cba      	ldrb	r2, [r7, r2]
 800560e:	0712      	lsls	r2, r2, #28
 8005610:	d401      	bmi.n	8005616 <__ssvfiscanf_r+0x52>
 8005612:	462a      	mov	r2, r5
 8005614:	e7eb      	b.n	80055ee <__ssvfiscanf_r+0x2a>
 8005616:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8005618:	3201      	adds	r2, #1
 800561a:	9245      	str	r2, [sp, #276]	; 0x114
 800561c:	6862      	ldr	r2, [r4, #4]
 800561e:	3301      	adds	r3, #1
 8005620:	3a01      	subs	r2, #1
 8005622:	6062      	str	r2, [r4, #4]
 8005624:	6023      	str	r3, [r4, #0]
 8005626:	e7ec      	b.n	8005602 <__ssvfiscanf_r+0x3e>
 8005628:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800562a:	4621      	mov	r1, r4
 800562c:	4630      	mov	r0, r6
 800562e:	4798      	blx	r3
 8005630:	2800      	cmp	r0, #0
 8005632:	d0e9      	beq.n	8005608 <__ssvfiscanf_r+0x44>
 8005634:	e7ed      	b.n	8005612 <__ssvfiscanf_r+0x4e>
 8005636:	2b25      	cmp	r3, #37	; 0x25
 8005638:	d012      	beq.n	8005660 <__ssvfiscanf_r+0x9c>
 800563a:	469a      	mov	sl, r3
 800563c:	6863      	ldr	r3, [r4, #4]
 800563e:	2b00      	cmp	r3, #0
 8005640:	f340 8091 	ble.w	8005766 <__ssvfiscanf_r+0x1a2>
 8005644:	6822      	ldr	r2, [r4, #0]
 8005646:	7813      	ldrb	r3, [r2, #0]
 8005648:	4553      	cmp	r3, sl
 800564a:	f040 812e 	bne.w	80058aa <__ssvfiscanf_r+0x2e6>
 800564e:	6863      	ldr	r3, [r4, #4]
 8005650:	3b01      	subs	r3, #1
 8005652:	6063      	str	r3, [r4, #4]
 8005654:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8005656:	3201      	adds	r2, #1
 8005658:	3301      	adds	r3, #1
 800565a:	6022      	str	r2, [r4, #0]
 800565c:	9345      	str	r3, [sp, #276]	; 0x114
 800565e:	e7d8      	b.n	8005612 <__ssvfiscanf_r+0x4e>
 8005660:	9141      	str	r1, [sp, #260]	; 0x104
 8005662:	9143      	str	r1, [sp, #268]	; 0x10c
 8005664:	7853      	ldrb	r3, [r2, #1]
 8005666:	2b2a      	cmp	r3, #42	; 0x2a
 8005668:	bf02      	ittt	eq
 800566a:	2310      	moveq	r3, #16
 800566c:	1c95      	addeq	r5, r2, #2
 800566e:	9341      	streq	r3, [sp, #260]	; 0x104
 8005670:	220a      	movs	r2, #10
 8005672:	46aa      	mov	sl, r5
 8005674:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8005678:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800567c:	2b09      	cmp	r3, #9
 800567e:	d91c      	bls.n	80056ba <__ssvfiscanf_r+0xf6>
 8005680:	487e      	ldr	r0, [pc, #504]	; (800587c <__ssvfiscanf_r+0x2b8>)
 8005682:	2203      	movs	r2, #3
 8005684:	f7fa fd84 	bl	8000190 <memchr>
 8005688:	b138      	cbz	r0, 800569a <__ssvfiscanf_r+0xd6>
 800568a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800568c:	eba0 0009 	sub.w	r0, r0, r9
 8005690:	2301      	movs	r3, #1
 8005692:	4083      	lsls	r3, r0
 8005694:	4313      	orrs	r3, r2
 8005696:	9341      	str	r3, [sp, #260]	; 0x104
 8005698:	4655      	mov	r5, sl
 800569a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800569e:	2b78      	cmp	r3, #120	; 0x78
 80056a0:	d806      	bhi.n	80056b0 <__ssvfiscanf_r+0xec>
 80056a2:	2b57      	cmp	r3, #87	; 0x57
 80056a4:	d810      	bhi.n	80056c8 <__ssvfiscanf_r+0x104>
 80056a6:	2b25      	cmp	r3, #37	; 0x25
 80056a8:	d0c7      	beq.n	800563a <__ssvfiscanf_r+0x76>
 80056aa:	d857      	bhi.n	800575c <__ssvfiscanf_r+0x198>
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d065      	beq.n	800577c <__ssvfiscanf_r+0x1b8>
 80056b0:	2303      	movs	r3, #3
 80056b2:	9347      	str	r3, [sp, #284]	; 0x11c
 80056b4:	230a      	movs	r3, #10
 80056b6:	9342      	str	r3, [sp, #264]	; 0x108
 80056b8:	e076      	b.n	80057a8 <__ssvfiscanf_r+0x1e4>
 80056ba:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80056bc:	fb02 1103 	mla	r1, r2, r3, r1
 80056c0:	3930      	subs	r1, #48	; 0x30
 80056c2:	9143      	str	r1, [sp, #268]	; 0x10c
 80056c4:	4655      	mov	r5, sl
 80056c6:	e7d4      	b.n	8005672 <__ssvfiscanf_r+0xae>
 80056c8:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80056cc:	2a20      	cmp	r2, #32
 80056ce:	d8ef      	bhi.n	80056b0 <__ssvfiscanf_r+0xec>
 80056d0:	a101      	add	r1, pc, #4	; (adr r1, 80056d8 <__ssvfiscanf_r+0x114>)
 80056d2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80056d6:	bf00      	nop
 80056d8:	0800578b 	.word	0x0800578b
 80056dc:	080056b1 	.word	0x080056b1
 80056e0:	080056b1 	.word	0x080056b1
 80056e4:	080057e9 	.word	0x080057e9
 80056e8:	080056b1 	.word	0x080056b1
 80056ec:	080056b1 	.word	0x080056b1
 80056f0:	080056b1 	.word	0x080056b1
 80056f4:	080056b1 	.word	0x080056b1
 80056f8:	080056b1 	.word	0x080056b1
 80056fc:	080056b1 	.word	0x080056b1
 8005700:	080056b1 	.word	0x080056b1
 8005704:	080057ff 	.word	0x080057ff
 8005708:	080057e5 	.word	0x080057e5
 800570c:	08005763 	.word	0x08005763
 8005710:	08005763 	.word	0x08005763
 8005714:	08005763 	.word	0x08005763
 8005718:	080056b1 	.word	0x080056b1
 800571c:	080057a1 	.word	0x080057a1
 8005720:	080056b1 	.word	0x080056b1
 8005724:	080056b1 	.word	0x080056b1
 8005728:	080056b1 	.word	0x080056b1
 800572c:	080056b1 	.word	0x080056b1
 8005730:	0800580f 	.word	0x0800580f
 8005734:	080057dd 	.word	0x080057dd
 8005738:	08005783 	.word	0x08005783
 800573c:	080056b1 	.word	0x080056b1
 8005740:	080056b1 	.word	0x080056b1
 8005744:	0800580b 	.word	0x0800580b
 8005748:	080056b1 	.word	0x080056b1
 800574c:	080057e5 	.word	0x080057e5
 8005750:	080056b1 	.word	0x080056b1
 8005754:	080056b1 	.word	0x080056b1
 8005758:	0800578b 	.word	0x0800578b
 800575c:	3b45      	subs	r3, #69	; 0x45
 800575e:	2b02      	cmp	r3, #2
 8005760:	d8a6      	bhi.n	80056b0 <__ssvfiscanf_r+0xec>
 8005762:	2305      	movs	r3, #5
 8005764:	e01f      	b.n	80057a6 <__ssvfiscanf_r+0x1e2>
 8005766:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8005768:	4621      	mov	r1, r4
 800576a:	4630      	mov	r0, r6
 800576c:	4798      	blx	r3
 800576e:	2800      	cmp	r0, #0
 8005770:	f43f af68 	beq.w	8005644 <__ssvfiscanf_r+0x80>
 8005774:	9844      	ldr	r0, [sp, #272]	; 0x110
 8005776:	2800      	cmp	r0, #0
 8005778:	f040 808d 	bne.w	8005896 <__ssvfiscanf_r+0x2d2>
 800577c:	f04f 30ff 	mov.w	r0, #4294967295
 8005780:	e08f      	b.n	80058a2 <__ssvfiscanf_r+0x2de>
 8005782:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8005784:	f042 0220 	orr.w	r2, r2, #32
 8005788:	9241      	str	r2, [sp, #260]	; 0x104
 800578a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800578c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005790:	9241      	str	r2, [sp, #260]	; 0x104
 8005792:	2210      	movs	r2, #16
 8005794:	2b6f      	cmp	r3, #111	; 0x6f
 8005796:	9242      	str	r2, [sp, #264]	; 0x108
 8005798:	bf34      	ite	cc
 800579a:	2303      	movcc	r3, #3
 800579c:	2304      	movcs	r3, #4
 800579e:	e002      	b.n	80057a6 <__ssvfiscanf_r+0x1e2>
 80057a0:	2300      	movs	r3, #0
 80057a2:	9342      	str	r3, [sp, #264]	; 0x108
 80057a4:	2303      	movs	r3, #3
 80057a6:	9347      	str	r3, [sp, #284]	; 0x11c
 80057a8:	6863      	ldr	r3, [r4, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	dd3d      	ble.n	800582a <__ssvfiscanf_r+0x266>
 80057ae:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80057b0:	0659      	lsls	r1, r3, #25
 80057b2:	d404      	bmi.n	80057be <__ssvfiscanf_r+0x1fa>
 80057b4:	6823      	ldr	r3, [r4, #0]
 80057b6:	781a      	ldrb	r2, [r3, #0]
 80057b8:	5cba      	ldrb	r2, [r7, r2]
 80057ba:	0712      	lsls	r2, r2, #28
 80057bc:	d43c      	bmi.n	8005838 <__ssvfiscanf_r+0x274>
 80057be:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	dc4b      	bgt.n	800585c <__ssvfiscanf_r+0x298>
 80057c4:	466b      	mov	r3, sp
 80057c6:	4622      	mov	r2, r4
 80057c8:	a941      	add	r1, sp, #260	; 0x104
 80057ca:	4630      	mov	r0, r6
 80057cc:	f000 fa02 	bl	8005bd4 <_scanf_chars>
 80057d0:	2801      	cmp	r0, #1
 80057d2:	d06a      	beq.n	80058aa <__ssvfiscanf_r+0x2e6>
 80057d4:	2802      	cmp	r0, #2
 80057d6:	f47f af1c 	bne.w	8005612 <__ssvfiscanf_r+0x4e>
 80057da:	e7cb      	b.n	8005774 <__ssvfiscanf_r+0x1b0>
 80057dc:	2308      	movs	r3, #8
 80057de:	9342      	str	r3, [sp, #264]	; 0x108
 80057e0:	2304      	movs	r3, #4
 80057e2:	e7e0      	b.n	80057a6 <__ssvfiscanf_r+0x1e2>
 80057e4:	220a      	movs	r2, #10
 80057e6:	e7d5      	b.n	8005794 <__ssvfiscanf_r+0x1d0>
 80057e8:	4629      	mov	r1, r5
 80057ea:	4640      	mov	r0, r8
 80057ec:	f000 fb40 	bl	8005e70 <__sccl>
 80057f0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80057f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057f6:	9341      	str	r3, [sp, #260]	; 0x104
 80057f8:	4605      	mov	r5, r0
 80057fa:	2301      	movs	r3, #1
 80057fc:	e7d3      	b.n	80057a6 <__ssvfiscanf_r+0x1e2>
 80057fe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005800:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005804:	9341      	str	r3, [sp, #260]	; 0x104
 8005806:	2300      	movs	r3, #0
 8005808:	e7cd      	b.n	80057a6 <__ssvfiscanf_r+0x1e2>
 800580a:	2302      	movs	r3, #2
 800580c:	e7cb      	b.n	80057a6 <__ssvfiscanf_r+0x1e2>
 800580e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8005810:	06c3      	lsls	r3, r0, #27
 8005812:	f53f aefe 	bmi.w	8005612 <__ssvfiscanf_r+0x4e>
 8005816:	9b00      	ldr	r3, [sp, #0]
 8005818:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800581a:	1d19      	adds	r1, r3, #4
 800581c:	9100      	str	r1, [sp, #0]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	07c0      	lsls	r0, r0, #31
 8005822:	bf4c      	ite	mi
 8005824:	801a      	strhmi	r2, [r3, #0]
 8005826:	601a      	strpl	r2, [r3, #0]
 8005828:	e6f3      	b.n	8005612 <__ssvfiscanf_r+0x4e>
 800582a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800582c:	4621      	mov	r1, r4
 800582e:	4630      	mov	r0, r6
 8005830:	4798      	blx	r3
 8005832:	2800      	cmp	r0, #0
 8005834:	d0bb      	beq.n	80057ae <__ssvfiscanf_r+0x1ea>
 8005836:	e79d      	b.n	8005774 <__ssvfiscanf_r+0x1b0>
 8005838:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800583a:	3201      	adds	r2, #1
 800583c:	9245      	str	r2, [sp, #276]	; 0x114
 800583e:	6862      	ldr	r2, [r4, #4]
 8005840:	3a01      	subs	r2, #1
 8005842:	2a00      	cmp	r2, #0
 8005844:	6062      	str	r2, [r4, #4]
 8005846:	dd02      	ble.n	800584e <__ssvfiscanf_r+0x28a>
 8005848:	3301      	adds	r3, #1
 800584a:	6023      	str	r3, [r4, #0]
 800584c:	e7b2      	b.n	80057b4 <__ssvfiscanf_r+0x1f0>
 800584e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8005850:	4621      	mov	r1, r4
 8005852:	4630      	mov	r0, r6
 8005854:	4798      	blx	r3
 8005856:	2800      	cmp	r0, #0
 8005858:	d0ac      	beq.n	80057b4 <__ssvfiscanf_r+0x1f0>
 800585a:	e78b      	b.n	8005774 <__ssvfiscanf_r+0x1b0>
 800585c:	2b04      	cmp	r3, #4
 800585e:	dc0f      	bgt.n	8005880 <__ssvfiscanf_r+0x2bc>
 8005860:	466b      	mov	r3, sp
 8005862:	4622      	mov	r2, r4
 8005864:	a941      	add	r1, sp, #260	; 0x104
 8005866:	4630      	mov	r0, r6
 8005868:	f000 fa0e 	bl	8005c88 <_scanf_i>
 800586c:	e7b0      	b.n	80057d0 <__ssvfiscanf_r+0x20c>
 800586e:	bf00      	nop
 8005870:	08005511 	.word	0x08005511
 8005874:	0800558b 	.word	0x0800558b
 8005878:	0800643b 	.word	0x0800643b
 800587c:	080063f2 	.word	0x080063f2
 8005880:	4b0b      	ldr	r3, [pc, #44]	; (80058b0 <__ssvfiscanf_r+0x2ec>)
 8005882:	2b00      	cmp	r3, #0
 8005884:	f43f aec5 	beq.w	8005612 <__ssvfiscanf_r+0x4e>
 8005888:	466b      	mov	r3, sp
 800588a:	4622      	mov	r2, r4
 800588c:	a941      	add	r1, sp, #260	; 0x104
 800588e:	4630      	mov	r0, r6
 8005890:	f3af 8000 	nop.w
 8005894:	e79c      	b.n	80057d0 <__ssvfiscanf_r+0x20c>
 8005896:	89a3      	ldrh	r3, [r4, #12]
 8005898:	f013 0f40 	tst.w	r3, #64	; 0x40
 800589c:	bf18      	it	ne
 800589e:	f04f 30ff 	movne.w	r0, #4294967295
 80058a2:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 80058a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058aa:	9844      	ldr	r0, [sp, #272]	; 0x110
 80058ac:	e7f9      	b.n	80058a2 <__ssvfiscanf_r+0x2de>
 80058ae:	bf00      	nop
 80058b0:	00000000 	.word	0x00000000

080058b4 <_printf_common>:
 80058b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058b8:	4616      	mov	r6, r2
 80058ba:	4699      	mov	r9, r3
 80058bc:	688a      	ldr	r2, [r1, #8]
 80058be:	690b      	ldr	r3, [r1, #16]
 80058c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80058c4:	4293      	cmp	r3, r2
 80058c6:	bfb8      	it	lt
 80058c8:	4613      	movlt	r3, r2
 80058ca:	6033      	str	r3, [r6, #0]
 80058cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80058d0:	4607      	mov	r7, r0
 80058d2:	460c      	mov	r4, r1
 80058d4:	b10a      	cbz	r2, 80058da <_printf_common+0x26>
 80058d6:	3301      	adds	r3, #1
 80058d8:	6033      	str	r3, [r6, #0]
 80058da:	6823      	ldr	r3, [r4, #0]
 80058dc:	0699      	lsls	r1, r3, #26
 80058de:	bf42      	ittt	mi
 80058e0:	6833      	ldrmi	r3, [r6, #0]
 80058e2:	3302      	addmi	r3, #2
 80058e4:	6033      	strmi	r3, [r6, #0]
 80058e6:	6825      	ldr	r5, [r4, #0]
 80058e8:	f015 0506 	ands.w	r5, r5, #6
 80058ec:	d106      	bne.n	80058fc <_printf_common+0x48>
 80058ee:	f104 0a19 	add.w	sl, r4, #25
 80058f2:	68e3      	ldr	r3, [r4, #12]
 80058f4:	6832      	ldr	r2, [r6, #0]
 80058f6:	1a9b      	subs	r3, r3, r2
 80058f8:	42ab      	cmp	r3, r5
 80058fa:	dc26      	bgt.n	800594a <_printf_common+0x96>
 80058fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005900:	1e13      	subs	r3, r2, #0
 8005902:	6822      	ldr	r2, [r4, #0]
 8005904:	bf18      	it	ne
 8005906:	2301      	movne	r3, #1
 8005908:	0692      	lsls	r2, r2, #26
 800590a:	d42b      	bmi.n	8005964 <_printf_common+0xb0>
 800590c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005910:	4649      	mov	r1, r9
 8005912:	4638      	mov	r0, r7
 8005914:	47c0      	blx	r8
 8005916:	3001      	adds	r0, #1
 8005918:	d01e      	beq.n	8005958 <_printf_common+0xa4>
 800591a:	6823      	ldr	r3, [r4, #0]
 800591c:	6922      	ldr	r2, [r4, #16]
 800591e:	f003 0306 	and.w	r3, r3, #6
 8005922:	2b04      	cmp	r3, #4
 8005924:	bf02      	ittt	eq
 8005926:	68e5      	ldreq	r5, [r4, #12]
 8005928:	6833      	ldreq	r3, [r6, #0]
 800592a:	1aed      	subeq	r5, r5, r3
 800592c:	68a3      	ldr	r3, [r4, #8]
 800592e:	bf0c      	ite	eq
 8005930:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005934:	2500      	movne	r5, #0
 8005936:	4293      	cmp	r3, r2
 8005938:	bfc4      	itt	gt
 800593a:	1a9b      	subgt	r3, r3, r2
 800593c:	18ed      	addgt	r5, r5, r3
 800593e:	2600      	movs	r6, #0
 8005940:	341a      	adds	r4, #26
 8005942:	42b5      	cmp	r5, r6
 8005944:	d11a      	bne.n	800597c <_printf_common+0xc8>
 8005946:	2000      	movs	r0, #0
 8005948:	e008      	b.n	800595c <_printf_common+0xa8>
 800594a:	2301      	movs	r3, #1
 800594c:	4652      	mov	r2, sl
 800594e:	4649      	mov	r1, r9
 8005950:	4638      	mov	r0, r7
 8005952:	47c0      	blx	r8
 8005954:	3001      	adds	r0, #1
 8005956:	d103      	bne.n	8005960 <_printf_common+0xac>
 8005958:	f04f 30ff 	mov.w	r0, #4294967295
 800595c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005960:	3501      	adds	r5, #1
 8005962:	e7c6      	b.n	80058f2 <_printf_common+0x3e>
 8005964:	18e1      	adds	r1, r4, r3
 8005966:	1c5a      	adds	r2, r3, #1
 8005968:	2030      	movs	r0, #48	; 0x30
 800596a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800596e:	4422      	add	r2, r4
 8005970:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005974:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005978:	3302      	adds	r3, #2
 800597a:	e7c7      	b.n	800590c <_printf_common+0x58>
 800597c:	2301      	movs	r3, #1
 800597e:	4622      	mov	r2, r4
 8005980:	4649      	mov	r1, r9
 8005982:	4638      	mov	r0, r7
 8005984:	47c0      	blx	r8
 8005986:	3001      	adds	r0, #1
 8005988:	d0e6      	beq.n	8005958 <_printf_common+0xa4>
 800598a:	3601      	adds	r6, #1
 800598c:	e7d9      	b.n	8005942 <_printf_common+0x8e>
	...

08005990 <_printf_i>:
 8005990:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005994:	7e0f      	ldrb	r7, [r1, #24]
 8005996:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005998:	2f78      	cmp	r7, #120	; 0x78
 800599a:	4691      	mov	r9, r2
 800599c:	4680      	mov	r8, r0
 800599e:	460c      	mov	r4, r1
 80059a0:	469a      	mov	sl, r3
 80059a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80059a6:	d807      	bhi.n	80059b8 <_printf_i+0x28>
 80059a8:	2f62      	cmp	r7, #98	; 0x62
 80059aa:	d80a      	bhi.n	80059c2 <_printf_i+0x32>
 80059ac:	2f00      	cmp	r7, #0
 80059ae:	f000 80d4 	beq.w	8005b5a <_printf_i+0x1ca>
 80059b2:	2f58      	cmp	r7, #88	; 0x58
 80059b4:	f000 80c0 	beq.w	8005b38 <_printf_i+0x1a8>
 80059b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80059c0:	e03a      	b.n	8005a38 <_printf_i+0xa8>
 80059c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80059c6:	2b15      	cmp	r3, #21
 80059c8:	d8f6      	bhi.n	80059b8 <_printf_i+0x28>
 80059ca:	a101      	add	r1, pc, #4	; (adr r1, 80059d0 <_printf_i+0x40>)
 80059cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059d0:	08005a29 	.word	0x08005a29
 80059d4:	08005a3d 	.word	0x08005a3d
 80059d8:	080059b9 	.word	0x080059b9
 80059dc:	080059b9 	.word	0x080059b9
 80059e0:	080059b9 	.word	0x080059b9
 80059e4:	080059b9 	.word	0x080059b9
 80059e8:	08005a3d 	.word	0x08005a3d
 80059ec:	080059b9 	.word	0x080059b9
 80059f0:	080059b9 	.word	0x080059b9
 80059f4:	080059b9 	.word	0x080059b9
 80059f8:	080059b9 	.word	0x080059b9
 80059fc:	08005b41 	.word	0x08005b41
 8005a00:	08005a69 	.word	0x08005a69
 8005a04:	08005afb 	.word	0x08005afb
 8005a08:	080059b9 	.word	0x080059b9
 8005a0c:	080059b9 	.word	0x080059b9
 8005a10:	08005b63 	.word	0x08005b63
 8005a14:	080059b9 	.word	0x080059b9
 8005a18:	08005a69 	.word	0x08005a69
 8005a1c:	080059b9 	.word	0x080059b9
 8005a20:	080059b9 	.word	0x080059b9
 8005a24:	08005b03 	.word	0x08005b03
 8005a28:	682b      	ldr	r3, [r5, #0]
 8005a2a:	1d1a      	adds	r2, r3, #4
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	602a      	str	r2, [r5, #0]
 8005a30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e09f      	b.n	8005b7c <_printf_i+0x1ec>
 8005a3c:	6820      	ldr	r0, [r4, #0]
 8005a3e:	682b      	ldr	r3, [r5, #0]
 8005a40:	0607      	lsls	r7, r0, #24
 8005a42:	f103 0104 	add.w	r1, r3, #4
 8005a46:	6029      	str	r1, [r5, #0]
 8005a48:	d501      	bpl.n	8005a4e <_printf_i+0xbe>
 8005a4a:	681e      	ldr	r6, [r3, #0]
 8005a4c:	e003      	b.n	8005a56 <_printf_i+0xc6>
 8005a4e:	0646      	lsls	r6, r0, #25
 8005a50:	d5fb      	bpl.n	8005a4a <_printf_i+0xba>
 8005a52:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005a56:	2e00      	cmp	r6, #0
 8005a58:	da03      	bge.n	8005a62 <_printf_i+0xd2>
 8005a5a:	232d      	movs	r3, #45	; 0x2d
 8005a5c:	4276      	negs	r6, r6
 8005a5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a62:	485a      	ldr	r0, [pc, #360]	; (8005bcc <_printf_i+0x23c>)
 8005a64:	230a      	movs	r3, #10
 8005a66:	e012      	b.n	8005a8e <_printf_i+0xfe>
 8005a68:	682b      	ldr	r3, [r5, #0]
 8005a6a:	6820      	ldr	r0, [r4, #0]
 8005a6c:	1d19      	adds	r1, r3, #4
 8005a6e:	6029      	str	r1, [r5, #0]
 8005a70:	0605      	lsls	r5, r0, #24
 8005a72:	d501      	bpl.n	8005a78 <_printf_i+0xe8>
 8005a74:	681e      	ldr	r6, [r3, #0]
 8005a76:	e002      	b.n	8005a7e <_printf_i+0xee>
 8005a78:	0641      	lsls	r1, r0, #25
 8005a7a:	d5fb      	bpl.n	8005a74 <_printf_i+0xe4>
 8005a7c:	881e      	ldrh	r6, [r3, #0]
 8005a7e:	4853      	ldr	r0, [pc, #332]	; (8005bcc <_printf_i+0x23c>)
 8005a80:	2f6f      	cmp	r7, #111	; 0x6f
 8005a82:	bf0c      	ite	eq
 8005a84:	2308      	moveq	r3, #8
 8005a86:	230a      	movne	r3, #10
 8005a88:	2100      	movs	r1, #0
 8005a8a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a8e:	6865      	ldr	r5, [r4, #4]
 8005a90:	60a5      	str	r5, [r4, #8]
 8005a92:	2d00      	cmp	r5, #0
 8005a94:	bfa2      	ittt	ge
 8005a96:	6821      	ldrge	r1, [r4, #0]
 8005a98:	f021 0104 	bicge.w	r1, r1, #4
 8005a9c:	6021      	strge	r1, [r4, #0]
 8005a9e:	b90e      	cbnz	r6, 8005aa4 <_printf_i+0x114>
 8005aa0:	2d00      	cmp	r5, #0
 8005aa2:	d04b      	beq.n	8005b3c <_printf_i+0x1ac>
 8005aa4:	4615      	mov	r5, r2
 8005aa6:	fbb6 f1f3 	udiv	r1, r6, r3
 8005aaa:	fb03 6711 	mls	r7, r3, r1, r6
 8005aae:	5dc7      	ldrb	r7, [r0, r7]
 8005ab0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005ab4:	4637      	mov	r7, r6
 8005ab6:	42bb      	cmp	r3, r7
 8005ab8:	460e      	mov	r6, r1
 8005aba:	d9f4      	bls.n	8005aa6 <_printf_i+0x116>
 8005abc:	2b08      	cmp	r3, #8
 8005abe:	d10b      	bne.n	8005ad8 <_printf_i+0x148>
 8005ac0:	6823      	ldr	r3, [r4, #0]
 8005ac2:	07de      	lsls	r6, r3, #31
 8005ac4:	d508      	bpl.n	8005ad8 <_printf_i+0x148>
 8005ac6:	6923      	ldr	r3, [r4, #16]
 8005ac8:	6861      	ldr	r1, [r4, #4]
 8005aca:	4299      	cmp	r1, r3
 8005acc:	bfde      	ittt	le
 8005ace:	2330      	movle	r3, #48	; 0x30
 8005ad0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005ad4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005ad8:	1b52      	subs	r2, r2, r5
 8005ada:	6122      	str	r2, [r4, #16]
 8005adc:	f8cd a000 	str.w	sl, [sp]
 8005ae0:	464b      	mov	r3, r9
 8005ae2:	aa03      	add	r2, sp, #12
 8005ae4:	4621      	mov	r1, r4
 8005ae6:	4640      	mov	r0, r8
 8005ae8:	f7ff fee4 	bl	80058b4 <_printf_common>
 8005aec:	3001      	adds	r0, #1
 8005aee:	d14a      	bne.n	8005b86 <_printf_i+0x1f6>
 8005af0:	f04f 30ff 	mov.w	r0, #4294967295
 8005af4:	b004      	add	sp, #16
 8005af6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005afa:	6823      	ldr	r3, [r4, #0]
 8005afc:	f043 0320 	orr.w	r3, r3, #32
 8005b00:	6023      	str	r3, [r4, #0]
 8005b02:	4833      	ldr	r0, [pc, #204]	; (8005bd0 <_printf_i+0x240>)
 8005b04:	2778      	movs	r7, #120	; 0x78
 8005b06:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005b0a:	6823      	ldr	r3, [r4, #0]
 8005b0c:	6829      	ldr	r1, [r5, #0]
 8005b0e:	061f      	lsls	r7, r3, #24
 8005b10:	f851 6b04 	ldr.w	r6, [r1], #4
 8005b14:	d402      	bmi.n	8005b1c <_printf_i+0x18c>
 8005b16:	065f      	lsls	r7, r3, #25
 8005b18:	bf48      	it	mi
 8005b1a:	b2b6      	uxthmi	r6, r6
 8005b1c:	07df      	lsls	r7, r3, #31
 8005b1e:	bf48      	it	mi
 8005b20:	f043 0320 	orrmi.w	r3, r3, #32
 8005b24:	6029      	str	r1, [r5, #0]
 8005b26:	bf48      	it	mi
 8005b28:	6023      	strmi	r3, [r4, #0]
 8005b2a:	b91e      	cbnz	r6, 8005b34 <_printf_i+0x1a4>
 8005b2c:	6823      	ldr	r3, [r4, #0]
 8005b2e:	f023 0320 	bic.w	r3, r3, #32
 8005b32:	6023      	str	r3, [r4, #0]
 8005b34:	2310      	movs	r3, #16
 8005b36:	e7a7      	b.n	8005a88 <_printf_i+0xf8>
 8005b38:	4824      	ldr	r0, [pc, #144]	; (8005bcc <_printf_i+0x23c>)
 8005b3a:	e7e4      	b.n	8005b06 <_printf_i+0x176>
 8005b3c:	4615      	mov	r5, r2
 8005b3e:	e7bd      	b.n	8005abc <_printf_i+0x12c>
 8005b40:	682b      	ldr	r3, [r5, #0]
 8005b42:	6826      	ldr	r6, [r4, #0]
 8005b44:	6961      	ldr	r1, [r4, #20]
 8005b46:	1d18      	adds	r0, r3, #4
 8005b48:	6028      	str	r0, [r5, #0]
 8005b4a:	0635      	lsls	r5, r6, #24
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	d501      	bpl.n	8005b54 <_printf_i+0x1c4>
 8005b50:	6019      	str	r1, [r3, #0]
 8005b52:	e002      	b.n	8005b5a <_printf_i+0x1ca>
 8005b54:	0670      	lsls	r0, r6, #25
 8005b56:	d5fb      	bpl.n	8005b50 <_printf_i+0x1c0>
 8005b58:	8019      	strh	r1, [r3, #0]
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	6123      	str	r3, [r4, #16]
 8005b5e:	4615      	mov	r5, r2
 8005b60:	e7bc      	b.n	8005adc <_printf_i+0x14c>
 8005b62:	682b      	ldr	r3, [r5, #0]
 8005b64:	1d1a      	adds	r2, r3, #4
 8005b66:	602a      	str	r2, [r5, #0]
 8005b68:	681d      	ldr	r5, [r3, #0]
 8005b6a:	6862      	ldr	r2, [r4, #4]
 8005b6c:	2100      	movs	r1, #0
 8005b6e:	4628      	mov	r0, r5
 8005b70:	f7fa fb0e 	bl	8000190 <memchr>
 8005b74:	b108      	cbz	r0, 8005b7a <_printf_i+0x1ea>
 8005b76:	1b40      	subs	r0, r0, r5
 8005b78:	6060      	str	r0, [r4, #4]
 8005b7a:	6863      	ldr	r3, [r4, #4]
 8005b7c:	6123      	str	r3, [r4, #16]
 8005b7e:	2300      	movs	r3, #0
 8005b80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b84:	e7aa      	b.n	8005adc <_printf_i+0x14c>
 8005b86:	6923      	ldr	r3, [r4, #16]
 8005b88:	462a      	mov	r2, r5
 8005b8a:	4649      	mov	r1, r9
 8005b8c:	4640      	mov	r0, r8
 8005b8e:	47d0      	blx	sl
 8005b90:	3001      	adds	r0, #1
 8005b92:	d0ad      	beq.n	8005af0 <_printf_i+0x160>
 8005b94:	6823      	ldr	r3, [r4, #0]
 8005b96:	079b      	lsls	r3, r3, #30
 8005b98:	d413      	bmi.n	8005bc2 <_printf_i+0x232>
 8005b9a:	68e0      	ldr	r0, [r4, #12]
 8005b9c:	9b03      	ldr	r3, [sp, #12]
 8005b9e:	4298      	cmp	r0, r3
 8005ba0:	bfb8      	it	lt
 8005ba2:	4618      	movlt	r0, r3
 8005ba4:	e7a6      	b.n	8005af4 <_printf_i+0x164>
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	4632      	mov	r2, r6
 8005baa:	4649      	mov	r1, r9
 8005bac:	4640      	mov	r0, r8
 8005bae:	47d0      	blx	sl
 8005bb0:	3001      	adds	r0, #1
 8005bb2:	d09d      	beq.n	8005af0 <_printf_i+0x160>
 8005bb4:	3501      	adds	r5, #1
 8005bb6:	68e3      	ldr	r3, [r4, #12]
 8005bb8:	9903      	ldr	r1, [sp, #12]
 8005bba:	1a5b      	subs	r3, r3, r1
 8005bbc:	42ab      	cmp	r3, r5
 8005bbe:	dcf2      	bgt.n	8005ba6 <_printf_i+0x216>
 8005bc0:	e7eb      	b.n	8005b9a <_printf_i+0x20a>
 8005bc2:	2500      	movs	r5, #0
 8005bc4:	f104 0619 	add.w	r6, r4, #25
 8005bc8:	e7f5      	b.n	8005bb6 <_printf_i+0x226>
 8005bca:	bf00      	nop
 8005bcc:	080063fd 	.word	0x080063fd
 8005bd0:	0800640e 	.word	0x0800640e

08005bd4 <_scanf_chars>:
 8005bd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bd8:	4615      	mov	r5, r2
 8005bda:	688a      	ldr	r2, [r1, #8]
 8005bdc:	4680      	mov	r8, r0
 8005bde:	460c      	mov	r4, r1
 8005be0:	b932      	cbnz	r2, 8005bf0 <_scanf_chars+0x1c>
 8005be2:	698a      	ldr	r2, [r1, #24]
 8005be4:	2a00      	cmp	r2, #0
 8005be6:	bf0c      	ite	eq
 8005be8:	2201      	moveq	r2, #1
 8005bea:	f04f 32ff 	movne.w	r2, #4294967295
 8005bee:	608a      	str	r2, [r1, #8]
 8005bf0:	6822      	ldr	r2, [r4, #0]
 8005bf2:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8005c84 <_scanf_chars+0xb0>
 8005bf6:	06d1      	lsls	r1, r2, #27
 8005bf8:	bf5f      	itttt	pl
 8005bfa:	681a      	ldrpl	r2, [r3, #0]
 8005bfc:	1d11      	addpl	r1, r2, #4
 8005bfe:	6019      	strpl	r1, [r3, #0]
 8005c00:	6816      	ldrpl	r6, [r2, #0]
 8005c02:	2700      	movs	r7, #0
 8005c04:	69a0      	ldr	r0, [r4, #24]
 8005c06:	b188      	cbz	r0, 8005c2c <_scanf_chars+0x58>
 8005c08:	2801      	cmp	r0, #1
 8005c0a:	d107      	bne.n	8005c1c <_scanf_chars+0x48>
 8005c0c:	682a      	ldr	r2, [r5, #0]
 8005c0e:	7811      	ldrb	r1, [r2, #0]
 8005c10:	6962      	ldr	r2, [r4, #20]
 8005c12:	5c52      	ldrb	r2, [r2, r1]
 8005c14:	b952      	cbnz	r2, 8005c2c <_scanf_chars+0x58>
 8005c16:	2f00      	cmp	r7, #0
 8005c18:	d031      	beq.n	8005c7e <_scanf_chars+0xaa>
 8005c1a:	e022      	b.n	8005c62 <_scanf_chars+0x8e>
 8005c1c:	2802      	cmp	r0, #2
 8005c1e:	d120      	bne.n	8005c62 <_scanf_chars+0x8e>
 8005c20:	682b      	ldr	r3, [r5, #0]
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	f819 3003 	ldrb.w	r3, [r9, r3]
 8005c28:	071b      	lsls	r3, r3, #28
 8005c2a:	d41a      	bmi.n	8005c62 <_scanf_chars+0x8e>
 8005c2c:	6823      	ldr	r3, [r4, #0]
 8005c2e:	06da      	lsls	r2, r3, #27
 8005c30:	bf5e      	ittt	pl
 8005c32:	682b      	ldrpl	r3, [r5, #0]
 8005c34:	781b      	ldrbpl	r3, [r3, #0]
 8005c36:	f806 3b01 	strbpl.w	r3, [r6], #1
 8005c3a:	682a      	ldr	r2, [r5, #0]
 8005c3c:	686b      	ldr	r3, [r5, #4]
 8005c3e:	3201      	adds	r2, #1
 8005c40:	602a      	str	r2, [r5, #0]
 8005c42:	68a2      	ldr	r2, [r4, #8]
 8005c44:	3b01      	subs	r3, #1
 8005c46:	3a01      	subs	r2, #1
 8005c48:	606b      	str	r3, [r5, #4]
 8005c4a:	3701      	adds	r7, #1
 8005c4c:	60a2      	str	r2, [r4, #8]
 8005c4e:	b142      	cbz	r2, 8005c62 <_scanf_chars+0x8e>
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	dcd7      	bgt.n	8005c04 <_scanf_chars+0x30>
 8005c54:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005c58:	4629      	mov	r1, r5
 8005c5a:	4640      	mov	r0, r8
 8005c5c:	4798      	blx	r3
 8005c5e:	2800      	cmp	r0, #0
 8005c60:	d0d0      	beq.n	8005c04 <_scanf_chars+0x30>
 8005c62:	6823      	ldr	r3, [r4, #0]
 8005c64:	f013 0310 	ands.w	r3, r3, #16
 8005c68:	d105      	bne.n	8005c76 <_scanf_chars+0xa2>
 8005c6a:	68e2      	ldr	r2, [r4, #12]
 8005c6c:	3201      	adds	r2, #1
 8005c6e:	60e2      	str	r2, [r4, #12]
 8005c70:	69a2      	ldr	r2, [r4, #24]
 8005c72:	b102      	cbz	r2, 8005c76 <_scanf_chars+0xa2>
 8005c74:	7033      	strb	r3, [r6, #0]
 8005c76:	6923      	ldr	r3, [r4, #16]
 8005c78:	443b      	add	r3, r7
 8005c7a:	6123      	str	r3, [r4, #16]
 8005c7c:	2000      	movs	r0, #0
 8005c7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c82:	bf00      	nop
 8005c84:	0800643b 	.word	0x0800643b

08005c88 <_scanf_i>:
 8005c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c8c:	4698      	mov	r8, r3
 8005c8e:	4b74      	ldr	r3, [pc, #464]	; (8005e60 <_scanf_i+0x1d8>)
 8005c90:	460c      	mov	r4, r1
 8005c92:	4682      	mov	sl, r0
 8005c94:	4616      	mov	r6, r2
 8005c96:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005c9a:	b087      	sub	sp, #28
 8005c9c:	ab03      	add	r3, sp, #12
 8005c9e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8005ca2:	4b70      	ldr	r3, [pc, #448]	; (8005e64 <_scanf_i+0x1dc>)
 8005ca4:	69a1      	ldr	r1, [r4, #24]
 8005ca6:	4a70      	ldr	r2, [pc, #448]	; (8005e68 <_scanf_i+0x1e0>)
 8005ca8:	2903      	cmp	r1, #3
 8005caa:	bf18      	it	ne
 8005cac:	461a      	movne	r2, r3
 8005cae:	68a3      	ldr	r3, [r4, #8]
 8005cb0:	9201      	str	r2, [sp, #4]
 8005cb2:	1e5a      	subs	r2, r3, #1
 8005cb4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005cb8:	bf88      	it	hi
 8005cba:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005cbe:	4627      	mov	r7, r4
 8005cc0:	bf82      	ittt	hi
 8005cc2:	eb03 0905 	addhi.w	r9, r3, r5
 8005cc6:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005cca:	60a3      	strhi	r3, [r4, #8]
 8005ccc:	f857 3b1c 	ldr.w	r3, [r7], #28
 8005cd0:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8005cd4:	bf98      	it	ls
 8005cd6:	f04f 0900 	movls.w	r9, #0
 8005cda:	6023      	str	r3, [r4, #0]
 8005cdc:	463d      	mov	r5, r7
 8005cde:	f04f 0b00 	mov.w	fp, #0
 8005ce2:	6831      	ldr	r1, [r6, #0]
 8005ce4:	ab03      	add	r3, sp, #12
 8005ce6:	7809      	ldrb	r1, [r1, #0]
 8005ce8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8005cec:	2202      	movs	r2, #2
 8005cee:	f7fa fa4f 	bl	8000190 <memchr>
 8005cf2:	b328      	cbz	r0, 8005d40 <_scanf_i+0xb8>
 8005cf4:	f1bb 0f01 	cmp.w	fp, #1
 8005cf8:	d159      	bne.n	8005dae <_scanf_i+0x126>
 8005cfa:	6862      	ldr	r2, [r4, #4]
 8005cfc:	b92a      	cbnz	r2, 8005d0a <_scanf_i+0x82>
 8005cfe:	6822      	ldr	r2, [r4, #0]
 8005d00:	2308      	movs	r3, #8
 8005d02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d06:	6063      	str	r3, [r4, #4]
 8005d08:	6022      	str	r2, [r4, #0]
 8005d0a:	6822      	ldr	r2, [r4, #0]
 8005d0c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8005d10:	6022      	str	r2, [r4, #0]
 8005d12:	68a2      	ldr	r2, [r4, #8]
 8005d14:	1e51      	subs	r1, r2, #1
 8005d16:	60a1      	str	r1, [r4, #8]
 8005d18:	b192      	cbz	r2, 8005d40 <_scanf_i+0xb8>
 8005d1a:	6832      	ldr	r2, [r6, #0]
 8005d1c:	1c51      	adds	r1, r2, #1
 8005d1e:	6031      	str	r1, [r6, #0]
 8005d20:	7812      	ldrb	r2, [r2, #0]
 8005d22:	f805 2b01 	strb.w	r2, [r5], #1
 8005d26:	6872      	ldr	r2, [r6, #4]
 8005d28:	3a01      	subs	r2, #1
 8005d2a:	2a00      	cmp	r2, #0
 8005d2c:	6072      	str	r2, [r6, #4]
 8005d2e:	dc07      	bgt.n	8005d40 <_scanf_i+0xb8>
 8005d30:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8005d34:	4631      	mov	r1, r6
 8005d36:	4650      	mov	r0, sl
 8005d38:	4790      	blx	r2
 8005d3a:	2800      	cmp	r0, #0
 8005d3c:	f040 8085 	bne.w	8005e4a <_scanf_i+0x1c2>
 8005d40:	f10b 0b01 	add.w	fp, fp, #1
 8005d44:	f1bb 0f03 	cmp.w	fp, #3
 8005d48:	d1cb      	bne.n	8005ce2 <_scanf_i+0x5a>
 8005d4a:	6863      	ldr	r3, [r4, #4]
 8005d4c:	b90b      	cbnz	r3, 8005d52 <_scanf_i+0xca>
 8005d4e:	230a      	movs	r3, #10
 8005d50:	6063      	str	r3, [r4, #4]
 8005d52:	6863      	ldr	r3, [r4, #4]
 8005d54:	4945      	ldr	r1, [pc, #276]	; (8005e6c <_scanf_i+0x1e4>)
 8005d56:	6960      	ldr	r0, [r4, #20]
 8005d58:	1ac9      	subs	r1, r1, r3
 8005d5a:	f000 f889 	bl	8005e70 <__sccl>
 8005d5e:	f04f 0b00 	mov.w	fp, #0
 8005d62:	68a3      	ldr	r3, [r4, #8]
 8005d64:	6822      	ldr	r2, [r4, #0]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d03d      	beq.n	8005de6 <_scanf_i+0x15e>
 8005d6a:	6831      	ldr	r1, [r6, #0]
 8005d6c:	6960      	ldr	r0, [r4, #20]
 8005d6e:	f891 c000 	ldrb.w	ip, [r1]
 8005d72:	f810 000c 	ldrb.w	r0, [r0, ip]
 8005d76:	2800      	cmp	r0, #0
 8005d78:	d035      	beq.n	8005de6 <_scanf_i+0x15e>
 8005d7a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8005d7e:	d124      	bne.n	8005dca <_scanf_i+0x142>
 8005d80:	0510      	lsls	r0, r2, #20
 8005d82:	d522      	bpl.n	8005dca <_scanf_i+0x142>
 8005d84:	f10b 0b01 	add.w	fp, fp, #1
 8005d88:	f1b9 0f00 	cmp.w	r9, #0
 8005d8c:	d003      	beq.n	8005d96 <_scanf_i+0x10e>
 8005d8e:	3301      	adds	r3, #1
 8005d90:	f109 39ff 	add.w	r9, r9, #4294967295
 8005d94:	60a3      	str	r3, [r4, #8]
 8005d96:	6873      	ldr	r3, [r6, #4]
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	6073      	str	r3, [r6, #4]
 8005d9e:	dd1b      	ble.n	8005dd8 <_scanf_i+0x150>
 8005da0:	6833      	ldr	r3, [r6, #0]
 8005da2:	3301      	adds	r3, #1
 8005da4:	6033      	str	r3, [r6, #0]
 8005da6:	68a3      	ldr	r3, [r4, #8]
 8005da8:	3b01      	subs	r3, #1
 8005daa:	60a3      	str	r3, [r4, #8]
 8005dac:	e7d9      	b.n	8005d62 <_scanf_i+0xda>
 8005dae:	f1bb 0f02 	cmp.w	fp, #2
 8005db2:	d1ae      	bne.n	8005d12 <_scanf_i+0x8a>
 8005db4:	6822      	ldr	r2, [r4, #0]
 8005db6:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8005dba:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005dbe:	d1bf      	bne.n	8005d40 <_scanf_i+0xb8>
 8005dc0:	2310      	movs	r3, #16
 8005dc2:	6063      	str	r3, [r4, #4]
 8005dc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005dc8:	e7a2      	b.n	8005d10 <_scanf_i+0x88>
 8005dca:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8005dce:	6022      	str	r2, [r4, #0]
 8005dd0:	780b      	ldrb	r3, [r1, #0]
 8005dd2:	f805 3b01 	strb.w	r3, [r5], #1
 8005dd6:	e7de      	b.n	8005d96 <_scanf_i+0x10e>
 8005dd8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005ddc:	4631      	mov	r1, r6
 8005dde:	4650      	mov	r0, sl
 8005de0:	4798      	blx	r3
 8005de2:	2800      	cmp	r0, #0
 8005de4:	d0df      	beq.n	8005da6 <_scanf_i+0x11e>
 8005de6:	6823      	ldr	r3, [r4, #0]
 8005de8:	05d9      	lsls	r1, r3, #23
 8005dea:	d50d      	bpl.n	8005e08 <_scanf_i+0x180>
 8005dec:	42bd      	cmp	r5, r7
 8005dee:	d909      	bls.n	8005e04 <_scanf_i+0x17c>
 8005df0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8005df4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005df8:	4632      	mov	r2, r6
 8005dfa:	4650      	mov	r0, sl
 8005dfc:	4798      	blx	r3
 8005dfe:	f105 39ff 	add.w	r9, r5, #4294967295
 8005e02:	464d      	mov	r5, r9
 8005e04:	42bd      	cmp	r5, r7
 8005e06:	d028      	beq.n	8005e5a <_scanf_i+0x1d2>
 8005e08:	6822      	ldr	r2, [r4, #0]
 8005e0a:	f012 0210 	ands.w	r2, r2, #16
 8005e0e:	d113      	bne.n	8005e38 <_scanf_i+0x1b0>
 8005e10:	702a      	strb	r2, [r5, #0]
 8005e12:	6863      	ldr	r3, [r4, #4]
 8005e14:	9e01      	ldr	r6, [sp, #4]
 8005e16:	4639      	mov	r1, r7
 8005e18:	4650      	mov	r0, sl
 8005e1a:	47b0      	blx	r6
 8005e1c:	f8d8 3000 	ldr.w	r3, [r8]
 8005e20:	6821      	ldr	r1, [r4, #0]
 8005e22:	1d1a      	adds	r2, r3, #4
 8005e24:	f8c8 2000 	str.w	r2, [r8]
 8005e28:	f011 0f20 	tst.w	r1, #32
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	d00f      	beq.n	8005e50 <_scanf_i+0x1c8>
 8005e30:	6018      	str	r0, [r3, #0]
 8005e32:	68e3      	ldr	r3, [r4, #12]
 8005e34:	3301      	adds	r3, #1
 8005e36:	60e3      	str	r3, [r4, #12]
 8005e38:	6923      	ldr	r3, [r4, #16]
 8005e3a:	1bed      	subs	r5, r5, r7
 8005e3c:	445d      	add	r5, fp
 8005e3e:	442b      	add	r3, r5
 8005e40:	6123      	str	r3, [r4, #16]
 8005e42:	2000      	movs	r0, #0
 8005e44:	b007      	add	sp, #28
 8005e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e4a:	f04f 0b00 	mov.w	fp, #0
 8005e4e:	e7ca      	b.n	8005de6 <_scanf_i+0x15e>
 8005e50:	07ca      	lsls	r2, r1, #31
 8005e52:	bf4c      	ite	mi
 8005e54:	8018      	strhmi	r0, [r3, #0]
 8005e56:	6018      	strpl	r0, [r3, #0]
 8005e58:	e7eb      	b.n	8005e32 <_scanf_i+0x1aa>
 8005e5a:	2001      	movs	r0, #1
 8005e5c:	e7f2      	b.n	8005e44 <_scanf_i+0x1bc>
 8005e5e:	bf00      	nop
 8005e60:	08006318 	.word	0x08006318
 8005e64:	080061f9 	.word	0x080061f9
 8005e68:	08006111 	.word	0x08006111
 8005e6c:	0800642f 	.word	0x0800642f

08005e70 <__sccl>:
 8005e70:	b570      	push	{r4, r5, r6, lr}
 8005e72:	780b      	ldrb	r3, [r1, #0]
 8005e74:	4604      	mov	r4, r0
 8005e76:	2b5e      	cmp	r3, #94	; 0x5e
 8005e78:	bf0b      	itete	eq
 8005e7a:	784b      	ldrbeq	r3, [r1, #1]
 8005e7c:	1c4a      	addne	r2, r1, #1
 8005e7e:	1c8a      	addeq	r2, r1, #2
 8005e80:	2100      	movne	r1, #0
 8005e82:	bf08      	it	eq
 8005e84:	2101      	moveq	r1, #1
 8005e86:	3801      	subs	r0, #1
 8005e88:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8005e8c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8005e90:	42a8      	cmp	r0, r5
 8005e92:	d1fb      	bne.n	8005e8c <__sccl+0x1c>
 8005e94:	b90b      	cbnz	r3, 8005e9a <__sccl+0x2a>
 8005e96:	1e50      	subs	r0, r2, #1
 8005e98:	bd70      	pop	{r4, r5, r6, pc}
 8005e9a:	f081 0101 	eor.w	r1, r1, #1
 8005e9e:	54e1      	strb	r1, [r4, r3]
 8005ea0:	4610      	mov	r0, r2
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005ea8:	2d2d      	cmp	r5, #45	; 0x2d
 8005eaa:	d005      	beq.n	8005eb8 <__sccl+0x48>
 8005eac:	2d5d      	cmp	r5, #93	; 0x5d
 8005eae:	d016      	beq.n	8005ede <__sccl+0x6e>
 8005eb0:	2d00      	cmp	r5, #0
 8005eb2:	d0f1      	beq.n	8005e98 <__sccl+0x28>
 8005eb4:	462b      	mov	r3, r5
 8005eb6:	e7f2      	b.n	8005e9e <__sccl+0x2e>
 8005eb8:	7846      	ldrb	r6, [r0, #1]
 8005eba:	2e5d      	cmp	r6, #93	; 0x5d
 8005ebc:	d0fa      	beq.n	8005eb4 <__sccl+0x44>
 8005ebe:	42b3      	cmp	r3, r6
 8005ec0:	dcf8      	bgt.n	8005eb4 <__sccl+0x44>
 8005ec2:	3002      	adds	r0, #2
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	3201      	adds	r2, #1
 8005ec8:	4296      	cmp	r6, r2
 8005eca:	54a1      	strb	r1, [r4, r2]
 8005ecc:	dcfb      	bgt.n	8005ec6 <__sccl+0x56>
 8005ece:	1af2      	subs	r2, r6, r3
 8005ed0:	3a01      	subs	r2, #1
 8005ed2:	1c5d      	adds	r5, r3, #1
 8005ed4:	42b3      	cmp	r3, r6
 8005ed6:	bfa8      	it	ge
 8005ed8:	2200      	movge	r2, #0
 8005eda:	18ab      	adds	r3, r5, r2
 8005edc:	e7e1      	b.n	8005ea2 <__sccl+0x32>
 8005ede:	4610      	mov	r0, r2
 8005ee0:	e7da      	b.n	8005e98 <__sccl+0x28>

08005ee2 <__submore>:
 8005ee2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ee6:	460c      	mov	r4, r1
 8005ee8:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8005eea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005eee:	4299      	cmp	r1, r3
 8005ef0:	d11d      	bne.n	8005f2e <__submore+0x4c>
 8005ef2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005ef6:	f7ff f927 	bl	8005148 <_malloc_r>
 8005efa:	b918      	cbnz	r0, 8005f04 <__submore+0x22>
 8005efc:	f04f 30ff 	mov.w	r0, #4294967295
 8005f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f08:	63a3      	str	r3, [r4, #56]	; 0x38
 8005f0a:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8005f0e:	6360      	str	r0, [r4, #52]	; 0x34
 8005f10:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8005f14:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005f18:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8005f1c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005f20:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8005f24:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8005f28:	6020      	str	r0, [r4, #0]
 8005f2a:	2000      	movs	r0, #0
 8005f2c:	e7e8      	b.n	8005f00 <__submore+0x1e>
 8005f2e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8005f30:	0077      	lsls	r7, r6, #1
 8005f32:	463a      	mov	r2, r7
 8005f34:	f000 f83a 	bl	8005fac <_realloc_r>
 8005f38:	4605      	mov	r5, r0
 8005f3a:	2800      	cmp	r0, #0
 8005f3c:	d0de      	beq.n	8005efc <__submore+0x1a>
 8005f3e:	eb00 0806 	add.w	r8, r0, r6
 8005f42:	4601      	mov	r1, r0
 8005f44:	4632      	mov	r2, r6
 8005f46:	4640      	mov	r0, r8
 8005f48:	f7ff f884 	bl	8005054 <memcpy>
 8005f4c:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8005f50:	f8c4 8000 	str.w	r8, [r4]
 8005f54:	e7e9      	b.n	8005f2a <__submore+0x48>

08005f56 <memmove>:
 8005f56:	4288      	cmp	r0, r1
 8005f58:	b510      	push	{r4, lr}
 8005f5a:	eb01 0402 	add.w	r4, r1, r2
 8005f5e:	d902      	bls.n	8005f66 <memmove+0x10>
 8005f60:	4284      	cmp	r4, r0
 8005f62:	4623      	mov	r3, r4
 8005f64:	d807      	bhi.n	8005f76 <memmove+0x20>
 8005f66:	1e43      	subs	r3, r0, #1
 8005f68:	42a1      	cmp	r1, r4
 8005f6a:	d008      	beq.n	8005f7e <memmove+0x28>
 8005f6c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f70:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005f74:	e7f8      	b.n	8005f68 <memmove+0x12>
 8005f76:	4402      	add	r2, r0
 8005f78:	4601      	mov	r1, r0
 8005f7a:	428a      	cmp	r2, r1
 8005f7c:	d100      	bne.n	8005f80 <memmove+0x2a>
 8005f7e:	bd10      	pop	{r4, pc}
 8005f80:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f84:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005f88:	e7f7      	b.n	8005f7a <memmove+0x24>
	...

08005f8c <_sbrk_r>:
 8005f8c:	b538      	push	{r3, r4, r5, lr}
 8005f8e:	4d06      	ldr	r5, [pc, #24]	; (8005fa8 <_sbrk_r+0x1c>)
 8005f90:	2300      	movs	r3, #0
 8005f92:	4604      	mov	r4, r0
 8005f94:	4608      	mov	r0, r1
 8005f96:	602b      	str	r3, [r5, #0]
 8005f98:	f7fb fd40 	bl	8001a1c <_sbrk>
 8005f9c:	1c43      	adds	r3, r0, #1
 8005f9e:	d102      	bne.n	8005fa6 <_sbrk_r+0x1a>
 8005fa0:	682b      	ldr	r3, [r5, #0]
 8005fa2:	b103      	cbz	r3, 8005fa6 <_sbrk_r+0x1a>
 8005fa4:	6023      	str	r3, [r4, #0]
 8005fa6:	bd38      	pop	{r3, r4, r5, pc}
 8005fa8:	200005cc 	.word	0x200005cc

08005fac <_realloc_r>:
 8005fac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fb0:	4680      	mov	r8, r0
 8005fb2:	4614      	mov	r4, r2
 8005fb4:	460e      	mov	r6, r1
 8005fb6:	b921      	cbnz	r1, 8005fc2 <_realloc_r+0x16>
 8005fb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005fbc:	4611      	mov	r1, r2
 8005fbe:	f7ff b8c3 	b.w	8005148 <_malloc_r>
 8005fc2:	b92a      	cbnz	r2, 8005fd0 <_realloc_r+0x24>
 8005fc4:	f7ff f854 	bl	8005070 <_free_r>
 8005fc8:	4625      	mov	r5, r4
 8005fca:	4628      	mov	r0, r5
 8005fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fd0:	f000 f914 	bl	80061fc <_malloc_usable_size_r>
 8005fd4:	4284      	cmp	r4, r0
 8005fd6:	4607      	mov	r7, r0
 8005fd8:	d802      	bhi.n	8005fe0 <_realloc_r+0x34>
 8005fda:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005fde:	d812      	bhi.n	8006006 <_realloc_r+0x5a>
 8005fe0:	4621      	mov	r1, r4
 8005fe2:	4640      	mov	r0, r8
 8005fe4:	f7ff f8b0 	bl	8005148 <_malloc_r>
 8005fe8:	4605      	mov	r5, r0
 8005fea:	2800      	cmp	r0, #0
 8005fec:	d0ed      	beq.n	8005fca <_realloc_r+0x1e>
 8005fee:	42bc      	cmp	r4, r7
 8005ff0:	4622      	mov	r2, r4
 8005ff2:	4631      	mov	r1, r6
 8005ff4:	bf28      	it	cs
 8005ff6:	463a      	movcs	r2, r7
 8005ff8:	f7ff f82c 	bl	8005054 <memcpy>
 8005ffc:	4631      	mov	r1, r6
 8005ffe:	4640      	mov	r0, r8
 8006000:	f7ff f836 	bl	8005070 <_free_r>
 8006004:	e7e1      	b.n	8005fca <_realloc_r+0x1e>
 8006006:	4635      	mov	r5, r6
 8006008:	e7df      	b.n	8005fca <_realloc_r+0x1e>
	...

0800600c <_strtol_l.constprop.0>:
 800600c:	2b01      	cmp	r3, #1
 800600e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006012:	d001      	beq.n	8006018 <_strtol_l.constprop.0+0xc>
 8006014:	2b24      	cmp	r3, #36	; 0x24
 8006016:	d906      	bls.n	8006026 <_strtol_l.constprop.0+0x1a>
 8006018:	f7fe fff0 	bl	8004ffc <__errno>
 800601c:	2316      	movs	r3, #22
 800601e:	6003      	str	r3, [r0, #0]
 8006020:	2000      	movs	r0, #0
 8006022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006026:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800610c <_strtol_l.constprop.0+0x100>
 800602a:	460d      	mov	r5, r1
 800602c:	462e      	mov	r6, r5
 800602e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006032:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8006036:	f017 0708 	ands.w	r7, r7, #8
 800603a:	d1f7      	bne.n	800602c <_strtol_l.constprop.0+0x20>
 800603c:	2c2d      	cmp	r4, #45	; 0x2d
 800603e:	d132      	bne.n	80060a6 <_strtol_l.constprop.0+0x9a>
 8006040:	782c      	ldrb	r4, [r5, #0]
 8006042:	2701      	movs	r7, #1
 8006044:	1cb5      	adds	r5, r6, #2
 8006046:	2b00      	cmp	r3, #0
 8006048:	d05b      	beq.n	8006102 <_strtol_l.constprop.0+0xf6>
 800604a:	2b10      	cmp	r3, #16
 800604c:	d109      	bne.n	8006062 <_strtol_l.constprop.0+0x56>
 800604e:	2c30      	cmp	r4, #48	; 0x30
 8006050:	d107      	bne.n	8006062 <_strtol_l.constprop.0+0x56>
 8006052:	782c      	ldrb	r4, [r5, #0]
 8006054:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006058:	2c58      	cmp	r4, #88	; 0x58
 800605a:	d14d      	bne.n	80060f8 <_strtol_l.constprop.0+0xec>
 800605c:	786c      	ldrb	r4, [r5, #1]
 800605e:	2310      	movs	r3, #16
 8006060:	3502      	adds	r5, #2
 8006062:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006066:	f108 38ff 	add.w	r8, r8, #4294967295
 800606a:	f04f 0e00 	mov.w	lr, #0
 800606e:	fbb8 f9f3 	udiv	r9, r8, r3
 8006072:	4676      	mov	r6, lr
 8006074:	fb03 8a19 	mls	sl, r3, r9, r8
 8006078:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800607c:	f1bc 0f09 	cmp.w	ip, #9
 8006080:	d816      	bhi.n	80060b0 <_strtol_l.constprop.0+0xa4>
 8006082:	4664      	mov	r4, ip
 8006084:	42a3      	cmp	r3, r4
 8006086:	dd24      	ble.n	80060d2 <_strtol_l.constprop.0+0xc6>
 8006088:	f1be 3fff 	cmp.w	lr, #4294967295
 800608c:	d008      	beq.n	80060a0 <_strtol_l.constprop.0+0x94>
 800608e:	45b1      	cmp	r9, r6
 8006090:	d31c      	bcc.n	80060cc <_strtol_l.constprop.0+0xc0>
 8006092:	d101      	bne.n	8006098 <_strtol_l.constprop.0+0x8c>
 8006094:	45a2      	cmp	sl, r4
 8006096:	db19      	blt.n	80060cc <_strtol_l.constprop.0+0xc0>
 8006098:	fb06 4603 	mla	r6, r6, r3, r4
 800609c:	f04f 0e01 	mov.w	lr, #1
 80060a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80060a4:	e7e8      	b.n	8006078 <_strtol_l.constprop.0+0x6c>
 80060a6:	2c2b      	cmp	r4, #43	; 0x2b
 80060a8:	bf04      	itt	eq
 80060aa:	782c      	ldrbeq	r4, [r5, #0]
 80060ac:	1cb5      	addeq	r5, r6, #2
 80060ae:	e7ca      	b.n	8006046 <_strtol_l.constprop.0+0x3a>
 80060b0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80060b4:	f1bc 0f19 	cmp.w	ip, #25
 80060b8:	d801      	bhi.n	80060be <_strtol_l.constprop.0+0xb2>
 80060ba:	3c37      	subs	r4, #55	; 0x37
 80060bc:	e7e2      	b.n	8006084 <_strtol_l.constprop.0+0x78>
 80060be:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80060c2:	f1bc 0f19 	cmp.w	ip, #25
 80060c6:	d804      	bhi.n	80060d2 <_strtol_l.constprop.0+0xc6>
 80060c8:	3c57      	subs	r4, #87	; 0x57
 80060ca:	e7db      	b.n	8006084 <_strtol_l.constprop.0+0x78>
 80060cc:	f04f 3eff 	mov.w	lr, #4294967295
 80060d0:	e7e6      	b.n	80060a0 <_strtol_l.constprop.0+0x94>
 80060d2:	f1be 3fff 	cmp.w	lr, #4294967295
 80060d6:	d105      	bne.n	80060e4 <_strtol_l.constprop.0+0xd8>
 80060d8:	2322      	movs	r3, #34	; 0x22
 80060da:	6003      	str	r3, [r0, #0]
 80060dc:	4646      	mov	r6, r8
 80060de:	b942      	cbnz	r2, 80060f2 <_strtol_l.constprop.0+0xe6>
 80060e0:	4630      	mov	r0, r6
 80060e2:	e79e      	b.n	8006022 <_strtol_l.constprop.0+0x16>
 80060e4:	b107      	cbz	r7, 80060e8 <_strtol_l.constprop.0+0xdc>
 80060e6:	4276      	negs	r6, r6
 80060e8:	2a00      	cmp	r2, #0
 80060ea:	d0f9      	beq.n	80060e0 <_strtol_l.constprop.0+0xd4>
 80060ec:	f1be 0f00 	cmp.w	lr, #0
 80060f0:	d000      	beq.n	80060f4 <_strtol_l.constprop.0+0xe8>
 80060f2:	1e69      	subs	r1, r5, #1
 80060f4:	6011      	str	r1, [r2, #0]
 80060f6:	e7f3      	b.n	80060e0 <_strtol_l.constprop.0+0xd4>
 80060f8:	2430      	movs	r4, #48	; 0x30
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d1b1      	bne.n	8006062 <_strtol_l.constprop.0+0x56>
 80060fe:	2308      	movs	r3, #8
 8006100:	e7af      	b.n	8006062 <_strtol_l.constprop.0+0x56>
 8006102:	2c30      	cmp	r4, #48	; 0x30
 8006104:	d0a5      	beq.n	8006052 <_strtol_l.constprop.0+0x46>
 8006106:	230a      	movs	r3, #10
 8006108:	e7ab      	b.n	8006062 <_strtol_l.constprop.0+0x56>
 800610a:	bf00      	nop
 800610c:	0800643b 	.word	0x0800643b

08006110 <_strtol_r>:
 8006110:	f7ff bf7c 	b.w	800600c <_strtol_l.constprop.0>

08006114 <_strtoul_l.constprop.0>:
 8006114:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006118:	4f36      	ldr	r7, [pc, #216]	; (80061f4 <_strtoul_l.constprop.0+0xe0>)
 800611a:	4686      	mov	lr, r0
 800611c:	460d      	mov	r5, r1
 800611e:	4628      	mov	r0, r5
 8006120:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006124:	5d3e      	ldrb	r6, [r7, r4]
 8006126:	f016 0608 	ands.w	r6, r6, #8
 800612a:	d1f8      	bne.n	800611e <_strtoul_l.constprop.0+0xa>
 800612c:	2c2d      	cmp	r4, #45	; 0x2d
 800612e:	d130      	bne.n	8006192 <_strtoul_l.constprop.0+0x7e>
 8006130:	782c      	ldrb	r4, [r5, #0]
 8006132:	2601      	movs	r6, #1
 8006134:	1c85      	adds	r5, r0, #2
 8006136:	2b00      	cmp	r3, #0
 8006138:	d057      	beq.n	80061ea <_strtoul_l.constprop.0+0xd6>
 800613a:	2b10      	cmp	r3, #16
 800613c:	d109      	bne.n	8006152 <_strtoul_l.constprop.0+0x3e>
 800613e:	2c30      	cmp	r4, #48	; 0x30
 8006140:	d107      	bne.n	8006152 <_strtoul_l.constprop.0+0x3e>
 8006142:	7828      	ldrb	r0, [r5, #0]
 8006144:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8006148:	2858      	cmp	r0, #88	; 0x58
 800614a:	d149      	bne.n	80061e0 <_strtoul_l.constprop.0+0xcc>
 800614c:	786c      	ldrb	r4, [r5, #1]
 800614e:	2310      	movs	r3, #16
 8006150:	3502      	adds	r5, #2
 8006152:	f04f 38ff 	mov.w	r8, #4294967295
 8006156:	2700      	movs	r7, #0
 8006158:	fbb8 f8f3 	udiv	r8, r8, r3
 800615c:	fb03 f908 	mul.w	r9, r3, r8
 8006160:	ea6f 0909 	mvn.w	r9, r9
 8006164:	4638      	mov	r0, r7
 8006166:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800616a:	f1bc 0f09 	cmp.w	ip, #9
 800616e:	d815      	bhi.n	800619c <_strtoul_l.constprop.0+0x88>
 8006170:	4664      	mov	r4, ip
 8006172:	42a3      	cmp	r3, r4
 8006174:	dd23      	ble.n	80061be <_strtoul_l.constprop.0+0xaa>
 8006176:	f1b7 3fff 	cmp.w	r7, #4294967295
 800617a:	d007      	beq.n	800618c <_strtoul_l.constprop.0+0x78>
 800617c:	4580      	cmp	r8, r0
 800617e:	d31b      	bcc.n	80061b8 <_strtoul_l.constprop.0+0xa4>
 8006180:	d101      	bne.n	8006186 <_strtoul_l.constprop.0+0x72>
 8006182:	45a1      	cmp	r9, r4
 8006184:	db18      	blt.n	80061b8 <_strtoul_l.constprop.0+0xa4>
 8006186:	fb00 4003 	mla	r0, r0, r3, r4
 800618a:	2701      	movs	r7, #1
 800618c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006190:	e7e9      	b.n	8006166 <_strtoul_l.constprop.0+0x52>
 8006192:	2c2b      	cmp	r4, #43	; 0x2b
 8006194:	bf04      	itt	eq
 8006196:	782c      	ldrbeq	r4, [r5, #0]
 8006198:	1c85      	addeq	r5, r0, #2
 800619a:	e7cc      	b.n	8006136 <_strtoul_l.constprop.0+0x22>
 800619c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80061a0:	f1bc 0f19 	cmp.w	ip, #25
 80061a4:	d801      	bhi.n	80061aa <_strtoul_l.constprop.0+0x96>
 80061a6:	3c37      	subs	r4, #55	; 0x37
 80061a8:	e7e3      	b.n	8006172 <_strtoul_l.constprop.0+0x5e>
 80061aa:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80061ae:	f1bc 0f19 	cmp.w	ip, #25
 80061b2:	d804      	bhi.n	80061be <_strtoul_l.constprop.0+0xaa>
 80061b4:	3c57      	subs	r4, #87	; 0x57
 80061b6:	e7dc      	b.n	8006172 <_strtoul_l.constprop.0+0x5e>
 80061b8:	f04f 37ff 	mov.w	r7, #4294967295
 80061bc:	e7e6      	b.n	800618c <_strtoul_l.constprop.0+0x78>
 80061be:	1c7b      	adds	r3, r7, #1
 80061c0:	d106      	bne.n	80061d0 <_strtoul_l.constprop.0+0xbc>
 80061c2:	2322      	movs	r3, #34	; 0x22
 80061c4:	f8ce 3000 	str.w	r3, [lr]
 80061c8:	4638      	mov	r0, r7
 80061ca:	b932      	cbnz	r2, 80061da <_strtoul_l.constprop.0+0xc6>
 80061cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80061d0:	b106      	cbz	r6, 80061d4 <_strtoul_l.constprop.0+0xc0>
 80061d2:	4240      	negs	r0, r0
 80061d4:	2a00      	cmp	r2, #0
 80061d6:	d0f9      	beq.n	80061cc <_strtoul_l.constprop.0+0xb8>
 80061d8:	b107      	cbz	r7, 80061dc <_strtoul_l.constprop.0+0xc8>
 80061da:	1e69      	subs	r1, r5, #1
 80061dc:	6011      	str	r1, [r2, #0]
 80061de:	e7f5      	b.n	80061cc <_strtoul_l.constprop.0+0xb8>
 80061e0:	2430      	movs	r4, #48	; 0x30
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d1b5      	bne.n	8006152 <_strtoul_l.constprop.0+0x3e>
 80061e6:	2308      	movs	r3, #8
 80061e8:	e7b3      	b.n	8006152 <_strtoul_l.constprop.0+0x3e>
 80061ea:	2c30      	cmp	r4, #48	; 0x30
 80061ec:	d0a9      	beq.n	8006142 <_strtoul_l.constprop.0+0x2e>
 80061ee:	230a      	movs	r3, #10
 80061f0:	e7af      	b.n	8006152 <_strtoul_l.constprop.0+0x3e>
 80061f2:	bf00      	nop
 80061f4:	0800643b 	.word	0x0800643b

080061f8 <_strtoul_r>:
 80061f8:	f7ff bf8c 	b.w	8006114 <_strtoul_l.constprop.0>

080061fc <_malloc_usable_size_r>:
 80061fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006200:	1f18      	subs	r0, r3, #4
 8006202:	2b00      	cmp	r3, #0
 8006204:	bfbc      	itt	lt
 8006206:	580b      	ldrlt	r3, [r1, r0]
 8006208:	18c0      	addlt	r0, r0, r3
 800620a:	4770      	bx	lr

0800620c <_init>:
 800620c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800620e:	bf00      	nop
 8006210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006212:	bc08      	pop	{r3}
 8006214:	469e      	mov	lr, r3
 8006216:	4770      	bx	lr

08006218 <_fini>:
 8006218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800621a:	bf00      	nop
 800621c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800621e:	bc08      	pop	{r3}
 8006220:	469e      	mov	lr, r3
 8006222:	4770      	bx	lr
