{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494430143907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494430143911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 11:28:48 2017 " "Processing started: Wed May 10 11:28:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494430143911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430143911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_processor -c audio_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_processor -c audio_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430143911 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "nios_system/synthesis/nios_system.qip " "Tcl Script File nios_system/synthesis/nios_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip " "set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1494430144081 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1494430144081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494430144413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494430144413 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "DE1_SoC_QSYS.qsys " "Elaborating Qsys system entity \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430153008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:16 Progress: Loading project/DE1_SoC_QSYS.qsys " "2017.05.10.11:29:16 Progress: Loading project/DE1_SoC_QSYS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430156117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:16 Progress: Reading input file " "2017.05.10.11:29:16 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430156548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:16 Progress: Adding PLAY_BTN_IN \[altera_avalon_pio 16.1\] " "2017.05.10.11:29:16 Progress: Adding PLAY_BTN_IN \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430156700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:16 Progress: Parameterizing module PLAY_BTN_IN " "2017.05.10.11:29:16 Progress: Parameterizing module PLAY_BTN_IN" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430156847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:16 Progress: Adding RECORD_BTN_IN \[altera_avalon_pio 16.1\] " "2017.05.10.11:29:16 Progress: Adding RECORD_BTN_IN \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430156853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:16 Progress: Parameterizing module RECORD_BTN_IN " "2017.05.10.11:29:16 Progress: Parameterizing module RECORD_BTN_IN" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430156853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:16 Progress: Adding clk_50 \[clock_source 16.1\] " "2017.05.10.11:29:16 Progress: Adding clk_50 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430156855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:17 Progress: Parameterizing module clk_50 " "2017.05.10.11:29:17 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430157760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:17 Progress: Adding data_in \[altera_avalon_pio 16.1\] " "2017.05.10.11:29:17 Progress: Adding data_in \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430157761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:17 Progress: Parameterizing module data_in " "2017.05.10.11:29:17 Progress: Parameterizing module data_in" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430157761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:17 Progress: Adding data_out \[altera_avalon_pio 16.1\] " "2017.05.10.11:29:17 Progress: Adding data_out \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430157762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:17 Progress: Parameterizing module data_out " "2017.05.10.11:29:17 Progress: Parameterizing module data_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430157762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:17 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\] " "2017.05.10.11:29:17 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430157762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:17 Progress: Parameterizing module jtag_uart " "2017.05.10.11:29:17 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430157786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:17 Progress: Adding key \[altera_avalon_pio 16.1\] " "2017.05.10.11:29:17 Progress: Adding key \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430157786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:17 Progress: Parameterizing module key " "2017.05.10.11:29:17 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430157786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:17 Progress: Adding nios2_qsys \[altera_nios2_qsys 16.1\] " "2017.05.10.11:29:17 Progress: Adding nios2_qsys \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430157787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:17 Progress: Parameterizing module nios2_qsys " "2017.05.10.11:29:17 Progress: Parameterizing module nios2_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430157936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:17 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 16.1\] " "2017.05.10.11:29:17 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430157937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:17 Progress: Parameterizing module onchip_memory2 " "2017.05.10.11:29:17 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430157962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:17 Progress: Adding pll \[altera_pll 16.1\] " "2017.05.10.11:29:17 Progress: Adding pll \[altera_pll 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430157964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:18 Progress: Parameterizing module pll " "2017.05.10.11:29:18 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430158719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:18 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\] " "2017.05.10.11:29:18 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430158745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:18 Progress: Parameterizing module sdram " "2017.05.10.11:29:18 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430158769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:18 Progress: Adding sync_in \[altera_avalon_pio 16.1\] " "2017.05.10.11:29:18 Progress: Adding sync_in \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430158771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:18 Progress: Parameterizing module sync_in " "2017.05.10.11:29:18 Progress: Parameterizing module sync_in" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430158771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:18 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\] " "2017.05.10.11:29:18 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430158771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:19 Progress: Parameterizing module sysid_qsys " "2017.05.10.11:29:19 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430159242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:19 Progress: Adding timer \[altera_avalon_timer 16.1\] " "2017.05.10.11:29:19 Progress: Adding timer \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430159242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:19 Progress: Parameterizing module timer " "2017.05.10.11:29:19 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430159275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:19 Progress: Building connections " "2017.05.10.11:29:19 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430159275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:19 Progress: Parameterizing connections " "2017.05.10.11:29:19 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430159329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:19 Progress: Validating " "2017.05.10.11:29:19 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430159332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:29:36 Progress: Done reading input file " "2017.05.10.11:29:36 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430176130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.PLAY_BTN_IN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE1_SoC_QSYS.PLAY_BTN_IN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430176634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.RECORD_BTN_IN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE1_SoC_QSYS.RECORD_BTN_IN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430176634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.data_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE1_SoC_QSYS.data_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430176634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430176635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE1_SoC_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430176636 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE1_SoC_QSYS.nios2_qsys: Nios II Classic cores are no longer recommended for new projects " "DE1_SoC_QSYS.nios2_qsys: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430176637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430176637 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings " "DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430176637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430176638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.sync_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE1_SoC_QSYS.sync_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430176638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430176638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430176638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for QUARTUS_SYNTH " "DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430177638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLAY_BTN_IN: Starting RTL generation for module 'DE1_SoC_QSYS_PLAY_BTN_IN' " "PLAY_BTN_IN: Starting RTL generation for module 'DE1_SoC_QSYS_PLAY_BTN_IN'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430181774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLAY_BTN_IN:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_PLAY_BTN_IN --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0001_PLAY_BTN_IN_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0001_PLAY_BTN_IN_gen//DE1_SoC_QSYS_PLAY_BTN_IN_component_configuration.pl  --do_build_sim=0  \] " "PLAY_BTN_IN:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_PLAY_BTN_IN --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0001_PLAY_BTN_IN_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0001_PLAY_BTN_IN_gen//DE1_SoC_QSYS_PLAY_BTN_IN_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430181774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLAY_BTN_IN: Done RTL generation for module 'DE1_SoC_QSYS_PLAY_BTN_IN' " "PLAY_BTN_IN: Done RTL generation for module 'DE1_SoC_QSYS_PLAY_BTN_IN'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430182331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLAY_BTN_IN: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"PLAY_BTN_IN\" " "PLAY_BTN_IN: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"PLAY_BTN_IN\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430182339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in: Starting RTL generation for module 'DE1_SoC_QSYS_data_in' " "Data_in: Starting RTL generation for module 'DE1_SoC_QSYS_data_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430182350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_data_in --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0002_data_in_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0002_data_in_gen//DE1_SoC_QSYS_data_in_component_configuration.pl  --do_build_sim=0  \] " "Data_in:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_data_in --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0002_data_in_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0002_data_in_gen//DE1_SoC_QSYS_data_in_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430182350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in: Done RTL generation for module 'DE1_SoC_QSYS_data_in' " "Data_in: Done RTL generation for module 'DE1_SoC_QSYS_data_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430182543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"data_in\" " "Data_in: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"data_in\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430182545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_out: Starting RTL generation for module 'DE1_SoC_QSYS_data_out' " "Data_out: Starting RTL generation for module 'DE1_SoC_QSYS_data_out'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430182556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_out:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_data_out --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0003_data_out_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0003_data_out_gen//DE1_SoC_QSYS_data_out_component_configuration.pl  --do_build_sim=0  \] " "Data_out:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_data_out --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0003_data_out_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0003_data_out_gen//DE1_SoC_QSYS_data_out_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430182556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_out: Done RTL generation for module 'DE1_SoC_QSYS_data_out' " "Data_out: Done RTL generation for module 'DE1_SoC_QSYS_data_out'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430182751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_out: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"data_out\" " "Data_out: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"data_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430182753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430182765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0004_jtag_uart_gen//DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0004_jtag_uart_gen//DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430182765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart' " "Jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430183041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"DE1_SoC_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"DE1_SoC_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430183044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'DE1_SoC_QSYS_key' " "Key: Starting RTL generation for module 'DE1_SoC_QSYS_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430183055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_key --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0005_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0005_key_gen//DE1_SoC_QSYS_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_key --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0005_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0005_key_gen//DE1_SoC_QSYS_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430183055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'DE1_SoC_QSYS_key' " "Key: Done RTL generation for module 'DE1_SoC_QSYS_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430183275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"key\" " "Key: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430183277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Starting RTL generation for module 'DE1_SoC_QSYS_nios2_qsys' " "Nios2_qsys: Starting RTL generation for module 'DE1_SoC_QSYS_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430183306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE1_SoC_QSYS_nios2_qsys --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0006_nios2_qsys_gen/ --quartus_bindir=C:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0006_nios2_qsys_gen//DE1_SoC_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE1_SoC_QSYS_nios2_qsys --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0006_nios2_qsys_gen/ --quartus_bindir=C:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0006_nios2_qsys_gen//DE1_SoC_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430183306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:29:43 (*) Starting Nios II generation " "Nios2_qsys: # 2017.05.10 11:29:43 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:29:43 (*)   Checking for plaintext license. " "Nios2_qsys: # 2017.05.10 11:29:43 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:29:44 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/16.1/quartus/bin64 " "Nios2_qsys: # 2017.05.10 11:29:44 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/16.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:29:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys: # 2017.05.10 11:29:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:29:44 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys: # 2017.05.10 11:29:44 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:29:44 (*)   Plaintext license not found. " "Nios2_qsys: # 2017.05.10 11:29:44 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:29:44 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys: # 2017.05.10 11:29:44 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:29:44 (*)   Elaborating CPU configuration settings " "Nios2_qsys: # 2017.05.10 11:29:44 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:29:44 (*)   Creating all objects for CPU " "Nios2_qsys: # 2017.05.10 11:29:44 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:29:45 (*)   Generating RTL from CPU objects " "Nios2_qsys: # 2017.05.10 11:29:45 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:29:45 (*)   Creating plain-text RTL " "Nios2_qsys: # 2017.05.10 11:29:45 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:29:46 (*) Done Nios II generation " "Nios2_qsys: # 2017.05.10 11:29:46 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Done RTL generation for module 'DE1_SoC_QSYS_nios2_qsys' " "Nios2_qsys: Done RTL generation for module 'DE1_SoC_QSYS_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: \"DE1_SoC_QSYS\" instantiated altera_nios2_qsys \"nios2_qsys\" " "Nios2_qsys: \"DE1_SoC_QSYS\" instantiated altera_nios2_qsys \"nios2_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'DE1_SoC_QSYS_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE1_SoC_QSYS_onchip_memory2 --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0007_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0007_onchip_memory2_gen//DE1_SoC_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE1_SoC_QSYS_onchip_memory2 --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0007_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0007_onchip_memory2_gen//DE1_SoC_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'DE1_SoC_QSYS_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"DE1_SoC_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"DE1_SoC_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"DE1_SoC_QSYS\" instantiated altera_pll \"pll\" " "Pll: \"DE1_SoC_QSYS\" instantiated altera_pll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'DE1_SoC_QSYS_sdram' " "Sdram: Starting RTL generation for module 'DE1_SoC_QSYS_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE1_SoC_QSYS_sdram --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0009_sdram_gen//DE1_SoC_QSYS_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE1_SoC_QSYS_sdram --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0009_sdram_gen//DE1_SoC_QSYS_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430186930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'DE1_SoC_QSYS_sdram' " "Sdram: Done RTL generation for module 'DE1_SoC_QSYS_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430187310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"DE1_SoC_QSYS\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"DE1_SoC_QSYS\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430187313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"DE1_SoC_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"DE1_SoC_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430187329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'DE1_SoC_QSYS_timer' " "Timer: Starting RTL generation for module 'DE1_SoC_QSYS_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430187337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_timer --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0011_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0011_timer_gen//DE1_SoC_QSYS_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_timer --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0011_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_45905170297701601.dir/0011_timer_gen//DE1_SoC_QSYS_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430187337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'DE1_SoC_QSYS_timer' " "Timer: Done RTL generation for module 'DE1_SoC_QSYS_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430187588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"DE1_SoC_QSYS\" instantiated altera_avalon_timer \"timer\" " "Timer: \"DE1_SoC_QSYS\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430187590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430190026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430190171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430190321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430190461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430190603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430190742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430190890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430191029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430191167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430191312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430191455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430191597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"DE1_SoC_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"DE1_SoC_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"DE1_SoC_QSYS\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"DE1_SoC_QSYS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"DE1_SoC_QSYS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"DE1_SoC_QSYS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_data_master_translator\" " "Nios2_qsys_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_data_master_agent\" " "Nios2_qsys_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_address_alignment.sv " "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430193902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430194139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\" " "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430194379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430194396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430194402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS: Done \"DE1_SoC_QSYS\" with 38 modules, 63 files " "DE1_SoC_QSYS: Done \"DE1_SoC_QSYS\" with 38 modules, 63 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430194408 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "DE1_SoC_QSYS.qsys " "Finished elaborating Qsys system entity \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430195567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "../../src/audio_ip/Altera_UP_Audio_Bit_Counter.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430195866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430195866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430195879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430195879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "../../src/audio_ip/Altera_UP_Audio_Out_Serializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430195890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430195890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "../../src/audio_ip/Altera_UP_Clock_Edge.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430195900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430195900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "../../src/audio_ip/Altera_UP_I2C.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430195912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430195912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "../../src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430195923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430195923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "../../src/audio_ip/Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430195935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430195935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "../../src/audio_ip/Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430195946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430195946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "../../src/audio_ip/Altera_UP_Slow_Clock_Generator.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430195953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430195953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430195962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430195962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "../../src/audio_ip/audio_and_video_config.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430195972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430195972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430195986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430195986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../../src/audio_ip/clock_generator.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430195999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430195999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196545 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-beh " "Found design unit 1: top-beh" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196553 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/de1_soc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/de1_soc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS " "Found entity 1: DE1_SoC_QSYS" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_play_btn_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_play_btn_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_PLAY_BTN_IN " "Found entity 1: DE1_SoC_QSYS_PLAY_BTN_IN" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_play_btn_in.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_play_btn_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_data_in " "Found entity 1: DE1_SoC_QSYS_data_in" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_in.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_data_out " "Found entity 1: DE1_SoC_QSYS_data_out" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_out.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_irq_mapper " "Found entity 1: DE1_SoC_QSYS_irq_mapper" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_irq_mapper.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE1_SoC_QSYS_jtag_uart_sim_scfifo_w" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196603 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE1_SoC_QSYS_jtag_uart_scfifo_w" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196603 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE1_SoC_QSYS_jtag_uart_sim_scfifo_r" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196603 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE1_SoC_QSYS_jtag_uart_scfifo_r" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196603 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_jtag_uart " "Found entity 5: DE1_SoC_QSYS_jtag_uart" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_key " "Found entity 1: DE1_SoC_QSYS_key" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_key.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430196736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430196736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_default_decode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196739 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430196748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430196748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196750 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_001" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430196754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430196755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196757 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_002" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430196762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430196762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196764 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_004 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_004" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_qsys_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430196770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_qsys_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430196770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_008_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196771 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_008 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_008" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_register_bank_a_module " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_register_bank_a_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_nios2_qsys_register_bank_b_module " "Found entity 2: DE1_SoC_QSYS_nios2_qsys_register_bank_b_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 3: DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 4: DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_nios2_qsys_nios2_ocimem " "Found entity 5: DE1_SoC_QSYS_nios2_qsys_nios2_ocimem" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 6: DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE1_SoC_QSYS_nios2_qsys_nios2_oci_break " "Found entity 7: DE1_SoC_QSYS_nios2_qsys_nios2_oci_break" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 8: DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 9: DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 10: DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE1_SoC_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 11: DE1_SoC_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 12: DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Found entity 13: DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Found entity 14: DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc " "Found entity 15: DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 16: DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 17: DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE1_SoC_QSYS_nios2_qsys_nios2_oci_im " "Found entity 18: DE1_SoC_QSYS_nios2_qsys_nios2_oci_im" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE1_SoC_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 19: DE1_SoC_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE1_SoC_QSYS_nios2_qsys_nios2_oci " "Found entity 20: DE1_SoC_QSYS_nios2_qsys_nios2_oci" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE1_SoC_QSYS_nios2_qsys " "Found entity 21: DE1_SoC_QSYS_nios2_qsys" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_tck.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_oci_test_bench" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_oci_test_bench.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_test_bench " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_test_bench" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_test_bench.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_onchip_memory2 " "Found entity 1: DE1_SoC_QSYS_onchip_memory2" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_pll " "Found entity 1: DE1_SoC_QSYS_pll" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_input_efifo_module " "Found entity 1: DE1_SoC_QSYS_sdram_input_efifo_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196903 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram " "Found entity 2: DE1_SoC_QSYS_sdram" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196903 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de1_soc_qsys_sdram_test_component.v(236) " "Verilog HDL warning at de1_soc_qsys_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494430196911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de1_soc_qsys_sdram_test_component.v(237) " "Verilog HDL warning at de1_soc_qsys_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494430196911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_test_component_ram_module " "Found entity 1: DE1_SoC_QSYS_sdram_test_component_ram_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196913 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram_test_component " "Found entity 2: DE1_SoC_QSYS_sdram_test_component" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sysid_qsys " "Found entity 1: DE1_SoC_QSYS_sysid_qsys" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sysid_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_timer " "Found entity 1: DE1_SoC_QSYS_timer" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_timer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/de1_soc_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/de1_soc_qsys/submodules/altera_default_burst_converter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/de1_soc_qsys/submodules/altera_incr_burst_converter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196977 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430196987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430196987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197003 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197003 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197003 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197003 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430197003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430197021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430197023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430197028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430197032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430197042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430197052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430197064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430197075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430197089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430197100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/de1_soc_qsys/submodules/altera_reset_synchronizer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430197106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430197115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/de1_soc_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430197116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430197116 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_nios2_qsys.v(1617) " "Verilog HDL or VHDL warning at de1_soc_qsys_nios2_qsys.v(1617): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430197127 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_nios2_qsys.v(1619) " "Verilog HDL or VHDL warning at de1_soc_qsys_nios2_qsys.v(1619): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430197128 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_nios2_qsys.v(1777) " "Verilog HDL or VHDL warning at de1_soc_qsys_nios2_qsys.v(1777): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430197128 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_nios2_qsys.v(2607) " "Verilog HDL or VHDL warning at de1_soc_qsys_nios2_qsys.v(2607): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430197130 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_sdram.v(318) " "Verilog HDL or VHDL warning at de1_soc_qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430197133 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_sdram.v(328) " "Verilog HDL or VHDL warning at de1_soc_qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430197133 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_sdram.v(338) " "Verilog HDL or VHDL warning at de1_soc_qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430197133 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_sdram.v(682) " "Verilog HDL or VHDL warning at de1_soc_qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430197134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494430197273 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 top.vhd(39) " "VHDL Signal Declaration warning at top.vhd(39): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494430197277 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 top.vhd(40) " "VHDL Signal Declaration warning at top.vhd(40): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494430197279 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 top.vhd(41) " "VHDL Signal Declaration warning at top.vhd(41): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494430197280 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 top.vhd(42) " "VHDL Signal Declaration warning at top.vhd(42): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494430197280 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 top.vhd(43) " "VHDL Signal Declaration warning at top.vhd(43): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494430197280 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 top.vhd(44) " "VHDL Signal Declaration warning at top.vhd(44): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494430197280 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writedata_left top.vhd(131) " "Verilog HDL or VHDL warning at top.vhd(131): object \"writedata_left\" assigned a value but never read" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494430197281 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writedata_right top.vhd(132) " "Verilog HDL or VHDL warning at top.vhd(132): object \"writedata_right\" assigned a value but never read" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494430197281 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS DE1_SoC_QSYS:u0 " "Elaborating entity \"DE1_SoC_QSYS\" for hierarchy \"DE1_SoC_QSYS:u0\"" {  } { { "../../src/top.vhd" "u0" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430197377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_PLAY_BTN_IN DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_PLAY_BTN_IN:play_btn_in " "Elaborating entity \"DE1_SoC_QSYS_PLAY_BTN_IN\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_PLAY_BTN_IN:play_btn_in\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "play_btn_in" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430197460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_data_in DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_data_in:data_in " "Elaborating entity \"DE1_SoC_QSYS_data_in\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_data_in:data_in\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "data_in" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430197526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_data_out DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_data_out:data_out " "Elaborating entity \"DE1_SoC_QSYS_data_out\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_data_out:data_out\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "data_out" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430197584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "jtag_uart" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430197642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_w DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_w" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430197701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "wfifo" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430198144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430198198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430198199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430198199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430198199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430198199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430198199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430198199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430198199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430198199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430198199 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430198199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430198258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430198258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430198260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430198344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430198344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430198346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430198422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430198422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430198423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430198529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430198529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430198531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430198653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430198653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430198654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430198763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430198763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430198765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_r DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_r" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430198827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430199135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430199205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199205 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430199205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430199268 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430199326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430199356 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430199428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_key DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_key:key " "Elaborating entity \"DE1_SoC_QSYS_key\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_key:key\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "key" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430199432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "nios2_qsys" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430199494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_test_bench DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_test_bench:the_DE1_SoC_QSYS_nios2_qsys_test_bench " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_test_bench\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_test_bench:the_DE1_SoC_QSYS_nios2_qsys_test_bench\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_test_bench" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430199624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_register_bank_a_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_register_bank_a_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "DE1_SoC_QSYS_nios2_qsys_register_bank_a" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430199687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_altsyncram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430199846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430199906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_nios2_qsys_rf_ram_a.mif " "Parameter \"init_file\" = \"DE1_SoC_QSYS_nios2_qsys_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430199906 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430199906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghn1 " "Found entity 1: altsyncram_ghn1" {  } { { "db/altsyncram_ghn1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_ghn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430199963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430199963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ghn1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ghn1:auto_generated " "Elaborating entity \"altsyncram_ghn1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ghn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430199964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_register_bank_b_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_register_bank_b_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "DE1_SoC_QSYS_nios2_qsys_register_bank_b" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430200151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_altsyncram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430200258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430200312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430200312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_nios2_qsys_rf_ram_b.mif " "Parameter \"init_file\" = \"DE1_SoC_QSYS_nios2_qsys_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430200312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430200312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430200312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430200312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430200312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430200312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430200312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430200312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430200312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430200312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430200312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430200312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430200312 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430200312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hhn1 " "Found entity 1: altsyncram_hhn1" {  } { { "db/altsyncram_hhn1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_hhn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430200368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430200368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hhn1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hhn1:auto_generated " "Elaborating entity \"altsyncram_hhn1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hhn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430200370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430200553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430200626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_altera_std_synchronizer" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430200716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430200782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430200782 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430200782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_ocimem DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430200784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430200878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_altsyncram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430200995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430201061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_nios2_qsys_ociram_default_contents.mif " "Parameter \"init_file\" = \"DE1_SoC_QSYS_nios2_qsys_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430201061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430201061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430201061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430201061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430201061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430201061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430201061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430201061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430201061 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430201061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3of1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3of1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3of1 " "Found entity 1: altsyncram_3of1" {  } { { "db/altsyncram_3of1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_3of1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430201119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430201119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3of1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3of1:auto_generated " "Elaborating entity \"altsyncram_3of1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3of1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430201120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430201321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_break DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_break " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_break\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_break\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_break" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430201392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430201460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430201556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430201647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430201717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_td_mode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_td_mode:DE1_SoC_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_td_mode:DE1_SoC_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430201803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430201872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430201967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430202027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430202089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_oci_test_bench DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_oci_test_bench:the_DE1_SoC_QSYS_nios2_qsys_oci_test_bench " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_oci_test_bench\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_oci_test_bench:the_DE1_SoC_QSYS_nios2_qsys_oci_test_bench\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_oci_test_bench" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430202152 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE1_SoC_QSYS_nios2_qsys_oci_test_bench " "Entity \"DE1_SoC_QSYS_nios2_qsys_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_oci_test_bench" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1494430202153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430202211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_im DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_im:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_im " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_im\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_im:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_im\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_im" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430202274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430202338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430202408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430202508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430202633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430202690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430202690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430202690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430202690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430202690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430202690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430202690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430202690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430202690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430202690 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430202690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430202695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430203242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430203347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430203539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_onchip_memory2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE1_SoC_QSYS_onchip_memory2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "onchip_memory2" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430203639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" "the_altsyncram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430203716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430203775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430203776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"DE1_SoC_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430203776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430203776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430203776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430203776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430203776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430203776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430203776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430203776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430203776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430203776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430203776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430203776 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430203776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lon1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lon1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lon1 " "Found entity 1: altsyncram_lon1" {  } { { "db/altsyncram_lon1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_lon1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430203840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430203840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lon1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lon1:auto_generated " "Elaborating entity \"altsyncram_lon1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lon1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430203842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430204620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430204620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lon1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lon1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_lon1.tdf" "decode3" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_lon1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430204622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430204733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430204733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lon1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lon1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_lon1.tdf" "mux2" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_lon1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430204734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_pll DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll " "Elaborating entity \"DE1_SoC_QSYS_pll\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "pll" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430204978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" "altera_pll_i" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430205078 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1494430205092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430205160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 143.000000 MHz " "Parameter \"output_clock_frequency1\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3758 ps " "Parameter \"phase_shift1\" = \"-3758 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430205160 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430205160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sdram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram " "Elaborating entity \"DE1_SoC_QSYS_sdram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "sdram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430205165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sdram_input_efifo_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram\|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE1_SoC_QSYS_sdram_input_efifo_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram\|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" "the_DE1_SoC_QSYS_sdram_input_efifo_module" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430205276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sysid_qsys DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE1_SoC_QSYS_sysid_qsys\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "sysid_qsys" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430205341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_timer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_timer:timer " "Elaborating entity \"DE1_SoC_QSYS_timer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_timer:timer\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "timer" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430205396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "mm_interconnect_0" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430205460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430205807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430205867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430205931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430205996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "nios2_qsys_jtag_debug_module_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430206059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430206123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "timer_s1_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430206183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "key_s1_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430206243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sdram_s1_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430206305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "nios2_qsys_data_master_agent" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430206376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "nios2_qsys_instruction_master_agent" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430206439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 2010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430206500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430206564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430206632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sdram_s1_agent" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 2760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430206737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430206804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430206871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 2842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430206981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "router" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430207082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430207160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "router_001" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430207238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430207312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_002 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_002\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "router_002" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430207370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430207429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_004 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_004\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "router_004" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430207492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_004\|DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_004\|DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430207552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_008 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_008\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "router_008" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430207620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_008_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_008:router_008\|DE1_SoC_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_008_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_008:router_008\|DE1_SoC_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430207678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430207748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430207806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "cmd_demux" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430207864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430207935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "cmd_mux" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430207995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "cmd_mux_002" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430208055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430208119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430208174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "rsp_demux" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 4080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430208253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "rsp_mux" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430208334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430208429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430208485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 4385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430208550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430208616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 4451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430208676 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494430208682 "|top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494430208683 "|top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494430208683 "|top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 4517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430208771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 4546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430208848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430208904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 4720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430208980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430209036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_irq_mapper DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE1_SoC_QSYS_irq_mapper\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper:irq_mapper\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "irq_mapper" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430209110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "rst_controller" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430209166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430209225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430209285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "rst_controller_001" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430209344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:my_clock_gen\"" {  } { { "../../src/top.vhd" "my_clock_gen" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430209408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "../../src/audio_ip/clock_generator.v" "DE_Clock_Generator_Audio" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430209568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "../../src/audio_ip/clock_generator.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430209623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430209623 ""}  } { { "../../src/audio_ip/clock_generator.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430209623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_1uu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_1uu1 " "Found entity 1: altpll_1uu1" {  } { { "db/altpll_1uu1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altpll_1uu1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430209691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430209691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_1uu1 clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated " "Elaborating entity \"altpll_1uu1\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430209693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:cfg\"" {  } { { "../../src/top.vhd" "cfg" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430209784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "../../src/audio_ip/audio_and_video_config.v" "Clock_Generator_400KHz" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_and_video_config.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430209845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "../../src/audio_ip/audio_and_video_config.v" "Auto_Initialize" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_and_video_config.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430209914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "../../src/audio_ip/audio_and_video_config.v" "I2C_Controller" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_and_video_config.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430209987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "../../src/top.vhd" "codec" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430210052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "../../src/audio_ip/audio_codec.v" "Bit_Clock_Edges" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430210122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "../../src/audio_ip/audio_codec.v" "Audio_In_Deserializer" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430210184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430210251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430210311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430211036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430211093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430211093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430211093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430211093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430211093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430211093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430211093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430211093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430211093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430211093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430211093 ""}  } { { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430211093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8ba1 " "Found entity 1: scfifo_8ba1" {  } { { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430211155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430211155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8ba1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated " "Elaborating entity \"scfifo_8ba1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430211156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r2a1 " "Found entity 1: a_dpfifo_r2a1" {  } { { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430211247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430211247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r2a1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo " "Elaborating entity \"a_dpfifo_r2a1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\"" {  } { { "db/scfifo_8ba1.tdf" "dpfifo" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430211248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p3i1 " "Found entity 1: altsyncram_p3i1" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430211368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430211368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p3i1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram " "Elaborating entity \"altsyncram_p3i1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\"" {  } { { "db/a_dpfifo_r2a1.tdf" "FIFOram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430211370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430211522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430211522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_r2a1.tdf" "almost_full_comparer" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430211523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_r2a1.tdf" "three_comparison" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430211600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430211727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430211727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_r2a1.tdf" "rd_ptr_msb" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430211728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430211870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430211870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_r2a1.tdf" "usedw_counter" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430211871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430212011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430212011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_r2a1.tdf" "wr_ptr" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430212012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "../../src/audio_ip/audio_codec.v" "Audio_Out_Serializer" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430212221 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../src/audio_ip/clock_generator.v" "DE_Clock_Generator_Audio" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1494430213918 "|top|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1494430214746 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.05.10.11:30:17 Progress: Loading sld46d5708e/alt_sld_fab_wrapper_hw.tcl " "2017.05.10.11:30:17 Progress: Loading sld46d5708e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430217885 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430219951 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430220085 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430221504 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430221614 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430221725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430221849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430221863 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430221872 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1494430222566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46d5708e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld46d5708e/alt_sld_fab.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/sld46d5708e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430222822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430222822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430222917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430222917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430222929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430222929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430222998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430222998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430223087 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430223087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430223087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430223161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430223161 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 38 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 68 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 98 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 128 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 158 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 188 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 218 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 248 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 278 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 308 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 338 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 368 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 398 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 428 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 458 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 488 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 518 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 548 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 578 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 608 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 638 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 668 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 698 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 728 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 38 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 68 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 98 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 128 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 158 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 188 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 218 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 248 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430225135 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1494430225135 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1494430225135 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0 " "RAM logic \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" "Ram0" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" 306 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1494430225968 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1494430225968 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430227345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430227345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430227345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430227345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430227345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430227345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430227345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430227345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430227345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430227345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430227345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430227345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430227345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430227345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430227345 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494430227345 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1494430227345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430227472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430227472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430227472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430227472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430227472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430227472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430227472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430227472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430227472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430227472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430227472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430227472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430227472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430227472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430227472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430227472 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430227472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430227540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430227540 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1494430228313 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430228472 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1494430228472 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] VCC " "Pin \"LEDR\[3\]\" is stuck at VCC" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] VCC " "Pin \"LEDR\[5\]\" is stuck at VCC" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] VCC " "Pin \"LEDR\[7\]\" is stuck at VCC" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] VCC " "Pin \"LEDR\[9\]\" is stuck at VCC" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430229629 "|top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494430229629 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430229890 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "467 " "467 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494430231700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430232015 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/output_files/audio_processor.map.smsg " "Generated suppressed messages file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/output_files/audio_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430233593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "22 0 3 0 0 " "Adding 22 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494430235522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430235522 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430236441 "|top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430236441 "|top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430236441 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430236441 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430236441 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430236441 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430236441 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430236441 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430236441 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430236441 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430236441 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430236441 "|top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1494430236441 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3466 " "Implemented 3466 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494430236450 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494430236450 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "92 " "Implemented 92 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1494430236450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2949 " "Implemented 2949 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494430236450 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1494430236450 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1494430236450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494430236450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 203 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "913 " "Peak virtual memory: 913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494430237143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 11:30:37 2017 " "Processing ended: Wed May 10 11:30:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494430237143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494430237143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494430237143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430237143 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "nios_system/synthesis/nios_system.qip " "Tcl Script File nios_system/synthesis/nios_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip " "set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1494430243513 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1494430243513 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1494430243617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494430243620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 11:30:43 2017 " "Processing started: Wed May 10 11:30:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494430243620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1494430243620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off audio_processor -c audio_processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off audio_processor -c audio_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1494430243620 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1494430243906 ""}
{ "Info" "0" "" "Project  = audio_processor" {  } {  } 0 0 "Project  = audio_processor" 0 0 "Fitter" 0 0 1494430243907 ""}
{ "Info" "0" "" "Revision = audio_processor" {  } {  } 0 0 "Revision = audio_processor" 0 0 "Fitter" 0 0 1494430243907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1494430244382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1494430244385 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "audio_processor 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"audio_processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1494430244441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494430244483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494430244483 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1494430244586 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1494430244615 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1494430245034 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1494430245081 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1494430245310 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1494430245437 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1494430255127 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X89_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1494430255349 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1494430255349 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1494430255349 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1494430255349 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|clk\[0\]~CLKENA0 1 global CLKCTRL_G4 " "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|clk\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1494430255539 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1748 global CLKCTRL_G7 " "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1748 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1494430255539 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G2 " "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1494430255539 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1494430255539 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 400 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 400 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1494430255539 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1494430255539 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494430255540 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1494430257095 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1494430257095 ""}
{ "Info" "ISTA_SDC_FOUND" "s:/courses/esd_i/lab6/esd-lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.sdc " "Reading SDC File: 's:/courses/esd_i/lab6/esd-lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1494430257116 ""}
{ "Info" "ISTA_SDC_FOUND" "s:/courses/esd_i/lab6/esd-lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 's:/courses/esd_i/lab6/esd-lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1494430257184 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|serial_audio_out_data CLOCK_50 " "Register audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|serial_audio_out_data is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494430257232 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1494430257232 "|top|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1494430257271 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1494430257271 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.036 " "Node: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.036" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1494430257278 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1494430257278 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1494430257278 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1494430257280 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1494430257280 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1494430257280 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1494430257280 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1494430257280 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1494430257388 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494430257394 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1494430257441 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1494430257441 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1494430257441 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494430257443 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1494430257454 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1494430257455 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1494430257461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1494430257878 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1494430257884 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1494430257884 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1494430257884 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1494430257884 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1494430257884 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1494430258211 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1494430258211 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494430258217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1494430262439 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1494430263581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494430267698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1494430272389 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1494430274611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494430274611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1494430279549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1494430285915 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1494430285915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1494430295778 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1494430295778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494430295786 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.17 " "Total time spent on timing analysis during the Fitter is 2.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1494430299941 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494430300024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494430301974 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494430301977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494430303791 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494430312777 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1494430313224 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "75 " "Following 75 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 402 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 403 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 404 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 409 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 410 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 411 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 412 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 413 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 415 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 416 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 421 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 422 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 423 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 424 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 425 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 426 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 427 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 428 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 429 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 430 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 431 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 432 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 433 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 434 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 435 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 436 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 437 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 438 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 439 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 440 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 441 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 442 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 444 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 445 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 446 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 447 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 448 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 449 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 450 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 451 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 452 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 453 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 454 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 455 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 456 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 457 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 458 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 459 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 460 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 461 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 462 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 463 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 464 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 465 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 466 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 467 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 468 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 469 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 470 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 471 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 472 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 473 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 476 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 475 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/" { { 0 { 0 ""} 0 474 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1494430313269 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1494430313269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/output_files/audio_processor.fit.smsg " "Generated suppressed messages file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/output_files/audio_processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1494430313554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 86 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3046 " "Peak virtual memory: 3046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494430316620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 11:31:56 2017 " "Processing ended: Wed May 10 11:31:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494430316620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494430316620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:17 " "Total CPU time (on all processors): 00:02:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494430316620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1494430316620 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1494430319870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494430319873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 11:31:59 2017 " "Processing started: Wed May 10 11:31:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494430319873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1494430319873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off audio_processor -c audio_processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off audio_processor -c audio_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1494430319873 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "nios_system/synthesis/nios_system.qip " "Tcl Script File nios_system/synthesis/nios_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip " "set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1494430319989 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1494430319989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1494430320899 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1494430327844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494430329330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 11:32:09 2017 " "Processing ended: Wed May 10 11:32:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494430329330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494430329330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494430329330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1494430329330 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1494430330140 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "nios_system/synthesis/nios_system.qip " "Tcl Script File nios_system/synthesis/nios_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip " "set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1494430330625 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1494430330625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1494430330721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494430330723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 11:32:10 2017 " "Processing started: Wed May 10 11:32:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494430330723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430330723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta audio_processor -c audio_processor " "Command: quartus_sta audio_processor -c audio_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430330723 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1494430330797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430331658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430331658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430331698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430331698 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1494430332673 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430332673 ""}
{ "Info" "ISTA_SDC_FOUND" "s:/courses/esd_i/lab6/esd-lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.sdc " "Reading SDC File: 's:/courses/esd_i/lab6/esd-lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430332701 ""}
{ "Info" "ISTA_SDC_FOUND" "s:/courses/esd_i/lab6/esd-lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 's:/courses/esd_i/lab6/esd-lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430332780 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|serial_audio_out_data CLOCK_50 " "Register audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|serial_audio_out_data is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494430332862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430332862 "|top|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430332889 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430332977 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.036 " "Node: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.036" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1494430332988 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1494430332988 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430332988 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1494430332991 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494430333100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.263 " "Worst-case setup slack is 12.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430333180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430333180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.263               0.000 altera_reserved_tck  " "   12.263               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430333180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430333180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430333215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430333215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 altera_reserved_tck  " "    0.117               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430333215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430333215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.470 " "Worst-case recovery slack is 15.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430333248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430333248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.470               0.000 altera_reserved_tck  " "   15.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430333248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430333248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.657 " "Worst-case removal slack is 0.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430333283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430333283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 altera_reserved_tck  " "    0.657               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430333283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430333283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.602 " "Worst-case minimum pulse width slack is 15.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430333317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430333317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.602               0.000 altera_reserved_tck  " "   15.602               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430333317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430333317 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430333351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430333351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430333351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430333351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430333351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.478 ns " "Worst Case Available Settling Time: 62.478 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430333351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430333351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430333351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430333351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430333351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430333351 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430333351 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494430333387 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430333433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430336884 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|serial_audio_out_data CLOCK_50 " "Register audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|serial_audio_out_data is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494430337277 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430337277 "|top|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430337364 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.036 " "Node: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.036" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1494430337373 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1494430337373 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430337373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.337 " "Worst-case setup slack is 12.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430337459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430337459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.337               0.000 altera_reserved_tck  " "   12.337               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430337459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430337459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430337499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430337499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 altera_reserved_tck  " "    0.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430337499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430337499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.572 " "Worst-case recovery slack is 15.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430337538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430337538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.572               0.000 altera_reserved_tck  " "   15.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430337538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430337538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.618 " "Worst-case removal slack is 0.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430337573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430337573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.618               0.000 altera_reserved_tck  " "    0.618               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430337573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430337573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.584 " "Worst-case minimum pulse width slack is 15.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430337607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430337607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.584               0.000 altera_reserved_tck  " "   15.584               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430337607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430337607 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430337642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430337642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430337642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430337642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430337642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.544 ns " "Worst Case Available Settling Time: 62.544 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430337642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430337642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430337642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430337642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430337642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430337642 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430337642 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494430337680 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430337928 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430341143 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|serial_audio_out_data CLOCK_50 " "Register audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|serial_audio_out_data is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494430341511 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430341511 "|top|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430341598 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.036 " "Node: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.036" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1494430341607 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1494430341607 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430341607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.396 " "Worst-case setup slack is 14.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430341649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430341649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.396               0.000 altera_reserved_tck  " "   14.396               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430341649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430341649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.018 " "Worst-case hold slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430341685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430341685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 altera_reserved_tck  " "    0.018               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430341685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430341685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.353 " "Worst-case recovery slack is 16.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430341721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430341721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.353               0.000 altera_reserved_tck  " "   16.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430341721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430341721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.320 " "Worst-case removal slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430341756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430341756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 altera_reserved_tck  " "    0.320               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430341756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430341756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.508 " "Worst-case minimum pulse width slack is 15.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430341788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430341788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.508               0.000 altera_reserved_tck  " "   15.508               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430341788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430341788 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430341819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430341819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430341819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430341819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430341819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.747 ns " "Worst Case Available Settling Time: 63.747 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430341819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430341819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430341819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430341819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430341819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430341819 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430341819 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494430341857 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|serial_audio_out_data CLOCK_50 " "Register audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|serial_audio_out_data is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494430342372 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430342372 "|top|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430342460 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.036 " "Node: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.036" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1494430342469 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1494430342469 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430342469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.708 " "Worst-case setup slack is 14.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430342506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430342506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.708               0.000 altera_reserved_tck  " "   14.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430342506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430342506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.005 " "Worst-case hold slack is 0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430342543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430342543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 altera_reserved_tck  " "    0.005               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430342543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430342543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.481 " "Worst-case recovery slack is 16.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430342579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430342579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.481               0.000 altera_reserved_tck  " "   16.481               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430342579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430342579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.280 " "Worst-case removal slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430342619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430342619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 altera_reserved_tck  " "    0.280               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430342619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430342619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.478 " "Worst-case minimum pulse width slack is 15.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430342654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430342654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.478               0.000 altera_reserved_tck  " "   15.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494430342654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430342654 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430342683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430342683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430342683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430342683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430342683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.944 ns " "Worst Case Available Settling Time: 63.944 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430342683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430342683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430342683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430342683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430342683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494430342683 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430342683 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430345726 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430345728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1266 " "Peak virtual memory: 1266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494430346250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 11:32:26 2017 " "Processing ended: Wed May 10 11:32:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494430346250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494430346250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494430346250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430346250 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 309 s " "Quartus Prime Full Compilation was successful. 0 errors, 309 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494430348025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494430355878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494430355880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 11:32:35 2017 " "Processing started: Wed May 10 11:32:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494430355880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1494430355880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp audio_processor -c audio_processor --netlist_type=sgate " "Command: quartus_npp audio_processor -c audio_processor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1494430355880 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "nios_system/synthesis/nios_system.qip " "Tcl Script File nios_system/synthesis/nios_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip " "set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1494430355992 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Netlist Viewers Preprocess" 0 -1 1494430355992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1494430356608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 2 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494430358066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 11:32:38 2017 " "Processing ended: Wed May 10 11:32:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494430358066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494430358066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494430358066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1494430358066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494430530492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494430530494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 11:35:15 2017 " "Processing started: Wed May 10 11:35:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494430530494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1494430530494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp audio_processor -c audio_processor --netlist_type=sm_process " "Command: quartus_npp audio_processor -c audio_processor --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1494430530494 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "nios_system/synthesis/nios_system.qip " "Tcl Script File nios_system/synthesis/nios_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip " "set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1494430530604 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Netlist Viewers Preprocess" 0 -1 1494430530604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1494430531285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 2 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494430531588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 11:35:31 2017 " "Processing ended: Wed May 10 11:35:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494430531588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494430531588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494430531588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1494430531588 ""}
