/*
 * core/cpu/cpu.c -- Emulator CPU functions.
 *
 * The CPU functions, notably the instructions, are implemented here.
 *
 */

#include <string.h>
#include <stdlib.h>
#include "core/cpu/cpu.h"
#include "core/cpu/hrc.h"
#include "core/mmu/mmu.h"
#include "log.h"

extern int hrc_use_rtc;

/* Map of instruction opcode names to strings, for logging. */
char *instrnam[NUM_INSTRS] = {
    "nop", /* 00 */
    "int", /* 01 */
    "rti", /* 02 */
    "rts", /* 03 */
    "jp",  /* 04 */
    "cl",  /* 05 */
    "jz",  /* 06 */
    "cz",  /* 07 */
    "jc",  /* 08 */
    "cc",  /* 09 */
    "jo",  /* 0a */
    "co",  /* 0b */
    "jn",  /* 0c */
    "cn",  /* 0d */
    "not", /* 0e */
    "inc", /* 0f */
    "dec", /* 10 */
    "ind", /* 11 */
    "ded", /* 12 */
    "mv",  /* 13 */
    "cmp", /* 14 */
    "tst", /* 15 */
    "add", /* 16 */
    "sub", /* 17 */
    "mul", /* 18 */
    "div", /* 19 */
    "lsl", /* 1a */
    "lsr", /* 1b */
    "asr", /* 1c */
    "and", /* 1d */
    "or",  /* 1e */
    "xor"  /* 1f */
};


/* Initialize the CPU state. Sets up the opcode jump table. */
int core_cpu_init(struct core_cpu **pcpu, struct core_mmu *mmu)
{
    struct core_cpu *cpu;
    
    *pcpu = NULL;
    *pcpu = malloc(sizeof(struct core_cpu));
    if(*pcpu == NULL) {
        LOGE("Could not allocate cpu core; exiting");
        return 0;
    }
    cpu = *pcpu;

    cpu->mmu = mmu;
    memset(cpu->r, 0, sizeof(cpu->r));
    cpu->r[R_S] = 0x9ffe;
    cpu->r[R_F] |= FLAG_I;
    cpu->i_cycles = 0;
    cpu->i = malloc(sizeof(struct core_instr));
    if(cpu->i == NULL) {
        LOGE("Could not allocate cpu instruction; exiting");
        return 0;
    }
    memset(cpu->i, 0, sizeof(*cpu->i));

    core_cpu_ops[0x00] = core_cpu_i_op_nop;
    core_cpu_ops[0x01] = core_cpu_i_op_int;
    core_cpu_ops[0x02] = core_cpu_i_op_rti;
    core_cpu_ops[0x03] = core_cpu_i_op_rts;
    core_cpu_ops[0x04] = core_cpu_i_op_jp;
    core_cpu_ops[0x05] = core_cpu_i_op_cl;
    core_cpu_ops[0x06] = core_cpu_i_op_jz;
    core_cpu_ops[0x07] = core_cpu_i_op_cz;
    core_cpu_ops[0x08] = core_cpu_i_op_jc;
    core_cpu_ops[0x09] = core_cpu_i_op_cc;
    core_cpu_ops[0x0a] = core_cpu_i_op_jo;
    core_cpu_ops[0x0b] = core_cpu_i_op_co;
    core_cpu_ops[0x0c] = core_cpu_i_op_jn;
    core_cpu_ops[0x0d] = core_cpu_i_op_cn;
    core_cpu_ops[0x0e] = core_cpu_i_op_not;
    core_cpu_ops[0x0f] = core_cpu_i_op_inc;
    core_cpu_ops[0x10] = core_cpu_i_op_dec;
    core_cpu_ops[0x11] = core_cpu_i_op_ind;
    core_cpu_ops[0x12] = core_cpu_i_op_ded;
    core_cpu_ops[0x13] = core_cpu_i_op_mv;
    core_cpu_ops[0x14] = core_cpu_i_op_cmp;
    core_cpu_ops[0x15] = core_cpu_i_op_tst;
    core_cpu_ops[0x16] = core_cpu_i_op_add;
    core_cpu_ops[0x17] = core_cpu_i_op_sub;
    core_cpu_ops[0x18] = core_cpu_i_op_mul;
    core_cpu_ops[0x19] = core_cpu_i_op_div;
    core_cpu_ops[0x1a] = core_cpu_i_op_lsl;
    core_cpu_ops[0x1b] = core_cpu_i_op_lsr;
    core_cpu_ops[0x1c] = core_cpu_i_op_asr;
    core_cpu_ops[0x1d] = core_cpu_i_op_and;
    core_cpu_ops[0x1e] = core_cpu_i_op_or;
    core_cpu_ops[0x1f] = core_cpu_i_op_not;

    cpu->hrc = malloc(sizeof(struct core_hrc));
    if(cpu->hrc == NULL) {
        LOGW("Could not allocate cpu timer core; exiting");
        return 0;
    }
    memset(cpu->hrc, 0, sizeof(struct core_hrc));

    return 1;
}


/* Destroys the core_cpu structure, freeing its memory. */ 
void core_cpu_destroy(struct core_cpu *cpu)
{
    free(cpu->hrc);
    free(cpu);
}


/*
 * Execute one cycle of the current instruction.
 *
 * Each cycle step is a big state machine, with different addressing modes
 * governing the reading of operands (if any), the execution of the instruction,
 * and the writing of the result (if any).
 * 
 * Instructions are thus mostly shielded from these details, and can just focus
 * on the execution steps, rather than how to access the operands.
 */
void core_cpu_i_cycle(struct core_cpu *cpu)
{
    static struct core_instr_params p;
    static void (*i)(struct core_cpu *, struct core_instr_params *);
    int *c = &cpu->i_cycles;

    core_cpu_hrc_step(cpu);
    cpu->total_cycles += 1;
        
    /* Handle interrupt if pending. */
    if(cpu->interrupt != INT_NONE && (cpu->r[R_F] & FLAG_I) && !cpu->i_middle) {
        if(*c == 0) {
            cpu->r[R_S] -= 2;
            core_mmu_ww_send_cpu(cpu->mmu, cpu->r[R_S], cpu->r[R_P]);
            *c += 1;
        } else if(*c == 1) {
            cpu->r[R_S] -= 2;
            core_mmu_ww_send_cpu(cpu->mmu, cpu->r[R_S], cpu->r[R_F]);
            *c += 1;
        } else if(*c == 2) {
            switch(cpu->interrupt) {
                case INT_USER_IRQ:
                    core_mmu_rw_send_cpu(cpu->mmu, 0xfffe);
                    break;
                case INT_TIMER_IRQ:
                    core_mmu_rw_send_cpu(cpu->mmu, 0xfffc);
                    break;
                case INT_VIDEO_IRQ:
                    core_mmu_rw_send_cpu(cpu->mmu, 0xfffa);
                    break;
                case INT_AUDIO_IRQ:
                    core_mmu_rw_send_cpu(cpu->mmu, 0xfff8);
                    break;
            }
            *c += 1;

        } else if(*c == 3) {
            cpu->r[R_P] = core_mmu_rw_fetch_cpu(cpu->mmu);
            cpu->interrupt = INT_NONE;
            *c = 0;
            cpu->i_middle = 0;
            LOGD("Video IRQ fired: next p @ $%04x", cpu->r[R_P]); 
            if (cpu->r[R_P] == 0x0108) {
                cpu->i_middle = 0;
                return;
            }
        }
        return;
    }

    /* Each cycle has a state machine for every type of instruction. */
    if(*c == 0) {
        cpu->i_middle = 1;
        memset(&p, 0, sizeof(p));

        core_mmu_rw_send_cpu(cpu->mmu, cpu->r[R_P]);
        cpu->r[R_P] += 2;

        p.p = cpu->r[R_P];
        p.s = cpu->r[R_S];
        p.f = cpu->r[R_F];

    } else if(*c == 1) {
        uint16_t t = core_mmu_rw_fetch_cpu(cpu->mmu);
        /* Instruction opcode read completed. */
        cpu->i->ib0 = B_LO(t);
        cpu->i->ib1 = B_HI(t);
        i = core_cpu_ops[INSTR_OP(cpu->i)];
        //LOGW("core.cpu: op = %02x %02x", cpu->i->ib0, cpu->i->ib1);
        
        /* Nothing else to fetch. */
        if(instr_is_void(cpu->i)) {
            cpu->r[R_P] -= 1;
            p.p = cpu->r[R_P];
            i(cpu, &p);
            if(INSTR_OP(cpu->i) == OP_NOP)
                cpu->i_done = 1;
        /* Nothing else to fetch. */
        } else if(instr_dr_only(cpu->i)) {
            p.op1 = cpu->r[INSTR_RX(cpu->i)];
            p.op2 = cpu->r[INSTR_RY(cpu->i)];
            i(cpu, &p);
            cpu->r[INSTR_RX(cpu->i)] = p.op1;
            if(instr_is_2op(cpu->i))
                cpu->r[INSTR_RY(cpu->i)] = p.op2;
            if(!instr_has_spderef(cpu->i))
                cpu->i_done = 1;
        /* Fetch data byte/word after instruction. */
        } else if(instr_has_data(cpu->i)) {
            /* Post read request for data bytes */
            core_mmu_rw_send_cpu(cpu->mmu, cpu->r[R_P]);
            cpu->r[R_P] += instr_has_dw(cpu->i) ? 2 : 1;
            p.p = cpu->r[R_P];
        /* Fetch memory operand from source register. */
        } else if(instr_is_srcptr(cpu->i)) {
            if(instr_is_1op(cpu->i)) {
                if(INSTR_OPSZ(cpu->i) == OP_16)
                    core_mmu_rw_send_cpu(cpu->mmu, cpu->r[INSTR_RY(cpu->i)]);
                else
                    core_mmu_rb_send_cpu(cpu->mmu, cpu->r[INSTR_RY(cpu->i)]);
            } else {
                if(INSTR_OPSZ(cpu->i) == OP_16)
                    core_mmu_rw_send_cpu(cpu->mmu, cpu->r[INSTR_RY(cpu->i)]);
                else
                    core_mmu_rb_send_cpu(cpu->mmu, cpu->r[INSTR_RY(cpu->i)]);
            }
        } else {
            LOGE("core.cpu: pc:%04x: invalid state reached (cycle 2)", p.p);
        }

    } else if(*c == 2) {
        if(instr_is_void(cpu->i) || instr_dr_only(cpu->i)) {
            /* TODO: load memory operands when necessary. */
            i(cpu, &p);
            if(INSTR_OP(cpu->i) == OP_RTS)
                cpu->i_done = 1;
        } else if(instr_has_data(cpu->i)) {
            /* Data bytes have been read from memory */
            uint16_t t = core_mmu_rw_fetch_cpu(cpu->mmu);
            cpu->i->db0 = B_LO(t);
            if(instr_has_dw(cpu->i)) {
                cpu->i->db1 = B_HI(t);
#ifdef _DEBUG
                LOGV("core.cpu: data = %02x %02x", cpu->i->db0, cpu->i->db1);
#endif
            } else {
#ifdef _DEBUG
                LOGV("core.cpu: data = %02x", cpu->i->db0);
#endif
            }
            if(instr_is_op1data(cpu->i)) {
                p.op1 = (INSTR_AM(cpu->i) == AM_DB) ?
                    INSTR_D8(cpu->i) : INSTR_D16(cpu->i);
                if(instr_is_2op(cpu->i))
                    p.op2 = cpu->r[INSTR_RY(cpu->i)];
            } else {
                p.op1 = cpu->r[INSTR_RX(cpu->i)];
                p.op2 = (INSTR_AM(cpu->i) == AM_DR_DB) ?
                    INSTR_D8(cpu->i) : INSTR_D16(cpu->i);
            }

            /* Fetch memory operand for pointer. */
            if(instr_is_srcptr(cpu->i)) {
                if(instr_is_1op(cpu->i))
                    if(INSTR_OPSZ(cpu->i) == OP_16)
                        core_mmu_rw_send_cpu(cpu->mmu, p.op1);//cpu->r[INSTR_RX(cpu->i)]);
                    else
                        core_mmu_rb_send_cpu(cpu->mmu, p.op1);//cpu->r[INSTR_RX(cpu->i)]);
                else
                    if(INSTR_OPSZ(cpu->i) == OP_16)
                        core_mmu_rw_send_cpu(cpu->mmu, p.op2);//cpu->r[INSTR_RY(cpu->i)]);
                    else
                        core_mmu_rb_send_cpu(cpu->mmu, p.op2);//cpu->r[INSTR_RY(cpu->i)]);
            /* Operate directly on data; nothing further to fetch. */
            } else {
                i(cpu, &p);
                if(!instr_is_dstptr(cpu->i)) {
                    if(instr_is_op1reg(cpu->i))
                        cpu->r[INSTR_RX(cpu->i)] = p.op1;
                    cpu->i_done = 1;
                }
            }
        } else if(instr_is_srcptr(cpu->i)) {
            /* Data has arrived from memory, read back */
            if(instr_is_1op(cpu->i)) {
                p.op1 = (INSTR_OPSZ(cpu->i) == OP_16) ? 
                    core_mmu_rw_fetch_cpu(cpu->mmu) :
                    core_mmu_rb_fetch_cpu(cpu->mmu);
            } else {
                p.op1 = cpu->r[INSTR_RX(cpu->i)];
                p.op2 = (INSTR_OPSZ(cpu->i) == OP_16) ? 
                    core_mmu_rw_fetch_cpu(cpu->mmu) :
                    core_mmu_rb_fetch_cpu(cpu->mmu);
            }

            i(cpu, &p);
            if(!instr_is_dstptr(cpu->i)) {
                cpu->r[INSTR_RX(cpu->i)] = p.op1;
                cpu->i_done = 1;
            }
        } else {
            LOGE("core.cpu: pc:%04x: invalid state reached (cycle 3)", p.p);
        }

    } else if(*c == 3) {
        if(instr_is_void(cpu->i) || instr_dr_only(cpu->i)) {
            /* TODO: load memory operands when necessary. */
            i(cpu, &p);
            if(INSTR_OP(cpu->i) == OP_RTI)
                cpu->i_done = 1;
        } else if(instr_has_data(cpu->i)) {
            if(instr_is_srcptr(cpu->i)) {
                if(instr_is_1op(cpu->i))
                    p.op1 = (INSTR_OPSZ(cpu->i) == OP_16) ?
                        core_mmu_rw_fetch_cpu(cpu->mmu) :
                        core_mmu_rb_fetch_cpu(cpu->mmu);
                else {
                    p.op1 = cpu->r[INSTR_RX(cpu->i)];
                    p.op2 = (INSTR_OPSZ(cpu->i) == OP_16) ?
                        core_mmu_rw_fetch_cpu(cpu->mmu) :
                        core_mmu_rb_fetch_cpu(cpu->mmu);
                }

                i(cpu, &p);
                if(!instr_is_dstptr(cpu->i)) {
                    cpu->r[INSTR_RX(cpu->i)] = p.op1;
                    cpu->i_done = 1;
                }
            } else if(instr_is_dstptr(cpu->i)) {
                (INSTR_OPSZ(cpu->i) == OP_16) ?
                    core_mmu_ww_send_cpu(cpu->mmu, INSTR_D16(cpu->i),
                            cpu->r[INSTR_RY(cpu->i)]) :
                    core_mmu_wb_send_cpu(cpu->mmu, INSTR_D16(cpu->i),
                            cpu->r[INSTR_RY(cpu->i)]);
            }
        } else if(instr_is_srcptr(cpu->i)) {
            if(instr_is_dstptr(cpu->i)) {
                (INSTR_OPSZ(cpu->i) == OP_16) ?
                    core_mmu_ww_send_cpu(cpu->mmu, cpu->r[INSTR_RX(cpu->i)], p.op1) :
                    core_mmu_wb_send_cpu(cpu->mmu, cpu->r[INSTR_RX(cpu->i)], p.op1);
            }
        } else {
            LOGE("core.cpu: reached error state (cycle 4)");
        }

    } else if(*c == 4) {
        if(instr_is_void(cpu->i) || instr_dr_only(cpu->i)) {
            /* TODO: load memory operands when necessary. */
            i(cpu, &p);
            if(INSTR_OP(cpu->i) == OP_INT)
                cpu->i_done = 1;
        } else if(instr_has_data(cpu->i)) {
            if(instr_is_srcptr(cpu->i)) {
                if(instr_is_dstptr(cpu->i)) {
                    (INSTR_OPSZ(cpu->i) == OP_16) ?
                        core_mmu_ww_send_cpu(cpu->mmu, cpu->r[INSTR_RX(cpu->i)], p.op1) :
                        core_mmu_wb_send_cpu(cpu->mmu, cpu->r[INSTR_RX(cpu->i)], p.op1);
                    cpu->i_done = 1;
                }
            } else if(instr_is_dstptr(cpu->i)) {
                /* Write request completed */
                cpu->i_done = 1;
            }
        } else if(instr_is_srcptr(cpu->i)) {
            if(instr_is_dstptr(cpu->i))
                /* Write request completed */
                cpu->i_done = 1;
        } else {
            LOGE("core.cpu: reached error state (cycle 5)");
        }
    } else if(*c == 5) {
        if(instr_has_data(cpu->i) &&
                instr_is_srcptr(cpu->i) && instr_is_dstptr(cpu->i))
            cpu->i_done = 1;
    } else {
        LOGE("core.cpu: reached cycle 6, error");
        cpu->i_done = 1;
    }

    *c += 1;
}

/*
 * Execute all the cycles for the current instruction.
 */
void core_cpu_i_instr(struct core_cpu *cpu)
{
    uint16_t pc = cpu->r[R_P];
    cpu->i_cycles = 0;
    cpu->i_done = 0;
    cpu->i_middle = 0;

    do {
        core_cpu_i_cycle(cpu);
        LOGV("core.cpu: ... cycle %d", cpu->i_cycles);
        cpu->i_middle = 0;
    } while(!cpu->i_done);

    LOGV("core.cpu: %04x: %s (%d cycles)",
         pc, instrnam[INSTR_OP(cpu->i)], cpu->i_cycles);
}

/*
 ******************************************************************************
 * Instruction implementations
 ******************************************************************************
 */

/*
 * core_cpu_i_op_nop
 *
 * NOP instruction implementation.
 */
void core_cpu_i_op_nop(struct core_cpu *cpu, struct core_instr_params *p)
{
    /* Literally a no-op... */
    LOGD("nop");
}

/*
 * core_cpu_i_op_int
 *
 * INT instruction implementation.
 */
void core_cpu_i_op_int(struct core_cpu *cpu, struct core_instr_params *p)
{
    if(cpu->i_cycles == 1) {
        cpu->r[R_S] -= 2;
        core_mmu_ww_send_cpu(cpu->mmu, cpu->r[R_S], cpu->r[R_P]);
        cpu->interrupt = INT_USER_IRQ;
    } else if(cpu->i_cycles == 2) {
        cpu->r[R_S] -= 2;
        core_mmu_ww_send_cpu(cpu->mmu, cpu->r[R_S], cpu->r[R_F]);
    } else if(cpu->i_cycles == 3) {
        core_mmu_rw_send_cpu(cpu->mmu, 0xfffe);
    } else {
        cpu->r[R_P] = core_mmu_rw_fetch_cpu(cpu->mmu);
    }
}

/*
 * core_cpu_i_op_rti
 *
 * RTI instruction implementation.
 */
void core_cpu_i_op_rti(struct core_cpu *cpu, struct core_instr_params *p)
{
    if(cpu->i_cycles == 1) {
        core_mmu_rw_send_cpu(cpu->mmu, cpu->r[R_S]);
        cpu->r[R_S] += 2;
    } else if(cpu->i_cycles == 2) {
        cpu->r[R_F] = core_mmu_rw_fetch_cpu(cpu->mmu);
        core_mmu_rw_send_cpu(cpu->mmu, cpu->r[R_S]);
        cpu->r[R_S] += 2;
        //cpu->interrupt = INT_NONE;
    } else {
        cpu->r[R_P] = core_mmu_rw_fetch_cpu(cpu->mmu);
    }
}

/*
 * core_cpu_i_op_rts
 *
 * RTS instruction implementation.
 */
void core_cpu_i_op_rts(struct core_cpu *cpu, struct core_instr_params *p)
{
    if(cpu->i_cycles == 1) {
        core_mmu_rw_send_cpu(cpu->mmu, cpu->r[R_S]);
        cpu->r[R_S] += 2;
    } else {
        cpu->r[R_P] = core_mmu_rw_fetch_cpu(cpu->mmu);
    }
}

void core_cpu_i__jump(struct core_cpu *cpu,
                      struct core_instr_params *p,
                      int flag)
{
    if(p->f & flag || !flag)
        cpu->r[R_P] = p->op1;
}

void core_cpu_i__call(struct core_cpu *cpu,
                      struct core_instr_params *p,
                      int flag)
{
    if(cpu->i_cycles == 1) {
        if(p->f & flag || !flag) {
            cpu->r[R_S] -= 2;
            core_mmu_ww_send_cpu(cpu->mmu, cpu->r[R_S], cpu->r[R_P]);
            cpu->r[R_P] = p->op1;
        }

    } else {
        /* Simply need to wait for write of p to m[s] to complete. */
    }
}

/*
 * core_cpu_i_op_jp
 *
 * JP instruction implementation.
 */
void core_cpu_i_op_jp(struct core_cpu *cpu, struct core_instr_params *p)
{
    core_cpu_i__jump(cpu, p, 0);
}

/*
 * core_cpu_i_op_cl
 *
 * CL instruction implementation.
 */
void core_cpu_i_op_cl(struct core_cpu *cpu, struct core_instr_params *p)
{
    core_cpu_i__call(cpu, p, 0);
}

/*
 * core_cpu_i_op_jz
 *
 * JZ instruction implementation.
 */
void core_cpu_i_op_jz(struct core_cpu *cpu, struct core_instr_params *p)
{
    core_cpu_i__jump(cpu, p, FLAG_Z);
}

/*
 * core_cpu_i_op_cz
 *
 * CZ instruction implementation.
 */
void core_cpu_i_op_cz(struct core_cpu *cpu, struct core_instr_params *p)
{
    core_cpu_i__call(cpu, p, FLAG_Z);
}

/*
 * core_cpu_i_op_jc
 *
 * JC instruction implementation.
 */
void core_cpu_i_op_jc(struct core_cpu *cpu, struct core_instr_params *p)
{
    core_cpu_i__jump(cpu, p, FLAG_C);
}

/*
 * core_cpu_i_op_cc
 *
 * CC instruction implementation.
 */
void core_cpu_i_op_cc(struct core_cpu *cpu, struct core_instr_params *p)
{
    core_cpu_i__call(cpu, p, FLAG_C);
}

/*
 * core_cpu_i_op_jo
 *
 * JO instruction implementation.
 */
void core_cpu_i_op_jo(struct core_cpu *cpu, struct core_instr_params *p)
{
    core_cpu_i__jump(cpu, p, FLAG_O);
}

/*
 * core_cpu_i_op_co
 *
 * CO instruction implementation.
 */
void core_cpu_i_op_co(struct core_cpu *cpu, struct core_instr_params *p)
{
    core_cpu_i__call(cpu, p, FLAG_O);
}

/*
 * core_cpu_i_op_jn
 *
 * JN instruction implementation.
 */
void core_cpu_i_op_jn(struct core_cpu *cpu, struct core_instr_params *p)
{
    core_cpu_i__jump(cpu, p, FLAG_N);
}

/*
 * core_cpu_i_op_cn
 *
 * CN instruction implementation.
 */
void core_cpu_i_op_cn(struct core_cpu *cpu, struct core_instr_params *p)
{
    core_cpu_i__call(cpu, p, FLAG_N);
}

/*
 * core_cpu_i_op_not
 *
 * NOT instruction implementation.
 */
void core_cpu_i_op_not(struct core_cpu *cpu, struct core_instr_params *p)
{
    p->op1 = ~p->op1;
}

/*
 * core_cpu_i_op_inc
 *
 * INC instruction implementation.
 */
void core_cpu_i_op_inc(struct core_cpu *cpu, struct core_instr_params *p)
{
    p->op1 += 1;
}

/*
 * core_cpu_i_op_dec
 *
 * DEC instruction implementation.
 */
void core_cpu_i_op_dec(struct core_cpu *cpu, struct core_instr_params *p)
{
    p->op1 -= 1;
}

/*
 * core_cpu_i_op_ind
 *
 * IND instruction implementation.
 */
void core_cpu_i_op_ind(struct core_cpu *cpu, struct core_instr_params *p)
{
    p->op1 += 2;
}

/*
 * core_cpu_i_op_ded
 *
 * DED instruction implementation.
 */
void core_cpu_i_op_ded(struct core_cpu *cpu, struct core_instr_params *p)
{
    p->op1 -= 2;
}

/*
 * core_cpu_i_op_mv
 *
 * MV instruction implementation.
 */
void core_cpu_i_op_mv(struct core_cpu *cpu, struct core_instr_params *p)
{
    p->op1 = p->op2;
    cpu->r[R_F] &= ~(FLAG_Z | FLAG_N);
    cpu->r[R_F] |= !p->op1 | ((p->op1 < 0) << 3);
}

/*
 * core_cpu_i_op_cmp
 *
 * CMP instruction implementation.
 */
void core_cpu_i_op_cmp(struct core_cpu *cpu, struct core_instr_params *p)
{
    uint16_t temp = p->op1 - p->op2;
    int32_t itemp = (int32_t)p->op1 - (int32_t)p->op2;
    cpu->r[R_F] &= ~(FLAG_Z | FLAG_N | FLAG_C | FLAG_O);
    cpu->r[R_F] |= !temp ||             /* Z */
            ((itemp > 0xffff) << 1) ||  /* C */
            ((itemp > 0x7fff) << 2) ||  /* O */
            ((temp < 0) << 3);          /* N */
}

/*
 * core_cpu_i_op_tst
 *
 * TST instruction implementation.
 */
void core_cpu_i_op_tst(struct core_cpu *cpu, struct core_instr_params *p)
{
    uint16_t temp = p->op1 & p->op2;
    cpu->r[R_F] &= ~(FLAG_Z | FLAG_N);
    cpu->r[R_F] |= !temp || ((temp < 0) << 3);
}

/*
 * core_cpu_i_op_add
 *
 * ADD instruction implementation.
 */
void core_cpu_i_op_add(struct core_cpu *cpu, struct core_instr_params *p)
{
    uint16_t temp = p->op1 + p->op2;
    int32_t itemp = (int32_t)p->op1 + (int32_t)p->op2;
    p->op1 += p->op2;
    cpu->r[R_F] &= ~(FLAG_Z | FLAG_N | FLAG_C | FLAG_O);
    cpu->r[R_F] |= !temp ||            /* Z */
        ((itemp > 0xffff) << 1) ||     /* C */
        ((itemp > 0x7fff) << 2) ||     /* O */
        ((temp < 0) << 3);             /* N */
}

/*
 * core_cpu_i_op_sub
 *
 * SUB instruction implementation.
 */
void core_cpu_i_op_sub(struct core_cpu *cpu, struct core_instr_params *p)
{
    uint16_t temp = p->op1 - p->op2;
    int32_t itemp = (int32_t)p->op1 - (int32_t)p->op2;
    p->op1 -= p->op2;
    cpu->r[R_F] &= ~(FLAG_Z | FLAG_N | FLAG_C | FLAG_O);
    cpu->r[R_F] |= !temp ||            /* Z */
        ((itemp > 0xffff) << 1) ||     /* C */
        ((itemp > 0x7fff) << 2) ||     /* O */
        ((temp < 0) << 3);             /* N */
}

/*
 * core_cpu_i_op_mul
 *
 * MUL instruction implementation.
 */
void core_cpu_i_op_mul(struct core_cpu *cpu, struct core_instr_params *p)
{
    uint16_t temp = p->op1 * p->op2;
    int32_t itemp = (int32_t)p->op1 * (int32_t)p->op2;
    p->op1 *= p->op2;
    cpu->r[R_F] &= ~(FLAG_Z | FLAG_N | FLAG_C | FLAG_O);
    cpu->r[R_F] |= !temp ||            /* Z */
        ((itemp > 0xffff) << 1) ||     /* C */
        ((itemp > 0x7fff) << 2) ||     /* O */
        ((temp < 0) << 3);             /* N */
}

/*
 * core_cpu_i_op_div
 *
 * DIV instruction implementation.
 */
void core_cpu_i_op_div(struct core_cpu *cpu, struct core_instr_params *p)
{
    uint16_t temp = p->op1 / p->op2;
    int32_t itemp = (int32_t)p->op1 / (int32_t)p->op2;
    p->op1 /= p->op2;
    cpu->r[R_F] &= ~(FLAG_Z | FLAG_N | FLAG_C | FLAG_O);
    cpu->r[R_F] |= !temp ||            /* Z */
        ((itemp > 0xffff) << 1) ||     /* C */
        ((itemp > 0x7fff) << 2) ||     /* O */
        ((temp < 0) << 3);             /* N */
}

/*
 * core_cpu_i_op_lsl
 *
 * LSL instruction implementation.
 */
void core_cpu_i_op_lsl(struct core_cpu *cpu, struct core_instr_params *p)
{
    uint16_t temp = p->op1 << p->op2;
    int32_t itemp = (int32_t)p->op1 << (int32_t)p->op2;
    p->op1 <<= p->op2;
    cpu->r[R_F] &= ~(FLAG_Z | FLAG_N | FLAG_C | FLAG_O);
    cpu->r[R_F] |= !temp ||             /* Z */
            ((itemp > 0xffff) << 1) ||  /* C */
            ((itemp > 0x7fff) << 2) ||  /* O */
            ((temp < 0) << 3);          /* N */
}

/*
 * core_cpu_i_op_lsr
 *
 * LSR instruction implementation.
 */
void core_cpu_i_op_lsr(struct core_cpu *cpu, struct core_instr_params *p)
{
    uint16_t temp = p->op1 >> p->op2;
    uint32_t utemp = (uint32_t)p->op1 >> (uint32_t)p->op2;
    p->op1 >>= p->op2;
    cpu->r[R_F] &= ~(FLAG_Z | FLAG_N | FLAG_C | FLAG_O);
    cpu->r[R_F] |= !temp ||             /* Z */
            ((utemp > 0xffff) << 1) ||  /* C */
            ((utemp > 0x7fff) << 2) ||  /* O */
            ((temp < 0) << 3);          /* N */
}

/*
 * core_cpu_i_op_asr
 *
 * ASR instruction implementation.
 */
void core_cpu_i_op_asr(struct core_cpu *cpu, struct core_instr_params *p)
{
    int16_t temp = *(int16_t *)&p->op1 >> *(int16_t *)&p->op2;
    int32_t itemp = *(int32_t *)&p->op1 >> *(int32_t *)&p->op2;
    *(int16_t *)&p->op1 >>= p->op2;
    cpu->r[R_F] &= ~(FLAG_Z | FLAG_N | FLAG_C | FLAG_O);
    cpu->r[R_F] |= !temp ||             /* Z */
            ((itemp > 0xffff) << 1) ||  /* C */
            ((itemp > 0x7fff) << 2) ||  /* O */
            ((temp < 0) << 3);          /* N */
}

/*
 * core_cpu_i_op_and
 *
 * AND instruction implementation.
 */
void core_cpu_i_op_and(struct core_cpu *cpu, struct core_instr_params *p)
{
    uint16_t temp = p->op1 & p->op2;
    int32_t itemp = (int32_t)p->op1 & (int32_t)p->op2;
    p->op1 &= p->op2;
    cpu->r[R_F] &= ~(FLAG_Z | FLAG_N | FLAG_C | FLAG_O);
    cpu->r[R_F] |= !temp ||             /* Z */
            ((itemp > 0xffff) << 1) ||  /* C */
            ((itemp > 0x7fff) << 2) ||  /* O */
            ((temp < 0) << 3);          /* N */
}

/*
 * core_cpu_i_op_or
 *
 * OR instruction implementation.
 */
void core_cpu_i_op_or(struct core_cpu *cpu, struct core_instr_params *p)
{
    uint16_t temp = p->op1 | p->op2;
    int32_t itemp = (int32_t)p->op1 | (int32_t)p->op2;
    p->op1 |= p->op2;
    cpu->r[R_F] &= ~(FLAG_Z | FLAG_N | FLAG_C | FLAG_O);
    cpu->r[R_F] |= !temp ||             /* Z */
            ((itemp > 0xffff) << 1) ||  /* C */
            ((itemp > 0x7fff) << 2) ||  /* O */
            ((temp < 0) << 3);          /* N */
}

/*
 * core_cpu_i_op_xor
 *
 * XOR instruction implementation.
 */
void core_cpu_i_op_xor(struct core_cpu *cpu, struct core_instr_params *p)
{
    uint16_t temp = p->op1 ^ p->op2;
    int32_t itemp = (int32_t)p->op1 ^ (int32_t)p->op2;
    p->op1 ^= p->op2;
    cpu->r[R_F] &= ~(FLAG_Z | FLAG_N | FLAG_C | FLAG_O);
    cpu->r[R_F] |= !temp ||             /* Z */
            ((itemp > 0xffff) << 1) ||  /* C */
            ((itemp > 0x7fff) << 2) ||  /* O */
            ((temp < 0) << 3);          /* N */
}

