#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000206f5923730 .scope module, "testFetch" "testFetch" 2 3;
 .timescale -12 -12;
v00000206f5678530_0 .var "clk", 0 0;
S_00000206f59752c0 .scope module, "uut" "decideIns" 2 9, 3 2 0, S_00000206f5923730;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
P_00000206f59870a0 .param/l "SIZE" 0 3 3, +C4<00000000000000000000000000100000>;
v00000206f5676440_0 .var "PC", 31 0;
v00000206f56764e0_0 .var "PCnew", 31 0;
v00000206f5676580_0 .net "clk", 0 0, v00000206f5678530_0;  1 drivers
v00000206f5676620_0 .net "ins", 31 0, v00000206f5943110_0;  1 drivers
v00000206f56766c0 .array/s "ram", 0 31, 31 0;
v00000206f5678490_0 .var "temp", 5 0;
E_00000206f59870e0 .event negedge, v00000206f5942fd0_0;
S_00000206f5975450 .scope module, "uut" "fetch" 3 11, 4 2 0, S_00000206f59752c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /OUTPUT 32 "instruction";
v00000206f59755e0_0 .net "PC", 31 0, v00000206f5676440_0;  1 drivers
L_00000206f59f00a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000206f5975680_0 .net "PCnew", 31 0, L_00000206f59f00a8;  1 drivers
v00000206f5942fd0_0 .net "clk", 0 0, v00000206f5678530_0;  alias, 1 drivers
v00000206f5943070 .array "insMem", 0 24, 31 0;
v00000206f5943110_0 .var "instruction", 31 0;
v00000206f59431b0_0 .var "r1", 4 0;
v00000206f5943250_0 .var "r2", 4 0;
v00000206f59432f0_0 .var "r3", 4 0;
v00000206f5943390_0 .var "r4", 4 0;
E_00000206f5987260 .event posedge, v00000206f5942fd0_0;
    .scope S_00000206f5975450;
T_0 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v00000206f59431b0_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000206f5943250_0, 0, 5;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v00000206f59432f0_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v00000206f5943390_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 32, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59432f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 34, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59432f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 33, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59432f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 35, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59432f0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 8, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 19, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 9, 0, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 19, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 36, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59432f0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 37, 0, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59432f0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 12, 0, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 19, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 13, 0, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 19, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 3, 0, 10;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 2, 0, 10;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 35, 0, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %pad/u 21;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 43, 0, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %pad/u 21;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 4, 0, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943390_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 5, 0, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943390_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 7, 0, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943390_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 15, 0, 6;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943390_0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 6, 0, 6;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943390_0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 31, 0, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943390_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 13, 0, 26;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 8, 0, 6;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 16, 0, 5;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 31, 0, 5;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943390_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 3, 0, 6;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 6, 0, 26;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59431b0_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59432f0_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 42, 0, 6;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 10, 0, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f59432f0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %load/vec4 v00000206f5943250_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000206f5943070, 4, 5;
    %end;
    .thread T_0;
    .scope S_00000206f5975450;
T_1 ;
    %wait E_00000206f5987260;
    %ix/getv 4, v00000206f59755e0_0;
    %load/vec4a v00000206f5943070, 4;
    %store/vec4 v00000206f5943110_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_00000206f59752c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000206f56766c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000206f56764e0_0, 0, 32;
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %pad/u 6;
    %store/vec4 v00000206f5678490_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000206f56766c0, 4, 0;
    %pushi/vec4 24, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000206f56766c0, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000206f56766c0, 4, 0;
    %end;
    .thread T_2;
    .scope S_00000206f59752c0;
T_3 ;
    %wait E_00000206f59870e0;
    %load/vec4 v00000206f56764e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000206f56764e0_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000206f5676620_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.2 ;
    %load/vec4 v00000206f5676620_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.19 ;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %add;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 32 "$display", "add", S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {3 0 0};
    %jmp T_3.29;
T_3.20 ;
    %vpi_call 3 35 "$display", "addu" {0 0 0};
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %add;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 38 "$display", S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {3 0 0};
    %jmp T_3.29;
T_3.21 ;
    %vpi_call 3 42 "$display", "sub" {0 0 0};
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %sub;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 46 "$display", S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {3 0 0};
    %jmp T_3.29;
T_3.22 ;
    %vpi_call 3 49 "$display", "subu" {0 0 0};
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %sub;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 53 "$display", S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {3 0 0};
    %jmp T_3.29;
T_3.23 ;
    %vpi_call 3 56 "$display", "and" {0 0 0};
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %and;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 59 "$display", S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {3 0 0};
    %jmp T_3.29;
T_3.24 ;
    %vpi_call 3 62 "$display", "or" {0 0 0};
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %or;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 65 "$display", S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {3 0 0};
    %jmp T_3.29;
T_3.25 ;
    %vpi_call 3 68 "$display", "jr" {0 0 0};
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 71 "$display", S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32>, v00000206f5676440_0 {3 0 0};
    %jmp T_3.29;
T_3.26 ;
    %vpi_call 3 74 "$display", "slt" {0 0 0};
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %cmp/s;
    %jmp/0xz  T_3.30, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
T_3.31 ;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 81 "$display", S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {3 0 0};
    %jmp T_3.29;
T_3.27 ;
    %vpi_call 3 85 "$display", "sll" {0 0 0};
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 10, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 88 "$display", S<1,vec4,s32>, S<0,vec4,s32>, &PV<v00000206f5676620_0, 6, 10> {2 0 0};
    %jmp T_3.29;
T_3.28 ;
    %vpi_call 3 91 "$display", "srl" {0 0 0};
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 10, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 94 "$display", S<1,vec4,s32>, S<0,vec4,s32>, &PV<v00000206f5676620_0, 6, 10> {2 0 0};
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.18;
T_3.3 ;
    %vpi_call 3 99 "$display", "addi" {0 0 0};
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 102 "$display", S<1,vec4,s32>, S<0,vec4,s32>, &PV<v00000206f5676620_0, 0, 16> {2 0 0};
    %jmp T_3.18;
T_3.4 ;
    %vpi_call 3 106 "$display", "addiu" {0 0 0};
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 109 "$display", S<1,vec4,s32>, S<0,vec4,s32>, &PV<v00000206f5676620_0, 0, 16> {2 0 0};
    %jmp T_3.18;
T_3.5 ;
    %vpi_call 3 113 "$display", "andi" {0 0 0};
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %and;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 116 "$display", S<1,vec4,s32>, S<0,vec4,s32>, &PV<v00000206f5676620_0, 0, 16> {2 0 0};
    %jmp T_3.18;
T_3.6 ;
    %vpi_call 3 120 "$display", "ori" {0 0 0};
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %or;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 123 "$display", S<1,vec4,s32>, S<0,vec4,s32>, &PV<v00000206f5676620_0, 0, 16> {2 0 0};
    %jmp T_3.18;
T_3.7 ;
    %vpi_call 3 127 "$display", "lw" {0 0 0};
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 21, 0, 2;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 130 "$display", S<0,vec4,s32>, &A<v00000206f56766c0, &PV<v00000206f5676620_0, 0, 21> > {1 0 0};
    %jmp T_3.18;
T_3.8 ;
    %vpi_call 3 133 "$display", "sw" {0 0 0};
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 21, 0, 2;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 136 "$display", S<0,vec4,s32>, &A<v00000206f56766c0, &PV<v00000206f5676620_0, 0, 21> > {1 0 0};
    %jmp T_3.18;
T_3.9 ;
    %vpi_call 3 140 "$display", "beq" {0 0 0};
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %cmp/e;
    %jmp/0xz  T_3.32, 4;
    %load/vec4 v00000206f5676440_0;
    %load/vec4 v00000206f5676620_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %jmp T_3.33;
T_3.32 ;
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
T_3.33 ;
    %vpi_call 3 143 "$display", v00000206f5676440_0, &PV<v00000206f5676620_0, 0, 6> {0 0 0};
    %jmp T_3.18;
T_3.10 ;
    %vpi_call 3 147 "$display", "bne" {0 0 0};
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %cmp/ne;
    %jmp/0xz  T_3.34, 4;
    %load/vec4 v00000206f5676440_0;
    %load/vec4 v00000206f5676620_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %store/vec4 v00000206f56764e0_0, 0, 32;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000206f56764e0_0, 0, 32;
T_3.35 ;
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %vpi_call 3 151 "$display", v00000206f5676440_0, &PV<v00000206f5676620_0, 0, 6> {0 0 0};
    %jmp T_3.18;
T_3.11 ;
    %vpi_call 3 155 "$display", "bgt" {0 0 0};
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %cmp/s;
    %jmp/0xz  T_3.36, 5;
    %load/vec4 v00000206f5676440_0;
    %load/vec4 v00000206f5676620_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %jmp T_3.37;
T_3.36 ;
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
T_3.37 ;
    %vpi_call 3 158 "$display", v00000206f5676440_0, &PV<v00000206f5676620_0, 0, 6> {0 0 0};
    %jmp T_3.18;
T_3.12 ;
    %vpi_call 3 161 "$display", "bgte" {0 0 0};
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_3.38, 5;
    %load/vec4 v00000206f5676440_0;
    %load/vec4 v00000206f5676620_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %jmp T_3.39;
T_3.38 ;
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
T_3.39 ;
    %vpi_call 3 164 "$display", v00000206f5676440_0, &PV<v00000206f5676620_0, 0, 6> {0 0 0};
    %jmp T_3.18;
T_3.13 ;
    %vpi_call 3 167 "$display", "ble" {0 0 0};
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %cmp/s;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v00000206f5676440_0;
    %load/vec4 v00000206f5676620_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %jmp T_3.41;
T_3.40 ;
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
T_3.41 ;
    %vpi_call 3 170 "$display", v00000206f5676440_0, &PV<v00000206f5676620_0, 0, 6> {0 0 0};
    %jmp T_3.18;
T_3.14 ;
    %vpi_call 3 173 "$display", "bleq" {0 0 0};
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v00000206f5676440_0;
    %load/vec4 v00000206f5676620_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %store/vec4 v00000206f56764e0_0, 0, 32;
    %jmp T_3.43;
T_3.42 ;
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
T_3.43 ;
    %vpi_call 3 176 "$display", v00000206f5676440_0, &PV<v00000206f5676620_0, 0, 6> {0 0 0};
    %jmp T_3.18;
T_3.15 ;
    %vpi_call 3 179 "$display", "j" {0 0 0};
    %pushi/vec4 21, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %vpi_call 3 182 "$display", v00000206f5676440_0, &PV<v00000206f5676620_0, 0, 6> {0 0 0};
    %jmp T_3.18;
T_3.16 ;
    %vpi_call 3 185 "$display", "jal" {0 0 0};
    %pushi/vec4 23, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v00000206f5678490_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000206f56766c0, 4, 0;
    %vpi_call 3 189 "$display", v00000206f5676440_0, &PV<v00000206f5676620_0, 0, 6> {0 0 0};
    %jmp T_3.18;
T_3.17 ;
    %vpi_call 3 192 "$display", "slti" {0 0 0};
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_3.44, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
    %jmp T_3.45;
T_3.44 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000206f56766c0, 4, 0;
T_3.45 ;
    %load/vec4 v00000206f5676440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206f5676440_0, 0, 32;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %load/vec4 v00000206f5676620_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000206f56766c0, 4;
    %vpi_call 3 199 "$display", S<1,vec4,s32>, S<0,vec4,s32>, &PV<v00000206f5676620_0, 0, 11> {2 0 0};
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000206f5923730;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000206f5678530_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v00000206f5678530_0;
    %inv;
    %store/vec4 v00000206f5678530_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_00000206f5923730;
T_5 ;
    %vpi_call 2 11 "$dumpfile", "testFetch.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000206f5923730 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000206f5678530_0, 0, 1;
    %delay 5, 0;
    %delay 260, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\testFetch.v";
    "./decideIns.v";
    "./fetch.v";
