[View]
Entity=and2_gate
Architecture=and2_circuit
TopLevelType=1
[file:.\src\project.vhd]
Enabled=1
[file:.\src\tb_comparator.vhd]
Enabled=1
[file:.\src\2_complement.vhd]
Enabled=1
[file:.\src\and.vhd]
Enabled=1
[file:.\src\and_generic.vhd]
Enabled=1
[file:.\src\cla_adder.vhd]
Enabled=1
[file:.\src\gate_package.vhd]
Enabled=1
[file:.\src\inverter.vhd]
Enabled=1
[file:.\src\magnitude_comparator_4bit.vhd]
Enabled=1
[file:.\src\nand.vhd]
Enabled=1
[file:.\src\nor.vhd]
Enabled=1
[file:.\src\or.vhd]
Enabled=1
[file:.\src\or_generic.vhd]
Enabled=1
[file:.\src\partial_full_adder.vhd]
Enabled=1
[file:.\src\stage1_comp.vhd]
Enabled=1
[file:.\src\stage2_comp.vhd]
Enabled=1
[file:.\src\xnor.vhd]
Enabled=1
[file:.\src\xor.vhd]
Enabled=1
