--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Feb 28 19:42:28 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     spi_slave
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets rx_data_7__N_31]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets sclk_c]
            32 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 496.639ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             bit_cnt_i15  (from sclk_c +)
   Destination:    FD1P3AX    SP             rx_buf[1]_123  (to sclk_c +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path bit_cnt_i15 to rx_buf[1]_123 meets
    500.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 499.715ns) by 496.639ns

 Path Details: bit_cnt_i15 to rx_buf[1]_123

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              bit_cnt_i15 (from sclk_c)
Route         2   e 1.198                                  bit_cnt[15]
LUT4        ---     0.493              B to Z              wr_add_N_15_I_0_157_2_lut
Route         1   e 0.941                                  rx_buf_1__N_28
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.


Passed:  The following path meets requirements by 496.639ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             bit_cnt_i14  (from sclk_c +)
   Destination:    FD1P3AX    SP             rx_buf[2]_122  (to sclk_c +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path bit_cnt_i14 to rx_buf[2]_122 meets
    500.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 499.715ns) by 496.639ns

 Path Details: bit_cnt_i14 to rx_buf[2]_122

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              bit_cnt_i14 (from sclk_c)
Route         2   e 1.198                                  bit_cnt[14]
LUT4        ---     0.493              B to Z              wr_add_N_15_I_0_156_2_lut
Route         1   e 0.941                                  rx_buf_2__N_26
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.


Passed:  The following path meets requirements by 496.639ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             bit_cnt_i13  (from sclk_c +)
   Destination:    FD1P3AX    SP             rx_buf[3]_121  (to sclk_c +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path bit_cnt_i13 to rx_buf[3]_121 meets
    500.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 499.715ns) by 496.639ns

 Path Details: bit_cnt_i13 to rx_buf[3]_121

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              bit_cnt_i13 (from sclk_c)
Route         2   e 1.198                                  bit_cnt[13]
LUT4        ---     0.493              B to Z              wr_add_N_15_I_0_155_2_lut
Route         1   e 0.941                                  rx_buf_3__N_24
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.

Report: 3.361 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets rx_data_7__N_31]         |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sclk_c]                  |  1000.000 ns|     6.722 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  32 paths, 27 nets, and 74 connections (60.2% coverage)


Peak memory: 77721600 bytes, TRCE: 1687552 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
