{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II " "Info: Running Quartus II Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 14 18:16:15 2011 " "Info: Processing started: Wed Sep 14 18:16:15 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DS18B20 -c DS18B20 --generate_symbol=C:/altera/work/MAXII240T100C5N/verilog/DS18B20_2/DS18B20.v " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DS18B20 -c DS18B20 --generate_symbol=C:/altera/work/MAXII240T100C5N/verilog/DS18B20_2/DS18B20.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "state_12 DS18B20.v(25) " "Info (10035): Verilog HDL or VHDL information at DS18B20.v(25): object \"state_12\" declared but not used" {  } { { "DS18B20.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/DS18B20_2/DS18B20.v" 25 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "" 0}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "state_13 DS18B20.v(26) " "Info (10035): Verilog HDL or VHDL information at DS18B20.v(26): object \"state_13\" declared but not used" {  } { { "DS18B20.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/DS18B20_2/DS18B20.v" 26 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "" 0}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "state_14 DS18B20.v(27) " "Info (10035): Verilog HDL or VHDL information at DS18B20.v(27): object \"state_14\" declared but not used" {  } { { "DS18B20.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/DS18B20_2/DS18B20.v" 27 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "" 0}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "state_15 DS18B20.v(28) " "Info (10035): Verilog HDL or VHDL information at DS18B20.v(28): object \"state_15\" declared but not used" {  } { { "DS18B20.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/DS18B20_2/DS18B20.v" 28 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus II " "Info: Quartus II Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Allocated 133 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 14 18:16:16 2011 " "Info: Processing ended: Wed Sep 14 18:16:16 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
