{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618706616867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618706616867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 18 03:43:36 2021 " "Processing started: Sun Apr 18 03:43:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618706616867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1618706616867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1618706616867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1618706617146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1618706617146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kd_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file kd_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 kd_tree " "Found entity 1: kd_tree" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618706623069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618706623069 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "node.v(294) " "Verilog HDL information at node.v(294): always construct contains both blocking and non-blocking assignments" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 294 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1618706623072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node.v 1 1 " "Found 1 design units, including 1 entities, in source file node.v" { { "Info" "ISGN_ENTITY_NAME" "1 node " "Found entity 1: node" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618706623072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618706623072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_PE " "Found entity 1: cluster_PE" {  } { { "cluster_PE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_PE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618706623073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618706623073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manhattan.v 1 1 " "Found 1 design units, including 1 entities, in source file manhattan.v" { { "Info" "ISGN_ENTITY_NAME" "1 manhattan " "Found entity 1: manhattan" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618706623074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618706623074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_CE " "Found entity 1: cluster_CE" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618706623076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618706623076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_ce_tb " "Found entity 1: cluster_ce_tb" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618706623077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618706623077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_pe_tb " "Found entity 1: cluster_pe_tb" {  } { { "cluster_pe_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_pe_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618706623078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618706623078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618706623080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618706623080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "container.v 1 1 " "Found 1 design units, including 1 entities, in source file container.v" { { "Info" "ISGN_ENTITY_NAME" "1 container " "Found entity 1: container" {  } { { "container.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/container.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618706623081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618706623081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "distance_calc node.v(79) " "Verilog HDL Implicit Net warning at node.v(79): created implicit net for \"distance_calc\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "center_stableX node.v(91) " "Verilog HDL Implicit Net warning at node.v(91): created implicit net for \"center_stableX\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "center_stableY node.v(92) " "Verilog HDL Implicit Net warning at node.v(92): created implicit net for \"center_stableY\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "center_stableZ node.v(93) " "Verilog HDL Implicit Net warning at node.v(93): created implicit net for \"center_stableZ\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "center_stable node.v(94) " "Verilog HDL Implicit Net warning at node.v(94): created implicit net for \"center_stable\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "remaider node.v(95) " "Verilog HDL Implicit Net warning at node.v(95): created implicit net for \"remaider\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_dne node.v(172) " "Verilog HDL Implicit Net warning at node.v(172): created implicit net for \"left_dne\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_dne node.v(173) " "Verilog HDL Implicit Net warning at node.v(173): created implicit net for \"right_dne\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "both_dne node.v(174) " "Verilog HDL Implicit Net warning at node.v(174): created implicit net for \"both_dne\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_en node.v(175) " "Verilog HDL Implicit Net warning at node.v(175): created implicit net for \"left_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_en node.v(176) " "Verilog HDL Implicit Net warning at node.v(176): created implicit net for \"right_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ce_en node.v(177) " "Verilog HDL Implicit Net warning at node.v(177): created implicit net for \"ce_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pe_en node.v(178) " "Verilog HDL Implicit Net warning at node.v(178): created implicit net for \"pe_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "returned node.v(213) " "Verilog HDL Implicit Net warning at node.v(213): created implicit net for \"returned\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sort_stable node.v(258) " "Verilog HDL Implicit Net warning at node.v(258): created implicit net for \"sort_stable\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_switch node.v(259) " "Verilog HDL Implicit Net warning at node.v(259): created implicit net for \"left_switch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "self_switch node.v(260) " "Verilog HDL Implicit Net warning at node.v(260): created implicit net for \"self_switch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 260 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_switch node.v(261) " "Verilog HDL Implicit Net warning at node.v(261): created implicit net for \"right_switch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "other_branch node.v(263) " "Verilog HDL Implicit Net warning at node.v(263): created implicit net for \"other_branch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 263 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "distance_calc cluster_PE.v(35) " "Verilog HDL Implicit Net warning at cluster_PE.v(35): created implicit net for \"distance_calc\"" {  } { { "cluster_PE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_PE.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A cluster_CE.v(30) " "Verilog HDL Implicit Net warning at cluster_CE.v(30): created implicit net for \"A\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B cluster_CE.v(31) " "Verilog HDL Implicit Net warning at cluster_CE.v(31): created implicit net for \"B\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C cluster_CE.v(32) " "Verilog HDL Implicit Net warning at cluster_CE.v(32): created implicit net for \"C\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dst_done cluster_CE.v(59) " "Verilog HDL Implicit Net warning at cluster_CE.v(59): created implicit net for \"dst_done\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "change_best cluster_CE.v(67) " "Verilog HDL Implicit Net warning at cluster_CE.v(67): created implicit net for \"change_best\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "send_left cluster_ce_tb.v(18) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(18): created implicit net for \"send_left\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "send_right cluster_ce_tb.v(18) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(18): created implicit net for \"send_right\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "parent_switch cluster_ce_tb.v(18) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(18): created implicit net for \"parent_switch\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "container " "Elaborating entity \"container\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1618706623138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n0 " "Elaborating entity \"node\" for hierarchy \"node:n0\"" {  } { { "container.v" "n0" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/container.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618706623139 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618706623156 "|container|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618706623156 "|container|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618706623156 "|container|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618706623156 "|container|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(334) " "Verilog HDL assignment warning at node.v(334): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(359) " "Verilog HDL assignment warning at node.v(359): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(362) " "Verilog HDL assignment warning at node.v(362): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(382) " "Verilog HDL assignment warning at node.v(382): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(392) " "Verilog HDL assignment warning at node.v(392): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(436) " "Verilog HDL assignment warning at node.v(436): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(469) " "Verilog HDL assignment warning at node.v(469): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(487) " "Verilog HDL assignment warning at node.v(487): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(647) " "Verilog HDL assignment warning at node.v(647): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(666) " "Verilog HDL assignment warning at node.v(666): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(922) " "Verilog HDL Case Statement information at node.v(922): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 922 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1063) " "Verilog HDL assignment warning at node.v(1063): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1072) " "Verilog HDL assignment warning at node.v(1072): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1102) " "Verilog HDL assignment warning at node.v(1102): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623157 "|container|node:n0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider node:n0\|divider:divx " "Elaborating entity \"divider\" for hierarchy \"node:n0\|divider:divx\"" {  } { { "node.v" "divx" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618706623164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618706623178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1618706623179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618706623179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618706623179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618706623179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 10 " "Parameter \"lpm_pipeline\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618706623179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618706623179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 14 " "Parameter \"lpm_widthd\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618706623179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 17 " "Parameter \"lpm_widthn\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618706623179 ""}  } { { "divider.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1618706623179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p6t " "Found entity 1: lpm_divide_p6t" {  } { { "db/lpm_divide_p6t.tdf" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/db/lpm_divide_p6t.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618706623215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618706623215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_p6t node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_p6t:auto_generated " "Elaborating entity \"lpm_divide_p6t\" for hierarchy \"node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_p6t:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "e:/intel20.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618706623215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_boi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_boi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_boi " "Found entity 1: sign_div_unsign_boi" {  } { { "db/sign_div_unsign_boi.tdf" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/db/sign_div_unsign_boi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618706623221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618706623221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_boi node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_p6t:auto_generated\|sign_div_unsign_boi:divider " "Elaborating entity \"sign_div_unsign_boi\" for hierarchy \"node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_p6t:auto_generated\|sign_div_unsign_boi:divider\"" {  } { { "db/lpm_divide_p6t.tdf" "divider" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/db/lpm_divide_p6t.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618706623222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t3g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t3g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t3g " "Found entity 1: alt_u_div_t3g" {  } { { "db/alt_u_div_t3g.tdf" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/db/alt_u_div_t3g.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618706623245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618706623245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_t3g node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_p6t:auto_generated\|sign_div_unsign_boi:divider\|alt_u_div_t3g:divider " "Elaborating entity \"alt_u_div_t3g\" for hierarchy \"node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_p6t:auto_generated\|sign_div_unsign_boi:divider\|alt_u_div_t3g:divider\"" {  } { { "db/sign_div_unsign_boi.tdf" "divider" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/db/sign_div_unsign_boi.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618706623246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n0\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n0\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618706623279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618706623281 "|kd_tree|node:n0|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manhattan node:n0\|cluster_CE:c_ce\|manhattan:m_current " "Elaborating entity \"manhattan\" for hierarchy \"node:n0\|cluster_CE:c_ce\|manhattan:m_current\"" {  } { { "cluster_CE.v" "m_current" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618706623281 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "abs_delta_x_d manhattan.v(20) " "Verilog HDL or VHDL warning at manhattan.v(20): object \"abs_delta_x_d\" assigned a value but never read" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618706623282 "|kd_tree|node:n0|cluster_CE:c_ce|manhattan:m_current"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "abs_delta_y_d manhattan.v(20) " "Verilog HDL or VHDL warning at manhattan.v(20): object \"abs_delta_y_d\" assigned a value but never read" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618706623282 "|kd_tree|node:n0|cluster_CE:c_ce|manhattan:m_current"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "abs_delta_z_d manhattan.v(20) " "Verilog HDL or VHDL warning at manhattan.v(20): object \"abs_delta_z_d\" assigned a value but never read" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618706623282 "|kd_tree|node:n0|cluster_CE:c_ce|manhattan:m_current"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 17 14 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 17. The formal width of the signal in the module is 14.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1618706623419 "|container|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 17 14 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 17. The formal width of the signal in the module is 14.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1618706623420 "|container|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 17 14 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 17. The formal width of the signal in the module is 14.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1618706623421 "|container|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1618706623571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/output_files/kd_tree.map.smsg " "Generated suppressed messages file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/output_files/kd_tree.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1618706623617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618706623631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 18 03:43:43 2021 " "Processing ended: Sun Apr 18 03:43:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618706623631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618706623631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618706623631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618706623631 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 63 s " "Quartus Prime Flow was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618706624274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618706624636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618706624636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 18 03:43:44 2021 " "Processing started: Sun Apr 18 03:43:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618706624636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1618706624636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kd_tree kd_tree " "Command: quartus_sh -t e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kd_tree kd_tree" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1618706624636 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim kd_tree kd_tree " "Quartus(args): --rtl_sim kd_tree kd_tree" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1618706624636 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1618706624747 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1618706624864 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1618706624865 ""}
{ "Warning" "0" "" "Warning: File kd_tree_run_msim_rtl_verilog.do already exists - backing up current file as kd_tree_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File kd_tree_run_msim_rtl_verilog.do already exists - backing up current file as kd_tree_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1618706624933 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" {  } { { "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" "0" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1618706624963 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1618706624967 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1618706624969 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1618706624969 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" {  } { { "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" "0" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1618706624969 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1618706624970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618706624970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 18 03:43:44 2021 " "Processing ended: Sun Apr 18 03:43:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618706624970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618706624970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618706624970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1618706624970 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 64 s " "Quartus Prime Flow was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1618707398460 ""}
