OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/talha/volare_pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/project_6/runs/RUN_2025.06.15_17.38.49/tmp/routing/26-fill.odb'…
Reading design constraints file at '/openlane/designs/project_6/src/TopModule.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   TopModule
Die area:                 ( 0 0 ) ( 1500000 1800000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     269312
Number of terminals:      37
Number of snets:          2
Number of nets:           2742

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 100000 instances.
  Complete 200000 instances.
[INFO DRT-0164] Number of unique instances = 338.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 100000 insts.
[INFO DRT-0018]   Complete 200000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1443767.
[INFO DRT-0033] mcon shape region query size = 3551280.
[INFO DRT-0033] met1 shape region query size = 575170.
[INFO DRT-0033] via shape region query size = 163500.
[INFO DRT-0033] met2 shape region query size = 98133.
[INFO DRT-0033] via2 shape region query size = 130800.
[INFO DRT-0033] met3 shape region query size = 98102.
[INFO DRT-0033] via3 shape region query size = 130800.
[INFO DRT-0033] met4 shape region query size = 38850.
[INFO DRT-0033] via4 shape region query size = 5950.
[INFO DRT-0033] met5 shape region query size = 6188.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1195 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 320 unique inst patterns.
[INFO DRT-0084]   Complete 3607 groups.
#scanned instances     = 269312
#unique  instances     = 338
#stdCellGenAp          = 8870
#stdCellValidPlanarAp  = 33
#stdCellValidViaAp     = 6777
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 8791
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:10, memory = 795.71 (MB), peak = 892.98 (MB)

Number of guides:     23577

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 217 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 260 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8215.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 6696.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3460.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 126.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 67.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 11742 vertical wires in 5 frboxes and 6822 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 1034 vertical wires in 5 frboxes and 1811 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:06, memory = 1204.50 (MB), peak = 1542.82 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.50 (MB), peak = 1542.82 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1206.50 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 1275.00 (MB).
    Completing 30% with 195 violations.
    elapsed time = 00:00:04, memory = 1364.63 (MB).
    Completing 40% with 195 violations.
    elapsed time = 00:00:05, memory = 1364.75 (MB).
    Completing 50% with 195 violations.
    elapsed time = 00:00:06, memory = 1422.88 (MB).
    Completing 60% with 360 violations.
    elapsed time = 00:00:07, memory = 1442.25 (MB).
    Completing 70% with 360 violations.
    elapsed time = 00:00:08, memory = 1442.25 (MB).
    Completing 80% with 525 violations.
    elapsed time = 00:00:09, memory = 1442.25 (MB).
    Completing 90% with 525 violations.
    elapsed time = 00:00:11, memory = 1442.25 (MB).
    Completing 100% with 712 violations.
    elapsed time = 00:00:12, memory = 1442.25 (MB).
[INFO DRT-0199]   Number of violations = 1220.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing       41    168     38      3      0
NS Metal             2      0      0      0      0
Recheck              0    341    135     28      4
Short                0    429     31      0      0
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:12, memory = 1446.50 (MB), peak = 1542.82 (MB)
Total wire length = 137031 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 64988 um.
Total wire length on LAYER met2 = 66159 um.
Total wire length on LAYER met3 = 3303 um.
Total wire length on LAYER met4 = 2579 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21855.
Up-via summary (total 21855):

------------------------
 FR_MASTERSLICE        0
            li1    10779
           met1    10836
           met2      144
           met3       96
           met4        0
------------------------
                   21855


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1220 violations.
    elapsed time = 00:00:00, memory = 1446.50 (MB).
    Completing 20% with 1220 violations.
    elapsed time = 00:00:02, memory = 1446.50 (MB).
    Completing 30% with 955 violations.
    elapsed time = 00:00:03, memory = 1452.50 (MB).
    Completing 40% with 955 violations.
    elapsed time = 00:00:05, memory = 1452.50 (MB).
    Completing 50% with 955 violations.
    elapsed time = 00:00:06, memory = 1452.50 (MB).
    Completing 60% with 750 violations.
    elapsed time = 00:00:07, memory = 1452.50 (MB).
    Completing 70% with 750 violations.
    elapsed time = 00:00:08, memory = 1452.50 (MB).
    Completing 80% with 476 violations.
    elapsed time = 00:00:09, memory = 1452.50 (MB).
    Completing 90% with 476 violations.
    elapsed time = 00:00:11, memory = 1452.50 (MB).
    Completing 100% with 285 violations.
    elapsed time = 00:00:11, memory = 1452.50 (MB).
[INFO DRT-0199]   Number of violations = 285.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     38     13
Short                0    228      5
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:11, memory = 1452.50 (MB), peak = 1542.82 (MB)
Total wire length = 136242 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 64848 um.
Total wire length on LAYER met2 = 65643 um.
Total wire length on LAYER met3 = 3235 um.
Total wire length on LAYER met4 = 2514 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21710.
Up-via summary (total 21710):

------------------------
 FR_MASTERSLICE        0
            li1    10779
           met1    10702
           met2      141
           met3       88
           met4        0
------------------------
                   21710


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 285 violations.
    elapsed time = 00:00:00, memory = 1452.50 (MB).
    Completing 20% with 285 violations.
    elapsed time = 00:00:01, memory = 1452.50 (MB).
    Completing 30% with 286 violations.
    elapsed time = 00:00:02, memory = 1452.50 (MB).
    Completing 40% with 286 violations.
    elapsed time = 00:00:03, memory = 1452.50 (MB).
    Completing 50% with 286 violations.
    elapsed time = 00:00:04, memory = 1452.50 (MB).
    Completing 60% with 286 violations.
    elapsed time = 00:00:04, memory = 1452.50 (MB).
    Completing 70% with 286 violations.
    elapsed time = 00:00:05, memory = 1452.50 (MB).
    Completing 80% with 298 violations.
    elapsed time = 00:00:05, memory = 1452.50 (MB).
    Completing 90% with 298 violations.
    elapsed time = 00:00:07, memory = 1452.50 (MB).
    Completing 100% with 274 violations.
    elapsed time = 00:00:07, memory = 1452.50 (MB).
[INFO DRT-0199]   Number of violations = 274.
Viol/Layer        met1   met2
Metal Spacing       59     13
Short              195      7
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:07, memory = 1452.50 (MB), peak = 1542.82 (MB)
Total wire length = 135984 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 64733 um.
Total wire length on LAYER met2 = 65471 um.
Total wire length on LAYER met3 = 3304 um.
Total wire length on LAYER met4 = 2474 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21697.
Up-via summary (total 21697):

------------------------
 FR_MASTERSLICE        0
            li1    10779
           met1    10680
           met2      147
           met3       91
           met4        0
------------------------
                   21697


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 274 violations.
    elapsed time = 00:00:00, memory = 1452.50 (MB).
    Completing 20% with 274 violations.
    elapsed time = 00:00:01, memory = 1466.13 (MB).
    Completing 30% with 221 violations.
    elapsed time = 00:00:01, memory = 1466.13 (MB).
    Completing 40% with 221 violations.
    elapsed time = 00:00:02, memory = 1466.13 (MB).
    Completing 50% with 221 violations.
    elapsed time = 00:00:02, memory = 1466.13 (MB).
    Completing 60% with 167 violations.
    elapsed time = 00:00:04, memory = 1466.13 (MB).
    Completing 70% with 167 violations.
    elapsed time = 00:00:05, memory = 1466.13 (MB).
    Completing 80% with 94 violations.
    elapsed time = 00:00:06, memory = 1466.13 (MB).
    Completing 90% with 94 violations.
    elapsed time = 00:00:07, memory = 1466.13 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:08, memory = 1466.13 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1   met2
Metal Spacing        3      2
Short               23      1
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:08, memory = 1466.13 (MB), peak = 1542.82 (MB)
Total wire length = 135971 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 64069 um.
Total wire length on LAYER met2 = 65549 um.
Total wire length on LAYER met3 = 3865 um.
Total wire length on LAYER met4 = 2487 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21911.
Up-via summary (total 21911):

------------------------
 FR_MASTERSLICE        0
            li1    10779
           met1    10805
           met2      234
           met3       93
           met4        0
------------------------
                   21911


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1466.13 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1466.13 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 1466.13 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 1466.13 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:00, memory = 1466.13 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 1466.13 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 1466.13 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 1466.13 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 1466.13 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1466.13 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1466.13 (MB), peak = 1542.82 (MB)
Total wire length = 135965 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 63999 um.
Total wire length on LAYER met2 = 65551 um.
Total wire length on LAYER met3 = 3927 um.
Total wire length on LAYER met4 = 2487 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21922.
Up-via summary (total 21922):

------------------------
 FR_MASTERSLICE        0
            li1    10779
           met1    10806
           met2      244
           met3       93
           met4        0
------------------------
                   21922


[INFO DRT-0198] Complete detail routing.
Total wire length = 135965 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 63999 um.
Total wire length on LAYER met2 = 65551 um.
Total wire length on LAYER met3 = 3927 um.
Total wire length on LAYER met4 = 2487 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21922.
Up-via summary (total 21922):

------------------------
 FR_MASTERSLICE        0
            li1    10779
           met1    10806
           met2      244
           met3       93
           met4        0
------------------------
                   21922


[INFO DRT-0267] cpu time = 00:01:20, elapsed time = 00:00:41, memory = 1466.13 (MB), peak = 1542.82 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/project_6/runs/RUN_2025.06.15_17.38.49/results/routing/TopModule.odb'…
Writing netlist to '/openlane/designs/project_6/runs/RUN_2025.06.15_17.38.49/results/routing/TopModule.nl.v'…
Writing powered netlist to '/openlane/designs/project_6/runs/RUN_2025.06.15_17.38.49/results/routing/TopModule.pnl.v'…
Writing layout to '/openlane/designs/project_6/runs/RUN_2025.06.15_17.38.49/results/routing/TopModule.def'…
