device {
	name = "ATmega3290A"
	prog_size = 0x8000
	eeprom_size = 0x0400
	ram_size = 0x0800
	ram_start = 0x0100
}

interrupts {
	RESET = 0x00            ; External Pin,Power-on Reset,Brown-out Reset,Watchdog Reset,and JTAG AVR Reset. See Datasheet.     
	INT0 = 0x01             ; External Interrupt Request 0
	PCINT0 = 0x02           ; Pin Change Interrupt Request 0
	PCINT1 = 0x03           ; Pin Change Interrupt Request 1
	TIMER2_COMP = 0x04      ; Timer/Counter2 Compare Match
	TIMER2_OVF = 0x05       ; Timer/Counter2 Overflow
	TIMER1_CAPT = 0x06      ; Timer/Counter1 Capture Event
	TIMER1_COMPA = 0x07     ; Timer/Counter1 Compare Match A
	TIMER1_COMPB = 0x08     ; Timer/Counter Compare Match B
	TIMER1_OVF = 0x09       ; Timer/Counter1 Overflow
	TIMER0_COMP = 0x0a      ; Timer/Counter0 Compare Match
	TIMER0_OVF = 0x0b       ; Timer/Counter0 Overflow
	SPI_STC = 0x0c          ; SPI Serial Transfer Complete
	USART_RX = 0x0d         ; USART, Rx Complete
	USART_UDRE = 0x0e       ; USART Data register Empty
	USART0_TX = 0x0f        ; USART0, Tx Complete
	USI_START = 0x10        ; USI Start Condition
	USI_OVERFLOW = 0x11     ; USI Overflow
	ANALOG_COMP = 0x12      ; Analog Comparator
	ADC = 0x13              ; ADC Conversion Complete
	EE_READY = 0x14         ; EEPROM Ready
	SPM_READY = 0x15        ; Store Program Memory Read
	LCD = 0x16              ; LCD Start of Frame
	PCINT2 = 0x17           ; Pin Change Interrupt Request 2
	PCINT3 = 0x18           ; Pin Change Interrupt Request 3
}

registers {
	PINA(0x00)              ; Port A Input Pins
	DDRA(0x01)              ; Port A Data Direction Register
	PORTA(0x02)             ; Port A Data Register
	PINB(0x03)              ; Port B Input Pins
	DDRB(0x04)              ; Port B Data Direction Register
	PORTB(0x05)             ; Port B Data Register
	PINC(0x06)              ; Port C Input Pins
	DDRC(0x07)              ; Port C Data Direction Register
	PORTC(0x08)             ; Port C Data Register
	PIND(0x09)              ; Port D Input Pins
	DDRD(0x0a)              ; Port D Data Direction Register
	PORTD(0x0b)             ; Port D Data Register
	PINE(0x0c)              ; Input Pins, Port E
	DDRE(0x0d)              ; Data Direction Register, Port E
	PORTE(0x0e)             ; Data Register, Port E
	PINF(0x0f)              ; Input Pins, Port F
	DDRF(0x10)              ; Data Direction Register, Port F
	PORTF(0x11)             ; Data Register, Port F
	PING(0x12)              ; Port G Input Pins
	DDRG(0x13)              ; Port G Data Direction Register
	PORTG(0x14)             ; Port G Data Register
	TIFR0(0x15) {           ; Timer/Counter0 Interrupt Flag register
		TOV0 = 0                ; Timer/Counter0 Overflow Flag
		OCF0A = 1               ; Timer/Counter0 Output Compare Flag 0
	}
	TIFR1(0x16) {           ; Timer/Counter1 Interrupt Flag register
		TOV1 = 0                ; Timer/Counter1 Overflow Flag
		OCF1A = 1               ; Output Compare Flag 1A
		OCF1B = 2               ; Output Compare Flag 1B
		ICF1 = 5                ; Input Capture Flag 1
	}
	TIFR2(0x17) {           ; Timer/Counter2 Interrupt Flag Register
		TOV2 = 0                ; Timer/Counter2 Overflow Flag
		OCF2A = 1               ; Timer/Counter2 Output Compare Flag 2
	}
	EIFR(0x1c) {            ; External Interrupt Flag Register
		INTF0 = 0               ; External Interrupt Flag 0
		PCIF0 = 4               ; Pin Change Interrupt Flags bit 0
		PCIF1 = 5               ; Pin Change Interrupt Flags bit 1
		PCIF2 = 6               ; Pin Change Interrupt Flags bit 2
		PCIF3 = 7               ; Pin Change Interrupt Flags bit 3
	}
	EIMSK(0x1d) {           ; External Interrupt Mask Register
		INT0 = 0                ; External Interrupt Request 0 Enable
		PCIE0 = 4               ; Pin Change Interrupt Enables bit 0
		PCIE1 = 5               ; Pin Change Interrupt Enables bit 1
		PCIE2 = 6               ; Pin Change Interrupt Enables bit 2
		PCIE3 = 7               ; Pin Change Interrupt Enables bit 3
	}
	GPIOR0(0x1e)            ; General Purpose IO Register 0
	EECR(0x1f) {            ; EEPROM Control Register
		EERE = 0                ; EEPROM Read Enable
		EEWE = 1                ; EEPROM Write Enable
		EEMWE = 2               ; EEPROM Master Write Enable
		EERIE = 3               ; EEPROM Ready Interrupt Enable
	}
	EEDR(0x20)              ; EEPROM Data Register
	EEAR(0x21, 0x22)        ; EEPROM Read/Write Access  Bytes
	GTCCR(0x23) {           ; General Timer/Counter Control Register
		PSR10 = 0               ; Prescaler Reset Timer/Counter1 and Timer/Counter0
		PSR2 = 1                ; Prescaler Reset Timer/Counter2
		TSM = 7                 ; Timer/Counter Synchronization Mode
	}
	TCCR0A(0x24) {          ; Timer/Counter0 Control Register
		CS00 = 0                ; Clock Selects bit 0
		CS01 = 1                ; Clock Selects bit 1
		CS02 = 2                ; Clock Selects bit 2
		WGM01 = 3               ; Waveform Generation Mode 1
		COM0A0 = 4              ; Compare Match Output Modes bit 0
		COM0A1 = 5              ; Compare Match Output Modes bit 1
		WGM00 = 6               ; Waveform Generation Mode 0
		FOC0A = 7               ; Force Output Compare
	}
	TCNT0(0x26)             ; Timer/Counter0
	OCR0A(0x27)             ; Timer/Counter0 Output Compare Register
	GPIOR1(0x2a)            ; General Purpose IO Register 1
	GPIOR2(0x2b)            ; General Purpose IO Register 2
	SPCR(0x2c) {            ; SPI Control Register
		SPR0 = 0                ; SPI Clock Rate Selects bit 0
		SPR1 = 1                ; SPI Clock Rate Selects bit 1
		CPHA = 2                ; Clock Phase
		CPOL = 3                ; Clock polarity
		MSTR = 4                ; Master/Slave Select
		DORD = 5                ; Data Order
		SPE = 6                 ; SPI Enable
		SPIE = 7                ; SPI Interrupt Enable
	}
	SPSR(0x2d) {            ; SPI Status Register
		SPI2X = 0               ; Double SPI Speed Bit
		WCOL = 6                ; Write Collision Flag
		SPIF = 7                ; SPI Interrupt Flag
	}
	SPDR(0x2e)              ; SPI Data Register
	ACSR(0x30) {            ; Analog Comparator Control And Status Register
		ACIS0 = 0               ; Analog Comparator Interrupt Mode Select bits bit 0
		ACIS1 = 1               ; Analog Comparator Interrupt Mode Select bits bit 1
		ACIC = 2                ; Analog Comparator Input Capture Enable
		ACIE = 3                ; Analog Comparator Interrupt Enable
		ACI = 4                 ; Analog Comparator Interrupt Flag
		ACO = 5                 ; Analog Compare Output
		ACBG = 6                ; Analog Comparator Bandgap Select
		ACD = 7                 ; Analog Comparator Disable
	}
	OCDR(0x31)              ; On-Chip Debug Related Register in I/O Memory
	SMCR(0x33) {            ; Sleep Mode Control Register
		SE = 0                  ; Sleep Enable
		SM0 = 1                 ; Sleep Mode Select bits bit 0
		SM1 = 2                 ; Sleep Mode Select bits bit 1
		SM2 = 3                 ; Sleep Mode Select bits bit 2
	}
	MCUSR(0x34) {           ; MCU Status Register
		PORF = 0                ; Power-on reset flag
		EXTRF = 1               ; External Reset Flag
		BORF = 2                ; Brown-out Reset Flag
		WDRF = 3                ; Watchdog Reset Flag
		JTRF = 4                ; JTAG Reset Flag
	}
	MCUCR(0x35) {           ; MCU Control Register
		IVCE = 0                ; Interrupt Vector Change Enable
		IVSEL = 1               ; Interrupt Vector Select
		PUD = 4                 ; Pull-up disable
		JTD = 7                 ; JTAG Interface Disable
	}
	SPMCSR(0x37) {          ; Store Program Memory Control Register
		SPMEN = 0               ; Store Program Memory Enable
		PGERS = 1               ; Page Erase
		PGWRT = 2               ; Page Write
		BLBSET = 3              ; Boot Lock Bit Set
		RWWSRE = 4              ; Read While Write section read enable
		RWWSB = 6               ; Read While Write Section Busy
		SPMIE = 7               ; SPM Interrupt Enable
	}
	SP(0x3d, 0x3e)          ; Stack Pointer 
	SREG(0x3f) {            ; Status Register
		C = 0                   ; Carry Flag
		Z = 1                   ; Zero Flag
		N = 2                   ; Negative Flag
		V = 3                   ; Two's Complement Overflow Flag
		S = 4                   ; Sign Bit
		H = 5                   ; Half Carry Flag
		T = 6                   ; Bit Copy Storage
		I = 7                   ; Global Interrupt Enable
	}
	WDTCR(0x60) {           ; Watchdog Timer Control Register
		WDP0 = 0                ; Watch Dog Timer Prescaler bits bit 0
		WDP1 = 1                ; Watch Dog Timer Prescaler bits bit 1
		WDP2 = 2                ; Watch Dog Timer Prescaler bits bit 2
		WDE = 3                 ; Watch Dog Enable
		WDCE = 4                ; Watchdog Change Enable
	}
	CLKPR(0x61) {           ; Clock Prescale Register
		CLKPS0 = 0              ; Clock Prescaler Select Bits bit 0
		CLKPS1 = 1              ; Clock Prescaler Select Bits bit 1
		CLKPS2 = 2              ; Clock Prescaler Select Bits bit 2
		CLKPS3 = 3              ; Clock Prescaler Select Bits bit 3
		CLKPCE = 7              ; Clock Prescaler Change Enable
	}
	PRR(0x64) {             ; Power Reduction Register
		PRADC = 0               ; Power Reduction ADC
		PRUSART0 = 1            ; Power Reduction USART
		PRSPI = 2               ; Power Reduction Serial Peripheral Interface
		PRTIM1 = 3              ; Power Reduction Timer/Counter1
		PRLCD = 4               ; Power Reduction LCD
	}
	OSCCAL(0x66) {          ; Oscillator Calibration Value
		OSCCAL0 = 0             ; Oscillator Calibration  bit 0
		OSCCAL1 = 1             ; Oscillator Calibration  bit 1
		OSCCAL2 = 2             ; Oscillator Calibration  bit 2
		OSCCAL3 = 3             ; Oscillator Calibration  bit 3
		OSCCAL4 = 4             ; Oscillator Calibration  bit 4
		OSCCAL5 = 5             ; Oscillator Calibration  bit 5
		OSCCAL6 = 6             ; Oscillator Calibration  bit 6
		OSCCAL7 = 7             ; Oscillator Calibration  bit 7
	}
	EICRA(0x69) {           ; External Interrupt Control Register A
		ISC00 = 0               ; External Interrupt Sense Control 0 Bit 0
		ISC01 = 1               ; External Interrupt Sense Control 0 Bit 1
	}
	PCMSK0(0x6b) {          ; Pin Change Mask Register 0
		PCINT0 = 0              ; Pin Change Mask bit 0
		PCINT1 = 1              ; Pin Change Mask bit 1
		PCINT2 = 2              ; Pin Change Mask bit 2
		PCINT3 = 3              ; Pin Change Mask bit 3
		PCINT4 = 4              ; Pin Change Mask bit 4
		PCINT5 = 5              ; Pin Change Mask bit 5
		PCINT6 = 6              ; Pin Change Mask bit 6
		PCINT7 = 7              ; Pin Change Mask bit 7
	}
	PCMSK1(0x6c) {          ; Pin Change Mask Register 1
		PCINT0 = 0              ; Pin Change Mask bit 0
		PCINT1 = 1              ; Pin Change Mask bit 1
		PCINT2 = 2              ; Pin Change Mask bit 2
		PCINT3 = 3              ; Pin Change Mask bit 3
		PCINT4 = 4              ; Pin Change Mask bit 4
		PCINT5 = 5              ; Pin Change Mask bit 5
		PCINT6 = 6              ; Pin Change Mask bit 6
		PCINT7 = 7              ; Pin Change Mask bit 7
	}
	PCMSK2(0x6d) {          ; Pin Change Mask Register 2
		PCINT0 = 0              ; Pin Change Mask bit 0
		PCINT1 = 1              ; Pin Change Mask bit 1
		PCINT2 = 2              ; Pin Change Mask bit 2
		PCINT3 = 3              ; Pin Change Mask bit 3
		PCINT4 = 4              ; Pin Change Mask bit 4
		PCINT5 = 5              ; Pin Change Mask bit 5
		PCINT6 = 6              ; Pin Change Mask bit 6
		PCINT7 = 7              ; Pin Change Mask bit 7
	}
	TIMSK0(0x6e) {          ; Timer/Counter0 Interrupt Mask Register
		TOIE0 = 0               ; Timer/Counter0 Overflow Interrupt Enable
		OCIE0A = 1              ; Timer/Counter0 Output Compare Match Interrupt Enable
	}
	TIMSK1(0x6f) {          ; Timer/Counter1 Interrupt Mask Register
		TOIE1 = 0               ; Timer/Counter1 Overflow Interrupt Enable
		OCIE1A = 1              ; Timer/Counter1 Output Compare A Match Interrupt Enable
		OCIE1B = 2              ; Timer/Counter1 Output Compare B Match Interrupt Enable
		ICIE1 = 5               ; Timer/Counter1 Input Capture Interrupt Enable
	}
	TIMSK2(0x70) {          ; Timer/Counter2 Interrupt Mask register
		TOIE2 = 0               ; Timer/Counter2 Overflow Interrupt Enable
		OCIE2A = 1              ; Timer/Counter2 Output Compare Match Interrupt Enable
	}
	PCMSK3(0x73) {          ; Pin Change Mask Register 3
		PCINT0 = 0              ; Pin Change Mask bit 0
		PCINT1 = 1              ; Pin Change Mask bit 1
		PCINT2 = 2              ; Pin Change Mask bit 2
		PCINT3 = 3              ; Pin Change Mask bit 3
		PCINT4 = 4              ; Pin Change Mask bit 4
		PCINT5 = 5              ; Pin Change Mask bit 5
		PCINT6 = 6              ; Pin Change Mask bit 6
	}
	ADC(0x78, 0x79)         ; ADC Data Register  Bytes
	ADCSRA(0x7a) {          ; The ADC Control and Status register
		ADPS0 = 0               ; ADC  Prescaler Select Bits bit 0
		ADPS1 = 1               ; ADC  Prescaler Select Bits bit 1
		ADPS2 = 2               ; ADC  Prescaler Select Bits bit 2
		ADIE = 3                ; ADC Interrupt Enable
		ADIF = 4                ; ADC Interrupt Flag
		ADATE = 5               ; ADC Auto Trigger Enable
		ADSC = 6                ; ADC Start Conversion
		ADEN = 7                ; ADC Enable
	}
	ADCSRB(0x7b) {          ; ADC Control and Status Register B
		ADTS0 = 0               ; ADC Auto Trigger Sources bit 0
		ADTS1 = 1               ; ADC Auto Trigger Sources bit 1
		ADTS2 = 2               ; ADC Auto Trigger Sources bit 2
		ACME = 6                ; Analog Comparator Multiplexer Enable
	}
	ADMUX(0x7c) {           ; The ADC multiplexer Selection Register
		MUX0 = 0                ; Analog Channel and Gain Selection Bits bit 0
		MUX1 = 1                ; Analog Channel and Gain Selection Bits bit 1
		MUX2 = 2                ; Analog Channel and Gain Selection Bits bit 2
		MUX3 = 3                ; Analog Channel and Gain Selection Bits bit 3
		MUX4 = 4                ; Analog Channel and Gain Selection Bits bit 4
		ADLAR = 5               ; Left Adjust Result
		REFS0 = 6               ; Reference Selection Bits bit 0
		REFS1 = 7               ; Reference Selection Bits bit 1
	}
	DIDR0(0x7e) {           ; Digital Input Disable Register 0
		ADC0D = 0               ; ADC0 Digital input Disable
		ADC1D = 1               ; ADC1 Digital input Disable
		ADC2D = 2               ; ADC2 Digital input Disable
		ADC3D = 3               ; ADC3 Digital input Disable
		ADC4D = 4               ; ADC4 Digital input Disable
		ADC5D = 5               ; ADC5 Digital input Disable
		ADC6D = 6               ; ADC6 Digital input Disable
		ADC7D = 7               ; ADC7 Digital input Disable
	}
	DIDR1(0x7f) {           ; Digital Input Disable Register 1
		AIN0D = 0               ; AIN0 Digital Input Disable
		AIN1D = 1               ; AIN1 Digital Input Disable
	}
	TCCR1A(0x80) {          ; Timer/Counter1 Control Register A
		WGM10 = 0               ; Waveform Generation Mode bit 0
		WGM11 = 1               ; Waveform Generation Mode bit 1
		COM1B0 = 4              ; Compare Output Mode 1B, bits bit 0
		COM1B1 = 5              ; Compare Output Mode 1B, bits bit 1
		COM1A0 = 6              ; Compare Output Mode 1A, bits bit 0
		COM1A1 = 7              ; Compare Output Mode 1A, bits bit 1
	}
	TCCR1B(0x81) {          ; Timer/Counter1 Control Register B
		CS10 = 0                ; Prescaler source of Timer/Counter 1 bit 0
		CS11 = 1                ; Prescaler source of Timer/Counter 1 bit 1
		CS12 = 2                ; Prescaler source of Timer/Counter 1 bit 2
		WGM10 = 3               ; Waveform Generation Mode bit 0
		WGM11 = 4               ; Waveform Generation Mode bit 1
		ICES1 = 6               ; Input Capture 1 Edge Select
		ICNC1 = 7               ; Input Capture 1 Noise Canceler
	}
	TCCR1C(0x82) {          ; Timer/Counter 1 Control Register C
		FOC1B = 6               ; Force Output Compare 1B
		FOC1A = 7               ; Force Output Compare 1A
	}
	TCNT1(0x84, 0x85)       ; Timer/Counter1  Bytes
	ICR1(0x86, 0x87)        ; Timer/Counter1 Input Capture Register  Bytes
	OCR1A(0x88, 0x89)       ; Timer/Counter1 Output Compare Register A  Bytes
	OCR1B(0x8a, 0x8b)       ; Timer/Counter1 Output Compare Register B  Bytes
	TCCR2A(0xb0) {          ; Timer/Counter2 Control Register
		CS20 = 0                ; Clock Select bits bit 0
		CS21 = 1                ; Clock Select bits bit 1
		CS22 = 2                ; Clock Select bits bit 2
		WGM21 = 3               ; Waveform Generation Mode
		COM2A0 = 4              ; Compare Output Mode bits bit 0
		COM2A1 = 5              ; Compare Output Mode bits bit 1
		WGM20 = 6               ; Waveform Generation Mode
		FOC2A = 7               ; Force Output Compare A
	}
	TCNT2(0xb2)             ; Timer/Counter2
	OCR2A(0xb3)             ; Timer/Counter2 Output Compare Register
	ASSR(0xb6) {            ; Asynchronous Status Register
		TCR2UB = 0              ; TCR2UB: Timer/Counter Control Register2 Update Busy
		OCR2UB = 1              ; Output Compare Register2 Update Busy
		TCN2UB = 2              ; TCN2UB: Timer/Counter2 Update Busy
		AS2 = 3                 ; AS2: Asynchronous Timer/Counter2
		EXCLK = 4               ; Enable External Clock Interrupt
	}
	USICR(0xb8) {           ; USI Control Register
		USITC = 0               ; Toggle Clock Port Pin
		USICLK = 1              ; Clock Strobe
		USICS0 = 2              ; USI Clock Source Select Bits bit 0
		USICS1 = 3              ; USI Clock Source Select Bits bit 1
		USIWM0 = 4              ; USI Wire Mode Bits bit 0
		USIWM1 = 5              ; USI Wire Mode Bits bit 1
		USIOIE = 6              ; Counter Overflow Interrupt Enable
		USISIE = 7              ; Start Condition Interrupt Enable
	}
	USISR(0xb9) {           ; USI Status Register
		USICNT0 = 0             ; USI Counter Value Bits bit 0
		USICNT1 = 1             ; USI Counter Value Bits bit 1
		USICNT2 = 2             ; USI Counter Value Bits bit 2
		USICNT3 = 3             ; USI Counter Value Bits bit 3
		USIDC = 4               ; Data Output Collision
		USIPF = 5               ; Stop Condition Flag
		USIOIF = 6              ; Counter Overflow Interrupt Flag
		USISIF = 7              ; Start Condition Interrupt Flag
	}
	USIDR(0xba)             ; USI Data Register
	UCSR0A(0xc0) {          ; USART Control and Status Register A
		MPCM0 = 0               ; Multi-processor Communication Mode
		U2X0 = 1                ; Double the USART Transmission Speed
		UPE0 = 2                ; USART Parity Error
		DOR0 = 3                ; Data OverRun
		FE0 = 4                 ; Framing Error
		UDRE0 = 5               ; USART Data Register Empty
		TXC0 = 6                ; USART Transmit Complete
		RXC0 = 7                ; USART Receive Complete
	}
	UCSR0B(0xc1) {          ; USART Control and Status Register B
		TXB80 = 0               ; Transmit Data Bit 8
		RXB80 = 1               ; Receive Data Bit 8
		UCSZ02 = 2              ; Character Size
		TXEN0 = 3               ; Transmitter Enable
		RXEN0 = 4               ; Receiver Enable
		UDRIE0 = 5              ; USART Data Register Empty Interrupt Enable
		TXCIE0 = 6              ; TX Complete Interrupt Enable
		RXCIE0 = 7              ; RX Complete Interrupt Enable
	}
	UCSR0C(0xc2) {          ; USART Control and Status Register C
		UCPOL0 = 0              ; Clock Polarity
		UCSZ00 = 1              ; Character Size bit 0
		UCSZ01 = 2              ; Character Size bit 1
		USBS0 = 3               ; Stop Bit Select
		UPM00 = 4               ; Parity Mode Bits bit 0
		UPM01 = 5               ; Parity Mode Bits bit 1
		UMSEL0 = 6              ; USART Mode Select
	}
	UBRR0(0xc4, 0xc5)       ; USART Baud Rate Register  Bytes
	UDR0(0xc6)              ; USART I/O Data Register
	PINH(0xd8)              ; PORT H Input Pins
	DDRH(0xd9)              ; PORT H Data Direction Register
	PORTH(0xda)             ; PORT H Data Register
	PINJ(0xdb)              ; PORT J Input Pins
	DDRJ(0xdc)              ; PORT J Data Direction Register
	PORTJ(0xdd)             ; PORT J Data Register
	LCDCRA(0xe4) {          ; LCD Control and Status Register A
		LCDBL = 0               ; LCD Blanking
		LCDIE = 3               ; LCD Interrupt Enable
		LCDIF = 4               ; LCD Interrupt Flag
		LCDAB = 6               ; LCD A or B waveform
		LCDEN = 7               ; LCD Enable
	}
	LCDCRB(0xe5) {          ; LCD Control and Status Register B
		LCDPM0 = 0              ; LCD Port Masks bit 0
		LCDPM1 = 1              ; LCD Port Masks bit 1
		LCDPM2 = 2              ; LCD Port Masks bit 2
		LCDPM3 = 3              ; LCD Port Masks bit 3
		LCDMUX0 = 4             ; LCD Mux Selects bit 0
		LCDMUX1 = 5             ; LCD Mux Selects bit 1
		LCD2B = 6               ; LCD 1/2 Bias Select
		LCDCS = 7               ; LCD CLock Select
	}
	LCDFRR(0xe6) {          ; LCD Frame Rate Register
		LCDCD0 = 0              ; LCD Clock Dividers bit 0
		LCDCD1 = 1              ; LCD Clock Dividers bit 1
		LCDCD2 = 2              ; LCD Clock Dividers bit 2
		LCDPS0 = 4              ; LCD Prescaler Selects bit 0
		LCDPS1 = 5              ; LCD Prescaler Selects bit 1
		LCDPS2 = 6              ; LCD Prescaler Selects bit 2
	}
	LCDCCR(0xe7) {          ; LCD Contrast Control Register
		LCDCC0 = 0              ; LCD Contrast Control bit 0
		LCDCC1 = 1              ; LCD Contrast Control bit 1
		LCDCC2 = 2              ; LCD Contrast Control bit 2
		LCDCC3 = 3              ; LCD Contrast Control bit 3
		LCDDC0 = 5              ; LCD Display Configuration bit 0
		LCDDC1 = 6              ; LCD Display Configuration bit 1
		LCDDC2 = 7              ; LCD Display Configuration bit 2
	}
	LCDDR00(0xec)           ; LCD Data Register 0
	LCDDR01(0xed)           ; LCD Data Register 1
	LCDDR02(0xee)           ; LCD Data Register 2
	LCDDR03(0xef)           ; LCD Data Register 3
	LCDDR04(0xf0)           ; LCD Data Register 4
	LCDDR05(0xf1)           ; LCD Data Register 5
	LCDDR06(0xf2)           ; LCD Data Register 6
	LCDDR07(0xf3)           ; LCD Data Register 7
	LCDDR08(0xf4)           ; LCD Data Register 8
	LCDDR09(0xf5)           ; LCD Data Register 9
	LCDDR10(0xf6)           ; LCD Data Register 10
	LCDDR11(0xf7)           ; LCD Data Register 11
	LCDDR12(0xf8)           ; LCD Data Register 12
	LCDDR13(0xf9)           ; LCD Data Register 13
	LCDDR14(0xfa)           ; LCD Data Register 14
	LCDDR15(0xfb)           ; LCD Data Register 15
	LCDDR16(0xfc)           ; LCD Data Register 16
	LCDDR17(0xfd)           ; LCD Data Register 17
	LCDDR18(0xfe)           ; LCD Data Register 18
	LCDDR19(0xff)           ; LCD Data Register 19
}

