{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686059891481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686059891481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 14:58:11 2023 " "Processing started: Tue Jun 06 14:58:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686059891481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059891481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059891481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686059891726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686059891726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC_TB-testbench " "Found design unit 1: SLCDC_TB-testbench" {  } { { "SLCDC_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SLCDC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899466 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC_TB " "Found entity 1: SLCDC_TB" {  } { { "SLCDC_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SLCDC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister_sr_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister_sr_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_SR_TB-testbench " "Found design unit 1: ShiftRegister_SR_TB-testbench" {  } { { "ShiftRegister_SR_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/ShiftRegister_SR_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899469 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_SR_TB " "Found entity 1: ShiftRegister_SR_TB" {  } { { "ShiftRegister_SR_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/ShiftRegister_SR_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialreceiver_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialreceiver_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiverSDC_TB-testbench " "Found design unit 1: SerialReceiverSDC_TB-testbench" {  } { { "SerialReceiver_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SerialReceiver_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899472 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiverSDC_TB " "Found entity 1: SerialReceiverSDC_TB" {  } { { "SerialReceiver_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SerialReceiver_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialcontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl_TB-testbench " "Found design unit 1: SerialControl_TB-testbench" {  } { { "SerialControl_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SerialControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899475 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl_TB " "Found entity 1: SerialControl_TB" {  } { { "SerialControl_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SerialControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC_TB-testbench " "Found design unit 1: SDC_TB-testbench" {  } { { "SDC_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SDC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899475 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC_TB " "Found entity 1: SDC_TB" {  } { { "SDC_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SDC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringbuffercontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringbuffercontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBufferControl_TB-testbench " "Found design unit 1: RingBufferControl_TB-testbench" {  } { { "RingBufferControl_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/RingBufferControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899479 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBufferControl_TB " "Found entity 1: RingBufferControl_TB" {  } { { "RingBufferControl_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/RingBufferControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_buffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_buffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ring_Buffer_TB-testbench " "Found design unit 1: Ring_Buffer_TB-testbench" {  } { { "Ring_Buffer_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Ring_Buffer_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899479 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ring_Buffer_TB " "Found entity 1: Ring_Buffer_TB" {  } { { "Ring_Buffer_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Ring_Buffer_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputbuffercontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputbuffercontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputBufferControl_TB-testbench " "Found design unit 1: OutputBufferControl_TB-testbench" {  } { { "OutputBufferControl_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/OutputBufferControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899487 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputBufferControl_TB " "Found entity 1: OutputBufferControl_TB" {  } { { "OutputBufferControl_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/OutputBufferControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Buffer_TB-testbench " "Found design unit 1: Output_Buffer_TB-testbench" {  } { { "Output_Buffer_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Output_Buffer_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899489 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Buffer_TB " "Found entity 1: Output_Buffer_TB" {  } { { "Output_Buffer_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Output_Buffer_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_1_TB-testbench " "Found design unit 1: MUX4_1_TB-testbench" {  } { { "mux4_1_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/mux4_1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899491 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1_TB " "Found entity 1: MUX4_1_TB" {  } { { "mux4_1_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/mux4_1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_3bits_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_3bits_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1_3bits_TB-testbench " "Found design unit 1: MUX2_1_3bits_TB-testbench" {  } { { "MUX2_1_3bits_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/MUX2_1_3bits_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899494 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1_3bits_TB " "Found entity 1: MUX2_1_3bits_TB" {  } { { "MUX2_1_3bits_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/MUX2_1_3bits_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC_TB-testbench " "Found design unit 1: MAC_TB-testbench" {  } { { "MAC_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/MAC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899497 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC_TB " "Found entity 1: MAC_TB" {  } { { "MAC_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/MAC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_reader_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_reader_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard_Reader_TB-testbench " "Found design unit 1: Keyboard_Reader_TB-testbench" {  } { { "Keyboard_Reader_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Keyboard_Reader_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899500 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Reader_TB " "Found entity 1: Keyboard_Reader_TB" {  } { { "Keyboard_Reader_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Keyboard_Reader_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_scan_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_keyscan-testbench " "Found design unit 1: testbench_keyscan-testbench" {  } { { "Key_scan_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Key_scan_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899504 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_keyscan " "Found entity 1: testbench_keyscan" {  } { { "Key_scan_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Key_scan_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_decode_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_decode_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_Decode_tb-test " "Found design unit 1: Key_Decode_tb-test" {  } { { "Key_decode_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Key_decode_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899507 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_Decode_tb " "Found entity 1: Key_Decode_tb" {  } { { "Key_decode_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Key_decode_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_control_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY_CONTROL_TB-sim " "Found design unit 1: KEY_CONTROL_TB-sim" {  } { { "Key_control_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Key_control_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899509 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEY_CONTROL_TB " "Found entity 1: KEY_CONTROL_TB" {  } { { "Key_control_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Key_control_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doorcontroller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doorcontroller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoorController_TB-testbench " "Found design unit 1: DoorController_TB-testbench" {  } { { "DoorController_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899511 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoorController_TB " "Found entity 1: DoorController_TB" {  } { { "DoorController_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispatcher_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispatcher_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dispatcher_TB-testbench " "Found design unit 1: Dispatcher_TB-testbench" {  } { { "Dispatcher_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Dispatcher_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899515 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dispatcher_TB " "Found entity 1: Dispatcher_TB" {  } { { "Dispatcher_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Dispatcher_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder2_3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER2_3_TB-testbench " "Found design unit 1: DECODER2_3_TB-testbench" {  } { { "decoder2_3_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/decoder2_3_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899516 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_3_TB " "Found entity 1: DECODER2_3_TB" {  } { { "decoder2_3_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/decoder2_3_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_TB-TESTBENCH " "Found design unit 1: COUNTER_TB-TESTBENCH" {  } { { "Counter_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Counter_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899519 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_TB " "Found entity 1: COUNTER_TB" {  } { { "Counter_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Counter_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_4bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_4bit_TB-testbench " "Found design unit 1: Counter_4bit_TB-testbench" {  } { { "Counter_4bit_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Counter_4bit_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_4bit_TB " "Found entity 1: Counter_4bit_TB" {  } { { "Counter_4bit_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Counter_4bit_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_3_TB-testbench " "Found design unit 1: COUNTER_3_TB-testbench" {  } { { "COUNTER_3_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/COUNTER_3_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899524 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_3_TB " "Found entity 1: COUNTER_3_TB" {  } { { "COUNTER_3_tb.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/COUNTER_3_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_1-Behavioral " "Found design unit 1: MUX4_1-Behavioral" {  } { { "mux4_1.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/mux4_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899526 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1 " "Found entity 1: MUX4_1" {  } { { "mux4_1.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/mux4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder2_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER2_3-arq_DECODER " "Found design unit 1: DECODER2_3-arq_DECODER" {  } { { "decoder2_3.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/decoder2_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899529 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_3 " "Found entity 1: DECODER2_3" {  } { { "decoder2_3.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/decoder2_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER_4BITS-Behavioral " "Found design unit 1: FULL_ADDER_4BITS-Behavioral" {  } { { "Full_adder_4bits.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Full_adder_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899531 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_4BITS " "Found entity 1: FULL_ADDER_4BITS" {  } { { "Full_adder_4bits.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Full_adder_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMADOR-arq_SOMADOR " "Found design unit 1: SOMADOR-arq_SOMADOR" {  } { { "Somador.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Somador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899534 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMADOR " "Found entity 1: SOMADOR" {  } { { "Somador.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-arq_COUNTER " "Found design unit 1: COUNTER-arq_COUNTER" {  } { { "Counter.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899536 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "Counter.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_scan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY_SCAN-arq_KEY_SCAN " "Found design unit 1: KEY_SCAN-arq_KEY_SCAN" {  } { { "Key_scan.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Key_scan.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899539 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEY_SCAN " "Found entity 1: KEY_SCAN" {  } { { "Key_scan.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Key_scan.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY_CONTROL-behavioral " "Found design unit 1: KEY_CONTROL-behavioral" {  } { { "Key_control.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Key_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899541 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEY_CONTROL " "Found entity 1: KEY_CONTROL" {  } { { "Key_control.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Key_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTOR-arq_REGISTOR " "Found design unit 1: REGISTOR-arq_REGISTOR" {  } { { "Registor.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Registor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899544 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTOR " "Found entity 1: REGISTOR" {  } { { "Registor.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Registor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "FFD.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899547 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_Decode-arq_KeyDecode " "Found design unit 1: Key_Decode-arq_KeyDecode" {  } { { "Key_decode.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Key_decode.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899548 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_Decode " "Found entity 1: Key_Decode" {  } { { "Key_decode.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Key_decode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_decode_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_decode_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_Decode_test-arq_KeyDecode_test " "Found design unit 1: Key_Decode_test-arq_KeyDecode_test" {  } { { "Key_Decode_test.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Key_Decode_test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899553 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_Decode_test " "Found entity 1: Key_Decode_test" {  } { { "Key_Decode_test.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Key_Decode_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDIV-bhv " "Found design unit 1: CLKDIV-bhv" {  } { { "Clk_div.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Clk_div.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899555 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Found entity 1: CLKDIV" {  } { { "Clk_div.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dispatcher-behavioral " "Found design unit 1: Dispatcher-behavioral" {  } { { "Dispatcher.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Dispatcher.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899557 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dispatcher " "Found entity 1: Dispatcher" {  } { { "Dispatcher.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Dispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC-arq_SLCDC " "Found design unit 1: SLCDC-arq_SLCDC" {  } { { "SLCDC.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SLCDC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899561 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC " "Found entity 1: SLCDC" {  } { { "SLCDC.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SLCDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UsbPort-bdf_type " "Found design unit 1: UsbPort-bdf_type" {  } { { "UsbPort.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/UsbPort.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899563 ""} { "Info" "ISGN_ENTITY_NAME" "1 UsbPort " "Found entity 1: UsbPort" {  } { { "UsbPort.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/UsbPort.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc_usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc_usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC_USBPORT-arq_SLCDC_USBPORT " "Found design unit 1: SLCDC_USBPORT-arq_SLCDC_USBPORT" {  } { { "SLCDC_USBPORT.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SLCDC_USBPORT.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899566 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC_USBPORT " "Found entity 1: SLCDC_USBPORT" {  } { { "SLCDC_USBPORT.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SLCDC_USBPORT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_WRAPPER-arq_SR_WRAPPER " "Found design unit 1: SR_WRAPPER-arq_SR_WRAPPER" {  } { { "SR_WRAPPER.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SR_WRAPPER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899570 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_WRAPPER " "Found entity 1: SR_WRAPPER" {  } { { "SR_WRAPPER.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SR_WRAPPER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalto12dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equalto12dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equalTo12Dispatcher-arq_equalTo12Dispatcher " "Found design unit 1: equalTo12Dispatcher-arq_equalTo12Dispatcher" {  } { { "equalTo12Dispatcher.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/equalTo12Dispatcher.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899574 ""} { "Info" "ISGN_ENTITY_NAME" "1 equalTo12Dispatcher " "Found entity 1: equalTo12Dispatcher" {  } { { "equalTo12Dispatcher.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/equalTo12Dispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doorcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doorcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoorController-behavioral " "Found design unit 1: DoorController-behavioral" {  } { { "DoorController.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899578 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoorController " "Found entity 1: DoorController" {  } { { "DoorController.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC-arq_SDC " "Found design unit 1: SDC-arq_SDC" {  } { { "SDC.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SDC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899578 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC " "Found entity 1: SDC" {  } { { "SDC.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterlogic_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterlogic_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterLogic_3bit-Structural " "Found design unit 1: CounterLogic_3bit-Structural" {  } { { "CounterLogic_3bit.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/CounterLogic_3bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899586 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterLogic_3bit " "Found entity 1: CounterLogic_3bit" {  } { { "CounterLogic_3bit.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/CounterLogic_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-Behavioral " "Found design unit 1: MUX2_1-Behavioral" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/MUX2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899587 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/MUX2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_d_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_d_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_D_R-Behavioral " "Found design unit 1: register_D_R-Behavioral" {  } { { "register_D_R.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/register_D_R.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899591 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_D_R " "Found entity 1: register_D_R" {  } { { "register_D_R.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/register_D_R.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_3bit-Behavioral " "Found design unit 1: Counter_3bit-Behavioral" {  } { { "Counter_3bit.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Counter_3bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_3bit " "Found entity 1: Counter_3bit" {  } { { "Counter_3bit.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Counter_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-arq_MAC " "Found design unit 1: MAC-arq_MAC" {  } { { "MAC.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/MAC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899597 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "MAC.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/MAC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMADOR3-arq_SOMADOR " "Found design unit 1: SOMADOR3-arq_SOMADOR" {  } { { "SOMADOR3.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SOMADOR3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899599 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMADOR3 " "Found entity 1: SOMADOR3" {  } { { "SOMADOR3.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SOMADOR3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_3-arq_COUNTER " "Found design unit 1: COUNTER_3-arq_COUNTER" {  } { { "COUNTER_3.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/COUNTER_3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899603 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_3 " "Found entity 1: COUNTER_3" {  } { { "COUNTER_3.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/COUNTER_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_3bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_3bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1_3bits-Behavioral " "Found design unit 1: MUX2_1_3bits-Behavioral" {  } { { "MUX2_1_3bits.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/MUX2_1_3bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899605 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1_3bits " "Found entity 1: MUX2_1_3bits" {  } { { "MUX2_1_3bits.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/MUX2_1_3bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registor_rb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registor_rb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTOR_RB-arq_REGISTOR " "Found design unit 1: REGISTOR_RB-arq_REGISTOR" {  } { { "REGISTOR_RB.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/REGISTOR_RB.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899607 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTOR_RB " "Found entity 1: REGISTOR_RB" {  } { { "REGISTOR_RB.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/REGISTOR_RB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringbuffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringbuffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBufferControl-arq_RingBufferControl " "Found design unit 1: RingBufferControl-arq_RingBufferControl" {  } { { "RingBufferControl.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/RingBufferControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899609 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBufferControl " "Found entity 1: RingBufferControl" {  } { { "RingBufferControl.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/RingBufferControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavioral " "Found design unit 1: RAM-behavioral" {  } { { "RAM.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/RAM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899612 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/RAM.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ring_Buffer-arq_Ring_Buffer " "Found design unit 1: Ring_Buffer-arq_Ring_Buffer" {  } { { "Ring_Buffer.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Ring_Buffer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899614 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ring_Buffer " "Found entity 1: Ring_Buffer" {  } { { "Ring_Buffer.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Ring_Buffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputbuffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputbuffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputBufferControl-arq_OutputBufferControl " "Found design unit 1: OutputBufferControl-arq_OutputBufferControl" {  } { { "OutputBufferControl.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/OutputBufferControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899617 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputBufferControl " "Found entity 1: OutputBufferControl" {  } { { "OutputBufferControl.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/OutputBufferControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Buffer-arq_Output_Buffer " "Found design unit 1: Output_Buffer-arq_Output_Buffer" {  } { { "Output_Buffer.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Output_Buffer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899620 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Buffer " "Found entity 1: Output_Buffer" {  } { { "Output_Buffer.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Output_Buffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_rc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_rc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_rc-Structural " "Found design unit 1: adder_rc-Structural" {  } { { "adder_rc.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/adder_rc.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899623 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_rc " "Found entity 1: adder_rc" {  } { { "adder_rc.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/adder_rc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_pl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_pl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_pl-Structural " "Found design unit 1: counter_pl-Structural" {  } { { "counter_pl.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/counter_pl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899625 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_pl " "Found entity 1: counter_pl" {  } { { "counter_pl.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/counter_pl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door_emulation_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file door_emulation_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_emulation_seg-behavioral " "Found design unit 1: door_emulation_seg-behavioral" {  } { { "door_emulation_seg.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/door_emulation_seg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899627 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_emulation_seg " "Found entity 1: door_emulation_seg" {  } { { "door_emulation_seg.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/door_emulation_seg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door_mecanism.vhd 2 1 " "Found 2 design units, including 1 entities, in source file door_mecanism.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_mecanism-behavioral " "Found design unit 1: door_mecanism-behavioral" {  } { { "door_mecanism.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/door_mecanism.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899629 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_mecanism " "Found entity 1: door_mecanism" {  } { { "door_mecanism.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/door_mecanism.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavioral " "Found design unit 1: full_adder-Behavioral" {  } { { "full_adder.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/full_adder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899629 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/full_adder.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_d_e_r_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_d_e_r_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_D_E_R_value-Behavioral " "Found design unit 1: register_D_E_R_value-Behavioral" {  } { { "register_D_E_R_value.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/register_D_E_R_value.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899635 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_D_E_R_value " "Found entity 1: register_D_E_R_value" {  } { { "register_D_E_R_value.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/register_D_E_R_value.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister_lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister_lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_lr-Structural " "Found design unit 1: ShiftRegister_lr-Structural" {  } { { "ShiftRegister_lr.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/ShiftRegister_lr.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899637 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_lr " "Found entity 1: ShiftRegister_lr" {  } { { "ShiftRegister_lr.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/ShiftRegister_lr.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard_Reader-arq_Keyboard_Reader " "Found design unit 1: Keyboard_Reader-arq_Keyboard_Reader" {  } { { "Keyboard_Reader.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Keyboard_Reader.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899640 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Reader " "Found entity 1: Keyboard_Reader" {  } { { "Keyboard_Reader.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Keyboard_Reader.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC_WRAPPER-arq_SLCDC_WRAPPER " "Found design unit 1: SLCDC_WRAPPER-arq_SLCDC_WRAPPER" {  } { { "SLCDC_WRAPPER.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SLCDC_WRAPPER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899644 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC_WRAPPER " "Found entity 1: SLCDC_WRAPPER" {  } { { "SLCDC_WRAPPER.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SLCDC_WRAPPER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_4bit-Behavioral " "Found design unit 1: Counter_4bit-Behavioral" {  } { { "Counter_4bit.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Counter_4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899644 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_4bit " "Found entity 1: Counter_4bit" {  } { { "Counter_4bit.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Counter_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterlogic_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterlogic_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterLogic_4bit-Structural " "Found design unit 1: CounterLogic_4bit-Structural" {  } { { "CounterLogic_4bit.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/CounterLogic_4bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899644 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterLogic_4bit " "Found entity 1: CounterLogic_4bit" {  } { { "CounterLogic_4bit.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/CounterLogic_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4bit-Structural " "Found design unit 1: adder4bit-Structural" {  } { { "adder4bit.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/adder4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899651 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4bit " "Found entity 1: adder4bit" {  } { { "adder4bit.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/adder4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl-arq_SerialControl " "Found design unit 1: SerialControl-arq_SerialControl" {  } { { "SerialControl.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SerialControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899653 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl " "Found entity 1: SerialControl" {  } { { "SerialControl.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SerialControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver-arq_SerialReceiver " "Found design unit 1: SerialReceiver-arq_SerialReceiver" {  } { { "SerialReceiver.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SerialReceiver.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899655 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver " "Found entity 1: SerialReceiver" {  } { { "SerialReceiver.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SerialReceiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_SR-arq_ShiftRegister_SR " "Found design unit 1: ShiftRegister_SR-arq_ShiftRegister_SR" {  } { { "ShiftRegister_SR.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/ShiftRegister_SR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899657 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_SR " "Found entity 1: ShiftRegister_SR" {  } { { "ShiftRegister_SR.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/ShiftRegister_SR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalto5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equalto5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equalTo5-arq_equalTo5 " "Found design unit 1: equalTo5-arq_equalTo5" {  } { { "equalTo5.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/equalTo5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899659 ""} { "Info" "ISGN_ENTITY_NAME" "1 equalTo5 " "Found entity 1: equalTo5" {  } { { "equalTo5.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/equalTo5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdc_usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdc_usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC_USBPORT-arq_SDC_USBPORT " "Found design unit 1: SDC_USBPORT-arq_SDC_USBPORT" {  } { { "SDC_USBPORT.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SDC_USBPORT.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899662 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC_USBPORT " "Found entity 1: SDC_USBPORT" {  } { { "SDC_USBPORT.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SDC_USBPORT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accesscontrolsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accesscontrolsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AccessControlSystem-arq_AccessControlSystem " "Found design unit 1: AccessControlSystem-arq_AccessControlSystem" {  } { { "AccessControlSystem.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/AccessControlSystem.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899664 ""} { "Info" "ISGN_ENTITY_NAME" "1 AccessControlSystem " "Found entity 1: AccessControlSystem" {  } { { "AccessControlSystem.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/AccessControlSystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_readerusbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_readerusbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard_ReaderUSBPORT-arq_Keyboard_Reader " "Found design unit 1: Keyboard_ReaderUSBPORT-arq_Keyboard_Reader" {  } { { "Keyboard_ReaderUSBPORT.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Keyboard_ReaderUSBPORT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899667 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_ReaderUSBPORT " "Found entity 1: Keyboard_ReaderUSBPORT" {  } { { "Keyboard_ReaderUSBPORT.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/Keyboard_ReaderUSBPORT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686059899667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDC " "Elaborating entity \"SDC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686059899731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialReceiver SerialReceiver:uSerialReceiver " "Elaborating entity \"SerialReceiver\" for hierarchy \"SerialReceiver:uSerialReceiver\"" {  } { { "SDC.vhd" "uSerialReceiver" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SDC.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686059899733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialControl SerialReceiver:uSerialReceiver\|SerialControl:uSerialControl " "Elaborating entity \"SerialControl\" for hierarchy \"SerialReceiver:uSerialReceiver\|SerialControl:uSerialControl\"" {  } { { "SerialReceiver.vhd" "uSerialControl" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SerialReceiver.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686059899735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_SR SerialReceiver:uSerialReceiver\|ShiftRegister_SR:uShiftRegister " "Elaborating entity \"ShiftRegister_SR\" for hierarchy \"SerialReceiver:uSerialReceiver\|ShiftRegister_SR:uShiftRegister\"" {  } { { "SerialReceiver.vhd" "uShiftRegister" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SerialReceiver.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686059899737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD SerialReceiver:uSerialReceiver\|ShiftRegister_SR:uShiftRegister\|FFD:Uffd0 " "Elaborating entity \"FFD\" for hierarchy \"SerialReceiver:uSerialReceiver\|ShiftRegister_SR:uShiftRegister\|FFD:Uffd0\"" {  } { { "ShiftRegister_SR.vhd" "Uffd0" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/ShiftRegister_SR.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686059899738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_3 SerialReceiver:uSerialReceiver\|COUNTER_3:uCOUNTER_3 " "Elaborating entity \"COUNTER_3\" for hierarchy \"SerialReceiver:uSerialReceiver\|COUNTER_3:uCOUNTER_3\"" {  } { { "SerialReceiver.vhd" "uCOUNTER_3" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SerialReceiver.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686059899741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOMADOR3 SerialReceiver:uSerialReceiver\|COUNTER_3:uCOUNTER_3\|SOMADOR3:USOMADOR " "Elaborating entity \"SOMADOR3\" for hierarchy \"SerialReceiver:uSerialReceiver\|COUNTER_3:uCOUNTER_3\|SOMADOR3:USOMADOR\"" {  } { { "COUNTER_3.vhd" "USOMADOR" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/COUNTER_3.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686059899741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER_4BITS SerialReceiver:uSerialReceiver\|COUNTER_3:uCOUNTER_3\|SOMADOR3:USOMADOR\|FULL_ADDER_4BITS:U0FULL_ADDER_4BITS " "Elaborating entity \"FULL_ADDER_4BITS\" for hierarchy \"SerialReceiver:uSerialReceiver\|COUNTER_3:uCOUNTER_3\|SOMADOR3:USOMADOR\|FULL_ADDER_4BITS:U0FULL_ADDER_4BITS\"" {  } { { "SOMADOR3.vhd" "U0FULL_ADDER_4BITS" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SOMADOR3.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686059899746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTOR_RB SerialReceiver:uSerialReceiver\|COUNTER_3:uCOUNTER_3\|REGISTOR_RB:UREGISTOR " "Elaborating entity \"REGISTOR_RB\" for hierarchy \"SerialReceiver:uSerialReceiver\|COUNTER_3:uCOUNTER_3\|REGISTOR_RB:UREGISTOR\"" {  } { { "COUNTER_3.vhd" "UREGISTOR" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/COUNTER_3.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686059899748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalTo5 SerialReceiver:uSerialReceiver\|equalTo5:uequalTo5 " "Elaborating entity \"equalTo5\" for hierarchy \"SerialReceiver:uSerialReceiver\|equalTo5:uequalTo5\"" {  } { { "SerialReceiver.vhd" "uequalTo5" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SerialReceiver.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686059899750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoorController DoorController:uDoorController " "Elaborating entity \"DoorController\" for hierarchy \"DoorController:uDoorController\"" {  } { { "SDC.vhd" "uDoorController" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SDC.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686059899750 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE DoorController.vhd(28) " "VHDL Process Statement warning at DoorController.vhd(28): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "DoorController.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1686059899754 "|DoorController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.COMPLETED DoorController.vhd(28) " "Inferred latch for \"NEXT_STATE.COMPLETED\" at DoorController.vhd(28)" {  } { { "DoorController.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899754 "|DoorController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CLOSING DoorController.vhd(28) " "Inferred latch for \"NEXT_STATE.CLOSING\" at DoorController.vhd(28)" {  } { { "DoorController.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899754 "|DoorController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.OPENING DoorController.vhd(28) " "Inferred latch for \"NEXT_STATE.OPENING\" at DoorController.vhd(28)" {  } { { "DoorController.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899754 "|DoorController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.WAITING DoorController.vhd(28) " "Inferred latch for \"NEXT_STATE.WAITING\" at DoorController.vhd(28)" {  } { { "DoorController.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899754 "|DoorController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.SYSTEM_OFF DoorController.vhd(28) " "Inferred latch for \"NEXT_STATE.SYSTEM_OFF\" at DoorController.vhd(28)" {  } { { "DoorController.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059899754 "|DoorController"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DoorController:uDoorController\|NEXT_STATE.CLOSING_137 " "LATCH primitive \"DoorController:uDoorController\|NEXT_STATE.CLOSING_137\" is permanently enabled" {  } { { "DoorController.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686059899914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DoorController:uDoorController\|NEXT_STATE.OPENING_150 " "LATCH primitive \"DoorController:uDoorController\|NEXT_STATE.OPENING_150\" is permanently enabled" {  } { { "DoorController.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686059899914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DoorController:uDoorController\|NEXT_STATE.WAITING_163 " "LATCH primitive \"DoorController:uDoorController\|NEXT_STATE.WAITING_163\" is permanently enabled" {  } { { "DoorController.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686059899914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DoorController:uDoorController\|NEXT_STATE.SYSTEM_OFF_176 " "LATCH primitive \"DoorController:uDoorController\|NEXT_STATE.SYSTEM_OFF_176\" is permanently enabled" {  } { { "DoorController.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686059899914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DoorController:uDoorController\|NEXT_STATE.COMPLETED_124 " "LATCH primitive \"DoorController:uDoorController\|NEXT_STATE.COMPLETED_124\" is permanently enabled" {  } { { "DoorController.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686059899914 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|SDC\|DoorController:uDoorController\|CURRENT_STATE " "State machine \"\|SDC\|DoorController:uDoorController\|CURRENT_STATE\" will be implemented as a safe state machine." {  } { { "DoorController.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/DoorController.vhd" 18 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1686059899957 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|SDC\|SerialReceiver:uSerialReceiver\|SerialControl:uSerialControl\|CURRENT_STATE " "State machine \"\|SDC\|SerialReceiver:uSerialReceiver\|SerialControl:uSerialControl\|CURRENT_STATE\" will be implemented as a safe state machine." {  } { { "SerialControl.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SerialControl.vhd" 14 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1686059899957 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686059900171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686059900305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686059900736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686059900736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686059900769 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686059900769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686059900769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686059900769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686059900793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 14:58:20 2023 " "Processing ended: Tue Jun 06 14:58:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686059900793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686059900793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686059900793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686059900793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1686059902063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686059902063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 14:58:21 2023 " "Processing started: Tue Jun 06 14:58:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686059902063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686059902063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686059902063 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686059902177 ""}
{ "Info" "0" "" "Project  = project" {  } {  } 0 0 "Project  = project" 0 0 "Fitter" 0 0 1686059902177 ""}
{ "Info" "0" "" "Revision = project" {  } {  } 0 0 "Revision = project" 0 0 "Fitter" 0 0 1686059902177 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1686059902283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1686059902283 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686059902290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686059902328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686059902328 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686059902585 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686059902591 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686059902739 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686059902739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686059902739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686059902739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686059902739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686059902739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686059902739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686059902739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686059902739 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1686059902739 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686059902739 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686059902739 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686059902739 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686059902739 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1686059902739 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 15 " "No exact pin location assignment(s) for 4 pins of 15 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1686059902998 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1686059903286 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1686059903286 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1686059903286 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1686059903286 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1686059903286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCLK~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node SCLK~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686059903296 ""}  } { { "SDC.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SDC.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686059903296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MCLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MCLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686059903296 ""}  } { { "SDC.vhd" "" { Text "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/SDC.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686059903296 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686059903734 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686059903734 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686059903734 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686059903734 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686059903734 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686059903734 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686059903734 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686059903734 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686059903744 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1686059903744 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686059903744 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1686059903744 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1686059903744 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1686059903744 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1686059903744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1686059903744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1686059903744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 6 42 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1686059903744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 1 47 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1686059903744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1686059903744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1686059903744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 47 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1686059903744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1686059903744 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1686059903744 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1686059903744 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK " "Node \"CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYPAD_COL\[0\] " "Node \"KEYPAD_COL\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYPAD_COL\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYPAD_COL\[1\] " "Node \"KEYPAD_COL\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYPAD_COL\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYPAD_COL\[2\] " "Node \"KEYPAD_COL\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYPAD_COL\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYPAD_COL\[3\] " "Node \"KEYPAD_COL\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYPAD_COL\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYPAD_LIN\[0\] " "Node \"KEYPAD_LIN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYPAD_LIN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYPAD_LIN\[1\] " "Node \"KEYPAD_LIN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYPAD_LIN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYPAD_LIN\[2\] " "Node \"KEYPAD_LIN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYPAD_LIN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYPAD_LIN\[3\] " "Node \"KEYPAD_LIN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYPAD_LIN\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Pswitch " "Node \"Pswitch\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Pswitch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WrL " "Node \"WrL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WrL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686059903759 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1686059903759 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686059903759 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1686059903765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686059904750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686059904828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686059904858 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686059908027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686059908027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686059908541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1686059909648 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686059909648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1686059910266 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686059910266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686059910268 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1686059910535 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686059910547 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1686059910547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686059910891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686059910891 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1686059910891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686059911204 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686059911490 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1686059911720 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/output_files/project.fit.smsg " "Generated suppressed messages file C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/output_files/project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686059911814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 74 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5643 " "Peak virtual memory: 5643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686059912173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 14:58:32 2023 " "Processing ended: Tue Jun 06 14:58:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686059912173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686059912173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686059912173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686059912173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686059913214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686059913214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 14:58:33 2023 " "Processing started: Tue Jun 06 14:58:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686059913214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686059913214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686059913214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1686059913553 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686059915211 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686059915290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686059916131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 14:58:36 2023 " "Processing ended: Tue Jun 06 14:58:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686059916131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686059916131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686059916131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686059916131 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686059916794 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686059917541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686059917541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 14:58:37 2023 " "Processing started: Tue Jun 06 14:58:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686059917541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1686059917541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project -c project " "Command: quartus_sta project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1686059917541 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1686059917707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1686059917837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1686059917837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059917887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059917887 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1686059918059 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918059 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MCLK MCLK " "create_clock -period 1.000 -name MCLK MCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686059918059 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCLK SCLK " "create_clock -period 1.000 -name SCLK SCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686059918059 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686059918059 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1686059918060 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686059918062 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1686059918063 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1686059918069 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1686059918075 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686059918075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.178 " "Worst-case setup slack is -1.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.178              -3.939 MCLK  " "   -1.178              -3.939 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.085              -7.979 SCLK  " "   -1.085              -7.979 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 SCLK  " "    0.330               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 MCLK  " "    0.331               0.000 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.959 " "Worst-case recovery slack is -0.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.959              -2.877 SCLK  " "   -0.959              -2.877 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.322 " "Worst-case removal slack is 1.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322               0.000 SCLK  " "    1.322               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.776 SCLK  " "   -3.000             -12.776 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.110 MCLK  " "   -3.000              -9.110 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918088 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686059918096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686059918110 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1686059918110 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686059918357 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686059918384 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686059918386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.991 " "Worst-case setup slack is -0.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.991              -3.156 MCLK  " "   -0.991              -3.156 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.914              -6.638 SCLK  " "   -0.914              -6.638 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 MCLK  " "    0.299               0.000 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 SCLK  " "    0.299               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.789 " "Worst-case recovery slack is -0.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.789              -2.367 SCLK  " "   -0.789              -2.367 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.223 " "Worst-case removal slack is 1.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.223               0.000 SCLK  " "    1.223               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.776 SCLK  " "   -3.000             -12.776 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.110 MCLK  " "   -3.000              -9.110 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918406 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686059918416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686059918498 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686059918498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.031 " "Worst-case setup slack is -0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031              -0.049 MCLK  " "   -0.031              -0.049 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019              -0.112 SCLK  " "   -0.019              -0.112 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 MCLK  " "    0.152               0.000 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 SCLK  " "    0.152               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.042 " "Worst-case recovery slack is 0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 SCLK  " "    0.042               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.593 " "Worst-case removal slack is 0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 SCLK  " "    0.593               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.264 SCLK  " "   -3.000             -11.264 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.165 MCLK  " "   -3.000              -8.165 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686059918516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686059918516 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686059919231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686059919231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686059919280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 14:58:39 2023 " "Processing ended: Tue Jun 06 14:58:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686059919280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686059919280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686059919280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686059919280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1686059920413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686059920413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 14:58:40 2023 " "Processing started: Tue Jun 06 14:58:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686059920413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1686059920413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1686059920413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1686059920838 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1686059920862 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project.vho C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/simulation/modelsim/ simulation " "Generated file project.vho in folder \"C:/Users/jorge/Desktop/ISEL/4 Semestre/LIC/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1686059920944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686059920973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 14:58:40 2023 " "Processing ended: Tue Jun 06 14:58:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686059920973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686059920973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686059920973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1686059920973 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Quartus Prime Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1686059921618 ""}
