
TP_4_PennisiGianfranco_P2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f54  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  080050e8  080050e8  000150e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005370  08005370  00015370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005378  08005378  00015378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800537c  0800537c  0001537c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006ec  20000000  08005380  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000206ec  2**0
                  CONTENTS
  8 .bss          000000a8  200006ec  200006ec  000206ec  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  20000794  20000794  000206ec  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000206ec  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000626a  00000000  00000000  0002071c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00000ea6  00000000  00000000  00026986  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000007f0  00000000  00000000  00027830  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000758  00000000  00000000  00028020  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000027a9  00000000  00000000  00028778  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002b48  00000000  00000000  0002af21  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0002da69  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002ccc  00000000  00000000  0002dae8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006ec 	.word	0x200006ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080050cc 	.word	0x080050cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006f0 	.word	0x200006f0
 80001cc:	080050cc 	.word	0x080050cc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97a 	b.w	8000eac <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000ece:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000ed2:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	791b      	ldrb	r3, [r3, #4]
 8000ed8:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	68fa      	ldr	r2, [r7, #12]
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	68fa      	ldr	r2, [r7, #12]
 8000eea:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000ef2:	68fa      	ldr	r2, [r7, #12]
 8000ef4:	4b18      	ldr	r3, [pc, #96]	; (8000f58 <ADC_Init+0xa8>)
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000f02:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000f08:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	795b      	ldrb	r3, [r3, #5]
 8000f0e:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000f10:	4313      	orrs	r3, r2
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	68fa      	ldr	r2, [r7, #12]
 8000f1c:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f22:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000f2a:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	7d1b      	ldrb	r3, [r3, #20]
 8000f30:	3b01      	subs	r3, #1
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	7afb      	ldrb	r3, [r7, #11]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000f3a:	7afb      	ldrb	r3, [r7, #11]
 8000f3c:	051b      	lsls	r3, r3, #20
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	68fa      	ldr	r2, [r7, #12]
 8000f48:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000f4a:	bf00      	nop
 8000f4c:	3714      	adds	r7, #20
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	c0fff7fd 	.word	0xc0fff7fd

08000f5c <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2200      	movs	r2, #0
 8000f74:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2200      	movs	r2, #0
 8000f86:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	751a      	strb	r2, [r3, #20]
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
	...

08000f9c <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000fa8:	4b0e      	ldr	r3, [pc, #56]	; (8000fe4 <ADC_CommonInit+0x48>)
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000fae:	68fa      	ldr	r2, [r7, #12]
 8000fb0:	4b0d      	ldr	r3, [pc, #52]	; (8000fe8 <ADC_CommonInit+0x4c>)
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000fbe:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000fc4:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000fca:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000fcc:	68fa      	ldr	r2, [r7, #12]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8000fd2:	4a04      	ldr	r2, [pc, #16]	; (8000fe4 <ADC_CommonInit+0x48>)
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	6053      	str	r3, [r2, #4]
}
 8000fd8:	bf00      	nop
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	40012300 	.word	0x40012300
 8000fe8:	fffc30e0 	.word	0xfffc30e0

08000fec <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2200      	movs	r2, #0
 8001004:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2200      	movs	r2, #0
 800100a:	60da      	str	r2, [r3, #12]
}
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	460b      	mov	r3, r1
 8001022:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001024:	78fb      	ldrb	r3, [r7, #3]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d006      	beq.n	8001038 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	f043 0201 	orr.w	r2, r3, #1
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8001036:	e005      	b.n	8001044 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	f023 0201 	bic.w	r2, r3, #1
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	609a      	str	r2, [r3, #8]
}
 8001044:	bf00      	nop
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <ADC_InjectedChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8001050:	b480      	push	{r7}
 8001052:	b087      	sub	sp, #28
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	4608      	mov	r0, r1
 800105a:	4611      	mov	r1, r2
 800105c:	461a      	mov	r2, r3
 800105e:	4603      	mov	r3, r0
 8001060:	70fb      	strb	r3, [r7, #3]
 8001062:	460b      	mov	r3, r1
 8001064:	70bb      	strb	r3, [r7, #2]
 8001066:	4613      	mov	r3, r2
 8001068:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	617b      	str	r3, [r7, #20]
 800106e:	2300      	movs	r3, #0
 8001070:	613b      	str	r3, [r7, #16]
 8001072:	2300      	movs	r3, #0
 8001074:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8001076:	78fb      	ldrb	r3, [r7, #3]
 8001078:	2b09      	cmp	r3, #9
 800107a:	d923      	bls.n	80010c4 <ADC_InjectedChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 8001082:	78fb      	ldrb	r3, [r7, #3]
 8001084:	f1a3 020a 	sub.w	r2, r3, #10
 8001088:	4613      	mov	r3, r2
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	4413      	add	r3, r2
 800108e:	2207      	movs	r2, #7
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	43db      	mvns	r3, r3
 800109a:	697a      	ldr	r2, [r7, #20]
 800109c:	4013      	ands	r3, r2
 800109e:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 80010a0:	7879      	ldrb	r1, [r7, #1]
 80010a2:	78fb      	ldrb	r3, [r7, #3]
 80010a4:	f1a3 020a 	sub.w	r2, r3, #10
 80010a8:	4613      	mov	r3, r2
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	4413      	add	r3, r2
 80010ae:	fa01 f303 	lsl.w	r3, r1, r3
 80010b2:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80010b4:	697a      	ldr	r2, [r7, #20]
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	697a      	ldr	r2, [r7, #20]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	e01e      	b.n	8001102 <ADC_InjectedChannelConfig+0xb2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	691b      	ldr	r3, [r3, #16]
 80010c8:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 80010ca:	78fa      	ldrb	r2, [r7, #3]
 80010cc:	4613      	mov	r3, r2
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	4413      	add	r3, r2
 80010d2:	2207      	movs	r2, #7
 80010d4:	fa02 f303 	lsl.w	r3, r2, r3
 80010d8:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	43db      	mvns	r3, r3
 80010de:	697a      	ldr	r2, [r7, #20]
 80010e0:	4013      	ands	r3, r2
 80010e2:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80010e4:	7879      	ldrb	r1, [r7, #1]
 80010e6:	78fa      	ldrb	r2, [r7, #3]
 80010e8:	4613      	mov	r3, r2
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	4413      	add	r3, r2
 80010ee:	fa01 f303 	lsl.w	r3, r1, r3
 80010f2:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80010f4:	697a      	ldr	r2, [r7, #20]
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	4313      	orrs	r3, r2
 80010fa:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	697a      	ldr	r2, [r7, #20]
 8001100:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001106:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	0d1b      	lsrs	r3, r3, #20
 800110c:	f003 0303 	and.w	r3, r3, #3
 8001110:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	b2db      	uxtb	r3, r3
 8001116:	78ba      	ldrb	r2, [r7, #2]
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	b2db      	uxtb	r3, r3
 800111c:	3302      	adds	r3, #2
 800111e:	b2db      	uxtb	r3, r3
 8001120:	461a      	mov	r2, r3
 8001122:	4613      	mov	r3, r2
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	4413      	add	r3, r2
 8001128:	221f      	movs	r2, #31
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	43db      	mvns	r3, r3
 8001134:	697a      	ldr	r2, [r7, #20]
 8001136:	4013      	ands	r3, r2
 8001138:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 800113a:	78fa      	ldrb	r2, [r7, #3]
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	b2db      	uxtb	r3, r3
 8001140:	78b9      	ldrb	r1, [r7, #2]
 8001142:	1acb      	subs	r3, r1, r3
 8001144:	b2db      	uxtb	r3, r3
 8001146:	3302      	adds	r3, #2
 8001148:	b2db      	uxtb	r3, r3
 800114a:	4619      	mov	r1, r3
 800114c:	460b      	mov	r3, r1
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	440b      	add	r3, r1
 8001152:	fa02 f303 	lsl.w	r3, r2, r3
 8001156:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8001158:	697a      	ldr	r2, [r7, #20]
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	4313      	orrs	r3, r2
 800115e:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	697a      	ldr	r2, [r7, #20]
 8001164:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001166:	bf00      	nop
 8001168:	371c      	adds	r7, #28
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *          This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 8001172:	b480      	push	{r7}
 8001174:	b085      	sub	sp, #20
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
 800117a:	460b      	mov	r3, r1
 800117c:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 8001182:	2300      	movs	r3, #0
 8001184:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800118a:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001192:	60fb      	str	r3, [r7, #12]
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 8001194:	78fb      	ldrb	r3, [r7, #3]
 8001196:	3b01      	subs	r3, #1
 8001198:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	051b      	lsls	r3, r3, #20
 800119e:	68fa      	ldr	r2, [r7, #12]
 80011a0:	4313      	orrs	r3, r2
 80011a2:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	68fa      	ldr	r2, [r7, #12]
 80011a8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80011aa:	bf00      	nop
 80011ac:	3714      	adds	r7, #20
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr

080011b6 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 80011b6:	b480      	push	{r7}
 80011b8:	b085      	sub	sp, #20
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	460b      	mov	r3, r1
 80011c0:	70fb      	strb	r3, [r7, #3]
 80011c2:	4613      	mov	r3, r2
 80011c4:	803b      	strh	r3, [r7, #0]
    __IO uint32_t tmp = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
 80011ce:	78fa      	ldrb	r2, [r7, #3]
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	4413      	add	r3, r2
 80011d4:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	461a      	mov	r2, r3
 80011da:	883b      	ldrh	r3, [r7, #0]
 80011dc:	6013      	str	r3, [r2, #0]
}
 80011de:	bf00      	nop
 80011e0:	3714      	adds	r7, #20
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr

080011ea <ADC_SoftwareStartInjectedConv>:
  * @brief  Enables the selected ADC software start conversion of the injected channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
 80011ea:	b480      	push	{r7}
 80011ec:	b083      	sub	sp, #12
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	609a      	str	r2, [r3, #8]
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 800120a:	b480      	push	{r7}
 800120c:	b085      	sub	sp, #20
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
 8001212:	460b      	mov	r3, r1
 8001214:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 800121e:	78fa      	ldrb	r2, [r7, #3]
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	4413      	add	r3, r2
 8001224:	3328      	adds	r3, #40	; 0x28
 8001226:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	b29b      	uxth	r3, r3
}
 800122e:	4618      	mov	r0, r3
 8001230:	3714      	adds	r7, #20
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr

0800123a <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 800123a:	b480      	push	{r7}
 800123c:	b085      	sub	sp, #20
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
 8001242:	460b      	mov	r3, r1
 8001244:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8001246:	2300      	movs	r3, #0
 8001248:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	78fb      	ldrb	r3, [r7, #3]
 8001250:	4013      	ands	r3, r2
 8001252:	2b00      	cmp	r3, #0
 8001254:	d002      	beq.n	800125c <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8001256:	2301      	movs	r3, #1
 8001258:	73fb      	strb	r3, [r7, #15]
 800125a:	e001      	b.n	8001260 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 800125c:	2300      	movs	r3, #0
 800125e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8001260:	7bfb      	ldrb	r3, [r7, #15]
}
 8001262:	4618      	mov	r0, r3
 8001264:	3714      	adds	r7, #20
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr

0800126e <ADC_ClearFlag>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                          
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 800126e:	b480      	push	{r7}
 8001270:	b083      	sub	sp, #12
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	460b      	mov	r3, r1
 8001278:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 800127a:	78fb      	ldrb	r3, [r7, #3]
 800127c:	43da      	mvns	r2, r3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	601a      	str	r2, [r3, #0]
}
 8001282:	bf00      	nop
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr

0800128e <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800128e:	b480      	push	{r7}
 8001290:	b087      	sub	sp, #28
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
 8001296:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]
 800129c:	2300      	movs	r3, #0
 800129e:	613b      	str	r3, [r7, #16]
 80012a0:	2300      	movs	r3, #0
 80012a2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]
 80012a8:	e076      	b.n	8001398 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80012aa:	2201      	movs	r2, #1
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	fa02 f303 	lsl.w	r3, r2, r3
 80012b2:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	4013      	ands	r3, r2
 80012bc:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d165      	bne.n	8001392 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	2103      	movs	r1, #3
 80012d0:	fa01 f303 	lsl.w	r3, r1, r3
 80012d4:	43db      	mvns	r3, r3
 80012d6:	401a      	ands	r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	791b      	ldrb	r3, [r3, #4]
 80012e4:	4619      	mov	r1, r3
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	005b      	lsls	r3, r3, #1
 80012ea:	fa01 f303 	lsl.w	r3, r1, r3
 80012ee:	431a      	orrs	r2, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	791b      	ldrb	r3, [r3, #4]
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d003      	beq.n	8001304 <GPIO_Init+0x76>
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	791b      	ldrb	r3, [r3, #4]
 8001300:	2b02      	cmp	r3, #2
 8001302:	d12e      	bne.n	8001362 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	689a      	ldr	r2, [r3, #8]
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	2103      	movs	r1, #3
 800130e:	fa01 f303 	lsl.w	r3, r1, r3
 8001312:	43db      	mvns	r3, r3
 8001314:	401a      	ands	r2, r3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	689a      	ldr	r2, [r3, #8]
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	795b      	ldrb	r3, [r3, #5]
 8001322:	4619      	mov	r1, r3
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	fa01 f303 	lsl.w	r3, r1, r3
 800132c:	431a      	orrs	r2, r3
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	685a      	ldr	r2, [r3, #4]
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	b29b      	uxth	r3, r3
 800133a:	4619      	mov	r1, r3
 800133c:	2301      	movs	r3, #1
 800133e:	408b      	lsls	r3, r1
 8001340:	43db      	mvns	r3, r3
 8001342:	401a      	ands	r2, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	683a      	ldr	r2, [r7, #0]
 800134e:	7992      	ldrb	r2, [r2, #6]
 8001350:	4611      	mov	r1, r2
 8001352:	697a      	ldr	r2, [r7, #20]
 8001354:	b292      	uxth	r2, r2
 8001356:	fa01 f202 	lsl.w	r2, r1, r2
 800135a:	b292      	uxth	r2, r2
 800135c:	431a      	orrs	r2, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	68da      	ldr	r2, [r3, #12]
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	b29b      	uxth	r3, r3
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	2103      	movs	r1, #3
 800136e:	fa01 f303 	lsl.w	r3, r1, r3
 8001372:	43db      	mvns	r3, r3
 8001374:	401a      	ands	r2, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	68da      	ldr	r2, [r3, #12]
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	79db      	ldrb	r3, [r3, #7]
 8001382:	4619      	mov	r1, r3
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	fa01 f303 	lsl.w	r3, r1, r3
 800138c:	431a      	orrs	r2, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	3301      	adds	r3, #1
 8001396:	617b      	str	r3, [r7, #20]
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	2b0f      	cmp	r3, #15
 800139c:	d985      	bls.n	80012aa <GPIO_Init+0x1c>
    }
  }
}
 800139e:	bf00      	nop
 80013a0:	371c      	adds	r7, #28
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr

080013aa <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 80013aa:	b480      	push	{r7}
 80013ac:	b083      	sub	sp, #12
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2200      	movs	r2, #0
 80013be:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2200      	movs	r2, #0
 80013ca:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2200      	movs	r2, #0
 80013d0:	71da      	strb	r2, [r3, #7]
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr

080013de <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80013de:	b480      	push	{r7}
 80013e0:	b085      	sub	sp, #20
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
 80013e6:	460b      	mov	r3, r1
 80013e8:	807b      	strh	r3, [r7, #2]
 80013ea:	4613      	mov	r3, r2
 80013ec:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80013ee:	2300      	movs	r3, #0
 80013f0:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80013f2:	2300      	movs	r3, #0
 80013f4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80013f6:	787a      	ldrb	r2, [r7, #1]
 80013f8:	887b      	ldrh	r3, [r7, #2]
 80013fa:	f003 0307 	and.w	r3, r3, #7
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001406:	887b      	ldrh	r3, [r7, #2]
 8001408:	08db      	lsrs	r3, r3, #3
 800140a:	b29b      	uxth	r3, r3
 800140c:	4618      	mov	r0, r3
 800140e:	887b      	ldrh	r3, [r7, #2]
 8001410:	08db      	lsrs	r3, r3, #3
 8001412:	b29b      	uxth	r3, r3
 8001414:	461a      	mov	r2, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	3208      	adds	r2, #8
 800141a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800141e:	887b      	ldrh	r3, [r7, #2]
 8001420:	f003 0307 	and.w	r3, r3, #7
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	210f      	movs	r1, #15
 8001428:	fa01 f303 	lsl.w	r3, r1, r3
 800142c:	43db      	mvns	r3, r3
 800142e:	ea02 0103 	and.w	r1, r2, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	f100 0208 	add.w	r2, r0, #8
 8001438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800143c:	887b      	ldrh	r3, [r7, #2]
 800143e:	08db      	lsrs	r3, r3, #3
 8001440:	b29b      	uxth	r3, r3
 8001442:	461a      	mov	r2, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	3208      	adds	r2, #8
 8001448:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	4313      	orrs	r3, r2
 8001450:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8001452:	887b      	ldrh	r3, [r7, #2]
 8001454:	08db      	lsrs	r3, r3, #3
 8001456:	b29b      	uxth	r3, r3
 8001458:	461a      	mov	r2, r3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	3208      	adds	r2, #8
 800145e:	68b9      	ldr	r1, [r7, #8]
 8001460:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001464:	bf00      	nop
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800147c:	78fb      	ldrb	r3, [r7, #3]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d006      	beq.n	8001490 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001482:	490a      	ldr	r1, [pc, #40]	; (80014ac <RCC_AHB1PeriphClockCmd+0x3c>)
 8001484:	4b09      	ldr	r3, [pc, #36]	; (80014ac <RCC_AHB1PeriphClockCmd+0x3c>)
 8001486:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4313      	orrs	r3, r2
 800148c:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800148e:	e006      	b.n	800149e <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001490:	4906      	ldr	r1, [pc, #24]	; (80014ac <RCC_AHB1PeriphClockCmd+0x3c>)
 8001492:	4b06      	ldr	r3, [pc, #24]	; (80014ac <RCC_AHB1PeriphClockCmd+0x3c>)
 8001494:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	43db      	mvns	r3, r3
 800149a:	4013      	ands	r3, r2
 800149c:	630b      	str	r3, [r1, #48]	; 0x30
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	40023800 	.word	0x40023800

080014b0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	460b      	mov	r3, r1
 80014ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80014bc:	78fb      	ldrb	r3, [r7, #3]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d006      	beq.n	80014d0 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80014c2:	490a      	ldr	r1, [pc, #40]	; (80014ec <RCC_APB2PeriphClockCmd+0x3c>)
 80014c4:	4b09      	ldr	r3, [pc, #36]	; (80014ec <RCC_APB2PeriphClockCmd+0x3c>)
 80014c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80014ce:	e006      	b.n	80014de <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80014d0:	4906      	ldr	r1, [pc, #24]	; (80014ec <RCC_APB2PeriphClockCmd+0x3c>)
 80014d2:	4b06      	ldr	r3, [pc, #24]	; (80014ec <RCC_APB2PeriphClockCmd+0x3c>)
 80014d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	43db      	mvns	r3, r3
 80014da:	4013      	ands	r3, r2
 80014dc:	644b      	str	r3, [r1, #68]	; 0x44
}
 80014de:	bf00      	nop
 80014e0:	370c      	adds	r7, #12
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	40023800 	.word	0x40023800

080014f0 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	881b      	ldrh	r3, [r3, #0]
 8001502:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	4a29      	ldr	r2, [pc, #164]	; (80015ac <TIM_TimeBaseInit+0xbc>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d013      	beq.n	8001534 <TIM_TimeBaseInit+0x44>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	4a28      	ldr	r2, [pc, #160]	; (80015b0 <TIM_TimeBaseInit+0xc0>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d00f      	beq.n	8001534 <TIM_TimeBaseInit+0x44>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800151a:	d00b      	beq.n	8001534 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	4a25      	ldr	r2, [pc, #148]	; (80015b4 <TIM_TimeBaseInit+0xc4>)
 8001520:	4293      	cmp	r3, r2
 8001522:	d007      	beq.n	8001534 <TIM_TimeBaseInit+0x44>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	4a24      	ldr	r2, [pc, #144]	; (80015b8 <TIM_TimeBaseInit+0xc8>)
 8001528:	4293      	cmp	r3, r2
 800152a:	d003      	beq.n	8001534 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	4a23      	ldr	r2, [pc, #140]	; (80015bc <TIM_TimeBaseInit+0xcc>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d108      	bne.n	8001546 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001534:	89fb      	ldrh	r3, [r7, #14]
 8001536:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800153a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	885a      	ldrh	r2, [r3, #2]
 8001540:	89fb      	ldrh	r3, [r7, #14]
 8001542:	4313      	orrs	r3, r2
 8001544:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a1d      	ldr	r2, [pc, #116]	; (80015c0 <TIM_TimeBaseInit+0xd0>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d00c      	beq.n	8001568 <TIM_TimeBaseInit+0x78>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4a1c      	ldr	r2, [pc, #112]	; (80015c4 <TIM_TimeBaseInit+0xd4>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d008      	beq.n	8001568 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001556:	89fb      	ldrh	r3, [r7, #14]
 8001558:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800155c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	891a      	ldrh	r2, [r3, #8]
 8001562:	89fb      	ldrh	r3, [r7, #14]
 8001564:	4313      	orrs	r3, r2
 8001566:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	89fa      	ldrh	r2, [r7, #14]
 800156c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	685a      	ldr	r2, [r3, #4]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	881a      	ldrh	r2, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a0a      	ldr	r2, [pc, #40]	; (80015ac <TIM_TimeBaseInit+0xbc>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d003      	beq.n	800158e <TIM_TimeBaseInit+0x9e>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4a09      	ldr	r2, [pc, #36]	; (80015b0 <TIM_TimeBaseInit+0xc0>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d104      	bne.n	8001598 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	7a9b      	ldrb	r3, [r3, #10]
 8001592:	b29a      	uxth	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2201      	movs	r2, #1
 800159c:	829a      	strh	r2, [r3, #20]
}
 800159e:	bf00      	nop
 80015a0:	3714      	adds	r7, #20
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	40010000 	.word	0x40010000
 80015b0:	40010400 	.word	0x40010400
 80015b4:	40000400 	.word	0x40000400
 80015b8:	40000800 	.word	0x40000800
 80015bc:	40000c00 	.word	0x40000c00
 80015c0:	40001000 	.word	0x40001000
 80015c4:	40001400 	.word	0x40001400

080015c8 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	460b      	mov	r3, r1
 80015d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80015d4:	78fb      	ldrb	r3, [r7, #3]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d008      	beq.n	80015ec <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	881b      	ldrh	r3, [r3, #0]
 80015de:	b29b      	uxth	r3, r3
 80015e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015e4:	b29a      	uxth	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 80015ea:	e007      	b.n	80015fc <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	881b      	ldrh	r3, [r3, #0]
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80015f6:	b29a      	uxth	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	801a      	strh	r2, [r3, #0]
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	460b      	mov	r3, r1
 8001612:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001614:	78fb      	ldrb	r3, [r7, #3]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d008      	beq.n	800162c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	881b      	ldrh	r3, [r3, #0]
 800161e:	b29b      	uxth	r3, r3
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	b29a      	uxth	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800162a:	e007      	b.n	800163c <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	b29b      	uxth	r3, r3
 8001632:	f023 0301 	bic.w	r3, r3, #1
 8001636:	b29a      	uxth	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	801a      	strh	r2, [r3, #0]
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001652:	2300      	movs	r3, #0
 8001654:	817b      	strh	r3, [r7, #10]
 8001656:	2300      	movs	r3, #0
 8001658:	81fb      	strh	r3, [r7, #14]
 800165a:	2300      	movs	r3, #0
 800165c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	8c1b      	ldrh	r3, [r3, #32]
 8001662:	b29b      	uxth	r3, r3
 8001664:	f023 0301 	bic.w	r3, r3, #1
 8001668:	b29a      	uxth	r2, r3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	8c1b      	ldrh	r3, [r3, #32]
 8001672:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	889b      	ldrh	r3, [r3, #4]
 8001678:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	8b1b      	ldrh	r3, [r3, #24]
 800167e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8001680:	897b      	ldrh	r3, [r7, #10]
 8001682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001686:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8001688:	897b      	ldrh	r3, [r7, #10]
 800168a:	f023 0303 	bic.w	r3, r3, #3
 800168e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	881a      	ldrh	r2, [r3, #0]
 8001694:	897b      	ldrh	r3, [r7, #10]
 8001696:	4313      	orrs	r3, r2
 8001698:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 800169a:	89fb      	ldrh	r3, [r7, #14]
 800169c:	f023 0302 	bic.w	r3, r3, #2
 80016a0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	899a      	ldrh	r2, [r3, #12]
 80016a6:	89fb      	ldrh	r3, [r7, #14]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	885a      	ldrh	r2, [r3, #2]
 80016b0:	89fb      	ldrh	r3, [r7, #14]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a1e      	ldr	r2, [pc, #120]	; (8001734 <TIM_OC1Init+0xec>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d003      	beq.n	80016c6 <TIM_OC1Init+0x7e>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4a1d      	ldr	r2, [pc, #116]	; (8001738 <TIM_OC1Init+0xf0>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d123      	bne.n	800170e <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80016c6:	89fb      	ldrh	r3, [r7, #14]
 80016c8:	f023 0308 	bic.w	r3, r3, #8
 80016cc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	89da      	ldrh	r2, [r3, #14]
 80016d2:	89fb      	ldrh	r3, [r7, #14]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 80016d8:	89fb      	ldrh	r3, [r7, #14]
 80016da:	f023 0304 	bic.w	r3, r3, #4
 80016de:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	889a      	ldrh	r2, [r3, #4]
 80016e4:	89fb      	ldrh	r3, [r7, #14]
 80016e6:	4313      	orrs	r3, r2
 80016e8:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 80016ea:	89bb      	ldrh	r3, [r7, #12]
 80016ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80016f0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 80016f2:	89bb      	ldrh	r3, [r7, #12]
 80016f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80016f8:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	8a1a      	ldrh	r2, [r3, #16]
 80016fe:	89bb      	ldrh	r3, [r7, #12]
 8001700:	4313      	orrs	r3, r2
 8001702:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	8a5a      	ldrh	r2, [r3, #18]
 8001708:	89bb      	ldrh	r3, [r7, #12]
 800170a:	4313      	orrs	r3, r2
 800170c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	89ba      	ldrh	r2, [r7, #12]
 8001712:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	897a      	ldrh	r2, [r7, #10]
 8001718:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	689a      	ldr	r2, [r3, #8]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	89fa      	ldrh	r2, [r7, #14]
 8001726:	841a      	strh	r2, [r3, #32]
}
 8001728:	bf00      	nop
 800172a:	3714      	adds	r7, #20
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	40010000 	.word	0x40010000
 8001738:	40010400 	.word	0x40010400

0800173c <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800173c:	b480      	push	{r7}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	460b      	mov	r3, r1
 8001746:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	8b1b      	ldrh	r3, [r3, #24]
 8001750:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8001752:	89fb      	ldrh	r3, [r7, #14]
 8001754:	f023 0308 	bic.w	r3, r3, #8
 8001758:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 800175a:	89fa      	ldrh	r2, [r7, #14]
 800175c:	887b      	ldrh	r3, [r7, #2]
 800175e:	4313      	orrs	r3, r2
 8001760:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	89fa      	ldrh	r2, [r7, #14]
 8001766:	831a      	strh	r2, [r3, #24]
}
 8001768:	bf00      	nop
 800176a:	3714      	adds	r7, #20
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	460b      	mov	r3, r1
 800177e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001780:	78fb      	ldrb	r3, [r7, #3]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d00c      	beq.n	80017a0 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800178c:	b29b      	uxth	r3, r3
 800178e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001792:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001796:	b29a      	uxth	r2, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
  }  
}
 800179e:	e009      	b.n	80017b4 <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80017ac:	b29a      	uxth	r2, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <adc_inicializar>:
/*****************************************************************************/
/**
    @brief Prepara el sistema ADC para leer
    @returns Nada
*/
void adc_inicializar(void) {
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08c      	sub	sp, #48	; 0x30
 80017c4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef        GPIO_InitStructure;
    ADC_InitTypeDef         ADC_InitStructure;
    ADC_CommonInitTypeDef   ADC_CommonInitStructure;
   
    /* Puerto C -------------------------------------------------------------*/
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80017c6:	2101      	movs	r1, #1
 80017c8:	2004      	movs	r0, #4
 80017ca:	f7ff fe51 	bl	8001470 <RCC_AHB1PeriphClockCmd>

    /* PC1 para entrada analgica */
    GPIO_StructInit(&GPIO_InitStructure);
 80017ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff fde9 	bl	80013aa <GPIO_StructInit>
    GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_1;
 80017d8:	2302      	movs	r3, #2
 80017da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AN;
 80017dc:	2303      	movs	r3, #3
 80017de:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_InitStructure.GPIO_PuPd    = GPIO_PuPd_NOPULL ;
 80017e2:	2300      	movs	r3, #0
 80017e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_Init(GPIOC, &GPIO_InitStructure); 
 80017e8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017ec:	4619      	mov	r1, r3
 80017ee:	4824      	ldr	r0, [pc, #144]	; (8001880 <adc_inicializar+0xc0>)
 80017f0:	f7ff fd4d 	bl	800128e <GPIO_Init>

    /* Activar ADC1 ----------------------------------------------------------*/
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 80017f4:	2101      	movs	r1, #1
 80017f6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80017fa:	f7ff fe59 	bl	80014b0 <RCC_APB2PeriphClockCmd>

    /* ADC Common Init -------------------------------------------------------*/
    ADC_CommonStructInit(&ADC_CommonInitStructure);
 80017fe:	463b      	mov	r3, r7
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff fbf3 	bl	8000fec <ADC_CommonStructInit>
    ADC_CommonInitStructure.ADC_Mode                = ADC_Mode_Independent;
 8001806:	2300      	movs	r3, #0
 8001808:	603b      	str	r3, [r7, #0]
    ADC_CommonInitStructure.ADC_Prescaler           = ADC_Prescaler_Div4; // max 36 MHz segun datasheet
 800180a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800180e:	607b      	str	r3, [r7, #4]
    ADC_CommonInitStructure.ADC_DMAAccessMode       = ADC_DMAAccessMode_Disabled;
 8001810:	2300      	movs	r3, #0
 8001812:	60bb      	str	r3, [r7, #8]
    ADC_CommonInitStructure.ADC_TwoSamplingDelay    = ADC_TwoSamplingDelay_5Cycles;
 8001814:	2300      	movs	r3, #0
 8001816:	60fb      	str	r3, [r7, #12]
    ADC_CommonInit(&ADC_CommonInitStructure);
 8001818:	463b      	mov	r3, r7
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff fbbe 	bl	8000f9c <ADC_CommonInit>

    /* ADC Init ---------------------------------------------------------------*/
    ADC_StructInit (&ADC_InitStructure);
 8001820:	f107 0310 	add.w	r3, r7, #16
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fb99 	bl	8000f5c <ADC_StructInit>
    ADC_InitStructure.ADC_Resolution             = ADC_Resolution_12b;
 800182a:	2300      	movs	r3, #0
 800182c:	613b      	str	r3, [r7, #16]
    ADC_InitStructure.ADC_ScanConvMode           = DISABLE;
 800182e:	2300      	movs	r3, #0
 8001830:	753b      	strb	r3, [r7, #20]
    ADC_InitStructure.ADC_ContinuousConvMode     = DISABLE;
 8001832:	2300      	movs	r3, #0
 8001834:	757b      	strb	r3, [r7, #21]
    ADC_InitStructure.ADC_ExternalTrigConvEdge   = ADC_ExternalTrigConvEdge_None;
 8001836:	2300      	movs	r3, #0
 8001838:	61bb      	str	r3, [r7, #24]
    ADC_InitStructure.ADC_DataAlign              = ADC_DataAlign_Right;
 800183a:	2300      	movs	r3, #0
 800183c:	623b      	str	r3, [r7, #32]
    ADC_InitStructure.ADC_NbrOfConversion        = 1;
 800183e:	2301      	movs	r3, #1
 8001840:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    ADC_Init(ADC1, &ADC_InitStructure);
 8001844:	f107 0310 	add.w	r3, r7, #16
 8001848:	4619      	mov	r1, r3
 800184a:	480e      	ldr	r0, [pc, #56]	; (8001884 <adc_inicializar+0xc4>)
 800184c:	f7ff fb30 	bl	8000eb0 <ADC_Init>

    /* Establecer la configuracin de conversin ------------------------------*/
    ADC_InjectedSequencerLengthConfig(ADC1, 1);
 8001850:	2101      	movs	r1, #1
 8001852:	480c      	ldr	r0, [pc, #48]	; (8001884 <adc_inicializar+0xc4>)
 8001854:	f7ff fc8d 	bl	8001172 <ADC_InjectedSequencerLengthConfig>
    ADC_SetInjectedOffset(ADC1, ADC_InjectedChannel_1, 0);
 8001858:	2200      	movs	r2, #0
 800185a:	2114      	movs	r1, #20
 800185c:	4809      	ldr	r0, [pc, #36]	; (8001884 <adc_inicializar+0xc4>)
 800185e:	f7ff fcaa 	bl	80011b6 <ADC_SetInjectedOffset>
    ADC_InjectedChannelConfig(ADC1, ADC_Channel_11, 1, ADC_SampleTime_480Cycles);
 8001862:	2307      	movs	r3, #7
 8001864:	2201      	movs	r2, #1
 8001866:	210b      	movs	r1, #11
 8001868:	4806      	ldr	r0, [pc, #24]	; (8001884 <adc_inicializar+0xc4>)
 800186a:	f7ff fbf1 	bl	8001050 <ADC_InjectedChannelConfig>

    /* Poner en marcha ADC ----------------------------------------------------*/
    ADC_Cmd(ADC1, ENABLE);   
 800186e:	2101      	movs	r1, #1
 8001870:	4804      	ldr	r0, [pc, #16]	; (8001884 <adc_inicializar+0xc4>)
 8001872:	f7ff fbd1 	bl	8001018 <ADC_Cmd>
}
 8001876:	bf00      	nop
 8001878:	3730      	adds	r7, #48	; 0x30
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40020800 	.word	0x40020800
 8001884:	40012000 	.word	0x40012000

08001888 <adc_leer_cuentas>:
/*****************************************************************************/
/**
    @brief Leer tension
    @returns
*/
int32_t adc_leer_cuentas(void) {
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
   
    uint32_t valor_adc;

   

    ADC_ClearFlag(ADC1,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 800188e:	2104      	movs	r1, #4
 8001890:	480c      	ldr	r0, [pc, #48]	; (80018c4 <adc_leer_cuentas+0x3c>)
 8001892:	f7ff fcec 	bl	800126e <ADC_ClearFlag>
    
    ADC_SoftwareStartInjectedConv(ADC1);    // iniciar conversion
 8001896:	480b      	ldr	r0, [pc, #44]	; (80018c4 <adc_leer_cuentas+0x3c>)
 8001898:	f7ff fca7 	bl	80011ea <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 800189c:	bf00      	nop
 800189e:	2104      	movs	r1, #4
 80018a0:	4808      	ldr	r0, [pc, #32]	; (80018c4 <adc_leer_cuentas+0x3c>)
 80018a2:	f7ff fcca 	bl	800123a <ADC_GetFlagStatus>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d0f8      	beq.n	800189e <adc_leer_cuentas+0x16>

    valor_adc = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1); // obtiene Valor A-D
 80018ac:	2114      	movs	r1, #20
 80018ae:	4805      	ldr	r0, [pc, #20]	; (80018c4 <adc_leer_cuentas+0x3c>)
 80018b0:	f7ff fcab 	bl	800120a <ADC_GetInjectedConversionValue>
 80018b4:	4603      	mov	r3, r0
 80018b6:	607b      	str	r3, [r7, #4]



    return valor_adc;
 80018b8:	687b      	ldr	r3, [r7, #4]


}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40012000 	.word	0x40012000

080018c8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	6039      	str	r1, [r7, #0]
 80018d2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80018d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	da0b      	bge.n	80018f4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80018dc:	490d      	ldr	r1, [pc, #52]	; (8001914 <NVIC_SetPriority+0x4c>)
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	f003 030f 	and.w	r3, r3, #15
 80018e4:	3b04      	subs	r3, #4
 80018e6:	683a      	ldr	r2, [r7, #0]
 80018e8:	b2d2      	uxtb	r2, r2
 80018ea:	0112      	lsls	r2, r2, #4
 80018ec:	b2d2      	uxtb	r2, r2
 80018ee:	440b      	add	r3, r1
 80018f0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 80018f2:	e009      	b.n	8001908 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80018f4:	4908      	ldr	r1, [pc, #32]	; (8001918 <NVIC_SetPriority+0x50>)
 80018f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fa:	683a      	ldr	r2, [r7, #0]
 80018fc:	b2d2      	uxtb	r2, r2
 80018fe:	0112      	lsls	r2, r2, #4
 8001900:	b2d2      	uxtb	r2, r2
 8001902:	440b      	add	r3, r1
 8001904:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	e000ed00 	.word	0xe000ed00
 8001918:	e000e100 	.word	0xe000e100

0800191c <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800192a:	d301      	bcc.n	8001930 <SysTick_Config+0x14>
 800192c:	2301      	movs	r3, #1
 800192e:	e011      	b.n	8001954 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8001930:	4a0a      	ldr	r2, [pc, #40]	; (800195c <SysTick_Config+0x40>)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001938:	3b01      	subs	r3, #1
 800193a:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 800193c:	210f      	movs	r1, #15
 800193e:	f04f 30ff 	mov.w	r0, #4294967295
 8001942:	f7ff ffc1 	bl	80018c8 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001946:	4b05      	ldr	r3, [pc, #20]	; (800195c <SysTick_Config+0x40>)
 8001948:	2200      	movs	r2, #0
 800194a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800194c:	4b03      	ldr	r3, [pc, #12]	; (800195c <SysTick_Config+0x40>)
 800194e:	2207      	movs	r2, #7
 8001950:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8001952:	2300      	movs	r3, #0
}
 8001954:	4618      	mov	r0, r3
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	e000e010 	.word	0xe000e010

08001960 <PreescaleerINIT>:
int32_t adc_tension;
uint32_t time_ms=0;

/*Definicion y Estructura de funciones */
void PreescaleerINIT(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
	  	     based on this variable will be incorrect.
	  	  ----------------------------------------------------------------------- */


	  	  /* Compute the prescaler value */
	  	  PrescalerValue = (uint16_t) ((SystemCoreClock ) / 400000) - 1;
 8001964:	4b21      	ldr	r3, [pc, #132]	; (80019ec <PreescaleerINIT+0x8c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	09db      	lsrs	r3, r3, #7
 800196a:	4a21      	ldr	r2, [pc, #132]	; (80019f0 <PreescaleerINIT+0x90>)
 800196c:	fba2 2303 	umull	r2, r3, r2, r3
 8001970:	091b      	lsrs	r3, r3, #4
 8001972:	b29b      	uxth	r3, r3
 8001974:	3b01      	subs	r3, #1
 8001976:	b29a      	uxth	r2, r3
 8001978:	4b1e      	ldr	r3, [pc, #120]	; (80019f4 <PreescaleerINIT+0x94>)
 800197a:	801a      	strh	r2, [r3, #0]

	  	  /* Time base configuration */
	  	  TIM_TimeBaseStructure.TIM_Period = period;		// con TIM1 a 168MHz Prescaler = 419 (daria 400.000 KHz)
 800197c:	4b1e      	ldr	r3, [pc, #120]	; (80019f8 <PreescaleerINIT+0x98>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	461a      	mov	r2, r3
 8001982:	4b1e      	ldr	r3, [pc, #120]	; (80019fc <PreescaleerINIT+0x9c>)
 8001984:	605a      	str	r2, [r3, #4]

	  	  TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 8001986:	4b1b      	ldr	r3, [pc, #108]	; (80019f4 <PreescaleerINIT+0x94>)
 8001988:	881a      	ldrh	r2, [r3, #0]
 800198a:	4b1c      	ldr	r3, [pc, #112]	; (80019fc <PreescaleerINIT+0x9c>)
 800198c:	801a      	strh	r2, [r3, #0]
	  	  TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800198e:	4b1b      	ldr	r3, [pc, #108]	; (80019fc <PreescaleerINIT+0x9c>)
 8001990:	2200      	movs	r2, #0
 8001992:	811a      	strh	r2, [r3, #8]
	  	  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;//TIM_CounterMode_CenterAligned1;
 8001994:	4b19      	ldr	r3, [pc, #100]	; (80019fc <PreescaleerINIT+0x9c>)
 8001996:	2200      	movs	r2, #0
 8001998:	805a      	strh	r2, [r3, #2]

	  	  TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 800199a:	4918      	ldr	r1, [pc, #96]	; (80019fc <PreescaleerINIT+0x9c>)
 800199c:	4818      	ldr	r0, [pc, #96]	; (8001a00 <PreescaleerINIT+0xa0>)
 800199e:	f7ff fda7 	bl	80014f0 <TIM_TimeBaseInit>

	  	  /* PWM1 Mode configuration: Channel1 : para TIM1 es PE9 */
	  	  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80019a2:	4b18      	ldr	r3, [pc, #96]	; (8001a04 <PreescaleerINIT+0xa4>)
 80019a4:	2260      	movs	r2, #96	; 0x60
 80019a6:	801a      	strh	r2, [r3, #0]
	  	  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80019a8:	4b16      	ldr	r3, [pc, #88]	; (8001a04 <PreescaleerINIT+0xa4>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	805a      	strh	r2, [r3, #2]
	  	  TIM_OCInitStructure.TIM_Pulse = CCR1_Val;
 80019ae:	4b16      	ldr	r3, [pc, #88]	; (8001a08 <PreescaleerINIT+0xa8>)
 80019b0:	881b      	ldrh	r3, [r3, #0]
 80019b2:	461a      	mov	r2, r3
 80019b4:	4b13      	ldr	r3, [pc, #76]	; (8001a04 <PreescaleerINIT+0xa4>)
 80019b6:	609a      	str	r2, [r3, #8]
	  	  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80019b8:	4b12      	ldr	r3, [pc, #72]	; (8001a04 <PreescaleerINIT+0xa4>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	819a      	strh	r2, [r3, #12]

	  	  TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 80019be:	4911      	ldr	r1, [pc, #68]	; (8001a04 <PreescaleerINIT+0xa4>)
 80019c0:	480f      	ldr	r0, [pc, #60]	; (8001a00 <PreescaleerINIT+0xa0>)
 80019c2:	f7ff fe41 	bl	8001648 <TIM_OC1Init>

	  	  TIM_OC1PreloadConfig(TIM1, TIM_OCPreload_Enable);
 80019c6:	2108      	movs	r1, #8
 80019c8:	480d      	ldr	r0, [pc, #52]	; (8001a00 <PreescaleerINIT+0xa0>)
 80019ca:	f7ff feb7 	bl	800173c <TIM_OC1PreloadConfig>

	  	  TIM_ARRPreloadConfig(TIM1, ENABLE);
 80019ce:	2101      	movs	r1, #1
 80019d0:	480b      	ldr	r0, [pc, #44]	; (8001a00 <PreescaleerINIT+0xa0>)
 80019d2:	f7ff fdf9 	bl	80015c8 <TIM_ARRPreloadConfig>

	  	  /* TIM4 enable counter */
	  	  TIM_Cmd(TIM1, ENABLE);
 80019d6:	2101      	movs	r1, #1
 80019d8:	4809      	ldr	r0, [pc, #36]	; (8001a00 <PreescaleerINIT+0xa0>)
 80019da:	f7ff fe15 	bl	8001608 <TIM_Cmd>
	  	  TIM_CtrlPWMOutputs(TIM1, ENABLE);
 80019de:	2101      	movs	r1, #1
 80019e0:	4807      	ldr	r0, [pc, #28]	; (8001a00 <PreescaleerINIT+0xa0>)
 80019e2:	f7ff fec7 	bl	8001774 <TIM_CtrlPWMOutputs>

}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000078 	.word	0x20000078
 80019f0:	014f8b59 	.word	0x014f8b59
 80019f4:	20000708 	.word	0x20000708
 80019f8:	20000714 	.word	0x20000714
 80019fc:	2000075c 	.word	0x2000075c
 8001a00:	40010000 	.word	0x40010000
 8001a04:	2000076c 	.word	0x2000076c
 8001a08:	20000718 	.word	0x20000718

08001a0c <TIM_Config>:

void TIM_Config(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* TIM1 clock enable */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8001a12:	2101      	movs	r1, #1
 8001a14:	2001      	movs	r0, #1
 8001a16:	f7ff fd4b 	bl	80014b0 <RCC_APB2PeriphClockCmd>

  /* GPIOE clock enable */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	2010      	movs	r0, #16
 8001a1e:	f7ff fd27 	bl	8001470 <RCC_AHB1PeriphClockCmd>

  /* GPIOE Configuration: TIM1 CH1 (PE9) */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8001a22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a26:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001a28:	2302      	movs	r3, #2
 8001a2a:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001a30:	2300      	movs	r3, #0
 8001a32:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001a34:	2301      	movs	r3, #1
 8001a36:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOE, &GPIO_InitStructure);
 8001a38:	463b      	mov	r3, r7
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4805      	ldr	r0, [pc, #20]	; (8001a54 <TIM_Config+0x48>)
 8001a3e:	f7ff fc26 	bl	800128e <GPIO_Init>

  /* Connect TIM4 pins to AF2 */
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource9, GPIO_AF_TIM1);
 8001a42:	2201      	movs	r2, #1
 8001a44:	2109      	movs	r1, #9
 8001a46:	4803      	ldr	r0, [pc, #12]	; (8001a54 <TIM_Config+0x48>)
 8001a48:	f7ff fcc9 	bl	80013de <GPIO_PinAFConfig>
}
 8001a4c:	bf00      	nop
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	40021000 	.word	0x40021000

08001a58 <Salida>:

void Salida(void)
{
 8001a58:	b590      	push	{r4, r7, lr}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
	time_ms++;
 8001a5e:	4b4d      	ldr	r3, [pc, #308]	; (8001b94 <Salida+0x13c>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	3301      	adds	r3, #1
 8001a64:	4a4b      	ldr	r2, [pc, #300]	; (8001b94 <Salida+0x13c>)
 8001a66:	6013      	str	r3, [r2, #0]
	if(time_ms%1000==0)
 8001a68:	4b4a      	ldr	r3, [pc, #296]	; (8001b94 <Salida+0x13c>)
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	4b4a      	ldr	r3, [pc, #296]	; (8001b98 <Salida+0x140>)
 8001a6e:	fba3 1302 	umull	r1, r3, r3, r2
 8001a72:	099b      	lsrs	r3, r3, #6
 8001a74:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a78:	fb01 f303 	mul.w	r3, r1, r3
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	f040 8083 	bne.w	8001b8a <Salida+0x132>
	{
		UB_LCD_2x16_String(0,0,"TDII PWM");
 8001a84:	4a45      	ldr	r2, [pc, #276]	; (8001b9c <Salida+0x144>)
 8001a86:	2100      	movs	r1, #0
 8001a88:	2000      	movs	r0, #0
 8001a8a:	f000 f914 	bl	8001cb6 <UB_LCD_2x16_String>
		adc_tension=adc_leer_cuentas();
 8001a8e:	f7ff fefb 	bl	8001888 <adc_leer_cuentas>
 8001a92:	4602      	mov	r2, r0
 8001a94:	4b42      	ldr	r3, [pc, #264]	; (8001ba0 <Salida+0x148>)
 8001a96:	601a      	str	r2, [r3, #0]
		tension=3*adc_tension;
 8001a98:	4b41      	ldr	r3, [pc, #260]	; (8001ba0 <Salida+0x148>)
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	4413      	add	r3, r2
 8001aa2:	ee07 3a90 	vmov	s15, r3
 8001aa6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aaa:	4b3e      	ldr	r3, [pc, #248]	; (8001ba4 <Salida+0x14c>)
 8001aac:	edc3 7a00 	vstr	s15, [r3]
		tension=tension/MAX_ADC;
 8001ab0:	4b3c      	ldr	r3, [pc, #240]	; (8001ba4 <Salida+0x14c>)
 8001ab2:	ed93 7a00 	vldr	s14, [r3]
 8001ab6:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8001ba8 <Salida+0x150>
 8001aba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001abe:	4b39      	ldr	r3, [pc, #228]	; (8001ba4 <Salida+0x14c>)
 8001ac0:	edc3 7a00 	vstr	s15, [r3]
		hertz=1000*tension;
 8001ac4:	4b37      	ldr	r3, [pc, #220]	; (8001ba4 <Salida+0x14c>)
 8001ac6:	edd3 7a00 	vldr	s15, [r3]
 8001aca:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8001bac <Salida+0x154>
 8001ace:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ad2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ad6:	ee17 2a90 	vmov	r2, s15
 8001ada:	4b35      	ldr	r3, [pc, #212]	; (8001bb0 <Salida+0x158>)
 8001adc:	601a      	str	r2, [r3, #0]
		int FrecuenciaCort=0;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	607b      	str	r3, [r7, #4]
		UB_LCD_2x16_Clear();
 8001ae2:	f000 f8dd 	bl	8001ca0 <UB_LCD_2x16_Clear>
		sprintf(voltaje,"%1.2f",tension);
 8001ae6:	4b2f      	ldr	r3, [pc, #188]	; (8001ba4 <Salida+0x14c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7fe fd2c 	bl	8000548 <__aeabi_f2d>
 8001af0:	4603      	mov	r3, r0
 8001af2:	460c      	mov	r4, r1
 8001af4:	461a      	mov	r2, r3
 8001af6:	4623      	mov	r3, r4
 8001af8:	492e      	ldr	r1, [pc, #184]	; (8001bb4 <Salida+0x15c>)
 8001afa:	482f      	ldr	r0, [pc, #188]	; (8001bb8 <Salida+0x160>)
 8001afc:	f000 fbec 	bl	80022d8 <sprintf>
		sprintf(frecuencia,"%d",hertz);
 8001b00:	4b2b      	ldr	r3, [pc, #172]	; (8001bb0 <Salida+0x158>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	461a      	mov	r2, r3
 8001b06:	492d      	ldr	r1, [pc, #180]	; (8001bbc <Salida+0x164>)
 8001b08:	482d      	ldr	r0, [pc, #180]	; (8001bc0 <Salida+0x168>)
 8001b0a:	f000 fbe5 	bl	80022d8 <sprintf>
		UB_LCD_2x16_String(3,1,voltaje);
 8001b0e:	4a2a      	ldr	r2, [pc, #168]	; (8001bb8 <Salida+0x160>)
 8001b10:	2101      	movs	r1, #1
 8001b12:	2003      	movs	r0, #3
 8001b14:	f000 f8cf 	bl	8001cb6 <UB_LCD_2x16_String>
		UB_LCD_2x16_String(0,1,"V:");
 8001b18:	4a2a      	ldr	r2, [pc, #168]	; (8001bc4 <Salida+0x16c>)
 8001b1a:	2101      	movs	r1, #1
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	f000 f8ca 	bl	8001cb6 <UB_LCD_2x16_String>
		UB_LCD_2x16_String(8,1,"H:");
 8001b22:	4a29      	ldr	r2, [pc, #164]	; (8001bc8 <Salida+0x170>)
 8001b24:	2101      	movs	r1, #1
 8001b26:	2008      	movs	r0, #8
 8001b28:	f000 f8c5 	bl	8001cb6 <UB_LCD_2x16_String>
		UB_LCD_2x16_String(10,1,frecuencia);
 8001b2c:	4a24      	ldr	r2, [pc, #144]	; (8001bc0 <Salida+0x168>)
 8001b2e:	2101      	movs	r1, #1
 8001b30:	200a      	movs	r0, #10
 8001b32:	f000 f8c0 	bl	8001cb6 <UB_LCD_2x16_String>

		if(hertz<1)
 8001b36:	4b1e      	ldr	r3, [pc, #120]	; (8001bb0 <Salida+0x158>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	dc03      	bgt.n	8001b46 <Salida+0xee>
		{
			TIM_Cmd(TIM1, DISABLE);
 8001b3e:	2100      	movs	r1, #0
 8001b40:	4822      	ldr	r0, [pc, #136]	; (8001bcc <Salida+0x174>)
 8001b42:	f7ff fd61 	bl	8001608 <TIM_Cmd>
		}
		if (hertz!=FrecuenciaCort)
 8001b46:	4b1a      	ldr	r3, [pc, #104]	; (8001bb0 <Salida+0x158>)
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d01c      	beq.n	8001b8a <Salida+0x132>
		{
			FrecuenciaCort=hertz;
 8001b50:	4b17      	ldr	r3, [pc, #92]	; (8001bb0 <Salida+0x158>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	607b      	str	r3, [r7, #4]
			TIM_Cmd(TIM4, DISABLE);
 8001b56:	2100      	movs	r1, #0
 8001b58:	481d      	ldr	r0, [pc, #116]	; (8001bd0 <Salida+0x178>)
 8001b5a:	f7ff fd55 	bl	8001608 <TIM_Cmd>
			period=(168000000)/(hertz*420)-1;
 8001b5e:	4b14      	ldr	r3, [pc, #80]	; (8001bb0 <Salida+0x158>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001b66:	fb02 f303 	mul.w	r3, r2, r3
 8001b6a:	4a1a      	ldr	r2, [pc, #104]	; (8001bd4 <Salida+0x17c>)
 8001b6c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001b70:	3b01      	subs	r3, #1
 8001b72:	4a19      	ldr	r2, [pc, #100]	; (8001bd8 <Salida+0x180>)
 8001b74:	6013      	str	r3, [r2, #0]
			CCR1_Val = period/2;
 8001b76:	4b18      	ldr	r3, [pc, #96]	; (8001bd8 <Salida+0x180>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	0fda      	lsrs	r2, r3, #31
 8001b7c:	4413      	add	r3, r2
 8001b7e:	105b      	asrs	r3, r3, #1
 8001b80:	b29a      	uxth	r2, r3
 8001b82:	4b16      	ldr	r3, [pc, #88]	; (8001bdc <Salida+0x184>)
 8001b84:	801a      	strh	r2, [r3, #0]
			PreescaleerINIT();
 8001b86:	f7ff feeb 	bl	8001960 <PreescaleerINIT>
		}
	}

}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd90      	pop	{r4, r7, pc}
 8001b92:	bf00      	nop
 8001b94:	2000071c 	.word	0x2000071c
 8001b98:	10624dd3 	.word	0x10624dd3
 8001b9c:	080050e8 	.word	0x080050e8
 8001ba0:	20000768 	.word	0x20000768
 8001ba4:	2000070c 	.word	0x2000070c
 8001ba8:	457ff000 	.word	0x457ff000
 8001bac:	447a0000 	.word	0x447a0000
 8001bb0:	20000710 	.word	0x20000710
 8001bb4:	080050f4 	.word	0x080050f4
 8001bb8:	20000780 	.word	0x20000780
 8001bbc:	080050fc 	.word	0x080050fc
 8001bc0:	20000758 	.word	0x20000758
 8001bc4:	08005100 	.word	0x08005100
 8001bc8:	08005104 	.word	0x08005104
 8001bcc:	40010000 	.word	0x40010000
 8001bd0:	40000800 	.word	0x40000800
 8001bd4:	0a037a00 	.word	0x0a037a00
 8001bd8:	20000714 	.word	0x20000714
 8001bdc:	20000718 	.word	0x20000718

08001be0 <main>:
int main(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0

	SystemInit();
 8001be4:	f000 faa2 	bl	800212c <SystemInit>
	UB_LCD_2x16_Init();
 8001be8:	f000 f83c 	bl	8001c64 <UB_LCD_2x16_Init>
	TIM_Config();
 8001bec:	f7ff ff0e 	bl	8001a0c <TIM_Config>
	SysTick_Config(SystemCoreClock / 1000);
 8001bf0:	4b05      	ldr	r3, [pc, #20]	; (8001c08 <main+0x28>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a05      	ldr	r2, [pc, #20]	; (8001c0c <main+0x2c>)
 8001bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8001bfa:	099b      	lsrs	r3, r3, #6
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff fe8d 	bl	800191c <SysTick_Config>
	adc_inicializar();
 8001c02:	f7ff fddd 	bl	80017c0 <adc_inicializar>

  while (1)
 8001c06:	e7fe      	b.n	8001c06 <main+0x26>
 8001c08:	20000078 	.word	0x20000078
 8001c0c:	10624dd3 	.word	0x10624dd3

08001c10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c48 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001c14:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001c16:	e003      	b.n	8001c20 <LoopCopyDataInit>

08001c18 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001c18:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001c1a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001c1c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001c1e:	3104      	adds	r1, #4

08001c20 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001c20:	480b      	ldr	r0, [pc, #44]	; (8001c50 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001c22:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001c24:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001c26:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001c28:	d3f6      	bcc.n	8001c18 <CopyDataInit>
  ldr  r2, =_sbss
 8001c2a:	4a0b      	ldr	r2, [pc, #44]	; (8001c58 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001c2c:	e002      	b.n	8001c34 <LoopFillZerobss>

08001c2e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001c2e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001c30:	f842 3b04 	str.w	r3, [r2], #4

08001c34 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001c34:	4b09      	ldr	r3, [pc, #36]	; (8001c5c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001c36:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001c38:	d3f9      	bcc.n	8001c2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c3a:	f000 fa77 	bl	800212c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c3e:	f000 fb27 	bl	8002290 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c42:	f7ff ffcd 	bl	8001be0 <main>
  bx  lr    
 8001c46:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c48:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001c4c:	08005380 	.word	0x08005380
  ldr  r0, =_sdata
 8001c50:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001c54:	200006ec 	.word	0x200006ec
  ldr  r2, =_sbss
 8001c58:	200006ec 	.word	0x200006ec
  ldr  r3, = _ebss
 8001c5c:	20000794 	.word	0x20000794

08001c60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c60:	e7fe      	b.n	8001c60 <ADC_IRQHandler>
	...

08001c64 <UB_LCD_2x16_Init>:

//--------------------------------------------------------------
// Init vom Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_2x16_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  // init aller IO-Pins
  P_LCD_2x16_InitIO();
 8001c68:	f000 f844 	bl	8001cf4 <P_LCD_2x16_InitIO>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_INIT_PAUSE);
 8001c6c:	480b      	ldr	r0, [pc, #44]	; (8001c9c <UB_LCD_2x16_Init+0x38>)
 8001c6e:	f000 fa1e 	bl	80020ae <P_LCD_2x16_Delay>
  // Init Sequenz starten
  P_LCD_2x16_InitSequenz();
 8001c72:	f000 f8e5 	bl	8001e40 <P_LCD_2x16_InitSequenz>
  // LCD-Settings einstellen
  P_LCD_2x16_Cmd(TLCD_CMD_INIT_DISPLAY);
 8001c76:	2028      	movs	r0, #40	; 0x28
 8001c78:	f000 f916 	bl	8001ea8 <P_LCD_2x16_Cmd>
  P_LCD_2x16_Cmd(TLCD_CMD_ENTRY_MODE);
 8001c7c:	2006      	movs	r0, #6
 8001c7e:	f000 f913 	bl	8001ea8 <P_LCD_2x16_Cmd>
  // Display einschalten
  P_LCD_2x16_Cmd(TLCD_CMD_DISP_M1);
 8001c82:	200c      	movs	r0, #12
 8001c84:	f000 f910 	bl	8001ea8 <P_LCD_2x16_Cmd>
  // Display lschen
  P_LCD_2x16_Cmd(TLCD_CMD_CLEAR);
 8001c88:	2001      	movs	r0, #1
 8001c8a:	f000 f90d 	bl	8001ea8 <P_LCD_2x16_Cmd>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001c8e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c92:	f000 fa0c 	bl	80020ae <P_LCD_2x16_Delay>
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	000186a0 	.word	0x000186a0

08001ca0 <UB_LCD_2x16_Clear>:

//--------------------------------------------------------------
// Lscht das Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_2x16_Clear(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  // Display lschen
  P_LCD_2x16_Cmd(TLCD_CMD_CLEAR);
 8001ca4:	2001      	movs	r0, #1
 8001ca6:	f000 f8ff 	bl	8001ea8 <P_LCD_2x16_Cmd>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001caa:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001cae:	f000 f9fe 	bl	80020ae <P_LCD_2x16_Delay>
}
 8001cb2:	bf00      	nop
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <UB_LCD_2x16_String>:
// Ausgabe von einem String auf dem Display an x,y Position
// x : 0 bis 15
// y : 0 bis 1
//--------------------------------------------------------------
void UB_LCD_2x16_String(uint8_t x, uint8_t y, char *ptr)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b082      	sub	sp, #8
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	603a      	str	r2, [r7, #0]
 8001cc0:	71fb      	strb	r3, [r7, #7]
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	71bb      	strb	r3, [r7, #6]
  // Cursor setzen
  P_LCD_2x16_Cursor(x,y);
 8001cc6:	79ba      	ldrb	r2, [r7, #6]
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	4611      	mov	r1, r2
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f000 f9c9 	bl	8002064 <P_LCD_2x16_Cursor>
  // kompletten String ausgeben
  while (*ptr != 0) {
 8001cd2:	e007      	b.n	8001ce4 <UB_LCD_2x16_String+0x2e>
    P_LCD_2x16_Data(*ptr);
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f000 f954 	bl	8001f86 <P_LCD_2x16_Data>
    ptr++;
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d1f3      	bne.n	8001cd4 <UB_LCD_2x16_String+0x1e>
  }
}
 8001cec:	bf00      	nop
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <P_LCD_2x16_InitIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller IO-Pins
//--------------------------------------------------------------
void P_LCD_2x16_InitIO(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  TLCD_NAME_t lcd_pin;
  
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	73fb      	strb	r3, [r7, #15]
 8001cfe:	e043      	b.n	8001d88 <P_LCD_2x16_InitIO+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LCD_2X16[lcd_pin].TLCD_CLK, ENABLE);
 8001d00:	7bfa      	ldrb	r2, [r7, #15]
 8001d02:	4925      	ldr	r1, [pc, #148]	; (8001d98 <P_LCD_2x16_InitIO+0xa4>)
 8001d04:	4613      	mov	r3, r2
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	4413      	add	r3, r2
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	440b      	add	r3, r1
 8001d0e:	330c      	adds	r3, #12
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2101      	movs	r1, #1
 8001d14:	4618      	mov	r0, r3
 8001d16:	f7ff fbab 	bl	8001470 <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LCD_2X16[lcd_pin].TLCD_PIN;
 8001d1a:	7bfa      	ldrb	r2, [r7, #15]
 8001d1c:	491e      	ldr	r1, [pc, #120]	; (8001d98 <P_LCD_2x16_InitIO+0xa4>)
 8001d1e:	4613      	mov	r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	4413      	add	r3, r2
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	440b      	add	r3, r1
 8001d28:	3308      	adds	r3, #8
 8001d2a:	881b      	ldrh	r3, [r3, #0]
 8001d2c:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001d32:	2300      	movs	r3, #0
 8001d34:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001d36:	2301      	movs	r3, #1
 8001d38:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LCD_2X16[lcd_pin].TLCD_PORT, &GPIO_InitStructure);
 8001d3e:	7bfa      	ldrb	r2, [r7, #15]
 8001d40:	4915      	ldr	r1, [pc, #84]	; (8001d98 <P_LCD_2x16_InitIO+0xa4>)
 8001d42:	4613      	mov	r3, r2
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	4413      	add	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	440b      	add	r3, r1
 8001d4c:	3304      	adds	r3, #4
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	1d3a      	adds	r2, r7, #4
 8001d52:	4611      	mov	r1, r2
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff fa9a 	bl	800128e <GPIO_Init>

    // Default Wert einstellen
    if(LCD_2X16[lcd_pin].TLCD_INIT==Bit_RESET) {
 8001d5a:	7bfa      	ldrb	r2, [r7, #15]
 8001d5c:	490e      	ldr	r1, [pc, #56]	; (8001d98 <P_LCD_2x16_InitIO+0xa4>)
 8001d5e:	4613      	mov	r3, r2
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	4413      	add	r3, r2
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	440b      	add	r3, r1
 8001d68:	3310      	adds	r3, #16
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d104      	bne.n	8001d7a <P_LCD_2x16_InitIO+0x86>
      P_LCD_2x16_PinLo(lcd_pin);
 8001d70:	7bfb      	ldrb	r3, [r7, #15]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f000 f812 	bl	8001d9c <P_LCD_2x16_PinLo>
 8001d78:	e003      	b.n	8001d82 <P_LCD_2x16_InitIO+0x8e>
    }
    else {
      P_LCD_2x16_PinHi(lcd_pin);
 8001d7a:	7bfb      	ldrb	r3, [r7, #15]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f000 f82d 	bl	8001ddc <P_LCD_2x16_PinHi>
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
 8001d84:	3301      	adds	r3, #1
 8001d86:	73fb      	strb	r3, [r7, #15]
 8001d88:	7bfb      	ldrb	r3, [r7, #15]
 8001d8a:	2b05      	cmp	r3, #5
 8001d8c:	d9b8      	bls.n	8001d00 <P_LCD_2x16_InitIO+0xc>
    }
  }  
}
 8001d8e:	bf00      	nop
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	20000000 	.word	0x20000000

08001d9c <P_LCD_2x16_PinLo>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Lo setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinLo(TLCD_NAME_t lcd_pin)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRH = LCD_2X16[lcd_pin].TLCD_PIN;
 8001da6:	79fa      	ldrb	r2, [r7, #7]
 8001da8:	490b      	ldr	r1, [pc, #44]	; (8001dd8 <P_LCD_2x16_PinLo+0x3c>)
 8001daa:	4613      	mov	r3, r2
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	440b      	add	r3, r1
 8001db4:	3304      	adds	r3, #4
 8001db6:	6819      	ldr	r1, [r3, #0]
 8001db8:	79fa      	ldrb	r2, [r7, #7]
 8001dba:	4807      	ldr	r0, [pc, #28]	; (8001dd8 <P_LCD_2x16_PinLo+0x3c>)
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	4413      	add	r3, r2
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	4403      	add	r3, r0
 8001dc6:	3308      	adds	r3, #8
 8001dc8:	881b      	ldrh	r3, [r3, #0]
 8001dca:	834b      	strh	r3, [r1, #26]
}
 8001dcc:	bf00      	nop
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr
 8001dd8:	20000000 	.word	0x20000000

08001ddc <P_LCD_2x16_PinHi>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Hi setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinHi(TLCD_NAME_t lcd_pin)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRL = LCD_2X16[lcd_pin].TLCD_PIN;
 8001de6:	79fa      	ldrb	r2, [r7, #7]
 8001de8:	490b      	ldr	r1, [pc, #44]	; (8001e18 <P_LCD_2x16_PinHi+0x3c>)
 8001dea:	4613      	mov	r3, r2
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	4413      	add	r3, r2
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	440b      	add	r3, r1
 8001df4:	3304      	adds	r3, #4
 8001df6:	6819      	ldr	r1, [r3, #0]
 8001df8:	79fa      	ldrb	r2, [r7, #7]
 8001dfa:	4807      	ldr	r0, [pc, #28]	; (8001e18 <P_LCD_2x16_PinHi+0x3c>)
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	4413      	add	r3, r2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	4403      	add	r3, r0
 8001e06:	3308      	adds	r3, #8
 8001e08:	881b      	ldrh	r3, [r3, #0]
 8001e0a:	830b      	strh	r3, [r1, #24]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	20000000 	.word	0x20000000

08001e1c <P_LCD_2x16_Clk>:
//--------------------------------------------------------------
// interne Funktion
// einen Clock Impuls ausgeben
//--------------------------------------------------------------
void P_LCD_2x16_Clk(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  // Pin-E auf Hi
  P_LCD_2x16_PinHi(TLCD_E);
 8001e20:	2001      	movs	r0, #1
 8001e22:	f7ff ffdb 	bl	8001ddc <P_LCD_2x16_PinHi>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);
 8001e26:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e2a:	f000 f940 	bl	80020ae <P_LCD_2x16_Delay>
  // Pin-E auf Lo
  P_LCD_2x16_PinLo(TLCD_E);
 8001e2e:	2001      	movs	r0, #1
 8001e30:	f7ff ffb4 	bl	8001d9c <P_LCD_2x16_PinLo>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);  
 8001e34:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e38:	f000 f939 	bl	80020ae <P_LCD_2x16_Delay>
}
 8001e3c:	bf00      	nop
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <P_LCD_2x16_InitSequenz>:
//--------------------------------------------------------------
// interne Funktion
// init Sequenz fr das Display
//--------------------------------------------------------------
void P_LCD_2x16_InitSequenz(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  // Init Sequenz
  P_LCD_2x16_PinHi(TLCD_D4);
 8001e44:	2002      	movs	r0, #2
 8001e46:	f7ff ffc9 	bl	8001ddc <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinHi(TLCD_D5);
 8001e4a:	2003      	movs	r0, #3
 8001e4c:	f7ff ffc6 	bl	8001ddc <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8001e50:	2004      	movs	r0, #4
 8001e52:	f7ff ffa3 	bl	8001d9c <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8001e56:	2005      	movs	r0, #5
 8001e58:	f7ff ffa0 	bl	8001d9c <P_LCD_2x16_PinLo>
  // Erster Init Impuls
  P_LCD_2x16_Clk();
 8001e5c:	f7ff ffde 	bl	8001e1c <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001e60:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e64:	f000 f923 	bl	80020ae <P_LCD_2x16_Delay>
  // Zweiter Init Impuls
  P_LCD_2x16_Clk();
 8001e68:	f7ff ffd8 	bl	8001e1c <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001e6c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e70:	f000 f91d 	bl	80020ae <P_LCD_2x16_Delay>
  // Dritter Init Impuls
  P_LCD_2x16_Clk();
 8001e74:	f7ff ffd2 	bl	8001e1c <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001e78:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e7c:	f000 f917 	bl	80020ae <P_LCD_2x16_Delay>
  // LCD-Modus einstellen (4Bit-Mode)
  P_LCD_2x16_PinLo(TLCD_D4);
 8001e80:	2002      	movs	r0, #2
 8001e82:	f7ff ff8b 	bl	8001d9c <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinHi(TLCD_D5);
 8001e86:	2003      	movs	r0, #3
 8001e88:	f7ff ffa8 	bl	8001ddc <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8001e8c:	2004      	movs	r0, #4
 8001e8e:	f7ff ff85 	bl	8001d9c <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8001e92:	2005      	movs	r0, #5
 8001e94:	f7ff ff82 	bl	8001d9c <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8001e98:	f7ff ffc0 	bl	8001e1c <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001e9c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ea0:	f000 f905 	bl	80020ae <P_LCD_2x16_Delay>
}
 8001ea4:	bf00      	nop
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <P_LCD_2x16_Cmd>:
//--------------------------------------------------------------
// interne Funktion
// Kommando an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Cmd(uint8_t wert)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	4603      	mov	r3, r0
 8001eb0:	71fb      	strb	r3, [r7, #7]
  // RS=Lo (Command)
  P_LCD_2x16_PinLo(TLCD_RS);
 8001eb2:	2000      	movs	r0, #0
 8001eb4:	f7ff ff72 	bl	8001d9c <P_LCD_2x16_PinLo>
  // Hi-Nibble ausgeben         
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	da03      	bge.n	8001ec8 <P_LCD_2x16_Cmd+0x20>
 8001ec0:	2005      	movs	r0, #5
 8001ec2:	f7ff ff8b 	bl	8001ddc <P_LCD_2x16_PinHi>
 8001ec6:	e002      	b.n	8001ece <P_LCD_2x16_Cmd+0x26>
 8001ec8:	2005      	movs	r0, #5
 8001eca:	f7ff ff67 	bl	8001d9c <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001ece:	79fb      	ldrb	r3, [r7, #7]
 8001ed0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d003      	beq.n	8001ee0 <P_LCD_2x16_Cmd+0x38>
 8001ed8:	2004      	movs	r0, #4
 8001eda:	f7ff ff7f 	bl	8001ddc <P_LCD_2x16_PinHi>
 8001ede:	e002      	b.n	8001ee6 <P_LCD_2x16_Cmd+0x3e>
 8001ee0:	2004      	movs	r0, #4
 8001ee2:	f7ff ff5b 	bl	8001d9c <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	f003 0320 	and.w	r3, r3, #32
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <P_LCD_2x16_Cmd+0x50>
 8001ef0:	2003      	movs	r0, #3
 8001ef2:	f7ff ff73 	bl	8001ddc <P_LCD_2x16_PinHi>
 8001ef6:	e002      	b.n	8001efe <P_LCD_2x16_Cmd+0x56>
 8001ef8:	2003      	movs	r0, #3
 8001efa:	f7ff ff4f 	bl	8001d9c <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	f003 0310 	and.w	r3, r3, #16
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d003      	beq.n	8001f10 <P_LCD_2x16_Cmd+0x68>
 8001f08:	2002      	movs	r0, #2
 8001f0a:	f7ff ff67 	bl	8001ddc <P_LCD_2x16_PinHi>
 8001f0e:	e002      	b.n	8001f16 <P_LCD_2x16_Cmd+0x6e>
 8001f10:	2002      	movs	r0, #2
 8001f12:	f7ff ff43 	bl	8001d9c <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8001f16:	f7ff ff81 	bl	8001e1c <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben         
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001f1a:	79fb      	ldrb	r3, [r7, #7]
 8001f1c:	f003 0308 	and.w	r3, r3, #8
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d003      	beq.n	8001f2c <P_LCD_2x16_Cmd+0x84>
 8001f24:	2005      	movs	r0, #5
 8001f26:	f7ff ff59 	bl	8001ddc <P_LCD_2x16_PinHi>
 8001f2a:	e002      	b.n	8001f32 <P_LCD_2x16_Cmd+0x8a>
 8001f2c:	2005      	movs	r0, #5
 8001f2e:	f7ff ff35 	bl	8001d9c <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001f32:	79fb      	ldrb	r3, [r7, #7]
 8001f34:	f003 0304 	and.w	r3, r3, #4
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d003      	beq.n	8001f44 <P_LCD_2x16_Cmd+0x9c>
 8001f3c:	2004      	movs	r0, #4
 8001f3e:	f7ff ff4d 	bl	8001ddc <P_LCD_2x16_PinHi>
 8001f42:	e002      	b.n	8001f4a <P_LCD_2x16_Cmd+0xa2>
 8001f44:	2004      	movs	r0, #4
 8001f46:	f7ff ff29 	bl	8001d9c <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	f003 0302 	and.w	r3, r3, #2
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d003      	beq.n	8001f5c <P_LCD_2x16_Cmd+0xb4>
 8001f54:	2003      	movs	r0, #3
 8001f56:	f7ff ff41 	bl	8001ddc <P_LCD_2x16_PinHi>
 8001f5a:	e002      	b.n	8001f62 <P_LCD_2x16_Cmd+0xba>
 8001f5c:	2003      	movs	r0, #3
 8001f5e:	f7ff ff1d 	bl	8001d9c <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001f62:	79fb      	ldrb	r3, [r7, #7]
 8001f64:	f003 0301 	and.w	r3, r3, #1
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d003      	beq.n	8001f74 <P_LCD_2x16_Cmd+0xcc>
 8001f6c:	2002      	movs	r0, #2
 8001f6e:	f7ff ff35 	bl	8001ddc <P_LCD_2x16_PinHi>
 8001f72:	e002      	b.n	8001f7a <P_LCD_2x16_Cmd+0xd2>
 8001f74:	2002      	movs	r0, #2
 8001f76:	f7ff ff11 	bl	8001d9c <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 8001f7a:	f7ff ff4f 	bl	8001e1c <P_LCD_2x16_Clk>
}
 8001f7e:	bf00      	nop
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <P_LCD_2x16_Data>:
//--------------------------------------------------------------
// interne Funktion
// Daten an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Data(uint8_t wert)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b082      	sub	sp, #8
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	71fb      	strb	r3, [r7, #7]
  // RS=Hi (Data)
  P_LCD_2x16_PinHi(TLCD_RS);
 8001f90:	2000      	movs	r0, #0
 8001f92:	f7ff ff23 	bl	8001ddc <P_LCD_2x16_PinHi>
  // Hi-Nibble ausgeben          
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	da03      	bge.n	8001fa6 <P_LCD_2x16_Data+0x20>
 8001f9e:	2005      	movs	r0, #5
 8001fa0:	f7ff ff1c 	bl	8001ddc <P_LCD_2x16_PinHi>
 8001fa4:	e002      	b.n	8001fac <P_LCD_2x16_Data+0x26>
 8001fa6:	2005      	movs	r0, #5
 8001fa8:	f7ff fef8 	bl	8001d9c <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001fac:	79fb      	ldrb	r3, [r7, #7]
 8001fae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d003      	beq.n	8001fbe <P_LCD_2x16_Data+0x38>
 8001fb6:	2004      	movs	r0, #4
 8001fb8:	f7ff ff10 	bl	8001ddc <P_LCD_2x16_PinHi>
 8001fbc:	e002      	b.n	8001fc4 <P_LCD_2x16_Data+0x3e>
 8001fbe:	2004      	movs	r0, #4
 8001fc0:	f7ff feec 	bl	8001d9c <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8001fc4:	79fb      	ldrb	r3, [r7, #7]
 8001fc6:	f003 0320 	and.w	r3, r3, #32
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d003      	beq.n	8001fd6 <P_LCD_2x16_Data+0x50>
 8001fce:	2003      	movs	r0, #3
 8001fd0:	f7ff ff04 	bl	8001ddc <P_LCD_2x16_PinHi>
 8001fd4:	e002      	b.n	8001fdc <P_LCD_2x16_Data+0x56>
 8001fd6:	2003      	movs	r0, #3
 8001fd8:	f7ff fee0 	bl	8001d9c <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001fdc:	79fb      	ldrb	r3, [r7, #7]
 8001fde:	f003 0310 	and.w	r3, r3, #16
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d003      	beq.n	8001fee <P_LCD_2x16_Data+0x68>
 8001fe6:	2002      	movs	r0, #2
 8001fe8:	f7ff fef8 	bl	8001ddc <P_LCD_2x16_PinHi>
 8001fec:	e002      	b.n	8001ff4 <P_LCD_2x16_Data+0x6e>
 8001fee:	2002      	movs	r0, #2
 8001ff0:	f7ff fed4 	bl	8001d9c <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8001ff4:	f7ff ff12 	bl	8001e1c <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben        
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001ff8:	79fb      	ldrb	r3, [r7, #7]
 8001ffa:	f003 0308 	and.w	r3, r3, #8
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d003      	beq.n	800200a <P_LCD_2x16_Data+0x84>
 8002002:	2005      	movs	r0, #5
 8002004:	f7ff feea 	bl	8001ddc <P_LCD_2x16_PinHi>
 8002008:	e002      	b.n	8002010 <P_LCD_2x16_Data+0x8a>
 800200a:	2005      	movs	r0, #5
 800200c:	f7ff fec6 	bl	8001d9c <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	f003 0304 	and.w	r3, r3, #4
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <P_LCD_2x16_Data+0x9c>
 800201a:	2004      	movs	r0, #4
 800201c:	f7ff fede 	bl	8001ddc <P_LCD_2x16_PinHi>
 8002020:	e002      	b.n	8002028 <P_LCD_2x16_Data+0xa2>
 8002022:	2004      	movs	r0, #4
 8002024:	f7ff feba 	bl	8001d9c <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8002028:	79fb      	ldrb	r3, [r7, #7]
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <P_LCD_2x16_Data+0xb4>
 8002032:	2003      	movs	r0, #3
 8002034:	f7ff fed2 	bl	8001ddc <P_LCD_2x16_PinHi>
 8002038:	e002      	b.n	8002040 <P_LCD_2x16_Data+0xba>
 800203a:	2003      	movs	r0, #3
 800203c:	f7ff feae 	bl	8001d9c <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8002040:	79fb      	ldrb	r3, [r7, #7]
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <P_LCD_2x16_Data+0xcc>
 800204a:	2002      	movs	r0, #2
 800204c:	f7ff fec6 	bl	8001ddc <P_LCD_2x16_PinHi>
 8002050:	e002      	b.n	8002058 <P_LCD_2x16_Data+0xd2>
 8002052:	2002      	movs	r0, #2
 8002054:	f7ff fea2 	bl	8001d9c <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 8002058:	f7ff fee0 	bl	8001e1c <P_LCD_2x16_Clk>
}
 800205c:	bf00      	nop
 800205e:	3708      	adds	r7, #8
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}

08002064 <P_LCD_2x16_Cursor>:
//--------------------------------------------------------------
// interne Funktion
// Cursor auf x,y stellen
//--------------------------------------------------------------
void P_LCD_2x16_Cursor(uint8_t x, uint8_t y)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	460a      	mov	r2, r1
 800206e:	71fb      	strb	r3, [r7, #7]
 8002070:	4613      	mov	r3, r2
 8002072:	71bb      	strb	r3, [r7, #6]
  uint8_t wert;

  if(x>=TLCD_MAXX) x=0;
 8002074:	79fb      	ldrb	r3, [r7, #7]
 8002076:	2b0f      	cmp	r3, #15
 8002078:	d901      	bls.n	800207e <P_LCD_2x16_Cursor+0x1a>
 800207a:	2300      	movs	r3, #0
 800207c:	71fb      	strb	r3, [r7, #7]
  if(y>=TLCD_MAXY) y=0;
 800207e:	79bb      	ldrb	r3, [r7, #6]
 8002080:	2b01      	cmp	r3, #1
 8002082:	d901      	bls.n	8002088 <P_LCD_2x16_Cursor+0x24>
 8002084:	2300      	movs	r3, #0
 8002086:	71bb      	strb	r3, [r7, #6]

  wert=(y<<6);
 8002088:	79bb      	ldrb	r3, [r7, #6]
 800208a:	019b      	lsls	r3, r3, #6
 800208c:	73fb      	strb	r3, [r7, #15]
  wert|=x;
 800208e:	7bfa      	ldrb	r2, [r7, #15]
 8002090:	79fb      	ldrb	r3, [r7, #7]
 8002092:	4313      	orrs	r3, r2
 8002094:	73fb      	strb	r3, [r7, #15]
  wert|=0x80;
 8002096:	7bfb      	ldrb	r3, [r7, #15]
 8002098:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800209c:	73fb      	strb	r3, [r7, #15]
  P_LCD_2x16_Cmd(wert);
 800209e:	7bfb      	ldrb	r3, [r7, #15]
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7ff ff01 	bl	8001ea8 <P_LCD_2x16_Cmd>
}
 80020a6:	bf00      	nop
 80020a8:	3710      	adds	r7, #16
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}

080020ae <P_LCD_2x16_Delay>:

//--------------------------------------------------------------
// kleine Pause (ohne Timer)
//--------------------------------------------------------------
void P_LCD_2x16_Delay(volatile uint32_t nCount)
{
 80020ae:	b480      	push	{r7}
 80020b0:	b083      	sub	sp, #12
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
  while(nCount--)
 80020b6:	bf00      	nop
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	1e5a      	subs	r2, r3, #1
 80020bc:	607a      	str	r2, [r7, #4]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d1fa      	bne.n	80020b8 <P_LCD_2x16_Delay+0xa>
  {
  }
}
 80020c2:	bf00      	nop
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr

080020ce <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80020ce:	b480      	push	{r7}
 80020d0:	af00      	add	r7, sp, #0
}
 80020d2:	bf00      	nop
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80020e0:	e7fe      	b.n	80020e0 <HardFault_Handler+0x4>

080020e2 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80020e6:	e7fe      	b.n	80020e6 <MemManage_Handler+0x4>

080020e8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80020ec:	e7fe      	b.n	80020ec <BusFault_Handler+0x4>

080020ee <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80020ee:	b480      	push	{r7}
 80020f0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80020f2:	e7fe      	b.n	80020f2 <UsageFault_Handler+0x4>

080020f4 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0
}
 8002106:	bf00      	nop
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	af00      	add	r7, sp, #0
  Salida();
 8002122:	f7ff fc99 	bl	8001a58 <Salida>
}
 8002126:	bf00      	nop
 8002128:	bd80      	pop	{r7, pc}
	...

0800212c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002130:	4a16      	ldr	r2, [pc, #88]	; (800218c <SystemInit+0x60>)
 8002132:	4b16      	ldr	r3, [pc, #88]	; (800218c <SystemInit+0x60>)
 8002134:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002138:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800213c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002140:	4a13      	ldr	r2, [pc, #76]	; (8002190 <SystemInit+0x64>)
 8002142:	4b13      	ldr	r3, [pc, #76]	; (8002190 <SystemInit+0x64>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f043 0301 	orr.w	r3, r3, #1
 800214a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800214c:	4b10      	ldr	r3, [pc, #64]	; (8002190 <SystemInit+0x64>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002152:	4a0f      	ldr	r2, [pc, #60]	; (8002190 <SystemInit+0x64>)
 8002154:	4b0e      	ldr	r3, [pc, #56]	; (8002190 <SystemInit+0x64>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800215c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002160:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002162:	4b0b      	ldr	r3, [pc, #44]	; (8002190 <SystemInit+0x64>)
 8002164:	4a0b      	ldr	r2, [pc, #44]	; (8002194 <SystemInit+0x68>)
 8002166:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002168:	4a09      	ldr	r2, [pc, #36]	; (8002190 <SystemInit+0x64>)
 800216a:	4b09      	ldr	r3, [pc, #36]	; (8002190 <SystemInit+0x64>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002172:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002174:	4b06      	ldr	r3, [pc, #24]	; (8002190 <SystemInit+0x64>)
 8002176:	2200      	movs	r2, #0
 8002178:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800217a:	f000 f80d 	bl	8002198 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800217e:	4b03      	ldr	r3, [pc, #12]	; (800218c <SystemInit+0x60>)
 8002180:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002184:	609a      	str	r2, [r3, #8]
#endif
}
 8002186:	bf00      	nop
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	e000ed00 	.word	0xe000ed00
 8002190:	40023800 	.word	0x40023800
 8002194:	24003010 	.word	0x24003010

08002198 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800219e:	2300      	movs	r3, #0
 80021a0:	607b      	str	r3, [r7, #4]
 80021a2:	2300      	movs	r3, #0
 80021a4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80021a6:	4a36      	ldr	r2, [pc, #216]	; (8002280 <SetSysClock+0xe8>)
 80021a8:	4b35      	ldr	r3, [pc, #212]	; (8002280 <SetSysClock+0xe8>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021b0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80021b2:	4b33      	ldr	r3, [pc, #204]	; (8002280 <SetSysClock+0xe8>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ba:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	3301      	adds	r3, #1
 80021c0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d103      	bne.n	80021d0 <SetSysClock+0x38>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80021ce:	d1f0      	bne.n	80021b2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80021d0:	4b2b      	ldr	r3, [pc, #172]	; (8002280 <SetSysClock+0xe8>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d002      	beq.n	80021e2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80021dc:	2301      	movs	r3, #1
 80021de:	603b      	str	r3, [r7, #0]
 80021e0:	e001      	b.n	80021e6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80021e2:	2300      	movs	r3, #0
 80021e4:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d142      	bne.n	8002272 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80021ec:	4a24      	ldr	r2, [pc, #144]	; (8002280 <SetSysClock+0xe8>)
 80021ee:	4b24      	ldr	r3, [pc, #144]	; (8002280 <SetSysClock+0xe8>)
 80021f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021f6:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80021f8:	4a22      	ldr	r2, [pc, #136]	; (8002284 <SetSysClock+0xec>)
 80021fa:	4b22      	ldr	r3, [pc, #136]	; (8002284 <SetSysClock+0xec>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002202:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8002204:	4a1e      	ldr	r2, [pc, #120]	; (8002280 <SetSysClock+0xe8>)
 8002206:	4b1e      	ldr	r3, [pc, #120]	; (8002280 <SetSysClock+0xe8>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800220c:	4a1c      	ldr	r2, [pc, #112]	; (8002280 <SetSysClock+0xe8>)
 800220e:	4b1c      	ldr	r3, [pc, #112]	; (8002280 <SetSysClock+0xe8>)
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002216:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8002218:	4a19      	ldr	r2, [pc, #100]	; (8002280 <SetSysClock+0xe8>)
 800221a:	4b19      	ldr	r3, [pc, #100]	; (8002280 <SetSysClock+0xe8>)
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8002222:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8002224:	4b16      	ldr	r3, [pc, #88]	; (8002280 <SetSysClock+0xe8>)
 8002226:	4a18      	ldr	r2, [pc, #96]	; (8002288 <SetSysClock+0xf0>)
 8002228:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800222a:	4a15      	ldr	r2, [pc, #84]	; (8002280 <SetSysClock+0xe8>)
 800222c:	4b14      	ldr	r3, [pc, #80]	; (8002280 <SetSysClock+0xe8>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002234:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002236:	bf00      	nop
 8002238:	4b11      	ldr	r3, [pc, #68]	; (8002280 <SetSysClock+0xe8>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d0f9      	beq.n	8002238 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8002244:	4b11      	ldr	r3, [pc, #68]	; (800228c <SetSysClock+0xf4>)
 8002246:	f240 6205 	movw	r2, #1541	; 0x605
 800224a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800224c:	4a0c      	ldr	r2, [pc, #48]	; (8002280 <SetSysClock+0xe8>)
 800224e:	4b0c      	ldr	r3, [pc, #48]	; (8002280 <SetSysClock+0xe8>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f023 0303 	bic.w	r3, r3, #3
 8002256:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8002258:	4a09      	ldr	r2, [pc, #36]	; (8002280 <SetSysClock+0xe8>)
 800225a:	4b09      	ldr	r3, [pc, #36]	; (8002280 <SetSysClock+0xe8>)
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	f043 0302 	orr.w	r3, r3, #2
 8002262:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8002264:	bf00      	nop
 8002266:	4b06      	ldr	r3, [pc, #24]	; (8002280 <SetSysClock+0xe8>)
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	f003 030c 	and.w	r3, r3, #12
 800226e:	2b08      	cmp	r3, #8
 8002270:	d1f9      	bne.n	8002266 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8002272:	bf00      	nop
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	40023800 	.word	0x40023800
 8002284:	40007000 	.word	0x40007000
 8002288:	07405408 	.word	0x07405408
 800228c:	40023c00 	.word	0x40023c00

08002290 <__libc_init_array>:
 8002290:	b570      	push	{r4, r5, r6, lr}
 8002292:	4e0d      	ldr	r6, [pc, #52]	; (80022c8 <__libc_init_array+0x38>)
 8002294:	4c0d      	ldr	r4, [pc, #52]	; (80022cc <__libc_init_array+0x3c>)
 8002296:	1ba4      	subs	r4, r4, r6
 8002298:	10a4      	asrs	r4, r4, #2
 800229a:	2500      	movs	r5, #0
 800229c:	42a5      	cmp	r5, r4
 800229e:	d109      	bne.n	80022b4 <__libc_init_array+0x24>
 80022a0:	4e0b      	ldr	r6, [pc, #44]	; (80022d0 <__libc_init_array+0x40>)
 80022a2:	4c0c      	ldr	r4, [pc, #48]	; (80022d4 <__libc_init_array+0x44>)
 80022a4:	f002 ff12 	bl	80050cc <_init>
 80022a8:	1ba4      	subs	r4, r4, r6
 80022aa:	10a4      	asrs	r4, r4, #2
 80022ac:	2500      	movs	r5, #0
 80022ae:	42a5      	cmp	r5, r4
 80022b0:	d105      	bne.n	80022be <__libc_init_array+0x2e>
 80022b2:	bd70      	pop	{r4, r5, r6, pc}
 80022b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80022b8:	4798      	blx	r3
 80022ba:	3501      	adds	r5, #1
 80022bc:	e7ee      	b.n	800229c <__libc_init_array+0xc>
 80022be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80022c2:	4798      	blx	r3
 80022c4:	3501      	adds	r5, #1
 80022c6:	e7f2      	b.n	80022ae <__libc_init_array+0x1e>
 80022c8:	08005378 	.word	0x08005378
 80022cc:	08005378 	.word	0x08005378
 80022d0:	08005378 	.word	0x08005378
 80022d4:	0800537c 	.word	0x0800537c

080022d8 <sprintf>:
 80022d8:	b40e      	push	{r1, r2, r3}
 80022da:	b500      	push	{lr}
 80022dc:	b09c      	sub	sp, #112	; 0x70
 80022de:	f44f 7102 	mov.w	r1, #520	; 0x208
 80022e2:	ab1d      	add	r3, sp, #116	; 0x74
 80022e4:	f8ad 1014 	strh.w	r1, [sp, #20]
 80022e8:	9002      	str	r0, [sp, #8]
 80022ea:	9006      	str	r0, [sp, #24]
 80022ec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80022f0:	480a      	ldr	r0, [pc, #40]	; (800231c <sprintf+0x44>)
 80022f2:	9104      	str	r1, [sp, #16]
 80022f4:	9107      	str	r1, [sp, #28]
 80022f6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80022fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80022fe:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002302:	6800      	ldr	r0, [r0, #0]
 8002304:	9301      	str	r3, [sp, #4]
 8002306:	a902      	add	r1, sp, #8
 8002308:	f000 f80a 	bl	8002320 <_svfprintf_r>
 800230c:	9b02      	ldr	r3, [sp, #8]
 800230e:	2200      	movs	r2, #0
 8002310:	701a      	strb	r2, [r3, #0]
 8002312:	b01c      	add	sp, #112	; 0x70
 8002314:	f85d eb04 	ldr.w	lr, [sp], #4
 8002318:	b003      	add	sp, #12
 800231a:	4770      	bx	lr
 800231c:	2000007c 	.word	0x2000007c

08002320 <_svfprintf_r>:
 8002320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002324:	b0bd      	sub	sp, #244	; 0xf4
 8002326:	468a      	mov	sl, r1
 8002328:	4615      	mov	r5, r2
 800232a:	461f      	mov	r7, r3
 800232c:	4683      	mov	fp, r0
 800232e:	f001 fe25 	bl	8003f7c <_localeconv_r>
 8002332:	6803      	ldr	r3, [r0, #0]
 8002334:	930d      	str	r3, [sp, #52]	; 0x34
 8002336:	4618      	mov	r0, r3
 8002338:	f7fd ff9a 	bl	8000270 <strlen>
 800233c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8002340:	9008      	str	r0, [sp, #32]
 8002342:	061b      	lsls	r3, r3, #24
 8002344:	d518      	bpl.n	8002378 <_svfprintf_r+0x58>
 8002346:	f8da 3010 	ldr.w	r3, [sl, #16]
 800234a:	b9ab      	cbnz	r3, 8002378 <_svfprintf_r+0x58>
 800234c:	2140      	movs	r1, #64	; 0x40
 800234e:	4658      	mov	r0, fp
 8002350:	f001 fe2a 	bl	8003fa8 <_malloc_r>
 8002354:	f8ca 0000 	str.w	r0, [sl]
 8002358:	f8ca 0010 	str.w	r0, [sl, #16]
 800235c:	b948      	cbnz	r0, 8002372 <_svfprintf_r+0x52>
 800235e:	230c      	movs	r3, #12
 8002360:	f8cb 3000 	str.w	r3, [fp]
 8002364:	f04f 33ff 	mov.w	r3, #4294967295
 8002368:	9309      	str	r3, [sp, #36]	; 0x24
 800236a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800236c:	b03d      	add	sp, #244	; 0xf4
 800236e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002372:	2340      	movs	r3, #64	; 0x40
 8002374:	f8ca 3014 	str.w	r3, [sl, #20]
 8002378:	ed9f 7b99 	vldr	d7, [pc, #612]	; 80025e0 <_svfprintf_r+0x2c0>
 800237c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002380:	2300      	movs	r3, #0
 8002382:	ac2c      	add	r4, sp, #176	; 0xb0
 8002384:	941f      	str	r4, [sp, #124]	; 0x7c
 8002386:	9321      	str	r3, [sp, #132]	; 0x84
 8002388:	9320      	str	r3, [sp, #128]	; 0x80
 800238a:	9505      	str	r5, [sp, #20]
 800238c:	9303      	str	r3, [sp, #12]
 800238e:	9311      	str	r3, [sp, #68]	; 0x44
 8002390:	9310      	str	r3, [sp, #64]	; 0x40
 8002392:	9309      	str	r3, [sp, #36]	; 0x24
 8002394:	9d05      	ldr	r5, [sp, #20]
 8002396:	462b      	mov	r3, r5
 8002398:	f813 2b01 	ldrb.w	r2, [r3], #1
 800239c:	b112      	cbz	r2, 80023a4 <_svfprintf_r+0x84>
 800239e:	2a25      	cmp	r2, #37	; 0x25
 80023a0:	f040 8083 	bne.w	80024aa <_svfprintf_r+0x18a>
 80023a4:	9b05      	ldr	r3, [sp, #20]
 80023a6:	1aee      	subs	r6, r5, r3
 80023a8:	d00d      	beq.n	80023c6 <_svfprintf_r+0xa6>
 80023aa:	e884 0048 	stmia.w	r4, {r3, r6}
 80023ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80023b0:	4433      	add	r3, r6
 80023b2:	9321      	str	r3, [sp, #132]	; 0x84
 80023b4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80023b6:	3301      	adds	r3, #1
 80023b8:	2b07      	cmp	r3, #7
 80023ba:	9320      	str	r3, [sp, #128]	; 0x80
 80023bc:	dc77      	bgt.n	80024ae <_svfprintf_r+0x18e>
 80023be:	3408      	adds	r4, #8
 80023c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80023c2:	4433      	add	r3, r6
 80023c4:	9309      	str	r3, [sp, #36]	; 0x24
 80023c6:	782b      	ldrb	r3, [r5, #0]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	f000 8729 	beq.w	8003220 <_svfprintf_r+0xf00>
 80023ce:	2300      	movs	r3, #0
 80023d0:	1c69      	adds	r1, r5, #1
 80023d2:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80023d6:	461a      	mov	r2, r3
 80023d8:	f04f 39ff 	mov.w	r9, #4294967295
 80023dc:	930a      	str	r3, [sp, #40]	; 0x28
 80023de:	461d      	mov	r5, r3
 80023e0:	200a      	movs	r0, #10
 80023e2:	1c4e      	adds	r6, r1, #1
 80023e4:	7809      	ldrb	r1, [r1, #0]
 80023e6:	9605      	str	r6, [sp, #20]
 80023e8:	9102      	str	r1, [sp, #8]
 80023ea:	9902      	ldr	r1, [sp, #8]
 80023ec:	3920      	subs	r1, #32
 80023ee:	2958      	cmp	r1, #88	; 0x58
 80023f0:	f200 8418 	bhi.w	8002c24 <_svfprintf_r+0x904>
 80023f4:	e8df f011 	tbh	[pc, r1, lsl #1]
 80023f8:	041600a6 	.word	0x041600a6
 80023fc:	00ab0416 	.word	0x00ab0416
 8002400:	04160416 	.word	0x04160416
 8002404:	04160416 	.word	0x04160416
 8002408:	04160416 	.word	0x04160416
 800240c:	006500ae 	.word	0x006500ae
 8002410:	00b70416 	.word	0x00b70416
 8002414:	041600ba 	.word	0x041600ba
 8002418:	00da00d7 	.word	0x00da00d7
 800241c:	00da00da 	.word	0x00da00da
 8002420:	00da00da 	.word	0x00da00da
 8002424:	00da00da 	.word	0x00da00da
 8002428:	00da00da 	.word	0x00da00da
 800242c:	04160416 	.word	0x04160416
 8002430:	04160416 	.word	0x04160416
 8002434:	04160416 	.word	0x04160416
 8002438:	04160416 	.word	0x04160416
 800243c:	04160416 	.word	0x04160416
 8002440:	012b0115 	.word	0x012b0115
 8002444:	012b0416 	.word	0x012b0416
 8002448:	04160416 	.word	0x04160416
 800244c:	04160416 	.word	0x04160416
 8002450:	041600ed 	.word	0x041600ed
 8002454:	03400416 	.word	0x03400416
 8002458:	04160416 	.word	0x04160416
 800245c:	04160416 	.word	0x04160416
 8002460:	03a80416 	.word	0x03a80416
 8002464:	04160416 	.word	0x04160416
 8002468:	04160086 	.word	0x04160086
 800246c:	04160416 	.word	0x04160416
 8002470:	04160416 	.word	0x04160416
 8002474:	04160416 	.word	0x04160416
 8002478:	04160416 	.word	0x04160416
 800247c:	01070416 	.word	0x01070416
 8002480:	012b006b 	.word	0x012b006b
 8002484:	012b012b 	.word	0x012b012b
 8002488:	006b00f0 	.word	0x006b00f0
 800248c:	04160416 	.word	0x04160416
 8002490:	041600fa 	.word	0x041600fa
 8002494:	03420322 	.word	0x03420322
 8002498:	01010376 	.word	0x01010376
 800249c:	03870416 	.word	0x03870416
 80024a0:	03aa0416 	.word	0x03aa0416
 80024a4:	04160416 	.word	0x04160416
 80024a8:	03c2      	.short	0x03c2
 80024aa:	461d      	mov	r5, r3
 80024ac:	e773      	b.n	8002396 <_svfprintf_r+0x76>
 80024ae:	aa1f      	add	r2, sp, #124	; 0x7c
 80024b0:	4651      	mov	r1, sl
 80024b2:	4658      	mov	r0, fp
 80024b4:	f002 fa7e 	bl	80049b4 <__ssprint_r>
 80024b8:	2800      	cmp	r0, #0
 80024ba:	f040 8692 	bne.w	80031e2 <_svfprintf_r+0xec2>
 80024be:	ac2c      	add	r4, sp, #176	; 0xb0
 80024c0:	e77e      	b.n	80023c0 <_svfprintf_r+0xa0>
 80024c2:	2301      	movs	r3, #1
 80024c4:	222b      	movs	r2, #43	; 0x2b
 80024c6:	9905      	ldr	r1, [sp, #20]
 80024c8:	e78b      	b.n	80023e2 <_svfprintf_r+0xc2>
 80024ca:	460f      	mov	r7, r1
 80024cc:	e7fb      	b.n	80024c6 <_svfprintf_r+0x1a6>
 80024ce:	b10b      	cbz	r3, 80024d4 <_svfprintf_r+0x1b4>
 80024d0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80024d4:	06ae      	lsls	r6, r5, #26
 80024d6:	f140 80aa 	bpl.w	800262e <_svfprintf_r+0x30e>
 80024da:	3707      	adds	r7, #7
 80024dc:	f027 0707 	bic.w	r7, r7, #7
 80024e0:	f107 0308 	add.w	r3, r7, #8
 80024e4:	e9d7 6700 	ldrd	r6, r7, [r7]
 80024e8:	9304      	str	r3, [sp, #16]
 80024ea:	2e00      	cmp	r6, #0
 80024ec:	f177 0300 	sbcs.w	r3, r7, #0
 80024f0:	da06      	bge.n	8002500 <_svfprintf_r+0x1e0>
 80024f2:	4276      	negs	r6, r6
 80024f4:	f04f 032d 	mov.w	r3, #45	; 0x2d
 80024f8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80024fc:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002500:	2301      	movs	r3, #1
 8002502:	e2ca      	b.n	8002a9a <_svfprintf_r+0x77a>
 8002504:	b10b      	cbz	r3, 800250a <_svfprintf_r+0x1ea>
 8002506:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800250a:	4b37      	ldr	r3, [pc, #220]	; (80025e8 <_svfprintf_r+0x2c8>)
 800250c:	9311      	str	r3, [sp, #68]	; 0x44
 800250e:	06ab      	lsls	r3, r5, #26
 8002510:	f140 8339 	bpl.w	8002b86 <_svfprintf_r+0x866>
 8002514:	3707      	adds	r7, #7
 8002516:	f027 0707 	bic.w	r7, r7, #7
 800251a:	f107 0308 	add.w	r3, r7, #8
 800251e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002522:	9304      	str	r3, [sp, #16]
 8002524:	07e8      	lsls	r0, r5, #31
 8002526:	d50b      	bpl.n	8002540 <_svfprintf_r+0x220>
 8002528:	ea56 0307 	orrs.w	r3, r6, r7
 800252c:	d008      	beq.n	8002540 <_svfprintf_r+0x220>
 800252e:	2330      	movs	r3, #48	; 0x30
 8002530:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8002534:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8002538:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 800253c:	f045 0502 	orr.w	r5, r5, #2
 8002540:	2302      	movs	r3, #2
 8002542:	e2a7      	b.n	8002a94 <_svfprintf_r+0x774>
 8002544:	2a00      	cmp	r2, #0
 8002546:	d1be      	bne.n	80024c6 <_svfprintf_r+0x1a6>
 8002548:	2301      	movs	r3, #1
 800254a:	2220      	movs	r2, #32
 800254c:	e7bb      	b.n	80024c6 <_svfprintf_r+0x1a6>
 800254e:	f045 0501 	orr.w	r5, r5, #1
 8002552:	e7b8      	b.n	80024c6 <_svfprintf_r+0x1a6>
 8002554:	683e      	ldr	r6, [r7, #0]
 8002556:	960a      	str	r6, [sp, #40]	; 0x28
 8002558:	2e00      	cmp	r6, #0
 800255a:	f107 0104 	add.w	r1, r7, #4
 800255e:	dab4      	bge.n	80024ca <_svfprintf_r+0x1aa>
 8002560:	4276      	negs	r6, r6
 8002562:	960a      	str	r6, [sp, #40]	; 0x28
 8002564:	460f      	mov	r7, r1
 8002566:	f045 0504 	orr.w	r5, r5, #4
 800256a:	e7ac      	b.n	80024c6 <_svfprintf_r+0x1a6>
 800256c:	9905      	ldr	r1, [sp, #20]
 800256e:	1c4e      	adds	r6, r1, #1
 8002570:	7809      	ldrb	r1, [r1, #0]
 8002572:	9102      	str	r1, [sp, #8]
 8002574:	292a      	cmp	r1, #42	; 0x2a
 8002576:	d010      	beq.n	800259a <_svfprintf_r+0x27a>
 8002578:	f04f 0900 	mov.w	r9, #0
 800257c:	9605      	str	r6, [sp, #20]
 800257e:	9902      	ldr	r1, [sp, #8]
 8002580:	3930      	subs	r1, #48	; 0x30
 8002582:	2909      	cmp	r1, #9
 8002584:	f63f af31 	bhi.w	80023ea <_svfprintf_r+0xca>
 8002588:	fb00 1909 	mla	r9, r0, r9, r1
 800258c:	9905      	ldr	r1, [sp, #20]
 800258e:	460e      	mov	r6, r1
 8002590:	f816 1b01 	ldrb.w	r1, [r6], #1
 8002594:	9102      	str	r1, [sp, #8]
 8002596:	9605      	str	r6, [sp, #20]
 8002598:	e7f1      	b.n	800257e <_svfprintf_r+0x25e>
 800259a:	6839      	ldr	r1, [r7, #0]
 800259c:	9605      	str	r6, [sp, #20]
 800259e:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 80025a2:	3704      	adds	r7, #4
 80025a4:	e78f      	b.n	80024c6 <_svfprintf_r+0x1a6>
 80025a6:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80025aa:	e78c      	b.n	80024c6 <_svfprintf_r+0x1a6>
 80025ac:	2100      	movs	r1, #0
 80025ae:	910a      	str	r1, [sp, #40]	; 0x28
 80025b0:	9902      	ldr	r1, [sp, #8]
 80025b2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80025b4:	3930      	subs	r1, #48	; 0x30
 80025b6:	fb00 1106 	mla	r1, r0, r6, r1
 80025ba:	910a      	str	r1, [sp, #40]	; 0x28
 80025bc:	9905      	ldr	r1, [sp, #20]
 80025be:	460e      	mov	r6, r1
 80025c0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80025c4:	9102      	str	r1, [sp, #8]
 80025c6:	9902      	ldr	r1, [sp, #8]
 80025c8:	9605      	str	r6, [sp, #20]
 80025ca:	3930      	subs	r1, #48	; 0x30
 80025cc:	2909      	cmp	r1, #9
 80025ce:	d9ef      	bls.n	80025b0 <_svfprintf_r+0x290>
 80025d0:	e70b      	b.n	80023ea <_svfprintf_r+0xca>
 80025d2:	f045 0508 	orr.w	r5, r5, #8
 80025d6:	e776      	b.n	80024c6 <_svfprintf_r+0x1a6>
 80025d8:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80025dc:	e773      	b.n	80024c6 <_svfprintf_r+0x1a6>
 80025de:	bf00      	nop
	...
 80025e8:	08005117 	.word	0x08005117
 80025ec:	9905      	ldr	r1, [sp, #20]
 80025ee:	7809      	ldrb	r1, [r1, #0]
 80025f0:	296c      	cmp	r1, #108	; 0x6c
 80025f2:	d105      	bne.n	8002600 <_svfprintf_r+0x2e0>
 80025f4:	9905      	ldr	r1, [sp, #20]
 80025f6:	3101      	adds	r1, #1
 80025f8:	9105      	str	r1, [sp, #20]
 80025fa:	f045 0520 	orr.w	r5, r5, #32
 80025fe:	e762      	b.n	80024c6 <_svfprintf_r+0x1a6>
 8002600:	f045 0510 	orr.w	r5, r5, #16
 8002604:	e75f      	b.n	80024c6 <_svfprintf_r+0x1a6>
 8002606:	1d3b      	adds	r3, r7, #4
 8002608:	9304      	str	r3, [sp, #16]
 800260a:	2600      	movs	r6, #0
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8002612:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8002616:	f04f 0901 	mov.w	r9, #1
 800261a:	4637      	mov	r7, r6
 800261c:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8002620:	e11b      	b.n	800285a <_svfprintf_r+0x53a>
 8002622:	b10b      	cbz	r3, 8002628 <_svfprintf_r+0x308>
 8002624:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002628:	f045 0510 	orr.w	r5, r5, #16
 800262c:	e752      	b.n	80024d4 <_svfprintf_r+0x1b4>
 800262e:	f015 0f10 	tst.w	r5, #16
 8002632:	f107 0304 	add.w	r3, r7, #4
 8002636:	d003      	beq.n	8002640 <_svfprintf_r+0x320>
 8002638:	683e      	ldr	r6, [r7, #0]
 800263a:	9304      	str	r3, [sp, #16]
 800263c:	17f7      	asrs	r7, r6, #31
 800263e:	e754      	b.n	80024ea <_svfprintf_r+0x1ca>
 8002640:	683e      	ldr	r6, [r7, #0]
 8002642:	9304      	str	r3, [sp, #16]
 8002644:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002648:	bf18      	it	ne
 800264a:	b236      	sxthne	r6, r6
 800264c:	e7f6      	b.n	800263c <_svfprintf_r+0x31c>
 800264e:	b10b      	cbz	r3, 8002654 <_svfprintf_r+0x334>
 8002650:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002654:	3707      	adds	r7, #7
 8002656:	f027 0707 	bic.w	r7, r7, #7
 800265a:	f107 0308 	add.w	r3, r7, #8
 800265e:	9304      	str	r3, [sp, #16]
 8002660:	ed97 7b00 	vldr	d7, [r7]
 8002664:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002668:	9b06      	ldr	r3, [sp, #24]
 800266a:	9312      	str	r3, [sp, #72]	; 0x48
 800266c:	9b07      	ldr	r3, [sp, #28]
 800266e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002672:	9313      	str	r3, [sp, #76]	; 0x4c
 8002674:	f04f 32ff 	mov.w	r2, #4294967295
 8002678:	4b4a      	ldr	r3, [pc, #296]	; (80027a4 <_svfprintf_r+0x484>)
 800267a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800267e:	f7fe fa51 	bl	8000b24 <__aeabi_dcmpun>
 8002682:	2800      	cmp	r0, #0
 8002684:	f040 85d5 	bne.w	8003232 <_svfprintf_r+0xf12>
 8002688:	f04f 32ff 	mov.w	r2, #4294967295
 800268c:	4b45      	ldr	r3, [pc, #276]	; (80027a4 <_svfprintf_r+0x484>)
 800268e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8002692:	f7fe fa29 	bl	8000ae8 <__aeabi_dcmple>
 8002696:	2800      	cmp	r0, #0
 8002698:	f040 85cb 	bne.w	8003232 <_svfprintf_r+0xf12>
 800269c:	2200      	movs	r2, #0
 800269e:	2300      	movs	r3, #0
 80026a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80026a4:	f7fe fa16 	bl	8000ad4 <__aeabi_dcmplt>
 80026a8:	b110      	cbz	r0, 80026b0 <_svfprintf_r+0x390>
 80026aa:	232d      	movs	r3, #45	; 0x2d
 80026ac:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80026b0:	4b3d      	ldr	r3, [pc, #244]	; (80027a8 <_svfprintf_r+0x488>)
 80026b2:	4a3e      	ldr	r2, [pc, #248]	; (80027ac <_svfprintf_r+0x48c>)
 80026b4:	9902      	ldr	r1, [sp, #8]
 80026b6:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80026ba:	2947      	cmp	r1, #71	; 0x47
 80026bc:	bfcc      	ite	gt
 80026be:	4690      	movgt	r8, r2
 80026c0:	4698      	movle	r8, r3
 80026c2:	f04f 0903 	mov.w	r9, #3
 80026c6:	2600      	movs	r6, #0
 80026c8:	4637      	mov	r7, r6
 80026ca:	e0c6      	b.n	800285a <_svfprintf_r+0x53a>
 80026cc:	f1b9 3fff 	cmp.w	r9, #4294967295
 80026d0:	d022      	beq.n	8002718 <_svfprintf_r+0x3f8>
 80026d2:	9b02      	ldr	r3, [sp, #8]
 80026d4:	f023 0320 	bic.w	r3, r3, #32
 80026d8:	2b47      	cmp	r3, #71	; 0x47
 80026da:	d104      	bne.n	80026e6 <_svfprintf_r+0x3c6>
 80026dc:	f1b9 0f00 	cmp.w	r9, #0
 80026e0:	bf08      	it	eq
 80026e2:	f04f 0901 	moveq.w	r9, #1
 80026e6:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 80026ea:	930c      	str	r3, [sp, #48]	; 0x30
 80026ec:	9b07      	ldr	r3, [sp, #28]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	da15      	bge.n	800271e <_svfprintf_r+0x3fe>
 80026f2:	9b06      	ldr	r3, [sp, #24]
 80026f4:	930e      	str	r3, [sp, #56]	; 0x38
 80026f6:	9b07      	ldr	r3, [sp, #28]
 80026f8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80026fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80026fe:	232d      	movs	r3, #45	; 0x2d
 8002700:	930b      	str	r3, [sp, #44]	; 0x2c
 8002702:	9b02      	ldr	r3, [sp, #8]
 8002704:	f023 0720 	bic.w	r7, r3, #32
 8002708:	2f46      	cmp	r7, #70	; 0x46
 800270a:	d00e      	beq.n	800272a <_svfprintf_r+0x40a>
 800270c:	2f45      	cmp	r7, #69	; 0x45
 800270e:	d146      	bne.n	800279e <_svfprintf_r+0x47e>
 8002710:	f109 0601 	add.w	r6, r9, #1
 8002714:	2102      	movs	r1, #2
 8002716:	e00a      	b.n	800272e <_svfprintf_r+0x40e>
 8002718:	f04f 0906 	mov.w	r9, #6
 800271c:	e7e3      	b.n	80026e6 <_svfprintf_r+0x3c6>
 800271e:	ed9d 7b06 	vldr	d7, [sp, #24]
 8002722:	2300      	movs	r3, #0
 8002724:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8002728:	e7ea      	b.n	8002700 <_svfprintf_r+0x3e0>
 800272a:	464e      	mov	r6, r9
 800272c:	2103      	movs	r1, #3
 800272e:	ab1d      	add	r3, sp, #116	; 0x74
 8002730:	9301      	str	r3, [sp, #4]
 8002732:	ab1a      	add	r3, sp, #104	; 0x68
 8002734:	9300      	str	r3, [sp, #0]
 8002736:	4632      	mov	r2, r6
 8002738:	ab19      	add	r3, sp, #100	; 0x64
 800273a:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 800273e:	4658      	mov	r0, fp
 8002740:	f000 fe4e 	bl	80033e0 <_dtoa_r>
 8002744:	2f47      	cmp	r7, #71	; 0x47
 8002746:	4680      	mov	r8, r0
 8002748:	d102      	bne.n	8002750 <_svfprintf_r+0x430>
 800274a:	07e8      	lsls	r0, r5, #31
 800274c:	f140 857e 	bpl.w	800324c <_svfprintf_r+0xf2c>
 8002750:	eb08 0306 	add.w	r3, r8, r6
 8002754:	2f46      	cmp	r7, #70	; 0x46
 8002756:	9303      	str	r3, [sp, #12]
 8002758:	d111      	bne.n	800277e <_svfprintf_r+0x45e>
 800275a:	f898 3000 	ldrb.w	r3, [r8]
 800275e:	2b30      	cmp	r3, #48	; 0x30
 8002760:	d109      	bne.n	8002776 <_svfprintf_r+0x456>
 8002762:	2200      	movs	r2, #0
 8002764:	2300      	movs	r3, #0
 8002766:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800276a:	f7fe f9a9 	bl	8000ac0 <__aeabi_dcmpeq>
 800276e:	b910      	cbnz	r0, 8002776 <_svfprintf_r+0x456>
 8002770:	f1c6 0601 	rsb	r6, r6, #1
 8002774:	9619      	str	r6, [sp, #100]	; 0x64
 8002776:	9a03      	ldr	r2, [sp, #12]
 8002778:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800277a:	441a      	add	r2, r3
 800277c:	9203      	str	r2, [sp, #12]
 800277e:	2200      	movs	r2, #0
 8002780:	2300      	movs	r3, #0
 8002782:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8002786:	f7fe f99b 	bl	8000ac0 <__aeabi_dcmpeq>
 800278a:	b988      	cbnz	r0, 80027b0 <_svfprintf_r+0x490>
 800278c:	2230      	movs	r2, #48	; 0x30
 800278e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002790:	9903      	ldr	r1, [sp, #12]
 8002792:	4299      	cmp	r1, r3
 8002794:	d90e      	bls.n	80027b4 <_svfprintf_r+0x494>
 8002796:	1c59      	adds	r1, r3, #1
 8002798:	911d      	str	r1, [sp, #116]	; 0x74
 800279a:	701a      	strb	r2, [r3, #0]
 800279c:	e7f7      	b.n	800278e <_svfprintf_r+0x46e>
 800279e:	464e      	mov	r6, r9
 80027a0:	e7b8      	b.n	8002714 <_svfprintf_r+0x3f4>
 80027a2:	bf00      	nop
 80027a4:	7fefffff 	.word	0x7fefffff
 80027a8:	08005107 	.word	0x08005107
 80027ac:	0800510b 	.word	0x0800510b
 80027b0:	9b03      	ldr	r3, [sp, #12]
 80027b2:	931d      	str	r3, [sp, #116]	; 0x74
 80027b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80027b6:	2f47      	cmp	r7, #71	; 0x47
 80027b8:	eba3 0308 	sub.w	r3, r3, r8
 80027bc:	9303      	str	r3, [sp, #12]
 80027be:	f040 80fa 	bne.w	80029b6 <_svfprintf_r+0x696>
 80027c2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80027c4:	1cd9      	adds	r1, r3, #3
 80027c6:	db02      	blt.n	80027ce <_svfprintf_r+0x4ae>
 80027c8:	4599      	cmp	r9, r3
 80027ca:	f280 8120 	bge.w	8002a0e <_svfprintf_r+0x6ee>
 80027ce:	9b02      	ldr	r3, [sp, #8]
 80027d0:	3b02      	subs	r3, #2
 80027d2:	9302      	str	r3, [sp, #8]
 80027d4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80027d6:	f89d 1008 	ldrb.w	r1, [sp, #8]
 80027da:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 80027de:	1e53      	subs	r3, r2, #1
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	9319      	str	r3, [sp, #100]	; 0x64
 80027e4:	bfb6      	itet	lt
 80027e6:	f1c2 0301 	rsblt	r3, r2, #1
 80027ea:	222b      	movge	r2, #43	; 0x2b
 80027ec:	222d      	movlt	r2, #45	; 0x2d
 80027ee:	2b09      	cmp	r3, #9
 80027f0:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 80027f4:	f340 80fb 	ble.w	80029ee <_svfprintf_r+0x6ce>
 80027f8:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 80027fc:	260a      	movs	r6, #10
 80027fe:	fb93 f0f6 	sdiv	r0, r3, r6
 8002802:	fb06 3310 	mls	r3, r6, r0, r3
 8002806:	3330      	adds	r3, #48	; 0x30
 8002808:	2809      	cmp	r0, #9
 800280a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800280e:	f102 31ff 	add.w	r1, r2, #4294967295
 8002812:	4603      	mov	r3, r0
 8002814:	f300 80e4 	bgt.w	80029e0 <_svfprintf_r+0x6c0>
 8002818:	3330      	adds	r3, #48	; 0x30
 800281a:	f801 3c01 	strb.w	r3, [r1, #-1]
 800281e:	3a02      	subs	r2, #2
 8002820:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8002824:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8002828:	4282      	cmp	r2, r0
 800282a:	4619      	mov	r1, r3
 800282c:	f0c0 80da 	bcc.w	80029e4 <_svfprintf_r+0x6c4>
 8002830:	9a03      	ldr	r2, [sp, #12]
 8002832:	ab1b      	add	r3, sp, #108	; 0x6c
 8002834:	1acb      	subs	r3, r1, r3
 8002836:	2a01      	cmp	r2, #1
 8002838:	9310      	str	r3, [sp, #64]	; 0x40
 800283a:	eb03 0902 	add.w	r9, r3, r2
 800283e:	dc02      	bgt.n	8002846 <_svfprintf_r+0x526>
 8002840:	f015 0701 	ands.w	r7, r5, #1
 8002844:	d002      	beq.n	800284c <_svfprintf_r+0x52c>
 8002846:	9b08      	ldr	r3, [sp, #32]
 8002848:	2700      	movs	r7, #0
 800284a:	4499      	add	r9, r3
 800284c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800284e:	b113      	cbz	r3, 8002856 <_svfprintf_r+0x536>
 8002850:	232d      	movs	r3, #45	; 0x2d
 8002852:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002856:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002858:	2600      	movs	r6, #0
 800285a:	454e      	cmp	r6, r9
 800285c:	4633      	mov	r3, r6
 800285e:	bfb8      	it	lt
 8002860:	464b      	movlt	r3, r9
 8002862:	930b      	str	r3, [sp, #44]	; 0x2c
 8002864:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8002868:	b113      	cbz	r3, 8002870 <_svfprintf_r+0x550>
 800286a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800286c:	3301      	adds	r3, #1
 800286e:	930b      	str	r3, [sp, #44]	; 0x2c
 8002870:	f015 0302 	ands.w	r3, r5, #2
 8002874:	9314      	str	r3, [sp, #80]	; 0x50
 8002876:	bf1e      	ittt	ne
 8002878:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 800287a:	3302      	addne	r3, #2
 800287c:	930b      	strne	r3, [sp, #44]	; 0x2c
 800287e:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8002882:	9315      	str	r3, [sp, #84]	; 0x54
 8002884:	d118      	bne.n	80028b8 <_svfprintf_r+0x598>
 8002886:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002888:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800288a:	1a9b      	subs	r3, r3, r2
 800288c:	2b00      	cmp	r3, #0
 800288e:	930c      	str	r3, [sp, #48]	; 0x30
 8002890:	dd12      	ble.n	80028b8 <_svfprintf_r+0x598>
 8002892:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002894:	2b10      	cmp	r3, #16
 8002896:	4ba9      	ldr	r3, [pc, #676]	; (8002b3c <_svfprintf_r+0x81c>)
 8002898:	6023      	str	r3, [r4, #0]
 800289a:	f300 81d5 	bgt.w	8002c48 <_svfprintf_r+0x928>
 800289e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80028a0:	6063      	str	r3, [r4, #4]
 80028a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80028a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80028a6:	4413      	add	r3, r2
 80028a8:	9321      	str	r3, [sp, #132]	; 0x84
 80028aa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80028ac:	3301      	adds	r3, #1
 80028ae:	2b07      	cmp	r3, #7
 80028b0:	9320      	str	r3, [sp, #128]	; 0x80
 80028b2:	f300 81e2 	bgt.w	8002c7a <_svfprintf_r+0x95a>
 80028b6:	3408      	adds	r4, #8
 80028b8:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80028bc:	b173      	cbz	r3, 80028dc <_svfprintf_r+0x5bc>
 80028be:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 80028c2:	6023      	str	r3, [r4, #0]
 80028c4:	2301      	movs	r3, #1
 80028c6:	6063      	str	r3, [r4, #4]
 80028c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80028ca:	3301      	adds	r3, #1
 80028cc:	9321      	str	r3, [sp, #132]	; 0x84
 80028ce:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80028d0:	3301      	adds	r3, #1
 80028d2:	2b07      	cmp	r3, #7
 80028d4:	9320      	str	r3, [sp, #128]	; 0x80
 80028d6:	f300 81da 	bgt.w	8002c8e <_svfprintf_r+0x96e>
 80028da:	3408      	adds	r4, #8
 80028dc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80028de:	b16b      	cbz	r3, 80028fc <_svfprintf_r+0x5dc>
 80028e0:	ab18      	add	r3, sp, #96	; 0x60
 80028e2:	6023      	str	r3, [r4, #0]
 80028e4:	2302      	movs	r3, #2
 80028e6:	6063      	str	r3, [r4, #4]
 80028e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80028ea:	3302      	adds	r3, #2
 80028ec:	9321      	str	r3, [sp, #132]	; 0x84
 80028ee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80028f0:	3301      	adds	r3, #1
 80028f2:	2b07      	cmp	r3, #7
 80028f4:	9320      	str	r3, [sp, #128]	; 0x80
 80028f6:	f300 81d4 	bgt.w	8002ca2 <_svfprintf_r+0x982>
 80028fa:	3408      	adds	r4, #8
 80028fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80028fe:	2b80      	cmp	r3, #128	; 0x80
 8002900:	d114      	bne.n	800292c <_svfprintf_r+0x60c>
 8002902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002904:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002906:	1a9b      	subs	r3, r3, r2
 8002908:	2b00      	cmp	r3, #0
 800290a:	dd0f      	ble.n	800292c <_svfprintf_r+0x60c>
 800290c:	4a8c      	ldr	r2, [pc, #560]	; (8002b40 <_svfprintf_r+0x820>)
 800290e:	6022      	str	r2, [r4, #0]
 8002910:	2b10      	cmp	r3, #16
 8002912:	f300 81d0 	bgt.w	8002cb6 <_svfprintf_r+0x996>
 8002916:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002918:	6063      	str	r3, [r4, #4]
 800291a:	4413      	add	r3, r2
 800291c:	9321      	str	r3, [sp, #132]	; 0x84
 800291e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002920:	3301      	adds	r3, #1
 8002922:	2b07      	cmp	r3, #7
 8002924:	9320      	str	r3, [sp, #128]	; 0x80
 8002926:	f300 81df 	bgt.w	8002ce8 <_svfprintf_r+0x9c8>
 800292a:	3408      	adds	r4, #8
 800292c:	eba6 0609 	sub.w	r6, r6, r9
 8002930:	2e00      	cmp	r6, #0
 8002932:	dd0f      	ble.n	8002954 <_svfprintf_r+0x634>
 8002934:	4b82      	ldr	r3, [pc, #520]	; (8002b40 <_svfprintf_r+0x820>)
 8002936:	6023      	str	r3, [r4, #0]
 8002938:	2e10      	cmp	r6, #16
 800293a:	f300 81df 	bgt.w	8002cfc <_svfprintf_r+0x9dc>
 800293e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002940:	9821      	ldr	r0, [sp, #132]	; 0x84
 8002942:	6066      	str	r6, [r4, #4]
 8002944:	3301      	adds	r3, #1
 8002946:	4406      	add	r6, r0
 8002948:	2b07      	cmp	r3, #7
 800294a:	9621      	str	r6, [sp, #132]	; 0x84
 800294c:	9320      	str	r3, [sp, #128]	; 0x80
 800294e:	f300 81ec 	bgt.w	8002d2a <_svfprintf_r+0xa0a>
 8002952:	3408      	adds	r4, #8
 8002954:	05eb      	lsls	r3, r5, #23
 8002956:	f100 81f2 	bmi.w	8002d3e <_svfprintf_r+0xa1e>
 800295a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800295c:	e884 0300 	stmia.w	r4, {r8, r9}
 8002960:	444b      	add	r3, r9
 8002962:	9321      	str	r3, [sp, #132]	; 0x84
 8002964:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002966:	3301      	adds	r3, #1
 8002968:	2b07      	cmp	r3, #7
 800296a:	9320      	str	r3, [sp, #128]	; 0x80
 800296c:	f340 8419 	ble.w	80031a2 <_svfprintf_r+0xe82>
 8002970:	aa1f      	add	r2, sp, #124	; 0x7c
 8002972:	4651      	mov	r1, sl
 8002974:	4658      	mov	r0, fp
 8002976:	f002 f81d 	bl	80049b4 <__ssprint_r>
 800297a:	2800      	cmp	r0, #0
 800297c:	f040 8431 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002980:	ac2c      	add	r4, sp, #176	; 0xb0
 8002982:	076b      	lsls	r3, r5, #29
 8002984:	f100 8410 	bmi.w	80031a8 <_svfprintf_r+0xe88>
 8002988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800298a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800298c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800298e:	428a      	cmp	r2, r1
 8002990:	bfac      	ite	ge
 8002992:	189b      	addge	r3, r3, r2
 8002994:	185b      	addlt	r3, r3, r1
 8002996:	9309      	str	r3, [sp, #36]	; 0x24
 8002998:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800299a:	b13b      	cbz	r3, 80029ac <_svfprintf_r+0x68c>
 800299c:	aa1f      	add	r2, sp, #124	; 0x7c
 800299e:	4651      	mov	r1, sl
 80029a0:	4658      	mov	r0, fp
 80029a2:	f002 f807 	bl	80049b4 <__ssprint_r>
 80029a6:	2800      	cmp	r0, #0
 80029a8:	f040 841b 	bne.w	80031e2 <_svfprintf_r+0xec2>
 80029ac:	2300      	movs	r3, #0
 80029ae:	9320      	str	r3, [sp, #128]	; 0x80
 80029b0:	9f04      	ldr	r7, [sp, #16]
 80029b2:	ac2c      	add	r4, sp, #176	; 0xb0
 80029b4:	e4ee      	b.n	8002394 <_svfprintf_r+0x74>
 80029b6:	9b02      	ldr	r3, [sp, #8]
 80029b8:	2b65      	cmp	r3, #101	; 0x65
 80029ba:	f77f af0b 	ble.w	80027d4 <_svfprintf_r+0x4b4>
 80029be:	9b02      	ldr	r3, [sp, #8]
 80029c0:	2b66      	cmp	r3, #102	; 0x66
 80029c2:	d124      	bne.n	8002a0e <_svfprintf_r+0x6ee>
 80029c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	dd19      	ble.n	80029fe <_svfprintf_r+0x6de>
 80029ca:	f1b9 0f00 	cmp.w	r9, #0
 80029ce:	d101      	bne.n	80029d4 <_svfprintf_r+0x6b4>
 80029d0:	07ea      	lsls	r2, r5, #31
 80029d2:	d502      	bpl.n	80029da <_svfprintf_r+0x6ba>
 80029d4:	9a08      	ldr	r2, [sp, #32]
 80029d6:	4413      	add	r3, r2
 80029d8:	444b      	add	r3, r9
 80029da:	9f19      	ldr	r7, [sp, #100]	; 0x64
 80029dc:	4699      	mov	r9, r3
 80029de:	e735      	b.n	800284c <_svfprintf_r+0x52c>
 80029e0:	460a      	mov	r2, r1
 80029e2:	e70c      	b.n	80027fe <_svfprintf_r+0x4de>
 80029e4:	f812 1b01 	ldrb.w	r1, [r2], #1
 80029e8:	f803 1b01 	strb.w	r1, [r3], #1
 80029ec:	e71c      	b.n	8002828 <_svfprintf_r+0x508>
 80029ee:	2230      	movs	r2, #48	; 0x30
 80029f0:	4413      	add	r3, r2
 80029f2:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 80029f6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 80029fa:	a91c      	add	r1, sp, #112	; 0x70
 80029fc:	e718      	b.n	8002830 <_svfprintf_r+0x510>
 80029fe:	f1b9 0f00 	cmp.w	r9, #0
 8002a02:	d101      	bne.n	8002a08 <_svfprintf_r+0x6e8>
 8002a04:	07eb      	lsls	r3, r5, #31
 8002a06:	d515      	bpl.n	8002a34 <_svfprintf_r+0x714>
 8002a08:	9b08      	ldr	r3, [sp, #32]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	e7e4      	b.n	80029d8 <_svfprintf_r+0x6b8>
 8002a0e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8002a10:	9b03      	ldr	r3, [sp, #12]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	db06      	blt.n	8002a24 <_svfprintf_r+0x704>
 8002a16:	07ef      	lsls	r7, r5, #31
 8002a18:	d50e      	bpl.n	8002a38 <_svfprintf_r+0x718>
 8002a1a:	9b08      	ldr	r3, [sp, #32]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	2267      	movs	r2, #103	; 0x67
 8002a20:	9202      	str	r2, [sp, #8]
 8002a22:	e7da      	b.n	80029da <_svfprintf_r+0x6ba>
 8002a24:	9b03      	ldr	r3, [sp, #12]
 8002a26:	9908      	ldr	r1, [sp, #32]
 8002a28:	2a00      	cmp	r2, #0
 8002a2a:	440b      	add	r3, r1
 8002a2c:	dcf7      	bgt.n	8002a1e <_svfprintf_r+0x6fe>
 8002a2e:	f1c2 0201 	rsb	r2, r2, #1
 8002a32:	e7f3      	b.n	8002a1c <_svfprintf_r+0x6fc>
 8002a34:	2301      	movs	r3, #1
 8002a36:	e7d0      	b.n	80029da <_svfprintf_r+0x6ba>
 8002a38:	4613      	mov	r3, r2
 8002a3a:	e7f0      	b.n	8002a1e <_svfprintf_r+0x6fe>
 8002a3c:	b10b      	cbz	r3, 8002a42 <_svfprintf_r+0x722>
 8002a3e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002a42:	f015 0f20 	tst.w	r5, #32
 8002a46:	f107 0304 	add.w	r3, r7, #4
 8002a4a:	d008      	beq.n	8002a5e <_svfprintf_r+0x73e>
 8002a4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002a4e:	683a      	ldr	r2, [r7, #0]
 8002a50:	17ce      	asrs	r6, r1, #31
 8002a52:	4608      	mov	r0, r1
 8002a54:	4631      	mov	r1, r6
 8002a56:	e9c2 0100 	strd	r0, r1, [r2]
 8002a5a:	461f      	mov	r7, r3
 8002a5c:	e49a      	b.n	8002394 <_svfprintf_r+0x74>
 8002a5e:	06ee      	lsls	r6, r5, #27
 8002a60:	d503      	bpl.n	8002a6a <_svfprintf_r+0x74a>
 8002a62:	683a      	ldr	r2, [r7, #0]
 8002a64:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002a66:	6011      	str	r1, [r2, #0]
 8002a68:	e7f7      	b.n	8002a5a <_svfprintf_r+0x73a>
 8002a6a:	0668      	lsls	r0, r5, #25
 8002a6c:	d5f9      	bpl.n	8002a62 <_svfprintf_r+0x742>
 8002a6e:	683a      	ldr	r2, [r7, #0]
 8002a70:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 8002a74:	8011      	strh	r1, [r2, #0]
 8002a76:	e7f0      	b.n	8002a5a <_svfprintf_r+0x73a>
 8002a78:	f045 0510 	orr.w	r5, r5, #16
 8002a7c:	f015 0320 	ands.w	r3, r5, #32
 8002a80:	d022      	beq.n	8002ac8 <_svfprintf_r+0x7a8>
 8002a82:	3707      	adds	r7, #7
 8002a84:	f027 0707 	bic.w	r7, r7, #7
 8002a88:	f107 0308 	add.w	r3, r7, #8
 8002a8c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002a90:	9304      	str	r3, [sp, #16]
 8002a92:	2300      	movs	r3, #0
 8002a94:	2200      	movs	r2, #0
 8002a96:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002a9a:	f1b9 3fff 	cmp.w	r9, #4294967295
 8002a9e:	f000 83db 	beq.w	8003258 <_svfprintf_r+0xf38>
 8002aa2:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8002aa6:	920b      	str	r2, [sp, #44]	; 0x2c
 8002aa8:	ea56 0207 	orrs.w	r2, r6, r7
 8002aac:	f040 83d9 	bne.w	8003262 <_svfprintf_r+0xf42>
 8002ab0:	f1b9 0f00 	cmp.w	r9, #0
 8002ab4:	f000 80aa 	beq.w	8002c0c <_svfprintf_r+0x8ec>
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d076      	beq.n	8002baa <_svfprintf_r+0x88a>
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	f000 8091 	beq.w	8002be4 <_svfprintf_r+0x8c4>
 8002ac2:	2600      	movs	r6, #0
 8002ac4:	2700      	movs	r7, #0
 8002ac6:	e3d2      	b.n	800326e <_svfprintf_r+0xf4e>
 8002ac8:	1d3a      	adds	r2, r7, #4
 8002aca:	f015 0110 	ands.w	r1, r5, #16
 8002ace:	9204      	str	r2, [sp, #16]
 8002ad0:	d002      	beq.n	8002ad8 <_svfprintf_r+0x7b8>
 8002ad2:	683e      	ldr	r6, [r7, #0]
 8002ad4:	2700      	movs	r7, #0
 8002ad6:	e7dd      	b.n	8002a94 <_svfprintf_r+0x774>
 8002ad8:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8002adc:	d0f9      	beq.n	8002ad2 <_svfprintf_r+0x7b2>
 8002ade:	883e      	ldrh	r6, [r7, #0]
 8002ae0:	2700      	movs	r7, #0
 8002ae2:	e7d6      	b.n	8002a92 <_svfprintf_r+0x772>
 8002ae4:	1d3b      	adds	r3, r7, #4
 8002ae6:	9304      	str	r3, [sp, #16]
 8002ae8:	2330      	movs	r3, #48	; 0x30
 8002aea:	2278      	movs	r2, #120	; 0x78
 8002aec:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8002af0:	4b14      	ldr	r3, [pc, #80]	; (8002b44 <_svfprintf_r+0x824>)
 8002af2:	683e      	ldr	r6, [r7, #0]
 8002af4:	9311      	str	r3, [sp, #68]	; 0x44
 8002af6:	2700      	movs	r7, #0
 8002af8:	f045 0502 	orr.w	r5, r5, #2
 8002afc:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8002b00:	2302      	movs	r3, #2
 8002b02:	9202      	str	r2, [sp, #8]
 8002b04:	e7c6      	b.n	8002a94 <_svfprintf_r+0x774>
 8002b06:	1d3b      	adds	r3, r7, #4
 8002b08:	2600      	movs	r6, #0
 8002b0a:	f1b9 3fff 	cmp.w	r9, #4294967295
 8002b0e:	9304      	str	r3, [sp, #16]
 8002b10:	f8d7 8000 	ldr.w	r8, [r7]
 8002b14:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8002b18:	d00a      	beq.n	8002b30 <_svfprintf_r+0x810>
 8002b1a:	464a      	mov	r2, r9
 8002b1c:	4631      	mov	r1, r6
 8002b1e:	4640      	mov	r0, r8
 8002b20:	f7fd fb56 	bl	80001d0 <memchr>
 8002b24:	2800      	cmp	r0, #0
 8002b26:	f000 808d 	beq.w	8002c44 <_svfprintf_r+0x924>
 8002b2a:	eba0 0908 	sub.w	r9, r0, r8
 8002b2e:	e5cb      	b.n	80026c8 <_svfprintf_r+0x3a8>
 8002b30:	4640      	mov	r0, r8
 8002b32:	f7fd fb9d 	bl	8000270 <strlen>
 8002b36:	4681      	mov	r9, r0
 8002b38:	e5c6      	b.n	80026c8 <_svfprintf_r+0x3a8>
 8002b3a:	bf00      	nop
 8002b3c:	0800513b 	.word	0x0800513b
 8002b40:	0800514b 	.word	0x0800514b
 8002b44:	08005128 	.word	0x08005128
 8002b48:	f045 0510 	orr.w	r5, r5, #16
 8002b4c:	06a9      	lsls	r1, r5, #26
 8002b4e:	d509      	bpl.n	8002b64 <_svfprintf_r+0x844>
 8002b50:	3707      	adds	r7, #7
 8002b52:	f027 0707 	bic.w	r7, r7, #7
 8002b56:	f107 0308 	add.w	r3, r7, #8
 8002b5a:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002b5e:	9304      	str	r3, [sp, #16]
 8002b60:	2301      	movs	r3, #1
 8002b62:	e797      	b.n	8002a94 <_svfprintf_r+0x774>
 8002b64:	1d3b      	adds	r3, r7, #4
 8002b66:	f015 0f10 	tst.w	r5, #16
 8002b6a:	9304      	str	r3, [sp, #16]
 8002b6c:	d001      	beq.n	8002b72 <_svfprintf_r+0x852>
 8002b6e:	683e      	ldr	r6, [r7, #0]
 8002b70:	e002      	b.n	8002b78 <_svfprintf_r+0x858>
 8002b72:	066a      	lsls	r2, r5, #25
 8002b74:	d5fb      	bpl.n	8002b6e <_svfprintf_r+0x84e>
 8002b76:	883e      	ldrh	r6, [r7, #0]
 8002b78:	2700      	movs	r7, #0
 8002b7a:	e7f1      	b.n	8002b60 <_svfprintf_r+0x840>
 8002b7c:	b10b      	cbz	r3, 8002b82 <_svfprintf_r+0x862>
 8002b7e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002b82:	4ba3      	ldr	r3, [pc, #652]	; (8002e10 <_svfprintf_r+0xaf0>)
 8002b84:	e4c2      	b.n	800250c <_svfprintf_r+0x1ec>
 8002b86:	1d3b      	adds	r3, r7, #4
 8002b88:	f015 0f10 	tst.w	r5, #16
 8002b8c:	9304      	str	r3, [sp, #16]
 8002b8e:	d001      	beq.n	8002b94 <_svfprintf_r+0x874>
 8002b90:	683e      	ldr	r6, [r7, #0]
 8002b92:	e002      	b.n	8002b9a <_svfprintf_r+0x87a>
 8002b94:	066e      	lsls	r6, r5, #25
 8002b96:	d5fb      	bpl.n	8002b90 <_svfprintf_r+0x870>
 8002b98:	883e      	ldrh	r6, [r7, #0]
 8002b9a:	2700      	movs	r7, #0
 8002b9c:	e4c2      	b.n	8002524 <_svfprintf_r+0x204>
 8002b9e:	4643      	mov	r3, r8
 8002ba0:	e366      	b.n	8003270 <_svfprintf_r+0xf50>
 8002ba2:	2f00      	cmp	r7, #0
 8002ba4:	bf08      	it	eq
 8002ba6:	2e0a      	cmpeq	r6, #10
 8002ba8:	d205      	bcs.n	8002bb6 <_svfprintf_r+0x896>
 8002baa:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8002bae:	3630      	adds	r6, #48	; 0x30
 8002bb0:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8002bb4:	e377      	b.n	80032a6 <_svfprintf_r+0xf86>
 8002bb6:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8002bba:	4630      	mov	r0, r6
 8002bbc:	4639      	mov	r1, r7
 8002bbe:	220a      	movs	r2, #10
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	f7fd ffed 	bl	8000ba0 <__aeabi_uldivmod>
 8002bc6:	3230      	adds	r2, #48	; 0x30
 8002bc8:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8002bcc:	2300      	movs	r3, #0
 8002bce:	4630      	mov	r0, r6
 8002bd0:	4639      	mov	r1, r7
 8002bd2:	220a      	movs	r2, #10
 8002bd4:	f7fd ffe4 	bl	8000ba0 <__aeabi_uldivmod>
 8002bd8:	4606      	mov	r6, r0
 8002bda:	460f      	mov	r7, r1
 8002bdc:	ea56 0307 	orrs.w	r3, r6, r7
 8002be0:	d1eb      	bne.n	8002bba <_svfprintf_r+0x89a>
 8002be2:	e360      	b.n	80032a6 <_svfprintf_r+0xf86>
 8002be4:	2600      	movs	r6, #0
 8002be6:	2700      	movs	r7, #0
 8002be8:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8002bec:	f006 030f 	and.w	r3, r6, #15
 8002bf0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8002bf2:	5cd3      	ldrb	r3, [r2, r3]
 8002bf4:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8002bf8:	0933      	lsrs	r3, r6, #4
 8002bfa:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8002bfe:	093a      	lsrs	r2, r7, #4
 8002c00:	461e      	mov	r6, r3
 8002c02:	4617      	mov	r7, r2
 8002c04:	ea56 0307 	orrs.w	r3, r6, r7
 8002c08:	d1f0      	bne.n	8002bec <_svfprintf_r+0x8cc>
 8002c0a:	e34c      	b.n	80032a6 <_svfprintf_r+0xf86>
 8002c0c:	b93b      	cbnz	r3, 8002c1e <_svfprintf_r+0x8fe>
 8002c0e:	07ea      	lsls	r2, r5, #31
 8002c10:	d505      	bpl.n	8002c1e <_svfprintf_r+0x8fe>
 8002c12:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8002c16:	2330      	movs	r3, #48	; 0x30
 8002c18:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8002c1c:	e343      	b.n	80032a6 <_svfprintf_r+0xf86>
 8002c1e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8002c22:	e340      	b.n	80032a6 <_svfprintf_r+0xf86>
 8002c24:	b10b      	cbz	r3, 8002c2a <_svfprintf_r+0x90a>
 8002c26:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002c2a:	9b02      	ldr	r3, [sp, #8]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f000 82f7 	beq.w	8003220 <_svfprintf_r+0xf00>
 8002c32:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8002c36:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8002c3a:	2600      	movs	r6, #0
 8002c3c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8002c40:	9704      	str	r7, [sp, #16]
 8002c42:	e4e8      	b.n	8002616 <_svfprintf_r+0x2f6>
 8002c44:	4606      	mov	r6, r0
 8002c46:	e53f      	b.n	80026c8 <_svfprintf_r+0x3a8>
 8002c48:	2310      	movs	r3, #16
 8002c4a:	6063      	str	r3, [r4, #4]
 8002c4c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002c4e:	3310      	adds	r3, #16
 8002c50:	9321      	str	r3, [sp, #132]	; 0x84
 8002c52:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002c54:	3301      	adds	r3, #1
 8002c56:	2b07      	cmp	r3, #7
 8002c58:	9320      	str	r3, [sp, #128]	; 0x80
 8002c5a:	dc04      	bgt.n	8002c66 <_svfprintf_r+0x946>
 8002c5c:	3408      	adds	r4, #8
 8002c5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002c60:	3b10      	subs	r3, #16
 8002c62:	930c      	str	r3, [sp, #48]	; 0x30
 8002c64:	e615      	b.n	8002892 <_svfprintf_r+0x572>
 8002c66:	aa1f      	add	r2, sp, #124	; 0x7c
 8002c68:	4651      	mov	r1, sl
 8002c6a:	4658      	mov	r0, fp
 8002c6c:	f001 fea2 	bl	80049b4 <__ssprint_r>
 8002c70:	2800      	cmp	r0, #0
 8002c72:	f040 82b6 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002c76:	ac2c      	add	r4, sp, #176	; 0xb0
 8002c78:	e7f1      	b.n	8002c5e <_svfprintf_r+0x93e>
 8002c7a:	aa1f      	add	r2, sp, #124	; 0x7c
 8002c7c:	4651      	mov	r1, sl
 8002c7e:	4658      	mov	r0, fp
 8002c80:	f001 fe98 	bl	80049b4 <__ssprint_r>
 8002c84:	2800      	cmp	r0, #0
 8002c86:	f040 82ac 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002c8a:	ac2c      	add	r4, sp, #176	; 0xb0
 8002c8c:	e614      	b.n	80028b8 <_svfprintf_r+0x598>
 8002c8e:	aa1f      	add	r2, sp, #124	; 0x7c
 8002c90:	4651      	mov	r1, sl
 8002c92:	4658      	mov	r0, fp
 8002c94:	f001 fe8e 	bl	80049b4 <__ssprint_r>
 8002c98:	2800      	cmp	r0, #0
 8002c9a:	f040 82a2 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002c9e:	ac2c      	add	r4, sp, #176	; 0xb0
 8002ca0:	e61c      	b.n	80028dc <_svfprintf_r+0x5bc>
 8002ca2:	aa1f      	add	r2, sp, #124	; 0x7c
 8002ca4:	4651      	mov	r1, sl
 8002ca6:	4658      	mov	r0, fp
 8002ca8:	f001 fe84 	bl	80049b4 <__ssprint_r>
 8002cac:	2800      	cmp	r0, #0
 8002cae:	f040 8298 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002cb2:	ac2c      	add	r4, sp, #176	; 0xb0
 8002cb4:	e622      	b.n	80028fc <_svfprintf_r+0x5dc>
 8002cb6:	2210      	movs	r2, #16
 8002cb8:	6062      	str	r2, [r4, #4]
 8002cba:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002cbc:	3210      	adds	r2, #16
 8002cbe:	9221      	str	r2, [sp, #132]	; 0x84
 8002cc0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002cc2:	3201      	adds	r2, #1
 8002cc4:	2a07      	cmp	r2, #7
 8002cc6:	9220      	str	r2, [sp, #128]	; 0x80
 8002cc8:	dc02      	bgt.n	8002cd0 <_svfprintf_r+0x9b0>
 8002cca:	3408      	adds	r4, #8
 8002ccc:	3b10      	subs	r3, #16
 8002cce:	e61d      	b.n	800290c <_svfprintf_r+0x5ec>
 8002cd0:	aa1f      	add	r2, sp, #124	; 0x7c
 8002cd2:	4651      	mov	r1, sl
 8002cd4:	4658      	mov	r0, fp
 8002cd6:	930c      	str	r3, [sp, #48]	; 0x30
 8002cd8:	f001 fe6c 	bl	80049b4 <__ssprint_r>
 8002cdc:	2800      	cmp	r0, #0
 8002cde:	f040 8280 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002ce2:	ac2c      	add	r4, sp, #176	; 0xb0
 8002ce4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002ce6:	e7f1      	b.n	8002ccc <_svfprintf_r+0x9ac>
 8002ce8:	aa1f      	add	r2, sp, #124	; 0x7c
 8002cea:	4651      	mov	r1, sl
 8002cec:	4658      	mov	r0, fp
 8002cee:	f001 fe61 	bl	80049b4 <__ssprint_r>
 8002cf2:	2800      	cmp	r0, #0
 8002cf4:	f040 8275 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002cf8:	ac2c      	add	r4, sp, #176	; 0xb0
 8002cfa:	e617      	b.n	800292c <_svfprintf_r+0x60c>
 8002cfc:	2310      	movs	r3, #16
 8002cfe:	6063      	str	r3, [r4, #4]
 8002d00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002d02:	3310      	adds	r3, #16
 8002d04:	9321      	str	r3, [sp, #132]	; 0x84
 8002d06:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002d08:	3301      	adds	r3, #1
 8002d0a:	2b07      	cmp	r3, #7
 8002d0c:	9320      	str	r3, [sp, #128]	; 0x80
 8002d0e:	dc02      	bgt.n	8002d16 <_svfprintf_r+0x9f6>
 8002d10:	3408      	adds	r4, #8
 8002d12:	3e10      	subs	r6, #16
 8002d14:	e60e      	b.n	8002934 <_svfprintf_r+0x614>
 8002d16:	aa1f      	add	r2, sp, #124	; 0x7c
 8002d18:	4651      	mov	r1, sl
 8002d1a:	4658      	mov	r0, fp
 8002d1c:	f001 fe4a 	bl	80049b4 <__ssprint_r>
 8002d20:	2800      	cmp	r0, #0
 8002d22:	f040 825e 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002d26:	ac2c      	add	r4, sp, #176	; 0xb0
 8002d28:	e7f3      	b.n	8002d12 <_svfprintf_r+0x9f2>
 8002d2a:	aa1f      	add	r2, sp, #124	; 0x7c
 8002d2c:	4651      	mov	r1, sl
 8002d2e:	4658      	mov	r0, fp
 8002d30:	f001 fe40 	bl	80049b4 <__ssprint_r>
 8002d34:	2800      	cmp	r0, #0
 8002d36:	f040 8254 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002d3a:	ac2c      	add	r4, sp, #176	; 0xb0
 8002d3c:	e60a      	b.n	8002954 <_svfprintf_r+0x634>
 8002d3e:	9b02      	ldr	r3, [sp, #8]
 8002d40:	2b65      	cmp	r3, #101	; 0x65
 8002d42:	f340 81a9 	ble.w	8003098 <_svfprintf_r+0xd78>
 8002d46:	2200      	movs	r2, #0
 8002d48:	2300      	movs	r3, #0
 8002d4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002d4e:	f7fd feb7 	bl	8000ac0 <__aeabi_dcmpeq>
 8002d52:	2800      	cmp	r0, #0
 8002d54:	d062      	beq.n	8002e1c <_svfprintf_r+0xafc>
 8002d56:	4b2f      	ldr	r3, [pc, #188]	; (8002e14 <_svfprintf_r+0xaf4>)
 8002d58:	6023      	str	r3, [r4, #0]
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	6063      	str	r3, [r4, #4]
 8002d5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002d60:	3301      	adds	r3, #1
 8002d62:	9321      	str	r3, [sp, #132]	; 0x84
 8002d64:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002d66:	3301      	adds	r3, #1
 8002d68:	2b07      	cmp	r3, #7
 8002d6a:	9320      	str	r3, [sp, #128]	; 0x80
 8002d6c:	dc25      	bgt.n	8002dba <_svfprintf_r+0xa9a>
 8002d6e:	3408      	adds	r4, #8
 8002d70:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002d72:	9a03      	ldr	r2, [sp, #12]
 8002d74:	4293      	cmp	r3, r2
 8002d76:	db02      	blt.n	8002d7e <_svfprintf_r+0xa5e>
 8002d78:	07ee      	lsls	r6, r5, #31
 8002d7a:	f57f ae02 	bpl.w	8002982 <_svfprintf_r+0x662>
 8002d7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002d80:	6023      	str	r3, [r4, #0]
 8002d82:	9b08      	ldr	r3, [sp, #32]
 8002d84:	6063      	str	r3, [r4, #4]
 8002d86:	9a08      	ldr	r2, [sp, #32]
 8002d88:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002d8a:	4413      	add	r3, r2
 8002d8c:	9321      	str	r3, [sp, #132]	; 0x84
 8002d8e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002d90:	3301      	adds	r3, #1
 8002d92:	2b07      	cmp	r3, #7
 8002d94:	9320      	str	r3, [sp, #128]	; 0x80
 8002d96:	dc1a      	bgt.n	8002dce <_svfprintf_r+0xaae>
 8002d98:	3408      	adds	r4, #8
 8002d9a:	9b03      	ldr	r3, [sp, #12]
 8002d9c:	1e5e      	subs	r6, r3, #1
 8002d9e:	2e00      	cmp	r6, #0
 8002da0:	f77f adef 	ble.w	8002982 <_svfprintf_r+0x662>
 8002da4:	4f1c      	ldr	r7, [pc, #112]	; (8002e18 <_svfprintf_r+0xaf8>)
 8002da6:	f04f 0810 	mov.w	r8, #16
 8002daa:	2e10      	cmp	r6, #16
 8002dac:	6027      	str	r7, [r4, #0]
 8002dae:	dc18      	bgt.n	8002de2 <_svfprintf_r+0xac2>
 8002db0:	6066      	str	r6, [r4, #4]
 8002db2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002db4:	441e      	add	r6, r3
 8002db6:	9621      	str	r6, [sp, #132]	; 0x84
 8002db8:	e5d4      	b.n	8002964 <_svfprintf_r+0x644>
 8002dba:	aa1f      	add	r2, sp, #124	; 0x7c
 8002dbc:	4651      	mov	r1, sl
 8002dbe:	4658      	mov	r0, fp
 8002dc0:	f001 fdf8 	bl	80049b4 <__ssprint_r>
 8002dc4:	2800      	cmp	r0, #0
 8002dc6:	f040 820c 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002dca:	ac2c      	add	r4, sp, #176	; 0xb0
 8002dcc:	e7d0      	b.n	8002d70 <_svfprintf_r+0xa50>
 8002dce:	aa1f      	add	r2, sp, #124	; 0x7c
 8002dd0:	4651      	mov	r1, sl
 8002dd2:	4658      	mov	r0, fp
 8002dd4:	f001 fdee 	bl	80049b4 <__ssprint_r>
 8002dd8:	2800      	cmp	r0, #0
 8002dda:	f040 8202 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002dde:	ac2c      	add	r4, sp, #176	; 0xb0
 8002de0:	e7db      	b.n	8002d9a <_svfprintf_r+0xa7a>
 8002de2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002de4:	f8c4 8004 	str.w	r8, [r4, #4]
 8002de8:	3310      	adds	r3, #16
 8002dea:	9321      	str	r3, [sp, #132]	; 0x84
 8002dec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002dee:	3301      	adds	r3, #1
 8002df0:	2b07      	cmp	r3, #7
 8002df2:	9320      	str	r3, [sp, #128]	; 0x80
 8002df4:	dc02      	bgt.n	8002dfc <_svfprintf_r+0xadc>
 8002df6:	3408      	adds	r4, #8
 8002df8:	3e10      	subs	r6, #16
 8002dfa:	e7d6      	b.n	8002daa <_svfprintf_r+0xa8a>
 8002dfc:	aa1f      	add	r2, sp, #124	; 0x7c
 8002dfe:	4651      	mov	r1, sl
 8002e00:	4658      	mov	r0, fp
 8002e02:	f001 fdd7 	bl	80049b4 <__ssprint_r>
 8002e06:	2800      	cmp	r0, #0
 8002e08:	f040 81eb 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002e0c:	ac2c      	add	r4, sp, #176	; 0xb0
 8002e0e:	e7f3      	b.n	8002df8 <_svfprintf_r+0xad8>
 8002e10:	08005128 	.word	0x08005128
 8002e14:	08005139 	.word	0x08005139
 8002e18:	0800514b 	.word	0x0800514b
 8002e1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	dc7a      	bgt.n	8002f18 <_svfprintf_r+0xbf8>
 8002e22:	4b9b      	ldr	r3, [pc, #620]	; (8003090 <_svfprintf_r+0xd70>)
 8002e24:	6023      	str	r3, [r4, #0]
 8002e26:	2301      	movs	r3, #1
 8002e28:	6063      	str	r3, [r4, #4]
 8002e2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	9321      	str	r3, [sp, #132]	; 0x84
 8002e30:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002e32:	3301      	adds	r3, #1
 8002e34:	2b07      	cmp	r3, #7
 8002e36:	9320      	str	r3, [sp, #128]	; 0x80
 8002e38:	dc44      	bgt.n	8002ec4 <_svfprintf_r+0xba4>
 8002e3a:	3408      	adds	r4, #8
 8002e3c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002e3e:	b923      	cbnz	r3, 8002e4a <_svfprintf_r+0xb2a>
 8002e40:	9b03      	ldr	r3, [sp, #12]
 8002e42:	b913      	cbnz	r3, 8002e4a <_svfprintf_r+0xb2a>
 8002e44:	07e8      	lsls	r0, r5, #31
 8002e46:	f57f ad9c 	bpl.w	8002982 <_svfprintf_r+0x662>
 8002e4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002e4c:	6023      	str	r3, [r4, #0]
 8002e4e:	9b08      	ldr	r3, [sp, #32]
 8002e50:	6063      	str	r3, [r4, #4]
 8002e52:	9a08      	ldr	r2, [sp, #32]
 8002e54:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002e56:	4413      	add	r3, r2
 8002e58:	9321      	str	r3, [sp, #132]	; 0x84
 8002e5a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	2b07      	cmp	r3, #7
 8002e60:	9320      	str	r3, [sp, #128]	; 0x80
 8002e62:	dc39      	bgt.n	8002ed8 <_svfprintf_r+0xbb8>
 8002e64:	f104 0308 	add.w	r3, r4, #8
 8002e68:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8002e6a:	2e00      	cmp	r6, #0
 8002e6c:	da19      	bge.n	8002ea2 <_svfprintf_r+0xb82>
 8002e6e:	4f89      	ldr	r7, [pc, #548]	; (8003094 <_svfprintf_r+0xd74>)
 8002e70:	4276      	negs	r6, r6
 8002e72:	2410      	movs	r4, #16
 8002e74:	2e10      	cmp	r6, #16
 8002e76:	601f      	str	r7, [r3, #0]
 8002e78:	dc38      	bgt.n	8002eec <_svfprintf_r+0xbcc>
 8002e7a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002e7c:	605e      	str	r6, [r3, #4]
 8002e7e:	4416      	add	r6, r2
 8002e80:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002e82:	9621      	str	r6, [sp, #132]	; 0x84
 8002e84:	3201      	adds	r2, #1
 8002e86:	2a07      	cmp	r2, #7
 8002e88:	f103 0308 	add.w	r3, r3, #8
 8002e8c:	9220      	str	r2, [sp, #128]	; 0x80
 8002e8e:	dd08      	ble.n	8002ea2 <_svfprintf_r+0xb82>
 8002e90:	aa1f      	add	r2, sp, #124	; 0x7c
 8002e92:	4651      	mov	r1, sl
 8002e94:	4658      	mov	r0, fp
 8002e96:	f001 fd8d 	bl	80049b4 <__ssprint_r>
 8002e9a:	2800      	cmp	r0, #0
 8002e9c:	f040 81a1 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002ea0:	ab2c      	add	r3, sp, #176	; 0xb0
 8002ea2:	9a03      	ldr	r2, [sp, #12]
 8002ea4:	605a      	str	r2, [r3, #4]
 8002ea6:	9903      	ldr	r1, [sp, #12]
 8002ea8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002eaa:	f8c3 8000 	str.w	r8, [r3]
 8002eae:	440a      	add	r2, r1
 8002eb0:	9221      	str	r2, [sp, #132]	; 0x84
 8002eb2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002eb4:	3201      	adds	r2, #1
 8002eb6:	2a07      	cmp	r2, #7
 8002eb8:	9220      	str	r2, [sp, #128]	; 0x80
 8002eba:	f73f ad59 	bgt.w	8002970 <_svfprintf_r+0x650>
 8002ebe:	f103 0408 	add.w	r4, r3, #8
 8002ec2:	e55e      	b.n	8002982 <_svfprintf_r+0x662>
 8002ec4:	aa1f      	add	r2, sp, #124	; 0x7c
 8002ec6:	4651      	mov	r1, sl
 8002ec8:	4658      	mov	r0, fp
 8002eca:	f001 fd73 	bl	80049b4 <__ssprint_r>
 8002ece:	2800      	cmp	r0, #0
 8002ed0:	f040 8187 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002ed4:	ac2c      	add	r4, sp, #176	; 0xb0
 8002ed6:	e7b1      	b.n	8002e3c <_svfprintf_r+0xb1c>
 8002ed8:	aa1f      	add	r2, sp, #124	; 0x7c
 8002eda:	4651      	mov	r1, sl
 8002edc:	4658      	mov	r0, fp
 8002ede:	f001 fd69 	bl	80049b4 <__ssprint_r>
 8002ee2:	2800      	cmp	r0, #0
 8002ee4:	f040 817d 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002ee8:	ab2c      	add	r3, sp, #176	; 0xb0
 8002eea:	e7bd      	b.n	8002e68 <_svfprintf_r+0xb48>
 8002eec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002eee:	605c      	str	r4, [r3, #4]
 8002ef0:	3210      	adds	r2, #16
 8002ef2:	9221      	str	r2, [sp, #132]	; 0x84
 8002ef4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002ef6:	3201      	adds	r2, #1
 8002ef8:	2a07      	cmp	r2, #7
 8002efa:	9220      	str	r2, [sp, #128]	; 0x80
 8002efc:	dc02      	bgt.n	8002f04 <_svfprintf_r+0xbe4>
 8002efe:	3308      	adds	r3, #8
 8002f00:	3e10      	subs	r6, #16
 8002f02:	e7b7      	b.n	8002e74 <_svfprintf_r+0xb54>
 8002f04:	aa1f      	add	r2, sp, #124	; 0x7c
 8002f06:	4651      	mov	r1, sl
 8002f08:	4658      	mov	r0, fp
 8002f0a:	f001 fd53 	bl	80049b4 <__ssprint_r>
 8002f0e:	2800      	cmp	r0, #0
 8002f10:	f040 8167 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8002f14:	ab2c      	add	r3, sp, #176	; 0xb0
 8002f16:	e7f3      	b.n	8002f00 <_svfprintf_r+0xbe0>
 8002f18:	9b03      	ldr	r3, [sp, #12]
 8002f1a:	42bb      	cmp	r3, r7
 8002f1c:	bfa8      	it	ge
 8002f1e:	463b      	movge	r3, r7
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	461e      	mov	r6, r3
 8002f24:	dd0b      	ble.n	8002f3e <_svfprintf_r+0xc1e>
 8002f26:	6063      	str	r3, [r4, #4]
 8002f28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002f2a:	f8c4 8000 	str.w	r8, [r4]
 8002f2e:	4433      	add	r3, r6
 8002f30:	9321      	str	r3, [sp, #132]	; 0x84
 8002f32:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002f34:	3301      	adds	r3, #1
 8002f36:	2b07      	cmp	r3, #7
 8002f38:	9320      	str	r3, [sp, #128]	; 0x80
 8002f3a:	dc5f      	bgt.n	8002ffc <_svfprintf_r+0xcdc>
 8002f3c:	3408      	adds	r4, #8
 8002f3e:	2e00      	cmp	r6, #0
 8002f40:	bfac      	ite	ge
 8002f42:	1bbe      	subge	r6, r7, r6
 8002f44:	463e      	movlt	r6, r7
 8002f46:	2e00      	cmp	r6, #0
 8002f48:	dd0f      	ble.n	8002f6a <_svfprintf_r+0xc4a>
 8002f4a:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8003094 <_svfprintf_r+0xd74>
 8002f4e:	f8c4 9000 	str.w	r9, [r4]
 8002f52:	2e10      	cmp	r6, #16
 8002f54:	dc5c      	bgt.n	8003010 <_svfprintf_r+0xcf0>
 8002f56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002f58:	6066      	str	r6, [r4, #4]
 8002f5a:	441e      	add	r6, r3
 8002f5c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002f5e:	9621      	str	r6, [sp, #132]	; 0x84
 8002f60:	3301      	adds	r3, #1
 8002f62:	2b07      	cmp	r3, #7
 8002f64:	9320      	str	r3, [sp, #128]	; 0x80
 8002f66:	dc6a      	bgt.n	800303e <_svfprintf_r+0xd1e>
 8002f68:	3408      	adds	r4, #8
 8002f6a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002f6c:	9a03      	ldr	r2, [sp, #12]
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	db01      	blt.n	8002f76 <_svfprintf_r+0xc56>
 8002f72:	07e9      	lsls	r1, r5, #31
 8002f74:	d50d      	bpl.n	8002f92 <_svfprintf_r+0xc72>
 8002f76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002f78:	6023      	str	r3, [r4, #0]
 8002f7a:	9b08      	ldr	r3, [sp, #32]
 8002f7c:	6063      	str	r3, [r4, #4]
 8002f7e:	9a08      	ldr	r2, [sp, #32]
 8002f80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002f82:	4413      	add	r3, r2
 8002f84:	9321      	str	r3, [sp, #132]	; 0x84
 8002f86:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002f88:	3301      	adds	r3, #1
 8002f8a:	2b07      	cmp	r3, #7
 8002f8c:	9320      	str	r3, [sp, #128]	; 0x80
 8002f8e:	dc60      	bgt.n	8003052 <_svfprintf_r+0xd32>
 8002f90:	3408      	adds	r4, #8
 8002f92:	9b03      	ldr	r3, [sp, #12]
 8002f94:	9a03      	ldr	r2, [sp, #12]
 8002f96:	1bde      	subs	r6, r3, r7
 8002f98:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	429e      	cmp	r6, r3
 8002f9e:	bfa8      	it	ge
 8002fa0:	461e      	movge	r6, r3
 8002fa2:	2e00      	cmp	r6, #0
 8002fa4:	dd0b      	ble.n	8002fbe <_svfprintf_r+0xc9e>
 8002fa6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002fa8:	6066      	str	r6, [r4, #4]
 8002faa:	4433      	add	r3, r6
 8002fac:	9321      	str	r3, [sp, #132]	; 0x84
 8002fae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	4447      	add	r7, r8
 8002fb4:	2b07      	cmp	r3, #7
 8002fb6:	6027      	str	r7, [r4, #0]
 8002fb8:	9320      	str	r3, [sp, #128]	; 0x80
 8002fba:	dc54      	bgt.n	8003066 <_svfprintf_r+0xd46>
 8002fbc:	3408      	adds	r4, #8
 8002fbe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002fc0:	9a03      	ldr	r2, [sp, #12]
 8002fc2:	2e00      	cmp	r6, #0
 8002fc4:	eba2 0303 	sub.w	r3, r2, r3
 8002fc8:	bfac      	ite	ge
 8002fca:	1b9e      	subge	r6, r3, r6
 8002fcc:	461e      	movlt	r6, r3
 8002fce:	2e00      	cmp	r6, #0
 8002fd0:	f77f acd7 	ble.w	8002982 <_svfprintf_r+0x662>
 8002fd4:	4f2f      	ldr	r7, [pc, #188]	; (8003094 <_svfprintf_r+0xd74>)
 8002fd6:	f04f 0810 	mov.w	r8, #16
 8002fda:	2e10      	cmp	r6, #16
 8002fdc:	6027      	str	r7, [r4, #0]
 8002fde:	f77f aee7 	ble.w	8002db0 <_svfprintf_r+0xa90>
 8002fe2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002fe4:	f8c4 8004 	str.w	r8, [r4, #4]
 8002fe8:	3310      	adds	r3, #16
 8002fea:	9321      	str	r3, [sp, #132]	; 0x84
 8002fec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002fee:	3301      	adds	r3, #1
 8002ff0:	2b07      	cmp	r3, #7
 8002ff2:	9320      	str	r3, [sp, #128]	; 0x80
 8002ff4:	dc41      	bgt.n	800307a <_svfprintf_r+0xd5a>
 8002ff6:	3408      	adds	r4, #8
 8002ff8:	3e10      	subs	r6, #16
 8002ffa:	e7ee      	b.n	8002fda <_svfprintf_r+0xcba>
 8002ffc:	aa1f      	add	r2, sp, #124	; 0x7c
 8002ffe:	4651      	mov	r1, sl
 8003000:	4658      	mov	r0, fp
 8003002:	f001 fcd7 	bl	80049b4 <__ssprint_r>
 8003006:	2800      	cmp	r0, #0
 8003008:	f040 80eb 	bne.w	80031e2 <_svfprintf_r+0xec2>
 800300c:	ac2c      	add	r4, sp, #176	; 0xb0
 800300e:	e796      	b.n	8002f3e <_svfprintf_r+0xc1e>
 8003010:	2310      	movs	r3, #16
 8003012:	6063      	str	r3, [r4, #4]
 8003014:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003016:	3310      	adds	r3, #16
 8003018:	9321      	str	r3, [sp, #132]	; 0x84
 800301a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800301c:	3301      	adds	r3, #1
 800301e:	2b07      	cmp	r3, #7
 8003020:	9320      	str	r3, [sp, #128]	; 0x80
 8003022:	dc02      	bgt.n	800302a <_svfprintf_r+0xd0a>
 8003024:	3408      	adds	r4, #8
 8003026:	3e10      	subs	r6, #16
 8003028:	e791      	b.n	8002f4e <_svfprintf_r+0xc2e>
 800302a:	aa1f      	add	r2, sp, #124	; 0x7c
 800302c:	4651      	mov	r1, sl
 800302e:	4658      	mov	r0, fp
 8003030:	f001 fcc0 	bl	80049b4 <__ssprint_r>
 8003034:	2800      	cmp	r0, #0
 8003036:	f040 80d4 	bne.w	80031e2 <_svfprintf_r+0xec2>
 800303a:	ac2c      	add	r4, sp, #176	; 0xb0
 800303c:	e7f3      	b.n	8003026 <_svfprintf_r+0xd06>
 800303e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003040:	4651      	mov	r1, sl
 8003042:	4658      	mov	r0, fp
 8003044:	f001 fcb6 	bl	80049b4 <__ssprint_r>
 8003048:	2800      	cmp	r0, #0
 800304a:	f040 80ca 	bne.w	80031e2 <_svfprintf_r+0xec2>
 800304e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003050:	e78b      	b.n	8002f6a <_svfprintf_r+0xc4a>
 8003052:	aa1f      	add	r2, sp, #124	; 0x7c
 8003054:	4651      	mov	r1, sl
 8003056:	4658      	mov	r0, fp
 8003058:	f001 fcac 	bl	80049b4 <__ssprint_r>
 800305c:	2800      	cmp	r0, #0
 800305e:	f040 80c0 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8003062:	ac2c      	add	r4, sp, #176	; 0xb0
 8003064:	e795      	b.n	8002f92 <_svfprintf_r+0xc72>
 8003066:	aa1f      	add	r2, sp, #124	; 0x7c
 8003068:	4651      	mov	r1, sl
 800306a:	4658      	mov	r0, fp
 800306c:	f001 fca2 	bl	80049b4 <__ssprint_r>
 8003070:	2800      	cmp	r0, #0
 8003072:	f040 80b6 	bne.w	80031e2 <_svfprintf_r+0xec2>
 8003076:	ac2c      	add	r4, sp, #176	; 0xb0
 8003078:	e7a1      	b.n	8002fbe <_svfprintf_r+0xc9e>
 800307a:	aa1f      	add	r2, sp, #124	; 0x7c
 800307c:	4651      	mov	r1, sl
 800307e:	4658      	mov	r0, fp
 8003080:	f001 fc98 	bl	80049b4 <__ssprint_r>
 8003084:	2800      	cmp	r0, #0
 8003086:	f040 80ac 	bne.w	80031e2 <_svfprintf_r+0xec2>
 800308a:	ac2c      	add	r4, sp, #176	; 0xb0
 800308c:	e7b4      	b.n	8002ff8 <_svfprintf_r+0xcd8>
 800308e:	bf00      	nop
 8003090:	08005139 	.word	0x08005139
 8003094:	0800514b 	.word	0x0800514b
 8003098:	9b03      	ldr	r3, [sp, #12]
 800309a:	2b01      	cmp	r3, #1
 800309c:	dc01      	bgt.n	80030a2 <_svfprintf_r+0xd82>
 800309e:	07ea      	lsls	r2, r5, #31
 80030a0:	d576      	bpl.n	8003190 <_svfprintf_r+0xe70>
 80030a2:	2301      	movs	r3, #1
 80030a4:	6063      	str	r3, [r4, #4]
 80030a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80030a8:	f8c4 8000 	str.w	r8, [r4]
 80030ac:	3301      	adds	r3, #1
 80030ae:	9321      	str	r3, [sp, #132]	; 0x84
 80030b0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80030b2:	3301      	adds	r3, #1
 80030b4:	2b07      	cmp	r3, #7
 80030b6:	9320      	str	r3, [sp, #128]	; 0x80
 80030b8:	dc36      	bgt.n	8003128 <_svfprintf_r+0xe08>
 80030ba:	3408      	adds	r4, #8
 80030bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80030be:	6023      	str	r3, [r4, #0]
 80030c0:	9b08      	ldr	r3, [sp, #32]
 80030c2:	6063      	str	r3, [r4, #4]
 80030c4:	9a08      	ldr	r2, [sp, #32]
 80030c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80030c8:	4413      	add	r3, r2
 80030ca:	9321      	str	r3, [sp, #132]	; 0x84
 80030cc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80030ce:	3301      	adds	r3, #1
 80030d0:	2b07      	cmp	r3, #7
 80030d2:	9320      	str	r3, [sp, #128]	; 0x80
 80030d4:	dc31      	bgt.n	800313a <_svfprintf_r+0xe1a>
 80030d6:	3408      	adds	r4, #8
 80030d8:	2300      	movs	r3, #0
 80030da:	2200      	movs	r2, #0
 80030dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80030e0:	f7fd fcee 	bl	8000ac0 <__aeabi_dcmpeq>
 80030e4:	9b03      	ldr	r3, [sp, #12]
 80030e6:	1e5e      	subs	r6, r3, #1
 80030e8:	2800      	cmp	r0, #0
 80030ea:	d12f      	bne.n	800314c <_svfprintf_r+0xe2c>
 80030ec:	f108 0301 	add.w	r3, r8, #1
 80030f0:	e884 0048 	stmia.w	r4, {r3, r6}
 80030f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80030f6:	9a03      	ldr	r2, [sp, #12]
 80030f8:	3b01      	subs	r3, #1
 80030fa:	4413      	add	r3, r2
 80030fc:	9321      	str	r3, [sp, #132]	; 0x84
 80030fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003100:	3301      	adds	r3, #1
 8003102:	2b07      	cmp	r3, #7
 8003104:	9320      	str	r3, [sp, #128]	; 0x80
 8003106:	dd4a      	ble.n	800319e <_svfprintf_r+0xe7e>
 8003108:	aa1f      	add	r2, sp, #124	; 0x7c
 800310a:	4651      	mov	r1, sl
 800310c:	4658      	mov	r0, fp
 800310e:	f001 fc51 	bl	80049b4 <__ssprint_r>
 8003112:	2800      	cmp	r0, #0
 8003114:	d165      	bne.n	80031e2 <_svfprintf_r+0xec2>
 8003116:	ac2c      	add	r4, sp, #176	; 0xb0
 8003118:	ab1b      	add	r3, sp, #108	; 0x6c
 800311a:	6023      	str	r3, [r4, #0]
 800311c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800311e:	6063      	str	r3, [r4, #4]
 8003120:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003122:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003124:	4413      	add	r3, r2
 8003126:	e41c      	b.n	8002962 <_svfprintf_r+0x642>
 8003128:	aa1f      	add	r2, sp, #124	; 0x7c
 800312a:	4651      	mov	r1, sl
 800312c:	4658      	mov	r0, fp
 800312e:	f001 fc41 	bl	80049b4 <__ssprint_r>
 8003132:	2800      	cmp	r0, #0
 8003134:	d155      	bne.n	80031e2 <_svfprintf_r+0xec2>
 8003136:	ac2c      	add	r4, sp, #176	; 0xb0
 8003138:	e7c0      	b.n	80030bc <_svfprintf_r+0xd9c>
 800313a:	aa1f      	add	r2, sp, #124	; 0x7c
 800313c:	4651      	mov	r1, sl
 800313e:	4658      	mov	r0, fp
 8003140:	f001 fc38 	bl	80049b4 <__ssprint_r>
 8003144:	2800      	cmp	r0, #0
 8003146:	d14c      	bne.n	80031e2 <_svfprintf_r+0xec2>
 8003148:	ac2c      	add	r4, sp, #176	; 0xb0
 800314a:	e7c5      	b.n	80030d8 <_svfprintf_r+0xdb8>
 800314c:	2e00      	cmp	r6, #0
 800314e:	dde3      	ble.n	8003118 <_svfprintf_r+0xdf8>
 8003150:	4f59      	ldr	r7, [pc, #356]	; (80032b8 <_svfprintf_r+0xf98>)
 8003152:	f04f 0810 	mov.w	r8, #16
 8003156:	2e10      	cmp	r6, #16
 8003158:	6027      	str	r7, [r4, #0]
 800315a:	dc04      	bgt.n	8003166 <_svfprintf_r+0xe46>
 800315c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800315e:	6066      	str	r6, [r4, #4]
 8003160:	441e      	add	r6, r3
 8003162:	9621      	str	r6, [sp, #132]	; 0x84
 8003164:	e7cb      	b.n	80030fe <_svfprintf_r+0xdde>
 8003166:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003168:	f8c4 8004 	str.w	r8, [r4, #4]
 800316c:	3310      	adds	r3, #16
 800316e:	9321      	str	r3, [sp, #132]	; 0x84
 8003170:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003172:	3301      	adds	r3, #1
 8003174:	2b07      	cmp	r3, #7
 8003176:	9320      	str	r3, [sp, #128]	; 0x80
 8003178:	dc02      	bgt.n	8003180 <_svfprintf_r+0xe60>
 800317a:	3408      	adds	r4, #8
 800317c:	3e10      	subs	r6, #16
 800317e:	e7ea      	b.n	8003156 <_svfprintf_r+0xe36>
 8003180:	aa1f      	add	r2, sp, #124	; 0x7c
 8003182:	4651      	mov	r1, sl
 8003184:	4658      	mov	r0, fp
 8003186:	f001 fc15 	bl	80049b4 <__ssprint_r>
 800318a:	bb50      	cbnz	r0, 80031e2 <_svfprintf_r+0xec2>
 800318c:	ac2c      	add	r4, sp, #176	; 0xb0
 800318e:	e7f5      	b.n	800317c <_svfprintf_r+0xe5c>
 8003190:	2301      	movs	r3, #1
 8003192:	6063      	str	r3, [r4, #4]
 8003194:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003196:	f8c4 8000 	str.w	r8, [r4]
 800319a:	3301      	adds	r3, #1
 800319c:	e7ae      	b.n	80030fc <_svfprintf_r+0xddc>
 800319e:	3408      	adds	r4, #8
 80031a0:	e7ba      	b.n	8003118 <_svfprintf_r+0xdf8>
 80031a2:	3408      	adds	r4, #8
 80031a4:	f7ff bbed 	b.w	8002982 <_svfprintf_r+0x662>
 80031a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80031ac:	1a9d      	subs	r5, r3, r2
 80031ae:	2d00      	cmp	r5, #0
 80031b0:	f77f abea 	ble.w	8002988 <_svfprintf_r+0x668>
 80031b4:	2610      	movs	r6, #16
 80031b6:	4b41      	ldr	r3, [pc, #260]	; (80032bc <_svfprintf_r+0xf9c>)
 80031b8:	6023      	str	r3, [r4, #0]
 80031ba:	2d10      	cmp	r5, #16
 80031bc:	dc1b      	bgt.n	80031f6 <_svfprintf_r+0xed6>
 80031be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80031c0:	6065      	str	r5, [r4, #4]
 80031c2:	441d      	add	r5, r3
 80031c4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80031c6:	9521      	str	r5, [sp, #132]	; 0x84
 80031c8:	3301      	adds	r3, #1
 80031ca:	2b07      	cmp	r3, #7
 80031cc:	9320      	str	r3, [sp, #128]	; 0x80
 80031ce:	f77f abdb 	ble.w	8002988 <_svfprintf_r+0x668>
 80031d2:	aa1f      	add	r2, sp, #124	; 0x7c
 80031d4:	4651      	mov	r1, sl
 80031d6:	4658      	mov	r0, fp
 80031d8:	f001 fbec 	bl	80049b4 <__ssprint_r>
 80031dc:	2800      	cmp	r0, #0
 80031de:	f43f abd3 	beq.w	8002988 <_svfprintf_r+0x668>
 80031e2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80031e6:	f013 0f40 	tst.w	r3, #64	; 0x40
 80031ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031ec:	bf18      	it	ne
 80031ee:	f04f 33ff 	movne.w	r3, #4294967295
 80031f2:	f7ff b8b9 	b.w	8002368 <_svfprintf_r+0x48>
 80031f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80031f8:	6066      	str	r6, [r4, #4]
 80031fa:	3310      	adds	r3, #16
 80031fc:	9321      	str	r3, [sp, #132]	; 0x84
 80031fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003200:	3301      	adds	r3, #1
 8003202:	2b07      	cmp	r3, #7
 8003204:	9320      	str	r3, [sp, #128]	; 0x80
 8003206:	dc02      	bgt.n	800320e <_svfprintf_r+0xeee>
 8003208:	3408      	adds	r4, #8
 800320a:	3d10      	subs	r5, #16
 800320c:	e7d3      	b.n	80031b6 <_svfprintf_r+0xe96>
 800320e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003210:	4651      	mov	r1, sl
 8003212:	4658      	mov	r0, fp
 8003214:	f001 fbce 	bl	80049b4 <__ssprint_r>
 8003218:	2800      	cmp	r0, #0
 800321a:	d1e2      	bne.n	80031e2 <_svfprintf_r+0xec2>
 800321c:	ac2c      	add	r4, sp, #176	; 0xb0
 800321e:	e7f4      	b.n	800320a <_svfprintf_r+0xeea>
 8003220:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003222:	2b00      	cmp	r3, #0
 8003224:	d0dd      	beq.n	80031e2 <_svfprintf_r+0xec2>
 8003226:	aa1f      	add	r2, sp, #124	; 0x7c
 8003228:	4651      	mov	r1, sl
 800322a:	4658      	mov	r0, fp
 800322c:	f001 fbc2 	bl	80049b4 <__ssprint_r>
 8003230:	e7d7      	b.n	80031e2 <_svfprintf_r+0xec2>
 8003232:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003236:	4610      	mov	r0, r2
 8003238:	4619      	mov	r1, r3
 800323a:	f7fd fc73 	bl	8000b24 <__aeabi_dcmpun>
 800323e:	2800      	cmp	r0, #0
 8003240:	f43f aa44 	beq.w	80026cc <_svfprintf_r+0x3ac>
 8003244:	4b1e      	ldr	r3, [pc, #120]	; (80032c0 <_svfprintf_r+0xfa0>)
 8003246:	4a1f      	ldr	r2, [pc, #124]	; (80032c4 <_svfprintf_r+0xfa4>)
 8003248:	f7ff ba34 	b.w	80026b4 <_svfprintf_r+0x394>
 800324c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800324e:	eba3 0308 	sub.w	r3, r3, r8
 8003252:	9303      	str	r3, [sp, #12]
 8003254:	f7ff bab5 	b.w	80027c2 <_svfprintf_r+0x4a2>
 8003258:	ea56 0207 	orrs.w	r2, r6, r7
 800325c:	950b      	str	r5, [sp, #44]	; 0x2c
 800325e:	f43f ac2b 	beq.w	8002ab8 <_svfprintf_r+0x798>
 8003262:	2b01      	cmp	r3, #1
 8003264:	f43f ac9d 	beq.w	8002ba2 <_svfprintf_r+0x882>
 8003268:	2b02      	cmp	r3, #2
 800326a:	f43f acbd 	beq.w	8002be8 <_svfprintf_r+0x8c8>
 800326e:	ab2c      	add	r3, sp, #176	; 0xb0
 8003270:	08f1      	lsrs	r1, r6, #3
 8003272:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8003276:	08f8      	lsrs	r0, r7, #3
 8003278:	f006 0207 	and.w	r2, r6, #7
 800327c:	4607      	mov	r7, r0
 800327e:	460e      	mov	r6, r1
 8003280:	3230      	adds	r2, #48	; 0x30
 8003282:	ea56 0107 	orrs.w	r1, r6, r7
 8003286:	f103 38ff 	add.w	r8, r3, #4294967295
 800328a:	f803 2c01 	strb.w	r2, [r3, #-1]
 800328e:	f47f ac86 	bne.w	8002b9e <_svfprintf_r+0x87e>
 8003292:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003294:	07c9      	lsls	r1, r1, #31
 8003296:	d506      	bpl.n	80032a6 <_svfprintf_r+0xf86>
 8003298:	2a30      	cmp	r2, #48	; 0x30
 800329a:	d004      	beq.n	80032a6 <_svfprintf_r+0xf86>
 800329c:	2230      	movs	r2, #48	; 0x30
 800329e:	f808 2c01 	strb.w	r2, [r8, #-1]
 80032a2:	f1a3 0802 	sub.w	r8, r3, #2
 80032a6:	464e      	mov	r6, r9
 80032a8:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 80032ac:	eba9 0908 	sub.w	r9, r9, r8
 80032b0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80032b2:	2700      	movs	r7, #0
 80032b4:	f7ff bad1 	b.w	800285a <_svfprintf_r+0x53a>
 80032b8:	0800514b 	.word	0x0800514b
 80032bc:	0800513b 	.word	0x0800513b
 80032c0:	0800510f 	.word	0x0800510f
 80032c4:	08005113 	.word	0x08005113

080032c8 <quorem>:
 80032c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032cc:	6903      	ldr	r3, [r0, #16]
 80032ce:	690c      	ldr	r4, [r1, #16]
 80032d0:	429c      	cmp	r4, r3
 80032d2:	4680      	mov	r8, r0
 80032d4:	f300 8082 	bgt.w	80033dc <quorem+0x114>
 80032d8:	3c01      	subs	r4, #1
 80032da:	f101 0714 	add.w	r7, r1, #20
 80032de:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80032e2:	f100 0614 	add.w	r6, r0, #20
 80032e6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80032ea:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80032ee:	eb06 030e 	add.w	r3, r6, lr
 80032f2:	3501      	adds	r5, #1
 80032f4:	eb07 090e 	add.w	r9, r7, lr
 80032f8:	9301      	str	r3, [sp, #4]
 80032fa:	fbb0 f5f5 	udiv	r5, r0, r5
 80032fe:	b395      	cbz	r5, 8003366 <quorem+0x9e>
 8003300:	f04f 0a00 	mov.w	sl, #0
 8003304:	4638      	mov	r0, r7
 8003306:	46b4      	mov	ip, r6
 8003308:	46d3      	mov	fp, sl
 800330a:	f850 2b04 	ldr.w	r2, [r0], #4
 800330e:	b293      	uxth	r3, r2
 8003310:	fb05 a303 	mla	r3, r5, r3, sl
 8003314:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003318:	b29b      	uxth	r3, r3
 800331a:	ebab 0303 	sub.w	r3, fp, r3
 800331e:	0c12      	lsrs	r2, r2, #16
 8003320:	f8bc b000 	ldrh.w	fp, [ip]
 8003324:	fb05 a202 	mla	r2, r5, r2, sl
 8003328:	fa13 f38b 	uxtah	r3, r3, fp
 800332c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003330:	fa1f fb82 	uxth.w	fp, r2
 8003334:	f8dc 2000 	ldr.w	r2, [ip]
 8003338:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800333c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003340:	b29b      	uxth	r3, r3
 8003342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003346:	4581      	cmp	r9, r0
 8003348:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800334c:	f84c 3b04 	str.w	r3, [ip], #4
 8003350:	d2db      	bcs.n	800330a <quorem+0x42>
 8003352:	f856 300e 	ldr.w	r3, [r6, lr]
 8003356:	b933      	cbnz	r3, 8003366 <quorem+0x9e>
 8003358:	9b01      	ldr	r3, [sp, #4]
 800335a:	3b04      	subs	r3, #4
 800335c:	429e      	cmp	r6, r3
 800335e:	461a      	mov	r2, r3
 8003360:	d330      	bcc.n	80033c4 <quorem+0xfc>
 8003362:	f8c8 4010 	str.w	r4, [r8, #16]
 8003366:	4640      	mov	r0, r8
 8003368:	f001 fa4d 	bl	8004806 <__mcmp>
 800336c:	2800      	cmp	r0, #0
 800336e:	db25      	blt.n	80033bc <quorem+0xf4>
 8003370:	3501      	adds	r5, #1
 8003372:	4630      	mov	r0, r6
 8003374:	f04f 0e00 	mov.w	lr, #0
 8003378:	f857 2b04 	ldr.w	r2, [r7], #4
 800337c:	f8d0 c000 	ldr.w	ip, [r0]
 8003380:	b293      	uxth	r3, r2
 8003382:	ebae 0303 	sub.w	r3, lr, r3
 8003386:	0c12      	lsrs	r2, r2, #16
 8003388:	fa13 f38c 	uxtah	r3, r3, ip
 800338c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003390:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003394:	b29b      	uxth	r3, r3
 8003396:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800339a:	45b9      	cmp	r9, r7
 800339c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80033a0:	f840 3b04 	str.w	r3, [r0], #4
 80033a4:	d2e8      	bcs.n	8003378 <quorem+0xb0>
 80033a6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80033aa:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80033ae:	b92a      	cbnz	r2, 80033bc <quorem+0xf4>
 80033b0:	3b04      	subs	r3, #4
 80033b2:	429e      	cmp	r6, r3
 80033b4:	461a      	mov	r2, r3
 80033b6:	d30b      	bcc.n	80033d0 <quorem+0x108>
 80033b8:	f8c8 4010 	str.w	r4, [r8, #16]
 80033bc:	4628      	mov	r0, r5
 80033be:	b003      	add	sp, #12
 80033c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033c4:	6812      	ldr	r2, [r2, #0]
 80033c6:	3b04      	subs	r3, #4
 80033c8:	2a00      	cmp	r2, #0
 80033ca:	d1ca      	bne.n	8003362 <quorem+0x9a>
 80033cc:	3c01      	subs	r4, #1
 80033ce:	e7c5      	b.n	800335c <quorem+0x94>
 80033d0:	6812      	ldr	r2, [r2, #0]
 80033d2:	3b04      	subs	r3, #4
 80033d4:	2a00      	cmp	r2, #0
 80033d6:	d1ef      	bne.n	80033b8 <quorem+0xf0>
 80033d8:	3c01      	subs	r4, #1
 80033da:	e7ea      	b.n	80033b2 <quorem+0xea>
 80033dc:	2000      	movs	r0, #0
 80033de:	e7ee      	b.n	80033be <quorem+0xf6>

080033e0 <_dtoa_r>:
 80033e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033e4:	ec57 6b10 	vmov	r6, r7, d0
 80033e8:	b097      	sub	sp, #92	; 0x5c
 80033ea:	e9cd 6700 	strd	r6, r7, [sp]
 80033ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80033f0:	9107      	str	r1, [sp, #28]
 80033f2:	4604      	mov	r4, r0
 80033f4:	920a      	str	r2, [sp, #40]	; 0x28
 80033f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80033f8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80033fa:	b93e      	cbnz	r6, 800340c <_dtoa_r+0x2c>
 80033fc:	2010      	movs	r0, #16
 80033fe:	f000 fdcb 	bl	8003f98 <malloc>
 8003402:	6260      	str	r0, [r4, #36]	; 0x24
 8003404:	6046      	str	r6, [r0, #4]
 8003406:	6086      	str	r6, [r0, #8]
 8003408:	6006      	str	r6, [r0, #0]
 800340a:	60c6      	str	r6, [r0, #12]
 800340c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800340e:	6819      	ldr	r1, [r3, #0]
 8003410:	b151      	cbz	r1, 8003428 <_dtoa_r+0x48>
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	604a      	str	r2, [r1, #4]
 8003416:	2301      	movs	r3, #1
 8003418:	4093      	lsls	r3, r2
 800341a:	608b      	str	r3, [r1, #8]
 800341c:	4620      	mov	r0, r4
 800341e:	f001 f81d 	bl	800445c <_Bfree>
 8003422:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003424:	2200      	movs	r2, #0
 8003426:	601a      	str	r2, [r3, #0]
 8003428:	9b01      	ldr	r3, [sp, #4]
 800342a:	2b00      	cmp	r3, #0
 800342c:	bfbf      	itttt	lt
 800342e:	2301      	movlt	r3, #1
 8003430:	602b      	strlt	r3, [r5, #0]
 8003432:	9b01      	ldrlt	r3, [sp, #4]
 8003434:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003438:	bfb2      	itee	lt
 800343a:	9301      	strlt	r3, [sp, #4]
 800343c:	2300      	movge	r3, #0
 800343e:	602b      	strge	r3, [r5, #0]
 8003440:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8003444:	4ba8      	ldr	r3, [pc, #672]	; (80036e8 <_dtoa_r+0x308>)
 8003446:	ea33 0308 	bics.w	r3, r3, r8
 800344a:	d11b      	bne.n	8003484 <_dtoa_r+0xa4>
 800344c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800344e:	f242 730f 	movw	r3, #9999	; 0x270f
 8003452:	6013      	str	r3, [r2, #0]
 8003454:	9b00      	ldr	r3, [sp, #0]
 8003456:	b923      	cbnz	r3, 8003462 <_dtoa_r+0x82>
 8003458:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800345c:	2800      	cmp	r0, #0
 800345e:	f000 8578 	beq.w	8003f52 <_dtoa_r+0xb72>
 8003462:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003464:	b953      	cbnz	r3, 800347c <_dtoa_r+0x9c>
 8003466:	4ba1      	ldr	r3, [pc, #644]	; (80036ec <_dtoa_r+0x30c>)
 8003468:	e021      	b.n	80034ae <_dtoa_r+0xce>
 800346a:	4ba1      	ldr	r3, [pc, #644]	; (80036f0 <_dtoa_r+0x310>)
 800346c:	9302      	str	r3, [sp, #8]
 800346e:	3308      	adds	r3, #8
 8003470:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003472:	6013      	str	r3, [r2, #0]
 8003474:	9802      	ldr	r0, [sp, #8]
 8003476:	b017      	add	sp, #92	; 0x5c
 8003478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800347c:	4b9b      	ldr	r3, [pc, #620]	; (80036ec <_dtoa_r+0x30c>)
 800347e:	9302      	str	r3, [sp, #8]
 8003480:	3303      	adds	r3, #3
 8003482:	e7f5      	b.n	8003470 <_dtoa_r+0x90>
 8003484:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003488:	2200      	movs	r2, #0
 800348a:	2300      	movs	r3, #0
 800348c:	4630      	mov	r0, r6
 800348e:	4639      	mov	r1, r7
 8003490:	f7fd fb16 	bl	8000ac0 <__aeabi_dcmpeq>
 8003494:	4681      	mov	r9, r0
 8003496:	b160      	cbz	r0, 80034b2 <_dtoa_r+0xd2>
 8003498:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800349a:	2301      	movs	r3, #1
 800349c:	6013      	str	r3, [r2, #0]
 800349e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	f000 8553 	beq.w	8003f4c <_dtoa_r+0xb6c>
 80034a6:	4b93      	ldr	r3, [pc, #588]	; (80036f4 <_dtoa_r+0x314>)
 80034a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80034aa:	6013      	str	r3, [r2, #0]
 80034ac:	3b01      	subs	r3, #1
 80034ae:	9302      	str	r3, [sp, #8]
 80034b0:	e7e0      	b.n	8003474 <_dtoa_r+0x94>
 80034b2:	aa14      	add	r2, sp, #80	; 0x50
 80034b4:	a915      	add	r1, sp, #84	; 0x54
 80034b6:	ec47 6b10 	vmov	d0, r6, r7
 80034ba:	4620      	mov	r0, r4
 80034bc:	f001 fa1b 	bl	80048f6 <__d2b>
 80034c0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80034c4:	4682      	mov	sl, r0
 80034c6:	2d00      	cmp	r5, #0
 80034c8:	d07e      	beq.n	80035c8 <_dtoa_r+0x1e8>
 80034ca:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80034ce:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80034d2:	4630      	mov	r0, r6
 80034d4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80034d8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80034dc:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 80034e0:	2200      	movs	r2, #0
 80034e2:	4b85      	ldr	r3, [pc, #532]	; (80036f8 <_dtoa_r+0x318>)
 80034e4:	f7fc fed0 	bl	8000288 <__aeabi_dsub>
 80034e8:	a379      	add	r3, pc, #484	; (adr r3, 80036d0 <_dtoa_r+0x2f0>)
 80034ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ee:	f7fd f87f 	bl	80005f0 <__aeabi_dmul>
 80034f2:	a379      	add	r3, pc, #484	; (adr r3, 80036d8 <_dtoa_r+0x2f8>)
 80034f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f8:	f7fc fec8 	bl	800028c <__adddf3>
 80034fc:	4606      	mov	r6, r0
 80034fe:	4628      	mov	r0, r5
 8003500:	460f      	mov	r7, r1
 8003502:	f7fd f80f 	bl	8000524 <__aeabi_i2d>
 8003506:	a376      	add	r3, pc, #472	; (adr r3, 80036e0 <_dtoa_r+0x300>)
 8003508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800350c:	f7fd f870 	bl	80005f0 <__aeabi_dmul>
 8003510:	4602      	mov	r2, r0
 8003512:	460b      	mov	r3, r1
 8003514:	4630      	mov	r0, r6
 8003516:	4639      	mov	r1, r7
 8003518:	f7fc feb8 	bl	800028c <__adddf3>
 800351c:	4606      	mov	r6, r0
 800351e:	460f      	mov	r7, r1
 8003520:	f7fd fb16 	bl	8000b50 <__aeabi_d2iz>
 8003524:	2200      	movs	r2, #0
 8003526:	4683      	mov	fp, r0
 8003528:	2300      	movs	r3, #0
 800352a:	4630      	mov	r0, r6
 800352c:	4639      	mov	r1, r7
 800352e:	f7fd fad1 	bl	8000ad4 <__aeabi_dcmplt>
 8003532:	b158      	cbz	r0, 800354c <_dtoa_r+0x16c>
 8003534:	4658      	mov	r0, fp
 8003536:	f7fc fff5 	bl	8000524 <__aeabi_i2d>
 800353a:	4602      	mov	r2, r0
 800353c:	460b      	mov	r3, r1
 800353e:	4630      	mov	r0, r6
 8003540:	4639      	mov	r1, r7
 8003542:	f7fd fabd 	bl	8000ac0 <__aeabi_dcmpeq>
 8003546:	b908      	cbnz	r0, 800354c <_dtoa_r+0x16c>
 8003548:	f10b 3bff 	add.w	fp, fp, #4294967295
 800354c:	f1bb 0f16 	cmp.w	fp, #22
 8003550:	d859      	bhi.n	8003606 <_dtoa_r+0x226>
 8003552:	496a      	ldr	r1, [pc, #424]	; (80036fc <_dtoa_r+0x31c>)
 8003554:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8003558:	e9dd 2300 	ldrd	r2, r3, [sp]
 800355c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003560:	f7fd fad6 	bl	8000b10 <__aeabi_dcmpgt>
 8003564:	2800      	cmp	r0, #0
 8003566:	d050      	beq.n	800360a <_dtoa_r+0x22a>
 8003568:	f10b 3bff 	add.w	fp, fp, #4294967295
 800356c:	2300      	movs	r3, #0
 800356e:	930e      	str	r3, [sp, #56]	; 0x38
 8003570:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003572:	1b5d      	subs	r5, r3, r5
 8003574:	1e6b      	subs	r3, r5, #1
 8003576:	9306      	str	r3, [sp, #24]
 8003578:	bf45      	ittet	mi
 800357a:	f1c5 0301 	rsbmi	r3, r5, #1
 800357e:	9305      	strmi	r3, [sp, #20]
 8003580:	2300      	movpl	r3, #0
 8003582:	2300      	movmi	r3, #0
 8003584:	bf4c      	ite	mi
 8003586:	9306      	strmi	r3, [sp, #24]
 8003588:	9305      	strpl	r3, [sp, #20]
 800358a:	f1bb 0f00 	cmp.w	fp, #0
 800358e:	db3e      	blt.n	800360e <_dtoa_r+0x22e>
 8003590:	9b06      	ldr	r3, [sp, #24]
 8003592:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8003596:	445b      	add	r3, fp
 8003598:	9306      	str	r3, [sp, #24]
 800359a:	2300      	movs	r3, #0
 800359c:	9308      	str	r3, [sp, #32]
 800359e:	9b07      	ldr	r3, [sp, #28]
 80035a0:	2b09      	cmp	r3, #9
 80035a2:	f200 80af 	bhi.w	8003704 <_dtoa_r+0x324>
 80035a6:	2b05      	cmp	r3, #5
 80035a8:	bfc4      	itt	gt
 80035aa:	3b04      	subgt	r3, #4
 80035ac:	9307      	strgt	r3, [sp, #28]
 80035ae:	9b07      	ldr	r3, [sp, #28]
 80035b0:	f1a3 0302 	sub.w	r3, r3, #2
 80035b4:	bfcc      	ite	gt
 80035b6:	2600      	movgt	r6, #0
 80035b8:	2601      	movle	r6, #1
 80035ba:	2b03      	cmp	r3, #3
 80035bc:	f200 80ae 	bhi.w	800371c <_dtoa_r+0x33c>
 80035c0:	e8df f003 	tbb	[pc, r3]
 80035c4:	772f8482 	.word	0x772f8482
 80035c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80035ca:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80035cc:	441d      	add	r5, r3
 80035ce:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80035d2:	2b20      	cmp	r3, #32
 80035d4:	dd11      	ble.n	80035fa <_dtoa_r+0x21a>
 80035d6:	9a00      	ldr	r2, [sp, #0]
 80035d8:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80035dc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80035e0:	fa22 f000 	lsr.w	r0, r2, r0
 80035e4:	fa08 f303 	lsl.w	r3, r8, r3
 80035e8:	4318      	orrs	r0, r3
 80035ea:	f7fc ff8b 	bl	8000504 <__aeabi_ui2d>
 80035ee:	2301      	movs	r3, #1
 80035f0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80035f4:	3d01      	subs	r5, #1
 80035f6:	9312      	str	r3, [sp, #72]	; 0x48
 80035f8:	e772      	b.n	80034e0 <_dtoa_r+0x100>
 80035fa:	f1c3 0020 	rsb	r0, r3, #32
 80035fe:	9b00      	ldr	r3, [sp, #0]
 8003600:	fa03 f000 	lsl.w	r0, r3, r0
 8003604:	e7f1      	b.n	80035ea <_dtoa_r+0x20a>
 8003606:	2301      	movs	r3, #1
 8003608:	e7b1      	b.n	800356e <_dtoa_r+0x18e>
 800360a:	900e      	str	r0, [sp, #56]	; 0x38
 800360c:	e7b0      	b.n	8003570 <_dtoa_r+0x190>
 800360e:	9b05      	ldr	r3, [sp, #20]
 8003610:	eba3 030b 	sub.w	r3, r3, fp
 8003614:	9305      	str	r3, [sp, #20]
 8003616:	f1cb 0300 	rsb	r3, fp, #0
 800361a:	9308      	str	r3, [sp, #32]
 800361c:	2300      	movs	r3, #0
 800361e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003620:	e7bd      	b.n	800359e <_dtoa_r+0x1be>
 8003622:	2301      	movs	r3, #1
 8003624:	9309      	str	r3, [sp, #36]	; 0x24
 8003626:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003628:	2b00      	cmp	r3, #0
 800362a:	dd7a      	ble.n	8003722 <_dtoa_r+0x342>
 800362c:	9304      	str	r3, [sp, #16]
 800362e:	9303      	str	r3, [sp, #12]
 8003630:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003632:	2200      	movs	r2, #0
 8003634:	606a      	str	r2, [r5, #4]
 8003636:	2104      	movs	r1, #4
 8003638:	f101 0214 	add.w	r2, r1, #20
 800363c:	429a      	cmp	r2, r3
 800363e:	d975      	bls.n	800372c <_dtoa_r+0x34c>
 8003640:	6869      	ldr	r1, [r5, #4]
 8003642:	4620      	mov	r0, r4
 8003644:	f000 fed6 	bl	80043f4 <_Balloc>
 8003648:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800364a:	6028      	str	r0, [r5, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	9302      	str	r3, [sp, #8]
 8003650:	9b03      	ldr	r3, [sp, #12]
 8003652:	2b0e      	cmp	r3, #14
 8003654:	f200 80e5 	bhi.w	8003822 <_dtoa_r+0x442>
 8003658:	2e00      	cmp	r6, #0
 800365a:	f000 80e2 	beq.w	8003822 <_dtoa_r+0x442>
 800365e:	ed9d 7b00 	vldr	d7, [sp]
 8003662:	f1bb 0f00 	cmp.w	fp, #0
 8003666:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800366a:	dd74      	ble.n	8003756 <_dtoa_r+0x376>
 800366c:	4a23      	ldr	r2, [pc, #140]	; (80036fc <_dtoa_r+0x31c>)
 800366e:	f00b 030f 	and.w	r3, fp, #15
 8003672:	ea4f 162b 	mov.w	r6, fp, asr #4
 8003676:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800367a:	06f0      	lsls	r0, r6, #27
 800367c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003680:	d559      	bpl.n	8003736 <_dtoa_r+0x356>
 8003682:	4b1f      	ldr	r3, [pc, #124]	; (8003700 <_dtoa_r+0x320>)
 8003684:	ec51 0b17 	vmov	r0, r1, d7
 8003688:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800368c:	f7fd f8da 	bl	8000844 <__aeabi_ddiv>
 8003690:	e9cd 0100 	strd	r0, r1, [sp]
 8003694:	f006 060f 	and.w	r6, r6, #15
 8003698:	2503      	movs	r5, #3
 800369a:	4f19      	ldr	r7, [pc, #100]	; (8003700 <_dtoa_r+0x320>)
 800369c:	2e00      	cmp	r6, #0
 800369e:	d14c      	bne.n	800373a <_dtoa_r+0x35a>
 80036a0:	4642      	mov	r2, r8
 80036a2:	464b      	mov	r3, r9
 80036a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80036a8:	f7fd f8cc 	bl	8000844 <__aeabi_ddiv>
 80036ac:	e9cd 0100 	strd	r0, r1, [sp]
 80036b0:	e06a      	b.n	8003788 <_dtoa_r+0x3a8>
 80036b2:	2301      	movs	r3, #1
 80036b4:	9309      	str	r3, [sp, #36]	; 0x24
 80036b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80036b8:	445b      	add	r3, fp
 80036ba:	9304      	str	r3, [sp, #16]
 80036bc:	3301      	adds	r3, #1
 80036be:	2b01      	cmp	r3, #1
 80036c0:	9303      	str	r3, [sp, #12]
 80036c2:	bfb8      	it	lt
 80036c4:	2301      	movlt	r3, #1
 80036c6:	e7b3      	b.n	8003630 <_dtoa_r+0x250>
 80036c8:	2300      	movs	r3, #0
 80036ca:	e7ab      	b.n	8003624 <_dtoa_r+0x244>
 80036cc:	2300      	movs	r3, #0
 80036ce:	e7f1      	b.n	80036b4 <_dtoa_r+0x2d4>
 80036d0:	636f4361 	.word	0x636f4361
 80036d4:	3fd287a7 	.word	0x3fd287a7
 80036d8:	8b60c8b3 	.word	0x8b60c8b3
 80036dc:	3fc68a28 	.word	0x3fc68a28
 80036e0:	509f79fb 	.word	0x509f79fb
 80036e4:	3fd34413 	.word	0x3fd34413
 80036e8:	7ff00000 	.word	0x7ff00000
 80036ec:	08005164 	.word	0x08005164
 80036f0:	0800515b 	.word	0x0800515b
 80036f4:	0800513a 	.word	0x0800513a
 80036f8:	3ff80000 	.word	0x3ff80000
 80036fc:	08005190 	.word	0x08005190
 8003700:	08005168 	.word	0x08005168
 8003704:	2601      	movs	r6, #1
 8003706:	2300      	movs	r3, #0
 8003708:	9307      	str	r3, [sp, #28]
 800370a:	9609      	str	r6, [sp, #36]	; 0x24
 800370c:	f04f 33ff 	mov.w	r3, #4294967295
 8003710:	9304      	str	r3, [sp, #16]
 8003712:	9303      	str	r3, [sp, #12]
 8003714:	2200      	movs	r2, #0
 8003716:	2312      	movs	r3, #18
 8003718:	920a      	str	r2, [sp, #40]	; 0x28
 800371a:	e789      	b.n	8003630 <_dtoa_r+0x250>
 800371c:	2301      	movs	r3, #1
 800371e:	9309      	str	r3, [sp, #36]	; 0x24
 8003720:	e7f4      	b.n	800370c <_dtoa_r+0x32c>
 8003722:	2301      	movs	r3, #1
 8003724:	9304      	str	r3, [sp, #16]
 8003726:	9303      	str	r3, [sp, #12]
 8003728:	461a      	mov	r2, r3
 800372a:	e7f5      	b.n	8003718 <_dtoa_r+0x338>
 800372c:	686a      	ldr	r2, [r5, #4]
 800372e:	3201      	adds	r2, #1
 8003730:	606a      	str	r2, [r5, #4]
 8003732:	0049      	lsls	r1, r1, #1
 8003734:	e780      	b.n	8003638 <_dtoa_r+0x258>
 8003736:	2502      	movs	r5, #2
 8003738:	e7af      	b.n	800369a <_dtoa_r+0x2ba>
 800373a:	07f1      	lsls	r1, r6, #31
 800373c:	d508      	bpl.n	8003750 <_dtoa_r+0x370>
 800373e:	4640      	mov	r0, r8
 8003740:	4649      	mov	r1, r9
 8003742:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003746:	f7fc ff53 	bl	80005f0 <__aeabi_dmul>
 800374a:	3501      	adds	r5, #1
 800374c:	4680      	mov	r8, r0
 800374e:	4689      	mov	r9, r1
 8003750:	1076      	asrs	r6, r6, #1
 8003752:	3708      	adds	r7, #8
 8003754:	e7a2      	b.n	800369c <_dtoa_r+0x2bc>
 8003756:	f000 809d 	beq.w	8003894 <_dtoa_r+0x4b4>
 800375a:	f1cb 0600 	rsb	r6, fp, #0
 800375e:	4b9f      	ldr	r3, [pc, #636]	; (80039dc <_dtoa_r+0x5fc>)
 8003760:	4f9f      	ldr	r7, [pc, #636]	; (80039e0 <_dtoa_r+0x600>)
 8003762:	f006 020f 	and.w	r2, r6, #15
 8003766:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800376a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800376e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003772:	f7fc ff3d 	bl	80005f0 <__aeabi_dmul>
 8003776:	e9cd 0100 	strd	r0, r1, [sp]
 800377a:	1136      	asrs	r6, r6, #4
 800377c:	2300      	movs	r3, #0
 800377e:	2502      	movs	r5, #2
 8003780:	2e00      	cmp	r6, #0
 8003782:	d17c      	bne.n	800387e <_dtoa_r+0x49e>
 8003784:	2b00      	cmp	r3, #0
 8003786:	d191      	bne.n	80036ac <_dtoa_r+0x2cc>
 8003788:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800378a:	2b00      	cmp	r3, #0
 800378c:	f000 8084 	beq.w	8003898 <_dtoa_r+0x4b8>
 8003790:	e9dd 8900 	ldrd	r8, r9, [sp]
 8003794:	2200      	movs	r2, #0
 8003796:	4b93      	ldr	r3, [pc, #588]	; (80039e4 <_dtoa_r+0x604>)
 8003798:	4640      	mov	r0, r8
 800379a:	4649      	mov	r1, r9
 800379c:	f7fd f99a 	bl	8000ad4 <__aeabi_dcmplt>
 80037a0:	2800      	cmp	r0, #0
 80037a2:	d079      	beq.n	8003898 <_dtoa_r+0x4b8>
 80037a4:	9b03      	ldr	r3, [sp, #12]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d076      	beq.n	8003898 <_dtoa_r+0x4b8>
 80037aa:	9b04      	ldr	r3, [sp, #16]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	dd34      	ble.n	800381a <_dtoa_r+0x43a>
 80037b0:	2200      	movs	r2, #0
 80037b2:	4b8d      	ldr	r3, [pc, #564]	; (80039e8 <_dtoa_r+0x608>)
 80037b4:	4640      	mov	r0, r8
 80037b6:	4649      	mov	r1, r9
 80037b8:	f7fc ff1a 	bl	80005f0 <__aeabi_dmul>
 80037bc:	e9cd 0100 	strd	r0, r1, [sp]
 80037c0:	9e04      	ldr	r6, [sp, #16]
 80037c2:	f10b 37ff 	add.w	r7, fp, #4294967295
 80037c6:	3501      	adds	r5, #1
 80037c8:	4628      	mov	r0, r5
 80037ca:	f7fc feab 	bl	8000524 <__aeabi_i2d>
 80037ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80037d2:	f7fc ff0d 	bl	80005f0 <__aeabi_dmul>
 80037d6:	2200      	movs	r2, #0
 80037d8:	4b84      	ldr	r3, [pc, #528]	; (80039ec <_dtoa_r+0x60c>)
 80037da:	f7fc fd57 	bl	800028c <__adddf3>
 80037de:	4680      	mov	r8, r0
 80037e0:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80037e4:	2e00      	cmp	r6, #0
 80037e6:	d15a      	bne.n	800389e <_dtoa_r+0x4be>
 80037e8:	2200      	movs	r2, #0
 80037ea:	4b81      	ldr	r3, [pc, #516]	; (80039f0 <_dtoa_r+0x610>)
 80037ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80037f0:	f7fc fd4a 	bl	8000288 <__aeabi_dsub>
 80037f4:	4642      	mov	r2, r8
 80037f6:	464b      	mov	r3, r9
 80037f8:	e9cd 0100 	strd	r0, r1, [sp]
 80037fc:	f7fd f988 	bl	8000b10 <__aeabi_dcmpgt>
 8003800:	2800      	cmp	r0, #0
 8003802:	f040 829b 	bne.w	8003d3c <_dtoa_r+0x95c>
 8003806:	4642      	mov	r2, r8
 8003808:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800380c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003810:	f7fd f960 	bl	8000ad4 <__aeabi_dcmplt>
 8003814:	2800      	cmp	r0, #0
 8003816:	f040 828f 	bne.w	8003d38 <_dtoa_r+0x958>
 800381a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800381e:	e9cd 2300 	strd	r2, r3, [sp]
 8003822:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003824:	2b00      	cmp	r3, #0
 8003826:	f2c0 8150 	blt.w	8003aca <_dtoa_r+0x6ea>
 800382a:	f1bb 0f0e 	cmp.w	fp, #14
 800382e:	f300 814c 	bgt.w	8003aca <_dtoa_r+0x6ea>
 8003832:	4b6a      	ldr	r3, [pc, #424]	; (80039dc <_dtoa_r+0x5fc>)
 8003834:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003838:	e9d3 8900 	ldrd	r8, r9, [r3]
 800383c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800383e:	2b00      	cmp	r3, #0
 8003840:	f280 80da 	bge.w	80039f8 <_dtoa_r+0x618>
 8003844:	9b03      	ldr	r3, [sp, #12]
 8003846:	2b00      	cmp	r3, #0
 8003848:	f300 80d6 	bgt.w	80039f8 <_dtoa_r+0x618>
 800384c:	f040 8273 	bne.w	8003d36 <_dtoa_r+0x956>
 8003850:	2200      	movs	r2, #0
 8003852:	4b67      	ldr	r3, [pc, #412]	; (80039f0 <_dtoa_r+0x610>)
 8003854:	4640      	mov	r0, r8
 8003856:	4649      	mov	r1, r9
 8003858:	f7fc feca 	bl	80005f0 <__aeabi_dmul>
 800385c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003860:	f7fd f94c 	bl	8000afc <__aeabi_dcmpge>
 8003864:	9e03      	ldr	r6, [sp, #12]
 8003866:	4637      	mov	r7, r6
 8003868:	2800      	cmp	r0, #0
 800386a:	f040 824a 	bne.w	8003d02 <_dtoa_r+0x922>
 800386e:	9b02      	ldr	r3, [sp, #8]
 8003870:	9a02      	ldr	r2, [sp, #8]
 8003872:	1c5d      	adds	r5, r3, #1
 8003874:	2331      	movs	r3, #49	; 0x31
 8003876:	7013      	strb	r3, [r2, #0]
 8003878:	f10b 0b01 	add.w	fp, fp, #1
 800387c:	e245      	b.n	8003d0a <_dtoa_r+0x92a>
 800387e:	07f2      	lsls	r2, r6, #31
 8003880:	d505      	bpl.n	800388e <_dtoa_r+0x4ae>
 8003882:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003886:	f7fc feb3 	bl	80005f0 <__aeabi_dmul>
 800388a:	3501      	adds	r5, #1
 800388c:	2301      	movs	r3, #1
 800388e:	1076      	asrs	r6, r6, #1
 8003890:	3708      	adds	r7, #8
 8003892:	e775      	b.n	8003780 <_dtoa_r+0x3a0>
 8003894:	2502      	movs	r5, #2
 8003896:	e777      	b.n	8003788 <_dtoa_r+0x3a8>
 8003898:	465f      	mov	r7, fp
 800389a:	9e03      	ldr	r6, [sp, #12]
 800389c:	e794      	b.n	80037c8 <_dtoa_r+0x3e8>
 800389e:	9a02      	ldr	r2, [sp, #8]
 80038a0:	4b4e      	ldr	r3, [pc, #312]	; (80039dc <_dtoa_r+0x5fc>)
 80038a2:	4432      	add	r2, r6
 80038a4:	9213      	str	r2, [sp, #76]	; 0x4c
 80038a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80038a8:	1e71      	subs	r1, r6, #1
 80038aa:	2a00      	cmp	r2, #0
 80038ac:	d048      	beq.n	8003940 <_dtoa_r+0x560>
 80038ae:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80038b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b6:	2000      	movs	r0, #0
 80038b8:	494e      	ldr	r1, [pc, #312]	; (80039f4 <_dtoa_r+0x614>)
 80038ba:	f7fc ffc3 	bl	8000844 <__aeabi_ddiv>
 80038be:	4642      	mov	r2, r8
 80038c0:	464b      	mov	r3, r9
 80038c2:	f7fc fce1 	bl	8000288 <__aeabi_dsub>
 80038c6:	9d02      	ldr	r5, [sp, #8]
 80038c8:	4680      	mov	r8, r0
 80038ca:	4689      	mov	r9, r1
 80038cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80038d0:	f7fd f93e 	bl	8000b50 <__aeabi_d2iz>
 80038d4:	4606      	mov	r6, r0
 80038d6:	f7fc fe25 	bl	8000524 <__aeabi_i2d>
 80038da:	4602      	mov	r2, r0
 80038dc:	460b      	mov	r3, r1
 80038de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80038e2:	f7fc fcd1 	bl	8000288 <__aeabi_dsub>
 80038e6:	3630      	adds	r6, #48	; 0x30
 80038e8:	f805 6b01 	strb.w	r6, [r5], #1
 80038ec:	4642      	mov	r2, r8
 80038ee:	464b      	mov	r3, r9
 80038f0:	e9cd 0100 	strd	r0, r1, [sp]
 80038f4:	f7fd f8ee 	bl	8000ad4 <__aeabi_dcmplt>
 80038f8:	2800      	cmp	r0, #0
 80038fa:	d165      	bne.n	80039c8 <_dtoa_r+0x5e8>
 80038fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003900:	2000      	movs	r0, #0
 8003902:	4938      	ldr	r1, [pc, #224]	; (80039e4 <_dtoa_r+0x604>)
 8003904:	f7fc fcc0 	bl	8000288 <__aeabi_dsub>
 8003908:	4642      	mov	r2, r8
 800390a:	464b      	mov	r3, r9
 800390c:	f7fd f8e2 	bl	8000ad4 <__aeabi_dcmplt>
 8003910:	2800      	cmp	r0, #0
 8003912:	f040 80ba 	bne.w	8003a8a <_dtoa_r+0x6aa>
 8003916:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003918:	429d      	cmp	r5, r3
 800391a:	f43f af7e 	beq.w	800381a <_dtoa_r+0x43a>
 800391e:	2200      	movs	r2, #0
 8003920:	4b31      	ldr	r3, [pc, #196]	; (80039e8 <_dtoa_r+0x608>)
 8003922:	4640      	mov	r0, r8
 8003924:	4649      	mov	r1, r9
 8003926:	f7fc fe63 	bl	80005f0 <__aeabi_dmul>
 800392a:	2200      	movs	r2, #0
 800392c:	4680      	mov	r8, r0
 800392e:	4689      	mov	r9, r1
 8003930:	4b2d      	ldr	r3, [pc, #180]	; (80039e8 <_dtoa_r+0x608>)
 8003932:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003936:	f7fc fe5b 	bl	80005f0 <__aeabi_dmul>
 800393a:	e9cd 0100 	strd	r0, r1, [sp]
 800393e:	e7c5      	b.n	80038cc <_dtoa_r+0x4ec>
 8003940:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8003944:	4642      	mov	r2, r8
 8003946:	464b      	mov	r3, r9
 8003948:	e9d1 0100 	ldrd	r0, r1, [r1]
 800394c:	f7fc fe50 	bl	80005f0 <__aeabi_dmul>
 8003950:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003954:	9d02      	ldr	r5, [sp, #8]
 8003956:	e9dd 0100 	ldrd	r0, r1, [sp]
 800395a:	f7fd f8f9 	bl	8000b50 <__aeabi_d2iz>
 800395e:	4606      	mov	r6, r0
 8003960:	f7fc fde0 	bl	8000524 <__aeabi_i2d>
 8003964:	3630      	adds	r6, #48	; 0x30
 8003966:	4602      	mov	r2, r0
 8003968:	460b      	mov	r3, r1
 800396a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800396e:	f7fc fc8b 	bl	8000288 <__aeabi_dsub>
 8003972:	f805 6b01 	strb.w	r6, [r5], #1
 8003976:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003978:	42ab      	cmp	r3, r5
 800397a:	4680      	mov	r8, r0
 800397c:	4689      	mov	r9, r1
 800397e:	f04f 0200 	mov.w	r2, #0
 8003982:	d125      	bne.n	80039d0 <_dtoa_r+0x5f0>
 8003984:	4b1b      	ldr	r3, [pc, #108]	; (80039f4 <_dtoa_r+0x614>)
 8003986:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800398a:	f7fc fc7f 	bl	800028c <__adddf3>
 800398e:	4602      	mov	r2, r0
 8003990:	460b      	mov	r3, r1
 8003992:	4640      	mov	r0, r8
 8003994:	4649      	mov	r1, r9
 8003996:	f7fd f8bb 	bl	8000b10 <__aeabi_dcmpgt>
 800399a:	2800      	cmp	r0, #0
 800399c:	d175      	bne.n	8003a8a <_dtoa_r+0x6aa>
 800399e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80039a2:	2000      	movs	r0, #0
 80039a4:	4913      	ldr	r1, [pc, #76]	; (80039f4 <_dtoa_r+0x614>)
 80039a6:	f7fc fc6f 	bl	8000288 <__aeabi_dsub>
 80039aa:	4602      	mov	r2, r0
 80039ac:	460b      	mov	r3, r1
 80039ae:	4640      	mov	r0, r8
 80039b0:	4649      	mov	r1, r9
 80039b2:	f7fd f88f 	bl	8000ad4 <__aeabi_dcmplt>
 80039b6:	2800      	cmp	r0, #0
 80039b8:	f43f af2f 	beq.w	800381a <_dtoa_r+0x43a>
 80039bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80039c0:	2b30      	cmp	r3, #48	; 0x30
 80039c2:	f105 32ff 	add.w	r2, r5, #4294967295
 80039c6:	d001      	beq.n	80039cc <_dtoa_r+0x5ec>
 80039c8:	46bb      	mov	fp, r7
 80039ca:	e04d      	b.n	8003a68 <_dtoa_r+0x688>
 80039cc:	4615      	mov	r5, r2
 80039ce:	e7f5      	b.n	80039bc <_dtoa_r+0x5dc>
 80039d0:	4b05      	ldr	r3, [pc, #20]	; (80039e8 <_dtoa_r+0x608>)
 80039d2:	f7fc fe0d 	bl	80005f0 <__aeabi_dmul>
 80039d6:	e9cd 0100 	strd	r0, r1, [sp]
 80039da:	e7bc      	b.n	8003956 <_dtoa_r+0x576>
 80039dc:	08005190 	.word	0x08005190
 80039e0:	08005168 	.word	0x08005168
 80039e4:	3ff00000 	.word	0x3ff00000
 80039e8:	40240000 	.word	0x40240000
 80039ec:	401c0000 	.word	0x401c0000
 80039f0:	40140000 	.word	0x40140000
 80039f4:	3fe00000 	.word	0x3fe00000
 80039f8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80039fc:	9d02      	ldr	r5, [sp, #8]
 80039fe:	4642      	mov	r2, r8
 8003a00:	464b      	mov	r3, r9
 8003a02:	4630      	mov	r0, r6
 8003a04:	4639      	mov	r1, r7
 8003a06:	f7fc ff1d 	bl	8000844 <__aeabi_ddiv>
 8003a0a:	f7fd f8a1 	bl	8000b50 <__aeabi_d2iz>
 8003a0e:	9000      	str	r0, [sp, #0]
 8003a10:	f7fc fd88 	bl	8000524 <__aeabi_i2d>
 8003a14:	4642      	mov	r2, r8
 8003a16:	464b      	mov	r3, r9
 8003a18:	f7fc fdea 	bl	80005f0 <__aeabi_dmul>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	460b      	mov	r3, r1
 8003a20:	4630      	mov	r0, r6
 8003a22:	4639      	mov	r1, r7
 8003a24:	f7fc fc30 	bl	8000288 <__aeabi_dsub>
 8003a28:	9e00      	ldr	r6, [sp, #0]
 8003a2a:	9f03      	ldr	r7, [sp, #12]
 8003a2c:	3630      	adds	r6, #48	; 0x30
 8003a2e:	f805 6b01 	strb.w	r6, [r5], #1
 8003a32:	9e02      	ldr	r6, [sp, #8]
 8003a34:	1bae      	subs	r6, r5, r6
 8003a36:	42b7      	cmp	r7, r6
 8003a38:	4602      	mov	r2, r0
 8003a3a:	460b      	mov	r3, r1
 8003a3c:	d138      	bne.n	8003ab0 <_dtoa_r+0x6d0>
 8003a3e:	f7fc fc25 	bl	800028c <__adddf3>
 8003a42:	4606      	mov	r6, r0
 8003a44:	460f      	mov	r7, r1
 8003a46:	4602      	mov	r2, r0
 8003a48:	460b      	mov	r3, r1
 8003a4a:	4640      	mov	r0, r8
 8003a4c:	4649      	mov	r1, r9
 8003a4e:	f7fd f841 	bl	8000ad4 <__aeabi_dcmplt>
 8003a52:	b9c8      	cbnz	r0, 8003a88 <_dtoa_r+0x6a8>
 8003a54:	4632      	mov	r2, r6
 8003a56:	463b      	mov	r3, r7
 8003a58:	4640      	mov	r0, r8
 8003a5a:	4649      	mov	r1, r9
 8003a5c:	f7fd f830 	bl	8000ac0 <__aeabi_dcmpeq>
 8003a60:	b110      	cbz	r0, 8003a68 <_dtoa_r+0x688>
 8003a62:	9b00      	ldr	r3, [sp, #0]
 8003a64:	07db      	lsls	r3, r3, #31
 8003a66:	d40f      	bmi.n	8003a88 <_dtoa_r+0x6a8>
 8003a68:	4651      	mov	r1, sl
 8003a6a:	4620      	mov	r0, r4
 8003a6c:	f000 fcf6 	bl	800445c <_Bfree>
 8003a70:	2300      	movs	r3, #0
 8003a72:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003a74:	702b      	strb	r3, [r5, #0]
 8003a76:	f10b 0301 	add.w	r3, fp, #1
 8003a7a:	6013      	str	r3, [r2, #0]
 8003a7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	f43f acf8 	beq.w	8003474 <_dtoa_r+0x94>
 8003a84:	601d      	str	r5, [r3, #0]
 8003a86:	e4f5      	b.n	8003474 <_dtoa_r+0x94>
 8003a88:	465f      	mov	r7, fp
 8003a8a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003a8e:	2a39      	cmp	r2, #57	; 0x39
 8003a90:	f105 33ff 	add.w	r3, r5, #4294967295
 8003a94:	d106      	bne.n	8003aa4 <_dtoa_r+0x6c4>
 8003a96:	9a02      	ldr	r2, [sp, #8]
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d107      	bne.n	8003aac <_dtoa_r+0x6cc>
 8003a9c:	2330      	movs	r3, #48	; 0x30
 8003a9e:	7013      	strb	r3, [r2, #0]
 8003aa0:	3701      	adds	r7, #1
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	781a      	ldrb	r2, [r3, #0]
 8003aa6:	3201      	adds	r2, #1
 8003aa8:	701a      	strb	r2, [r3, #0]
 8003aaa:	e78d      	b.n	80039c8 <_dtoa_r+0x5e8>
 8003aac:	461d      	mov	r5, r3
 8003aae:	e7ec      	b.n	8003a8a <_dtoa_r+0x6aa>
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	4ba4      	ldr	r3, [pc, #656]	; (8003d44 <_dtoa_r+0x964>)
 8003ab4:	f7fc fd9c 	bl	80005f0 <__aeabi_dmul>
 8003ab8:	2200      	movs	r2, #0
 8003aba:	2300      	movs	r3, #0
 8003abc:	4606      	mov	r6, r0
 8003abe:	460f      	mov	r7, r1
 8003ac0:	f7fc fffe 	bl	8000ac0 <__aeabi_dcmpeq>
 8003ac4:	2800      	cmp	r0, #0
 8003ac6:	d09a      	beq.n	80039fe <_dtoa_r+0x61e>
 8003ac8:	e7ce      	b.n	8003a68 <_dtoa_r+0x688>
 8003aca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003acc:	2a00      	cmp	r2, #0
 8003ace:	f000 80cd 	beq.w	8003c6c <_dtoa_r+0x88c>
 8003ad2:	9a07      	ldr	r2, [sp, #28]
 8003ad4:	2a01      	cmp	r2, #1
 8003ad6:	f300 80af 	bgt.w	8003c38 <_dtoa_r+0x858>
 8003ada:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003adc:	2a00      	cmp	r2, #0
 8003ade:	f000 80a7 	beq.w	8003c30 <_dtoa_r+0x850>
 8003ae2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003ae6:	9e08      	ldr	r6, [sp, #32]
 8003ae8:	9d05      	ldr	r5, [sp, #20]
 8003aea:	9a05      	ldr	r2, [sp, #20]
 8003aec:	441a      	add	r2, r3
 8003aee:	9205      	str	r2, [sp, #20]
 8003af0:	9a06      	ldr	r2, [sp, #24]
 8003af2:	2101      	movs	r1, #1
 8003af4:	441a      	add	r2, r3
 8003af6:	4620      	mov	r0, r4
 8003af8:	9206      	str	r2, [sp, #24]
 8003afa:	f000 fd4f 	bl	800459c <__i2b>
 8003afe:	4607      	mov	r7, r0
 8003b00:	2d00      	cmp	r5, #0
 8003b02:	dd0c      	ble.n	8003b1e <_dtoa_r+0x73e>
 8003b04:	9b06      	ldr	r3, [sp, #24]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	dd09      	ble.n	8003b1e <_dtoa_r+0x73e>
 8003b0a:	42ab      	cmp	r3, r5
 8003b0c:	9a05      	ldr	r2, [sp, #20]
 8003b0e:	bfa8      	it	ge
 8003b10:	462b      	movge	r3, r5
 8003b12:	1ad2      	subs	r2, r2, r3
 8003b14:	9205      	str	r2, [sp, #20]
 8003b16:	9a06      	ldr	r2, [sp, #24]
 8003b18:	1aed      	subs	r5, r5, r3
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	9306      	str	r3, [sp, #24]
 8003b1e:	9b08      	ldr	r3, [sp, #32]
 8003b20:	b1f3      	cbz	r3, 8003b60 <_dtoa_r+0x780>
 8003b22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	f000 80a5 	beq.w	8003c74 <_dtoa_r+0x894>
 8003b2a:	2e00      	cmp	r6, #0
 8003b2c:	dd10      	ble.n	8003b50 <_dtoa_r+0x770>
 8003b2e:	4639      	mov	r1, r7
 8003b30:	4632      	mov	r2, r6
 8003b32:	4620      	mov	r0, r4
 8003b34:	f000 fdc8 	bl	80046c8 <__pow5mult>
 8003b38:	4652      	mov	r2, sl
 8003b3a:	4601      	mov	r1, r0
 8003b3c:	4607      	mov	r7, r0
 8003b3e:	4620      	mov	r0, r4
 8003b40:	f000 fd35 	bl	80045ae <__multiply>
 8003b44:	4651      	mov	r1, sl
 8003b46:	4680      	mov	r8, r0
 8003b48:	4620      	mov	r0, r4
 8003b4a:	f000 fc87 	bl	800445c <_Bfree>
 8003b4e:	46c2      	mov	sl, r8
 8003b50:	9b08      	ldr	r3, [sp, #32]
 8003b52:	1b9a      	subs	r2, r3, r6
 8003b54:	d004      	beq.n	8003b60 <_dtoa_r+0x780>
 8003b56:	4651      	mov	r1, sl
 8003b58:	4620      	mov	r0, r4
 8003b5a:	f000 fdb5 	bl	80046c8 <__pow5mult>
 8003b5e:	4682      	mov	sl, r0
 8003b60:	2101      	movs	r1, #1
 8003b62:	4620      	mov	r0, r4
 8003b64:	f000 fd1a 	bl	800459c <__i2b>
 8003b68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	4606      	mov	r6, r0
 8003b6e:	f340 8083 	ble.w	8003c78 <_dtoa_r+0x898>
 8003b72:	461a      	mov	r2, r3
 8003b74:	4601      	mov	r1, r0
 8003b76:	4620      	mov	r0, r4
 8003b78:	f000 fda6 	bl	80046c8 <__pow5mult>
 8003b7c:	9b07      	ldr	r3, [sp, #28]
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	4606      	mov	r6, r0
 8003b82:	dd7c      	ble.n	8003c7e <_dtoa_r+0x89e>
 8003b84:	f04f 0800 	mov.w	r8, #0
 8003b88:	6933      	ldr	r3, [r6, #16]
 8003b8a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003b8e:	6918      	ldr	r0, [r3, #16]
 8003b90:	f000 fcb6 	bl	8004500 <__hi0bits>
 8003b94:	f1c0 0020 	rsb	r0, r0, #32
 8003b98:	9b06      	ldr	r3, [sp, #24]
 8003b9a:	4418      	add	r0, r3
 8003b9c:	f010 001f 	ands.w	r0, r0, #31
 8003ba0:	f000 8096 	beq.w	8003cd0 <_dtoa_r+0x8f0>
 8003ba4:	f1c0 0320 	rsb	r3, r0, #32
 8003ba8:	2b04      	cmp	r3, #4
 8003baa:	f340 8087 	ble.w	8003cbc <_dtoa_r+0x8dc>
 8003bae:	9b05      	ldr	r3, [sp, #20]
 8003bb0:	f1c0 001c 	rsb	r0, r0, #28
 8003bb4:	4403      	add	r3, r0
 8003bb6:	9305      	str	r3, [sp, #20]
 8003bb8:	9b06      	ldr	r3, [sp, #24]
 8003bba:	4405      	add	r5, r0
 8003bbc:	4403      	add	r3, r0
 8003bbe:	9306      	str	r3, [sp, #24]
 8003bc0:	9b05      	ldr	r3, [sp, #20]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	dd05      	ble.n	8003bd2 <_dtoa_r+0x7f2>
 8003bc6:	4651      	mov	r1, sl
 8003bc8:	461a      	mov	r2, r3
 8003bca:	4620      	mov	r0, r4
 8003bcc:	f000 fdca 	bl	8004764 <__lshift>
 8003bd0:	4682      	mov	sl, r0
 8003bd2:	9b06      	ldr	r3, [sp, #24]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	dd05      	ble.n	8003be4 <_dtoa_r+0x804>
 8003bd8:	4631      	mov	r1, r6
 8003bda:	461a      	mov	r2, r3
 8003bdc:	4620      	mov	r0, r4
 8003bde:	f000 fdc1 	bl	8004764 <__lshift>
 8003be2:	4606      	mov	r6, r0
 8003be4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d074      	beq.n	8003cd4 <_dtoa_r+0x8f4>
 8003bea:	4631      	mov	r1, r6
 8003bec:	4650      	mov	r0, sl
 8003bee:	f000 fe0a 	bl	8004806 <__mcmp>
 8003bf2:	2800      	cmp	r0, #0
 8003bf4:	da6e      	bge.n	8003cd4 <_dtoa_r+0x8f4>
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	4651      	mov	r1, sl
 8003bfa:	220a      	movs	r2, #10
 8003bfc:	4620      	mov	r0, r4
 8003bfe:	f000 fc44 	bl	800448a <__multadd>
 8003c02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c04:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003c08:	4682      	mov	sl, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	f000 81a8 	beq.w	8003f60 <_dtoa_r+0xb80>
 8003c10:	2300      	movs	r3, #0
 8003c12:	4639      	mov	r1, r7
 8003c14:	220a      	movs	r2, #10
 8003c16:	4620      	mov	r0, r4
 8003c18:	f000 fc37 	bl	800448a <__multadd>
 8003c1c:	9b04      	ldr	r3, [sp, #16]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	4607      	mov	r7, r0
 8003c22:	f300 80c8 	bgt.w	8003db6 <_dtoa_r+0x9d6>
 8003c26:	9b07      	ldr	r3, [sp, #28]
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	f340 80c4 	ble.w	8003db6 <_dtoa_r+0x9d6>
 8003c2e:	e059      	b.n	8003ce4 <_dtoa_r+0x904>
 8003c30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003c32:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003c36:	e756      	b.n	8003ae6 <_dtoa_r+0x706>
 8003c38:	9b03      	ldr	r3, [sp, #12]
 8003c3a:	1e5e      	subs	r6, r3, #1
 8003c3c:	9b08      	ldr	r3, [sp, #32]
 8003c3e:	42b3      	cmp	r3, r6
 8003c40:	bfbf      	itttt	lt
 8003c42:	9b08      	ldrlt	r3, [sp, #32]
 8003c44:	9608      	strlt	r6, [sp, #32]
 8003c46:	1af2      	sublt	r2, r6, r3
 8003c48:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8003c4a:	bfb6      	itet	lt
 8003c4c:	189b      	addlt	r3, r3, r2
 8003c4e:	1b9e      	subge	r6, r3, r6
 8003c50:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8003c52:	9b03      	ldr	r3, [sp, #12]
 8003c54:	bfb8      	it	lt
 8003c56:	2600      	movlt	r6, #0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	bfb9      	ittee	lt
 8003c5c:	9b05      	ldrlt	r3, [sp, #20]
 8003c5e:	9a03      	ldrlt	r2, [sp, #12]
 8003c60:	9d05      	ldrge	r5, [sp, #20]
 8003c62:	9b03      	ldrge	r3, [sp, #12]
 8003c64:	bfbc      	itt	lt
 8003c66:	1a9d      	sublt	r5, r3, r2
 8003c68:	2300      	movlt	r3, #0
 8003c6a:	e73e      	b.n	8003aea <_dtoa_r+0x70a>
 8003c6c:	9e08      	ldr	r6, [sp, #32]
 8003c6e:	9d05      	ldr	r5, [sp, #20]
 8003c70:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8003c72:	e745      	b.n	8003b00 <_dtoa_r+0x720>
 8003c74:	9a08      	ldr	r2, [sp, #32]
 8003c76:	e76e      	b.n	8003b56 <_dtoa_r+0x776>
 8003c78:	9b07      	ldr	r3, [sp, #28]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	dc19      	bgt.n	8003cb2 <_dtoa_r+0x8d2>
 8003c7e:	9b00      	ldr	r3, [sp, #0]
 8003c80:	b9bb      	cbnz	r3, 8003cb2 <_dtoa_r+0x8d2>
 8003c82:	9b01      	ldr	r3, [sp, #4]
 8003c84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c88:	b99b      	cbnz	r3, 8003cb2 <_dtoa_r+0x8d2>
 8003c8a:	9b01      	ldr	r3, [sp, #4]
 8003c8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003c90:	0d1b      	lsrs	r3, r3, #20
 8003c92:	051b      	lsls	r3, r3, #20
 8003c94:	b183      	cbz	r3, 8003cb8 <_dtoa_r+0x8d8>
 8003c96:	9b05      	ldr	r3, [sp, #20]
 8003c98:	3301      	adds	r3, #1
 8003c9a:	9305      	str	r3, [sp, #20]
 8003c9c:	9b06      	ldr	r3, [sp, #24]
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	9306      	str	r3, [sp, #24]
 8003ca2:	f04f 0801 	mov.w	r8, #1
 8003ca6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	f47f af6d 	bne.w	8003b88 <_dtoa_r+0x7a8>
 8003cae:	2001      	movs	r0, #1
 8003cb0:	e772      	b.n	8003b98 <_dtoa_r+0x7b8>
 8003cb2:	f04f 0800 	mov.w	r8, #0
 8003cb6:	e7f6      	b.n	8003ca6 <_dtoa_r+0x8c6>
 8003cb8:	4698      	mov	r8, r3
 8003cba:	e7f4      	b.n	8003ca6 <_dtoa_r+0x8c6>
 8003cbc:	d080      	beq.n	8003bc0 <_dtoa_r+0x7e0>
 8003cbe:	9a05      	ldr	r2, [sp, #20]
 8003cc0:	331c      	adds	r3, #28
 8003cc2:	441a      	add	r2, r3
 8003cc4:	9205      	str	r2, [sp, #20]
 8003cc6:	9a06      	ldr	r2, [sp, #24]
 8003cc8:	441a      	add	r2, r3
 8003cca:	441d      	add	r5, r3
 8003ccc:	4613      	mov	r3, r2
 8003cce:	e776      	b.n	8003bbe <_dtoa_r+0x7de>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	e7f4      	b.n	8003cbe <_dtoa_r+0x8de>
 8003cd4:	9b03      	ldr	r3, [sp, #12]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	dc36      	bgt.n	8003d48 <_dtoa_r+0x968>
 8003cda:	9b07      	ldr	r3, [sp, #28]
 8003cdc:	2b02      	cmp	r3, #2
 8003cde:	dd33      	ble.n	8003d48 <_dtoa_r+0x968>
 8003ce0:	9b03      	ldr	r3, [sp, #12]
 8003ce2:	9304      	str	r3, [sp, #16]
 8003ce4:	9b04      	ldr	r3, [sp, #16]
 8003ce6:	b963      	cbnz	r3, 8003d02 <_dtoa_r+0x922>
 8003ce8:	4631      	mov	r1, r6
 8003cea:	2205      	movs	r2, #5
 8003cec:	4620      	mov	r0, r4
 8003cee:	f000 fbcc 	bl	800448a <__multadd>
 8003cf2:	4601      	mov	r1, r0
 8003cf4:	4606      	mov	r6, r0
 8003cf6:	4650      	mov	r0, sl
 8003cf8:	f000 fd85 	bl	8004806 <__mcmp>
 8003cfc:	2800      	cmp	r0, #0
 8003cfe:	f73f adb6 	bgt.w	800386e <_dtoa_r+0x48e>
 8003d02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d04:	9d02      	ldr	r5, [sp, #8]
 8003d06:	ea6f 0b03 	mvn.w	fp, r3
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	9303      	str	r3, [sp, #12]
 8003d0e:	4631      	mov	r1, r6
 8003d10:	4620      	mov	r0, r4
 8003d12:	f000 fba3 	bl	800445c <_Bfree>
 8003d16:	2f00      	cmp	r7, #0
 8003d18:	f43f aea6 	beq.w	8003a68 <_dtoa_r+0x688>
 8003d1c:	9b03      	ldr	r3, [sp, #12]
 8003d1e:	b12b      	cbz	r3, 8003d2c <_dtoa_r+0x94c>
 8003d20:	42bb      	cmp	r3, r7
 8003d22:	d003      	beq.n	8003d2c <_dtoa_r+0x94c>
 8003d24:	4619      	mov	r1, r3
 8003d26:	4620      	mov	r0, r4
 8003d28:	f000 fb98 	bl	800445c <_Bfree>
 8003d2c:	4639      	mov	r1, r7
 8003d2e:	4620      	mov	r0, r4
 8003d30:	f000 fb94 	bl	800445c <_Bfree>
 8003d34:	e698      	b.n	8003a68 <_dtoa_r+0x688>
 8003d36:	2600      	movs	r6, #0
 8003d38:	4637      	mov	r7, r6
 8003d3a:	e7e2      	b.n	8003d02 <_dtoa_r+0x922>
 8003d3c:	46bb      	mov	fp, r7
 8003d3e:	4637      	mov	r7, r6
 8003d40:	e595      	b.n	800386e <_dtoa_r+0x48e>
 8003d42:	bf00      	nop
 8003d44:	40240000 	.word	0x40240000
 8003d48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d4a:	bb93      	cbnz	r3, 8003db2 <_dtoa_r+0x9d2>
 8003d4c:	9b03      	ldr	r3, [sp, #12]
 8003d4e:	9304      	str	r3, [sp, #16]
 8003d50:	9d02      	ldr	r5, [sp, #8]
 8003d52:	4631      	mov	r1, r6
 8003d54:	4650      	mov	r0, sl
 8003d56:	f7ff fab7 	bl	80032c8 <quorem>
 8003d5a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003d5e:	f805 9b01 	strb.w	r9, [r5], #1
 8003d62:	9b02      	ldr	r3, [sp, #8]
 8003d64:	9a04      	ldr	r2, [sp, #16]
 8003d66:	1aeb      	subs	r3, r5, r3
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	f300 80dc 	bgt.w	8003f26 <_dtoa_r+0xb46>
 8003d6e:	9b02      	ldr	r3, [sp, #8]
 8003d70:	2a01      	cmp	r2, #1
 8003d72:	bfac      	ite	ge
 8003d74:	189b      	addge	r3, r3, r2
 8003d76:	3301      	addlt	r3, #1
 8003d78:	4698      	mov	r8, r3
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	9303      	str	r3, [sp, #12]
 8003d7e:	4651      	mov	r1, sl
 8003d80:	2201      	movs	r2, #1
 8003d82:	4620      	mov	r0, r4
 8003d84:	f000 fcee 	bl	8004764 <__lshift>
 8003d88:	4631      	mov	r1, r6
 8003d8a:	4682      	mov	sl, r0
 8003d8c:	f000 fd3b 	bl	8004806 <__mcmp>
 8003d90:	2800      	cmp	r0, #0
 8003d92:	f300 808d 	bgt.w	8003eb0 <_dtoa_r+0xad0>
 8003d96:	d103      	bne.n	8003da0 <_dtoa_r+0x9c0>
 8003d98:	f019 0f01 	tst.w	r9, #1
 8003d9c:	f040 8088 	bne.w	8003eb0 <_dtoa_r+0xad0>
 8003da0:	4645      	mov	r5, r8
 8003da2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003da6:	2b30      	cmp	r3, #48	; 0x30
 8003da8:	f105 32ff 	add.w	r2, r5, #4294967295
 8003dac:	d1af      	bne.n	8003d0e <_dtoa_r+0x92e>
 8003dae:	4615      	mov	r5, r2
 8003db0:	e7f7      	b.n	8003da2 <_dtoa_r+0x9c2>
 8003db2:	9b03      	ldr	r3, [sp, #12]
 8003db4:	9304      	str	r3, [sp, #16]
 8003db6:	2d00      	cmp	r5, #0
 8003db8:	dd05      	ble.n	8003dc6 <_dtoa_r+0x9e6>
 8003dba:	4639      	mov	r1, r7
 8003dbc:	462a      	mov	r2, r5
 8003dbe:	4620      	mov	r0, r4
 8003dc0:	f000 fcd0 	bl	8004764 <__lshift>
 8003dc4:	4607      	mov	r7, r0
 8003dc6:	f1b8 0f00 	cmp.w	r8, #0
 8003dca:	d04c      	beq.n	8003e66 <_dtoa_r+0xa86>
 8003dcc:	6879      	ldr	r1, [r7, #4]
 8003dce:	4620      	mov	r0, r4
 8003dd0:	f000 fb10 	bl	80043f4 <_Balloc>
 8003dd4:	693a      	ldr	r2, [r7, #16]
 8003dd6:	3202      	adds	r2, #2
 8003dd8:	4605      	mov	r5, r0
 8003dda:	0092      	lsls	r2, r2, #2
 8003ddc:	f107 010c 	add.w	r1, r7, #12
 8003de0:	300c      	adds	r0, #12
 8003de2:	f000 faef 	bl	80043c4 <memcpy>
 8003de6:	2201      	movs	r2, #1
 8003de8:	4629      	mov	r1, r5
 8003dea:	4620      	mov	r0, r4
 8003dec:	f000 fcba 	bl	8004764 <__lshift>
 8003df0:	9b00      	ldr	r3, [sp, #0]
 8003df2:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8003df6:	9703      	str	r7, [sp, #12]
 8003df8:	f003 0301 	and.w	r3, r3, #1
 8003dfc:	4607      	mov	r7, r0
 8003dfe:	9305      	str	r3, [sp, #20]
 8003e00:	4631      	mov	r1, r6
 8003e02:	4650      	mov	r0, sl
 8003e04:	f7ff fa60 	bl	80032c8 <quorem>
 8003e08:	9903      	ldr	r1, [sp, #12]
 8003e0a:	4605      	mov	r5, r0
 8003e0c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003e10:	4650      	mov	r0, sl
 8003e12:	f000 fcf8 	bl	8004806 <__mcmp>
 8003e16:	463a      	mov	r2, r7
 8003e18:	9000      	str	r0, [sp, #0]
 8003e1a:	4631      	mov	r1, r6
 8003e1c:	4620      	mov	r0, r4
 8003e1e:	f000 fd0c 	bl	800483a <__mdiff>
 8003e22:	68c3      	ldr	r3, [r0, #12]
 8003e24:	4602      	mov	r2, r0
 8003e26:	bb03      	cbnz	r3, 8003e6a <_dtoa_r+0xa8a>
 8003e28:	4601      	mov	r1, r0
 8003e2a:	9006      	str	r0, [sp, #24]
 8003e2c:	4650      	mov	r0, sl
 8003e2e:	f000 fcea 	bl	8004806 <__mcmp>
 8003e32:	9a06      	ldr	r2, [sp, #24]
 8003e34:	4603      	mov	r3, r0
 8003e36:	4611      	mov	r1, r2
 8003e38:	4620      	mov	r0, r4
 8003e3a:	9306      	str	r3, [sp, #24]
 8003e3c:	f000 fb0e 	bl	800445c <_Bfree>
 8003e40:	9b06      	ldr	r3, [sp, #24]
 8003e42:	b9a3      	cbnz	r3, 8003e6e <_dtoa_r+0xa8e>
 8003e44:	9a07      	ldr	r2, [sp, #28]
 8003e46:	b992      	cbnz	r2, 8003e6e <_dtoa_r+0xa8e>
 8003e48:	9a05      	ldr	r2, [sp, #20]
 8003e4a:	b982      	cbnz	r2, 8003e6e <_dtoa_r+0xa8e>
 8003e4c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003e50:	d029      	beq.n	8003ea6 <_dtoa_r+0xac6>
 8003e52:	9b00      	ldr	r3, [sp, #0]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	dd01      	ble.n	8003e5c <_dtoa_r+0xa7c>
 8003e58:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8003e5c:	f108 0501 	add.w	r5, r8, #1
 8003e60:	f888 9000 	strb.w	r9, [r8]
 8003e64:	e753      	b.n	8003d0e <_dtoa_r+0x92e>
 8003e66:	4638      	mov	r0, r7
 8003e68:	e7c2      	b.n	8003df0 <_dtoa_r+0xa10>
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e7e3      	b.n	8003e36 <_dtoa_r+0xa56>
 8003e6e:	9a00      	ldr	r2, [sp, #0]
 8003e70:	2a00      	cmp	r2, #0
 8003e72:	db04      	blt.n	8003e7e <_dtoa_r+0xa9e>
 8003e74:	d125      	bne.n	8003ec2 <_dtoa_r+0xae2>
 8003e76:	9a07      	ldr	r2, [sp, #28]
 8003e78:	bb1a      	cbnz	r2, 8003ec2 <_dtoa_r+0xae2>
 8003e7a:	9a05      	ldr	r2, [sp, #20]
 8003e7c:	bb0a      	cbnz	r2, 8003ec2 <_dtoa_r+0xae2>
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	ddec      	ble.n	8003e5c <_dtoa_r+0xa7c>
 8003e82:	4651      	mov	r1, sl
 8003e84:	2201      	movs	r2, #1
 8003e86:	4620      	mov	r0, r4
 8003e88:	f000 fc6c 	bl	8004764 <__lshift>
 8003e8c:	4631      	mov	r1, r6
 8003e8e:	4682      	mov	sl, r0
 8003e90:	f000 fcb9 	bl	8004806 <__mcmp>
 8003e94:	2800      	cmp	r0, #0
 8003e96:	dc03      	bgt.n	8003ea0 <_dtoa_r+0xac0>
 8003e98:	d1e0      	bne.n	8003e5c <_dtoa_r+0xa7c>
 8003e9a:	f019 0f01 	tst.w	r9, #1
 8003e9e:	d0dd      	beq.n	8003e5c <_dtoa_r+0xa7c>
 8003ea0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003ea4:	d1d8      	bne.n	8003e58 <_dtoa_r+0xa78>
 8003ea6:	2339      	movs	r3, #57	; 0x39
 8003ea8:	f888 3000 	strb.w	r3, [r8]
 8003eac:	f108 0801 	add.w	r8, r8, #1
 8003eb0:	4645      	mov	r5, r8
 8003eb2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003eb6:	2b39      	cmp	r3, #57	; 0x39
 8003eb8:	f105 32ff 	add.w	r2, r5, #4294967295
 8003ebc:	d03b      	beq.n	8003f36 <_dtoa_r+0xb56>
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	e040      	b.n	8003f44 <_dtoa_r+0xb64>
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	f108 0501 	add.w	r5, r8, #1
 8003ec8:	dd05      	ble.n	8003ed6 <_dtoa_r+0xaf6>
 8003eca:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003ece:	d0ea      	beq.n	8003ea6 <_dtoa_r+0xac6>
 8003ed0:	f109 0901 	add.w	r9, r9, #1
 8003ed4:	e7c4      	b.n	8003e60 <_dtoa_r+0xa80>
 8003ed6:	9b02      	ldr	r3, [sp, #8]
 8003ed8:	9a04      	ldr	r2, [sp, #16]
 8003eda:	f805 9c01 	strb.w	r9, [r5, #-1]
 8003ede:	1aeb      	subs	r3, r5, r3
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	46a8      	mov	r8, r5
 8003ee4:	f43f af4b 	beq.w	8003d7e <_dtoa_r+0x99e>
 8003ee8:	4651      	mov	r1, sl
 8003eea:	2300      	movs	r3, #0
 8003eec:	220a      	movs	r2, #10
 8003eee:	4620      	mov	r0, r4
 8003ef0:	f000 facb 	bl	800448a <__multadd>
 8003ef4:	9b03      	ldr	r3, [sp, #12]
 8003ef6:	9903      	ldr	r1, [sp, #12]
 8003ef8:	42bb      	cmp	r3, r7
 8003efa:	4682      	mov	sl, r0
 8003efc:	f04f 0300 	mov.w	r3, #0
 8003f00:	f04f 020a 	mov.w	r2, #10
 8003f04:	4620      	mov	r0, r4
 8003f06:	d104      	bne.n	8003f12 <_dtoa_r+0xb32>
 8003f08:	f000 fabf 	bl	800448a <__multadd>
 8003f0c:	9003      	str	r0, [sp, #12]
 8003f0e:	4607      	mov	r7, r0
 8003f10:	e776      	b.n	8003e00 <_dtoa_r+0xa20>
 8003f12:	f000 faba 	bl	800448a <__multadd>
 8003f16:	2300      	movs	r3, #0
 8003f18:	9003      	str	r0, [sp, #12]
 8003f1a:	220a      	movs	r2, #10
 8003f1c:	4639      	mov	r1, r7
 8003f1e:	4620      	mov	r0, r4
 8003f20:	f000 fab3 	bl	800448a <__multadd>
 8003f24:	e7f3      	b.n	8003f0e <_dtoa_r+0xb2e>
 8003f26:	4651      	mov	r1, sl
 8003f28:	2300      	movs	r3, #0
 8003f2a:	220a      	movs	r2, #10
 8003f2c:	4620      	mov	r0, r4
 8003f2e:	f000 faac 	bl	800448a <__multadd>
 8003f32:	4682      	mov	sl, r0
 8003f34:	e70d      	b.n	8003d52 <_dtoa_r+0x972>
 8003f36:	9b02      	ldr	r3, [sp, #8]
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d105      	bne.n	8003f48 <_dtoa_r+0xb68>
 8003f3c:	9a02      	ldr	r2, [sp, #8]
 8003f3e:	f10b 0b01 	add.w	fp, fp, #1
 8003f42:	2331      	movs	r3, #49	; 0x31
 8003f44:	7013      	strb	r3, [r2, #0]
 8003f46:	e6e2      	b.n	8003d0e <_dtoa_r+0x92e>
 8003f48:	4615      	mov	r5, r2
 8003f4a:	e7b2      	b.n	8003eb2 <_dtoa_r+0xad2>
 8003f4c:	4b09      	ldr	r3, [pc, #36]	; (8003f74 <_dtoa_r+0xb94>)
 8003f4e:	f7ff baae 	b.w	80034ae <_dtoa_r+0xce>
 8003f52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	f47f aa88 	bne.w	800346a <_dtoa_r+0x8a>
 8003f5a:	4b07      	ldr	r3, [pc, #28]	; (8003f78 <_dtoa_r+0xb98>)
 8003f5c:	f7ff baa7 	b.w	80034ae <_dtoa_r+0xce>
 8003f60:	9b04      	ldr	r3, [sp, #16]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	f73f aef4 	bgt.w	8003d50 <_dtoa_r+0x970>
 8003f68:	9b07      	ldr	r3, [sp, #28]
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	f77f aef0 	ble.w	8003d50 <_dtoa_r+0x970>
 8003f70:	e6b8      	b.n	8003ce4 <_dtoa_r+0x904>
 8003f72:	bf00      	nop
 8003f74:	08005139 	.word	0x08005139
 8003f78:	0800515b 	.word	0x0800515b

08003f7c <_localeconv_r>:
 8003f7c:	4b04      	ldr	r3, [pc, #16]	; (8003f90 <_localeconv_r+0x14>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	6a18      	ldr	r0, [r3, #32]
 8003f82:	4b04      	ldr	r3, [pc, #16]	; (8003f94 <_localeconv_r+0x18>)
 8003f84:	2800      	cmp	r0, #0
 8003f86:	bf08      	it	eq
 8003f88:	4618      	moveq	r0, r3
 8003f8a:	30f0      	adds	r0, #240	; 0xf0
 8003f8c:	4770      	bx	lr
 8003f8e:	bf00      	nop
 8003f90:	2000007c 	.word	0x2000007c
 8003f94:	20000580 	.word	0x20000580

08003f98 <malloc>:
 8003f98:	4b02      	ldr	r3, [pc, #8]	; (8003fa4 <malloc+0xc>)
 8003f9a:	4601      	mov	r1, r0
 8003f9c:	6818      	ldr	r0, [r3, #0]
 8003f9e:	f000 b803 	b.w	8003fa8 <_malloc_r>
 8003fa2:	bf00      	nop
 8003fa4:	2000007c 	.word	0x2000007c

08003fa8 <_malloc_r>:
 8003fa8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fac:	f101 040b 	add.w	r4, r1, #11
 8003fb0:	2c16      	cmp	r4, #22
 8003fb2:	4681      	mov	r9, r0
 8003fb4:	d907      	bls.n	8003fc6 <_malloc_r+0x1e>
 8003fb6:	f034 0407 	bics.w	r4, r4, #7
 8003fba:	d505      	bpl.n	8003fc8 <_malloc_r+0x20>
 8003fbc:	230c      	movs	r3, #12
 8003fbe:	f8c9 3000 	str.w	r3, [r9]
 8003fc2:	2600      	movs	r6, #0
 8003fc4:	e131      	b.n	800422a <_malloc_r+0x282>
 8003fc6:	2410      	movs	r4, #16
 8003fc8:	428c      	cmp	r4, r1
 8003fca:	d3f7      	bcc.n	8003fbc <_malloc_r+0x14>
 8003fcc:	4648      	mov	r0, r9
 8003fce:	f000 fa05 	bl	80043dc <__malloc_lock>
 8003fd2:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8003fd6:	4d9c      	ldr	r5, [pc, #624]	; (8004248 <_malloc_r+0x2a0>)
 8003fd8:	d236      	bcs.n	8004048 <_malloc_r+0xa0>
 8003fda:	f104 0208 	add.w	r2, r4, #8
 8003fde:	442a      	add	r2, r5
 8003fe0:	f1a2 0108 	sub.w	r1, r2, #8
 8003fe4:	6856      	ldr	r6, [r2, #4]
 8003fe6:	428e      	cmp	r6, r1
 8003fe8:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8003fec:	d102      	bne.n	8003ff4 <_malloc_r+0x4c>
 8003fee:	68d6      	ldr	r6, [r2, #12]
 8003ff0:	42b2      	cmp	r2, r6
 8003ff2:	d010      	beq.n	8004016 <_malloc_r+0x6e>
 8003ff4:	6873      	ldr	r3, [r6, #4]
 8003ff6:	68f2      	ldr	r2, [r6, #12]
 8003ff8:	68b1      	ldr	r1, [r6, #8]
 8003ffa:	f023 0303 	bic.w	r3, r3, #3
 8003ffe:	60ca      	str	r2, [r1, #12]
 8004000:	4433      	add	r3, r6
 8004002:	6091      	str	r1, [r2, #8]
 8004004:	685a      	ldr	r2, [r3, #4]
 8004006:	f042 0201 	orr.w	r2, r2, #1
 800400a:	605a      	str	r2, [r3, #4]
 800400c:	4648      	mov	r0, r9
 800400e:	f000 f9eb 	bl	80043e8 <__malloc_unlock>
 8004012:	3608      	adds	r6, #8
 8004014:	e109      	b.n	800422a <_malloc_r+0x282>
 8004016:	3302      	adds	r3, #2
 8004018:	4a8c      	ldr	r2, [pc, #560]	; (800424c <_malloc_r+0x2a4>)
 800401a:	692e      	ldr	r6, [r5, #16]
 800401c:	4296      	cmp	r6, r2
 800401e:	4611      	mov	r1, r2
 8004020:	d06d      	beq.n	80040fe <_malloc_r+0x156>
 8004022:	6870      	ldr	r0, [r6, #4]
 8004024:	f020 0003 	bic.w	r0, r0, #3
 8004028:	1b07      	subs	r7, r0, r4
 800402a:	2f0f      	cmp	r7, #15
 800402c:	dd47      	ble.n	80040be <_malloc_r+0x116>
 800402e:	1933      	adds	r3, r6, r4
 8004030:	f044 0401 	orr.w	r4, r4, #1
 8004034:	6074      	str	r4, [r6, #4]
 8004036:	616b      	str	r3, [r5, #20]
 8004038:	612b      	str	r3, [r5, #16]
 800403a:	60da      	str	r2, [r3, #12]
 800403c:	609a      	str	r2, [r3, #8]
 800403e:	f047 0201 	orr.w	r2, r7, #1
 8004042:	605a      	str	r2, [r3, #4]
 8004044:	5037      	str	r7, [r6, r0]
 8004046:	e7e1      	b.n	800400c <_malloc_r+0x64>
 8004048:	0a63      	lsrs	r3, r4, #9
 800404a:	d02a      	beq.n	80040a2 <_malloc_r+0xfa>
 800404c:	2b04      	cmp	r3, #4
 800404e:	d812      	bhi.n	8004076 <_malloc_r+0xce>
 8004050:	09a3      	lsrs	r3, r4, #6
 8004052:	3338      	adds	r3, #56	; 0x38
 8004054:	1c5a      	adds	r2, r3, #1
 8004056:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800405a:	f1a2 0008 	sub.w	r0, r2, #8
 800405e:	6856      	ldr	r6, [r2, #4]
 8004060:	4286      	cmp	r6, r0
 8004062:	d006      	beq.n	8004072 <_malloc_r+0xca>
 8004064:	6872      	ldr	r2, [r6, #4]
 8004066:	f022 0203 	bic.w	r2, r2, #3
 800406a:	1b11      	subs	r1, r2, r4
 800406c:	290f      	cmp	r1, #15
 800406e:	dd1c      	ble.n	80040aa <_malloc_r+0x102>
 8004070:	3b01      	subs	r3, #1
 8004072:	3301      	adds	r3, #1
 8004074:	e7d0      	b.n	8004018 <_malloc_r+0x70>
 8004076:	2b14      	cmp	r3, #20
 8004078:	d801      	bhi.n	800407e <_malloc_r+0xd6>
 800407a:	335b      	adds	r3, #91	; 0x5b
 800407c:	e7ea      	b.n	8004054 <_malloc_r+0xac>
 800407e:	2b54      	cmp	r3, #84	; 0x54
 8004080:	d802      	bhi.n	8004088 <_malloc_r+0xe0>
 8004082:	0b23      	lsrs	r3, r4, #12
 8004084:	336e      	adds	r3, #110	; 0x6e
 8004086:	e7e5      	b.n	8004054 <_malloc_r+0xac>
 8004088:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800408c:	d802      	bhi.n	8004094 <_malloc_r+0xec>
 800408e:	0be3      	lsrs	r3, r4, #15
 8004090:	3377      	adds	r3, #119	; 0x77
 8004092:	e7df      	b.n	8004054 <_malloc_r+0xac>
 8004094:	f240 5254 	movw	r2, #1364	; 0x554
 8004098:	4293      	cmp	r3, r2
 800409a:	d804      	bhi.n	80040a6 <_malloc_r+0xfe>
 800409c:	0ca3      	lsrs	r3, r4, #18
 800409e:	337c      	adds	r3, #124	; 0x7c
 80040a0:	e7d8      	b.n	8004054 <_malloc_r+0xac>
 80040a2:	233f      	movs	r3, #63	; 0x3f
 80040a4:	e7d6      	b.n	8004054 <_malloc_r+0xac>
 80040a6:	237e      	movs	r3, #126	; 0x7e
 80040a8:	e7d4      	b.n	8004054 <_malloc_r+0xac>
 80040aa:	2900      	cmp	r1, #0
 80040ac:	68f1      	ldr	r1, [r6, #12]
 80040ae:	db04      	blt.n	80040ba <_malloc_r+0x112>
 80040b0:	68b3      	ldr	r3, [r6, #8]
 80040b2:	60d9      	str	r1, [r3, #12]
 80040b4:	608b      	str	r3, [r1, #8]
 80040b6:	18b3      	adds	r3, r6, r2
 80040b8:	e7a4      	b.n	8004004 <_malloc_r+0x5c>
 80040ba:	460e      	mov	r6, r1
 80040bc:	e7d0      	b.n	8004060 <_malloc_r+0xb8>
 80040be:	2f00      	cmp	r7, #0
 80040c0:	616a      	str	r2, [r5, #20]
 80040c2:	612a      	str	r2, [r5, #16]
 80040c4:	db05      	blt.n	80040d2 <_malloc_r+0x12a>
 80040c6:	4430      	add	r0, r6
 80040c8:	6843      	ldr	r3, [r0, #4]
 80040ca:	f043 0301 	orr.w	r3, r3, #1
 80040ce:	6043      	str	r3, [r0, #4]
 80040d0:	e79c      	b.n	800400c <_malloc_r+0x64>
 80040d2:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80040d6:	d244      	bcs.n	8004162 <_malloc_r+0x1ba>
 80040d8:	08c0      	lsrs	r0, r0, #3
 80040da:	1087      	asrs	r7, r0, #2
 80040dc:	2201      	movs	r2, #1
 80040de:	fa02 f707 	lsl.w	r7, r2, r7
 80040e2:	686a      	ldr	r2, [r5, #4]
 80040e4:	3001      	adds	r0, #1
 80040e6:	433a      	orrs	r2, r7
 80040e8:	606a      	str	r2, [r5, #4]
 80040ea:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80040ee:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 80040f2:	60b7      	str	r7, [r6, #8]
 80040f4:	3a08      	subs	r2, #8
 80040f6:	60f2      	str	r2, [r6, #12]
 80040f8:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 80040fc:	60fe      	str	r6, [r7, #12]
 80040fe:	2001      	movs	r0, #1
 8004100:	109a      	asrs	r2, r3, #2
 8004102:	fa00 f202 	lsl.w	r2, r0, r2
 8004106:	6868      	ldr	r0, [r5, #4]
 8004108:	4282      	cmp	r2, r0
 800410a:	f200 80a1 	bhi.w	8004250 <_malloc_r+0x2a8>
 800410e:	4202      	tst	r2, r0
 8004110:	d106      	bne.n	8004120 <_malloc_r+0x178>
 8004112:	f023 0303 	bic.w	r3, r3, #3
 8004116:	0052      	lsls	r2, r2, #1
 8004118:	4202      	tst	r2, r0
 800411a:	f103 0304 	add.w	r3, r3, #4
 800411e:	d0fa      	beq.n	8004116 <_malloc_r+0x16e>
 8004120:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8004124:	46e0      	mov	r8, ip
 8004126:	469e      	mov	lr, r3
 8004128:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800412c:	4546      	cmp	r6, r8
 800412e:	d153      	bne.n	80041d8 <_malloc_r+0x230>
 8004130:	f10e 0e01 	add.w	lr, lr, #1
 8004134:	f01e 0f03 	tst.w	lr, #3
 8004138:	f108 0808 	add.w	r8, r8, #8
 800413c:	d1f4      	bne.n	8004128 <_malloc_r+0x180>
 800413e:	0798      	lsls	r0, r3, #30
 8004140:	d179      	bne.n	8004236 <_malloc_r+0x28e>
 8004142:	686b      	ldr	r3, [r5, #4]
 8004144:	ea23 0302 	bic.w	r3, r3, r2
 8004148:	606b      	str	r3, [r5, #4]
 800414a:	6868      	ldr	r0, [r5, #4]
 800414c:	0052      	lsls	r2, r2, #1
 800414e:	4282      	cmp	r2, r0
 8004150:	d87e      	bhi.n	8004250 <_malloc_r+0x2a8>
 8004152:	2a00      	cmp	r2, #0
 8004154:	d07c      	beq.n	8004250 <_malloc_r+0x2a8>
 8004156:	4673      	mov	r3, lr
 8004158:	4202      	tst	r2, r0
 800415a:	d1e1      	bne.n	8004120 <_malloc_r+0x178>
 800415c:	3304      	adds	r3, #4
 800415e:	0052      	lsls	r2, r2, #1
 8004160:	e7fa      	b.n	8004158 <_malloc_r+0x1b0>
 8004162:	0a42      	lsrs	r2, r0, #9
 8004164:	2a04      	cmp	r2, #4
 8004166:	d815      	bhi.n	8004194 <_malloc_r+0x1ec>
 8004168:	0982      	lsrs	r2, r0, #6
 800416a:	3238      	adds	r2, #56	; 0x38
 800416c:	1c57      	adds	r7, r2, #1
 800416e:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8004172:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8004176:	45be      	cmp	lr, r7
 8004178:	d126      	bne.n	80041c8 <_malloc_r+0x220>
 800417a:	2001      	movs	r0, #1
 800417c:	1092      	asrs	r2, r2, #2
 800417e:	fa00 f202 	lsl.w	r2, r0, r2
 8004182:	6868      	ldr	r0, [r5, #4]
 8004184:	4310      	orrs	r0, r2
 8004186:	6068      	str	r0, [r5, #4]
 8004188:	f8c6 e00c 	str.w	lr, [r6, #12]
 800418c:	60b7      	str	r7, [r6, #8]
 800418e:	f8ce 6008 	str.w	r6, [lr, #8]
 8004192:	e7b3      	b.n	80040fc <_malloc_r+0x154>
 8004194:	2a14      	cmp	r2, #20
 8004196:	d801      	bhi.n	800419c <_malloc_r+0x1f4>
 8004198:	325b      	adds	r2, #91	; 0x5b
 800419a:	e7e7      	b.n	800416c <_malloc_r+0x1c4>
 800419c:	2a54      	cmp	r2, #84	; 0x54
 800419e:	d802      	bhi.n	80041a6 <_malloc_r+0x1fe>
 80041a0:	0b02      	lsrs	r2, r0, #12
 80041a2:	326e      	adds	r2, #110	; 0x6e
 80041a4:	e7e2      	b.n	800416c <_malloc_r+0x1c4>
 80041a6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80041aa:	d802      	bhi.n	80041b2 <_malloc_r+0x20a>
 80041ac:	0bc2      	lsrs	r2, r0, #15
 80041ae:	3277      	adds	r2, #119	; 0x77
 80041b0:	e7dc      	b.n	800416c <_malloc_r+0x1c4>
 80041b2:	f240 5754 	movw	r7, #1364	; 0x554
 80041b6:	42ba      	cmp	r2, r7
 80041b8:	bf9a      	itte	ls
 80041ba:	0c82      	lsrls	r2, r0, #18
 80041bc:	327c      	addls	r2, #124	; 0x7c
 80041be:	227e      	movhi	r2, #126	; 0x7e
 80041c0:	e7d4      	b.n	800416c <_malloc_r+0x1c4>
 80041c2:	68bf      	ldr	r7, [r7, #8]
 80041c4:	45be      	cmp	lr, r7
 80041c6:	d004      	beq.n	80041d2 <_malloc_r+0x22a>
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	f022 0203 	bic.w	r2, r2, #3
 80041ce:	4290      	cmp	r0, r2
 80041d0:	d3f7      	bcc.n	80041c2 <_malloc_r+0x21a>
 80041d2:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 80041d6:	e7d7      	b.n	8004188 <_malloc_r+0x1e0>
 80041d8:	6870      	ldr	r0, [r6, #4]
 80041da:	68f7      	ldr	r7, [r6, #12]
 80041dc:	f020 0003 	bic.w	r0, r0, #3
 80041e0:	eba0 0a04 	sub.w	sl, r0, r4
 80041e4:	f1ba 0f0f 	cmp.w	sl, #15
 80041e8:	dd10      	ble.n	800420c <_malloc_r+0x264>
 80041ea:	68b2      	ldr	r2, [r6, #8]
 80041ec:	1933      	adds	r3, r6, r4
 80041ee:	f044 0401 	orr.w	r4, r4, #1
 80041f2:	6074      	str	r4, [r6, #4]
 80041f4:	60d7      	str	r7, [r2, #12]
 80041f6:	60ba      	str	r2, [r7, #8]
 80041f8:	f04a 0201 	orr.w	r2, sl, #1
 80041fc:	616b      	str	r3, [r5, #20]
 80041fe:	612b      	str	r3, [r5, #16]
 8004200:	60d9      	str	r1, [r3, #12]
 8004202:	6099      	str	r1, [r3, #8]
 8004204:	605a      	str	r2, [r3, #4]
 8004206:	f846 a000 	str.w	sl, [r6, r0]
 800420a:	e6ff      	b.n	800400c <_malloc_r+0x64>
 800420c:	f1ba 0f00 	cmp.w	sl, #0
 8004210:	db0f      	blt.n	8004232 <_malloc_r+0x28a>
 8004212:	4430      	add	r0, r6
 8004214:	6843      	ldr	r3, [r0, #4]
 8004216:	f043 0301 	orr.w	r3, r3, #1
 800421a:	6043      	str	r3, [r0, #4]
 800421c:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8004220:	4648      	mov	r0, r9
 8004222:	60df      	str	r7, [r3, #12]
 8004224:	60bb      	str	r3, [r7, #8]
 8004226:	f000 f8df 	bl	80043e8 <__malloc_unlock>
 800422a:	4630      	mov	r0, r6
 800422c:	b003      	add	sp, #12
 800422e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004232:	463e      	mov	r6, r7
 8004234:	e77a      	b.n	800412c <_malloc_r+0x184>
 8004236:	f85c 0908 	ldr.w	r0, [ip], #-8
 800423a:	4584      	cmp	ip, r0
 800423c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004240:	f43f af7d 	beq.w	800413e <_malloc_r+0x196>
 8004244:	e781      	b.n	800414a <_malloc_r+0x1a2>
 8004246:	bf00      	nop
 8004248:	20000170 	.word	0x20000170
 800424c:	20000178 	.word	0x20000178
 8004250:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8004254:	f8db 6004 	ldr.w	r6, [fp, #4]
 8004258:	f026 0603 	bic.w	r6, r6, #3
 800425c:	42b4      	cmp	r4, r6
 800425e:	d803      	bhi.n	8004268 <_malloc_r+0x2c0>
 8004260:	1b33      	subs	r3, r6, r4
 8004262:	2b0f      	cmp	r3, #15
 8004264:	f300 8096 	bgt.w	8004394 <_malloc_r+0x3ec>
 8004268:	4a4f      	ldr	r2, [pc, #316]	; (80043a8 <_malloc_r+0x400>)
 800426a:	6817      	ldr	r7, [r2, #0]
 800426c:	4a4f      	ldr	r2, [pc, #316]	; (80043ac <_malloc_r+0x404>)
 800426e:	6811      	ldr	r1, [r2, #0]
 8004270:	3710      	adds	r7, #16
 8004272:	3101      	adds	r1, #1
 8004274:	eb0b 0306 	add.w	r3, fp, r6
 8004278:	4427      	add	r7, r4
 800427a:	d005      	beq.n	8004288 <_malloc_r+0x2e0>
 800427c:	494c      	ldr	r1, [pc, #304]	; (80043b0 <_malloc_r+0x408>)
 800427e:	3901      	subs	r1, #1
 8004280:	440f      	add	r7, r1
 8004282:	3101      	adds	r1, #1
 8004284:	4249      	negs	r1, r1
 8004286:	400f      	ands	r7, r1
 8004288:	4639      	mov	r1, r7
 800428a:	4648      	mov	r0, r9
 800428c:	9201      	str	r2, [sp, #4]
 800428e:	9300      	str	r3, [sp, #0]
 8004290:	f000 fb80 	bl	8004994 <_sbrk_r>
 8004294:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004298:	4680      	mov	r8, r0
 800429a:	d056      	beq.n	800434a <_malloc_r+0x3a2>
 800429c:	9b00      	ldr	r3, [sp, #0]
 800429e:	9a01      	ldr	r2, [sp, #4]
 80042a0:	4283      	cmp	r3, r0
 80042a2:	d901      	bls.n	80042a8 <_malloc_r+0x300>
 80042a4:	45ab      	cmp	fp, r5
 80042a6:	d150      	bne.n	800434a <_malloc_r+0x3a2>
 80042a8:	4842      	ldr	r0, [pc, #264]	; (80043b4 <_malloc_r+0x40c>)
 80042aa:	6801      	ldr	r1, [r0, #0]
 80042ac:	4543      	cmp	r3, r8
 80042ae:	eb07 0e01 	add.w	lr, r7, r1
 80042b2:	f8c0 e000 	str.w	lr, [r0]
 80042b6:	4940      	ldr	r1, [pc, #256]	; (80043b8 <_malloc_r+0x410>)
 80042b8:	4682      	mov	sl, r0
 80042ba:	d113      	bne.n	80042e4 <_malloc_r+0x33c>
 80042bc:	420b      	tst	r3, r1
 80042be:	d111      	bne.n	80042e4 <_malloc_r+0x33c>
 80042c0:	68ab      	ldr	r3, [r5, #8]
 80042c2:	443e      	add	r6, r7
 80042c4:	f046 0601 	orr.w	r6, r6, #1
 80042c8:	605e      	str	r6, [r3, #4]
 80042ca:	4a3c      	ldr	r2, [pc, #240]	; (80043bc <_malloc_r+0x414>)
 80042cc:	f8da 3000 	ldr.w	r3, [sl]
 80042d0:	6811      	ldr	r1, [r2, #0]
 80042d2:	428b      	cmp	r3, r1
 80042d4:	bf88      	it	hi
 80042d6:	6013      	strhi	r3, [r2, #0]
 80042d8:	4a39      	ldr	r2, [pc, #228]	; (80043c0 <_malloc_r+0x418>)
 80042da:	6811      	ldr	r1, [r2, #0]
 80042dc:	428b      	cmp	r3, r1
 80042de:	bf88      	it	hi
 80042e0:	6013      	strhi	r3, [r2, #0]
 80042e2:	e032      	b.n	800434a <_malloc_r+0x3a2>
 80042e4:	6810      	ldr	r0, [r2, #0]
 80042e6:	3001      	adds	r0, #1
 80042e8:	bf1b      	ittet	ne
 80042ea:	eba8 0303 	subne.w	r3, r8, r3
 80042ee:	4473      	addne	r3, lr
 80042f0:	f8c2 8000 	streq.w	r8, [r2]
 80042f4:	f8ca 3000 	strne.w	r3, [sl]
 80042f8:	f018 0007 	ands.w	r0, r8, #7
 80042fc:	bf1c      	itt	ne
 80042fe:	f1c0 0008 	rsbne	r0, r0, #8
 8004302:	4480      	addne	r8, r0
 8004304:	4b2a      	ldr	r3, [pc, #168]	; (80043b0 <_malloc_r+0x408>)
 8004306:	4447      	add	r7, r8
 8004308:	4418      	add	r0, r3
 800430a:	400f      	ands	r7, r1
 800430c:	1bc7      	subs	r7, r0, r7
 800430e:	4639      	mov	r1, r7
 8004310:	4648      	mov	r0, r9
 8004312:	f000 fb3f 	bl	8004994 <_sbrk_r>
 8004316:	1c43      	adds	r3, r0, #1
 8004318:	bf08      	it	eq
 800431a:	4640      	moveq	r0, r8
 800431c:	f8da 3000 	ldr.w	r3, [sl]
 8004320:	f8c5 8008 	str.w	r8, [r5, #8]
 8004324:	bf08      	it	eq
 8004326:	2700      	moveq	r7, #0
 8004328:	eba0 0008 	sub.w	r0, r0, r8
 800432c:	443b      	add	r3, r7
 800432e:	4407      	add	r7, r0
 8004330:	f047 0701 	orr.w	r7, r7, #1
 8004334:	45ab      	cmp	fp, r5
 8004336:	f8ca 3000 	str.w	r3, [sl]
 800433a:	f8c8 7004 	str.w	r7, [r8, #4]
 800433e:	d0c4      	beq.n	80042ca <_malloc_r+0x322>
 8004340:	2e0f      	cmp	r6, #15
 8004342:	d810      	bhi.n	8004366 <_malloc_r+0x3be>
 8004344:	2301      	movs	r3, #1
 8004346:	f8c8 3004 	str.w	r3, [r8, #4]
 800434a:	68ab      	ldr	r3, [r5, #8]
 800434c:	685a      	ldr	r2, [r3, #4]
 800434e:	f022 0203 	bic.w	r2, r2, #3
 8004352:	4294      	cmp	r4, r2
 8004354:	eba2 0304 	sub.w	r3, r2, r4
 8004358:	d801      	bhi.n	800435e <_malloc_r+0x3b6>
 800435a:	2b0f      	cmp	r3, #15
 800435c:	dc1a      	bgt.n	8004394 <_malloc_r+0x3ec>
 800435e:	4648      	mov	r0, r9
 8004360:	f000 f842 	bl	80043e8 <__malloc_unlock>
 8004364:	e62d      	b.n	8003fc2 <_malloc_r+0x1a>
 8004366:	f8db 3004 	ldr.w	r3, [fp, #4]
 800436a:	3e0c      	subs	r6, #12
 800436c:	f026 0607 	bic.w	r6, r6, #7
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	4333      	orrs	r3, r6
 8004376:	f8cb 3004 	str.w	r3, [fp, #4]
 800437a:	eb0b 0306 	add.w	r3, fp, r6
 800437e:	2205      	movs	r2, #5
 8004380:	2e0f      	cmp	r6, #15
 8004382:	605a      	str	r2, [r3, #4]
 8004384:	609a      	str	r2, [r3, #8]
 8004386:	d9a0      	bls.n	80042ca <_malloc_r+0x322>
 8004388:	f10b 0108 	add.w	r1, fp, #8
 800438c:	4648      	mov	r0, r9
 800438e:	f000 fc0f 	bl	8004bb0 <_free_r>
 8004392:	e79a      	b.n	80042ca <_malloc_r+0x322>
 8004394:	68ae      	ldr	r6, [r5, #8]
 8004396:	f044 0201 	orr.w	r2, r4, #1
 800439a:	4434      	add	r4, r6
 800439c:	f043 0301 	orr.w	r3, r3, #1
 80043a0:	6072      	str	r2, [r6, #4]
 80043a2:	60ac      	str	r4, [r5, #8]
 80043a4:	6063      	str	r3, [r4, #4]
 80043a6:	e631      	b.n	800400c <_malloc_r+0x64>
 80043a8:	20000750 	.word	0x20000750
 80043ac:	20000578 	.word	0x20000578
 80043b0:	00000080 	.word	0x00000080
 80043b4:	20000720 	.word	0x20000720
 80043b8:	0000007f 	.word	0x0000007f
 80043bc:	20000748 	.word	0x20000748
 80043c0:	2000074c 	.word	0x2000074c

080043c4 <memcpy>:
 80043c4:	b510      	push	{r4, lr}
 80043c6:	1e43      	subs	r3, r0, #1
 80043c8:	440a      	add	r2, r1
 80043ca:	4291      	cmp	r1, r2
 80043cc:	d100      	bne.n	80043d0 <memcpy+0xc>
 80043ce:	bd10      	pop	{r4, pc}
 80043d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80043d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80043d8:	e7f7      	b.n	80043ca <memcpy+0x6>
	...

080043dc <__malloc_lock>:
 80043dc:	4801      	ldr	r0, [pc, #4]	; (80043e4 <__malloc_lock+0x8>)
 80043de:	f000 bca3 	b.w	8004d28 <__retarget_lock_acquire_recursive>
 80043e2:	bf00      	nop
 80043e4:	20000788 	.word	0x20000788

080043e8 <__malloc_unlock>:
 80043e8:	4801      	ldr	r0, [pc, #4]	; (80043f0 <__malloc_unlock+0x8>)
 80043ea:	f000 bc9e 	b.w	8004d2a <__retarget_lock_release_recursive>
 80043ee:	bf00      	nop
 80043f0:	20000788 	.word	0x20000788

080043f4 <_Balloc>:
 80043f4:	b570      	push	{r4, r5, r6, lr}
 80043f6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80043f8:	4604      	mov	r4, r0
 80043fa:	460e      	mov	r6, r1
 80043fc:	b93d      	cbnz	r5, 800440e <_Balloc+0x1a>
 80043fe:	2010      	movs	r0, #16
 8004400:	f7ff fdca 	bl	8003f98 <malloc>
 8004404:	6260      	str	r0, [r4, #36]	; 0x24
 8004406:	6045      	str	r5, [r0, #4]
 8004408:	6085      	str	r5, [r0, #8]
 800440a:	6005      	str	r5, [r0, #0]
 800440c:	60c5      	str	r5, [r0, #12]
 800440e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004410:	68eb      	ldr	r3, [r5, #12]
 8004412:	b183      	cbz	r3, 8004436 <_Balloc+0x42>
 8004414:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800441c:	b9b8      	cbnz	r0, 800444e <_Balloc+0x5a>
 800441e:	2101      	movs	r1, #1
 8004420:	fa01 f506 	lsl.w	r5, r1, r6
 8004424:	1d6a      	adds	r2, r5, #5
 8004426:	0092      	lsls	r2, r2, #2
 8004428:	4620      	mov	r0, r4
 800442a:	f000 fb3d 	bl	8004aa8 <_calloc_r>
 800442e:	b160      	cbz	r0, 800444a <_Balloc+0x56>
 8004430:	6046      	str	r6, [r0, #4]
 8004432:	6085      	str	r5, [r0, #8]
 8004434:	e00e      	b.n	8004454 <_Balloc+0x60>
 8004436:	2221      	movs	r2, #33	; 0x21
 8004438:	2104      	movs	r1, #4
 800443a:	4620      	mov	r0, r4
 800443c:	f000 fb34 	bl	8004aa8 <_calloc_r>
 8004440:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004442:	60e8      	str	r0, [r5, #12]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d1e4      	bne.n	8004414 <_Balloc+0x20>
 800444a:	2000      	movs	r0, #0
 800444c:	bd70      	pop	{r4, r5, r6, pc}
 800444e:	6802      	ldr	r2, [r0, #0]
 8004450:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8004454:	2300      	movs	r3, #0
 8004456:	6103      	str	r3, [r0, #16]
 8004458:	60c3      	str	r3, [r0, #12]
 800445a:	bd70      	pop	{r4, r5, r6, pc}

0800445c <_Bfree>:
 800445c:	b570      	push	{r4, r5, r6, lr}
 800445e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004460:	4606      	mov	r6, r0
 8004462:	460d      	mov	r5, r1
 8004464:	b93c      	cbnz	r4, 8004476 <_Bfree+0x1a>
 8004466:	2010      	movs	r0, #16
 8004468:	f7ff fd96 	bl	8003f98 <malloc>
 800446c:	6270      	str	r0, [r6, #36]	; 0x24
 800446e:	6044      	str	r4, [r0, #4]
 8004470:	6084      	str	r4, [r0, #8]
 8004472:	6004      	str	r4, [r0, #0]
 8004474:	60c4      	str	r4, [r0, #12]
 8004476:	b13d      	cbz	r5, 8004488 <_Bfree+0x2c>
 8004478:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800447a:	686a      	ldr	r2, [r5, #4]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004482:	6029      	str	r1, [r5, #0]
 8004484:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004488:	bd70      	pop	{r4, r5, r6, pc}

0800448a <__multadd>:
 800448a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800448e:	690d      	ldr	r5, [r1, #16]
 8004490:	461f      	mov	r7, r3
 8004492:	4606      	mov	r6, r0
 8004494:	460c      	mov	r4, r1
 8004496:	f101 0e14 	add.w	lr, r1, #20
 800449a:	2300      	movs	r3, #0
 800449c:	f8de 0000 	ldr.w	r0, [lr]
 80044a0:	b281      	uxth	r1, r0
 80044a2:	fb02 7101 	mla	r1, r2, r1, r7
 80044a6:	0c0f      	lsrs	r7, r1, #16
 80044a8:	0c00      	lsrs	r0, r0, #16
 80044aa:	fb02 7000 	mla	r0, r2, r0, r7
 80044ae:	b289      	uxth	r1, r1
 80044b0:	3301      	adds	r3, #1
 80044b2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80044b6:	429d      	cmp	r5, r3
 80044b8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80044bc:	f84e 1b04 	str.w	r1, [lr], #4
 80044c0:	dcec      	bgt.n	800449c <__multadd+0x12>
 80044c2:	b1d7      	cbz	r7, 80044fa <__multadd+0x70>
 80044c4:	68a3      	ldr	r3, [r4, #8]
 80044c6:	429d      	cmp	r5, r3
 80044c8:	db12      	blt.n	80044f0 <__multadd+0x66>
 80044ca:	6861      	ldr	r1, [r4, #4]
 80044cc:	4630      	mov	r0, r6
 80044ce:	3101      	adds	r1, #1
 80044d0:	f7ff ff90 	bl	80043f4 <_Balloc>
 80044d4:	6922      	ldr	r2, [r4, #16]
 80044d6:	3202      	adds	r2, #2
 80044d8:	f104 010c 	add.w	r1, r4, #12
 80044dc:	4680      	mov	r8, r0
 80044de:	0092      	lsls	r2, r2, #2
 80044e0:	300c      	adds	r0, #12
 80044e2:	f7ff ff6f 	bl	80043c4 <memcpy>
 80044e6:	4621      	mov	r1, r4
 80044e8:	4630      	mov	r0, r6
 80044ea:	f7ff ffb7 	bl	800445c <_Bfree>
 80044ee:	4644      	mov	r4, r8
 80044f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80044f4:	3501      	adds	r5, #1
 80044f6:	615f      	str	r7, [r3, #20]
 80044f8:	6125      	str	r5, [r4, #16]
 80044fa:	4620      	mov	r0, r4
 80044fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004500 <__hi0bits>:
 8004500:	0c02      	lsrs	r2, r0, #16
 8004502:	0412      	lsls	r2, r2, #16
 8004504:	4603      	mov	r3, r0
 8004506:	b9b2      	cbnz	r2, 8004536 <__hi0bits+0x36>
 8004508:	0403      	lsls	r3, r0, #16
 800450a:	2010      	movs	r0, #16
 800450c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004510:	bf04      	itt	eq
 8004512:	021b      	lsleq	r3, r3, #8
 8004514:	3008      	addeq	r0, #8
 8004516:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800451a:	bf04      	itt	eq
 800451c:	011b      	lsleq	r3, r3, #4
 800451e:	3004      	addeq	r0, #4
 8004520:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004524:	bf04      	itt	eq
 8004526:	009b      	lsleq	r3, r3, #2
 8004528:	3002      	addeq	r0, #2
 800452a:	2b00      	cmp	r3, #0
 800452c:	db06      	blt.n	800453c <__hi0bits+0x3c>
 800452e:	005b      	lsls	r3, r3, #1
 8004530:	d503      	bpl.n	800453a <__hi0bits+0x3a>
 8004532:	3001      	adds	r0, #1
 8004534:	4770      	bx	lr
 8004536:	2000      	movs	r0, #0
 8004538:	e7e8      	b.n	800450c <__hi0bits+0xc>
 800453a:	2020      	movs	r0, #32
 800453c:	4770      	bx	lr

0800453e <__lo0bits>:
 800453e:	6803      	ldr	r3, [r0, #0]
 8004540:	f013 0207 	ands.w	r2, r3, #7
 8004544:	4601      	mov	r1, r0
 8004546:	d00b      	beq.n	8004560 <__lo0bits+0x22>
 8004548:	07da      	lsls	r2, r3, #31
 800454a:	d423      	bmi.n	8004594 <__lo0bits+0x56>
 800454c:	0798      	lsls	r0, r3, #30
 800454e:	bf49      	itett	mi
 8004550:	085b      	lsrmi	r3, r3, #1
 8004552:	089b      	lsrpl	r3, r3, #2
 8004554:	2001      	movmi	r0, #1
 8004556:	600b      	strmi	r3, [r1, #0]
 8004558:	bf5c      	itt	pl
 800455a:	600b      	strpl	r3, [r1, #0]
 800455c:	2002      	movpl	r0, #2
 800455e:	4770      	bx	lr
 8004560:	b298      	uxth	r0, r3
 8004562:	b9a8      	cbnz	r0, 8004590 <__lo0bits+0x52>
 8004564:	0c1b      	lsrs	r3, r3, #16
 8004566:	2010      	movs	r0, #16
 8004568:	f013 0fff 	tst.w	r3, #255	; 0xff
 800456c:	bf04      	itt	eq
 800456e:	0a1b      	lsreq	r3, r3, #8
 8004570:	3008      	addeq	r0, #8
 8004572:	071a      	lsls	r2, r3, #28
 8004574:	bf04      	itt	eq
 8004576:	091b      	lsreq	r3, r3, #4
 8004578:	3004      	addeq	r0, #4
 800457a:	079a      	lsls	r2, r3, #30
 800457c:	bf04      	itt	eq
 800457e:	089b      	lsreq	r3, r3, #2
 8004580:	3002      	addeq	r0, #2
 8004582:	07da      	lsls	r2, r3, #31
 8004584:	d402      	bmi.n	800458c <__lo0bits+0x4e>
 8004586:	085b      	lsrs	r3, r3, #1
 8004588:	d006      	beq.n	8004598 <__lo0bits+0x5a>
 800458a:	3001      	adds	r0, #1
 800458c:	600b      	str	r3, [r1, #0]
 800458e:	4770      	bx	lr
 8004590:	4610      	mov	r0, r2
 8004592:	e7e9      	b.n	8004568 <__lo0bits+0x2a>
 8004594:	2000      	movs	r0, #0
 8004596:	4770      	bx	lr
 8004598:	2020      	movs	r0, #32
 800459a:	4770      	bx	lr

0800459c <__i2b>:
 800459c:	b510      	push	{r4, lr}
 800459e:	460c      	mov	r4, r1
 80045a0:	2101      	movs	r1, #1
 80045a2:	f7ff ff27 	bl	80043f4 <_Balloc>
 80045a6:	2201      	movs	r2, #1
 80045a8:	6144      	str	r4, [r0, #20]
 80045aa:	6102      	str	r2, [r0, #16]
 80045ac:	bd10      	pop	{r4, pc}

080045ae <__multiply>:
 80045ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045b2:	4614      	mov	r4, r2
 80045b4:	690a      	ldr	r2, [r1, #16]
 80045b6:	6923      	ldr	r3, [r4, #16]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	bfb8      	it	lt
 80045bc:	460b      	movlt	r3, r1
 80045be:	4689      	mov	r9, r1
 80045c0:	bfbc      	itt	lt
 80045c2:	46a1      	movlt	r9, r4
 80045c4:	461c      	movlt	r4, r3
 80045c6:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80045ca:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80045ce:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80045d2:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80045d6:	eb07 060a 	add.w	r6, r7, sl
 80045da:	429e      	cmp	r6, r3
 80045dc:	bfc8      	it	gt
 80045de:	3101      	addgt	r1, #1
 80045e0:	f7ff ff08 	bl	80043f4 <_Balloc>
 80045e4:	f100 0514 	add.w	r5, r0, #20
 80045e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80045ec:	462b      	mov	r3, r5
 80045ee:	2200      	movs	r2, #0
 80045f0:	4543      	cmp	r3, r8
 80045f2:	d316      	bcc.n	8004622 <__multiply+0x74>
 80045f4:	f104 0214 	add.w	r2, r4, #20
 80045f8:	f109 0114 	add.w	r1, r9, #20
 80045fc:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8004600:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8004604:	9301      	str	r3, [sp, #4]
 8004606:	9c01      	ldr	r4, [sp, #4]
 8004608:	4294      	cmp	r4, r2
 800460a:	4613      	mov	r3, r2
 800460c:	d80c      	bhi.n	8004628 <__multiply+0x7a>
 800460e:	2e00      	cmp	r6, #0
 8004610:	dd03      	ble.n	800461a <__multiply+0x6c>
 8004612:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004616:	2b00      	cmp	r3, #0
 8004618:	d054      	beq.n	80046c4 <__multiply+0x116>
 800461a:	6106      	str	r6, [r0, #16]
 800461c:	b003      	add	sp, #12
 800461e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004622:	f843 2b04 	str.w	r2, [r3], #4
 8004626:	e7e3      	b.n	80045f0 <__multiply+0x42>
 8004628:	f8b3 a000 	ldrh.w	sl, [r3]
 800462c:	3204      	adds	r2, #4
 800462e:	f1ba 0f00 	cmp.w	sl, #0
 8004632:	d020      	beq.n	8004676 <__multiply+0xc8>
 8004634:	46ae      	mov	lr, r5
 8004636:	4689      	mov	r9, r1
 8004638:	f04f 0c00 	mov.w	ip, #0
 800463c:	f859 4b04 	ldr.w	r4, [r9], #4
 8004640:	f8be b000 	ldrh.w	fp, [lr]
 8004644:	b2a3      	uxth	r3, r4
 8004646:	fb0a b303 	mla	r3, sl, r3, fp
 800464a:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800464e:	f8de 4000 	ldr.w	r4, [lr]
 8004652:	4463      	add	r3, ip
 8004654:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004658:	fb0a c40b 	mla	r4, sl, fp, ip
 800465c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8004660:	b29b      	uxth	r3, r3
 8004662:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004666:	454f      	cmp	r7, r9
 8004668:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800466c:	f84e 3b04 	str.w	r3, [lr], #4
 8004670:	d8e4      	bhi.n	800463c <__multiply+0x8e>
 8004672:	f8ce c000 	str.w	ip, [lr]
 8004676:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800467a:	f1b9 0f00 	cmp.w	r9, #0
 800467e:	d01f      	beq.n	80046c0 <__multiply+0x112>
 8004680:	682b      	ldr	r3, [r5, #0]
 8004682:	46ae      	mov	lr, r5
 8004684:	468c      	mov	ip, r1
 8004686:	f04f 0a00 	mov.w	sl, #0
 800468a:	f8bc 4000 	ldrh.w	r4, [ip]
 800468e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004692:	fb09 b404 	mla	r4, r9, r4, fp
 8004696:	44a2      	add	sl, r4
 8004698:	b29b      	uxth	r3, r3
 800469a:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800469e:	f84e 3b04 	str.w	r3, [lr], #4
 80046a2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80046a6:	f8be 4000 	ldrh.w	r4, [lr]
 80046aa:	0c1b      	lsrs	r3, r3, #16
 80046ac:	fb09 4303 	mla	r3, r9, r3, r4
 80046b0:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80046b4:	4567      	cmp	r7, ip
 80046b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80046ba:	d8e6      	bhi.n	800468a <__multiply+0xdc>
 80046bc:	f8ce 3000 	str.w	r3, [lr]
 80046c0:	3504      	adds	r5, #4
 80046c2:	e7a0      	b.n	8004606 <__multiply+0x58>
 80046c4:	3e01      	subs	r6, #1
 80046c6:	e7a2      	b.n	800460e <__multiply+0x60>

080046c8 <__pow5mult>:
 80046c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046cc:	4615      	mov	r5, r2
 80046ce:	f012 0203 	ands.w	r2, r2, #3
 80046d2:	4606      	mov	r6, r0
 80046d4:	460f      	mov	r7, r1
 80046d6:	d007      	beq.n	80046e8 <__pow5mult+0x20>
 80046d8:	3a01      	subs	r2, #1
 80046da:	4c21      	ldr	r4, [pc, #132]	; (8004760 <__pow5mult+0x98>)
 80046dc:	2300      	movs	r3, #0
 80046de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80046e2:	f7ff fed2 	bl	800448a <__multadd>
 80046e6:	4607      	mov	r7, r0
 80046e8:	10ad      	asrs	r5, r5, #2
 80046ea:	d035      	beq.n	8004758 <__pow5mult+0x90>
 80046ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80046ee:	b93c      	cbnz	r4, 8004700 <__pow5mult+0x38>
 80046f0:	2010      	movs	r0, #16
 80046f2:	f7ff fc51 	bl	8003f98 <malloc>
 80046f6:	6270      	str	r0, [r6, #36]	; 0x24
 80046f8:	6044      	str	r4, [r0, #4]
 80046fa:	6084      	str	r4, [r0, #8]
 80046fc:	6004      	str	r4, [r0, #0]
 80046fe:	60c4      	str	r4, [r0, #12]
 8004700:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004704:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004708:	b94c      	cbnz	r4, 800471e <__pow5mult+0x56>
 800470a:	f240 2171 	movw	r1, #625	; 0x271
 800470e:	4630      	mov	r0, r6
 8004710:	f7ff ff44 	bl	800459c <__i2b>
 8004714:	2300      	movs	r3, #0
 8004716:	f8c8 0008 	str.w	r0, [r8, #8]
 800471a:	4604      	mov	r4, r0
 800471c:	6003      	str	r3, [r0, #0]
 800471e:	f04f 0800 	mov.w	r8, #0
 8004722:	07eb      	lsls	r3, r5, #31
 8004724:	d50a      	bpl.n	800473c <__pow5mult+0x74>
 8004726:	4639      	mov	r1, r7
 8004728:	4622      	mov	r2, r4
 800472a:	4630      	mov	r0, r6
 800472c:	f7ff ff3f 	bl	80045ae <__multiply>
 8004730:	4639      	mov	r1, r7
 8004732:	4681      	mov	r9, r0
 8004734:	4630      	mov	r0, r6
 8004736:	f7ff fe91 	bl	800445c <_Bfree>
 800473a:	464f      	mov	r7, r9
 800473c:	106d      	asrs	r5, r5, #1
 800473e:	d00b      	beq.n	8004758 <__pow5mult+0x90>
 8004740:	6820      	ldr	r0, [r4, #0]
 8004742:	b938      	cbnz	r0, 8004754 <__pow5mult+0x8c>
 8004744:	4622      	mov	r2, r4
 8004746:	4621      	mov	r1, r4
 8004748:	4630      	mov	r0, r6
 800474a:	f7ff ff30 	bl	80045ae <__multiply>
 800474e:	6020      	str	r0, [r4, #0]
 8004750:	f8c0 8000 	str.w	r8, [r0]
 8004754:	4604      	mov	r4, r0
 8004756:	e7e4      	b.n	8004722 <__pow5mult+0x5a>
 8004758:	4638      	mov	r0, r7
 800475a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800475e:	bf00      	nop
 8004760:	08005258 	.word	0x08005258

08004764 <__lshift>:
 8004764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004768:	460c      	mov	r4, r1
 800476a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800476e:	6923      	ldr	r3, [r4, #16]
 8004770:	6849      	ldr	r1, [r1, #4]
 8004772:	eb0a 0903 	add.w	r9, sl, r3
 8004776:	68a3      	ldr	r3, [r4, #8]
 8004778:	4607      	mov	r7, r0
 800477a:	4616      	mov	r6, r2
 800477c:	f109 0501 	add.w	r5, r9, #1
 8004780:	42ab      	cmp	r3, r5
 8004782:	db31      	blt.n	80047e8 <__lshift+0x84>
 8004784:	4638      	mov	r0, r7
 8004786:	f7ff fe35 	bl	80043f4 <_Balloc>
 800478a:	2200      	movs	r2, #0
 800478c:	4680      	mov	r8, r0
 800478e:	f100 0314 	add.w	r3, r0, #20
 8004792:	4611      	mov	r1, r2
 8004794:	4552      	cmp	r2, sl
 8004796:	db2a      	blt.n	80047ee <__lshift+0x8a>
 8004798:	6920      	ldr	r0, [r4, #16]
 800479a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800479e:	f104 0114 	add.w	r1, r4, #20
 80047a2:	f016 021f 	ands.w	r2, r6, #31
 80047a6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80047aa:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80047ae:	d022      	beq.n	80047f6 <__lshift+0x92>
 80047b0:	f1c2 0c20 	rsb	ip, r2, #32
 80047b4:	2000      	movs	r0, #0
 80047b6:	680e      	ldr	r6, [r1, #0]
 80047b8:	4096      	lsls	r6, r2
 80047ba:	4330      	orrs	r0, r6
 80047bc:	f843 0b04 	str.w	r0, [r3], #4
 80047c0:	f851 0b04 	ldr.w	r0, [r1], #4
 80047c4:	458e      	cmp	lr, r1
 80047c6:	fa20 f00c 	lsr.w	r0, r0, ip
 80047ca:	d8f4      	bhi.n	80047b6 <__lshift+0x52>
 80047cc:	6018      	str	r0, [r3, #0]
 80047ce:	b108      	cbz	r0, 80047d4 <__lshift+0x70>
 80047d0:	f109 0502 	add.w	r5, r9, #2
 80047d4:	3d01      	subs	r5, #1
 80047d6:	4638      	mov	r0, r7
 80047d8:	f8c8 5010 	str.w	r5, [r8, #16]
 80047dc:	4621      	mov	r1, r4
 80047de:	f7ff fe3d 	bl	800445c <_Bfree>
 80047e2:	4640      	mov	r0, r8
 80047e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047e8:	3101      	adds	r1, #1
 80047ea:	005b      	lsls	r3, r3, #1
 80047ec:	e7c8      	b.n	8004780 <__lshift+0x1c>
 80047ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80047f2:	3201      	adds	r2, #1
 80047f4:	e7ce      	b.n	8004794 <__lshift+0x30>
 80047f6:	3b04      	subs	r3, #4
 80047f8:	f851 2b04 	ldr.w	r2, [r1], #4
 80047fc:	f843 2f04 	str.w	r2, [r3, #4]!
 8004800:	458e      	cmp	lr, r1
 8004802:	d8f9      	bhi.n	80047f8 <__lshift+0x94>
 8004804:	e7e6      	b.n	80047d4 <__lshift+0x70>

08004806 <__mcmp>:
 8004806:	6903      	ldr	r3, [r0, #16]
 8004808:	690a      	ldr	r2, [r1, #16]
 800480a:	1a9b      	subs	r3, r3, r2
 800480c:	b530      	push	{r4, r5, lr}
 800480e:	d10c      	bne.n	800482a <__mcmp+0x24>
 8004810:	0092      	lsls	r2, r2, #2
 8004812:	3014      	adds	r0, #20
 8004814:	3114      	adds	r1, #20
 8004816:	1884      	adds	r4, r0, r2
 8004818:	4411      	add	r1, r2
 800481a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800481e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004822:	4295      	cmp	r5, r2
 8004824:	d003      	beq.n	800482e <__mcmp+0x28>
 8004826:	d305      	bcc.n	8004834 <__mcmp+0x2e>
 8004828:	2301      	movs	r3, #1
 800482a:	4618      	mov	r0, r3
 800482c:	bd30      	pop	{r4, r5, pc}
 800482e:	42a0      	cmp	r0, r4
 8004830:	d3f3      	bcc.n	800481a <__mcmp+0x14>
 8004832:	e7fa      	b.n	800482a <__mcmp+0x24>
 8004834:	f04f 33ff 	mov.w	r3, #4294967295
 8004838:	e7f7      	b.n	800482a <__mcmp+0x24>

0800483a <__mdiff>:
 800483a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800483e:	460d      	mov	r5, r1
 8004840:	4607      	mov	r7, r0
 8004842:	4611      	mov	r1, r2
 8004844:	4628      	mov	r0, r5
 8004846:	4614      	mov	r4, r2
 8004848:	f7ff ffdd 	bl	8004806 <__mcmp>
 800484c:	1e06      	subs	r6, r0, #0
 800484e:	d108      	bne.n	8004862 <__mdiff+0x28>
 8004850:	4631      	mov	r1, r6
 8004852:	4638      	mov	r0, r7
 8004854:	f7ff fdce 	bl	80043f4 <_Balloc>
 8004858:	2301      	movs	r3, #1
 800485a:	6103      	str	r3, [r0, #16]
 800485c:	6146      	str	r6, [r0, #20]
 800485e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004862:	bfa4      	itt	ge
 8004864:	4623      	movge	r3, r4
 8004866:	462c      	movge	r4, r5
 8004868:	4638      	mov	r0, r7
 800486a:	6861      	ldr	r1, [r4, #4]
 800486c:	bfa6      	itte	ge
 800486e:	461d      	movge	r5, r3
 8004870:	2600      	movge	r6, #0
 8004872:	2601      	movlt	r6, #1
 8004874:	f7ff fdbe 	bl	80043f4 <_Balloc>
 8004878:	692b      	ldr	r3, [r5, #16]
 800487a:	60c6      	str	r6, [r0, #12]
 800487c:	6926      	ldr	r6, [r4, #16]
 800487e:	f105 0914 	add.w	r9, r5, #20
 8004882:	f104 0214 	add.w	r2, r4, #20
 8004886:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800488a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800488e:	f100 0514 	add.w	r5, r0, #20
 8004892:	f04f 0c00 	mov.w	ip, #0
 8004896:	f852 ab04 	ldr.w	sl, [r2], #4
 800489a:	f859 4b04 	ldr.w	r4, [r9], #4
 800489e:	fa1c f18a 	uxtah	r1, ip, sl
 80048a2:	b2a3      	uxth	r3, r4
 80048a4:	1ac9      	subs	r1, r1, r3
 80048a6:	0c23      	lsrs	r3, r4, #16
 80048a8:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80048ac:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80048b0:	b289      	uxth	r1, r1
 80048b2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80048b6:	45c8      	cmp	r8, r9
 80048b8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80048bc:	4696      	mov	lr, r2
 80048be:	f845 3b04 	str.w	r3, [r5], #4
 80048c2:	d8e8      	bhi.n	8004896 <__mdiff+0x5c>
 80048c4:	45be      	cmp	lr, r7
 80048c6:	d305      	bcc.n	80048d4 <__mdiff+0x9a>
 80048c8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80048cc:	b18b      	cbz	r3, 80048f2 <__mdiff+0xb8>
 80048ce:	6106      	str	r6, [r0, #16]
 80048d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048d4:	f85e 1b04 	ldr.w	r1, [lr], #4
 80048d8:	fa1c f381 	uxtah	r3, ip, r1
 80048dc:	141a      	asrs	r2, r3, #16
 80048de:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80048e8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80048ec:	f845 3b04 	str.w	r3, [r5], #4
 80048f0:	e7e8      	b.n	80048c4 <__mdiff+0x8a>
 80048f2:	3e01      	subs	r6, #1
 80048f4:	e7e8      	b.n	80048c8 <__mdiff+0x8e>

080048f6 <__d2b>:
 80048f6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80048fa:	460e      	mov	r6, r1
 80048fc:	2101      	movs	r1, #1
 80048fe:	ec59 8b10 	vmov	r8, r9, d0
 8004902:	4615      	mov	r5, r2
 8004904:	f7ff fd76 	bl	80043f4 <_Balloc>
 8004908:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800490c:	4607      	mov	r7, r0
 800490e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004912:	bb34      	cbnz	r4, 8004962 <__d2b+0x6c>
 8004914:	9301      	str	r3, [sp, #4]
 8004916:	f1b8 0f00 	cmp.w	r8, #0
 800491a:	d027      	beq.n	800496c <__d2b+0x76>
 800491c:	a802      	add	r0, sp, #8
 800491e:	f840 8d08 	str.w	r8, [r0, #-8]!
 8004922:	f7ff fe0c 	bl	800453e <__lo0bits>
 8004926:	9900      	ldr	r1, [sp, #0]
 8004928:	b1f0      	cbz	r0, 8004968 <__d2b+0x72>
 800492a:	9a01      	ldr	r2, [sp, #4]
 800492c:	f1c0 0320 	rsb	r3, r0, #32
 8004930:	fa02 f303 	lsl.w	r3, r2, r3
 8004934:	430b      	orrs	r3, r1
 8004936:	40c2      	lsrs	r2, r0
 8004938:	617b      	str	r3, [r7, #20]
 800493a:	9201      	str	r2, [sp, #4]
 800493c:	9b01      	ldr	r3, [sp, #4]
 800493e:	61bb      	str	r3, [r7, #24]
 8004940:	2b00      	cmp	r3, #0
 8004942:	bf14      	ite	ne
 8004944:	2102      	movne	r1, #2
 8004946:	2101      	moveq	r1, #1
 8004948:	6139      	str	r1, [r7, #16]
 800494a:	b1c4      	cbz	r4, 800497e <__d2b+0x88>
 800494c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004950:	4404      	add	r4, r0
 8004952:	6034      	str	r4, [r6, #0]
 8004954:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004958:	6028      	str	r0, [r5, #0]
 800495a:	4638      	mov	r0, r7
 800495c:	b003      	add	sp, #12
 800495e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004962:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004966:	e7d5      	b.n	8004914 <__d2b+0x1e>
 8004968:	6179      	str	r1, [r7, #20]
 800496a:	e7e7      	b.n	800493c <__d2b+0x46>
 800496c:	a801      	add	r0, sp, #4
 800496e:	f7ff fde6 	bl	800453e <__lo0bits>
 8004972:	9b01      	ldr	r3, [sp, #4]
 8004974:	617b      	str	r3, [r7, #20]
 8004976:	2101      	movs	r1, #1
 8004978:	6139      	str	r1, [r7, #16]
 800497a:	3020      	adds	r0, #32
 800497c:	e7e5      	b.n	800494a <__d2b+0x54>
 800497e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8004982:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004986:	6030      	str	r0, [r6, #0]
 8004988:	6918      	ldr	r0, [r3, #16]
 800498a:	f7ff fdb9 	bl	8004500 <__hi0bits>
 800498e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004992:	e7e1      	b.n	8004958 <__d2b+0x62>

08004994 <_sbrk_r>:
 8004994:	b538      	push	{r3, r4, r5, lr}
 8004996:	4c06      	ldr	r4, [pc, #24]	; (80049b0 <_sbrk_r+0x1c>)
 8004998:	2300      	movs	r3, #0
 800499a:	4605      	mov	r5, r0
 800499c:	4608      	mov	r0, r1
 800499e:	6023      	str	r3, [r4, #0]
 80049a0:	f000 fb86 	bl	80050b0 <_sbrk>
 80049a4:	1c43      	adds	r3, r0, #1
 80049a6:	d102      	bne.n	80049ae <_sbrk_r+0x1a>
 80049a8:	6823      	ldr	r3, [r4, #0]
 80049aa:	b103      	cbz	r3, 80049ae <_sbrk_r+0x1a>
 80049ac:	602b      	str	r3, [r5, #0]
 80049ae:	bd38      	pop	{r3, r4, r5, pc}
 80049b0:	20000790 	.word	0x20000790

080049b4 <__ssprint_r>:
 80049b4:	6893      	ldr	r3, [r2, #8]
 80049b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049ba:	4681      	mov	r9, r0
 80049bc:	460c      	mov	r4, r1
 80049be:	4617      	mov	r7, r2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d060      	beq.n	8004a86 <__ssprint_r+0xd2>
 80049c4:	f04f 0b00 	mov.w	fp, #0
 80049c8:	f8d2 a000 	ldr.w	sl, [r2]
 80049cc:	465e      	mov	r6, fp
 80049ce:	b356      	cbz	r6, 8004a26 <__ssprint_r+0x72>
 80049d0:	68a3      	ldr	r3, [r4, #8]
 80049d2:	429e      	cmp	r6, r3
 80049d4:	d344      	bcc.n	8004a60 <__ssprint_r+0xac>
 80049d6:	89a2      	ldrh	r2, [r4, #12]
 80049d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80049dc:	d03e      	beq.n	8004a5c <__ssprint_r+0xa8>
 80049de:	6825      	ldr	r5, [r4, #0]
 80049e0:	6921      	ldr	r1, [r4, #16]
 80049e2:	eba5 0801 	sub.w	r8, r5, r1
 80049e6:	6965      	ldr	r5, [r4, #20]
 80049e8:	2302      	movs	r3, #2
 80049ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80049ee:	fb95 f5f3 	sdiv	r5, r5, r3
 80049f2:	f108 0301 	add.w	r3, r8, #1
 80049f6:	4433      	add	r3, r6
 80049f8:	429d      	cmp	r5, r3
 80049fa:	bf38      	it	cc
 80049fc:	461d      	movcc	r5, r3
 80049fe:	0553      	lsls	r3, r2, #21
 8004a00:	d546      	bpl.n	8004a90 <__ssprint_r+0xdc>
 8004a02:	4629      	mov	r1, r5
 8004a04:	4648      	mov	r0, r9
 8004a06:	f7ff facf 	bl	8003fa8 <_malloc_r>
 8004a0a:	b998      	cbnz	r0, 8004a34 <__ssprint_r+0x80>
 8004a0c:	230c      	movs	r3, #12
 8004a0e:	f8c9 3000 	str.w	r3, [r9]
 8004a12:	89a3      	ldrh	r3, [r4, #12]
 8004a14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a18:	81a3      	strh	r3, [r4, #12]
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	60bb      	str	r3, [r7, #8]
 8004a1e:	607b      	str	r3, [r7, #4]
 8004a20:	f04f 30ff 	mov.w	r0, #4294967295
 8004a24:	e031      	b.n	8004a8a <__ssprint_r+0xd6>
 8004a26:	f8da b000 	ldr.w	fp, [sl]
 8004a2a:	f8da 6004 	ldr.w	r6, [sl, #4]
 8004a2e:	f10a 0a08 	add.w	sl, sl, #8
 8004a32:	e7cc      	b.n	80049ce <__ssprint_r+0x1a>
 8004a34:	4642      	mov	r2, r8
 8004a36:	6921      	ldr	r1, [r4, #16]
 8004a38:	9001      	str	r0, [sp, #4]
 8004a3a:	f7ff fcc3 	bl	80043c4 <memcpy>
 8004a3e:	89a2      	ldrh	r2, [r4, #12]
 8004a40:	9b01      	ldr	r3, [sp, #4]
 8004a42:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8004a46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004a4a:	81a2      	strh	r2, [r4, #12]
 8004a4c:	6123      	str	r3, [r4, #16]
 8004a4e:	6165      	str	r5, [r4, #20]
 8004a50:	4443      	add	r3, r8
 8004a52:	eba5 0508 	sub.w	r5, r5, r8
 8004a56:	6023      	str	r3, [r4, #0]
 8004a58:	60a5      	str	r5, [r4, #8]
 8004a5a:	4633      	mov	r3, r6
 8004a5c:	429e      	cmp	r6, r3
 8004a5e:	d200      	bcs.n	8004a62 <__ssprint_r+0xae>
 8004a60:	4633      	mov	r3, r6
 8004a62:	461a      	mov	r2, r3
 8004a64:	4659      	mov	r1, fp
 8004a66:	6820      	ldr	r0, [r4, #0]
 8004a68:	9301      	str	r3, [sp, #4]
 8004a6a:	f000 f971 	bl	8004d50 <memmove>
 8004a6e:	68a2      	ldr	r2, [r4, #8]
 8004a70:	9b01      	ldr	r3, [sp, #4]
 8004a72:	1ad2      	subs	r2, r2, r3
 8004a74:	60a2      	str	r2, [r4, #8]
 8004a76:	6822      	ldr	r2, [r4, #0]
 8004a78:	4413      	add	r3, r2
 8004a7a:	6023      	str	r3, [r4, #0]
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	1b9e      	subs	r6, r3, r6
 8004a80:	60be      	str	r6, [r7, #8]
 8004a82:	2e00      	cmp	r6, #0
 8004a84:	d1cf      	bne.n	8004a26 <__ssprint_r+0x72>
 8004a86:	2000      	movs	r0, #0
 8004a88:	6078      	str	r0, [r7, #4]
 8004a8a:	b003      	add	sp, #12
 8004a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a90:	462a      	mov	r2, r5
 8004a92:	4648      	mov	r0, r9
 8004a94:	f000 f97e 	bl	8004d94 <_realloc_r>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2800      	cmp	r0, #0
 8004a9c:	d1d6      	bne.n	8004a4c <__ssprint_r+0x98>
 8004a9e:	6921      	ldr	r1, [r4, #16]
 8004aa0:	4648      	mov	r0, r9
 8004aa2:	f000 f885 	bl	8004bb0 <_free_r>
 8004aa6:	e7b1      	b.n	8004a0c <__ssprint_r+0x58>

08004aa8 <_calloc_r>:
 8004aa8:	b510      	push	{r4, lr}
 8004aaa:	4351      	muls	r1, r2
 8004aac:	f7ff fa7c 	bl	8003fa8 <_malloc_r>
 8004ab0:	4604      	mov	r4, r0
 8004ab2:	b198      	cbz	r0, 8004adc <_calloc_r+0x34>
 8004ab4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8004ab8:	f022 0203 	bic.w	r2, r2, #3
 8004abc:	3a04      	subs	r2, #4
 8004abe:	2a24      	cmp	r2, #36	; 0x24
 8004ac0:	d81b      	bhi.n	8004afa <_calloc_r+0x52>
 8004ac2:	2a13      	cmp	r2, #19
 8004ac4:	d917      	bls.n	8004af6 <_calloc_r+0x4e>
 8004ac6:	2100      	movs	r1, #0
 8004ac8:	2a1b      	cmp	r2, #27
 8004aca:	6001      	str	r1, [r0, #0]
 8004acc:	6041      	str	r1, [r0, #4]
 8004ace:	d807      	bhi.n	8004ae0 <_calloc_r+0x38>
 8004ad0:	f100 0308 	add.w	r3, r0, #8
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	601a      	str	r2, [r3, #0]
 8004ad8:	605a      	str	r2, [r3, #4]
 8004ada:	609a      	str	r2, [r3, #8]
 8004adc:	4620      	mov	r0, r4
 8004ade:	bd10      	pop	{r4, pc}
 8004ae0:	2a24      	cmp	r2, #36	; 0x24
 8004ae2:	6081      	str	r1, [r0, #8]
 8004ae4:	60c1      	str	r1, [r0, #12]
 8004ae6:	bf11      	iteee	ne
 8004ae8:	f100 0310 	addne.w	r3, r0, #16
 8004aec:	6101      	streq	r1, [r0, #16]
 8004aee:	f100 0318 	addeq.w	r3, r0, #24
 8004af2:	6141      	streq	r1, [r0, #20]
 8004af4:	e7ee      	b.n	8004ad4 <_calloc_r+0x2c>
 8004af6:	4603      	mov	r3, r0
 8004af8:	e7ec      	b.n	8004ad4 <_calloc_r+0x2c>
 8004afa:	2100      	movs	r1, #0
 8004afc:	f000 f942 	bl	8004d84 <memset>
 8004b00:	e7ec      	b.n	8004adc <_calloc_r+0x34>
	...

08004b04 <_malloc_trim_r>:
 8004b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b08:	4f25      	ldr	r7, [pc, #148]	; (8004ba0 <_malloc_trim_r+0x9c>)
 8004b0a:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8004bac <_malloc_trim_r+0xa8>
 8004b0e:	4689      	mov	r9, r1
 8004b10:	4606      	mov	r6, r0
 8004b12:	f7ff fc63 	bl	80043dc <__malloc_lock>
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	685d      	ldr	r5, [r3, #4]
 8004b1a:	f1a8 0411 	sub.w	r4, r8, #17
 8004b1e:	f025 0503 	bic.w	r5, r5, #3
 8004b22:	eba4 0409 	sub.w	r4, r4, r9
 8004b26:	442c      	add	r4, r5
 8004b28:	fbb4 f4f8 	udiv	r4, r4, r8
 8004b2c:	3c01      	subs	r4, #1
 8004b2e:	fb08 f404 	mul.w	r4, r8, r4
 8004b32:	4544      	cmp	r4, r8
 8004b34:	da05      	bge.n	8004b42 <_malloc_trim_r+0x3e>
 8004b36:	4630      	mov	r0, r6
 8004b38:	f7ff fc56 	bl	80043e8 <__malloc_unlock>
 8004b3c:	2000      	movs	r0, #0
 8004b3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b42:	2100      	movs	r1, #0
 8004b44:	4630      	mov	r0, r6
 8004b46:	f7ff ff25 	bl	8004994 <_sbrk_r>
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	442b      	add	r3, r5
 8004b4e:	4298      	cmp	r0, r3
 8004b50:	d1f1      	bne.n	8004b36 <_malloc_trim_r+0x32>
 8004b52:	4261      	negs	r1, r4
 8004b54:	4630      	mov	r0, r6
 8004b56:	f7ff ff1d 	bl	8004994 <_sbrk_r>
 8004b5a:	3001      	adds	r0, #1
 8004b5c:	d110      	bne.n	8004b80 <_malloc_trim_r+0x7c>
 8004b5e:	2100      	movs	r1, #0
 8004b60:	4630      	mov	r0, r6
 8004b62:	f7ff ff17 	bl	8004994 <_sbrk_r>
 8004b66:	68ba      	ldr	r2, [r7, #8]
 8004b68:	1a83      	subs	r3, r0, r2
 8004b6a:	2b0f      	cmp	r3, #15
 8004b6c:	dde3      	ble.n	8004b36 <_malloc_trim_r+0x32>
 8004b6e:	490d      	ldr	r1, [pc, #52]	; (8004ba4 <_malloc_trim_r+0xa0>)
 8004b70:	6809      	ldr	r1, [r1, #0]
 8004b72:	1a40      	subs	r0, r0, r1
 8004b74:	490c      	ldr	r1, [pc, #48]	; (8004ba8 <_malloc_trim_r+0xa4>)
 8004b76:	f043 0301 	orr.w	r3, r3, #1
 8004b7a:	6008      	str	r0, [r1, #0]
 8004b7c:	6053      	str	r3, [r2, #4]
 8004b7e:	e7da      	b.n	8004b36 <_malloc_trim_r+0x32>
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	4a09      	ldr	r2, [pc, #36]	; (8004ba8 <_malloc_trim_r+0xa4>)
 8004b84:	1b2d      	subs	r5, r5, r4
 8004b86:	f045 0501 	orr.w	r5, r5, #1
 8004b8a:	605d      	str	r5, [r3, #4]
 8004b8c:	6813      	ldr	r3, [r2, #0]
 8004b8e:	4630      	mov	r0, r6
 8004b90:	1b1c      	subs	r4, r3, r4
 8004b92:	6014      	str	r4, [r2, #0]
 8004b94:	f7ff fc28 	bl	80043e8 <__malloc_unlock>
 8004b98:	2001      	movs	r0, #1
 8004b9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b9e:	bf00      	nop
 8004ba0:	20000170 	.word	0x20000170
 8004ba4:	20000578 	.word	0x20000578
 8004ba8:	20000720 	.word	0x20000720
 8004bac:	00000080 	.word	0x00000080

08004bb0 <_free_r>:
 8004bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bb4:	4604      	mov	r4, r0
 8004bb6:	4688      	mov	r8, r1
 8004bb8:	2900      	cmp	r1, #0
 8004bba:	f000 80ab 	beq.w	8004d14 <_free_r+0x164>
 8004bbe:	f7ff fc0d 	bl	80043dc <__malloc_lock>
 8004bc2:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8004bc6:	4d54      	ldr	r5, [pc, #336]	; (8004d18 <_free_r+0x168>)
 8004bc8:	f022 0001 	bic.w	r0, r2, #1
 8004bcc:	f1a8 0308 	sub.w	r3, r8, #8
 8004bd0:	181f      	adds	r7, r3, r0
 8004bd2:	68a9      	ldr	r1, [r5, #8]
 8004bd4:	687e      	ldr	r6, [r7, #4]
 8004bd6:	428f      	cmp	r7, r1
 8004bd8:	f026 0603 	bic.w	r6, r6, #3
 8004bdc:	f002 0201 	and.w	r2, r2, #1
 8004be0:	d11b      	bne.n	8004c1a <_free_r+0x6a>
 8004be2:	4430      	add	r0, r6
 8004be4:	b93a      	cbnz	r2, 8004bf6 <_free_r+0x46>
 8004be6:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8004bea:	1a9b      	subs	r3, r3, r2
 8004bec:	4410      	add	r0, r2
 8004bee:	6899      	ldr	r1, [r3, #8]
 8004bf0:	68da      	ldr	r2, [r3, #12]
 8004bf2:	60ca      	str	r2, [r1, #12]
 8004bf4:	6091      	str	r1, [r2, #8]
 8004bf6:	f040 0201 	orr.w	r2, r0, #1
 8004bfa:	605a      	str	r2, [r3, #4]
 8004bfc:	60ab      	str	r3, [r5, #8]
 8004bfe:	4b47      	ldr	r3, [pc, #284]	; (8004d1c <_free_r+0x16c>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4298      	cmp	r0, r3
 8004c04:	d304      	bcc.n	8004c10 <_free_r+0x60>
 8004c06:	4b46      	ldr	r3, [pc, #280]	; (8004d20 <_free_r+0x170>)
 8004c08:	4620      	mov	r0, r4
 8004c0a:	6819      	ldr	r1, [r3, #0]
 8004c0c:	f7ff ff7a 	bl	8004b04 <_malloc_trim_r>
 8004c10:	4620      	mov	r0, r4
 8004c12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c16:	f7ff bbe7 	b.w	80043e8 <__malloc_unlock>
 8004c1a:	607e      	str	r6, [r7, #4]
 8004c1c:	2a00      	cmp	r2, #0
 8004c1e:	d139      	bne.n	8004c94 <_free_r+0xe4>
 8004c20:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8004c24:	1a5b      	subs	r3, r3, r1
 8004c26:	4408      	add	r0, r1
 8004c28:	6899      	ldr	r1, [r3, #8]
 8004c2a:	f105 0e08 	add.w	lr, r5, #8
 8004c2e:	4571      	cmp	r1, lr
 8004c30:	d032      	beq.n	8004c98 <_free_r+0xe8>
 8004c32:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8004c36:	f8c1 e00c 	str.w	lr, [r1, #12]
 8004c3a:	f8ce 1008 	str.w	r1, [lr, #8]
 8004c3e:	19b9      	adds	r1, r7, r6
 8004c40:	6849      	ldr	r1, [r1, #4]
 8004c42:	07c9      	lsls	r1, r1, #31
 8004c44:	d40a      	bmi.n	8004c5c <_free_r+0xac>
 8004c46:	4430      	add	r0, r6
 8004c48:	68b9      	ldr	r1, [r7, #8]
 8004c4a:	bb3a      	cbnz	r2, 8004c9c <_free_r+0xec>
 8004c4c:	4e35      	ldr	r6, [pc, #212]	; (8004d24 <_free_r+0x174>)
 8004c4e:	42b1      	cmp	r1, r6
 8004c50:	d124      	bne.n	8004c9c <_free_r+0xec>
 8004c52:	616b      	str	r3, [r5, #20]
 8004c54:	612b      	str	r3, [r5, #16]
 8004c56:	2201      	movs	r2, #1
 8004c58:	60d9      	str	r1, [r3, #12]
 8004c5a:	6099      	str	r1, [r3, #8]
 8004c5c:	f040 0101 	orr.w	r1, r0, #1
 8004c60:	6059      	str	r1, [r3, #4]
 8004c62:	5018      	str	r0, [r3, r0]
 8004c64:	2a00      	cmp	r2, #0
 8004c66:	d1d3      	bne.n	8004c10 <_free_r+0x60>
 8004c68:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004c6c:	d21a      	bcs.n	8004ca4 <_free_r+0xf4>
 8004c6e:	08c0      	lsrs	r0, r0, #3
 8004c70:	1081      	asrs	r1, r0, #2
 8004c72:	2201      	movs	r2, #1
 8004c74:	408a      	lsls	r2, r1
 8004c76:	6869      	ldr	r1, [r5, #4]
 8004c78:	3001      	adds	r0, #1
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	606a      	str	r2, [r5, #4]
 8004c7e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8004c82:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8004c86:	6099      	str	r1, [r3, #8]
 8004c88:	3a08      	subs	r2, #8
 8004c8a:	60da      	str	r2, [r3, #12]
 8004c8c:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8004c90:	60cb      	str	r3, [r1, #12]
 8004c92:	e7bd      	b.n	8004c10 <_free_r+0x60>
 8004c94:	2200      	movs	r2, #0
 8004c96:	e7d2      	b.n	8004c3e <_free_r+0x8e>
 8004c98:	2201      	movs	r2, #1
 8004c9a:	e7d0      	b.n	8004c3e <_free_r+0x8e>
 8004c9c:	68fe      	ldr	r6, [r7, #12]
 8004c9e:	60ce      	str	r6, [r1, #12]
 8004ca0:	60b1      	str	r1, [r6, #8]
 8004ca2:	e7db      	b.n	8004c5c <_free_r+0xac>
 8004ca4:	0a42      	lsrs	r2, r0, #9
 8004ca6:	2a04      	cmp	r2, #4
 8004ca8:	d813      	bhi.n	8004cd2 <_free_r+0x122>
 8004caa:	0982      	lsrs	r2, r0, #6
 8004cac:	3238      	adds	r2, #56	; 0x38
 8004cae:	1c51      	adds	r1, r2, #1
 8004cb0:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8004cb4:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8004cb8:	428e      	cmp	r6, r1
 8004cba:	d124      	bne.n	8004d06 <_free_r+0x156>
 8004cbc:	2001      	movs	r0, #1
 8004cbe:	1092      	asrs	r2, r2, #2
 8004cc0:	fa00 f202 	lsl.w	r2, r0, r2
 8004cc4:	6868      	ldr	r0, [r5, #4]
 8004cc6:	4302      	orrs	r2, r0
 8004cc8:	606a      	str	r2, [r5, #4]
 8004cca:	60de      	str	r6, [r3, #12]
 8004ccc:	6099      	str	r1, [r3, #8]
 8004cce:	60b3      	str	r3, [r6, #8]
 8004cd0:	e7de      	b.n	8004c90 <_free_r+0xe0>
 8004cd2:	2a14      	cmp	r2, #20
 8004cd4:	d801      	bhi.n	8004cda <_free_r+0x12a>
 8004cd6:	325b      	adds	r2, #91	; 0x5b
 8004cd8:	e7e9      	b.n	8004cae <_free_r+0xfe>
 8004cda:	2a54      	cmp	r2, #84	; 0x54
 8004cdc:	d802      	bhi.n	8004ce4 <_free_r+0x134>
 8004cde:	0b02      	lsrs	r2, r0, #12
 8004ce0:	326e      	adds	r2, #110	; 0x6e
 8004ce2:	e7e4      	b.n	8004cae <_free_r+0xfe>
 8004ce4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004ce8:	d802      	bhi.n	8004cf0 <_free_r+0x140>
 8004cea:	0bc2      	lsrs	r2, r0, #15
 8004cec:	3277      	adds	r2, #119	; 0x77
 8004cee:	e7de      	b.n	8004cae <_free_r+0xfe>
 8004cf0:	f240 5154 	movw	r1, #1364	; 0x554
 8004cf4:	428a      	cmp	r2, r1
 8004cf6:	bf9a      	itte	ls
 8004cf8:	0c82      	lsrls	r2, r0, #18
 8004cfa:	327c      	addls	r2, #124	; 0x7c
 8004cfc:	227e      	movhi	r2, #126	; 0x7e
 8004cfe:	e7d6      	b.n	8004cae <_free_r+0xfe>
 8004d00:	6889      	ldr	r1, [r1, #8]
 8004d02:	428e      	cmp	r6, r1
 8004d04:	d004      	beq.n	8004d10 <_free_r+0x160>
 8004d06:	684a      	ldr	r2, [r1, #4]
 8004d08:	f022 0203 	bic.w	r2, r2, #3
 8004d0c:	4290      	cmp	r0, r2
 8004d0e:	d3f7      	bcc.n	8004d00 <_free_r+0x150>
 8004d10:	68ce      	ldr	r6, [r1, #12]
 8004d12:	e7da      	b.n	8004cca <_free_r+0x11a>
 8004d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d18:	20000170 	.word	0x20000170
 8004d1c:	2000057c 	.word	0x2000057c
 8004d20:	20000750 	.word	0x20000750
 8004d24:	20000178 	.word	0x20000178

08004d28 <__retarget_lock_acquire_recursive>:
 8004d28:	4770      	bx	lr

08004d2a <__retarget_lock_release_recursive>:
 8004d2a:	4770      	bx	lr

08004d2c <__ascii_mbtowc>:
 8004d2c:	b082      	sub	sp, #8
 8004d2e:	b901      	cbnz	r1, 8004d32 <__ascii_mbtowc+0x6>
 8004d30:	a901      	add	r1, sp, #4
 8004d32:	b142      	cbz	r2, 8004d46 <__ascii_mbtowc+0x1a>
 8004d34:	b14b      	cbz	r3, 8004d4a <__ascii_mbtowc+0x1e>
 8004d36:	7813      	ldrb	r3, [r2, #0]
 8004d38:	600b      	str	r3, [r1, #0]
 8004d3a:	7812      	ldrb	r2, [r2, #0]
 8004d3c:	1c10      	adds	r0, r2, #0
 8004d3e:	bf18      	it	ne
 8004d40:	2001      	movne	r0, #1
 8004d42:	b002      	add	sp, #8
 8004d44:	4770      	bx	lr
 8004d46:	4610      	mov	r0, r2
 8004d48:	e7fb      	b.n	8004d42 <__ascii_mbtowc+0x16>
 8004d4a:	f06f 0001 	mvn.w	r0, #1
 8004d4e:	e7f8      	b.n	8004d42 <__ascii_mbtowc+0x16>

08004d50 <memmove>:
 8004d50:	4288      	cmp	r0, r1
 8004d52:	b510      	push	{r4, lr}
 8004d54:	eb01 0302 	add.w	r3, r1, r2
 8004d58:	d803      	bhi.n	8004d62 <memmove+0x12>
 8004d5a:	1e42      	subs	r2, r0, #1
 8004d5c:	4299      	cmp	r1, r3
 8004d5e:	d10c      	bne.n	8004d7a <memmove+0x2a>
 8004d60:	bd10      	pop	{r4, pc}
 8004d62:	4298      	cmp	r0, r3
 8004d64:	d2f9      	bcs.n	8004d5a <memmove+0xa>
 8004d66:	1881      	adds	r1, r0, r2
 8004d68:	1ad2      	subs	r2, r2, r3
 8004d6a:	42d3      	cmn	r3, r2
 8004d6c:	d100      	bne.n	8004d70 <memmove+0x20>
 8004d6e:	bd10      	pop	{r4, pc}
 8004d70:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d74:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004d78:	e7f7      	b.n	8004d6a <memmove+0x1a>
 8004d7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d7e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004d82:	e7eb      	b.n	8004d5c <memmove+0xc>

08004d84 <memset>:
 8004d84:	4402      	add	r2, r0
 8004d86:	4603      	mov	r3, r0
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d100      	bne.n	8004d8e <memset+0xa>
 8004d8c:	4770      	bx	lr
 8004d8e:	f803 1b01 	strb.w	r1, [r3], #1
 8004d92:	e7f9      	b.n	8004d88 <memset+0x4>

08004d94 <_realloc_r>:
 8004d94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d98:	4682      	mov	sl, r0
 8004d9a:	460c      	mov	r4, r1
 8004d9c:	b929      	cbnz	r1, 8004daa <_realloc_r+0x16>
 8004d9e:	4611      	mov	r1, r2
 8004da0:	b003      	add	sp, #12
 8004da2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004da6:	f7ff b8ff 	b.w	8003fa8 <_malloc_r>
 8004daa:	9201      	str	r2, [sp, #4]
 8004dac:	f7ff fb16 	bl	80043dc <__malloc_lock>
 8004db0:	9a01      	ldr	r2, [sp, #4]
 8004db2:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8004db6:	f102 080b 	add.w	r8, r2, #11
 8004dba:	f1b8 0f16 	cmp.w	r8, #22
 8004dbe:	f1a4 0908 	sub.w	r9, r4, #8
 8004dc2:	f025 0603 	bic.w	r6, r5, #3
 8004dc6:	d90a      	bls.n	8004dde <_realloc_r+0x4a>
 8004dc8:	f038 0807 	bics.w	r8, r8, #7
 8004dcc:	d509      	bpl.n	8004de2 <_realloc_r+0x4e>
 8004dce:	230c      	movs	r3, #12
 8004dd0:	f8ca 3000 	str.w	r3, [sl]
 8004dd4:	2700      	movs	r7, #0
 8004dd6:	4638      	mov	r0, r7
 8004dd8:	b003      	add	sp, #12
 8004dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dde:	f04f 0810 	mov.w	r8, #16
 8004de2:	4590      	cmp	r8, r2
 8004de4:	d3f3      	bcc.n	8004dce <_realloc_r+0x3a>
 8004de6:	45b0      	cmp	r8, r6
 8004de8:	f340 8145 	ble.w	8005076 <_realloc_r+0x2e2>
 8004dec:	4ba8      	ldr	r3, [pc, #672]	; (8005090 <_realloc_r+0x2fc>)
 8004dee:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8004df2:	eb09 0106 	add.w	r1, r9, r6
 8004df6:	4571      	cmp	r1, lr
 8004df8:	469b      	mov	fp, r3
 8004dfa:	684b      	ldr	r3, [r1, #4]
 8004dfc:	d005      	beq.n	8004e0a <_realloc_r+0x76>
 8004dfe:	f023 0001 	bic.w	r0, r3, #1
 8004e02:	4408      	add	r0, r1
 8004e04:	6840      	ldr	r0, [r0, #4]
 8004e06:	07c7      	lsls	r7, r0, #31
 8004e08:	d447      	bmi.n	8004e9a <_realloc_r+0x106>
 8004e0a:	f023 0303 	bic.w	r3, r3, #3
 8004e0e:	4571      	cmp	r1, lr
 8004e10:	eb06 0703 	add.w	r7, r6, r3
 8004e14:	d119      	bne.n	8004e4a <_realloc_r+0xb6>
 8004e16:	f108 0010 	add.w	r0, r8, #16
 8004e1a:	4287      	cmp	r7, r0
 8004e1c:	db3f      	blt.n	8004e9e <_realloc_r+0x10a>
 8004e1e:	eb09 0308 	add.w	r3, r9, r8
 8004e22:	eba7 0708 	sub.w	r7, r7, r8
 8004e26:	f047 0701 	orr.w	r7, r7, #1
 8004e2a:	f8cb 3008 	str.w	r3, [fp, #8]
 8004e2e:	605f      	str	r7, [r3, #4]
 8004e30:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	ea43 0308 	orr.w	r3, r3, r8
 8004e3c:	f844 3c04 	str.w	r3, [r4, #-4]
 8004e40:	4650      	mov	r0, sl
 8004e42:	f7ff fad1 	bl	80043e8 <__malloc_unlock>
 8004e46:	4627      	mov	r7, r4
 8004e48:	e7c5      	b.n	8004dd6 <_realloc_r+0x42>
 8004e4a:	45b8      	cmp	r8, r7
 8004e4c:	dc27      	bgt.n	8004e9e <_realloc_r+0x10a>
 8004e4e:	68cb      	ldr	r3, [r1, #12]
 8004e50:	688a      	ldr	r2, [r1, #8]
 8004e52:	60d3      	str	r3, [r2, #12]
 8004e54:	609a      	str	r2, [r3, #8]
 8004e56:	eba7 0008 	sub.w	r0, r7, r8
 8004e5a:	280f      	cmp	r0, #15
 8004e5c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004e60:	eb09 0207 	add.w	r2, r9, r7
 8004e64:	f240 8109 	bls.w	800507a <_realloc_r+0x2e6>
 8004e68:	eb09 0108 	add.w	r1, r9, r8
 8004e6c:	f003 0301 	and.w	r3, r3, #1
 8004e70:	ea43 0308 	orr.w	r3, r3, r8
 8004e74:	f040 0001 	orr.w	r0, r0, #1
 8004e78:	f8c9 3004 	str.w	r3, [r9, #4]
 8004e7c:	6048      	str	r0, [r1, #4]
 8004e7e:	6853      	ldr	r3, [r2, #4]
 8004e80:	f043 0301 	orr.w	r3, r3, #1
 8004e84:	6053      	str	r3, [r2, #4]
 8004e86:	3108      	adds	r1, #8
 8004e88:	4650      	mov	r0, sl
 8004e8a:	f7ff fe91 	bl	8004bb0 <_free_r>
 8004e8e:	4650      	mov	r0, sl
 8004e90:	f7ff faaa 	bl	80043e8 <__malloc_unlock>
 8004e94:	f109 0708 	add.w	r7, r9, #8
 8004e98:	e79d      	b.n	8004dd6 <_realloc_r+0x42>
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	4619      	mov	r1, r3
 8004e9e:	07e8      	lsls	r0, r5, #31
 8004ea0:	f100 8084 	bmi.w	8004fac <_realloc_r+0x218>
 8004ea4:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8004ea8:	eba9 0505 	sub.w	r5, r9, r5
 8004eac:	6868      	ldr	r0, [r5, #4]
 8004eae:	f020 0003 	bic.w	r0, r0, #3
 8004eb2:	4430      	add	r0, r6
 8004eb4:	2900      	cmp	r1, #0
 8004eb6:	d076      	beq.n	8004fa6 <_realloc_r+0x212>
 8004eb8:	4571      	cmp	r1, lr
 8004eba:	d150      	bne.n	8004f5e <_realloc_r+0x1ca>
 8004ebc:	4403      	add	r3, r0
 8004ebe:	f108 0110 	add.w	r1, r8, #16
 8004ec2:	428b      	cmp	r3, r1
 8004ec4:	db6f      	blt.n	8004fa6 <_realloc_r+0x212>
 8004ec6:	462f      	mov	r7, r5
 8004ec8:	68ea      	ldr	r2, [r5, #12]
 8004eca:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8004ece:	60ca      	str	r2, [r1, #12]
 8004ed0:	6091      	str	r1, [r2, #8]
 8004ed2:	1f32      	subs	r2, r6, #4
 8004ed4:	2a24      	cmp	r2, #36	; 0x24
 8004ed6:	d83b      	bhi.n	8004f50 <_realloc_r+0x1bc>
 8004ed8:	2a13      	cmp	r2, #19
 8004eda:	d936      	bls.n	8004f4a <_realloc_r+0x1b6>
 8004edc:	6821      	ldr	r1, [r4, #0]
 8004ede:	60a9      	str	r1, [r5, #8]
 8004ee0:	6861      	ldr	r1, [r4, #4]
 8004ee2:	60e9      	str	r1, [r5, #12]
 8004ee4:	2a1b      	cmp	r2, #27
 8004ee6:	d81c      	bhi.n	8004f22 <_realloc_r+0x18e>
 8004ee8:	f105 0210 	add.w	r2, r5, #16
 8004eec:	f104 0108 	add.w	r1, r4, #8
 8004ef0:	6808      	ldr	r0, [r1, #0]
 8004ef2:	6010      	str	r0, [r2, #0]
 8004ef4:	6848      	ldr	r0, [r1, #4]
 8004ef6:	6050      	str	r0, [r2, #4]
 8004ef8:	6889      	ldr	r1, [r1, #8]
 8004efa:	6091      	str	r1, [r2, #8]
 8004efc:	eb05 0208 	add.w	r2, r5, r8
 8004f00:	eba3 0308 	sub.w	r3, r3, r8
 8004f04:	f043 0301 	orr.w	r3, r3, #1
 8004f08:	f8cb 2008 	str.w	r2, [fp, #8]
 8004f0c:	6053      	str	r3, [r2, #4]
 8004f0e:	686b      	ldr	r3, [r5, #4]
 8004f10:	f003 0301 	and.w	r3, r3, #1
 8004f14:	ea43 0308 	orr.w	r3, r3, r8
 8004f18:	606b      	str	r3, [r5, #4]
 8004f1a:	4650      	mov	r0, sl
 8004f1c:	f7ff fa64 	bl	80043e8 <__malloc_unlock>
 8004f20:	e759      	b.n	8004dd6 <_realloc_r+0x42>
 8004f22:	68a1      	ldr	r1, [r4, #8]
 8004f24:	6129      	str	r1, [r5, #16]
 8004f26:	68e1      	ldr	r1, [r4, #12]
 8004f28:	6169      	str	r1, [r5, #20]
 8004f2a:	2a24      	cmp	r2, #36	; 0x24
 8004f2c:	bf01      	itttt	eq
 8004f2e:	6922      	ldreq	r2, [r4, #16]
 8004f30:	61aa      	streq	r2, [r5, #24]
 8004f32:	6960      	ldreq	r0, [r4, #20]
 8004f34:	61e8      	streq	r0, [r5, #28]
 8004f36:	bf19      	ittee	ne
 8004f38:	f105 0218 	addne.w	r2, r5, #24
 8004f3c:	f104 0110 	addne.w	r1, r4, #16
 8004f40:	f105 0220 	addeq.w	r2, r5, #32
 8004f44:	f104 0118 	addeq.w	r1, r4, #24
 8004f48:	e7d2      	b.n	8004ef0 <_realloc_r+0x15c>
 8004f4a:	463a      	mov	r2, r7
 8004f4c:	4621      	mov	r1, r4
 8004f4e:	e7cf      	b.n	8004ef0 <_realloc_r+0x15c>
 8004f50:	4621      	mov	r1, r4
 8004f52:	4638      	mov	r0, r7
 8004f54:	9301      	str	r3, [sp, #4]
 8004f56:	f7ff fefb 	bl	8004d50 <memmove>
 8004f5a:	9b01      	ldr	r3, [sp, #4]
 8004f5c:	e7ce      	b.n	8004efc <_realloc_r+0x168>
 8004f5e:	18c7      	adds	r7, r0, r3
 8004f60:	45b8      	cmp	r8, r7
 8004f62:	dc20      	bgt.n	8004fa6 <_realloc_r+0x212>
 8004f64:	68cb      	ldr	r3, [r1, #12]
 8004f66:	688a      	ldr	r2, [r1, #8]
 8004f68:	60d3      	str	r3, [r2, #12]
 8004f6a:	609a      	str	r2, [r3, #8]
 8004f6c:	4628      	mov	r0, r5
 8004f6e:	68eb      	ldr	r3, [r5, #12]
 8004f70:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8004f74:	60d3      	str	r3, [r2, #12]
 8004f76:	609a      	str	r2, [r3, #8]
 8004f78:	1f32      	subs	r2, r6, #4
 8004f7a:	2a24      	cmp	r2, #36	; 0x24
 8004f7c:	d842      	bhi.n	8005004 <_realloc_r+0x270>
 8004f7e:	2a13      	cmp	r2, #19
 8004f80:	d93e      	bls.n	8005000 <_realloc_r+0x26c>
 8004f82:	6823      	ldr	r3, [r4, #0]
 8004f84:	60ab      	str	r3, [r5, #8]
 8004f86:	6863      	ldr	r3, [r4, #4]
 8004f88:	60eb      	str	r3, [r5, #12]
 8004f8a:	2a1b      	cmp	r2, #27
 8004f8c:	d824      	bhi.n	8004fd8 <_realloc_r+0x244>
 8004f8e:	f105 0010 	add.w	r0, r5, #16
 8004f92:	f104 0308 	add.w	r3, r4, #8
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	6002      	str	r2, [r0, #0]
 8004f9a:	685a      	ldr	r2, [r3, #4]
 8004f9c:	6042      	str	r2, [r0, #4]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	6083      	str	r3, [r0, #8]
 8004fa2:	46a9      	mov	r9, r5
 8004fa4:	e757      	b.n	8004e56 <_realloc_r+0xc2>
 8004fa6:	4580      	cmp	r8, r0
 8004fa8:	4607      	mov	r7, r0
 8004faa:	dddf      	ble.n	8004f6c <_realloc_r+0x1d8>
 8004fac:	4611      	mov	r1, r2
 8004fae:	4650      	mov	r0, sl
 8004fb0:	f7fe fffa 	bl	8003fa8 <_malloc_r>
 8004fb4:	4607      	mov	r7, r0
 8004fb6:	2800      	cmp	r0, #0
 8004fb8:	d0af      	beq.n	8004f1a <_realloc_r+0x186>
 8004fba:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004fbe:	f023 0301 	bic.w	r3, r3, #1
 8004fc2:	f1a0 0208 	sub.w	r2, r0, #8
 8004fc6:	444b      	add	r3, r9
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d11f      	bne.n	800500c <_realloc_r+0x278>
 8004fcc:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8004fd0:	f027 0703 	bic.w	r7, r7, #3
 8004fd4:	4437      	add	r7, r6
 8004fd6:	e73e      	b.n	8004e56 <_realloc_r+0xc2>
 8004fd8:	68a3      	ldr	r3, [r4, #8]
 8004fda:	612b      	str	r3, [r5, #16]
 8004fdc:	68e3      	ldr	r3, [r4, #12]
 8004fde:	616b      	str	r3, [r5, #20]
 8004fe0:	2a24      	cmp	r2, #36	; 0x24
 8004fe2:	bf01      	itttt	eq
 8004fe4:	6923      	ldreq	r3, [r4, #16]
 8004fe6:	61ab      	streq	r3, [r5, #24]
 8004fe8:	6962      	ldreq	r2, [r4, #20]
 8004fea:	61ea      	streq	r2, [r5, #28]
 8004fec:	bf19      	ittee	ne
 8004fee:	f105 0018 	addne.w	r0, r5, #24
 8004ff2:	f104 0310 	addne.w	r3, r4, #16
 8004ff6:	f105 0020 	addeq.w	r0, r5, #32
 8004ffa:	f104 0318 	addeq.w	r3, r4, #24
 8004ffe:	e7ca      	b.n	8004f96 <_realloc_r+0x202>
 8005000:	4623      	mov	r3, r4
 8005002:	e7c8      	b.n	8004f96 <_realloc_r+0x202>
 8005004:	4621      	mov	r1, r4
 8005006:	f7ff fea3 	bl	8004d50 <memmove>
 800500a:	e7ca      	b.n	8004fa2 <_realloc_r+0x20e>
 800500c:	1f32      	subs	r2, r6, #4
 800500e:	2a24      	cmp	r2, #36	; 0x24
 8005010:	d82d      	bhi.n	800506e <_realloc_r+0x2da>
 8005012:	2a13      	cmp	r2, #19
 8005014:	d928      	bls.n	8005068 <_realloc_r+0x2d4>
 8005016:	6823      	ldr	r3, [r4, #0]
 8005018:	6003      	str	r3, [r0, #0]
 800501a:	6863      	ldr	r3, [r4, #4]
 800501c:	6043      	str	r3, [r0, #4]
 800501e:	2a1b      	cmp	r2, #27
 8005020:	d80e      	bhi.n	8005040 <_realloc_r+0x2ac>
 8005022:	f100 0308 	add.w	r3, r0, #8
 8005026:	f104 0208 	add.w	r2, r4, #8
 800502a:	6811      	ldr	r1, [r2, #0]
 800502c:	6019      	str	r1, [r3, #0]
 800502e:	6851      	ldr	r1, [r2, #4]
 8005030:	6059      	str	r1, [r3, #4]
 8005032:	6892      	ldr	r2, [r2, #8]
 8005034:	609a      	str	r2, [r3, #8]
 8005036:	4621      	mov	r1, r4
 8005038:	4650      	mov	r0, sl
 800503a:	f7ff fdb9 	bl	8004bb0 <_free_r>
 800503e:	e76c      	b.n	8004f1a <_realloc_r+0x186>
 8005040:	68a3      	ldr	r3, [r4, #8]
 8005042:	6083      	str	r3, [r0, #8]
 8005044:	68e3      	ldr	r3, [r4, #12]
 8005046:	60c3      	str	r3, [r0, #12]
 8005048:	2a24      	cmp	r2, #36	; 0x24
 800504a:	bf01      	itttt	eq
 800504c:	6923      	ldreq	r3, [r4, #16]
 800504e:	6103      	streq	r3, [r0, #16]
 8005050:	6961      	ldreq	r1, [r4, #20]
 8005052:	6141      	streq	r1, [r0, #20]
 8005054:	bf19      	ittee	ne
 8005056:	f100 0310 	addne.w	r3, r0, #16
 800505a:	f104 0210 	addne.w	r2, r4, #16
 800505e:	f100 0318 	addeq.w	r3, r0, #24
 8005062:	f104 0218 	addeq.w	r2, r4, #24
 8005066:	e7e0      	b.n	800502a <_realloc_r+0x296>
 8005068:	4603      	mov	r3, r0
 800506a:	4622      	mov	r2, r4
 800506c:	e7dd      	b.n	800502a <_realloc_r+0x296>
 800506e:	4621      	mov	r1, r4
 8005070:	f7ff fe6e 	bl	8004d50 <memmove>
 8005074:	e7df      	b.n	8005036 <_realloc_r+0x2a2>
 8005076:	4637      	mov	r7, r6
 8005078:	e6ed      	b.n	8004e56 <_realloc_r+0xc2>
 800507a:	f003 0301 	and.w	r3, r3, #1
 800507e:	431f      	orrs	r7, r3
 8005080:	f8c9 7004 	str.w	r7, [r9, #4]
 8005084:	6853      	ldr	r3, [r2, #4]
 8005086:	f043 0301 	orr.w	r3, r3, #1
 800508a:	6053      	str	r3, [r2, #4]
 800508c:	e6ff      	b.n	8004e8e <_realloc_r+0xfa>
 800508e:	bf00      	nop
 8005090:	20000170 	.word	0x20000170

08005094 <__ascii_wctomb>:
 8005094:	b149      	cbz	r1, 80050aa <__ascii_wctomb+0x16>
 8005096:	2aff      	cmp	r2, #255	; 0xff
 8005098:	bf85      	ittet	hi
 800509a:	238a      	movhi	r3, #138	; 0x8a
 800509c:	6003      	strhi	r3, [r0, #0]
 800509e:	700a      	strbls	r2, [r1, #0]
 80050a0:	f04f 30ff 	movhi.w	r0, #4294967295
 80050a4:	bf98      	it	ls
 80050a6:	2001      	movls	r0, #1
 80050a8:	4770      	bx	lr
 80050aa:	4608      	mov	r0, r1
 80050ac:	4770      	bx	lr
	...

080050b0 <_sbrk>:
 80050b0:	4b04      	ldr	r3, [pc, #16]	; (80050c4 <_sbrk+0x14>)
 80050b2:	6819      	ldr	r1, [r3, #0]
 80050b4:	4602      	mov	r2, r0
 80050b6:	b909      	cbnz	r1, 80050bc <_sbrk+0xc>
 80050b8:	4903      	ldr	r1, [pc, #12]	; (80050c8 <_sbrk+0x18>)
 80050ba:	6019      	str	r1, [r3, #0]
 80050bc:	6818      	ldr	r0, [r3, #0]
 80050be:	4402      	add	r2, r0
 80050c0:	601a      	str	r2, [r3, #0]
 80050c2:	4770      	bx	lr
 80050c4:	20000754 	.word	0x20000754
 80050c8:	20000794 	.word	0x20000794

080050cc <_init>:
 80050cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ce:	bf00      	nop
 80050d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050d2:	bc08      	pop	{r3}
 80050d4:	469e      	mov	lr, r3
 80050d6:	4770      	bx	lr

080050d8 <_fini>:
 80050d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050da:	bf00      	nop
 80050dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050de:	bc08      	pop	{r3}
 80050e0:	469e      	mov	lr, r3
 80050e2:	4770      	bx	lr
