INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
