// Seed: 3117016525
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    input tri id_2,
    output supply0 id_3,
    output supply1 id_4
);
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6
  ); id_7 :
  assert property (@(posedge 1) 1)
  else begin
    id_7 = id_7;
    force id_6 = 1;
  end
endmodule
